Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jun 24 11:27:36 2025
| Host         : TOR00094 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 58 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 97 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.785      -23.634                     42               134088        0.018        0.000                      0               133626        0.264        0.000                       0                 75406  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
axi_c2c_selio_rx_clk_in                                                                     {0.000 5.000}        10.000          100.000         
  clk_out                                                                                   {2.500 7.500}        10.000          100.000         
  clkfbout                                                                                  {0.000 5.000}        10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
prm_clk_40                                                                                  {0.000 12.500}       25.000          40.000          
  axi_periph_clk_design_1_CLK_COMMON_0                                                      {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_CLK_COMMON_0                                                            {0.000 12.500}       25.000          40.000          
  clkfbout_design_1_clk_DSP_0                                                               {0.000 12.500}       25.000          40.000          
  delay_clk_design_1_CLK_COMMON_0                                                           {0.000 2.500}        5.000           200.000         
  sample_rate_30_72_design_1_clk_DSP_0                                                      {0.000 16.276}       32.552          30.720          
    clk_out1_design_1_clk_wiz_0_0                                                           {0.000 2.713}        5.425           184.320         
    clk_out2_design_1_clk_wiz_0_0                                                           {0.000 1.695}        3.391           294.912         
    clkfbout_design_1_clk_wiz_0_0                                                           {0.000 16.276}       32.552          30.720          
prm_clk_ad1                                                                                 {0.000 2.000}        4.000           250.000         
prm_clk_ad2                                                                                 {0.000 2.000}        4.000           250.000         
prm_clk_ad3                                                                                 {0.000 2.000}        4.000           250.000         
prm_clk_ad4                                                                                 {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axi_c2c_selio_rx_clk_in                                                                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out                                                                                         5.627        0.000                      0                 1702        0.078        0.000                      0                 1402        4.232        0.000                       0                   856  
  clkfbout                                                                                                                                                                                                                                    8.592        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.170        0.000                      0                  928        0.104        0.000                      0                  928       15.732        0.000                       0                   483  
prm_clk_40                                                                                                                                                                                                                                    7.500        0.000                       0                     2  
  axi_periph_clk_design_1_CLK_COMMON_0                                                            2.540        0.000                      0                27107        0.073        0.000                      0                27016        4.232        0.000                       0                 12197  
  clkfbout_design_1_CLK_COMMON_0                                                                                                                                                                                                             23.592        0.000                       0                     3  
  clkfbout_design_1_clk_DSP_0                                                                                                                                                                                                                23.592        0.000                       0                     3  
  delay_clk_design_1_CLK_COMMON_0                                                                 4.038        0.000                      0                   17        0.108        0.000                      0                   17        0.264        0.000                       0                    29  
  sample_rate_30_72_design_1_clk_DSP_0                                                           19.905        0.000                      0                63534        0.018        0.000                      0                63534       11.276        0.000                       0                 43700  
    clk_out1_design_1_clk_wiz_0_0                                                                 0.416        0.000                      0                 8451        0.076        0.000                      0                 8451        1.945        0.000                       0                  2465  
    clk_out2_design_1_clk_wiz_0_0                                                                -0.785      -23.634                     42                17730        0.042        0.000                      0                17730        0.927        0.000                       0                  9794  
    clkfbout_design_1_clk_wiz_0_0                                                                                                                                                                                                            20.081        0.000                       0                     3  
prm_clk_ad1                                                                                       1.142        0.000                      0                 2787        0.100        0.000                      0                 2787        1.600        0.000                       0                  1580  
prm_clk_ad2                                                                                       0.660        0.000                      0                 3142        0.084        0.000                      0                 3142        1.600        0.000                       0                  1784  
prm_clk_ad3                                                                                       0.863        0.000                      0                 2787        0.108        0.000                      0                 2787        1.600        0.000                       0                  1580  
prm_clk_ad4                                                                                       1.218        0.000                      0                 1595        0.100        0.000                      0                 1595        1.600        0.000                       0                   923  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
axi_periph_clk_design_1_CLK_COMMON_0                                                        clk_out                                                                                           9.323        0.000                      0                   21                                                                        
clk_out1_design_1_clk_wiz_0_0                                                               dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        4.688        0.000                      0                    8                                                                        
clk_out                                                                                     axi_periph_clk_design_1_CLK_COMMON_0                                                              7.067        0.000                      0                   43                                                                        
clk_out1_design_1_clk_wiz_0_0                                                               sample_rate_30_72_design_1_clk_DSP_0                                                              1.117        0.000                      0                 1326        0.098        0.000                      0                 1326  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_design_1_clk_wiz_0_0                                                                    32.397        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           axi_periph_clk_design_1_CLK_COMMON_0                                                        axi_periph_clk_design_1_CLK_COMMON_0                                                              3.040        0.000                      0                 2242        0.354        0.000                      0                 2242  
**async_default**                                                                           clk_out                                                                                     clk_out                                                                                          12.461        0.000                      0                   17        0.474        0.000                      0                   17  
**async_default**                                                                           clk_out1_design_1_clk_wiz_0_0                                                               clk_out1_design_1_clk_wiz_0_0                                                                     3.581        0.000                      0                   91        0.291        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.518        0.000                      0                  100        0.254        0.000                      0                  100  
**async_default**                                                                           axi_periph_clk_design_1_CLK_COMMON_0                                                        delay_clk_design_1_CLK_COMMON_0                                                                   2.982        0.000                      0                   12        0.167        0.000                      0                   12  
**async_default**                                                                           prm_clk_ad1                                                                                 prm_clk_ad1                                                                                       1.475        0.000                      0                  282        0.340        0.000                      0                  282  
**async_default**                                                                           prm_clk_ad2                                                                                 prm_clk_ad2                                                                                       1.439        0.000                      0                  310        0.310        0.000                      0                  310  
**async_default**                                                                           prm_clk_ad3                                                                                 prm_clk_ad3                                                                                       1.454        0.000                      0                  282        0.305        0.000                      0                  282  
**async_default**                                                                           prm_clk_ad4                                                                                 prm_clk_ad4                                                                                       2.022        0.000                      0                  174        0.293        0.000                      0                  174  
**async_default**                                                                           clk_out1_design_1_clk_wiz_0_0                                                               sample_rate_30_72_design_1_clk_DSP_0                                                              1.899        0.000                      0                    7        0.774        0.000                      0                    7  
**async_default**                                                                           sample_rate_30_72_design_1_clk_DSP_0                                                        sample_rate_30_72_design_1_clk_DSP_0                                                             26.816        0.000                      0                   57        0.625        0.000                      0                   57  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axi_c2c_selio_rx_clk_in
  To Clock:  axi_c2c_selio_rx_clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_c2c_selio_rx_clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AXI_TX_CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y6  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y6  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y6  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y6  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y6  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y6  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out
  To Clock:  clk_out

Setup :            0  Failing Endpoints,  Worst Slack        5.627ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.627ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.dout_p0_val_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out rise@12.500ns - clk_out rise@2.500ns)
  Data Path Delay:        4.139ns  (logic 0.954ns (23.050%)  route 3.185ns (76.950%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.729ns = ( 13.229 - 12.500 ) 
    Source Clock Delay      (SCD):    0.690ns = ( 3.190 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           3.125     7.192    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.560    -0.368 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     1.571    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.664 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.526     3.190    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y111         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.223     3.413 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/data_out_reg[0]/Q
                         net (fo=10, routed)          1.865     5.278    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/ddr_data_gen.data_dly_reg[33]_0[0]
    SLICE_X6Y134         LUT3 (Prop_lut3_I0_O)        0.047     5.325 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage1[1]_i_1/O
                         net (fo=3, routed)           0.593     5.919    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage0[1]
    SLICE_X10Y135        LUT5 (Prop_lut5_I4_O)        0.142     6.061 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val0_carry_i_10/O
                         net (fo=3, routed)           0.291     6.352    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val0_carry_i_10_n_0
    SLICE_X10Y138        LUT3 (Prop_lut3_I1_O)        0.134     6.486 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val0_carry_i_5/O
                         net (fo=2, routed)           0.435     6.921    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val0_carry_i_5_n_0
    SLICE_X11Y139        LUT6 (Prop_lut6_I5_O)        0.043     6.964 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.dout_p0_val0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.964    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.dout_p0_val0_carry_i_4_n_0
    SLICE_X11Y139        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.223 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.dout_p0_val0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.223    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.dout_p0_val0_carry_n_0
    SLICE_X11Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.276 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.dout_p0_val0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.276    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.dout_p0_val0_carry__0_n_0
    SLICE_X11Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.329 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.dout_p0_val0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.329    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.dout_p0_val0
    SLICE_X11Y141        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.dout_p0_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    13.935 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.531    16.465    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.441    10.024 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    11.809    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.892 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.337    13.229    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/clk_ph_out
    SLICE_X11Y141        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.dout_p0_val_reg/C
                         clock pessimism             -0.140    13.089    
                         clock uncertainty           -0.067    13.022    
    SLICE_X11Y141        FDRE (Setup_fdre_C_D)       -0.066    12.956    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.dout_p0_val_reg
  -------------------------------------------------------------------
                         required time                         12.956    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  5.627    

Slack (MET) :             5.695ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f0_val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out rise@12.500ns - clk_out rise@2.500ns)
  Data Path Delay:        4.203ns  (logic 0.774ns (18.415%)  route 3.429ns (81.585%))
  Logic Levels:           5  (CARRY4=3 LUT5=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.781ns = ( 13.281 - 12.500 ) 
    Source Clock Delay      (SCD):    0.638ns = ( 3.138 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           3.125     7.192    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.560    -0.368 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     1.571    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.664 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.474     3.138    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/clk_ph_out
    SLICE_X9Y144         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y144         FDRE (Prop_fdre_C_Q)         0.223     3.361 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[0]/Q
                         net (fo=117, routed)         2.347     5.708    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/Q[0]
    SLICE_X5Y139         LUT5 (Prop_lut5_I4_O)        0.051     5.759 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_flip_sel[7]_i_2/O
                         net (fo=16, routed)          1.082     6.841    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]_0
    SLICE_X6Y136         LUT5 (Prop_lut5_I0_O)        0.136     6.977 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/f0_val0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.977    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/f0_val0_carry_i_3_n_0
    SLICE_X6Y136         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.233 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/f0_val0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.233    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/f0_val0_carry_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.287 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/f0_val0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.287    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/f0_val0_carry__0_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.341 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/f0_val0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.341    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/f0_val0
    SLICE_X6Y138         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f0_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    13.935 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.531    16.465    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.441    10.024 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    11.809    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.892 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.389    13.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/clk_ph_out
    SLICE_X6Y138         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f0_val_reg[0]/C
                         clock pessimism             -0.140    13.141    
                         clock uncertainty           -0.067    13.074    
    SLICE_X6Y138         FDRE (Setup_fdre_C_D)       -0.038    13.036    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f0_val_reg[0]
  -------------------------------------------------------------------
                         required time                         13.036    
                         arrival time                          -7.341    
  -------------------------------------------------------------------
                         slack                                  5.695    

Slack (MET) :             5.757ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out rise@12.500ns - clk_out rise@2.500ns)
  Data Path Delay:        4.008ns  (logic 0.911ns (22.729%)  route 3.097ns (77.271%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.728ns = ( 13.228 - 12.500 ) 
    Source Clock Delay      (SCD):    0.690ns = ( 3.190 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           3.125     7.192    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.560    -0.368 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     1.571    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.664 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.526     3.190    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y111         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.223     3.413 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/data_out_reg[0]/Q
                         net (fo=10, routed)          1.865     5.278    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/ddr_data_gen.data_dly_reg[33]_0[0]
    SLICE_X6Y134         LUT3 (Prop_lut3_I0_O)        0.047     5.325 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage1[1]_i_1/O
                         net (fo=3, routed)           0.593     5.919    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage0[1]
    SLICE_X10Y135        LUT5 (Prop_lut5_I4_O)        0.142     6.061 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val0_carry_i_10/O
                         net (fo=3, routed)           0.638     6.699    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val0_carry_i_10_n_0
    SLICE_X9Y139         LUT4 (Prop_lut4_I2_O)        0.134     6.833 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.833    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val0_carry_i_4_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.092 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.092    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val0_carry_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.145 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.145    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val0_carry__0_n_0
    SLICE_X9Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.198 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.198    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val0
    SLICE_X9Y141         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    13.935 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.531    16.465    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.441    10.024 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    11.809    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.892 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.336    13.228    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/clk_ph_out
    SLICE_X9Y141         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val_reg/C
                         clock pessimism             -0.140    13.088    
                         clock uncertainty           -0.067    13.021    
    SLICE_X9Y141         FDRE (Setup_fdre_C_D)       -0.066    12.955    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val_reg
  -------------------------------------------------------------------
                         required time                         12.955    
                         arrival time                          -7.198    
  -------------------------------------------------------------------
                         slack                                  5.757    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p0_val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out rise@12.500ns - clk_out rise@2.500ns)
  Data Path Delay:        4.031ns  (logic 0.783ns (19.424%)  route 3.248ns (80.576%))
  Logic Levels:           5  (CARRY4=3 LUT5=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.781ns = ( 13.281 - 12.500 ) 
    Source Clock Delay      (SCD):    0.638ns = ( 3.138 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           3.125     7.192    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.560    -0.368 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     1.571    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.664 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.474     3.138    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/clk_ph_out
    SLICE_X9Y144         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y144         FDRE (Prop_fdre_C_Q)         0.223     3.361 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[0]/Q
                         net (fo=117, routed)         2.347     5.708    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/Q[0]
    SLICE_X5Y139         LUT5 (Prop_lut5_I4_O)        0.051     5.759 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_flip_sel[7]_i_2/O
                         net (fo=16, routed)          0.901     6.660    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/p1_val0_carry_0
    SLICE_X5Y135         LUT5 (Prop_lut5_I3_O)        0.136     6.796 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/p0_val0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.796    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/p0_val0_carry__0_0[1]
    SLICE_X5Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.063 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/p0_val0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.063    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/p0_val0_carry_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.116 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/p0_val0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.116    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/p0_val0_carry__0_n_0
    SLICE_X5Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.169 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/p0_val0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.169    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/p0_val0
    SLICE_X5Y137         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p0_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    13.935 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.531    16.465    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.441    10.024 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    11.809    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.892 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.389    13.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/clk_ph_out
    SLICE_X5Y137         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p0_val_reg[0]/C
                         clock pessimism             -0.140    13.141    
                         clock uncertainty           -0.067    13.074    
    SLICE_X5Y137         FDRE (Setup_fdre_C_D)       -0.066    13.008    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p0_val_reg[0]
  -------------------------------------------------------------------
                         required time                         13.008    
                         arrival time                          -7.169    
  -------------------------------------------------------------------
                         slack                                  5.839    

Slack (MET) :             5.867ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out rise@12.500ns - clk_out rise@2.500ns)
  Data Path Delay:        3.979ns  (logic 0.565ns (14.200%)  route 3.414ns (85.800%))
  Logic Levels:           3  (CARRY4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.729ns = ( 13.229 - 12.500 ) 
    Source Clock Delay      (SCD):    0.638ns = ( 3.138 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           3.125     7.192    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.560    -0.368 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     1.571    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.664 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.474     3.138    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/clk_ph_out
    SLICE_X9Y144         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y144         FDRE (Prop_fdre_C_Q)         0.223     3.361 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[0]/Q
                         net (fo=117, routed)         2.347     5.708    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/Q[0]
    SLICE_X5Y139         LUT5 (Prop_lut5_I1_O)        0.043     5.751 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_flip_sel[31]_i_2/O
                         net (fo=27, routed)          1.066     6.818    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[2]_1
    SLICE_X10Y141        LUT5 (Prop_lut5_I0_O)        0.043     6.861 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.861    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val0_carry__1_i_3_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.117 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.117    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val0
    SLICE_X10Y141        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    13.935 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.531    16.465    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.441    10.024 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    11.809    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.892 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.337    13.229    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/clk_ph_out
    SLICE_X10Y141        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val_reg/C
                         clock pessimism             -0.140    13.089    
                         clock uncertainty           -0.067    13.022    
    SLICE_X10Y141        FDRE (Setup_fdre_C_D)       -0.038    12.984    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val_reg
  -------------------------------------------------------------------
                         required time                         12.984    
                         arrival time                          -7.117    
  -------------------------------------------------------------------
                         slack                                  5.867    

Slack (MET) :             5.980ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p1_val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out rise@12.500ns - clk_out rise@2.500ns)
  Data Path Delay:        3.890ns  (logic 0.783ns (20.128%)  route 3.107ns (79.872%))
  Logic Levels:           5  (CARRY4=3 LUT5=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.781ns = ( 13.281 - 12.500 ) 
    Source Clock Delay      (SCD):    0.638ns = ( 3.138 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           3.125     7.192    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.560    -0.368 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     1.571    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.664 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.474     3.138    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/clk_ph_out
    SLICE_X9Y144         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y144         FDRE (Prop_fdre_C_Q)         0.223     3.361 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[0]/Q
                         net (fo=117, routed)         2.347     5.708    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/Q[0]
    SLICE_X5Y139         LUT5 (Prop_lut5_I4_O)        0.051     5.759 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_flip_sel[7]_i_2/O
                         net (fo=16, routed)          0.760     6.519    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/p1_val0_carry_0
    SLICE_X4Y135         LUT5 (Prop_lut5_I1_O)        0.136     6.655 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/p1_val0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.655    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/p1_val0_carry__0_0[1]
    SLICE_X4Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.922 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/p1_val0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.922    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/p1_val0_carry_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.975 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/p1_val0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.975    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/p1_val0_carry__0_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.028 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/p1_val0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.028    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/p1_val0
    SLICE_X4Y137         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p1_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    13.935 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.531    16.465    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.441    10.024 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    11.809    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.892 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.389    13.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/clk_ph_out
    SLICE_X4Y137         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p1_val_reg[0]/C
                         clock pessimism             -0.140    13.141    
                         clock uncertainty           -0.067    13.074    
    SLICE_X4Y137         FDRE (Setup_fdre_C_D)       -0.066    13.008    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p1_val_reg[0]
  -------------------------------------------------------------------
                         required time                         13.008    
                         arrival time                          -7.028    
  -------------------------------------------------------------------
                         slack                                  5.980    

Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out rise@12.500ns - clk_out rise@2.500ns)
  Data Path Delay:        3.756ns  (logic 0.900ns (23.961%)  route 2.856ns (76.039%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.728ns = ( 13.228 - 12.500 ) 
    Source Clock Delay      (SCD):    0.690ns = ( 3.190 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           3.125     7.192    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.560    -0.368 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     1.571    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.664 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.526     3.190    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y111         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.223     3.413 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/data_out_reg[0]/Q
                         net (fo=10, routed)          1.865     5.278    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/ddr_data_gen.data_dly_reg[33]_0[0]
    SLICE_X6Y134         LUT3 (Prop_lut3_I0_O)        0.047     5.325 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage1[1]_i_1/O
                         net (fo=3, routed)           0.593     5.919    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage0[1]
    SLICE_X10Y135        LUT5 (Prop_lut5_I4_O)        0.142     6.061 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val0_carry_i_10/O
                         net (fo=3, routed)           0.397     6.458    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val0_carry_i_10_n_0
    SLICE_X8Y139         LUT4 (Prop_lut4_I2_O)        0.134     6.592 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.592    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val0_carry_i_4_n_0
    SLICE_X8Y139         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.838 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.838    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val0_carry_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.892 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.892    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val0_carry__0_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.946 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.946    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val0
    SLICE_X8Y141         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    13.935 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.531    16.465    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.441    10.024 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    11.809    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.892 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.336    13.228    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/clk_ph_out
    SLICE_X8Y141         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val_reg/C
                         clock pessimism             -0.140    13.088    
                         clock uncertainty           -0.067    13.021    
    SLICE_X8Y141         FDRE (Setup_fdre_C_D)       -0.038    12.983    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val_reg
  -------------------------------------------------------------------
                         required time                         12.983    
                         arrival time                          -6.946    
  -------------------------------------------------------------------
                         slack                                  6.037    

Slack (MET) :             6.056ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p2_val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out rise@12.500ns - clk_out rise@2.500ns)
  Data Path Delay:        3.815ns  (logic 0.783ns (20.523%)  route 3.032ns (79.477%))
  Logic Levels:           5  (CARRY4=3 LUT5=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.782ns = ( 13.282 - 12.500 ) 
    Source Clock Delay      (SCD):    0.638ns = ( 3.138 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           3.125     7.192    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.560    -0.368 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     1.571    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.664 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.474     3.138    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/clk_ph_out
    SLICE_X9Y144         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y144         FDRE (Prop_fdre_C_Q)         0.223     3.361 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[0]/Q
                         net (fo=117, routed)         2.347     5.708    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/Q[0]
    SLICE_X5Y139         LUT5 (Prop_lut5_I4_O)        0.051     5.759 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_flip_sel[7]_i_2/O
                         net (fo=16, routed)          0.685     6.444    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/p1_val0_carry_0
    SLICE_X1Y135         LUT5 (Prop_lut5_I3_O)        0.136     6.580 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/p2_val0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.580    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/p2_val0_carry__0_0[1]
    SLICE_X1Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.847 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/p2_val0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.847    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/p2_val0_carry_n_0
    SLICE_X1Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.900 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/p2_val0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.900    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/p2_val0_carry__0_n_0
    SLICE_X1Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.953 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/p2_val0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.953    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/p2_val0
    SLICE_X1Y137         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p2_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    13.935 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.531    16.465    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.441    10.024 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    11.809    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.892 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.390    13.282    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/clk_ph_out
    SLICE_X1Y137         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p2_val_reg[0]/C
                         clock pessimism             -0.140    13.142    
                         clock uncertainty           -0.067    13.075    
    SLICE_X1Y137         FDRE (Setup_fdre_C_D)       -0.066    13.009    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p2_val_reg[0]
  -------------------------------------------------------------------
                         required time                         13.009    
                         arrival time                          -6.953    
  -------------------------------------------------------------------
                         slack                                  6.056    

Slack (MET) :             6.088ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p3_val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out rise@12.500ns - clk_out rise@2.500ns)
  Data Path Delay:        3.783ns  (logic 0.783ns (20.697%)  route 3.000ns (79.303%))
  Logic Levels:           5  (CARRY4=3 LUT5=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.782ns = ( 13.282 - 12.500 ) 
    Source Clock Delay      (SCD):    0.638ns = ( 3.138 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           3.125     7.192    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.560    -0.368 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     1.571    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.664 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.474     3.138    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/clk_ph_out
    SLICE_X9Y144         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y144         FDRE (Prop_fdre_C_Q)         0.223     3.361 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[0]/Q
                         net (fo=117, routed)         2.258     5.619    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/Q[0]
    SLICE_X5Y138         LUT5 (Prop_lut5_I3_O)        0.051     5.670 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.state[10]_i_3/O
                         net (fo=28, routed)          0.742     6.412    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/p1_val0_carry
    SLICE_X3Y135         LUT5 (Prop_lut5_I4_O)        0.136     6.548 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/deskew_enable_gen.p3_val_reg0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.548    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p3_val_reg0_carry__0_0[1]
    SLICE_X3Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.815 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p3_val_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.815    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p3_val_reg0_carry_n_0
    SLICE_X3Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.868 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p3_val_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.868    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p3_val_reg0_carry__0_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.921 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p3_val_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.921    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p3_val_reg0
    SLICE_X3Y137         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p3_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    13.935 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.531    16.465    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.441    10.024 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    11.809    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.892 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.390    13.282    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/clk_ph_out
    SLICE_X3Y137         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p3_val_reg[0]/C
                         clock pessimism             -0.140    13.142    
                         clock uncertainty           -0.067    13.075    
    SLICE_X3Y137         FDRE (Setup_fdre_C_D)       -0.066    13.009    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p3_val_reg[0]
  -------------------------------------------------------------------
                         required time                         13.009    
                         arrival time                          -6.921    
  -------------------------------------------------------------------
                         slack                                  6.088    

Slack (MET) :             6.216ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out rise@12.500ns - clk_out rise@2.500ns)
  Data Path Delay:        3.751ns  (logic 0.410ns (10.930%)  route 3.341ns (89.070%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.778ns = ( 13.278 - 12.500 ) 
    Source Clock Delay      (SCD):    0.638ns = ( 3.138 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           3.125     7.192    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.560    -0.368 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     1.571    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.664 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.474     3.138    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/clk_ph_out
    SLICE_X9Y144         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y144         FDRE (Prop_fdre_C_Q)         0.223     3.361 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[0]/Q
                         net (fo=117, routed)         2.347     5.708    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/Q[0]
    SLICE_X5Y139         LUT5 (Prop_lut5_I4_O)        0.051     5.759 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_flip_sel[7]_i_2/O
                         net (fo=16, routed)          0.994     6.753    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]_0
    SLICE_X7Y133         LUT5 (Prop_lut5_I0_O)        0.136     6.889 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load[4]_i_1/O
                         net (fo=1, routed)           0.000     6.889    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/delay_load0[4]
    SLICE_X7Y133         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    13.935 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.531    16.465    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.441    10.024 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    11.809    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.892 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.386    13.278    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/clk_ph_out
    SLICE_X7Y133         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[4]/C
                         clock pessimism             -0.140    13.138    
                         clock uncertainty           -0.067    13.071    
    SLICE_X7Y133         FDRE (Setup_fdre_C_D)        0.034    13.105    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_load_reg[4]
  -------------------------------------------------------------------
                         required time                         13.105    
                         arrival time                          -6.889    
  -------------------------------------------------------------------
                         slack                                  6.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.150%)  route 0.096ns (48.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns = ( 3.485 - 2.500 ) 
    Source Clock Delay      (SCD):    0.597ns = ( 3.097 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.578     4.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108     1.461 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.429    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.455 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.642     3.097    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/clk_ph_out
    SLICE_X17Y138        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y138        FDRE (Prop_fdre_C_Q)         0.100     3.197 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[17]/Q
                         net (fo=1, routed)           0.096     3.293    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/DIC1
    SLICE_X18Y137        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.937     5.125    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.568     1.557 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037     2.594    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.624 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.861     3.485    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/WCLK
    SLICE_X18Y137        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMC_D1/CLK
                         clock pessimism             -0.376     3.109    
    SLICE_X18Y137        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     3.215    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.215    
                         arrival time                           3.293    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f0_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f0_val_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.220ns  (logic 0.118ns (53.520%)  route 0.102ns (46.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.020ns = ( 3.520 - 2.500 ) 
    Source Clock Delay      (SCD):    0.629ns = ( 3.129 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.578     4.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108     1.461 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.429    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.455 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.674     3.129    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/clk_ph_out
    SLICE_X6Y138         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f0_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y138         FDRE (Prop_fdre_C_Q)         0.118     3.247 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f0_val_reg[0]/Q
                         net (fo=1, routed)           0.102     3.350    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f0_val_reg_n_0_[0]
    SLICE_X2Y139         SRL16E                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f0_val_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.937     5.125    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.568     1.557 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037     2.594    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.624 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.896     3.520    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/clk_ph_out
    SLICE_X2Y139         SRL16E                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f0_val_reg[2]_srl2/CLK
                         clock pessimism             -0.357     3.163    
    SLICE_X2Y139         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     3.265    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f0_val_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -3.265    
                         arrival time                           3.350    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.265%)  route 0.137ns (57.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns = ( 3.487 - 2.500 ) 
    Source Clock Delay      (SCD):    0.597ns = ( 3.097 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.578     4.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108     1.461 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.429    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.455 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.642     3.097    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/clk_ph_out
    SLICE_X17Y138        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y138        FDRE (Prop_fdre_C_Q)         0.100     3.197 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[0]/Q
                         net (fo=1, routed)           0.137     3.334    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/DIA0
    SLICE_X18Y138        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.937     5.125    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.568     1.557 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037     2.594    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.624 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.863     3.487    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X18Y138        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.376     3.111    
    SLICE_X18Y138        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     3.242    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -3.242    
                         arrival time                           3.334    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns = ( 3.487 - 2.500 ) 
    Source Clock Delay      (SCD):    0.597ns = ( 3.097 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.578     4.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108     1.461 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.429    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.455 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.642     3.097    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/clk_ph_out
    SLICE_X18Y139        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y139        FDRE (Prop_fdre_C_Q)         0.118     3.215 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[5]/Q
                         net (fo=1, routed)           0.096     3.311    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/DIC1
    SLICE_X18Y138        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.937     5.125    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.568     1.557 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037     2.594    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.624 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.863     3.487    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X18Y138        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.376     3.111    
    SLICE_X18Y138        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     3.217    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.217    
                         arrival time                           3.311    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.267%)  route 0.142ns (58.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.984ns = ( 3.484 - 2.500 ) 
    Source Clock Delay      (SCD):    0.596ns = ( 3.096 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.578     4.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108     1.461 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.429    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.455 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.641     3.096    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/clk_ph_out
    SLICE_X21Y139        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y139        FDRE (Prop_fdre_C_Q)         0.100     3.196 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[8]/Q
                         net (fo=1, routed)           0.142     3.339    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/DIB0
    SLICE_X20Y137        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.937     5.125    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.568     1.557 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037     2.594    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.624 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.860     3.484    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/WCLK
    SLICE_X20Y137        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.376     3.108    
    SLICE_X20Y137        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     3.240    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -3.240    
                         arrival time                           3.339    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.184ns  (logic 0.091ns (49.406%)  route 0.093ns (50.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns = ( 3.487 - 2.500 ) 
    Source Clock Delay      (SCD):    0.597ns = ( 3.097 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.578     4.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108     1.461 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.429    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.455 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.642     3.097    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/clk_ph_out
    SLICE_X17Y138        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y138        FDRE (Prop_fdre_C_Q)         0.091     3.188 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[1]/Q
                         net (fo=1, routed)           0.093     3.282    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/DIA1
    SLICE_X18Y138        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.937     5.125    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.568     1.557 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037     2.594    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.624 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.863     3.487    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X18Y138        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.376     3.111    
    SLICE_X18Y138        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.070     3.181    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.181    
                         arrival time                           3.282    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage_sel1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.182%)  route 0.075ns (36.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns = ( 3.485 - 2.500 ) 
    Source Clock Delay      (SCD):    0.597ns = ( 3.097 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.578     4.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108     1.461 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.429    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.455 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.642     3.097    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/clk_ph_out
    SLICE_X13Y137        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage_sel1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.100     3.197 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage_sel1_reg[7]/Q
                         net (fo=3, routed)           0.075     3.272    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage_sel1[7]
    SLICE_X12Y137        LUT5 (Prop_lut5_I1_O)        0.028     3.300 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_out[7]_i_1/O
                         net (fo=1, routed)           0.000     3.300    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.selected_data[7]
    SLICE_X12Y137        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.937     5.125    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.568     1.557 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037     2.594    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.624 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.861     3.485    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/clk_ph_out
    SLICE_X12Y137        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_out_reg[7]/C
                         clock pessimism             -0.377     3.108    
    SLICE_X12Y137        FDRE (Hold_fdre_C_D)         0.087     3.195    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.195    
                         arrival time                           3.300    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.445%)  route 0.136ns (57.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns = ( 3.487 - 2.500 ) 
    Source Clock Delay      (SCD):    0.597ns = ( 3.097 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.578     4.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108     1.461 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.429    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.455 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.642     3.097    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/clk_ph_out
    SLICE_X19Y139        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y139        FDRE (Prop_fdre_C_Q)         0.100     3.197 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[3]/Q
                         net (fo=1, routed)           0.136     3.333    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/DIB1
    SLICE_X18Y138        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.937     5.125    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.568     1.557 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037     2.594    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.624 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.863     3.487    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X18Y138        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.376     3.111    
    SLICE_X18Y138        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     3.226    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.226    
                         arrival time                           3.333    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 3.486 - 2.500 ) 
    Source Clock Delay      (SCD):    0.596ns = ( 3.096 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.578     4.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108     1.461 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.429    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.455 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.641     3.096    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X21Y139        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y139        FDRE (Prop_fdre_C_Q)         0.100     3.196 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     3.251    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X21Y139        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.937     5.125    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.568     1.557 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037     2.594    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.624 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.862     3.486    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X21Y139        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.390     3.096    
    SLICE_X21Y139        FDRE (Hold_fdre_C_D)         0.047     3.143    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -3.143    
                         arrival time                           3.251    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.009ns = ( 3.509 - 2.500 ) 
    Source Clock Delay      (SCD):    0.621ns = ( 3.121 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.578     4.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108     1.461 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.429    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.455 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.666     3.121    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y121         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.100     3.221 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055     3.276    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X5Y121         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.937     5.125    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.568     1.557 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037     2.594    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.624 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.885     3.509    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y121         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.388     3.121    
    SLICE_X5Y121         FDRE (Hold_fdre_C_D)         0.047     3.168    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -3.168    
                         arrival time                           3.276    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out
Waveform(ns):       { 2.500 7.500 }
Period(ns):         10.000
Sources:            { design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y110    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[0].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y120    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[10].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y137    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[11].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y146    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[12].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y104    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[13].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y143    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[14].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y144    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[15].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y142    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[16].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y133    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[1].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y115    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[2].gen_idelaye2.IDELAYE2_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y6  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y138    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y138    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y138    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y138    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y138    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y138    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y138    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y138    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y137    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y137    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y138    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y138    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y138    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y138    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y138    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y138    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y138    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y138    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y137    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y137    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         10.000      8.592      BUFGCTRL_X0Y18   design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/fb_bufg_inst/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y6  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y6  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y6  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y6  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.170ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 0.718ns (18.760%)  route 3.109ns (81.240%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.928ns = ( 36.928 - 33.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     4.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.204     4.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.195     5.912    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X67Y53         LUT4 (Prop_lut4_I1_O)        0.126     6.038 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=2, routed)           0.641     6.679    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X68Y54         LUT6 (Prop_lut6_I3_O)        0.043     6.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     6.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X68Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.981 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.918     7.899    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X63Y55         LUT6 (Prop_lut6_I5_O)        0.043     7.942 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.355     8.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X63Y55         LUT6 (Prop_lut6_I5_O)        0.043     8.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.340    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X63Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.430    36.928    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.585    37.513    
                         clock uncertainty           -0.035    37.477    
    SLICE_X63Y55         FDRE (Setup_fdre_C_D)        0.033    37.510    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.510    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                 29.170    

Slack (MET) :             29.319ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 0.718ns (19.487%)  route 2.966ns (80.513%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.928ns = ( 36.928 - 33.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     4.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.204     4.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.195     5.912    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X67Y53         LUT4 (Prop_lut4_I1_O)        0.126     6.038 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=2, routed)           0.641     6.679    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X68Y54         LUT6 (Prop_lut6_I3_O)        0.043     6.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     6.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X68Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.981 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.554     7.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X62Y55         LUT5 (Prop_lut5_I1_O)        0.043     7.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.576     8.154    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X62Y52         LUT3 (Prop_lut3_I1_O)        0.043     8.197 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.197    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X62Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.430    36.928    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.560    37.488    
                         clock uncertainty           -0.035    37.452    
    SLICE_X62Y52         FDRE (Setup_fdre_C_D)        0.064    37.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.516    
                         arrival time                          -8.197    
  -------------------------------------------------------------------
                         slack                                 29.319    

Slack (MET) :             29.324ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.718ns (19.509%)  route 2.962ns (80.491%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.928ns = ( 36.928 - 33.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     4.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.204     4.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.195     5.912    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X67Y53         LUT4 (Prop_lut4_I1_O)        0.126     6.038 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=2, routed)           0.641     6.679    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X68Y54         LUT6 (Prop_lut6_I3_O)        0.043     6.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     6.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X68Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.981 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.554     7.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X62Y55         LUT5 (Prop_lut5_I1_O)        0.043     7.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.572     8.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X62Y52         LUT3 (Prop_lut3_I1_O)        0.043     8.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.193    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X62Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.430    36.928    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.560    37.488    
                         clock uncertainty           -0.035    37.452    
    SLICE_X62Y52         FDRE (Setup_fdre_C_D)        0.065    37.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.517    
                         arrival time                          -8.193    
  -------------------------------------------------------------------
                         slack                                 29.324    

Slack (MET) :             29.403ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.718ns (19.970%)  route 2.877ns (80.030%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.928ns = ( 36.928 - 33.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     4.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.204     4.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.195     5.912    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X67Y53         LUT4 (Prop_lut4_I1_O)        0.126     6.038 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=2, routed)           0.641     6.679    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X68Y54         LUT6 (Prop_lut6_I3_O)        0.043     6.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     6.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X68Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.981 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.693     7.674    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I0_O)        0.043     7.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.348     8.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X63Y55         LUT6 (Prop_lut6_I0_O)        0.043     8.108 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.108    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X63Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.430    36.928    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.585    37.513    
                         clock uncertainty           -0.035    37.477    
    SLICE_X63Y55         FDRE (Setup_fdre_C_D)        0.034    37.511    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.511    
                         arrival time                          -8.108    
  -------------------------------------------------------------------
                         slack                                 29.403    

Slack (MET) :             29.428ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 0.718ns (20.081%)  route 2.857ns (79.919%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.928ns = ( 36.928 - 33.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     4.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.204     4.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.195     5.912    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X67Y53         LUT4 (Prop_lut4_I1_O)        0.126     6.038 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=2, routed)           0.641     6.679    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X68Y54         LUT6 (Prop_lut6_I3_O)        0.043     6.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     6.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X68Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.981 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.554     7.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X62Y55         LUT5 (Prop_lut5_I1_O)        0.043     7.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.467     8.045    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X62Y54         LUT3 (Prop_lut3_I1_O)        0.043     8.088 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.088    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X62Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.430    36.928    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.560    37.488    
                         clock uncertainty           -0.035    37.452    
    SLICE_X62Y54         FDRE (Setup_fdre_C_D)        0.064    37.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.516    
                         arrival time                          -8.088    
  -------------------------------------------------------------------
                         slack                                 29.428    

Slack (MET) :             29.433ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 0.718ns (20.104%)  route 2.853ns (79.896%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.928ns = ( 36.928 - 33.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     4.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.204     4.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.195     5.912    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X67Y53         LUT4 (Prop_lut4_I1_O)        0.126     6.038 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=2, routed)           0.641     6.679    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X68Y54         LUT6 (Prop_lut6_I3_O)        0.043     6.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     6.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X68Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.981 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.554     7.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X62Y55         LUT5 (Prop_lut5_I1_O)        0.043     7.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.463     8.041    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X62Y54         LUT3 (Prop_lut3_I1_O)        0.043     8.084 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.084    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X62Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.430    36.928    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.560    37.488    
                         clock uncertainty           -0.035    37.452    
    SLICE_X62Y54         FDRE (Setup_fdre_C_D)        0.065    37.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.517    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                 29.433    

Slack (MET) :             29.523ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.718ns (20.618%)  route 2.764ns (79.382%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.928ns = ( 36.928 - 33.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     4.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.204     4.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.195     5.912    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X67Y53         LUT4 (Prop_lut4_I1_O)        0.126     6.038 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=2, routed)           0.641     6.679    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X68Y54         LUT6 (Prop_lut6_I3_O)        0.043     6.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     6.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X68Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.981 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.554     7.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X62Y55         LUT5 (Prop_lut5_I1_O)        0.043     7.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.374     7.952    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X62Y52         LUT3 (Prop_lut3_I1_O)        0.043     7.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X62Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.430    36.928    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.560    37.488    
                         clock uncertainty           -0.035    37.452    
    SLICE_X62Y52         FDRE (Setup_fdre_C_D)        0.066    37.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.518    
                         arrival time                          -7.995    
  -------------------------------------------------------------------
                         slack                                 29.523    

Slack (MET) :             29.524ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.718ns (20.624%)  route 2.763ns (79.376%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.928ns = ( 36.928 - 33.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     4.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.204     4.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.195     5.912    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X67Y53         LUT4 (Prop_lut4_I1_O)        0.126     6.038 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=2, routed)           0.641     6.679    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X68Y54         LUT6 (Prop_lut6_I3_O)        0.043     6.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     6.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X68Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.981 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.554     7.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X62Y55         LUT5 (Prop_lut5_I1_O)        0.043     7.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.373     7.951    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X62Y52         LUT3 (Prop_lut3_I1_O)        0.043     7.994 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     7.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X62Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.430    36.928    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.560    37.488    
                         clock uncertainty           -0.035    37.452    
    SLICE_X62Y52         FDRE (Setup_fdre_C_D)        0.066    37.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.518    
                         arrival time                          -7.994    
  -------------------------------------------------------------------
                         slack                                 29.524    

Slack (MET) :             29.535ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.718ns (20.731%)  route 2.745ns (79.269%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.928ns = ( 36.928 - 33.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     4.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.204     4.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.195     5.912    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X67Y53         LUT4 (Prop_lut4_I1_O)        0.126     6.038 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=2, routed)           0.641     6.679    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X68Y54         LUT6 (Prop_lut6_I3_O)        0.043     6.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     6.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X68Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.981 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.554     7.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X62Y55         LUT5 (Prop_lut5_I1_O)        0.043     7.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.355     7.933    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X63Y55         LUT6 (Prop_lut6_I2_O)        0.043     7.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X63Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.430    36.928    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.585    37.513    
                         clock uncertainty           -0.035    37.477    
    SLICE_X63Y55         FDRE (Setup_fdre_C_D)        0.034    37.511    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.511    
                         arrival time                          -7.976    
  -------------------------------------------------------------------
                         slack                                 29.535    

Slack (MET) :             29.880ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 0.422ns (15.415%)  route 2.316ns (84.585%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.096ns = ( 37.096 - 33.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     4.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.204     4.717 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.019     5.735    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X66Y51         LUT5 (Prop_lut5_I2_O)        0.124     5.859 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.557     6.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X76Y48         LUT4 (Prop_lut4_I1_O)        0.043     6.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.357     6.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X76Y46         LUT5 (Prop_lut5_I4_O)        0.051     6.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.382     7.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X75Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.598    37.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X75Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.467    37.563    
                         clock uncertainty           -0.035    37.527    
    SLICE_X75Y49         FDRE (Setup_fdre_C_R)       -0.397    37.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         37.130    
                         arrival time                          -7.250    
  -------------------------------------------------------------------
                         slack                                 29.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.996%)  route 0.177ns (58.004%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    2.238ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.697     2.238    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDRE (Prop_fdre_C_Q)         0.100     2.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[10]/Q
                         net (fo=1, routed)           0.177     2.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[10]
    SLICE_X72Y50         LUT2 (Prop_lut2_I1_O)        0.028     2.542 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[9]_i_1/O
                         net (fo=1, routed)           0.000     2.542    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[9]_i_1_n_0
    SLICE_X72Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.885     2.696    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[9]/C
                         clock pessimism             -0.318     2.378    
    SLICE_X72Y50         FDRE (Hold_fdre_C_D)         0.061     2.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.439    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    2.229ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.688     2.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X81Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y27         FDCE (Prop_fdce_C_Q)         0.100     2.329 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     2.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X81Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.945     2.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X81Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.527     2.229    
    SLICE_X81Y27         FDCE (Hold_fdce_C_D)         0.049     2.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.765ns
    Source Clock Delay      (SCD):    2.237ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.696     2.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X83Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y37         FDCE (Prop_fdce_C_Q)         0.100     2.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X83Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.954     2.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X83Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.528     2.237    
    SLICE_X83Y37         FDCE (Hold_fdce_C_D)         0.047     2.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.765ns
    Source Clock Delay      (SCD):    2.237ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.696     2.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X83Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y37         FDCE (Prop_fdce_C_Q)         0.100     2.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X83Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.954     2.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X83Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.528     2.237    
    SLICE_X83Y37         FDCE (Hold_fdce_C_D)         0.047     2.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.699     2.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X85Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y38         FDPE (Prop_fdpe_C_Q)         0.100     2.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X85Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.958     2.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X85Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.529     2.240    
    SLICE_X85Y38         FDPE (Hold_fdpe_C_D)         0.047     2.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    2.229ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.688     2.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X81Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y27         FDCE (Prop_fdce_C_Q)         0.100     2.329 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X81Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.945     2.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X81Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.527     2.229    
    SLICE_X81Y27         FDCE (Hold_fdce_C_D)         0.047     2.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.276    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.687     2.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y26         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y26         FDPE (Prop_fdpe_C_Q)         0.100     2.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X83Y26         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.943     2.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y26         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.526     2.228    
    SLICE_X83Y26         FDPE (Hold_fdpe_C_D)         0.047     2.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.763ns
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.695     2.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X88Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y30         FDRE (Prop_fdre_C_Q)         0.100     2.336 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/Q
                         net (fo=2, routed)           0.057     2.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[25]
    SLICE_X88Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.952     2.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X88Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
                         clock pessimism             -0.527     2.236    
    SLICE_X88Y30         FDRE (Hold_fdre_C_D)         0.047     2.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.765ns
    Source Clock Delay      (SCD):    2.237ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.696     2.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X83Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y37         FDCE (Prop_fdce_C_Q)         0.100     2.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     2.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X83Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.954     2.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X83Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.528     2.237    
    SLICE_X83Y37         FDCE (Hold_fdce_C_D)         0.044     2.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    2.229ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.688     2.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X81Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y27         FDCE (Prop_fdce_C_Q)         0.100     2.329 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X81Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.945     2.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X81Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.527     2.229    
    SLICE_X81Y27         FDCE (Hold_fdce_C_D)         0.044     2.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y8  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X82Y41   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X84Y44   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X86Y41   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X84Y43   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X84Y41   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X85Y44   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X85Y44   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X85Y44   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X85Y44   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y30   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y30   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y30   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y30   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y30   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y30   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y30   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y30   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y30   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y30   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y28   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y28   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y28   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y28   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y28   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y28   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y28   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y28   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y28   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y28   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  prm_clk_40
  To Clock:  prm_clk_40

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         prm_clk_40
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { FPGA_REF_40MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axi_periph_clk_design_1_CLK_COMMON_0
  To Clock:  axi_periph_clk_design_1_CLK_COMMON_0

Setup :            0  Failing Endpoints,  Worst Slack        2.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.540ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        7.692ns  (logic 0.408ns (5.304%)  route 7.284ns (94.696%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.573ns = ( 9.427 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.520ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.283    -1.520    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X19Y172        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y172        FDRE (Prop_fdre_C_Q)         0.223    -1.297 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         5.922     4.625    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/s_axi_aresetn
    SLICE_X150Y81        LUT5 (Prop_lut5_I0_O)        0.049     4.674 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[31]_i_1__0/O
                         net (fo=6, routed)           1.362     6.036    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/s_axi_aresetn_1
    SLICE_X153Y59        LUT5 (Prop_lut5_I2_O)        0.136     6.172 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[4]_i_1/O
                         net (fo=1, routed)           0.000     6.172    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/D[4]
    SLICE_X153Y59        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.561     9.427    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X153Y59        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[4]/C
                         clock pessimism             -0.655     8.771    
                         clock uncertainty           -0.092     8.679    
    SLICE_X153Y59        FDRE (Setup_fdre_C_D)        0.033     8.712    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                          8.712    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                  2.540    

Slack (MET) :             2.543ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        7.690ns  (logic 0.408ns (5.306%)  route 7.282ns (94.694%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.573ns = ( 9.427 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.520ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.283    -1.520    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X19Y172        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y172        FDRE (Prop_fdre_C_Q)         0.223    -1.297 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         5.922     4.625    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/s_axi_aresetn
    SLICE_X150Y81        LUT5 (Prop_lut5_I0_O)        0.049     4.674 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[31]_i_1__0/O
                         net (fo=6, routed)           1.360     6.034    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/s_axi_aresetn_1
    SLICE_X153Y59        LUT5 (Prop_lut5_I2_O)        0.136     6.170 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[0]_i_1/O
                         net (fo=1, routed)           0.000     6.170    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/D[0]
    SLICE_X153Y59        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.561     9.427    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X153Y59        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[0]/C
                         clock pessimism             -0.655     8.771    
                         clock uncertainty           -0.092     8.679    
    SLICE_X153Y59        FDRE (Setup_fdre_C_D)        0.034     8.713    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[0]
  -------------------------------------------------------------------
                         required time                          8.713    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  2.543    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        7.591ns  (logic 0.408ns (5.375%)  route 7.183ns (94.625%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.573ns = ( 9.427 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.520ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.283    -1.520    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X19Y172        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y172        FDRE (Prop_fdre_C_Q)         0.223    -1.297 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         5.922     4.625    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/s_axi_aresetn
    SLICE_X150Y81        LUT5 (Prop_lut5_I0_O)        0.049     4.674 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[31]_i_1__0/O
                         net (fo=6, routed)           1.261     5.935    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/s_axi_aresetn_1
    SLICE_X152Y59        LUT5 (Prop_lut5_I2_O)        0.136     6.071 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[1]_i_1/O
                         net (fo=1, routed)           0.000     6.071    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/D[1]
    SLICE_X152Y59        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.561     9.427    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X152Y59        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[1]/C
                         clock pessimism             -0.655     8.771    
                         clock uncertainty           -0.092     8.679    
    SLICE_X152Y59        FDRE (Setup_fdre_C_D)        0.064     8.743    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                          8.743    
                         arrival time                          -6.071    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.677ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        7.587ns  (logic 0.408ns (5.378%)  route 7.179ns (94.622%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.573ns = ( 9.427 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.520ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.283    -1.520    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X19Y172        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y172        FDRE (Prop_fdre_C_Q)         0.223    -1.297 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         5.922     4.625    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/s_axi_aresetn
    SLICE_X150Y81        LUT5 (Prop_lut5_I0_O)        0.049     4.674 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[31]_i_1__0/O
                         net (fo=6, routed)           1.257     5.931    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/s_axi_aresetn_1
    SLICE_X152Y59        LUT5 (Prop_lut5_I2_O)        0.136     6.067 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[2]_i_1/O
                         net (fo=1, routed)           0.000     6.067    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/D[2]
    SLICE_X152Y59        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.561     9.427    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X152Y59        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[2]/C
                         clock pessimism             -0.655     8.771    
                         clock uncertainty           -0.092     8.679    
    SLICE_X152Y59        FDRE (Setup_fdre_C_D)        0.065     8.744    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                          8.744    
                         arrival time                          -6.067    
  -------------------------------------------------------------------
                         slack                                  2.677    

Slack (MET) :             2.770ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        7.122ns  (logic 0.266ns (3.735%)  route 6.856ns (96.265%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.576ns = ( 9.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.520ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.283    -1.520    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X19Y172        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y172        FDRE (Prop_fdre_C_Q)         0.223    -1.297 f  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         6.377     5.081    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aresetn
    SLICE_X152Y58        LUT3 (Prop_lut3_I2_O)        0.043     5.124 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1/O
                         net (fo=35, routed)          0.479     5.603    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0
    SLICE_X153Y64        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.558     9.424    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X153Y64        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[30]/C
                         clock pessimism             -0.655     8.768    
                         clock uncertainty           -0.092     8.676    
    SLICE_X153Y64        FDRE (Setup_fdre_C_R)       -0.304     8.372    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[30]
  -------------------------------------------------------------------
                         required time                          8.372    
                         arrival time                          -5.603    
  -------------------------------------------------------------------
                         slack                                  2.770    

Slack (MET) :             2.770ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        7.122ns  (logic 0.266ns (3.735%)  route 6.856ns (96.265%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.576ns = ( 9.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.520ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.283    -1.520    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X19Y172        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y172        FDRE (Prop_fdre_C_Q)         0.223    -1.297 f  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         6.377     5.081    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aresetn
    SLICE_X152Y58        LUT3 (Prop_lut3_I2_O)        0.043     5.124 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1/O
                         net (fo=35, routed)          0.479     5.603    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0
    SLICE_X153Y64        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.558     9.424    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X153Y64        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[31]/C
                         clock pessimism             -0.655     8.768    
                         clock uncertainty           -0.092     8.676    
    SLICE_X153Y64        FDRE (Setup_fdre_C_R)       -0.304     8.372    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[31]
  -------------------------------------------------------------------
                         required time                          8.372    
                         arrival time                          -5.603    
  -------------------------------------------------------------------
                         slack                                  2.770    

Slack (MET) :             2.770ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        7.122ns  (logic 0.266ns (3.735%)  route 6.856ns (96.265%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.576ns = ( 9.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.520ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.283    -1.520    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X19Y172        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y172        FDRE (Prop_fdre_C_Q)         0.223    -1.297 f  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         6.377     5.081    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aresetn
    SLICE_X152Y58        LUT3 (Prop_lut3_I2_O)        0.043     5.124 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1/O
                         net (fo=35, routed)          0.479     5.603    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0
    SLICE_X153Y64        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.558     9.424    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X153Y64        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[32]/C
                         clock pessimism             -0.655     8.768    
                         clock uncertainty           -0.092     8.676    
    SLICE_X153Y64        FDRE (Setup_fdre_C_R)       -0.304     8.372    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[32]
  -------------------------------------------------------------------
                         required time                          8.372    
                         arrival time                          -5.603    
  -------------------------------------------------------------------
                         slack                                  2.770    

Slack (MET) :             2.770ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        7.122ns  (logic 0.266ns (3.735%)  route 6.856ns (96.265%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.576ns = ( 9.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.520ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.283    -1.520    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X19Y172        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y172        FDRE (Prop_fdre_C_Q)         0.223    -1.297 f  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         6.377     5.081    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aresetn
    SLICE_X152Y58        LUT3 (Prop_lut3_I2_O)        0.043     5.124 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1/O
                         net (fo=35, routed)          0.479     5.603    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0
    SLICE_X153Y64        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.558     9.424    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X153Y64        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[33]/C
                         clock pessimism             -0.655     8.768    
                         clock uncertainty           -0.092     8.676    
    SLICE_X153Y64        FDRE (Setup_fdre_C_R)       -0.304     8.372    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[33]
  -------------------------------------------------------------------
                         required time                          8.372    
                         arrival time                          -5.603    
  -------------------------------------------------------------------
                         slack                                  2.770    

Slack (MET) :             2.770ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        7.122ns  (logic 0.266ns (3.735%)  route 6.856ns (96.265%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.576ns = ( 9.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.520ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.283    -1.520    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X19Y172        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y172        FDRE (Prop_fdre_C_Q)         0.223    -1.297 f  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         6.377     5.081    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aresetn
    SLICE_X152Y58        LUT3 (Prop_lut3_I2_O)        0.043     5.124 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1/O
                         net (fo=35, routed)          0.479     5.603    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0
    SLICE_X153Y64        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.558     9.424    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X153Y64        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[34]/C
                         clock pessimism             -0.655     8.768    
                         clock uncertainty           -0.092     8.676    
    SLICE_X153Y64        FDRE (Setup_fdre_C_R)       -0.304     8.372    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[34]
  -------------------------------------------------------------------
                         required time                          8.372    
                         arrival time                          -5.603    
  -------------------------------------------------------------------
                         slack                                  2.770    

Slack (MET) :             2.782ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_dld_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 0.266ns (3.830%)  route 6.679ns (96.170%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 9.259 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.520ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.283    -1.520    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X19Y172        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y172        FDRE (Prop_fdre_C_Q)         0.223    -1.297 f  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         4.915     3.619    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X138Y102       LUT1 (Prop_lut1_I0_O)        0.043     3.662 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1221, routed)        1.764     5.425    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/p_0_in_14
    SLICE_X153Y148       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_dld_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.393     9.259    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X153Y148       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_dld_int_reg[0]/C
                         clock pessimism             -0.655     8.603    
                         clock uncertainty           -0.092     8.511    
    SLICE_X153Y148       FDRE (Setup_fdre_C_R)       -0.304     8.207    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_dld_int_reg[0]
  -------------------------------------------------------------------
                         required time                          8.207    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                  2.782    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_1/adc_data_ch1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Current_turning_off_0/inst/averaging_inst_5/value_reg_0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.623%)  route 0.152ns (60.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    -0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.597    -0.387    design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_1/s00_axi_aclk
    SLICE_X53Y148        FDRE                                         r  design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_1/adc_data_ch1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y148        FDRE (Prop_fdre_C_Q)         0.100    -0.287 r  design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_1/adc_data_ch1_reg_reg[4]/Q
                         net (fo=1, routed)           0.152    -0.135    design_1_i/Current_turning_off_0/inst/averaging_inst_5/D[4]
    SLICE_X53Y152        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_5/value_reg_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.744    -0.340    design_1_i/Current_turning_off_0/inst/averaging_inst_5/s00_axi_aclk
    SLICE_X53Y152        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_5/value_reg_0_reg[4]/C
                         clock pessimism              0.091    -0.248    
    SLICE_X53Y152        FDRE (Hold_fdre_C_D)         0.040    -0.208    design_1_i/Current_turning_off_0/inst/averaging_inst_5/value_reg_0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_tx_tdm_inst/tx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.118ns (52.932%)  route 0.105ns (47.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.351ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.633    -0.351    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_tx_tdm_inst/m_axi_lite_aclk
    SLICE_X16Y120        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_tx_tdm_inst/tx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y120        FDRE (Prop_fdre_C_Q)         0.118    -0.233 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_tx_tdm_inst/tx_data_reg[3]/Q
                         net (fo=1, routed)           0.105    -0.128    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/DIB1
    SLICE_X14Y119        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.853    -0.231    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X14Y119        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.089    -0.319    
    SLICE_X14Y119        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115    -0.204    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/Current_turning_off_0/inst/averaging_inst_0/sum_reg_3_0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.195ns (47.097%)  route 0.219ns (52.903%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    -0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.577    -0.407    design_1_i/Current_turning_off_0/inst/averaging_inst_0/s00_axi_aclk
    SLICE_X44Y157        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_0/sum_reg_3_0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y157        FDRE (Prop_fdre_C_Q)         0.100    -0.307 r  design_1_i/Current_turning_off_0/inst/averaging_inst_0/sum_reg_3_0_reg[14]/Q
                         net (fo=3, routed)           0.219    -0.088    design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/axi_rdata_reg[11]_i_3_2[10]
    SLICE_X44Y149        LUT5 (Prop_lut5_I4_O)        0.028    -0.060 r  design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/axi_rdata[10]_i_6/O
                         net (fo=1, routed)           0.000    -0.060    design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/axi_rdata[10]_i_6_n_0
    SLICE_X44Y149        MUXF7 (Prop_muxf7_I0_O)      0.050    -0.010 r  design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/axi_rdata_reg[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.010    design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/axi_rdata_reg[10]_i_3_n_0
    SLICE_X44Y149        MUXF8 (Prop_muxf8_I1_O)      0.017     0.007 r  design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/axi_rdata_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     0.007    design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X44Y149        FDRE                                         r  design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.850    -0.234    design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y149        FDRE                                         r  design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.091    -0.142    
    SLICE_X44Y149        FDRE (Hold_fdre_C_D)         0.070    -0.072    design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                          0.072    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/Current_turning_off_0/inst/averaging_inst_1/value_reg_10_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Current_turning_off_0/inst/averaging_inst_1/sum_reg_0_5_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.177ns (42.635%)  route 0.238ns (57.365%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    -0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.591    -0.393    design_1_i/Current_turning_off_0/inst/averaging_inst_1/s00_axi_aclk
    SLICE_X19Y151        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_1/value_reg_10_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y151        FDRE (Prop_fdre_C_Q)         0.100    -0.293 r  design_1_i/Current_turning_off_0/inst/averaging_inst_1/value_reg_10_reg[9]/Q
                         net (fo=3, routed)           0.238    -0.055    design_1_i/Current_turning_off_0/inst/averaging_inst_1/value_reg_10[9]
    SLICE_X19Y149        LUT2 (Prop_lut2_I0_O)        0.028    -0.027 r  design_1_i/Current_turning_off_0/inst/averaging_inst_1/sum_reg_0_5[11]_i_4/O
                         net (fo=1, routed)           0.000    -0.027    design_1_i/Current_turning_off_0/inst/averaging_inst_1/sum_reg_0_5[11]_i_4_n_0
    SLICE_X19Y149        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     0.022 r  design_1_i/Current_turning_off_0/inst/averaging_inst_1/sum_reg_0_5_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.022    design_1_i/Current_turning_off_0/inst/averaging_inst_1/sum_reg_0_50[9]
    SLICE_X19Y149        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_1/sum_reg_0_5_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.864    -0.220    design_1_i/Current_turning_off_0/inst/averaging_inst_1/s00_axi_aclk
    SLICE_X19Y149        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_1/sum_reg_0_5_reg[9]/C
                         clock pessimism              0.091    -0.128    
    SLICE_X19Y149        FDRE (Hold_fdre_C_D)         0.071    -0.057    design_1_i/Current_turning_off_0/inst/averaging_inst_1/sum_reg_0_5_reg[9]
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/up_measured_transfer_length_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.100ns (44.570%)  route 0.124ns (55.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.642    -0.342    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/s_axi_aclk
    SLICE_X19Y106        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/up_measured_transfer_length_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y106        FDRE (Prop_fdre_C_Q)         0.100    -0.242 r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/up_measured_transfer_length_reg[6]/Q
                         net (fo=4, routed)           0.124    -0.118    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/DIA0
    SLICE_X18Y107        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.862    -0.222    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/WCLK
    SLICE_X18Y107        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/RAMA/CLK
                         clock pessimism             -0.108    -0.329    
    SLICE_X18Y107        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131    -0.198    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/Current_turning_off_0/inst/averaging_inst_1/value_reg_10_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Current_turning_off_0/inst/averaging_inst_1/sum_reg_0_5_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.179ns (42.879%)  route 0.238ns (57.121%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    -0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.591    -0.393    design_1_i/Current_turning_off_0/inst/averaging_inst_1/s00_axi_aclk
    SLICE_X19Y151        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_1/value_reg_10_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y151        FDRE (Prop_fdre_C_Q)         0.100    -0.293 r  design_1_i/Current_turning_off_0/inst/averaging_inst_1/value_reg_10_reg[10]/Q
                         net (fo=3, routed)           0.238    -0.055    design_1_i/Current_turning_off_0/inst/averaging_inst_1/value_reg_10[10]
    SLICE_X19Y149        LUT2 (Prop_lut2_I0_O)        0.028    -0.027 r  design_1_i/Current_turning_off_0/inst/averaging_inst_1/sum_reg_0_5[11]_i_3/O
                         net (fo=1, routed)           0.000    -0.027    design_1_i/Current_turning_off_0/inst/averaging_inst_1/sum_reg_0_5[11]_i_3_n_0
    SLICE_X19Y149        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     0.024 r  design_1_i/Current_turning_off_0/inst/averaging_inst_1/sum_reg_0_5_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.024    design_1_i/Current_turning_off_0/inst/averaging_inst_1/sum_reg_0_50[10]
    SLICE_X19Y149        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_1/sum_reg_0_5_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.864    -0.220    design_1_i/Current_turning_off_0/inst/averaging_inst_1/s00_axi_aclk
    SLICE_X19Y149        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_1/sum_reg_0_5_reg[10]/C
                         clock pessimism              0.091    -0.128    
    SLICE_X19Y149        FDRE (Hold_fdre_C_D)         0.071    -0.057    design_1_i/Current_turning_off_0/inst/averaging_inst_1/sum_reg_0_5_reg[10]
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/Current_turning_off_0/inst/averaging_inst_1/value_reg_10_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Current_turning_off_0/inst/averaging_inst_1/sum_reg_0_5_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.183ns (43.752%)  route 0.235ns (56.248%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    -0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.591    -0.393    design_1_i/Current_turning_off_0/inst/averaging_inst_1/s00_axi_aclk
    SLICE_X19Y151        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_1/value_reg_10_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y151        FDRE (Prop_fdre_C_Q)         0.100    -0.293 r  design_1_i/Current_turning_off_0/inst/averaging_inst_1/value_reg_10_reg[8]/Q
                         net (fo=3, routed)           0.235    -0.058    design_1_i/Current_turning_off_0/inst/averaging_inst_1/value_reg_10[8]
    SLICE_X19Y149        LUT2 (Prop_lut2_I0_O)        0.028    -0.030 r  design_1_i/Current_turning_off_0/inst/averaging_inst_1/sum_reg_0_5[11]_i_5/O
                         net (fo=1, routed)           0.000    -0.030    design_1_i/Current_turning_off_0/inst/averaging_inst_1/sum_reg_0_5[11]_i_5_n_0
    SLICE_X19Y149        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     0.025 r  design_1_i/Current_turning_off_0/inst/averaging_inst_1/sum_reg_0_5_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.025    design_1_i/Current_turning_off_0/inst/averaging_inst_1/sum_reg_0_50[8]
    SLICE_X19Y149        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_1/sum_reg_0_5_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.864    -0.220    design_1_i/Current_turning_off_0/inst/averaging_inst_1/s00_axi_aclk
    SLICE_X19Y149        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_1/sum_reg_0_5_reg[8]/C
                         clock pessimism              0.091    -0.128    
    SLICE_X19Y149        FDRE (Hold_fdre_C_D)         0.071    -0.057    design_1_i/Current_turning_off_0/inst/averaging_inst_1/sum_reg_0_5_reg[8]
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/up_transfer_id_eot_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_24_25/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.840%)  route 0.105ns (51.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.223ns
    Source Clock Delay      (SCD):    -0.343ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.641    -0.343    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/s_axi_aclk
    SLICE_X23Y104        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/up_transfer_id_eot_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y104        FDRE (Prop_fdre_C_Q)         0.100    -0.243 r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/up_transfer_id_eot_d_reg[1]/Q
                         net (fo=2, routed)           0.105    -0.139    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_24_25/DIA1
    SLICE_X22Y105        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_24_25/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.861    -0.223    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_24_25/WCLK
    SLICE_X22Y105        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_24_25/RAMA_D1/CLK
                         clock pessimism             -0.107    -0.329    
    SLICE_X22Y105        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108    -0.221    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_24_25/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/up_adc_dfmt_se_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/up_rdata_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.638    -0.346    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/s_axi_aclk
    SLICE_X143Y118       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/up_adc_dfmt_se_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y118       FDRE (Prop_fdre_C_Q)         0.100    -0.246 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/up_adc_dfmt_se_reg/Q
                         net (fo=1, routed)           0.054    -0.193    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_rdata_int_reg[6][3]
    SLICE_X142Y118       LUT5 (Prop_lut5_I4_O)        0.028    -0.165 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_rdata_int[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.165    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/up_rdata_int_reg[24]_2[6]
    SLICE_X142Y118       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/up_rdata_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.856    -0.228    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/s_axi_aclk
    SLICE_X142Y118       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/up_rdata_int_reg[6]/C
                         clock pessimism             -0.108    -0.335    
    SLICE_X142Y118       FDRE (Hold_fdre_C_D)         0.087    -0.248    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/up_rdata_int_reg[6]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.347ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.637    -0.347    design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y116        FDRE                                         r  design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y116        FDRE (Prop_fdre_C_Q)         0.100    -0.247 r  design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q
                         net (fo=1, routed)           0.055    -0.193    design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[22]
    SLICE_X18Y116        LUT5 (Prop_lut5_I4_O)        0.028    -0.165 r  design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/reg_data_out[22]
    SLICE_X18Y116        FDRE                                         r  design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.856    -0.228    design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y116        FDRE                                         r  design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism             -0.109    -0.336    
    SLICE_X18Y116        FDRE (Hold_fdre_C_D)         0.087    -0.249    design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_periph_clk_design_1_CLK_COMMON_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y156    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y154    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y158    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y160    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y162    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y172    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y194    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_rx_frame/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X1Y60     design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X1Y56     design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X1Y52     design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_idelay/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y119    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y119    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y119    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y119    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y119    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y119    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y119    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y119    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X12Y118    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X12Y118    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y119    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y119    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y119    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y119    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y119    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y119    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y119    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y119    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y119    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y119    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_CLK_COMMON_0
  To Clock:  clkfbout_design_1_CLK_COMMON_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_CLK_COMMON_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         25.000      23.592     BUFGCTRL_X0Y10   design_1_i/CLK_AXI/CLK_COMMON/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_DSP_0
  To Clock:  clkfbout_design_1_clk_DSP_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_DSP_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         25.000      23.592     BUFGCTRL_X0Y9    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  delay_clk_design_1_CLK_COMMON_0
  To Clock:  delay_clk_design_1_CLK_COMMON_0

Setup :            0  Failing Endpoints,  Worst Slack        4.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.038ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.223ns (26.019%)  route 0.634ns (73.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.912ns = ( 4.088 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.447ns
    Clock Pessimism Removal (CPR):    -0.534ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.356    -1.447    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y199         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y199         FDRE (Prop_fdre_C_Q)         0.223    -1.224 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/Q
                         net (fo=1, routed)           0.634    -0.590    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d
    SLICE_X0Y199         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.222     4.088    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y199         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
                         clock pessimism             -0.534     3.553    
                         clock uncertainty           -0.083     3.470    
    SLICE_X0Y199         FDRE (Setup_fdre_C_D)       -0.022     3.448    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg
  -------------------------------------------------------------------
                         required time                          3.448    
                         arrival time                           0.590    
  -------------------------------------------------------------------
                         slack                                  4.038    

Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.223ns (31.419%)  route 0.487ns (68.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.928ns = ( 4.072 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.455ns
    Clock Pessimism Removal (CPR):    -0.526ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.348    -1.455    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y245         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y245         FDRE (Prop_fdre_C_Q)         0.223    -1.232 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/Q
                         net (fo=1, routed)           0.487    -0.745    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d
    SLICE_X0Y245         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.206     4.072    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y245         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
                         clock pessimism             -0.526     3.545    
                         clock uncertainty           -0.083     3.462    
    SLICE_X0Y245         FDRE (Setup_fdre_C_D)       -0.022     3.440    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg
  -------------------------------------------------------------------
                         required time                          3.440    
                         arrival time                           0.745    
  -------------------------------------------------------------------
                         slack                                  4.185    

Slack (MET) :             4.321ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.204ns (42.397%)  route 0.277ns (57.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 4.259 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.274ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.529    -1.274    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X151Y100       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y100       FDPE (Prop_fdpe_C_Q)         0.204    -1.070 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/Q
                         net (fo=1, routed)           0.277    -0.793    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync
    SLICE_X152Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.393     4.259    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                         clock pessimism             -0.557     3.701    
                         clock uncertainty           -0.083     3.618    
    SLICE_X152Y100       FDRE (Setup_fdre_C_D)       -0.090     3.528    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg
  -------------------------------------------------------------------
                         required time                          3.528    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  4.321    

Slack (MET) :             4.324ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.259ns (43.792%)  route 0.332ns (56.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 4.259 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.274ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.529    -1.274    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y100       FDRE (Prop_fdre_C_Q)         0.259    -1.015 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/Q
                         net (fo=1, routed)           0.332    -0.682    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d
    SLICE_X152Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.393     4.259    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
                         clock pessimism             -0.532     3.726    
                         clock uncertainty           -0.083     3.643    
    SLICE_X152Y100       FDRE (Setup_fdre_C_D)       -0.002     3.641    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg
  -------------------------------------------------------------------
                         required time                          3.641    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  4.324    

Slack (MET) :             4.325ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.236ns (51.675%)  route 0.221ns (48.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.571ns = ( 4.429 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.102ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.701    -1.102    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y51        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y51        FDPE (Prop_fdpe_C_Q)         0.236    -0.866 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/Q
                         net (fo=1, routed)           0.221    -0.645    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync
    SLICE_X153Y51        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.563     4.429    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X153Y51        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                         clock pessimism             -0.551     3.877    
                         clock uncertainty           -0.083     3.794    
    SLICE_X153Y51        FDRE (Setup_fdre_C_D)       -0.114     3.680    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg
  -------------------------------------------------------------------
                         required time                          3.680    
                         arrival time                           0.645    
  -------------------------------------------------------------------
                         slack                                  4.325    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.223ns (40.210%)  route 0.332ns (59.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.571ns = ( 4.429 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.102ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.701    -1.102    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X153Y51        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y51        FDRE (Prop_fdre_C_Q)         0.223    -0.879 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/Q
                         net (fo=1, routed)           0.332    -0.547    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d
    SLICE_X153Y51        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.563     4.429    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X153Y51        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
                         clock pessimism             -0.530     3.898    
                         clock uncertainty           -0.083     3.815    
    SLICE_X153Y51        FDRE (Setup_fdre_C_D)       -0.022     3.793    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg
  -------------------------------------------------------------------
                         required time                          3.793    
                         arrival time                           0.547    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.386ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.236ns (51.819%)  route 0.219ns (48.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.571ns = ( 4.429 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.102ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.701    -1.102    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y51        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y51        FDPE (Prop_fdpe_C_Q)         0.236    -0.866 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/Q
                         net (fo=1, routed)           0.219    -0.646    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2
    SLICE_X152Y51        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.563     4.429    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y51        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.530     3.898    
                         clock uncertainty           -0.083     3.815    
    SLICE_X152Y51        FDPE (Setup_fdpe_C_D)       -0.076     3.739    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          3.739    
                         arrival time                           0.646    
  -------------------------------------------------------------------
                         slack                                  4.386    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.204ns (51.371%)  route 0.193ns (48.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.912ns = ( 4.088 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.447ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.356    -1.447    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X1Y199         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y199         FDPE (Prop_fdpe_C_Q)         0.204    -1.243 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/Q
                         net (fo=1, routed)           0.193    -1.050    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync
    SLICE_X0Y199         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.222     4.088    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y199         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                         clock pessimism             -0.555     3.532    
                         clock uncertainty           -0.083     3.449    
    SLICE_X0Y199         FDRE (Setup_fdre_C_D)       -0.111     3.338    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg
  -------------------------------------------------------------------
                         required time                          3.338    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.204ns (51.371%)  route 0.193ns (48.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.928ns = ( 4.072 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.455ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.348    -1.455    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X1Y245         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y245         FDPE (Prop_fdpe_C_Q)         0.204    -1.251 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/Q
                         net (fo=1, routed)           0.193    -1.058    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync
    SLICE_X0Y245         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.206     4.072    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y245         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                         clock pessimism             -0.547     3.524    
                         clock uncertainty           -0.083     3.441    
    SLICE_X0Y245         FDRE (Setup_fdre_C_D)       -0.111     3.330    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg
  -------------------------------------------------------------------
                         required time                          3.330    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.391ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.204ns (48.074%)  route 0.220ns (51.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.912ns = ( 4.088 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.447ns
    Clock Pessimism Removal (CPR):    -0.534ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.356    -1.447    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X1Y199         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y199         FDPE (Prop_fdpe_C_Q)         0.204    -1.243 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/Q
                         net (fo=1, routed)           0.220    -1.022    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2
    SLICE_X1Y199         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.222     4.088    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X1Y199         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.534     3.553    
                         clock uncertainty           -0.083     3.470    
    SLICE_X1Y199         FDPE (Setup_fdpe_C_D)       -0.102     3.368    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          3.368    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  4.391    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.106ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.610    -0.374    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X1Y245         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y245         FDPE (Prop_fdpe_C_Q)         0.100    -0.274 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.055    -0.220    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1
    SLICE_X1Y245         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.815    -0.269    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X1Y245         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.106    -0.374    
    SLICE_X1Y245         FDPE (Hold_fdpe_C_D)         0.047    -0.327    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.625    -0.359    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X1Y199         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y199         FDPE (Prop_fdpe_C_Q)         0.100    -0.259 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.055    -0.205    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1
    SLICE_X1Y199         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.259    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X1Y199         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.101    -0.359    
    SLICE_X1Y199         FDPE (Hold_fdpe_C_D)         0.047    -0.312    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.677    -0.307    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X151Y100       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y100       FDPE (Prop_fdpe_C_Q)         0.100    -0.207 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.055    -0.153    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1
    SLICE_X151Y100       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.897    -0.187    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X151Y100       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.121    -0.307    
    SLICE_X151Y100       FDPE (Hold_fdpe_C_D)         0.047    -0.260    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.255ns
    Clock Pessimism Removal (CPR):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.729    -0.255    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y51        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y51        FDPE (Prop_fdpe_C_Q)         0.118    -0.137 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.055    -0.083    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1
    SLICE_X152Y51        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.969    -0.115    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y51        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.141    -0.255    
    SLICE_X152Y51        FDPE (Hold_fdpe_C_D)         0.042    -0.213    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to1_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.091ns (62.053%)  route 0.056ns (37.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    0.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.676    -0.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelay_ref_clk
    SLICE_X0Y143         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.091    -0.217 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to_reg/Q
                         net (fo=1, routed)           0.056    -0.162    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_idelay_Ctrl_cdc_to
    SLICE_X0Y143         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.896    -0.188    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelay_ref_clk
    SLICE_X0Y143         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to1_reg/C
                         clock pessimism             -0.121    -0.308    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)        -0.006    -0.314    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to1_reg
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.895%)  route 0.095ns (51.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.610    -0.374    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X1Y245         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y245         FDPE (Prop_fdpe_C_Q)         0.091    -0.283 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/Q
                         net (fo=1, routed)           0.095    -0.188    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync
    SLICE_X0Y245         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.815    -0.269    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y245         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                         clock pessimism             -0.095    -0.363    
    SLICE_X0Y245         FDRE (Hold_fdre_C_D)         0.002    -0.361    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.895%)  route 0.095ns (51.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.625    -0.359    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X1Y199         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y199         FDPE (Prop_fdpe_C_Q)         0.091    -0.268 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/Q
                         net (fo=1, routed)           0.095    -0.173    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync
    SLICE_X0Y199         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.259    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y199         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                         clock pessimism             -0.090    -0.348    
    SLICE_X0Y199         FDRE (Hold_fdre_C_D)         0.002    -0.346    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.106ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.610    -0.374    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X1Y245         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y245         FDPE (Prop_fdpe_C_Q)         0.091    -0.283 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/Q
                         net (fo=1, routed)           0.106    -0.177    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2
    SLICE_X1Y245         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.815    -0.269    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X1Y245         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.106    -0.374    
    SLICE_X1Y245         FDPE (Hold_fdpe_C_D)         0.006    -0.368    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.625    -0.359    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X1Y199         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y199         FDPE (Prop_fdpe_C_Q)         0.091    -0.268 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/Q
                         net (fo=1, routed)           0.106    -0.162    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2
    SLICE_X1Y199         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.259    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X1Y199         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.101    -0.359    
    SLICE_X1Y199         FDPE (Hold_fdpe_C_D)         0.006    -0.353    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.677    -0.307    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X151Y100       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y100       FDPE (Prop_fdpe_C_Q)         0.091    -0.216 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/Q
                         net (fo=1, routed)           0.106    -0.110    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2
    SLICE_X151Y100       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.897    -0.187    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X151Y100       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.121    -0.307    
    SLICE_X151Y100       FDPE (Hold_fdpe_C_D)         0.006    -0.301    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         delay_clk_design_1_CLK_COMMON_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y3  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y1  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y4  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y2  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.IDELAYCTRL_inst/REFCLK
Min Period        n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y5    design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X1Y199     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X1Y199     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X152Y51    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y3  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y4  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.IDELAYCTRL_inst/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X151Y100   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X151Y100   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y143     design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X1Y199     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X1Y199     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X152Y51    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X152Y51    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X152Y51    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X152Y51    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X151Y100   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X1Y199     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X1Y199     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y199     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y199     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X1Y199     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X152Y51    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X152Y51    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X153Y51    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X153Y51    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X152Y51    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sample_rate_30_72_design_1_clk_DSP_0
  To Clock:  sample_rate_30_72_design_1_clk_DSP_0

Setup :            0  Failing Endpoints,  Worst Slack       19.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.276ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.905ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/loc_val_reg/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        12.281ns  (logic 5.236ns (42.634%)  route 7.045ns (57.366%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 31.774 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.145ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.733    -1.145    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/aclk
    SLICE_X67Y37         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y37         FDRE (Prop_fdre_C_Q)         0.204    -0.941 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/Q
                         net (fo=89, routed)          1.086     0.145    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1_n_40
    SLICE_X59Y43         LUT3 (Prop_lut3_I0_O)        0.134     0.279 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_16/O
                         net (fo=11, routed)          1.015     1.295    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_16_n_0
    SLICE_X78Y41         LUT6 (Prop_lut6_I4_O)        0.136     1.431 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_20/O
                         net (fo=2, routed)           0.622     2.053    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_20_n_0
    SLICE_X81Y42         LUT3 (Prop_lut3_I0_O)        0.043     2.096 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_4/O
                         net (fo=4, routed)           0.790     2.886    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1_n_4
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_A[11]_P[31])
                                                      2.737     5.623 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in05/P[31]
                         net (fo=1, routed)           0.786     6.408    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in05_n_74
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CARRYIN_P[3])
                                                      1.016     7.424 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in02/P[3]
                         net (fo=1, routed)           0.889     8.313    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in01[2]
    SLICE_X93Y50         LUT2 (Prop_lut2_I1_O)        0.043     8.356 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_28/O
                         net (fo=1, routed)           0.000     8.356    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_28_n_0
    SLICE_X93Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     8.551 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.551    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_6_n_0
    SLICE_X93Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.604 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.604    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_5_n_0
    SLICE_X93Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.657 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.657    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_4_n_0
    SLICE_X93Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.710 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.710    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_3_n_0
    SLICE_X93Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.763 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.763    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_2_n_0
    SLICE_X93Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.874 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_1/O[0]
                         net (fo=1, routed)           0.353     9.227    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1[20]
    SLICE_X90Y54         LUT3 (Prop_lut3_I1_O)        0.124     9.351 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_mx_inferred_i_4/O
                         net (fo=3, routed)           1.074    10.426    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/corr_in[20]
    SLICE_X71Y48         LUT4 (Prop_lut4_I0_O)        0.043    10.469 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/loc_val_i_9/O
                         net (fo=1, routed)           0.000    10.469    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/loc_val_i_9_n_0
    SLICE_X71Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    10.664 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/loc_val_reg_i_2/CO[3]
                         net (fo=1, routed)           0.430    11.094    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/loc_val0
    SLICE_X68Y50         LUT3 (Prop_lut3_I1_O)        0.043    11.137 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/loc_val_i_1/O
                         net (fo=1, routed)           0.000    11.137    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/loc_val_i_1_n_0
    SLICE_X68Y50         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/loc_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.429    31.774    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/clk
    SLICE_X68Y50         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/loc_val_reg/C
                         clock pessimism             -0.653    31.120    
                         clock uncertainty           -0.113    31.008    
    SLICE_X68Y50         FDRE (Setup_fdre_C_D)        0.034    31.042    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/loc_val_reg
  -------------------------------------------------------------------
                         required time                         31.042    
                         arrival time                         -11.137    
  -------------------------------------------------------------------
                         slack                                 19.905    

Slack (MET) :             20.982ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        11.151ns  (logic 4.955ns (44.434%)  route 6.196ns (55.566%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 31.774 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.145ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.733    -1.145    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/aclk
    SLICE_X67Y37         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y37         FDRE (Prop_fdre_C_Q)         0.204    -0.941 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/Q
                         net (fo=89, routed)          1.086     0.145    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1_n_40
    SLICE_X59Y43         LUT3 (Prop_lut3_I0_O)        0.134     0.279 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_16/O
                         net (fo=11, routed)          1.015     1.295    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_16_n_0
    SLICE_X78Y41         LUT6 (Prop_lut6_I4_O)        0.136     1.431 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_20/O
                         net (fo=2, routed)           0.622     2.053    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_20_n_0
    SLICE_X81Y42         LUT3 (Prop_lut3_I0_O)        0.043     2.096 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_4/O
                         net (fo=4, routed)           0.790     2.886    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1_n_4
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_A[11]_P[31])
                                                      2.737     5.623 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in05/P[31]
                         net (fo=1, routed)           0.786     6.408    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in05_n_74
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CARRYIN_P[3])
                                                      1.016     7.424 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in02/P[3]
                         net (fo=1, routed)           0.889     8.313    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in01[2]
    SLICE_X93Y50         LUT2 (Prop_lut2_I1_O)        0.043     8.356 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_28/O
                         net (fo=1, routed)           0.000     8.356    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_28_n_0
    SLICE_X93Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     8.551 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.551    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_6_n_0
    SLICE_X93Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.604 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.604    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_5_n_0
    SLICE_X93Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.657 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.657    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_4_n_0
    SLICE_X93Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.710 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.710    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_3_n_0
    SLICE_X93Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.763 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.763    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_2_n_0
    SLICE_X93Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.874 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_1/O[0]
                         net (fo=1, routed)           0.353     9.227    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1[20]
    SLICE_X90Y54         LUT3 (Prop_lut3_I1_O)        0.124     9.351 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_mx_inferred_i_4/O
                         net (fo=3, routed)           0.655    10.007    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/corr_in[20]
    SLICE_X69Y50         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.429    31.774    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/clk
    SLICE_X69Y50         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[20]/C
                         clock pessimism             -0.653    31.120    
                         clock uncertainty           -0.113    31.008    
    SLICE_X69Y50         FDRE (Setup_fdre_C_D)       -0.019    30.989    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[20]
  -------------------------------------------------------------------
                         required time                         30.989    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                 20.982    

Slack (MET) :             21.007ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        11.127ns  (logic 5.009ns (45.018%)  route 6.118ns (54.982%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 31.774 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.145ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.733    -1.145    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/aclk
    SLICE_X67Y37         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y37         FDRE (Prop_fdre_C_Q)         0.204    -0.941 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/Q
                         net (fo=89, routed)          1.086     0.145    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1_n_40
    SLICE_X59Y43         LUT3 (Prop_lut3_I0_O)        0.134     0.279 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_16/O
                         net (fo=11, routed)          1.015     1.295    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_16_n_0
    SLICE_X78Y41         LUT6 (Prop_lut6_I4_O)        0.136     1.431 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_20/O
                         net (fo=2, routed)           0.622     2.053    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_20_n_0
    SLICE_X81Y42         LUT3 (Prop_lut3_I0_O)        0.043     2.096 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_4/O
                         net (fo=4, routed)           0.790     2.886    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1_n_4
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_A[11]_P[31])
                                                      2.737     5.623 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in05/P[31]
                         net (fo=1, routed)           0.786     6.408    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in05_n_74
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CARRYIN_P[3])
                                                      1.016     7.424 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in02/P[3]
                         net (fo=1, routed)           0.889     8.313    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in01[2]
    SLICE_X93Y50         LUT2 (Prop_lut2_I1_O)        0.043     8.356 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_28/O
                         net (fo=1, routed)           0.000     8.356    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_28_n_0
    SLICE_X93Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     8.551 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.551    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_6_n_0
    SLICE_X93Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.604 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.604    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_5_n_0
    SLICE_X93Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.657 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.657    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_4_n_0
    SLICE_X93Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.710 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.710    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_3_n_0
    SLICE_X93Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.763 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.763    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_2_n_0
    SLICE_X93Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.929 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_1/O[1]
                         net (fo=1, routed)           0.262     9.191    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1[21]
    SLICE_X90Y54         LUT3 (Prop_lut3_I1_O)        0.123     9.314 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_mx_inferred_i_3/O
                         net (fo=3, routed)           0.668     9.982    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/corr_in[21]
    SLICE_X69Y50         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.429    31.774    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/clk
    SLICE_X69Y50         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[21]/C
                         clock pessimism             -0.653    31.120    
                         clock uncertainty           -0.113    31.008    
    SLICE_X69Y50         FDRE (Setup_fdre_C_D)       -0.019    30.989    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[21]
  -------------------------------------------------------------------
                         required time                         30.989    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                 21.007    

Slack (MET) :             21.044ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        11.077ns  (logic 4.936ns (44.560%)  route 6.141ns (55.440%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 31.774 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.145ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.733    -1.145    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/aclk
    SLICE_X67Y37         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y37         FDRE (Prop_fdre_C_Q)         0.204    -0.941 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/Q
                         net (fo=89, routed)          1.086     0.145    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1_n_40
    SLICE_X59Y43         LUT3 (Prop_lut3_I0_O)        0.134     0.279 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_16/O
                         net (fo=11, routed)          1.015     1.295    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_16_n_0
    SLICE_X78Y41         LUT6 (Prop_lut6_I4_O)        0.136     1.431 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_20/O
                         net (fo=2, routed)           0.622     2.053    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_20_n_0
    SLICE_X81Y42         LUT3 (Prop_lut3_I0_O)        0.043     2.096 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_4/O
                         net (fo=4, routed)           0.790     2.886    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1_n_4
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_A[11]_P[31])
                                                      2.737     5.623 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in05/P[31]
                         net (fo=1, routed)           0.786     6.408    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in05_n_74
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CARRYIN_P[3])
                                                      1.016     7.424 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in02/P[3]
                         net (fo=1, routed)           0.889     8.313    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in01[2]
    SLICE_X93Y50         LUT2 (Prop_lut2_I1_O)        0.043     8.356 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_28/O
                         net (fo=1, routed)           0.000     8.356    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_28_n_0
    SLICE_X93Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     8.551 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.551    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_6_n_0
    SLICE_X93Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.604 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.604    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_5_n_0
    SLICE_X93Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.657 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.657    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_4_n_0
    SLICE_X93Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.710 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.710    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_3_n_0
    SLICE_X93Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.859 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_2/O[3]
                         net (fo=1, routed)           0.292     9.151    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1[19]
    SLICE_X86Y54         LUT3 (Prop_lut3_I1_O)        0.120     9.271 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_mx_inferred_i_5/O
                         net (fo=3, routed)           0.661     9.932    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/corr_in[19]
    SLICE_X69Y50         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.429    31.774    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/clk
    SLICE_X69Y50         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[19]/C
                         clock pessimism             -0.653    31.120    
                         clock uncertainty           -0.113    31.008    
    SLICE_X69Y50         FDRE (Setup_fdre_C_D)       -0.031    30.977    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[19]
  -------------------------------------------------------------------
                         required time                         30.977    
                         arrival time                          -9.932    
  -------------------------------------------------------------------
                         slack                                 21.044    

Slack (MET) :             21.050ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        11.081ns  (logic 4.900ns (44.221%)  route 6.181ns (55.779%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 31.774 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.145ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.733    -1.145    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/aclk
    SLICE_X67Y37         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y37         FDRE (Prop_fdre_C_Q)         0.204    -0.941 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/Q
                         net (fo=89, routed)          1.086     0.145    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1_n_40
    SLICE_X59Y43         LUT3 (Prop_lut3_I0_O)        0.134     0.279 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_16/O
                         net (fo=11, routed)          1.015     1.295    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_16_n_0
    SLICE_X78Y41         LUT6 (Prop_lut6_I4_O)        0.136     1.431 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_20/O
                         net (fo=2, routed)           0.622     2.053    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_20_n_0
    SLICE_X81Y42         LUT3 (Prop_lut3_I0_O)        0.043     2.096 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_4/O
                         net (fo=4, routed)           0.790     2.886    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1_n_4
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_A[11]_P[31])
                                                      2.737     5.623 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in05/P[31]
                         net (fo=1, routed)           0.786     6.408    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in05_n_74
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CARRYIN_P[3])
                                                      1.016     7.424 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in02/P[3]
                         net (fo=1, routed)           0.889     8.313    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in01[2]
    SLICE_X93Y50         LUT2 (Prop_lut2_I1_O)        0.043     8.356 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_28/O
                         net (fo=1, routed)           0.000     8.356    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_28_n_0
    SLICE_X93Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     8.551 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.551    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_6_n_0
    SLICE_X93Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.604 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.604    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_5_n_0
    SLICE_X93Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.657 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.657    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_4_n_0
    SLICE_X93Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.710 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.710    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_3_n_0
    SLICE_X93Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     8.821 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_2/O[2]
                         net (fo=1, routed)           0.358     9.179    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1[18]
    SLICE_X86Y54         LUT3 (Prop_lut3_I1_O)        0.122     9.301 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_mx_inferred_i_6/O
                         net (fo=3, routed)           0.635     9.936    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/corr_in[18]
    SLICE_X69Y50         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.429    31.774    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/clk
    SLICE_X69Y50         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[18]/C
                         clock pessimism             -0.653    31.120    
                         clock uncertainty           -0.113    31.008    
    SLICE_X69Y50         FDRE (Setup_fdre_C_D)       -0.022    30.986    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[18]
  -------------------------------------------------------------------
                         required time                         30.986    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                 21.050    

Slack (MET) :             21.059ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        11.364ns  (logic 4.830ns (42.503%)  route 6.534ns (57.497%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.608ns = ( 31.944 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.145ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.733    -1.145    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/aclk
    SLICE_X67Y37         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y37         FDRE (Prop_fdre_C_Q)         0.204    -0.941 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/Q
                         net (fo=89, routed)          1.086     0.145    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1_n_40
    SLICE_X59Y43         LUT3 (Prop_lut3_I0_O)        0.134     0.279 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_16/O
                         net (fo=11, routed)          1.015     1.295    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_16_n_0
    SLICE_X78Y41         LUT6 (Prop_lut6_I4_O)        0.136     1.431 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_20/O
                         net (fo=2, routed)           0.622     2.053    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_20_n_0
    SLICE_X81Y42         LUT3 (Prop_lut3_I0_O)        0.043     2.096 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_4/O
                         net (fo=4, routed)           0.790     2.886    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1_n_4
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_A[11]_P[31])
                                                      2.737     5.623 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in05/P[31]
                         net (fo=1, routed)           0.786     6.408    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in05_n_74
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CARRYIN_P[3])
                                                      1.016     7.424 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in02/P[3]
                         net (fo=1, routed)           0.889     8.313    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in01[2]
    SLICE_X93Y50         LUT2 (Prop_lut2_I1_O)        0.043     8.356 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_28/O
                         net (fo=1, routed)           0.000     8.356    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_28_n_0
    SLICE_X93Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     8.551 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.551    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_6_n_0
    SLICE_X93Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.604 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.604    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_5_n_0
    SLICE_X93Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.753 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_4/O[3]
                         net (fo=1, routed)           0.348     9.101    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1[11]
    SLICE_X92Y52         LUT3 (Prop_lut3_I1_O)        0.120     9.221 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_mx_inferred_i_13/O
                         net (fo=3, routed)           0.998    10.219    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/corr_in[11]
    SLICE_X70Y47         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.599    31.944    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/clk
    SLICE_X70Y47         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[11]/C
                         clock pessimism             -0.578    31.365    
                         clock uncertainty           -0.113    31.253    
    SLICE_X70Y47         FDRE (Setup_fdre_C_D)        0.026    31.279    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[11]
  -------------------------------------------------------------------
                         required time                         31.279    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                 21.059    

Slack (MET) :             21.062ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        11.343ns  (logic 4.743ns (41.814%)  route 6.600ns (58.186%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.608ns = ( 31.944 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.145ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.733    -1.145    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/aclk
    SLICE_X67Y37         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y37         FDRE (Prop_fdre_C_Q)         0.204    -0.941 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/Q
                         net (fo=89, routed)          1.086     0.145    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1_n_40
    SLICE_X59Y43         LUT3 (Prop_lut3_I0_O)        0.134     0.279 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_16/O
                         net (fo=11, routed)          1.015     1.295    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_16_n_0
    SLICE_X78Y41         LUT6 (Prop_lut6_I4_O)        0.136     1.431 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_20/O
                         net (fo=2, routed)           0.622     2.053    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_20_n_0
    SLICE_X81Y42         LUT3 (Prop_lut3_I0_O)        0.043     2.096 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_4/O
                         net (fo=4, routed)           0.790     2.886    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1_n_4
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_A[11]_P[31])
                                                      2.737     5.623 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in05/P[31]
                         net (fo=1, routed)           0.786     6.408    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in05_n_74
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CARRYIN_P[3])
                                                      1.016     7.424 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in02/P[3]
                         net (fo=1, routed)           0.889     8.313    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in01[2]
    SLICE_X93Y50         LUT2 (Prop_lut2_I1_O)        0.043     8.356 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_28/O
                         net (fo=1, routed)           0.000     8.356    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_28_n_0
    SLICE_X93Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     8.551 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.551    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_6_n_0
    SLICE_X93Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.662 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_5/O[0]
                         net (fo=1, routed)           0.351     9.013    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1[4]
    SLICE_X92Y51         LUT3 (Prop_lut3_I1_O)        0.124     9.137 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_mx_inferred_i_20/O
                         net (fo=3, routed)           1.062    10.198    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/corr_in[4]
    SLICE_X67Y46         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.599    31.944    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/clk
    SLICE_X67Y46         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[4]/C
                         clock pessimism             -0.557    31.386    
                         clock uncertainty           -0.113    31.274    
    SLICE_X67Y46         FDRE (Setup_fdre_C_D)       -0.013    31.261    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[4]
  -------------------------------------------------------------------
                         required time                         31.261    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                 21.062    

Slack (MET) :             21.073ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        11.060ns  (logic 4.989ns (45.109%)  route 6.071ns (54.891%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 31.774 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.145ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.733    -1.145    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/aclk
    SLICE_X67Y37         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y37         FDRE (Prop_fdre_C_Q)         0.204    -0.941 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/Q
                         net (fo=89, routed)          1.086     0.145    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1_n_40
    SLICE_X59Y43         LUT3 (Prop_lut3_I0_O)        0.134     0.279 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_16/O
                         net (fo=11, routed)          1.015     1.295    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_16_n_0
    SLICE_X78Y41         LUT6 (Prop_lut6_I4_O)        0.136     1.431 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_20/O
                         net (fo=2, routed)           0.622     2.053    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_20_n_0
    SLICE_X81Y42         LUT3 (Prop_lut3_I0_O)        0.043     2.096 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_4/O
                         net (fo=4, routed)           0.790     2.886    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1_n_4
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_A[11]_P[31])
                                                      2.737     5.623 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in05/P[31]
                         net (fo=1, routed)           0.786     6.408    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in05_n_74
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CARRYIN_P[3])
                                                      1.016     7.424 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in02/P[3]
                         net (fo=1, routed)           0.889     8.313    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in01[2]
    SLICE_X93Y50         LUT2 (Prop_lut2_I1_O)        0.043     8.356 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_28/O
                         net (fo=1, routed)           0.000     8.356    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_28_n_0
    SLICE_X93Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     8.551 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.551    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_6_n_0
    SLICE_X93Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.604 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.604    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_5_n_0
    SLICE_X93Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.657 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.657    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_4_n_0
    SLICE_X93Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.710 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.710    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_3_n_0
    SLICE_X93Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.763 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.763    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_2_n_0
    SLICE_X93Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.912 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_1/O[3]
                         net (fo=1, routed)           0.204     9.117    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1[23]
    SLICE_X90Y54         LUT3 (Prop_lut3_I1_O)        0.120     9.237 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_mx_inferred_i_1/O
                         net (fo=3, routed)           0.679     9.915    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/corr_in[23]
    SLICE_X68Y50         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.429    31.774    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/clk
    SLICE_X68Y50         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[23]/C
                         clock pessimism             -0.653    31.120    
                         clock uncertainty           -0.113    31.008    
    SLICE_X68Y50         FDRE (Setup_fdre_C_D)       -0.019    30.989    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[23]
  -------------------------------------------------------------------
                         required time                         30.989    
                         arrival time                          -9.915    
  -------------------------------------------------------------------
                         slack                                 21.073    

Slack (MET) :             21.171ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        11.273ns  (logic 4.797ns (42.552%)  route 6.476ns (57.448%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.608ns = ( 31.944 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.145ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.733    -1.145    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/aclk
    SLICE_X67Y37         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y37         FDRE (Prop_fdre_C_Q)         0.204    -0.941 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/Q
                         net (fo=89, routed)          1.086     0.145    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1_n_40
    SLICE_X59Y43         LUT3 (Prop_lut3_I0_O)        0.134     0.279 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_16/O
                         net (fo=11, routed)          1.015     1.295    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_16_n_0
    SLICE_X78Y41         LUT6 (Prop_lut6_I4_O)        0.136     1.431 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_20/O
                         net (fo=2, routed)           0.622     2.053    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_20_n_0
    SLICE_X81Y42         LUT3 (Prop_lut3_I0_O)        0.043     2.096 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_4/O
                         net (fo=4, routed)           0.790     2.886    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1_n_4
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_A[11]_P[31])
                                                      2.737     5.623 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in05/P[31]
                         net (fo=1, routed)           0.786     6.408    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in05_n_74
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CARRYIN_P[3])
                                                      1.016     7.424 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in02/P[3]
                         net (fo=1, routed)           0.889     8.313    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in01[2]
    SLICE_X93Y50         LUT2 (Prop_lut2_I1_O)        0.043     8.356 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_28/O
                         net (fo=1, routed)           0.000     8.356    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_28_n_0
    SLICE_X93Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     8.551 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.551    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_6_n_0
    SLICE_X93Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.717 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_5/O[1]
                         net (fo=1, routed)           0.268     8.985    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1[5]
    SLICE_X92Y51         LUT3 (Prop_lut3_I1_O)        0.123     9.108 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_mx_inferred_i_19/O
                         net (fo=3, routed)           1.021    10.129    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/corr_in[5]
    SLICE_X66Y46         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.599    31.944    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/clk
    SLICE_X66Y46         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[5]/C
                         clock pessimism             -0.557    31.386    
                         clock uncertainty           -0.113    31.274    
    SLICE_X66Y46         FDRE (Setup_fdre_C_D)        0.026    31.300    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[5]
  -------------------------------------------------------------------
                         required time                         31.300    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                 21.171    

Slack (MET) :             21.178ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        10.964ns  (logic 4.953ns (45.174%)  route 6.011ns (54.826%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 31.774 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.145ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.733    -1.145    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/aclk
    SLICE_X67Y37         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y37         FDRE (Prop_fdre_C_Q)         0.204    -0.941 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/Q
                         net (fo=89, routed)          1.086     0.145    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1_n_40
    SLICE_X59Y43         LUT3 (Prop_lut3_I0_O)        0.134     0.279 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_16/O
                         net (fo=11, routed)          1.015     1.295    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_16_n_0
    SLICE_X78Y41         LUT6 (Prop_lut6_I4_O)        0.136     1.431 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_20/O
                         net (fo=2, routed)           0.622     2.053    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_20_n_0
    SLICE_X81Y42         LUT3 (Prop_lut3_I0_O)        0.043     2.096 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_4/O
                         net (fo=4, routed)           0.790     2.886    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1_n_4
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_A[11]_P[31])
                                                      2.737     5.623 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in05/P[31]
                         net (fo=1, routed)           0.786     6.408    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in05_n_74
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CARRYIN_P[3])
                                                      1.016     7.424 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in02/P[3]
                         net (fo=1, routed)           0.889     8.313    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in01[2]
    SLICE_X93Y50         LUT2 (Prop_lut2_I1_O)        0.043     8.356 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_28/O
                         net (fo=1, routed)           0.000     8.356    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_28_n_0
    SLICE_X93Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     8.551 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.551    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_6_n_0
    SLICE_X93Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.604 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.604    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_5_n_0
    SLICE_X93Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.657 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.657    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_4_n_0
    SLICE_X93Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.710 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.710    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_3_n_0
    SLICE_X93Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.763 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.763    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_2_n_0
    SLICE_X93Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     8.874 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_1/O[2]
                         net (fo=1, routed)           0.259     9.133    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1[22]
    SLICE_X90Y54         LUT3 (Prop_lut3_I1_O)        0.122     9.255 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_mx_inferred_i_2/O
                         net (fo=3, routed)           0.565     9.820    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/corr_in[22]
    SLICE_X68Y50         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.429    31.774    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/clk
    SLICE_X68Y50         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[22]/C
                         clock pessimism             -0.653    31.120    
                         clock uncertainty           -0.113    31.008    
    SLICE_X68Y50         FDRE (Setup_fdre_C_D)       -0.010    30.998    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[22]
  -------------------------------------------------------------------
                         required time                         30.998    
                         arrival time                          -9.820    
  -------------------------------------------------------------------
                         slack                                 21.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/sclr_int_reg/C
                            (rising edge-triggered cell FDSE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/tc_reg/S
                            (rising edge-triggered cell FDSE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.100ns (37.318%)  route 0.168ns (62.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.203ns
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.657    -0.393    design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/aclk
    SLICE_X100Y50        FDSE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/sclr_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        FDSE (Prop_fdse_C_Q)         0.100    -0.293 r  design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/sclr_int_reg/Q
                         net (fo=121, routed)         0.168    -0.125    design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/sclr_w2c
    SLICE_X100Y49        FDSE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/tc_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.969    -0.203    design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/aclk
    SLICE_X100Y49        FDSE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/tc_reg/C
                         clock pessimism              0.073    -0.129    
    SLICE_X100Y49        FDSE (Hold_fdse_C_S)        -0.014    -0.143    design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/tc_reg
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.313ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.737    -0.313    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/aclk
    SLICE_X39Y0          FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.100    -0.213 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[6]/Q
                         net (fo=1, routed)           0.095    -0.119    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/D[6]
    SLICE_X38Y0          SRL16E                                       r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.996    -0.176    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/aclk
    SLICE_X38Y0          SRL16E                                       r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism             -0.127    -0.302    
    SLICE_X38Y0          SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.148    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/unscaling_reg.scale_out_re_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.011%)  route 0.100ns (49.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.746    -0.304    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/aclk
    SLICE_X21Y4          FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/unscaling_reg.scale_out_re_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y4          FDRE (Prop_fdre_C_Q)         0.100    -0.204 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/unscaling_reg.scale_out_re_reg[13]/Q
                         net (fo=2, routed)           0.100    -0.104    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/scale_out_re[7]
    SLICE_X20Y3          SRL16E                                       r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.006    -0.166    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/aclk
    SLICE_X20Y3          SRL16E                                       r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CLK
                         clock pessimism             -0.125    -0.290    
    SLICE_X20Y3          SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.136    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_0/gated_incr_regs[16].ff/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.100ns (60.694%)  route 0.065ns (39.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.686    -0.364    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_0/aclk
    SLICE_X71Y28         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_0/gated_incr_regs[16].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y28         FDRE (Prop_fdre_C_Q)         0.100    -0.264 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_0/gated_incr_regs[16].ff/Q
                         net (fo=3, routed)           0.065    -0.200    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_fdre1_0[16]
    SLICE_X70Y28         SRL16E                                       r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.944    -0.228    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/aclk
    SLICE_X70Y28         SRL16E                                       r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e0/CLK
                         clock pessimism             -0.126    -0.353    
    SLICE_X70Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.251    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.160%)  route 0.094ns (50.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.682    -0.368    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X75Y24         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y24         FDRE (Prop_fdre_C_Q)         0.091    -0.277 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/Q
                         net (fo=1, routed)           0.094    -0.183    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[25]
    SLICE_X74Y23         SRLC32E                                      r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.940    -0.232    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X74Y23         SRLC32E                                      r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][25]_srl32/CLK
                         clock pessimism             -0.125    -0.356    
    SLICE_X74Y23         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.118    -0.238    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.876%)  route 0.095ns (51.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.348ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.702    -0.348    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X95Y12         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y12         FDRE (Prop_fdre_C_Q)         0.091    -0.257 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/Q
                         net (fo=1, routed)           0.095    -0.162    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[27]
    SLICE_X94Y11         SRLC32E                                      r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.962    -0.210    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X94Y11         SRLC32E                                      r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][27]_srl32/CLK
                         clock pessimism             -0.124    -0.333    
    SLICE_X94Y11         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.116    -0.217    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.139%)  route 0.094ns (50.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    -0.354ns
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.696    -0.354    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X17Y50         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.091    -0.263 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/Q
                         net (fo=1, routed)           0.094    -0.169    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[31]
    SLICE_X18Y50         SRLC32E                                      r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.936    -0.236    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X18Y50         SRLC32E                                      r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][31]_srl32/CLK
                         clock pessimism             -0.105    -0.340    
    SLICE_X18Y50         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.116    -0.224    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.139%)  route 0.094ns (50.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    -0.354ns
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.696    -0.354    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X17Y51         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDRE (Prop_fdre_C_Q)         0.091    -0.263 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[11]/Q
                         net (fo=1, routed)           0.094    -0.169    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[33]
    SLICE_X18Y51         SRLC32E                                      r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.936    -0.236    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X18Y51         SRLC32E                                      r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][33]_srl32/CLK
                         clock pessimism             -0.105    -0.340    
    SLICE_X18Y51         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.116    -0.224    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.139%)  route 0.094ns (50.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.164ns
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.748    -0.302    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X17Y48         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE (Prop_fdre_C_Q)         0.091    -0.211 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]/Q
                         net (fo=1, routed)           0.094    -0.117    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[25]
    SLICE_X18Y48         SRLC32E                                      r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.008    -0.164    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X18Y48         SRLC32E                                      r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][25]_srl32/CLK
                         clock pessimism             -0.125    -0.288    
    SLICE_X18Y48         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.116    -0.172    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][15]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.091ns (48.604%)  route 0.096ns (51.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.704    -0.346    design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X88Y49         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y49         FDRE (Prop_fdre_C_Q)         0.091    -0.255 r  design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[15]/Q
                         net (fo=1, routed)           0.096    -0.159    design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[15]
    SLICE_X90Y48         SRLC32E                                      r  design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][15]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.963    -0.209    design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X90Y48         SRLC32E                                      r  design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][15]_srl29/CLK
                         clock pessimism             -0.124    -0.332    
    SLICE_X90Y48         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.118    -0.214    design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][15]_srl29
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sample_rate_30_72_design_1_clk_DSP_0
Waveform(ns):       { 0.000 16.276 }
Period(ns):         32.552
Sources:            { design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X3Y9      design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/ram_sub/buff_i_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X5Y3      design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/ram_sub/buff_i_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X4Y3      design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/ram_sub/buff_i_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X4Y6      design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/ram_sub/buff_i_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X5Y5      design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/ram_sub/buff_i_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X5Y9      design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/ram_sub/buff_i_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X5Y7      design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/ram_sub/buff_q_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X3Y5      design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/ram_sub/buff_q_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X4Y8      design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/ram_sub/buff_q_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X4Y4      design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/ram_sub/buff_q_reg_3/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        32.552      20.081     PLLE2_ADV_X0Y3   design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       32.552      180.808    MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            5.000         16.276      11.276     PLLE2_ADV_X0Y3   design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            5.000         16.276      11.276     PLLE2_ADV_X0Y3   design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X138Y46    design_1_i/only_tx_0/inst/TX_phy_sub/add_cp/fifo_q_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X138Y46    design_1_i/only_tx_0/inst/TX_phy_sub/add_cp/fifo_q_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X138Y46    design_1_i/only_tx_0/inst/TX_phy_sub/add_cp/fifo_q_reg_0_63_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X138Y46    design_1_i/only_tx_0/inst/TX_phy_sub/add_cp/fifo_q_reg_0_63_3_5/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X136Y46    design_1_i/only_tx_0/inst/TX_phy_sub/add_cp/fifo_q_reg_320_383_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X136Y46    design_1_i/only_tx_0/inst/TX_phy_sub/add_cp/fifo_q_reg_320_383_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X136Y46    design_1_i/only_tx_0/inst/TX_phy_sub/add_cp/fifo_q_reg_320_383_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X136Y46    design_1_i/only_tx_0/inst/TX_phy_sub/add_cp/fifo_q_reg_320_383_3_5/RAMD/CLK
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            5.000         16.276      11.276     PLLE2_ADV_X0Y3   design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            5.000         16.276      11.276     PLLE2_ADV_X0Y3   design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         16.276      15.508     SLICE_X106Y42    design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         16.276      15.508     SLICE_X106Y42    design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         16.276      15.508     SLICE_X106Y42    design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         16.276      15.508     SLICE_X106Y42    design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_1_1/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         16.276      15.508     SLICE_X106Y41    design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_6_6/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         16.276      15.508     SLICE_X106Y41    design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_7_7/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         16.276      15.508     SLICE_X106Y41    design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_8_8/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         16.276      15.508     SLICE_X106Y41    design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_9_9/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.945ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_1792_1919_0_0/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 2.486ns (58.270%)  route 1.780ns (41.730%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 4.671 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.036ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.842    -1.036    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/clk
    RAMB36_X4Y9          RAMB36E1                                     r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.800     0.764 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_0/DOADO[1]
                         net (fo=2, routed)           0.500     1.264    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/out[1]
    SLICE_X121Y47        LUT1 (Prop_lut1_I0_O)        0.043     1.307 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/intram_write_cnt_carry_i_4/O
                         net (fo=1, routed)           0.000     1.307    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom_n_18
    SLICE_X121Y47        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     1.566 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry/CO[3]
                         net (fo=1, routed)           0.000     1.566    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry_n_0
    SLICE_X121Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.619 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.619    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__0_n_0
    SLICE_X121Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.672 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.672    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__1_n_0
    SLICE_X121Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.783 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__2/O[0]
                         net (fo=98, routed)          0.468     2.251    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/wr_ram_counter[6]
    SLICE_X113Y50        LUT2 (Prop_lut2_I0_O)        0.124     2.375 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_128_255_0_0_i_2/O
                         net (fo=12, routed)          0.617     2.992    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_128_255_0_0_i_2_n_0
    SLICE_X112Y56        LUT6 (Prop_lut6_I5_O)        0.043     3.035 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_1792_1919_0_0_i_1/O
                         net (fo=4, routed)           0.195     3.230    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_1792_1919_0_0/WE
    SLICE_X110Y56        RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_1792_1919_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.285     4.503    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     1.782 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353     3.135    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.453     4.671    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_1792_1919_0_0/WCLK
    SLICE_X110Y56        RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_1792_1919_0_0/DP.HIGH/CLK
                         clock pessimism             -0.653     4.018    
                         clock uncertainty           -0.068     3.949    
    SLICE_X110Y56        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.303     3.646    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_1792_1919_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                          3.646    
                         arrival time                          -3.230    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_1792_1919_0_0/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 2.486ns (58.270%)  route 1.780ns (41.730%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 4.671 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.036ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.842    -1.036    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/clk
    RAMB36_X4Y9          RAMB36E1                                     r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.800     0.764 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_0/DOADO[1]
                         net (fo=2, routed)           0.500     1.264    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/out[1]
    SLICE_X121Y47        LUT1 (Prop_lut1_I0_O)        0.043     1.307 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/intram_write_cnt_carry_i_4/O
                         net (fo=1, routed)           0.000     1.307    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom_n_18
    SLICE_X121Y47        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     1.566 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry/CO[3]
                         net (fo=1, routed)           0.000     1.566    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry_n_0
    SLICE_X121Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.619 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.619    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__0_n_0
    SLICE_X121Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.672 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.672    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__1_n_0
    SLICE_X121Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.783 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__2/O[0]
                         net (fo=98, routed)          0.468     2.251    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/wr_ram_counter[6]
    SLICE_X113Y50        LUT2 (Prop_lut2_I0_O)        0.124     2.375 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_128_255_0_0_i_2/O
                         net (fo=12, routed)          0.617     2.992    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_128_255_0_0_i_2_n_0
    SLICE_X112Y56        LUT6 (Prop_lut6_I5_O)        0.043     3.035 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_1792_1919_0_0_i_1/O
                         net (fo=4, routed)           0.195     3.230    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_1792_1919_0_0/WE
    SLICE_X110Y56        RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_1792_1919_0_0/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.285     4.503    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     1.782 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353     3.135    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.453     4.671    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_1792_1919_0_0/WCLK
    SLICE_X110Y56        RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_1792_1919_0_0/DP.LOW/CLK
                         clock pessimism             -0.653     4.018    
                         clock uncertainty           -0.068     3.949    
    SLICE_X110Y56        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.303     3.646    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_1792_1919_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                          3.646    
                         arrival time                          -3.230    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_1792_1919_0_0/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 2.486ns (58.270%)  route 1.780ns (41.730%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 4.671 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.036ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.842    -1.036    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/clk
    RAMB36_X4Y9          RAMB36E1                                     r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.800     0.764 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_0/DOADO[1]
                         net (fo=2, routed)           0.500     1.264    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/out[1]
    SLICE_X121Y47        LUT1 (Prop_lut1_I0_O)        0.043     1.307 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/intram_write_cnt_carry_i_4/O
                         net (fo=1, routed)           0.000     1.307    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom_n_18
    SLICE_X121Y47        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     1.566 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry/CO[3]
                         net (fo=1, routed)           0.000     1.566    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry_n_0
    SLICE_X121Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.619 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.619    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__0_n_0
    SLICE_X121Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.672 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.672    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__1_n_0
    SLICE_X121Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.783 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__2/O[0]
                         net (fo=98, routed)          0.468     2.251    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/wr_ram_counter[6]
    SLICE_X113Y50        LUT2 (Prop_lut2_I0_O)        0.124     2.375 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_128_255_0_0_i_2/O
                         net (fo=12, routed)          0.617     2.992    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_128_255_0_0_i_2_n_0
    SLICE_X112Y56        LUT6 (Prop_lut6_I5_O)        0.043     3.035 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_1792_1919_0_0_i_1/O
                         net (fo=4, routed)           0.195     3.230    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_1792_1919_0_0/WE
    SLICE_X110Y56        RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_1792_1919_0_0/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.285     4.503    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     1.782 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353     3.135    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.453     4.671    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_1792_1919_0_0/WCLK
    SLICE_X110Y56        RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_1792_1919_0_0/SP.HIGH/CLK
                         clock pessimism             -0.653     4.018    
                         clock uncertainty           -0.068     3.949    
    SLICE_X110Y56        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.303     3.646    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_1792_1919_0_0/SP.HIGH
  -------------------------------------------------------------------
                         required time                          3.646    
                         arrival time                          -3.230    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_1792_1919_0_0/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 2.486ns (58.270%)  route 1.780ns (41.730%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 4.671 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.036ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.842    -1.036    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/clk
    RAMB36_X4Y9          RAMB36E1                                     r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.800     0.764 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_0/DOADO[1]
                         net (fo=2, routed)           0.500     1.264    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/out[1]
    SLICE_X121Y47        LUT1 (Prop_lut1_I0_O)        0.043     1.307 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/intram_write_cnt_carry_i_4/O
                         net (fo=1, routed)           0.000     1.307    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom_n_18
    SLICE_X121Y47        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     1.566 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry/CO[3]
                         net (fo=1, routed)           0.000     1.566    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry_n_0
    SLICE_X121Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.619 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.619    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__0_n_0
    SLICE_X121Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.672 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.672    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__1_n_0
    SLICE_X121Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.783 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__2/O[0]
                         net (fo=98, routed)          0.468     2.251    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/wr_ram_counter[6]
    SLICE_X113Y50        LUT2 (Prop_lut2_I0_O)        0.124     2.375 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_128_255_0_0_i_2/O
                         net (fo=12, routed)          0.617     2.992    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_128_255_0_0_i_2_n_0
    SLICE_X112Y56        LUT6 (Prop_lut6_I5_O)        0.043     3.035 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_1792_1919_0_0_i_1/O
                         net (fo=4, routed)           0.195     3.230    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_1792_1919_0_0/WE
    SLICE_X110Y56        RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_1792_1919_0_0/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.285     4.503    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     1.782 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353     3.135    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.453     4.671    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_1792_1919_0_0/WCLK
    SLICE_X110Y56        RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_1792_1919_0_0/SP.LOW/CLK
                         clock pessimism             -0.653     4.018    
                         clock uncertainty           -0.068     3.949    
    SLICE_X110Y56        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.303     3.646    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_1792_1919_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                          3.646    
                         arrival time                          -3.230    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_8320_8447_0_0/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 2.433ns (57.131%)  route 1.826ns (42.869%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 4.674 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.036ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.842    -1.036    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/clk
    RAMB36_X4Y9          RAMB36E1                                     r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.800     0.764 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_0/DOADO[1]
                         net (fo=2, routed)           0.500     1.264    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/out[1]
    SLICE_X121Y47        LUT1 (Prop_lut1_I0_O)        0.043     1.307 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/intram_write_cnt_carry_i_4/O
                         net (fo=1, routed)           0.000     1.307    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom_n_18
    SLICE_X121Y47        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     1.566 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry/CO[3]
                         net (fo=1, routed)           0.000     1.566    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry_n_0
    SLICE_X121Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.619 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.619    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__0_n_0
    SLICE_X121Y49        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.730 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__1/O[0]
                         net (fo=106, routed)         0.446     2.175    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/wr_ram_counter[2]
    SLICE_X117Y50        LUT2 (Prop_lut2_I0_O)        0.124     2.299 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_2176_2303_0_0_i_2/O
                         net (fo=7, routed)           0.495     2.794    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_2176_2303_0_0_i_2_n_0
    SLICE_X119Y54        LUT6 (Prop_lut6_I3_O)        0.043     2.837 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_8320_8447_0_0_i_1/O
                         net (fo=4, routed)           0.385     3.222    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_8320_8447_0_0/WE
    SLICE_X118Y55        RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_8320_8447_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.285     4.503    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     1.782 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353     3.135    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.456     4.674    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_8320_8447_0_0/WCLK
    SLICE_X118Y55        RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_8320_8447_0_0/DP.HIGH/CLK
                         clock pessimism             -0.653     4.021    
                         clock uncertainty           -0.068     3.952    
    SLICE_X118Y55        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.303     3.649    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_8320_8447_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                          3.649    
                         arrival time                          -3.222    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_8320_8447_0_0/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 2.433ns (57.131%)  route 1.826ns (42.869%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 4.674 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.036ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.842    -1.036    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/clk
    RAMB36_X4Y9          RAMB36E1                                     r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.800     0.764 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_0/DOADO[1]
                         net (fo=2, routed)           0.500     1.264    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/out[1]
    SLICE_X121Y47        LUT1 (Prop_lut1_I0_O)        0.043     1.307 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/intram_write_cnt_carry_i_4/O
                         net (fo=1, routed)           0.000     1.307    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom_n_18
    SLICE_X121Y47        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     1.566 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry/CO[3]
                         net (fo=1, routed)           0.000     1.566    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry_n_0
    SLICE_X121Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.619 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.619    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__0_n_0
    SLICE_X121Y49        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.730 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__1/O[0]
                         net (fo=106, routed)         0.446     2.175    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/wr_ram_counter[2]
    SLICE_X117Y50        LUT2 (Prop_lut2_I0_O)        0.124     2.299 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_2176_2303_0_0_i_2/O
                         net (fo=7, routed)           0.495     2.794    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_2176_2303_0_0_i_2_n_0
    SLICE_X119Y54        LUT6 (Prop_lut6_I3_O)        0.043     2.837 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_8320_8447_0_0_i_1/O
                         net (fo=4, routed)           0.385     3.222    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_8320_8447_0_0/WE
    SLICE_X118Y55        RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_8320_8447_0_0/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.285     4.503    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     1.782 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353     3.135    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.456     4.674    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_8320_8447_0_0/WCLK
    SLICE_X118Y55        RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_8320_8447_0_0/DP.LOW/CLK
                         clock pessimism             -0.653     4.021    
                         clock uncertainty           -0.068     3.952    
    SLICE_X118Y55        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.303     3.649    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_8320_8447_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                          3.649    
                         arrival time                          -3.222    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_8320_8447_0_0/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 2.433ns (57.131%)  route 1.826ns (42.869%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 4.674 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.036ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.842    -1.036    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/clk
    RAMB36_X4Y9          RAMB36E1                                     r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.800     0.764 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_0/DOADO[1]
                         net (fo=2, routed)           0.500     1.264    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/out[1]
    SLICE_X121Y47        LUT1 (Prop_lut1_I0_O)        0.043     1.307 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/intram_write_cnt_carry_i_4/O
                         net (fo=1, routed)           0.000     1.307    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom_n_18
    SLICE_X121Y47        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     1.566 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry/CO[3]
                         net (fo=1, routed)           0.000     1.566    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry_n_0
    SLICE_X121Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.619 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.619    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__0_n_0
    SLICE_X121Y49        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.730 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__1/O[0]
                         net (fo=106, routed)         0.446     2.175    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/wr_ram_counter[2]
    SLICE_X117Y50        LUT2 (Prop_lut2_I0_O)        0.124     2.299 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_2176_2303_0_0_i_2/O
                         net (fo=7, routed)           0.495     2.794    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_2176_2303_0_0_i_2_n_0
    SLICE_X119Y54        LUT6 (Prop_lut6_I3_O)        0.043     2.837 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_8320_8447_0_0_i_1/O
                         net (fo=4, routed)           0.385     3.222    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_8320_8447_0_0/WE
    SLICE_X118Y55        RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_8320_8447_0_0/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.285     4.503    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     1.782 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353     3.135    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.456     4.674    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_8320_8447_0_0/WCLK
    SLICE_X118Y55        RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_8320_8447_0_0/SP.HIGH/CLK
                         clock pessimism             -0.653     4.021    
                         clock uncertainty           -0.068     3.952    
    SLICE_X118Y55        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.303     3.649    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_8320_8447_0_0/SP.HIGH
  -------------------------------------------------------------------
                         required time                          3.649    
                         arrival time                          -3.222    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_8320_8447_0_0/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 2.433ns (57.131%)  route 1.826ns (42.869%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 4.674 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.036ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.842    -1.036    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/clk
    RAMB36_X4Y9          RAMB36E1                                     r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.800     0.764 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_0/DOADO[1]
                         net (fo=2, routed)           0.500     1.264    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/out[1]
    SLICE_X121Y47        LUT1 (Prop_lut1_I0_O)        0.043     1.307 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/intram_write_cnt_carry_i_4/O
                         net (fo=1, routed)           0.000     1.307    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom_n_18
    SLICE_X121Y47        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     1.566 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry/CO[3]
                         net (fo=1, routed)           0.000     1.566    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry_n_0
    SLICE_X121Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.619 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.619    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__0_n_0
    SLICE_X121Y49        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.730 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__1/O[0]
                         net (fo=106, routed)         0.446     2.175    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/wr_ram_counter[2]
    SLICE_X117Y50        LUT2 (Prop_lut2_I0_O)        0.124     2.299 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_2176_2303_0_0_i_2/O
                         net (fo=7, routed)           0.495     2.794    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_2176_2303_0_0_i_2_n_0
    SLICE_X119Y54        LUT6 (Prop_lut6_I3_O)        0.043     2.837 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_8320_8447_0_0_i_1/O
                         net (fo=4, routed)           0.385     3.222    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_8320_8447_0_0/WE
    SLICE_X118Y55        RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_8320_8447_0_0/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.285     4.503    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     1.782 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353     3.135    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.456     4.674    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_8320_8447_0_0/WCLK
    SLICE_X118Y55        RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_8320_8447_0_0/SP.LOW/CLK
                         clock pessimism             -0.653     4.021    
                         clock uncertainty           -0.068     3.952    
    SLICE_X118Y55        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.303     3.649    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_8320_8447_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                          3.649    
                         arrival time                          -3.222    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_768_895_0_0/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 2.467ns (58.443%)  route 1.754ns (41.557%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 4.672 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.036ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.842    -1.036    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/clk
    RAMB36_X4Y9          RAMB36E1                                     r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.800     0.764 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_0/DOADO[1]
                         net (fo=2, routed)           0.500     1.264    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/out[1]
    SLICE_X121Y47        LUT1 (Prop_lut1_I0_O)        0.043     1.307 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/intram_write_cnt_carry_i_4/O
                         net (fo=1, routed)           0.000     1.307    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom_n_18
    SLICE_X121Y47        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     1.566 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry/CO[3]
                         net (fo=1, routed)           0.000     1.566    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry_n_0
    SLICE_X121Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.619 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.619    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__0_n_0
    SLICE_X121Y49        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     1.768 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__1/O[3]
                         net (fo=86, routed)          0.475     2.243    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/wr_ram_counter[11]
    SLICE_X117Y52        LUT2 (Prop_lut2_I0_O)        0.120     2.363 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_384_511_0_0_i_2/O
                         net (fo=10, routed)          0.478     2.841    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_8576_8703_0_0
    SLICE_X115Y57        LUT6 (Prop_lut6_I5_O)        0.043     2.884 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_768_895_0_0_i_1/O
                         net (fo=4, routed)           0.301     3.185    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_768_895_0_0/WE
    SLICE_X114Y57        RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_768_895_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.285     4.503    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     1.782 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353     3.135    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.454     4.672    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_768_895_0_0/WCLK
    SLICE_X114Y57        RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_768_895_0_0/DP.HIGH/CLK
                         clock pessimism             -0.653     4.019    
                         clock uncertainty           -0.068     3.950    
    SLICE_X114Y57        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.303     3.647    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_768_895_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                          3.647    
                         arrival time                          -3.185    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_768_895_0_0/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 2.467ns (58.443%)  route 1.754ns (41.557%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 4.672 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.036ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.842    -1.036    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/clk
    RAMB36_X4Y9          RAMB36E1                                     r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.800     0.764 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_0/DOADO[1]
                         net (fo=2, routed)           0.500     1.264    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/out[1]
    SLICE_X121Y47        LUT1 (Prop_lut1_I0_O)        0.043     1.307 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/intram_write_cnt_carry_i_4/O
                         net (fo=1, routed)           0.000     1.307    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom_n_18
    SLICE_X121Y47        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     1.566 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry/CO[3]
                         net (fo=1, routed)           0.000     1.566    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry_n_0
    SLICE_X121Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.619 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.619    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__0_n_0
    SLICE_X121Y49        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     1.768 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__1/O[3]
                         net (fo=86, routed)          0.475     2.243    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/wr_ram_counter[11]
    SLICE_X117Y52        LUT2 (Prop_lut2_I0_O)        0.120     2.363 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_384_511_0_0_i_2/O
                         net (fo=10, routed)          0.478     2.841    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_8576_8703_0_0
    SLICE_X115Y57        LUT6 (Prop_lut6_I5_O)        0.043     2.884 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_768_895_0_0_i_1/O
                         net (fo=4, routed)           0.301     3.185    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_768_895_0_0/WE
    SLICE_X114Y57        RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_768_895_0_0/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.285     4.503    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     1.782 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353     3.135    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.454     4.672    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_768_895_0_0/WCLK
    SLICE_X114Y57        RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_768_895_0_0/DP.LOW/CLK
                         clock pessimism             -0.653     4.019    
                         clock uncertainty           -0.068     3.950    
    SLICE_X114Y57        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.303     3.647    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_768_895_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                          3.647    
                         arrival time                          -3.185    
  -------------------------------------------------------------------
                         slack                                  0.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/count_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.156ns (39.069%)  route 0.243ns (60.931%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.648    -0.402    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X57Y50         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/count_rst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.100    -0.302 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/count_rst_reg[2]/Q
                         net (fo=7, routed)           0.092    -0.210    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/count_rst_reg[2]
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.028    -0.182 f  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_i_2/O
                         net (fo=1, routed)           0.151    -0.031    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_i_2_n_0
    SLICE_X57Y49         LUT6 (Prop_lut6_I4_O)        0.028    -0.003 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_i_1/O
                         net (fo=1, routed)           0.000    -0.003    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_i_1_n_0
    SLICE_X57Y49         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.959    -0.213    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X57Y49         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
                         clock pessimism              0.073    -0.139    
    SLICE_X57Y49         FDRE (Hold_fdre_C_D)         0.060    -0.079    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.256%)  route 0.142ns (58.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.691    -0.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X77Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y36         FDRE (Prop_fdre_C_Q)         0.100    -0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/Q
                         net (fo=1, routed)           0.142    -0.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X78Y37         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.950    -0.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X78Y37         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.107    -0.328    
    SLICE_X78Y37         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131    -0.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.285%)  route 0.142ns (58.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.223ns
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.691    -0.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X75Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y35         FDRE (Prop_fdre_C_Q)         0.100    -0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[10]/Q
                         net (fo=1, routed)           0.142    -0.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X78Y36         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.949    -0.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X78Y36         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.107    -0.329    
    SLICE_X78Y36         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129    -0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/p1_reg[6][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/p1_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.316ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.734    -0.316    design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/clk
    SLICE_X127Y29        FDRE                                         r  design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/p1_reg[6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y29        FDRE (Prop_fdre_C_Q)         0.100    -0.216 r  design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/p1_reg[6][2]/Q
                         net (fo=1, routed)           0.055    -0.162    design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/p1_reg_n_0_[6][2]
    SLICE_X126Y29        LUT6 (Prop_lut6_I5_O)        0.028    -0.134 r  design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/p1[5][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/p1[5][2]_i_1_n_0
    SLICE_X126Y29        FDRE                                         r  design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/p1_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.993    -0.179    design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/clk
    SLICE_X126Y29        FDRE                                         r  design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/p1_reg[5][2]/C
                         clock pessimism             -0.127    -0.305    
    SLICE_X126Y29        FDRE (Hold_fdre_C_D)         0.087    -0.218    design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/p1_reg[5][2]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/delay_dat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4608_4735_0_0/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.699%)  route 0.152ns (60.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.662    -0.388    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/clk
    SLICE_X115Y56        FDRE                                         r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/delay_dat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y56        FDRE (Prop_fdre_C_Q)         0.100    -0.288 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/delay_dat_reg/Q
                         net (fo=128, routed)         0.152    -0.137    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4608_4735_0_0/D
    SLICE_X116Y56        RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4608_4735_0_0/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.902    -0.270    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4608_4735_0_0/WCLK
    SLICE_X116Y56        RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4608_4735_0_0/SP.LOW/CLK
                         clock pessimism             -0.087    -0.356    
    SLICE_X116Y56        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129    -0.227    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4608_4735_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/delay_dat_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_12544_12671_0_0/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.816%)  route 0.151ns (60.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.662    -0.388    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/clk
    SLICE_X115Y54        FDRE                                         r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/delay_dat_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y54        FDRE (Prop_fdre_C_Q)         0.100    -0.288 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/delay_dat_reg_rep__0/Q
                         net (fo=128, routed)         0.151    -0.137    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_12544_12671_0_0/D
    SLICE_X110Y53        RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_12544_12671_0_0/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.901    -0.271    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_12544_12671_0_0/WCLK
    SLICE_X110Y53        RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_12544_12671_0_0/SP.LOW/CLK
                         clock pessimism             -0.087    -0.357    
    SLICE_X110Y53        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129    -0.228    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_12544_12671_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/delay_dat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4992_5119_0_0/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.949%)  route 0.157ns (61.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.662    -0.388    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/clk
    SLICE_X115Y56        FDRE                                         r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/delay_dat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y56        FDRE (Prop_fdre_C_Q)         0.100    -0.288 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/delay_dat_reg/Q
                         net (fo=128, routed)         0.157    -0.132    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4992_5119_0_0/D
    SLICE_X116Y53        RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4992_5119_0_0/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.902    -0.270    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4992_5119_0_0/WCLK
    SLICE_X116Y53        RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4992_5119_0_0/SP.LOW/CLK
                         clock pessimism             -0.087    -0.356    
    SLICE_X116Y53        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129    -0.227    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4992_5119_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/delay_dat_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_9600_9727_0_0/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.802%)  route 0.158ns (61.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.662    -0.388    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/clk
    SLICE_X115Y56        FDRE                                         r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/delay_dat_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y56        FDRE (Prop_fdre_C_Q)         0.100    -0.288 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/delay_dat_reg_rep__1/Q
                         net (fo=128, routed)         0.158    -0.131    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_9600_9727_0_0/D
    SLICE_X116Y55        RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_9600_9727_0_0/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.902    -0.270    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_9600_9727_0_0/WCLK
    SLICE_X116Y55        RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_9600_9727_0_0/SP.LOW/CLK
                         clock pessimism             -0.087    -0.356    
    SLICE_X116Y55        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129    -0.227    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_9600_9727_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/delay_dat_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_12416_12543_0_0/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.745%)  route 0.158ns (61.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.662    -0.388    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/clk
    SLICE_X115Y54        FDRE                                         r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/delay_dat_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y54        FDRE (Prop_fdre_C_Q)         0.100    -0.288 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/delay_dat_reg_rep__0/Q
                         net (fo=128, routed)         0.158    -0.130    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_12416_12543_0_0/D
    SLICE_X108Y54        RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_12416_12543_0_0/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.901    -0.271    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_12416_12543_0_0/WCLK
    SLICE_X108Y54        RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_12416_12543_0_0/SP.LOW/CLK
                         clock pessimism             -0.087    -0.357    
    SLICE_X108Y54        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129    -0.228    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_12416_12543_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/acu_reg[2][2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/acu_reg[2][1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.128ns (64.109%)  route 0.072ns (35.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.177ns
    Source Clock Delay      (SCD):    -0.313ns
    Clock Pessimism Removal (CPR):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.737    -0.313    design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/clk
    SLICE_X123Y33        FDRE                                         r  design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/acu_reg[2][2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y33        FDRE (Prop_fdre_C_Q)         0.100    -0.213 r  design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/acu_reg[2][2][2]/Q
                         net (fo=3, routed)           0.072    -0.142    design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/acu_reg[2][1][3]_0[2]
    SLICE_X122Y33        LUT6 (Prop_lut6_I0_O)        0.028    -0.114 r  design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/acu[2][1][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.114    design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen_n_198
    SLICE_X122Y33        FDRE                                         r  design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/acu_reg[2][1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.995    -0.177    design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/clk
    SLICE_X122Y33        FDRE                                         r  design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/acu_reg[2][1][2]/C
                         clock pessimism             -0.126    -0.302    
    SLICE_X122Y33        FDRE (Hold_fdre_C_D)         0.087    -0.215    design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/acu_reg[2][1][2]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 2.713 }
Period(ns):         5.425
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.425       3.586      RAMB36_X4Y9     design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.425       3.586      RAMB36_X4Y10    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.425       3.586      RAMB36_X4Y11    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         5.425       3.586      RAMB18_X4Y24    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         5.425       4.017      BUFGCTRL_X0Y7   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.071         5.425       4.355      PLLE2_ADV_X0Y3  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         5.425       4.675      SLICE_X82Y43    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.425       4.675      SLICE_X82Y43    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.425       4.675      SLICE_X82Y42    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.425       4.675      SLICE_X86Y40    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       5.425       154.575    PLLE2_ADV_X0Y3  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.713       1.945      SLICE_X94Y85    design_1_i/only_rx_0/inst/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.713       1.945      SLICE_X94Y85    design_1_i/only_rx_0/inst/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.713       1.945      SLICE_X94Y85    design_1_i/only_rx_0/inst/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.713       1.945      SLICE_X94Y85    design_1_i/only_rx_0/inst/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.713       1.945      SLICE_X94Y85    design_1_i/only_rx_0/inst/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.713       1.945      SLICE_X94Y85    design_1_i/only_rx_0/inst/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.713       1.945      SLICE_X94Y85    design_1_i/only_rx_0/inst/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.713       1.945      SLICE_X94Y85    design_1_i/only_rx_0/inst/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X116Y60   design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_11264_11391_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X116Y60   design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_11264_11391_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X122Y51   design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_11008_11135_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X122Y51   design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_11008_11135_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X122Y51   design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_11008_11135_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X122Y51   design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_11008_11135_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X118Y48   design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_11392_11519_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X118Y48   design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_11392_11519_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X118Y48   design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_11392_11519_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X118Y48   design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_11392_11519_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X120Y49   design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_11904_12031_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X120Y49   design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_11904_12031_0_0/DP.LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :           42  Failing Endpoints,  Worst Slack       -0.785ns,  Total Violation      -23.634ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.785ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Destination:            design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_2/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.391ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.391ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 2.276ns (63.179%)  route 1.326ns (36.821%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.729ns = ( 2.662 - 3.391 ) 
    Source Clock Delay      (SCD):    -1.275ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        1.603    -1.275    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/clk_hh
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.800     0.525 f  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/DOADO[2]
                         net (fo=2, routed)           0.631     1.156    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/adress_for_interliv_reg[2]
    SLICE_X111Y82        LUT1 (Prop_lut1_I0_O)        0.043     1.199 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/ram_reg_0_i_16/O
                         net (fo=1, routed)           0.000     1.199    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/S[1]
    SLICE_X111Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.466 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.466    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_4_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.632 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_3/O[1]
                         net (fo=3, routed)           0.696     2.327    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/r_ram_counter[6]
    RAMB18_X3Y37         RAMB18E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_2/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.391     3.391 r  
    F22                                               0.000     3.391 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.391    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     4.826 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     5.812    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.586 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.100    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.183 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.285     2.468    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721    -0.253 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     1.100    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     1.183 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        1.479     2.662    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/clk_hh
    RAMB18_X3Y37         RAMB18E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_2/CLKBWRCLK
                         clock pessimism             -0.558     2.104    
                         clock uncertainty           -0.065     2.039    
    RAMB18_X3Y37         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.496     1.543    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                          1.543    
                         arrival time                          -2.327    
  -------------------------------------------------------------------
                         slack                                 -0.785    

Slack (VIOLATED) :        -0.772ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Destination:            design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.391ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.391ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 2.327ns (64.421%)  route 1.285ns (35.579%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 2.707 - 3.391 ) 
    Source Clock Delay      (SCD):    -1.275ns
    Clock Pessimism Removal (CPR):    -0.580ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        1.603    -1.275    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/clk_hh
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.800     0.525 f  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/DOADO[2]
                         net (fo=2, routed)           0.631     1.156    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/adress_for_interliv_reg[2]
    SLICE_X111Y82        LUT1 (Prop_lut1_I0_O)        0.043     1.199 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/ram_reg_0_i_16/O
                         net (fo=1, routed)           0.000     1.199    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/S[1]
    SLICE_X111Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.466 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.466    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_4_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.519 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.519    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.572 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.572    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_2_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.683 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_1/O[0]
                         net (fo=3, routed)           0.654     2.337    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/r_ram_counter[13]
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.391     3.391 r  
    F22                                               0.000     3.391 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.391    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     4.826 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     5.812    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.586 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.100    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.183 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.285     2.468    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721    -0.253 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     1.100    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     1.183 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        1.524     2.707    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/clk_hh
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0/CLKBWRCLK
                         clock pessimism             -0.580     2.127    
                         clock uncertainty           -0.065     2.062    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.497     1.565    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                          1.565    
                         arrival time                          -2.337    
  -------------------------------------------------------------------
                         slack                                 -0.772    

Slack (VIOLATED) :        -0.752ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Destination:            design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.391ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.391ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 2.312ns (64.294%)  route 1.284ns (35.706%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 2.707 - 3.391 ) 
    Source Clock Delay      (SCD):    -1.275ns
    Clock Pessimism Removal (CPR):    -0.580ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        1.603    -1.275    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/clk_hh
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.800     0.525 f  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/DOADO[2]
                         net (fo=2, routed)           0.631     1.156    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/adress_for_interliv_reg[2]
    SLICE_X111Y82        LUT1 (Prop_lut1_I0_O)        0.043     1.199 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/ram_reg_0_i_16/O
                         net (fo=1, routed)           0.000     1.199    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/S[1]
    SLICE_X111Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.466 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.466    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_4_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.519 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.519    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     1.668 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_2/O[3]
                         net (fo=3, routed)           0.653     2.321    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/r_ram_counter[12]
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.391     3.391 r  
    F22                                               0.000     3.391 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.391    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     4.826 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     5.812    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.586 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.100    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.183 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.285     2.468    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721    -0.253 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     1.100    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     1.183 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        1.524     2.707    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/clk_hh
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0/CLKBWRCLK
                         clock pessimism             -0.580     2.127    
                         clock uncertainty           -0.065     2.062    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.493     1.569    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                          1.569    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                 -0.752    

Slack (VIOLATED) :        -0.730ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Destination:            design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_2/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.391ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.391ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 2.274ns (64.112%)  route 1.273ns (35.888%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.729ns = ( 2.662 - 3.391 ) 
    Source Clock Delay      (SCD):    -1.275ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        1.603    -1.275    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/clk_hh
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.800     0.525 f  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/DOADO[2]
                         net (fo=2, routed)           0.631     1.156    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/adress_for_interliv_reg[2]
    SLICE_X111Y82        LUT1 (Prop_lut1_I0_O)        0.043     1.199 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/ram_reg_0_i_16/O
                         net (fo=1, routed)           0.000     1.199    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/S[1]
    SLICE_X111Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.466 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.466    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_4_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.519 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.519    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.630 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_2/O[0]
                         net (fo=3, routed)           0.642     2.272    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/r_ram_counter[9]
    RAMB18_X3Y37         RAMB18E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_2/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.391     3.391 r  
    F22                                               0.000     3.391 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.391    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     4.826 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     5.812    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.586 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.100    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.183 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.285     2.468    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721    -0.253 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     1.100    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     1.183 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        1.479     2.662    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/clk_hh
    RAMB18_X3Y37         RAMB18E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_2/CLKBWRCLK
                         clock pessimism             -0.558     2.104    
                         clock uncertainty           -0.065     2.039    
    RAMB18_X3Y37         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.497     1.542    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                          1.542    
                         arrival time                          -2.272    
  -------------------------------------------------------------------
                         slack                                 -0.730    

Slack (VIOLATED) :        -0.727ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Destination:            design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.391ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.391ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 2.329ns (65.278%)  route 1.239ns (34.722%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 2.707 - 3.391 ) 
    Source Clock Delay      (SCD):    -1.275ns
    Clock Pessimism Removal (CPR):    -0.580ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        1.603    -1.275    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/clk_hh
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.800     0.525 f  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/DOADO[2]
                         net (fo=2, routed)           0.631     1.156    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/adress_for_interliv_reg[2]
    SLICE_X111Y82        LUT1 (Prop_lut1_I0_O)        0.043     1.199 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/ram_reg_0_i_16/O
                         net (fo=1, routed)           0.000     1.199    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/S[1]
    SLICE_X111Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.466 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.466    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_4_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.519 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.519    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.685 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_2/O[1]
                         net (fo=3, routed)           0.608     2.293    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/r_ram_counter[10]
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.391     3.391 r  
    F22                                               0.000     3.391 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.391    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     4.826 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     5.812    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.586 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.100    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.183 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.285     2.468    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721    -0.253 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     1.100    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     1.183 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        1.524     2.707    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/clk_hh
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0/CLKBWRCLK
                         clock pessimism             -0.580     2.127    
                         clock uncertainty           -0.065     2.062    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.496     1.566    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                          1.566    
                         arrival time                          -2.293    
  -------------------------------------------------------------------
                         slack                                 -0.727    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Destination:            design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_2/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.391ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.391ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 2.180ns (63.052%)  route 1.277ns (36.948%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.729ns = ( 2.662 - 3.391 ) 
    Source Clock Delay      (SCD):    -1.212ns
    Clock Pessimism Removal (CPR):    -0.580ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        1.666    -1.212    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/clk_hh
    RAMB36_X4Y17         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.800     0.588 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_2/DOADO[1]
                         net (fo=2, routed)           0.719     1.307    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/out[9]
    SLICE_X111Y84        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     1.576 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.576    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_2_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.687 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_1/O[0]
                         net (fo=3, routed)           0.558     2.245    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/r_ram_counter[13]
    RAMB18_X3Y37         RAMB18E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_2/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.391     3.391 r  
    F22                                               0.000     3.391 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.391    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     4.826 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     5.812    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.586 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.100    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.183 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.285     2.468    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721    -0.253 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     1.100    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     1.183 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        1.479     2.662    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/clk_hh
    RAMB18_X3Y37         RAMB18E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_2/CLKBWRCLK
                         clock pessimism             -0.580     2.082    
                         clock uncertainty           -0.065     2.017    
    RAMB18_X3Y37         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.497     1.520    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                          1.520    
                         arrival time                          -2.245    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.724ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Destination:            design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_2/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.391ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.391ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 2.274ns (64.191%)  route 1.269ns (35.809%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.729ns = ( 2.662 - 3.391 ) 
    Source Clock Delay      (SCD):    -1.275ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        1.603    -1.275    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/clk_hh
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.800     0.525 f  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/DOADO[2]
                         net (fo=2, routed)           0.631     1.156    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/adress_for_interliv_reg[2]
    SLICE_X111Y82        LUT1 (Prop_lut1_I0_O)        0.043     1.199 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/ram_reg_0_i_16/O
                         net (fo=1, routed)           0.000     1.199    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/S[1]
    SLICE_X111Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.466 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.466    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_4_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.519 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.519    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     1.630 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_2/O[2]
                         net (fo=3, routed)           0.638     2.267    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/r_ram_counter[11]
    RAMB18_X3Y37         RAMB18E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_2/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.391     3.391 r  
    F22                                               0.000     3.391 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.391    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     4.826 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     5.812    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.586 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.100    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.183 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.285     2.468    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721    -0.253 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     1.100    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     1.183 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        1.479     2.662    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/clk_hh
    RAMB18_X3Y37         RAMB18E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_2/CLKBWRCLK
                         clock pessimism             -0.558     2.104    
                         clock uncertainty           -0.065     2.039    
    RAMB18_X3Y37         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.495     1.544    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                          1.544    
                         arrival time                          -2.267    
  -------------------------------------------------------------------
                         slack                                 -0.724    

Slack (VIOLATED) :        -0.711ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Destination:            design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_2/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.391ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.391ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 2.259ns (63.954%)  route 1.273ns (36.046%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.729ns = ( 2.662 - 3.391 ) 
    Source Clock Delay      (SCD):    -1.275ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        1.603    -1.275    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/clk_hh
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.800     0.525 f  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/DOADO[2]
                         net (fo=2, routed)           0.631     1.156    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/adress_for_interliv_reg[2]
    SLICE_X111Y82        LUT1 (Prop_lut1_I0_O)        0.043     1.199 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/ram_reg_0_i_16/O
                         net (fo=1, routed)           0.000     1.199    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/S[1]
    SLICE_X111Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.466 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.466    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_4_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     1.615 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_3/O[3]
                         net (fo=3, routed)           0.642     2.257    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/r_ram_counter[8]
    RAMB18_X3Y37         RAMB18E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_2/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.391     3.391 r  
    F22                                               0.000     3.391 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.391    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     4.826 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     5.812    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.586 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.100    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.183 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.285     2.468    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721    -0.253 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     1.100    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     1.183 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        1.479     2.662    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/clk_hh
    RAMB18_X3Y37         RAMB18E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_2/CLKBWRCLK
                         clock pessimism             -0.558     2.104    
                         clock uncertainty           -0.065     2.039    
    RAMB18_X3Y37         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.493     1.546    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                          1.546    
                         arrival time                          -2.257    
  -------------------------------------------------------------------
                         slack                                 -0.711    

Slack (VIOLATED) :        -0.706ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Destination:            design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.391ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.391ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 2.274ns (64.128%)  route 1.272ns (35.872%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 2.707 - 3.391 ) 
    Source Clock Delay      (SCD):    -1.275ns
    Clock Pessimism Removal (CPR):    -0.580ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        1.603    -1.275    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/clk_hh
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.800     0.525 f  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/DOADO[2]
                         net (fo=2, routed)           0.631     1.156    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/adress_for_interliv_reg[2]
    SLICE_X111Y82        LUT1 (Prop_lut1_I0_O)        0.043     1.199 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/ram_reg_0_i_16/O
                         net (fo=1, routed)           0.000     1.199    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/S[1]
    SLICE_X111Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.466 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.466    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_4_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.519 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.519    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.630 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_2/O[0]
                         net (fo=3, routed)           0.641     2.271    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/r_ram_counter[9]
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.391     3.391 r  
    F22                                               0.000     3.391 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.391    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     4.826 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     5.812    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.586 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.100    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.183 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.285     2.468    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721    -0.253 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     1.100    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     1.183 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        1.524     2.707    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/clk_hh
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0/CLKBWRCLK
                         clock pessimism             -0.580     2.127    
                         clock uncertainty           -0.065     2.062    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.497     1.565    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                          1.565    
                         arrival time                          -2.271    
  -------------------------------------------------------------------
                         slack                                 -0.706    

Slack (VIOLATED) :        -0.706ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Destination:            design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.391ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.391ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 2.276ns (64.167%)  route 1.271ns (35.833%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 2.707 - 3.391 ) 
    Source Clock Delay      (SCD):    -1.275ns
    Clock Pessimism Removal (CPR):    -0.580ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        1.603    -1.275    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/clk_hh
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.800     0.525 f  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/DOADO[2]
                         net (fo=2, routed)           0.631     1.156    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/adress_for_interliv_reg[2]
    SLICE_X111Y82        LUT1 (Prop_lut1_I0_O)        0.043     1.199 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/ram_reg_0_i_16/O
                         net (fo=1, routed)           0.000     1.199    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/S[1]
    SLICE_X111Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.466 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.466    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_4_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.632 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_3/O[1]
                         net (fo=3, routed)           0.640     2.272    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/r_ram_counter[6]
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.391     3.391 r  
    F22                                               0.000     3.391 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.391    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     4.826 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     5.812    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.586 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.100    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.183 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.285     2.468    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721    -0.253 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     1.100    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     1.183 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        1.524     2.707    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/clk_hh
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0/CLKBWRCLK
                         clock pessimism             -0.580     2.127    
                         clock uncertainty           -0.065     2.062    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.496     1.566    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                          1.566    
                         arrival time                          -2.272    
  -------------------------------------------------------------------
                         slack                                 -0.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/waddr_reg[3][3][0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Destination:            design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[3].mem_llra_inst[3].mem_n_inst[0].memb/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.091ns (39.697%)  route 0.138ns (60.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        0.684    -0.366    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/iclk
    SLICE_X9Y73          FDRE                                         r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/waddr_reg[3][3][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.091    -0.275 r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/waddr_reg[3][3][0][2]/Q
                         net (fo=1, routed)           0.138    -0.137    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[3].mem_llra_inst[3].mem_n_inst[0].memb/Q[2]
    RAMB18_X0Y28         RAMB18E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[3].mem_llra_inst[3].mem_n_inst[0].memb/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        0.951    -0.221    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[3].mem_llra_inst[3].mem_n_inst[0].memb/iclk
    RAMB18_X0Y28         RAMB18E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[3].mem_llra_inst[3].mem_n_inst[0].memb/mem_reg/CLKARDCLK
                         clock pessimism             -0.105    -0.326    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.147    -0.179    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[3].mem_llra_inst[3].mem_n_inst[0].memb/mem_reg
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/sum_reg[14][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Destination:            design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/sum_reg[15][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.237ns (62.297%)  route 0.143ns (37.703%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        0.604    -0.446    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/clk_hh
    SLICE_X98Y100        FDCE                                         r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/sum_reg[14][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y100        FDCE (Prop_fdce_C_Q)         0.118    -0.328 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/sum_reg[14][5]/Q
                         net (fo=3, routed)           0.143    -0.185    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/sum_reg[14]_30[5]
    SLICE_X99Y99         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.119    -0.066 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/p_0_out_inferred__13/i__carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.066    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/p_0_out_inferred__13/i__carry__0_n_5
    SLICE_X99Y99         FDCE                                         r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/sum_reg[15][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        0.895    -0.277    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/clk_hh
    SLICE_X99Y99         FDCE                                         r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/sum_reg[15][7]/C
                         clock pessimism              0.093    -0.183    
    SLICE_X99Y99         FDCE (Hold_fdce_C_D)         0.071    -0.112    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/sum_reg[15][7]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/waddr_reg[2][4][0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Destination:            design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[2].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.100ns (35.485%)  route 0.182ns (64.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.354ns
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        0.696    -0.354    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/iclk
    SLICE_X9Y94          FDRE                                         r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/waddr_reg[2][4][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.100    -0.254 r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/waddr_reg[2][4][0][4]/Q
                         net (fo=1, routed)           0.182    -0.073    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[2].mem_llra_inst[4].mem_n_inst[0].memb/Q[4]
    RAMB18_X0Y37         RAMB18E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[2].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        0.966    -0.206    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[2].mem_llra_inst[4].mem_n_inst[0].memb/iclk
    RAMB18_X0Y37         RAMB18E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[2].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg/CLKARDCLK
                         clock pessimism             -0.105    -0.311    
    RAMB18_X0Y37         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.128    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[2].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/waddr_reg[2][0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Destination:            design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[2].mem_llra_inst[0].mem_n_inst[0].memb/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.100ns (35.148%)  route 0.185ns (64.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        0.695    -0.355    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/iclk
    SLICE_X9Y91          FDRE                                         r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/waddr_reg[2][0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.100    -0.255 r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/waddr_reg[2][0][0][2]/Q
                         net (fo=1, routed)           0.185    -0.071    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[2].mem_llra_inst[0].mem_n_inst[0].memb/Q[2]
    RAMB18_X0Y36         RAMB18E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[2].mem_llra_inst[0].mem_n_inst[0].memb/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        0.966    -0.206    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[2].mem_llra_inst[0].mem_n_inst[0].memb/iclk
    RAMB18_X0Y36         RAMB18E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[2].mem_llra_inst[0].mem_n_inst[0].memb/mem_reg/CLKARDCLK
                         clock pessimism             -0.105    -0.311    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.128    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[2].mem_llra_inst[0].mem_n_inst[0].memb/mem_reg
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/waddr_reg[3][0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Destination:            design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[3].mem_llra_inst[0].mem_n_inst[0].memb/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.457%)  route 0.199ns (66.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        0.691    -0.359    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/iclk
    SLICE_X11Y66         FDRE                                         r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/waddr_reg[3][0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDRE (Prop_fdre_C_Q)         0.100    -0.259 r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/waddr_reg[3][0][0][2]/Q
                         net (fo=1, routed)           0.199    -0.061    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[3].mem_llra_inst[0].mem_n_inst[0].memb/Q[2]
    RAMB18_X0Y26         RAMB18E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[3].mem_llra_inst[0].mem_n_inst[0].memb/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        0.957    -0.215    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[3].mem_llra_inst[0].mem_n_inst[0].memb/iclk
    RAMB18_X0Y26         RAMB18E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[3].mem_llra_inst[0].mem_n_inst[0].memb/mem_reg/CLKARDCLK
                         clock pessimism             -0.087    -0.302    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.119    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[3].mem_llra_inst[0].mem_n_inst[0].memb/mem_reg
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/read_cnt_reg_rep[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Destination:            design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.091ns (36.345%)  route 0.159ns (63.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        0.657    -0.393    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/clk_hh
    SLICE_X105Y87        FDCE                                         r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/read_cnt_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDCE (Prop_fdce_C_Q)         0.091    -0.302 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/read_cnt_reg_rep[4]/Q
                         net (fo=4, routed)           0.159    -0.143    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/Q[4]
    RAMB36_X3Y17         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        0.928    -0.244    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/clk_hh
    RAMB36_X3Y17         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
                         clock pessimism             -0.105    -0.349    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.147    -0.202    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_1
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/raddr_reg[1][1][0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Destination:            design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[1].mem_llra_inst[1].mem_n_inst[0].memb/mem_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.100ns (35.183%)  route 0.184ns (64.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    -0.361ns
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        0.689    -0.361    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/iclk
    SLICE_X9Y81          FDRE                                         r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/raddr_reg[1][1][0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.100    -0.261 r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/raddr_reg[1][1][0][1]/Q
                         net (fo=1, routed)           0.184    -0.077    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[1].mem_llra_inst[1].mem_n_inst[0].memb/out[1]
    RAMB18_X0Y32         RAMB18E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[1].mem_llra_inst[1].mem_n_inst[0].memb/mem_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        0.957    -0.215    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[1].mem_llra_inst[1].mem_n_inst[0].memb/iclk
    RAMB18_X0Y32         RAMB18E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[1].mem_llra_inst[1].mem_n_inst[0].memb/mem_reg/CLKBWRCLK
                         clock pessimism             -0.105    -0.320    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.137    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[1].mem_llra_inst[1].mem_n_inst[0].memb/mem_reg
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/raddr_reg[1][1][0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Destination:            design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[1].mem_llra_inst[1].mem_n_inst[0].memb/mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.100ns (35.183%)  route 0.184ns (64.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    -0.361ns
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        0.689    -0.361    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/iclk
    SLICE_X9Y81          FDRE                                         r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/raddr_reg[1][1][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.100    -0.261 r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/raddr_reg[1][1][0][2]/Q
                         net (fo=1, routed)           0.184    -0.077    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[1].mem_llra_inst[1].mem_n_inst[0].memb/out[2]
    RAMB18_X0Y32         RAMB18E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[1].mem_llra_inst[1].mem_n_inst[0].memb/mem_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        0.957    -0.215    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[1].mem_llra_inst[1].mem_n_inst[0].memb/iclk
    RAMB18_X0Y32         RAMB18E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[1].mem_llra_inst[1].mem_n_inst[0].memb/mem_reg/CLKBWRCLK
                         clock pessimism             -0.105    -0.320    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.137    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[1].mem_llra_inst[1].mem_n_inst[0].memb/mem_reg
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/raddr_reg[1][1][0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Destination:            design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[1].mem_llra_inst[1].mem_n_inst[0].memb/mem_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.100ns (35.272%)  route 0.184ns (64.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        0.690    -0.360    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/iclk
    SLICE_X9Y82          FDRE                                         r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/raddr_reg[1][1][0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.100    -0.260 r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/raddr_reg[1][1][0][7]/Q
                         net (fo=1, routed)           0.184    -0.077    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[1].mem_llra_inst[1].mem_n_inst[0].memb/out[7]
    RAMB18_X0Y32         RAMB18E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[1].mem_llra_inst[1].mem_n_inst[0].memb/mem_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        0.957    -0.215    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[1].mem_llra_inst[1].mem_n_inst[0].memb/iclk
    RAMB18_X0Y32         RAMB18E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[1].mem_llra_inst[1].mem_n_inst[0].memb/mem_reg/CLKBWRCLK
                         clock pessimism             -0.105    -0.320    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.137    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[1].mem_llra_inst[1].mem_n_inst[0].memb/mem_reg
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/sum_reg[80][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Destination:            design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/sum_reg[81][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.177ns (55.639%)  route 0.141ns (44.361%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        0.648    -0.402    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/clk_hh
    SLICE_X80Y98         FDCE                                         r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/sum_reg[80][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y98         FDCE (Prop_fdce_C_Q)         0.100    -0.302 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/sum_reg[80][5]/Q
                         net (fo=3, routed)           0.141    -0.161    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/sum_reg[80]_96[5]
    SLICE_X79Y98         LUT2 (Prop_lut2_I0_O)        0.028    -0.133 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/i__carry__0_i_3__75/O
                         net (fo=1, routed)           0.000    -0.133    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/i__carry__0_i_3__75_n_0
    SLICE_X79Y98         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049    -0.084 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/p_0_out_inferred__79/i__carry__0/O[1]
                         net (fo=1, routed)           0.000    -0.084    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/p_0_out_inferred__79/i__carry__0_n_6
    SLICE_X79Y98         FDCE                                         r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/sum_reg[81][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        0.883    -0.289    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/clk_hh
    SLICE_X79Y98         FDCE                                         r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/sum_reg[81][6]/C
                         clock pessimism              0.073    -0.215    
    SLICE_X79Y98         FDCE (Hold_fdce_C_D)         0.071    -0.144    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/sum_reg[81][6]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 1.695 }
Period(ns):         3.391
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         3.391       1.296      RAMB18_X2Y26    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[0].mem_n_inst[0].memb/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         3.391       1.296      RAMB18_X2Y24    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[1].mem_n_inst[0].memb/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         3.391       1.296      RAMB18_X2Y30    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[2].mem_n_inst[0].memb/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         3.391       1.296      RAMB18_X2Y29    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[3].mem_n_inst[0].memb/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         3.391       1.296      RAMB18_X2Y27    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         3.391       1.296      RAMB18_X2Y28    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[5].mem_n_inst[0].memb/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         3.391       1.296      RAMB18_X1Y28    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[6].mem_n_inst[0].memb/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         3.391       1.296      RAMB18_X1Y26    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[7].mem_n_inst[0].memb/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         3.391       1.296      RAMB18_X1Y36    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[1].mem_llra_inst[0].mem_n_inst[0].memb/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         3.391       1.296      RAMB18_X0Y32    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[1].mem_llra_inst[1].mem_n_inst[0].memb/mem_reg/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       3.391       156.609    PLLE2_ADV_X0Y3  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.695       0.927      SLICE_X70Y69    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.695       0.927      SLICE_X70Y69    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.695       0.927      SLICE_X70Y69    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.695       0.927      SLICE_X70Y69    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.695       0.927      SLICE_X70Y69    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.695       0.927      SLICE_X70Y69    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         1.695       0.927      SLICE_X70Y69    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         1.695       0.927      SLICE_X70Y69    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.695       0.927      SLICE_X70Y70    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         1.695       0.927      SLICE_X70Y70    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         1.695       0.927      SLICE_X70Y70    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         1.695       0.927      SLICE_X70Y70    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         1.695       0.927      SLICE_X70Y70    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         1.695       0.927      SLICE_X70Y70    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         1.695       0.927      SLICE_X70Y70    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         1.695       0.927      SLICE_X70Y70    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         1.695       0.927      SLICE_X70Y70    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         1.695       0.927      SLICE_X70Y70    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         1.695       0.927      SLICE_X70Y69    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.695       0.927      SLICE_X70Y69    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_6_11/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 16.276 }
Period(ns):         32.552
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.409         32.552      31.144     BUFGCTRL_X0Y11  design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         32.552      31.481     PLLE2_ADV_X0Y3  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         32.552      31.481     PLLE2_ADV_X0Y3  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        32.552      20.081     PLLE2_ADV_X0Y3  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       32.552      127.448    PLLE2_ADV_X0Y3  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  prm_clk_ad1
  To Clock:  prm_clk_ad1

Setup :            0  Failing Endpoints,  Worst Slack        1.142ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.142ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.302ns (11.766%)  route 2.265ns (88.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.548ns = ( 7.548 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X2Y153         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y153         FDRE (Prop_fdre_C_Q)         0.259     4.147 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         1.960     6.106    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/E[0]
    SLICE_X2Y184         LUT2 (Prop_lut2_I0_O)        0.043     6.149 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq[23]_i_1__0/O
                         net (fo=24, routed)          0.305     6.454    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq
    SLICE_X3Y183         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.215     7.548    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/clk
    SLICE_X3Y183         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[10]/C
                         clock pessimism              0.284     7.833    
                         clock uncertainty           -0.035     7.797    
    SLICE_X3Y183         FDSE (Setup_fdse_C_CE)      -0.201     7.596    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[10]
  -------------------------------------------------------------------
                         required time                          7.596    
                         arrival time                          -6.454    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.142ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[12]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.302ns (11.766%)  route 2.265ns (88.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.548ns = ( 7.548 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X2Y153         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y153         FDRE (Prop_fdre_C_Q)         0.259     4.147 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         1.960     6.106    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/E[0]
    SLICE_X2Y184         LUT2 (Prop_lut2_I0_O)        0.043     6.149 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq[23]_i_1__0/O
                         net (fo=24, routed)          0.305     6.454    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq
    SLICE_X3Y183         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.215     7.548    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/clk
    SLICE_X3Y183         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[12]/C
                         clock pessimism              0.284     7.833    
                         clock uncertainty           -0.035     7.797    
    SLICE_X3Y183         FDSE (Setup_fdse_C_CE)      -0.201     7.596    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[12]
  -------------------------------------------------------------------
                         required time                          7.596    
                         arrival time                          -6.454    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.142ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[17]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.302ns (11.766%)  route 2.265ns (88.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.548ns = ( 7.548 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X2Y153         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y153         FDRE (Prop_fdre_C_Q)         0.259     4.147 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         1.960     6.106    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/E[0]
    SLICE_X2Y184         LUT2 (Prop_lut2_I0_O)        0.043     6.149 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq[23]_i_1__0/O
                         net (fo=24, routed)          0.305     6.454    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq
    SLICE_X3Y183         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.215     7.548    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/clk
    SLICE_X3Y183         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[17]/C
                         clock pessimism              0.284     7.833    
                         clock uncertainty           -0.035     7.797    
    SLICE_X3Y183         FDSE (Setup_fdse_C_CE)      -0.201     7.596    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[17]
  -------------------------------------------------------------------
                         required time                          7.596    
                         arrival time                          -6.454    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.142ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[19]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.302ns (11.766%)  route 2.265ns (88.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.548ns = ( 7.548 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X2Y153         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y153         FDRE (Prop_fdre_C_Q)         0.259     4.147 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         1.960     6.106    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/E[0]
    SLICE_X2Y184         LUT2 (Prop_lut2_I0_O)        0.043     6.149 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq[23]_i_1__0/O
                         net (fo=24, routed)          0.305     6.454    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq
    SLICE_X3Y183         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.215     7.548    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/clk
    SLICE_X3Y183         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[19]/C
                         clock pessimism              0.284     7.833    
                         clock uncertainty           -0.035     7.797    
    SLICE_X3Y183         FDSE (Setup_fdse_C_CE)      -0.201     7.596    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[19]
  -------------------------------------------------------------------
                         required time                          7.596    
                         arrival time                          -6.454    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.142ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.302ns (11.766%)  route 2.265ns (88.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.548ns = ( 7.548 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X2Y153         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y153         FDRE (Prop_fdre_C_Q)         0.259     4.147 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         1.960     6.106    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/E[0]
    SLICE_X2Y184         LUT2 (Prop_lut2_I0_O)        0.043     6.149 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq[23]_i_1__0/O
                         net (fo=24, routed)          0.305     6.454    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq
    SLICE_X3Y183         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.215     7.548    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/clk
    SLICE_X3Y183         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[1]/C
                         clock pessimism              0.284     7.833    
                         clock uncertainty           -0.035     7.797    
    SLICE_X3Y183         FDSE (Setup_fdse_C_CE)      -0.201     7.596    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[1]
  -------------------------------------------------------------------
                         required time                          7.596    
                         arrival time                          -6.454    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.142ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.302ns (11.766%)  route 2.265ns (88.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.548ns = ( 7.548 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X2Y153         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y153         FDRE (Prop_fdre_C_Q)         0.259     4.147 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         1.960     6.106    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/E[0]
    SLICE_X2Y184         LUT2 (Prop_lut2_I0_O)        0.043     6.149 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq[23]_i_1__0/O
                         net (fo=24, routed)          0.305     6.454    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq
    SLICE_X3Y183         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.215     7.548    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/clk
    SLICE_X3Y183         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[7]/C
                         clock pessimism              0.284     7.833    
                         clock uncertainty           -0.035     7.797    
    SLICE_X3Y183         FDSE (Setup_fdse_C_CE)      -0.201     7.596    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[7]
  -------------------------------------------------------------------
                         required time                          7.596    
                         arrival time                          -6.454    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.142ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[8]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.302ns (11.766%)  route 2.265ns (88.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.548ns = ( 7.548 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X2Y153         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y153         FDRE (Prop_fdre_C_Q)         0.259     4.147 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         1.960     6.106    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/E[0]
    SLICE_X2Y184         LUT2 (Prop_lut2_I0_O)        0.043     6.149 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq[23]_i_1__0/O
                         net (fo=24, routed)          0.305     6.454    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq
    SLICE_X3Y183         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.215     7.548    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/clk
    SLICE_X3Y183         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[8]/C
                         clock pessimism              0.284     7.833    
                         clock uncertainty           -0.035     7.797    
    SLICE_X3Y183         FDSE (Setup_fdse_C_CE)      -0.201     7.596    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[8]
  -------------------------------------------------------------------
                         required time                          7.596    
                         arrival time                          -6.454    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.152ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[23]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.302ns (11.819%)  route 2.253ns (88.181%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.547ns = ( 7.547 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X2Y153         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y153         FDRE (Prop_fdre_C_Q)         0.259     4.147 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         1.960     6.106    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/E[0]
    SLICE_X2Y184         LUT2 (Prop_lut2_I0_O)        0.043     6.149 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq[23]_i_1__0/O
                         net (fo=24, routed)          0.293     6.443    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq
    SLICE_X1Y182         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.214     7.547    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/clk
    SLICE_X1Y182         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[23]/C
                         clock pessimism              0.284     7.832    
                         clock uncertainty           -0.035     7.796    
    SLICE_X1Y182         FDSE (Setup_fdse_C_CE)      -0.201     7.595    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[23]
  -------------------------------------------------------------------
                         required time                          7.595    
                         arrival time                          -6.443    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.179ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 0.302ns (11.836%)  route 2.250ns (88.164%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.547ns = ( 7.547 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X2Y153         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y153         FDRE (Prop_fdre_C_Q)         0.259     4.147 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         1.960     6.106    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/E[0]
    SLICE_X2Y184         LUT2 (Prop_lut2_I0_O)        0.043     6.149 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq[23]_i_1__0/O
                         net (fo=24, routed)          0.290     6.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq
    SLICE_X2Y182         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.214     7.547    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/clk
    SLICE_X2Y182         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[0]/C
                         clock pessimism              0.284     7.832    
                         clock uncertainty           -0.035     7.796    
    SLICE_X2Y182         FDSE (Setup_fdse_C_CE)      -0.178     7.618    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[0]
  -------------------------------------------------------------------
                         required time                          7.618    
                         arrival time                          -6.439    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             1.179ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[11]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 0.302ns (11.836%)  route 2.250ns (88.164%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.547ns = ( 7.547 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X2Y153         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y153         FDRE (Prop_fdre_C_Q)         0.259     4.147 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         1.960     6.106    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/E[0]
    SLICE_X2Y184         LUT2 (Prop_lut2_I0_O)        0.043     6.149 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq[23]_i_1__0/O
                         net (fo=24, routed)          0.290     6.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq
    SLICE_X2Y182         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.214     7.547    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/clk
    SLICE_X2Y182         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[11]/C
                         clock pessimism              0.284     7.832    
                         clock uncertainty           -0.035     7.796    
    SLICE_X2Y182         FDSE (Setup_fdse_C_CE)      -0.178     7.618    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[11]
  -------------------------------------------------------------------
                         required time                          7.618    
                         arrival time                          -6.439    
  -------------------------------------------------------------------
                         slack                                  1.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_data_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_data_pn_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.128ns (64.794%)  route 0.070ns (35.206%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.585     1.756    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/clk
    SLICE_X13Y182        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_data_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y182        FDRE (Prop_fdre_C_Q)         0.100     1.856 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_data_in_reg[9]/Q
                         net (fo=5, routed)           0.070     1.926    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_pn1_data_pn_reg[23]_0[9]
    SLICE_X12Y182        LUT5 (Prop_lut5_I4_O)        0.028     1.954 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_pn1_data_pn[3]_i_1__2/O
                         net (fo=1, routed)           0.000     1.954    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/pn1fn_return[3]
    SLICE_X12Y182        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_data_pn_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.783     2.099    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/clk
    SLICE_X12Y182        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_data_pn_reg[3]/C
                         clock pessimism             -0.331     1.767    
    SLICE_X12Y182        FDRE (Hold_fdre_C_D)         0.087     1.854    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_data_pn_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_data_pn_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_data_pn_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.128ns (64.734%)  route 0.070ns (35.266%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.625     1.796    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_rx_pnmon/clk
    SLICE_X3Y198         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_data_pn_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y198         FDRE (Prop_fdre_C_Q)         0.100     1.896 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_data_pn_reg[4]/Q
                         net (fo=5, routed)           0.070     1.966    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_pn1_data_pn_reg[12][4]
    SLICE_X2Y198         LUT5 (Prop_lut5_I3_O)        0.028     1.994 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_pn1_data_pn[17]_i_1__1/O
                         net (fo=1, routed)           0.000     1.994    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_rx_pnmon/pn1fn_return[17]
    SLICE_X2Y198         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_data_pn_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.825     2.141    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_rx_pnmon/clk
    SLICE_X2Y198         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_data_pn_reg[17]/C
                         clock pessimism             -0.333     1.807    
    SLICE_X2Y198         FDRE (Hold_fdre_C_D)         0.087     1.894    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_data_pn_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pat_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.132ns (61.530%)  route 0.083ns (38.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.619     1.790    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X3Y166         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y166         FDCE (Prop_fdce_C_Q)         0.100     1.890 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[12]/Q
                         net (fo=1, routed)           0.083     1.973    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg_n_0_[12]
    SLICE_X2Y166         LUT3 (Prop_lut3_I0_O)        0.032     2.005 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_pat_data[8]_i_1/O
                         net (fo=1, routed)           0.000     2.005    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel_n_15
    SLICE_X2Y166         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pat_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.817     2.133    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/clk
    SLICE_X2Y166         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pat_data_reg[8]/C
                         clock pessimism             -0.331     1.801    
    SLICE_X2Y166         FDRE (Hold_fdre_C_D)         0.096     1.897    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pat_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.589     1.760    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X13Y189        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y189        FDCE (Prop_fdce_C_Q)         0.100     1.860 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     1.915    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X13Y189        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.789     2.105    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X13Y189        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.344     1.760    
    SLICE_X13Y189        FDCE (Hold_fdce_C_D)         0.047     1.807    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.583     1.754    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X11Y180        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y180        FDCE (Prop_fdce_C_Q)         0.100     1.854 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     1.909    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X11Y180        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.782     2.098    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X11Y180        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.343     1.754    
    SLICE_X11Y180        FDCE (Hold_fdce_C_D)         0.047     1.801    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.585     1.756    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/clk
    SLICE_X9Y182         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y182         FDCE (Prop_fdce_C_Q)         0.100     1.856 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/Q
                         net (fo=1, routed)           0.055     1.911    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m1
    SLICE_X9Y182         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.784     2.100    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/clk
    SLICE_X9Y182         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/C
                         clock pessimism             -0.343     1.756    
    SLICE_X9Y182         FDCE (Hold_fdce_C_D)         0.047     1.803    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.611     1.782    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X1Y175         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y175         FDPE (Prop_fdpe_C_Q)         0.100     1.882 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.055     1.937    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg_n_0
    SLICE_X1Y175         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.808     2.124    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X1Y175         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.341     1.782    
    SLICE_X1Y175         FDPE (Hold_fdpe_C_D)         0.047     1.829    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.619     1.790    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X5Y187         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y187         FDCE (Prop_fdce_C_Q)         0.100     1.890 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     1.945    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X5Y187         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.819     2.135    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X5Y187         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.344     1.790    
    SLICE_X5Y187         FDCE (Hold_fdce_C_D)         0.047     1.837    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/tx_data_0_p_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/tx_data_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.614     1.785    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/txnrx_int_reg_0
    SLICE_X1Y178         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/tx_data_0_p_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y178         FDRE (Prop_fdre_C_Q)         0.100     1.885 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/tx_data_0_p_reg[2]/Q
                         net (fo=1, routed)           0.055     1.940    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/tx_data_0_p[2]
    SLICE_X1Y178         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/tx_data_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.812     2.128    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/clk
    SLICE_X1Y178         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/tx_data_0_reg[2]/C
                         clock pessimism             -0.342     1.785    
    SLICE_X1Y178         FDRE (Hold_fdre_C_D)         0.047     1.832    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/tx_data_0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.624     1.795    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X1Y153         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y153         FDPE (Prop_fdpe_C_Q)         0.100     1.895 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.055     1.950    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d1_reg_n_0
    SLICE_X1Y153         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.824     2.140    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X1Y153         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.344     1.795    
    SLICE_X1Y153         FDPE (Hold_fdpe_C_D)         0.047     1.842    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         prm_clk_ad1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ad9361_DCLK_1_P }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X0Y34   design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         4.000       2.592      BUFGCTRL_X0Y3  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/I
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y156  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y154  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y158  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y160  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y162  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y172  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     ODDR/C              n/a            1.070         4.000       2.930      OLOGIC_X0Y196  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_tx_data[0].i_tx_data/i_tx_data_oddr/C
Min Period        n/a     ODDR/C              n/a            1.070         4.000       2.930      OLOGIC_X0Y198  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_tx_data[1].i_tx_data/i_tx_data_oddr/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X1Y178   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/tx_data_0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X1Y178   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/tx_frame_p_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X12Y174  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m1_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X12Y174  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m3_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X3Y178   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X3Y178   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_data_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X3Y178   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_data_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X3Y178   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_data_reg[9]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.000       1.600      SLICE_X2Y178   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.000       1.600      SLICE_X2Y178   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X11Y188  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/adc_valid_i0_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X0Y174   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/dac_valid_i0_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X0Y174   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/dac_valid_i1_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X3Y150   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/enable_int_p_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X3Y150   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/enable_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X0Y196   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/tx_data_0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X0Y198   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/tx_data_0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X0Y196   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/tx_data_1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X0Y198   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/tx_data_1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X0Y174   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/tx_data_1_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  prm_clk_ad2
  To Clock:  prm_clk_ad2

Setup :            0  Failing Endpoints,  Worst Slack        0.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/i_tx_data_oddr/D1
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 0.204ns (7.530%)  route 2.505ns (92.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns = ( 8.692 - 4.000 ) 
    Source Clock Delay      (SCD):    4.961ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.646     4.961    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X141Y56        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y56        FDRE (Prop_fdre_C_Q)         0.204     5.165 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_int_p_reg/Q
                         net (fo=2, routed)           2.505     7.671    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/tx_data_n
    OLOGIC_X0Y76         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/i_tx_data_oddr/D1
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.615     8.692    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/clk
    OLOGIC_X0Y76         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/i_tx_data_oddr/C
                         clock pessimism              0.255     8.947    
                         clock uncertainty           -0.035     8.912    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D1)      -0.581     8.331    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          8.331    
                         arrival time                          -7.671    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/i_tx_data_oddr/D2
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.695ns  (logic 0.204ns (7.571%)  route 2.491ns (92.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns = ( 8.692 - 4.000 ) 
    Source Clock Delay      (SCD):    4.961ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.646     4.961    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X141Y56        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y56        FDRE (Prop_fdre_C_Q)         0.204     5.165 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_int_p_reg/Q
                         net (fo=2, routed)           2.491     7.656    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/tx_data_n
    OLOGIC_X0Y76         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/i_tx_data_oddr/D2
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.615     8.692    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/clk
    OLOGIC_X0Y76         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/i_tx_data_oddr/C
                         clock pessimism              0.255     8.947    
                         clock uncertainty           -0.035     8.912    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D2)      -0.554     8.358    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -7.656    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D1
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 0.259ns (10.422%)  route 2.226ns (89.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.702ns = ( 8.702 - 4.000 ) 
    Source Clock Delay      (SCD):    4.961ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.646     4.961    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X136Y93        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y93        FDRE (Prop_fdre_C_Q)         0.259     5.220 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_int_p_reg/Q
                         net (fo=2, routed)           2.226     7.446    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/tx_data_n
    OLOGIC_X0Y88         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D1
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.625     8.702    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/clk
    OLOGIC_X0Y88         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/i_tx_data_oddr/C
                         clock pessimism              0.255     8.957    
                         clock uncertainty           -0.035     8.922    
    OLOGIC_X0Y88         ODDR (Setup_oddr_C_D1)      -0.500     8.422    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          8.422    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             1.091ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D2
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.397ns  (logic 0.259ns (10.805%)  route 2.138ns (89.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.702ns = ( 8.702 - 4.000 ) 
    Source Clock Delay      (SCD):    4.961ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.646     4.961    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X136Y93        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y93        FDRE (Prop_fdre_C_Q)         0.259     5.220 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_int_p_reg/Q
                         net (fo=2, routed)           2.138     7.358    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/tx_data_n
    OLOGIC_X0Y88         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D2
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.625     8.702    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/clk
    OLOGIC_X0Y88         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/i_tx_data_oddr/C
                         clock pessimism              0.255     8.957    
                         clock uncertainty           -0.035     8.922    
    OLOGIC_X0Y88         ODDR (Setup_oddr_C_D2)      -0.473     8.449    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          8.449    
                         arrival time                          -7.358    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.381ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
                            (rising edge-triggered cell IDDR clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.478ns (21.990%)  route 1.696ns (78.010%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.583ns = ( 8.583 - 4.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.805     5.120    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/clk
    ILOGIC_X1Y76         IDDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         IDDR (Prop_iddr_C_Q2)        0.392     5.512 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/Q2
                         net (fo=7, routed)           1.008     6.521    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/rx_frame_s[0]
    SLICE_X153Y69        LUT5 (Prop_lut5_I0_O)        0.086     6.607 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p[47]_i_2/O
                         net (fo=24, routed)          0.688     7.294    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p[47]_i_2_n_0
    SLICE_X144Y61        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.506     8.583    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X144Y61        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[36]/C
                         clock pessimism              0.328     8.911    
                         clock uncertainty           -0.035     8.876    
    SLICE_X144Y61        FDRE (Setup_fdre_C_CE)      -0.201     8.675    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[36]
  -------------------------------------------------------------------
                         required time                          8.675    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.381ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
                            (rising edge-triggered cell IDDR clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.478ns (21.990%)  route 1.696ns (78.010%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.583ns = ( 8.583 - 4.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.805     5.120    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/clk
    ILOGIC_X1Y76         IDDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         IDDR (Prop_iddr_C_Q2)        0.392     5.512 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/Q2
                         net (fo=7, routed)           1.008     6.521    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/rx_frame_s[0]
    SLICE_X153Y69        LUT5 (Prop_lut5_I0_O)        0.086     6.607 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p[47]_i_2/O
                         net (fo=24, routed)          0.688     7.294    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p[47]_i_2_n_0
    SLICE_X144Y61        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.506     8.583    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X144Y61        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[39]/C
                         clock pessimism              0.328     8.911    
                         clock uncertainty           -0.035     8.876    
    SLICE_X144Y61        FDRE (Setup_fdre_C_CE)      -0.201     8.675    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[39]
  -------------------------------------------------------------------
                         required time                          8.675    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.381ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
                            (rising edge-triggered cell IDDR clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[42]/CE
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.478ns (21.990%)  route 1.696ns (78.010%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.583ns = ( 8.583 - 4.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.805     5.120    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/clk
    ILOGIC_X1Y76         IDDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         IDDR (Prop_iddr_C_Q2)        0.392     5.512 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/Q2
                         net (fo=7, routed)           1.008     6.521    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/rx_frame_s[0]
    SLICE_X153Y69        LUT5 (Prop_lut5_I0_O)        0.086     6.607 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p[47]_i_2/O
                         net (fo=24, routed)          0.688     7.294    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p[47]_i_2_n_0
    SLICE_X144Y61        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.506     8.583    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X144Y61        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[42]/C
                         clock pessimism              0.328     8.911    
                         clock uncertainty           -0.035     8.876    
    SLICE_X144Y61        FDRE (Setup_fdre_C_CE)      -0.201     8.675    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[42]
  -------------------------------------------------------------------
                         required time                          8.675    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.381ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
                            (rising edge-triggered cell IDDR clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.478ns (21.990%)  route 1.696ns (78.010%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.583ns = ( 8.583 - 4.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.805     5.120    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/clk
    ILOGIC_X1Y76         IDDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         IDDR (Prop_iddr_C_Q2)        0.392     5.512 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/Q2
                         net (fo=7, routed)           1.008     6.521    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/rx_frame_s[0]
    SLICE_X153Y69        LUT5 (Prop_lut5_I0_O)        0.086     6.607 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p[47]_i_2/O
                         net (fo=24, routed)          0.688     7.294    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p[47]_i_2_n_0
    SLICE_X144Y61        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.506     8.583    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X144Y61        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[43]/C
                         clock pessimism              0.328     8.911    
                         clock uncertainty           -0.035     8.876    
    SLICE_X144Y61        FDRE (Setup_fdre_C_CE)      -0.201     8.675    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[43]
  -------------------------------------------------------------------
                         required time                          8.675    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.381ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
                            (rising edge-triggered cell IDDR clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.478ns (21.990%)  route 1.696ns (78.010%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.583ns = ( 8.583 - 4.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.805     5.120    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/clk
    ILOGIC_X1Y76         IDDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         IDDR (Prop_iddr_C_Q2)        0.392     5.512 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/Q2
                         net (fo=7, routed)           1.008     6.521    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/rx_frame_s[0]
    SLICE_X153Y69        LUT5 (Prop_lut5_I0_O)        0.086     6.607 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p[47]_i_2/O
                         net (fo=24, routed)          0.688     7.294    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p[47]_i_2_n_0
    SLICE_X144Y61        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.506     8.583    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X144Y61        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[45]/C
                         clock pessimism              0.328     8.911    
                         clock uncertainty           -0.035     8.876    
    SLICE_X144Y61        FDRE (Setup_fdre_C_CE)      -0.201     8.675    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[45]
  -------------------------------------------------------------------
                         required time                          8.675    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.381ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
                            (rising edge-triggered cell IDDR clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.478ns (21.990%)  route 1.696ns (78.010%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.583ns = ( 8.583 - 4.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.805     5.120    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/clk
    ILOGIC_X1Y76         IDDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         IDDR (Prop_iddr_C_Q2)        0.392     5.512 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/Q2
                         net (fo=7, routed)           1.008     6.521    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/rx_frame_s[0]
    SLICE_X153Y69        LUT5 (Prop_lut5_I0_O)        0.086     6.607 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p[47]_i_2/O
                         net (fo=24, routed)          0.688     7.294    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p[47]_i_2_n_0
    SLICE_X144Y61        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.506     8.583    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X144Y61        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[46]/C
                         clock pessimism              0.328     8.911    
                         clock uncertainty           -0.035     8.876    
    SLICE_X144Y61        FDRE (Setup_fdre_C_CE)      -0.201     8.675    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[46]
  -------------------------------------------------------------------
                         required time                          8.675    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  1.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_data_pn_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn_data_pn_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.726     2.241    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/clk
    SLICE_X153Y61        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_data_pn_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y61        FDRE (Prop_fdre_C_Q)         0.100     2.341 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_data_pn_reg[18]/Q
                         net (fo=1, routed)           0.054     2.395    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_pn_data_pn_reg[23][18]
    SLICE_X152Y61        LUT6 (Prop_lut6_I0_O)        0.028     2.423 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_pn_data_pn[18]_i_1/O
                         net (fo=1, routed)           0.000     2.423    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn_data_pn_reg[23]_0[18]
    SLICE_X152Y61        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn_data_pn_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.966     2.637    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/clk
    SLICE_X152Y61        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn_data_pn_reg[18]/C
                         clock pessimism             -0.385     2.252    
    SLICE_X152Y61        FDRE (Hold_fdre_C_D)         0.087     2.339    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn_data_pn_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.339    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/tx_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/tx_data_1_p_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.646%)  route 0.064ns (33.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.693     2.208    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_int_reg_0
    SLICE_X143Y64        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/tx_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y64        FDRE (Prop_fdre_C_Q)         0.100     2.308 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/tx_data_reg[16]/Q
                         net (fo=2, routed)           0.064     2.372    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/data1[4]
    SLICE_X142Y64        LUT6 (Prop_lut6_I3_O)        0.028     2.400 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/tx_data_1_p[4]_i_1/O
                         net (fo=1, routed)           0.000     2.400    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/tx_data_1_p_0[4]
    SLICE_X142Y64        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/tx_data_1_p_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.932     2.603    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_int_reg_0
    SLICE_X142Y64        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/tx_data_1_p_reg[4]/C
                         clock pessimism             -0.384     2.219    
    SLICE_X142Y64        FDRE (Hold_fdre_C_D)         0.087     2.306    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/tx_data_1_p_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_ad_datafmt/data_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i1_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.696     2.211    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_ad_datafmt/clk
    SLICE_X141Y58        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_ad_datafmt/data_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y58        FDRE (Prop_fdre_C_Q)         0.100     2.311 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_ad_datafmt/data_int_reg[0]/Q
                         net (fo=1, routed)           0.055     2.366    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i1_s[0]
    SLICE_X141Y58        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i1_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.936     2.607    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/clk
    SLICE_X141Y58        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i1_int_reg[0]/C
                         clock pessimism             -0.396     2.211    
    SLICE_X141Y58        FDRE (Hold_fdre_C_D)         0.047     2.258    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i1_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_ad_datafmt/data_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i1_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.696     2.211    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_ad_datafmt/clk
    SLICE_X141Y59        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_ad_datafmt/data_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y59        FDRE (Prop_fdre_C_Q)         0.100     2.311 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_ad_datafmt/data_int_reg[10]/Q
                         net (fo=1, routed)           0.055     2.366    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i1_s[10]
    SLICE_X141Y59        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i1_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.936     2.607    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/clk
    SLICE_X141Y59        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i1_int_reg[10]/C
                         clock pessimism             -0.396     2.211    
    SLICE_X141Y59        FDRE (Hold_fdre_C_D)         0.047     2.258    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i1_int_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_status_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_status_int_reg/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.715     2.230    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X153Y75        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_status_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y75        FDRE (Prop_fdre_C_Q)         0.100     2.330 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_status_p_reg/Q
                         net (fo=1, routed)           0.055     2.385    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_status_p
    SLICE_X153Y75        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_status_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.952     2.623    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_int_reg_0
    SLICE_X153Y75        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_status_int_reg/C
                         clock pessimism             -0.393     2.230    
    SLICE_X153Y75        FDRE (Hold_fdre_C_D)         0.047     2.277    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_status_int_reg
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.593ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.685     2.200    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X141Y76        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y76        FDPE (Prop_fdpe_C_Q)         0.100     2.300 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.055     2.355    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg_n_0
    SLICE_X141Y76        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.922     2.593    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X141Y76        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.393     2.200    
    SLICE_X141Y76        FDPE (Hold_fdpe_C_D)         0.047     2.247    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.696     2.211    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X143Y90        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y90        FDCE (Prop_fdce_C_Q)         0.100     2.311 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     2.366    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X143Y90        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.936     2.607    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X143Y90        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.396     2.211    
    SLICE_X143Y90        FDCE (Hold_fdce_C_D)         0.047     2.258    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i0_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.684     2.199    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_ad_datafmt/clk
    SLICE_X143Y74        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y74        FDRE (Prop_fdre_C_Q)         0.100     2.299 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[11]/Q
                         net (fo=1, routed)           0.055     2.354    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i0_s[11]
    SLICE_X143Y74        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i0_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.921     2.592    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/clk
    SLICE_X143Y74        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i0_int_reg[11]/C
                         clock pessimism             -0.393     2.199    
    SLICE_X143Y74        FDRE (Hold_fdre_C_D)         0.047     2.246    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i0_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_valid_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_valid_int_reg/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.720     2.235    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X153Y69        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_valid_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y69        FDRE (Prop_fdre_C_Q)         0.100     2.335 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_valid_p_reg/Q
                         net (fo=1, routed)           0.055     2.390    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_valid_p__0
    SLICE_X153Y69        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_valid_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.958     2.629    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_int_reg_0
    SLICE_X153Y69        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_valid_int_reg/C
                         clock pessimism             -0.394     2.235    
    SLICE_X153Y69        FDRE (Hold_fdre_C_D)         0.047     2.282    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_valid_int_reg
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_up_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_up_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.608ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.697     2.212    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_int_reg_0
    SLICE_X137Y53        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_up_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y53        FDCE (Prop_fdce_C_Q)         0.100     2.312 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_up_m1_reg/Q
                         net (fo=1, routed)           0.055     2.367    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_up_m1
    SLICE_X137Y53        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_up_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.937     2.608    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_int_reg_0
    SLICE_X137Y53        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_up_reg/C
                         clock pessimism             -0.396     2.212    
    SLICE_X137Y53        FDCE (Hold_fdce_C_D)         0.047     2.259    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_up_reg
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         prm_clk_ad2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ad9361_DCLK_2_P }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.000       2.161      RAMB36_X6Y11   design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X6Y12   design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         4.000       2.592      BUFGCTRL_X0Y2  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/I
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y60   design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y56   design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y52   design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y62   design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y58   design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y54   design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     ODDR/C              n/a            1.070         4.000       2.930      OLOGIC_X1Y88   design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_tx_data[0].i_tx_data/i_tx_data_oddr/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X152Y68  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn1_data_in_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X152Y68  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn1_data_pn_reg[20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X153Y81  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X153Y81  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X152Y81  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X152Y81  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X144Y81  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[32]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X144Y81  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X136Y81  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pat_data_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X136Y81  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pat_data_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X142Y62  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i0_int_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X142Y62  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i0_int_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X142Y60  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i0_int_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X142Y64  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i0_int_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X139Y60  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i1_int_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X139Y60  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i1_int_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X145Y63  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_q0_int_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X144Y60  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_q0_int_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X144Y60  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_q0_int_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X145Y61  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_q0_int_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  prm_clk_ad3
  To Clock:  prm_clk_ad3

Setup :            0  Failing Endpoints,  Worst Slack        0.863ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.863ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D1
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.259ns (9.395%)  route 2.498ns (90.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 8.343 - 4.000 ) 
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.475     4.434    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/clk
    SLICE_X136Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y100       FDRE (Prop_fdre_C_Q)         0.259     4.693 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_int_p_reg/Q
                         net (fo=2, routed)           2.498     7.190    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/tx_data_n
    OLOGIC_X0Y74         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D1
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.615     8.343    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/clk
    OLOGIC_X0Y74         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/i_tx_data_oddr/C
                         clock pessimism              0.245     8.589    
                         clock uncertainty           -0.035     8.553    
    OLOGIC_X0Y74         ODDR (Setup_oddr_C_D1)      -0.500     8.053    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          8.053    
                         arrival time                          -7.190    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/enable_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/i_tx_data_oddr/D1
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.223ns (8.223%)  route 2.489ns (91.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 8.343 - 4.000 ) 
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.475     4.434    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/clk
    SLICE_X137Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/enable_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y100       FDRE (Prop_fdre_C_Q)         0.223     4.657 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/enable_int_p_reg/Q
                         net (fo=2, routed)           2.489     7.145    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/tx_data_n
    OLOGIC_X0Y73         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/i_tx_data_oddr/D1
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.615     8.343    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/clk
    OLOGIC_X0Y73         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/i_tx_data_oddr/C
                         clock pessimism              0.245     8.589    
                         clock uncertainty           -0.035     8.553    
    OLOGIC_X0Y73         ODDR (Setup_oddr_C_D1)      -0.500     8.053    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          8.053    
                         arrival time                          -7.145    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/enable_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/i_tx_data_oddr/D2
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.223ns (8.223%)  route 2.489ns (91.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 8.343 - 4.000 ) 
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.475     4.434    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/clk
    SLICE_X137Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/enable_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y100       FDRE (Prop_fdre_C_Q)         0.223     4.657 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/enable_int_p_reg/Q
                         net (fo=2, routed)           2.489     7.145    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/tx_data_n
    OLOGIC_X0Y73         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/i_tx_data_oddr/D2
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.615     8.343    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/clk
    OLOGIC_X0Y73         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/i_tx_data_oddr/C
                         clock pessimism              0.245     8.589    
                         clock uncertainty           -0.035     8.553    
    OLOGIC_X0Y73         ODDR (Setup_oddr_C_D2)      -0.473     8.080    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          8.080    
                         arrival time                          -7.145    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D2
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.259ns (9.705%)  route 2.410ns (90.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 8.343 - 4.000 ) 
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.475     4.434    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/clk
    SLICE_X136Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y100       FDRE (Prop_fdre_C_Q)         0.259     4.693 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_int_p_reg/Q
                         net (fo=2, routed)           2.410     7.102    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/tx_data_n
    OLOGIC_X0Y74         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D2
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.615     8.343    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/clk
    OLOGIC_X0Y74         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/i_tx_data_oddr/C
                         clock pessimism              0.245     8.589    
                         clock uncertainty           -0.035     8.553    
    OLOGIC_X0Y74         ODDR (Setup_oddr_C_D2)      -0.473     8.080    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          8.080    
                         arrival time                          -7.102    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             1.493ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.370ns (17.908%)  route 1.696ns (82.092%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 8.066 - 4.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.527     4.486    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_int_reg_0
    SLICE_X151Y141       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y141       FDRE (Prop_fdre_C_Q)         0.204     4.690 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[43]/Q
                         net (fo=4, routed)           0.786     5.475    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/Q[43]
    SLICE_X148Y134       LUT6 (Prop_lut6_I1_O)        0.123     5.598 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_pn0_data[15]_i_3__0/O
                         net (fo=1, routed)           0.333     5.932    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_pn0_data[15]_i_3__0_n_0
    SLICE_X148Y134       LUT6 (Prop_lut6_I5_O)        0.043     5.975 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_pn0_data[15]_i_1__0/O
                         net (fo=16, routed)          0.577     6.552    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[1]_0
    SLICE_X145Y141       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.338     8.066    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/clk
    SLICE_X145Y141       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[4]/C
                         clock pessimism              0.318     8.385    
                         clock uncertainty           -0.035     8.349    
    SLICE_X145Y141       FDRE (Setup_fdre_C_R)       -0.304     8.045    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[4]
  -------------------------------------------------------------------
                         required time                          8.045    
                         arrival time                          -6.552    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.493ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.370ns (17.908%)  route 1.696ns (82.092%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 8.066 - 4.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.527     4.486    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_int_reg_0
    SLICE_X151Y141       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y141       FDRE (Prop_fdre_C_Q)         0.204     4.690 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[43]/Q
                         net (fo=4, routed)           0.786     5.475    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/Q[43]
    SLICE_X148Y134       LUT6 (Prop_lut6_I1_O)        0.123     5.598 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_pn0_data[15]_i_3__0/O
                         net (fo=1, routed)           0.333     5.932    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_pn0_data[15]_i_3__0_n_0
    SLICE_X148Y134       LUT6 (Prop_lut6_I5_O)        0.043     5.975 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_pn0_data[15]_i_1__0/O
                         net (fo=16, routed)          0.577     6.552    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[1]_0
    SLICE_X145Y141       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.338     8.066    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/clk
    SLICE_X145Y141       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[5]/C
                         clock pessimism              0.318     8.385    
                         clock uncertainty           -0.035     8.349    
    SLICE_X145Y141       FDSE (Setup_fdse_C_S)       -0.304     8.045    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[5]
  -------------------------------------------------------------------
                         required time                          8.045    
                         arrival time                          -6.552    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.493ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.370ns (17.908%)  route 1.696ns (82.092%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 8.066 - 4.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.527     4.486    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_int_reg_0
    SLICE_X151Y141       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y141       FDRE (Prop_fdre_C_Q)         0.204     4.690 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[43]/Q
                         net (fo=4, routed)           0.786     5.475    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/Q[43]
    SLICE_X148Y134       LUT6 (Prop_lut6_I1_O)        0.123     5.598 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_pn0_data[15]_i_3__0/O
                         net (fo=1, routed)           0.333     5.932    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_pn0_data[15]_i_3__0_n_0
    SLICE_X148Y134       LUT6 (Prop_lut6_I5_O)        0.043     5.975 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_pn0_data[15]_i_1__0/O
                         net (fo=16, routed)          0.577     6.552    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[1]_0
    SLICE_X145Y141       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.338     8.066    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/clk
    SLICE_X145Y141       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[6]/C
                         clock pessimism              0.318     8.385    
                         clock uncertainty           -0.035     8.349    
    SLICE_X145Y141       FDRE (Setup_fdre_C_R)       -0.304     8.045    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[6]
  -------------------------------------------------------------------
                         required time                          8.045    
                         arrival time                          -6.552    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.528ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.033ns  (logic 0.370ns (18.198%)  route 1.663ns (81.802%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.068ns = ( 8.068 - 4.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.527     4.486    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_int_reg_0
    SLICE_X151Y141       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y141       FDRE (Prop_fdre_C_Q)         0.204     4.690 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[43]/Q
                         net (fo=4, routed)           0.786     5.475    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/Q[43]
    SLICE_X148Y134       LUT6 (Prop_lut6_I1_O)        0.123     5.598 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_pn0_data[15]_i_3__0/O
                         net (fo=1, routed)           0.333     5.932    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_pn0_data[15]_i_3__0_n_0
    SLICE_X148Y134       LUT6 (Prop_lut6_I5_O)        0.043     5.975 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_pn0_data[15]_i_1__0/O
                         net (fo=16, routed)          0.544     6.519    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[1]_0
    SLICE_X145Y144       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.340     8.068    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/clk
    SLICE_X145Y144       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[10]/C
                         clock pessimism              0.318     8.387    
                         clock uncertainty           -0.035     8.351    
    SLICE_X145Y144       FDSE (Setup_fdse_C_S)       -0.304     8.047    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[10]
  -------------------------------------------------------------------
                         required time                          8.047    
                         arrival time                          -6.519    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.528ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.033ns  (logic 0.370ns (18.198%)  route 1.663ns (81.802%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.068ns = ( 8.068 - 4.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.527     4.486    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_int_reg_0
    SLICE_X151Y141       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y141       FDRE (Prop_fdre_C_Q)         0.204     4.690 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[43]/Q
                         net (fo=4, routed)           0.786     5.475    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/Q[43]
    SLICE_X148Y134       LUT6 (Prop_lut6_I1_O)        0.123     5.598 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_pn0_data[15]_i_3__0/O
                         net (fo=1, routed)           0.333     5.932    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_pn0_data[15]_i_3__0_n_0
    SLICE_X148Y134       LUT6 (Prop_lut6_I5_O)        0.043     5.975 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_pn0_data[15]_i_1__0/O
                         net (fo=16, routed)          0.544     6.519    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[1]_0
    SLICE_X145Y144       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.340     8.068    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/clk
    SLICE_X145Y144       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[11]/C
                         clock pessimism              0.318     8.387    
                         clock uncertainty           -0.035     8.351    
    SLICE_X145Y144       FDSE (Setup_fdse_C_S)       -0.304     8.047    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[11]
  -------------------------------------------------------------------
                         required time                          8.047    
                         arrival time                          -6.519    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.528ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.033ns  (logic 0.370ns (18.198%)  route 1.663ns (81.802%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.068ns = ( 8.068 - 4.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.527     4.486    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_int_reg_0
    SLICE_X151Y141       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y141       FDRE (Prop_fdre_C_Q)         0.204     4.690 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[43]/Q
                         net (fo=4, routed)           0.786     5.475    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/Q[43]
    SLICE_X148Y134       LUT6 (Prop_lut6_I1_O)        0.123     5.598 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_pn0_data[15]_i_3__0/O
                         net (fo=1, routed)           0.333     5.932    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_pn0_data[15]_i_3__0_n_0
    SLICE_X148Y134       LUT6 (Prop_lut6_I5_O)        0.043     5.975 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_pn0_data[15]_i_1__0/O
                         net (fo=16, routed)          0.544     6.519    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[1]_0
    SLICE_X145Y144       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.340     8.068    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/clk
    SLICE_X145Y144       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[12]/C
                         clock pessimism              0.318     8.387    
                         clock uncertainty           -0.035     8.351    
    SLICE_X145Y144       FDSE (Setup_fdse_C_S)       -0.304     8.047    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[12]
  -------------------------------------------------------------------
                         required time                          8.047    
                         arrival time                          -6.519    
  -------------------------------------------------------------------
                         slack                                  1.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.677     1.987    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X151Y102       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y102       FDCE (Prop_fdce_C_Q)         0.100     2.087 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     2.142    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X151Y102       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.897     2.362    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X151Y102       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.374     1.987    
    SLICE_X151Y102       FDCE (Hold_fdce_C_D)         0.047     2.034    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.641     1.951    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X145Y134       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y134       FDCE (Prop_fdce_C_Q)         0.100     2.051 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     2.106    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X145Y134       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.860     2.325    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X145Y134       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.373     1.951    
    SLICE_X145Y134       FDCE (Hold_fdce_C_D)         0.047     1.998    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.641     1.951    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X137Y134       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y134       FDCE (Prop_fdce_C_Q)         0.100     2.051 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     2.106    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X137Y134       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.859     2.324    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X137Y134       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.372     1.951    
    SLICE_X137Y134       FDCE (Hold_fdce_C_D)         0.047     1.998    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.676     1.986    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X151Y103       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y103       FDCE (Prop_fdce_C_Q)         0.100     2.086 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     2.141    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X151Y103       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.896     2.361    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X151Y103       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.374     1.986    
    SLICE_X151Y103       FDCE (Hold_fdce_C_D)         0.047     2.033    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.675     1.985    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X151Y109       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y109       FDCE (Prop_fdce_C_Q)         0.100     2.085 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     2.140    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X151Y109       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.895     2.360    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X151Y109       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.374     1.985    
    SLICE_X151Y109       FDCE (Hold_fdce_C_D)         0.047     2.032    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.675     1.985    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X147Y101       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y101       FDCE (Prop_fdce_C_Q)         0.100     2.085 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     2.140    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X147Y101       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.896     2.361    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X147Y101       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.375     1.985    
    SLICE_X147Y101       FDCE (Hold_fdce_C_D)         0.047     2.032    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.100ns (65.030%)  route 0.054ns (34.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.675     1.985    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/clk
    SLICE_X150Y141       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y141       FDRE (Prop_fdre_C_Q)         0.100     2.085 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[32]/Q
                         net (fo=1, routed)           0.054     2.139    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p[32]
    SLICE_X151Y141       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.895     2.360    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_int_reg_0
    SLICE_X151Y141       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[32]/C
                         clock pessimism             -0.363     1.996    
    SLICE_X151Y141       FDRE (Hold_fdre_C_D)         0.033     2.029    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.218%)  route 0.056ns (35.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.641     1.951    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/clk
    SLICE_X145Y136       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y136       FDSE (Prop_fdse_C_Q)         0.100     2.051 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[12]/Q
                         net (fo=1, routed)           0.056     2.107    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data[12]
    SLICE_X144Y136       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.861     2.326    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/clk
    SLICE_X144Y136       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[12]/C
                         clock pessimism             -0.363     1.962    
    SLICE_X144Y136       FDRE (Hold_fdre_C_D)         0.033     1.995    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.644     1.954    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/clk
    SLICE_X144Y142       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y142       FDCE (Prop_fdce_C_Q)         0.100     2.054 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/Q
                         net (fo=1, routed)           0.060     2.114    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_state_m1
    SLICE_X144Y142       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.865     2.330    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/clk
    SLICE_X144Y142       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/C
                         clock pessimism             -0.375     1.954    
    SLICE_X144Y142       FDCE (Hold_fdce_C_D)         0.047     2.001    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_acc_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.699%)  route 0.090ns (41.301%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.641     1.951    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/clk
    SLICE_X139Y136       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_acc_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y136       FDCE (Prop_fdce_C_Q)         0.100     2.051 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_acc_data_reg[1]/Q
                         net (fo=2, routed)           0.090     2.141    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_acc_data_reg_n_0_[1]
    SLICE_X138Y136       LUT5 (Prop_lut5_I3_O)        0.028     2.169 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_data[1]_i_1/O
                         net (fo=1, routed)           0.000     2.169    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_data[1]_i_1_n_0
    SLICE_X138Y136       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.860     2.325    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/clk
    SLICE_X138Y136       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_data_reg[1]/C
                         clock pessimism             -0.362     1.962    
    SLICE_X138Y136       FDCE (Hold_fdce_C_D)         0.087     2.049    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         prm_clk_ad3
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ad9361_DCLK_3_P }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X6Y22    design_1_i/AD9361_CTRL/AD9361_3/dac_fifo_ad9361_3/inst/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         4.000       2.592      BUFGCTRL_X0Y4   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/I
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y148   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y140   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y144   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y138   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y146   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y142   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     ODDR/C              n/a            1.070         4.000       2.930      OLOGIC_X1Y104   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/g_tx_data[0].i_tx_data/i_tx_data_oddr/C
Min Period        n/a     ODDR/C              n/a            1.070         4.000       2.930      OLOGIC_X1Y108   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/g_tx_data[1].i_tx_data/i_tx_data_oddr/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X145Y145  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_in_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X143Y147  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_pn_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X143Y146  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_pn_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X144Y145  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_pn_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X143Y146  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_pn_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X142Y146  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_pn_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X142Y146  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_pn_reg[9]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.000       1.600      SLICE_X145Y144  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[14]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.000       1.600      SLICE_X145Y144  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X145Y144  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X151Y142  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X151Y141  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X151Y142  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X151Y141  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X153Y140  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X151Y141  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X151Y143  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X151Y143  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X151Y142  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X151Y143  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[30]/C



---------------------------------------------------------------------------------------------------
From Clock:  prm_clk_ad4
  To Clock:  prm_clk_ad4

Setup :            0  Failing Endpoints,  Worst Slack        1.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.218ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D2
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.223ns (8.728%)  route 2.332ns (91.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 8.000 - 4.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.346     3.918    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/clk
    SLICE_X1Y201         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y201         FDRE (Prop_fdre_C_Q)         0.223     4.141 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_int_p_reg/Q
                         net (fo=2, routed)           2.332     6.473    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/tx_data_n
    OLOGIC_X0Y91         ODDR                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D2
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.627     8.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/clk
    OLOGIC_X0Y91         ODDR                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/i_tx_data_oddr/C
                         clock pessimism              0.199     8.199    
                         clock uncertainty           -0.035     8.163    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_D2)      -0.473     7.690    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          7.690    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.301ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D1
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 0.223ns (9.121%)  route 2.222ns (90.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 8.000 - 4.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.346     3.918    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/clk
    SLICE_X1Y201         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y201         FDRE (Prop_fdre_C_Q)         0.223     4.141 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_int_p_reg/Q
                         net (fo=2, routed)           2.222     6.363    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/tx_data_n
    OLOGIC_X0Y91         ODDR                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D1
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.627     8.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/clk
    OLOGIC_X0Y91         ODDR                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/i_tx_data_oddr/C
                         clock pessimism              0.199     8.199    
                         clock uncertainty           -0.035     8.163    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_D1)      -0.500     7.663    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          7.663    
                         arrival time                          -6.363    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.511ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.874ns (34.325%)  route 1.672ns (65.675%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.576ns = ( 7.576 - 4.000 ) 
    Source Clock Delay      (SCD):    3.851ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.279     3.851    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X10Y231        FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y231        FDRE (Prop_fdre_C_Q)         0.259     4.110 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync_reg/Q
                         net (fo=75, routed)          1.245     5.355    design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync
    SLICE_X1Y205         LUT5 (Prop_lut5_I0_O)        0.043     5.398 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt[0]_i_2/O
                         net (fo=31, routed)          0.427     5.825    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg_15_sn_1
    SLICE_X2Y203         LUT3 (Prop_lut3_I2_O)        0.043     5.868 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     5.868    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt[0]_i_5_n_0
    SLICE_X2Y203         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.124 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.124    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[0]_i_1_n_0
    SLICE_X2Y204         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.178 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.178    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1_n_0
    SLICE_X2Y205         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.232 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.232    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[8]_i_1_n_0
    SLICE_X2Y206         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.397 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.397    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common_n_86
    SLICE_X2Y206         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.203     7.576    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X2Y206         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[13]/C
                         clock pessimism              0.292     7.868    
                         clock uncertainty           -0.035     7.832    
    SLICE_X2Y206         FDRE (Setup_fdre_C_D)        0.076     7.908    design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -6.397    
  -------------------------------------------------------------------
                         slack                                  1.511    

Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.860ns (33.962%)  route 1.672ns (66.038%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.576ns = ( 7.576 - 4.000 ) 
    Source Clock Delay      (SCD):    3.851ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.279     3.851    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X10Y231        FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y231        FDRE (Prop_fdre_C_Q)         0.259     4.110 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync_reg/Q
                         net (fo=75, routed)          1.245     5.355    design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync
    SLICE_X1Y205         LUT5 (Prop_lut5_I0_O)        0.043     5.398 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt[0]_i_2/O
                         net (fo=31, routed)          0.427     5.825    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg_15_sn_1
    SLICE_X2Y203         LUT3 (Prop_lut3_I2_O)        0.043     5.868 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     5.868    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt[0]_i_5_n_0
    SLICE_X2Y203         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.124 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.124    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[0]_i_1_n_0
    SLICE_X2Y204         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.178 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.178    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1_n_0
    SLICE_X2Y205         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.232 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.232    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[8]_i_1_n_0
    SLICE_X2Y206         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     6.383 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.383    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common_n_84
    SLICE_X2Y206         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.203     7.576    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X2Y206         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[15]/C
                         clock pessimism              0.292     7.868    
                         clock uncertainty           -0.035     7.832    
    SLICE_X2Y206         FDRE (Setup_fdre_C_D)        0.076     7.908    design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -6.383    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.821ns (32.929%)  route 1.672ns (67.071%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.576ns = ( 7.576 - 4.000 ) 
    Source Clock Delay      (SCD):    3.851ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.279     3.851    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X10Y231        FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y231        FDRE (Prop_fdre_C_Q)         0.259     4.110 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync_reg/Q
                         net (fo=75, routed)          1.245     5.355    design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync
    SLICE_X1Y205         LUT5 (Prop_lut5_I0_O)        0.043     5.398 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt[0]_i_2/O
                         net (fo=31, routed)          0.427     5.825    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg_15_sn_1
    SLICE_X2Y203         LUT3 (Prop_lut3_I2_O)        0.043     5.868 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     5.868    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt[0]_i_5_n_0
    SLICE_X2Y203         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.124 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.124    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[0]_i_1_n_0
    SLICE_X2Y204         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.178 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.178    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1_n_0
    SLICE_X2Y205         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.232 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.232    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[8]_i_1_n_0
    SLICE_X2Y206         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     6.344 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.344    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common_n_85
    SLICE_X2Y206         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.203     7.576    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X2Y206         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[14]/C
                         clock pessimism              0.292     7.868    
                         clock uncertainty           -0.035     7.832    
    SLICE_X2Y206         FDRE (Setup_fdre_C_D)        0.076     7.908    design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.566ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.820ns (32.902%)  route 1.672ns (67.098%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.577ns = ( 7.577 - 4.000 ) 
    Source Clock Delay      (SCD):    3.851ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.279     3.851    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X10Y231        FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y231        FDRE (Prop_fdre_C_Q)         0.259     4.110 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync_reg/Q
                         net (fo=75, routed)          1.245     5.355    design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync
    SLICE_X1Y205         LUT5 (Prop_lut5_I0_O)        0.043     5.398 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt[0]_i_2/O
                         net (fo=31, routed)          0.427     5.825    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg_15_sn_1
    SLICE_X2Y203         LUT3 (Prop_lut3_I2_O)        0.043     5.868 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     5.868    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt[0]_i_5_n_0
    SLICE_X2Y203         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.124 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.124    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[0]_i_1_n_0
    SLICE_X2Y204         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.178 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.178    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1_n_0
    SLICE_X2Y205         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.343 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.343    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common_n_82
    SLICE_X2Y205         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.204     7.577    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X2Y205         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[9]/C
                         clock pessimism              0.292     7.869    
                         clock uncertainty           -0.035     7.833    
    SLICE_X2Y205         FDRE (Setup_fdre_C_D)        0.076     7.909    design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          7.909    
                         arrival time                          -6.343    
  -------------------------------------------------------------------
                         slack                                  1.566    

Slack (MET) :             1.568ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.489ns  (logic 0.817ns (32.821%)  route 1.672ns (67.179%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.576ns = ( 7.576 - 4.000 ) 
    Source Clock Delay      (SCD):    3.851ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.279     3.851    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X10Y231        FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y231        FDRE (Prop_fdre_C_Q)         0.259     4.110 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync_reg/Q
                         net (fo=75, routed)          1.245     5.355    design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync
    SLICE_X1Y205         LUT5 (Prop_lut5_I0_O)        0.043     5.398 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt[0]_i_2/O
                         net (fo=31, routed)          0.427     5.825    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg_15_sn_1
    SLICE_X2Y203         LUT3 (Prop_lut3_I2_O)        0.043     5.868 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     5.868    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt[0]_i_5_n_0
    SLICE_X2Y203         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.124 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.124    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[0]_i_1_n_0
    SLICE_X2Y204         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.178 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.178    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1_n_0
    SLICE_X2Y205         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.232 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.232    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[8]_i_1_n_0
    SLICE_X2Y206         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.340 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.340    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common_n_87
    SLICE_X2Y206         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.203     7.576    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X2Y206         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[12]/C
                         clock pessimism              0.292     7.868    
                         clock uncertainty           -0.035     7.832    
    SLICE_X2Y206         FDRE (Setup_fdre_C_D)        0.076     7.908    design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                  1.568    

Slack (MET) :             1.580ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 0.806ns (32.523%)  route 1.672ns (67.477%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.577ns = ( 7.577 - 4.000 ) 
    Source Clock Delay      (SCD):    3.851ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.279     3.851    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X10Y231        FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y231        FDRE (Prop_fdre_C_Q)         0.259     4.110 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync_reg/Q
                         net (fo=75, routed)          1.245     5.355    design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync
    SLICE_X1Y205         LUT5 (Prop_lut5_I0_O)        0.043     5.398 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt[0]_i_2/O
                         net (fo=31, routed)          0.427     5.825    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg_15_sn_1
    SLICE_X2Y203         LUT3 (Prop_lut3_I2_O)        0.043     5.868 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     5.868    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt[0]_i_5_n_0
    SLICE_X2Y203         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.124 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.124    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[0]_i_1_n_0
    SLICE_X2Y204         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.178 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.178    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1_n_0
    SLICE_X2Y205         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     6.329 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.329    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common_n_80
    SLICE_X2Y205         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.204     7.577    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X2Y205         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[11]/C
                         clock pessimism              0.292     7.869    
                         clock uncertainty           -0.035     7.833    
    SLICE_X2Y205         FDRE (Setup_fdre_C_D)        0.076     7.909    design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          7.909    
                         arrival time                          -6.329    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             1.619ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.767ns (31.444%)  route 1.672ns (68.556%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.577ns = ( 7.577 - 4.000 ) 
    Source Clock Delay      (SCD):    3.851ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.279     3.851    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X10Y231        FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y231        FDRE (Prop_fdre_C_Q)         0.259     4.110 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync_reg/Q
                         net (fo=75, routed)          1.245     5.355    design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync
    SLICE_X1Y205         LUT5 (Prop_lut5_I0_O)        0.043     5.398 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt[0]_i_2/O
                         net (fo=31, routed)          0.427     5.825    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg_15_sn_1
    SLICE_X2Y203         LUT3 (Prop_lut3_I2_O)        0.043     5.868 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     5.868    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt[0]_i_5_n_0
    SLICE_X2Y203         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.124 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.124    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[0]_i_1_n_0
    SLICE_X2Y204         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.178 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.178    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1_n_0
    SLICE_X2Y205         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     6.290 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.290    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common_n_81
    SLICE_X2Y205         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.204     7.577    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X2Y205         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[10]/C
                         clock pessimism              0.292     7.869    
                         clock uncertainty           -0.035     7.833    
    SLICE_X2Y205         FDRE (Setup_fdre_C_D)        0.076     7.909    design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          7.909    
                         arrival time                          -6.290    
  -------------------------------------------------------------------
                         slack                                  1.619    

Slack (MET) :             1.620ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 0.766ns (31.416%)  route 1.672ns (68.584%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.577ns = ( 7.577 - 4.000 ) 
    Source Clock Delay      (SCD):    3.851ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.279     3.851    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X10Y231        FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y231        FDRE (Prop_fdre_C_Q)         0.259     4.110 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync_reg/Q
                         net (fo=75, routed)          1.245     5.355    design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync
    SLICE_X1Y205         LUT5 (Prop_lut5_I0_O)        0.043     5.398 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt[0]_i_2/O
                         net (fo=31, routed)          0.427     5.825    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg_15_sn_1
    SLICE_X2Y203         LUT3 (Prop_lut3_I2_O)        0.043     5.868 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     5.868    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt[0]_i_5_n_0
    SLICE_X2Y203         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.124 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.124    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[0]_i_1_n_0
    SLICE_X2Y204         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.289 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.289    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common_n_78
    SLICE_X2Y204         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.204     7.577    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X2Y204         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[5]/C
                         clock pessimism              0.292     7.869    
                         clock uncertainty           -0.035     7.833    
    SLICE_X2Y204         FDRE (Setup_fdre_C_D)        0.076     7.909    design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.909    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  1.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn_data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.128ns (64.734%)  route 0.070ns (35.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.574     1.785    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/clk
    SLICE_X9Y238         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y238         FDRE (Prop_fdre_C_Q)         0.100     1.885 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[12]/Q
                         net (fo=6, routed)           0.070     1.955    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_pn0_data_in[12]
    SLICE_X8Y238         LUT6 (Prop_lut6_I5_O)        0.028     1.983 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_pn_data_in[12]_i_1__0/O
                         net (fo=1, routed)           0.000     1.983    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/D[12]
    SLICE_X8Y238         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn_data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.779     2.135    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/clk
    SLICE_X8Y238         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn_data_in_reg[12]/C
                         clock pessimism             -0.339     1.796    
    SLICE_X8Y238         FDRE (Hold_fdre_C_D)         0.087     1.883    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn_data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.599     1.810    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X3Y220         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y220         FDPE (Prop_fdpe_C_Q)         0.100     1.910 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.055     1.965    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg_n_0
    SLICE_X3Y220         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.802     2.158    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X3Y220         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.348     1.810    
    SLICE_X3Y220         FDPE (Hold_fdpe_C_D)         0.047     1.857    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.566     1.777    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X11Y228        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y228        FDCE (Prop_fdce_C_Q)         0.100     1.877 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     1.932    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X11Y228        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.769     2.125    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X11Y228        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.348     1.777    
    SLICE_X11Y228        FDCE (Hold_fdce_C_D)         0.047     1.824    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.569     1.780    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/clk
    SLICE_X13Y232        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y232        FDCE (Prop_fdce_C_Q)         0.100     1.880 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/Q
                         net (fo=1, routed)           0.055     1.935    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m1
    SLICE_X13Y232        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.773     2.129    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/clk
    SLICE_X13Y232        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/C
                         clock pessimism             -0.349     1.780    
    SLICE_X13Y232        FDCE (Hold_fdce_C_D)         0.047     1.827    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.567     1.778    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/clk
    SLICE_X13Y230        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y230        FDCE (Prop_fdce_C_Q)         0.100     1.878 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg/Q
                         net (fo=1, routed)           0.055     1.933    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m1
    SLICE_X13Y230        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.771     2.127    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/clk
    SLICE_X13Y230        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg/C
                         clock pessimism             -0.349     1.778    
    SLICE_X13Y230        FDCE (Hold_fdce_C_D)         0.047     1.825    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.609     1.820    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X1Y202         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y202         FDPE (Prop_fdpe_C_Q)         0.100     1.920 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.055     1.975    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d1_reg_n_0
    SLICE_X1Y202         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.814     2.170    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X1Y202         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.350     1.820    
    SLICE_X1Y202         FDPE (Hold_fdpe_C_D)         0.047     1.867    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.595     1.806    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X7Y226         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y226         FDCE (Prop_fdce_C_Q)         0.100     1.906 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     1.961    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X7Y226         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.797     2.153    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X7Y226         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.347     1.806    
    SLICE_X7Y226         FDCE (Hold_fdce_C_D)         0.047     1.853    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.601     1.812    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/clk
    SLICE_X4Y232         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y232         FDCE (Prop_fdce_C_Q)         0.100     1.912 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/Q
                         net (fo=1, routed)           0.060     1.972    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m1
    SLICE_X4Y232         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.804     2.160    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/clk
    SLICE_X4Y232         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/C
                         clock pessimism             -0.348     1.812    
    SLICE_X4Y232         FDCE (Hold_fdce_C_D)         0.047     1.859    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_clk_p_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_clk_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.602     1.813    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_int_reg_0
    SLICE_X0Y232         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_clk_p_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y232         FDRE (Prop_fdre_C_Q)         0.100     1.913 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_clk_p_reg[1]/Q
                         net (fo=1, routed)           0.060     1.973    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_clk_p[1]
    SLICE_X0Y232         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.805     2.161    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/clk
    SLICE_X0Y232         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_clk_reg[1]/C
                         clock pessimism             -0.348     1.813    
    SLICE_X0Y232         FDRE (Hold_fdre_C_D)         0.047     1.860    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.128ns (58.010%)  route 0.093ns (41.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.569     1.780    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/clk
    SLICE_X13Y232        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y232        FDCE (Prop_fdce_C_Q)         0.100     1.880 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]/Q
                         net (fo=7, routed)           0.093     1.973    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]
    SLICE_X12Y232        LUT6 (Prop_lut6_I2_O)        0.028     2.001 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count[5]_i_1__1/O
                         net (fo=1, routed)           0.000     2.001    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/p_0_in__7[5]
    SLICE_X12Y232        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.773     2.129    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/clk
    SLICE_X12Y232        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[5]/C
                         clock pessimism             -0.338     1.791    
    SLICE_X12Y232        FDCE (Hold_fdce_C_D)         0.087     1.878    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         prm_clk_ad4
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ad9364_DCLK_P }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB18_X0Y88    design_1_i/AD9364/dac_fifo_ad9364_0/inst/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         4.000       2.592      BUFGCTRL_X0Y16  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/I
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y202   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y210   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y212   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y208   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y206   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y204   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     ODDR/C              n/a            1.070         4.000       2.930      OLOGIC_X0Y248   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/g_tx_data[0].i_tx_data/i_tx_data_oddr/C
Min Period        n/a     ODDR/C              n/a            1.070         4.000       2.930      OLOGIC_X0Y246   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/g_tx_data[1].i_tx_data/i_tx_data_oddr/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X2Y228    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X9Y240    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_pn_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X8Y239    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_pn_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X8Y241    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_pn_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X8Y241    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_pn_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X8Y240    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_pn_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X8Y240    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_pn_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X9Y240    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_pn_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X12Y239   design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn1_data_d_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X12Y239   design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn1_data_d_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X4Y239    design_1_i/AD9364/axi_ad9364/inst/adc_valid_i0_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X7Y230    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X6Y230    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X4Y229    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X2Y228    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X4Y229    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X4Y229    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X4Y229    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X0Y229    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X4Y229    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  axi_periph_clk_design_1_CLK_COMMON_0
  To Clock:  clk_out

Setup :            0  Failing Endpoints,  Worst Slack        9.323ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.323ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.618ns  (logic 0.236ns (38.159%)  route 0.382ns (61.841%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y138                                     0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X20Y138        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.382     0.618    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X20Y139        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X20Y139        FDRE (Setup_fdre_C_D)       -0.059     9.941    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.941    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                  9.323    

Slack (MET) :             9.350ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.671ns  (logic 0.259ns (38.598%)  route 0.412ns (61.402%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X8Y122         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.412     0.671    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X6Y123         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X6Y123         FDRE (Setup_fdre_C_D)        0.021    10.021    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         10.021    
                         arrival time                          -0.671    
  -------------------------------------------------------------------
                         slack                                  9.350    

Slack (MET) :             9.376ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.645ns  (logic 0.259ns (40.161%)  route 0.386ns (59.839%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.386     0.645    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X6Y122         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X6Y122         FDRE (Setup_fdre_C_D)        0.021    10.021    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.021    
                         arrival time                          -0.645    
  -------------------------------------------------------------------
                         slack                                  9.376    

Slack (MET) :             9.382ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.529ns  (logic 0.236ns (44.651%)  route 0.293ns (55.349%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y131                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X6Y131         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.293     0.529    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X5Y131         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y131         FDRE (Setup_fdre_C_D)       -0.089     9.911    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.911    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                  9.382    

Slack (MET) :             9.395ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.546ns  (logic 0.236ns (43.206%)  route 0.310ns (56.794%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.310     0.546    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X6Y122         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X6Y122         FDRE (Setup_fdre_C_D)       -0.059     9.941    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.941    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  9.395    

Slack (MET) :             9.395ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.595ns  (logic 0.223ns (37.475%)  route 0.372ns (62.525%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X4Y131         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.372     0.595    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X5Y131         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y131         FDRE (Setup_fdre_C_D)       -0.010     9.990    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                  9.395    

Slack (MET) :             9.399ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.512ns  (logic 0.236ns (46.089%)  route 0.276ns (53.912%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.276     0.512    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X5Y121         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y121         FDRE (Setup_fdre_C_D)       -0.089     9.911    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.911    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  9.399    

Slack (MET) :             9.399ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.509ns  (logic 0.236ns (46.365%)  route 0.273ns (53.635%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.273     0.509    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X7Y122         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X7Y122         FDRE (Setup_fdre_C_D)       -0.092     9.908    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  9.399    

Slack (MET) :             9.407ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.502ns  (logic 0.204ns (40.617%)  route 0.298ns (59.383%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X4Y131         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.298     0.502    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X3Y130         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y130         FDRE (Setup_fdre_C_D)       -0.091     9.909    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.909    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  9.407    

Slack (MET) :             9.418ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.490ns  (logic 0.204ns (41.659%)  route 0.286ns (58.341%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X4Y131         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.286     0.490    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X3Y131         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y131         FDRE (Setup_fdre_C_D)       -0.092     9.908    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  9.418    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        4.688ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.688ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (MaxDelay Path 5.425ns)
  Data Path Delay:        0.646ns  (logic 0.204ns (31.559%)  route 0.442ns (68.441%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.425ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y28                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X81Y28         FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.442     0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X81Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.425     5.425    
    SLICE_X81Y27         FDCE (Setup_fdce_C_D)       -0.091     5.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.334    
                         arrival time                          -0.646    
  -------------------------------------------------------------------
                         slack                                  4.688    

Slack (MET) :             4.827ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (MaxDelay Path 5.425ns)
  Data Path Delay:        0.589ns  (logic 0.223ns (37.872%)  route 0.366ns (62.128%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.425ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y28                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X81Y28         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.366     0.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X80Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.425     5.425    
    SLICE_X80Y28         FDCE (Setup_fdce_C_D)       -0.009     5.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.416    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  4.827    

Slack (MET) :             4.830ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (MaxDelay Path 5.425ns)
  Data Path Delay:        0.506ns  (logic 0.204ns (40.347%)  route 0.302ns (59.653%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.425ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y37                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X84Y37         FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.302     0.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X84Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.425     5.425    
    SLICE_X84Y38         FDCE (Setup_fdce_C_D)       -0.089     5.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.336    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                  4.830    

Slack (MET) :             4.856ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (MaxDelay Path 5.425ns)
  Data Path Delay:        0.479ns  (logic 0.204ns (42.549%)  route 0.275ns (57.451%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.425ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y37                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X84Y37         FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.275     0.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X83Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.425     5.425    
    SLICE_X83Y37         FDCE (Setup_fdce_C_D)       -0.090     5.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.335    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  4.856    

Slack (MET) :             4.859ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (MaxDelay Path 5.425ns)
  Data Path Delay:        0.473ns  (logic 0.204ns (43.124%)  route 0.269ns (56.876%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.425ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y25                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X80Y25         FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.269     0.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X81Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.425     5.425    
    SLICE_X81Y27         FDCE (Setup_fdce_C_D)       -0.093     5.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.332    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  4.859    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (MaxDelay Path 5.425ns)
  Data Path Delay:        0.466ns  (logic 0.204ns (43.735%)  route 0.262ns (56.265%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.425ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y25                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X80Y25         FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.262     0.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X81Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.425     5.425    
    SLICE_X81Y27         FDCE (Setup_fdce_C_D)       -0.089     5.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.336    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  4.870    

Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (MaxDelay Path 5.425ns)
  Data Path Delay:        0.526ns  (logic 0.223ns (42.360%)  route 0.303ns (57.640%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.425ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y37                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X84Y37         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.303     0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X83Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.425     5.425    
    SLICE_X83Y37         FDCE (Setup_fdce_C_D)       -0.010     5.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.415    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                  4.889    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (MaxDelay Path 5.425ns)
  Data Path Delay:        0.504ns  (logic 0.223ns (44.280%)  route 0.281ns (55.720%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.425ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y37                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X84Y37         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.281     0.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X83Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.425     5.425    
    SLICE_X83Y37         FDCE (Setup_fdce_C_D)       -0.009     5.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.416    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  4.912    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out
  To Clock:  axi_periph_clk_design_1_CLK_COMMON_0

Setup :            0  Failing Endpoints,  Worst Slack        7.067ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.067ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[4]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.721ns  (logic 0.223ns (8.195%)  route 2.498ns (91.805%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X1Y145         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         2.498     2.721    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/SR[0]
    SLICE_X7Y123         FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X7Y123         FDCE (Recov_fdce_C_CLR)     -0.212     9.788    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -2.721    
  -------------------------------------------------------------------
                         slack                                  7.067    

Slack (MET) :             7.067ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/rd_ptr_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.721ns  (logic 0.223ns (8.195%)  route 2.498ns (91.805%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X1Y145         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         2.498     2.721    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/SR[0]
    SLICE_X7Y123         FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/rd_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X7Y123         FDCE (Recov_fdce_C_CLR)     -0.212     9.788    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/rd_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -2.721    
  -------------------------------------------------------------------
                         slack                                  7.067    

Slack (MET) :             7.101ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/rd_ptr_reg[1]/PRE
                            (rising edge-triggered cell FDPE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.721ns  (logic 0.223ns (8.195%)  route 2.498ns (91.805%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X1Y145         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         2.498     2.721    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/SR[0]
    SLICE_X7Y123         FDPE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/rd_ptr_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X7Y123         FDPE (Recov_fdpe_C_PRE)     -0.178     9.822    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/rd_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          9.822    
                         arrival time                          -2.721    
  -------------------------------------------------------------------
                         slack                                  7.101    

Slack (MET) :             7.129ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.659ns  (logic 0.223ns (8.387%)  route 2.436ns (91.613%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X1Y145         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         2.436     2.659    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/SR[0]
    SLICE_X7Y124         FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X7Y124         FDCE (Recov_fdce_C_CLR)     -0.212     9.788    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -2.659    
  -------------------------------------------------------------------
                         slack                                  7.129    

Slack (MET) :             7.129ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[1]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.659ns  (logic 0.223ns (8.387%)  route 2.436ns (91.613%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X1Y145         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         2.436     2.659    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/SR[0]
    SLICE_X7Y124         FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X7Y124         FDCE (Recov_fdce_C_CLR)     -0.212     9.788    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -2.659    
  -------------------------------------------------------------------
                         slack                                  7.129    

Slack (MET) :             7.129ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[2]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.659ns  (logic 0.223ns (8.387%)  route 2.436ns (91.613%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X1Y145         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         2.436     2.659    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/SR[0]
    SLICE_X7Y124         FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X7Y124         FDCE (Recov_fdce_C_CLR)     -0.212     9.788    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -2.659    
  -------------------------------------------------------------------
                         slack                                  7.129    

Slack (MET) :             7.129ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[3]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.659ns  (logic 0.223ns (8.387%)  route 2.436ns (91.613%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X1Y145         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         2.436     2.659    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/SR[0]
    SLICE_X7Y124         FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X7Y124         FDCE (Recov_fdce_C_CLR)     -0.212     9.788    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -2.659    
  -------------------------------------------------------------------
                         slack                                  7.129    

Slack (MET) :             7.449ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.339ns  (logic 0.223ns (9.536%)  route 2.116ns (90.464%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X1Y145         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         2.116     2.339    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[0]_1
    SLICE_X9Y129         FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X9Y129         FDCE (Recov_fdce_C_CLR)     -0.212     9.788    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -2.339    
  -------------------------------------------------------------------
                         slack                                  7.449    

Slack (MET) :             7.449ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[1]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.339ns  (logic 0.223ns (9.536%)  route 2.116ns (90.464%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X1Y145         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         2.116     2.339    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[0]_1
    SLICE_X9Y129         FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X9Y129         FDCE (Recov_fdce_C_CLR)     -0.212     9.788    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -2.339    
  -------------------------------------------------------------------
                         slack                                  7.449    

Slack (MET) :             7.449ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[2]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.339ns  (logic 0.223ns (9.536%)  route 2.116ns (90.464%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X1Y145         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         2.116     2.339    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[0]_1
    SLICE_X9Y129         FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X9Y129         FDCE (Recov_fdce_C_CLR)     -0.212     9.788    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -2.339    
  -------------------------------------------------------------------
                         slack                                  7.449    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  sample_rate_30_72_design_1_clk_DSP_0

Setup :            0  Failing Endpoints,  Worst Slack        1.117ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_pr_0_reg_rep_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        3.477ns  (logic 0.309ns (8.886%)  route 3.168ns (91.114%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.513ns = ( 32.039 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.140ns = ( 25.987 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    25.691    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    22.693 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    24.156    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.738    25.987    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X57Y49         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.223    26.210 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=72, routed)          2.049    28.259    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst
    SLICE_X13Y4          LUT2 (Prop_lut2_I0_O)        0.043    28.302 f  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/count_pr_1[10]_i_1/O
                         net (fo=13, routed)          0.295    28.596    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_pr_1_reg[10]_0[0]
    SLICE_X12Y2          LUT6 (Prop_lut6_I5_O)        0.043    28.639 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_pr_0_reg_rep_0_i_20/O
                         net (fo=2, routed)           0.825    29.464    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_pr_0_reg_rep_0_i_20_n_0
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_pr_0_reg_rep_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.695    32.039    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/clk_l
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_pr_0_reg_rep_0/CLKBWRCLK
                         clock pessimism             -0.670    31.369    
                         clock uncertainty           -0.372    30.997    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.416    30.581    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_pr_0_reg_rep_0
  -------------------------------------------------------------------
                         required time                         30.581    
                         arrival time                         -29.464    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.178ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_pr_0_reg_rep_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        3.416ns  (logic 0.309ns (9.046%)  route 3.107ns (90.954%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.513ns = ( 32.039 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.140ns = ( 25.987 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    25.691    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    22.693 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    24.156    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.738    25.987    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X57Y49         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.223    26.210 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=72, routed)          2.049    28.259    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst
    SLICE_X13Y4          LUT2 (Prop_lut2_I0_O)        0.043    28.302 f  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/count_pr_1[10]_i_1/O
                         net (fo=13, routed)          0.292    28.593    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_pr_1_reg[10]_0[0]
    SLICE_X13Y5          LUT6 (Prop_lut6_I5_O)        0.043    28.636 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_pr_0_reg_rep_0_i_15/O
                         net (fo=2, routed)           0.767    29.403    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_pr_0_reg_rep_0_i_15_n_0
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_pr_0_reg_rep_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.695    32.039    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/clk_l
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_pr_0_reg_rep_0/CLKBWRCLK
                         clock pessimism             -0.670    31.369    
                         clock uncertainty           -0.372    30.997    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.416    30.581    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_pr_0_reg_rep_0
  -------------------------------------------------------------------
                         required time                         30.581    
                         arrival time                         -29.403    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.256ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_pr_0_reg_rep_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        3.343ns  (logic 0.309ns (9.242%)  route 3.034ns (90.758%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.508ns = ( 32.044 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.140ns = ( 25.987 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    25.691    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    22.693 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    24.156    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.738    25.987    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X57Y49         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.223    26.210 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=72, routed)          2.049    28.259    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst
    SLICE_X13Y4          LUT2 (Prop_lut2_I0_O)        0.043    28.302 f  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/count_pr_1[10]_i_1/O
                         net (fo=13, routed)          0.295    28.596    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_pr_1_reg[10]_0[0]
    SLICE_X12Y2          LUT6 (Prop_lut6_I5_O)        0.043    28.639 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_pr_0_reg_rep_0_i_20/O
                         net (fo=2, routed)           0.691    29.330    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_pr_0_reg_rep_0_i_20_n_0
    RAMB18_X0Y6          RAMB18E1                                     r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_pr_0_reg_rep_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.700    32.044    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/clk_l
    RAMB18_X0Y6          RAMB18E1                                     r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_pr_0_reg_rep_1/CLKBWRCLK
                         clock pessimism             -0.670    31.374    
                         clock uncertainty           -0.372    31.002    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.416    30.586    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_pr_0_reg_rep_1
  -------------------------------------------------------------------
                         required time                         30.586    
                         arrival time                         -29.330    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.297ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_pr_0_reg_rep_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        3.302ns  (logic 0.309ns (9.358%)  route 2.993ns (90.642%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.508ns = ( 32.044 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.140ns = ( 25.987 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    25.691    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    22.693 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    24.156    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.738    25.987    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X57Y49         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.223    26.210 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=72, routed)          2.049    28.259    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst
    SLICE_X13Y4          LUT2 (Prop_lut2_I0_O)        0.043    28.302 f  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/count_pr_1[10]_i_1/O
                         net (fo=13, routed)          0.292    28.593    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_pr_1_reg[10]_0[0]
    SLICE_X13Y5          LUT6 (Prop_lut6_I5_O)        0.043    28.636 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_pr_0_reg_rep_0_i_15/O
                         net (fo=2, routed)           0.653    29.289    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_pr_0_reg_rep_0_i_15_n_0
    RAMB18_X0Y6          RAMB18E1                                     r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_pr_0_reg_rep_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.700    32.044    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/clk_l
    RAMB18_X0Y6          RAMB18E1                                     r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_pr_0_reg_rep_1/CLKBWRCLK
                         clock pessimism             -0.670    31.374    
                         clock uncertainty           -0.372    31.002    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.416    30.586    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_pr_0_reg_rep_1
  -------------------------------------------------------------------
                         required time                         30.586    
                         arrival time                         -29.289    
  -------------------------------------------------------------------
                         slack                                  1.297    

Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/equalizer_sub/data_latency_i_reg[9][0]__0/R
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        3.177ns  (logic 0.266ns (8.373%)  route 2.911ns (91.627%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.713ns = ( 31.839 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.140ns = ( 25.987 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    25.691    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    22.693 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    24.156    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.738    25.987    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X57Y49         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.223    26.210 f  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=72, routed)          0.627    26.837    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst
    SLICE_X57Y57         LUT1 (Prop_lut1_I0_O)        0.043    26.880 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/found_sync_i_1/O
                         net (fo=292, routed)         2.284    29.164    design_1_i/only_rx_0/inst/RX_phy_sub/equalizer_sub/H_i_reg[1]
    SLICE_X123Y68        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/equalizer_sub/data_latency_i_reg[9][0]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.494    31.839    design_1_i/only_rx_0/inst/RX_phy_sub/equalizer_sub/clk_l
    SLICE_X123Y68        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/equalizer_sub/data_latency_i_reg[9][0]__0/C
                         clock pessimism             -0.670    31.168    
                         clock uncertainty           -0.372    30.797    
    SLICE_X123Y68        FDRE (Setup_fdre_C_R)       -0.304    30.493    design_1_i/only_rx_0/inst/RX_phy_sub/equalizer_sub/data_latency_i_reg[9][0]__0
  -------------------------------------------------------------------
                         required time                         30.493    
                         arrival time                         -29.164    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/equalizer_sub/data_latency_i_reg[9][10]__0/R
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        3.177ns  (logic 0.266ns (8.373%)  route 2.911ns (91.627%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.713ns = ( 31.839 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.140ns = ( 25.987 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    25.691    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    22.693 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    24.156    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.738    25.987    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X57Y49         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.223    26.210 f  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=72, routed)          0.627    26.837    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst
    SLICE_X57Y57         LUT1 (Prop_lut1_I0_O)        0.043    26.880 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/found_sync_i_1/O
                         net (fo=292, routed)         2.284    29.164    design_1_i/only_rx_0/inst/RX_phy_sub/equalizer_sub/H_i_reg[1]
    SLICE_X123Y68        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/equalizer_sub/data_latency_i_reg[9][10]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.494    31.839    design_1_i/only_rx_0/inst/RX_phy_sub/equalizer_sub/clk_l
    SLICE_X123Y68        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/equalizer_sub/data_latency_i_reg[9][10]__0/C
                         clock pessimism             -0.670    31.168    
                         clock uncertainty           -0.372    30.797    
    SLICE_X123Y68        FDRE (Setup_fdre_C_R)       -0.304    30.493    design_1_i/only_rx_0/inst/RX_phy_sub/equalizer_sub/data_latency_i_reg[9][10]__0
  -------------------------------------------------------------------
                         required time                         30.493    
                         arrival time                         -29.164    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/equalizer_sub/data_latency_i_reg[9][11]__0/R
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        3.177ns  (logic 0.266ns (8.373%)  route 2.911ns (91.627%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.713ns = ( 31.839 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.140ns = ( 25.987 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    25.691    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    22.693 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    24.156    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.738    25.987    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X57Y49         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.223    26.210 f  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=72, routed)          0.627    26.837    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst
    SLICE_X57Y57         LUT1 (Prop_lut1_I0_O)        0.043    26.880 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/found_sync_i_1/O
                         net (fo=292, routed)         2.284    29.164    design_1_i/only_rx_0/inst/RX_phy_sub/equalizer_sub/H_i_reg[1]
    SLICE_X123Y68        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/equalizer_sub/data_latency_i_reg[9][11]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.494    31.839    design_1_i/only_rx_0/inst/RX_phy_sub/equalizer_sub/clk_l
    SLICE_X123Y68        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/equalizer_sub/data_latency_i_reg[9][11]__0/C
                         clock pessimism             -0.670    31.168    
                         clock uncertainty           -0.372    30.797    
    SLICE_X123Y68        FDRE (Setup_fdre_C_R)       -0.304    30.493    design_1_i/only_rx_0/inst/RX_phy_sub/equalizer_sub/data_latency_i_reg[9][11]__0
  -------------------------------------------------------------------
                         required time                         30.493    
                         arrival time                         -29.164    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/equalizer_sub/data_latency_i_reg[9][1]__0/R
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        3.177ns  (logic 0.266ns (8.373%)  route 2.911ns (91.627%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.713ns = ( 31.839 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.140ns = ( 25.987 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    25.691    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    22.693 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    24.156    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.738    25.987    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X57Y49         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.223    26.210 f  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=72, routed)          0.627    26.837    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst
    SLICE_X57Y57         LUT1 (Prop_lut1_I0_O)        0.043    26.880 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/found_sync_i_1/O
                         net (fo=292, routed)         2.284    29.164    design_1_i/only_rx_0/inst/RX_phy_sub/equalizer_sub/H_i_reg[1]
    SLICE_X123Y68        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/equalizer_sub/data_latency_i_reg[9][1]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.494    31.839    design_1_i/only_rx_0/inst/RX_phy_sub/equalizer_sub/clk_l
    SLICE_X123Y68        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/equalizer_sub/data_latency_i_reg[9][1]__0/C
                         clock pessimism             -0.670    31.168    
                         clock uncertainty           -0.372    30.797    
    SLICE_X123Y68        FDRE (Setup_fdre_C_R)       -0.304    30.493    design_1_i/only_rx_0/inst/RX_phy_sub/equalizer_sub/data_latency_i_reg[9][1]__0
  -------------------------------------------------------------------
                         required time                         30.493    
                         arrival time                         -29.164    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/equalizer_sub/data_latency_q_reg[9][8]__0/R
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        3.177ns  (logic 0.266ns (8.373%)  route 2.911ns (91.627%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.713ns = ( 31.839 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.140ns = ( 25.987 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    25.691    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    22.693 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    24.156    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.738    25.987    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X57Y49         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.223    26.210 f  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=72, routed)          0.627    26.837    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst
    SLICE_X57Y57         LUT1 (Prop_lut1_I0_O)        0.043    26.880 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/found_sync_i_1/O
                         net (fo=292, routed)         2.284    29.164    design_1_i/only_rx_0/inst/RX_phy_sub/equalizer_sub/H_i_reg[1]
    SLICE_X123Y68        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/equalizer_sub/data_latency_q_reg[9][8]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.494    31.839    design_1_i/only_rx_0/inst/RX_phy_sub/equalizer_sub/clk_l
    SLICE_X123Y68        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/equalizer_sub/data_latency_q_reg[9][8]__0/C
                         clock pessimism             -0.670    31.168    
                         clock uncertainty           -0.372    30.797    
    SLICE_X123Y68        FDRE (Setup_fdre_C_R)       -0.304    30.493    design_1_i/only_rx_0/inst/RX_phy_sub/equalizer_sub/data_latency_q_reg[9][8]__0
  -------------------------------------------------------------------
                         required time                         30.493    
                         arrival time                         -29.164    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/equalizer_sub/data_latency_q_reg[9][9]__0/R
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        3.177ns  (logic 0.266ns (8.373%)  route 2.911ns (91.627%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.713ns = ( 31.839 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.140ns = ( 25.987 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    25.691    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    22.693 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    24.156    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.738    25.987    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X57Y49         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.223    26.210 f  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=72, routed)          0.627    26.837    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst
    SLICE_X57Y57         LUT1 (Prop_lut1_I0_O)        0.043    26.880 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/found_sync_i_1/O
                         net (fo=292, routed)         2.284    29.164    design_1_i/only_rx_0/inst/RX_phy_sub/equalizer_sub/H_i_reg[1]
    SLICE_X123Y68        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/equalizer_sub/data_latency_q_reg[9][9]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.494    31.839    design_1_i/only_rx_0/inst/RX_phy_sub/equalizer_sub/clk_l
    SLICE_X123Y68        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/equalizer_sub/data_latency_q_reg[9][9]__0/C
                         clock pessimism             -0.670    31.168    
                         clock uncertainty           -0.372    30.797    
    SLICE_X123Y68        FDRE (Setup_fdre_C_R)       -0.304    30.493    design_1_i/only_rx_0/inst/RX_phy_sub/equalizer_sub/data_latency_q_reg[9][9]__0
  -------------------------------------------------------------------
                         required time                         30.493    
                         arrival time                         -29.164    
  -------------------------------------------------------------------
                         slack                                  1.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/local_ss_rx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_SS_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.157ns (21.729%)  route 0.566ns (78.271%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.341ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.709    -0.341    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X111Y36        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/local_ss_rx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y36        FDRE (Prop_fdre_C_Q)         0.091    -0.250 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/local_ss_rx_reg[2]/Q
                         net (fo=1, routed)           0.566     0.315    design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_ss[2]
    SLICE_X112Y57        LUT2 (Prop_lut2_I1_O)        0.066     0.381 r  design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_SS_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.381    design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_SS_out[2]_i_1_n_0
    SLICE_X112Y57        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_SS_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.901    -0.271    design_1_i/only_rx_0/inst/RX_phy_sub/demapper/clk
    SLICE_X112Y57        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_SS_out_reg[2]/C
                         clock pessimism              0.121    -0.149    
                         clock uncertainty            0.372     0.222    
    SLICE_X112Y57        FDRE (Hold_fdre_C_D)         0.061     0.283    design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_SS_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.283    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/local_m_rx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_M_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.128ns (17.672%)  route 0.596ns (82.328%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.341ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.709    -0.341    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X111Y36        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/local_m_rx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y36        FDRE (Prop_fdre_C_Q)         0.100    -0.241 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/local_m_rx_reg[1]/Q
                         net (fo=1, routed)           0.596     0.355    design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_M_in[1]
    SLICE_X112Y57        LUT2 (Prop_lut2_I1_O)        0.028     0.383 r  design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_M_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.383    design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_M_out[1]_i_1_n_0
    SLICE_X112Y57        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_M_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.901    -0.271    design_1_i/only_rx_0/inst/RX_phy_sub/demapper/clk
    SLICE_X112Y57        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_M_out_reg[1]/C
                         clock pessimism              0.121    -0.149    
                         clock uncertainty            0.372     0.222    
    SLICE_X112Y57        FDRE (Hold_fdre_C_D)         0.060     0.282    design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_M_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.282    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.202ns (23.785%)  route 0.647ns (76.215%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.695    -0.355    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
    SLICE_X83Y35         FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y35         FDRE (Prop_fdre_C_Q)         0.091    -0.264 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[13]/Q
                         net (fo=1, routed)           0.647     0.383    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/addr_shft[13]
    SLICE_X104Y35        LUT2 (Prop_lut2_I1_O)        0.064     0.447 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_r[13]_i_2/O
                         net (fo=1, routed)           0.000     0.447    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_r[13]_i_2_n_0
    SLICE_X104Y35        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     0.494 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_r_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.494    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_r0[13]
    SLICE_X104Y35        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.967    -0.205    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/clk_l
    SLICE_X104Y35        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_r_reg[13]/C
                         clock pessimism              0.121    -0.083    
                         clock uncertainty            0.372     0.288    
    SLICE_X104Y35        FDRE (Hold_fdre_C_D)         0.092     0.380    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.380    
                         arrival time                           0.494    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/local_ss_rx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_SS_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.130ns (16.925%)  route 0.638ns (83.075%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.341ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.709    -0.341    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X111Y36        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/local_ss_rx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y36        FDRE (Prop_fdre_C_Q)         0.100    -0.241 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/local_ss_rx_reg[1]/Q
                         net (fo=1, routed)           0.638     0.397    design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_ss[1]
    SLICE_X112Y57        LUT2 (Prop_lut2_I1_O)        0.030     0.427 r  design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_SS_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.427    design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_SS_out[1]_i_1_n_0
    SLICE_X112Y57        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_SS_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.901    -0.271    design_1_i/only_rx_0/inst/RX_phy_sub/demapper/clk
    SLICE_X112Y57        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_SS_out_reg[1]/C
                         clock pessimism              0.121    -0.149    
                         clock uncertainty            0.372     0.222    
    SLICE_X112Y57        FDRE (Hold_fdre_C_D)         0.075     0.297    design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_SS_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.297    
                         arrival time                           0.427    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/local_ss_rx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_SS_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.159ns (20.651%)  route 0.611ns (79.349%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.341ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.709    -0.341    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X111Y36        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/local_ss_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y36        FDRE (Prop_fdre_C_Q)         0.091    -0.250 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/local_ss_rx_reg[3]/Q
                         net (fo=1, routed)           0.611     0.361    design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_ss[3]
    SLICE_X112Y57        LUT2 (Prop_lut2_I1_O)        0.068     0.429 r  design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_SS_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.429    design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_SS_out[3]_i_1_n_0
    SLICE_X112Y57        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_SS_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.901    -0.271    design_1_i/only_rx_0/inst/RX_phy_sub/demapper/clk
    SLICE_X112Y57        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_SS_out_reg[3]/C
                         clock pessimism              0.121    -0.149    
                         clock uncertainty            0.372     0.222    
    SLICE_X112Y57        FDRE (Hold_fdre_C_D)         0.075     0.297    design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_SS_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.297    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.156ns (18.759%)  route 0.676ns (81.241%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.692    -0.358    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/clk
    SLICE_X71Y36         FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y36         FDRE (Prop_fdre_C_Q)         0.100    -0.258 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[14]/Q
                         net (fo=3, routed)           0.347     0.089    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/thr_lvl[14]
    SLICE_X64Y42         LUT4 (Prop_lut4_I0_O)        0.028     0.117 r  design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl[14]_i_2/O
                         net (fo=1, routed)           0.328     0.445    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl[14]_i_2_n_0
    SLICE_X64Y46         LUT5 (Prop_lut5_I0_O)        0.028     0.473 r  design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl[14]_i_1/O
                         net (fo=1, routed)           0.000     0.473    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl[14]_i_1_n_0
    SLICE_X64Y46         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.957    -0.215    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/clk
    SLICE_X64Y46         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_reg[14]/C
                         clock pessimism              0.121    -0.093    
                         clock uncertainty            0.372     0.278    
    SLICE_X64Y46         FDRE (Hold_fdre_C_D)         0.060     0.338    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.338    
                         arrival time                           0.473    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.174ns (20.011%)  route 0.696ns (79.989%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.354ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.696    -0.354    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
    SLICE_X85Y33         FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y33         FDRE (Prop_fdre_C_Q)         0.100    -0.254 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[3]/Q
                         net (fo=1, routed)           0.696     0.441    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/addr_shft[3]
    SLICE_X104Y32        LUT2 (Prop_lut2_I1_O)        0.028     0.469 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_r[3]_i_2/O
                         net (fo=1, routed)           0.000     0.469    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_r[3]_i_2_n_0
    SLICE_X104Y32        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     0.515 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_r_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.515    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_r0[3]
    SLICE_X104Y32        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.964    -0.208    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/clk_l
    SLICE_X104Y32        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_r_reg[3]/C
                         clock pessimism              0.121    -0.086    
                         clock uncertainty            0.372     0.285    
    SLICE_X104Y32        FDRE (Hold_fdre_C_D)         0.092     0.377    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.377    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/local_ss_rx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_SS_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.128ns (16.788%)  route 0.634ns (83.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.341ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.709    -0.341    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X111Y36        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/local_ss_rx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y36        FDRE (Prop_fdre_C_Q)         0.100    -0.241 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/local_ss_rx_reg[0]/Q
                         net (fo=1, routed)           0.634     0.393    design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_ss[0]
    SLICE_X112Y57        LUT2 (Prop_lut2_I1_O)        0.028     0.421 r  design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_SS_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.421    design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_SS_out[0]_i_1_n_0
    SLICE_X112Y57        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_SS_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.901    -0.271    design_1_i/only_rx_0/inst/RX_phy_sub/demapper/clk
    SLICE_X112Y57        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_SS_out_reg[0]/C
                         clock pessimism              0.121    -0.149    
                         clock uncertainty            0.372     0.222    
    SLICE_X112Y57        FDRE (Hold_fdre_C_D)         0.060     0.282    design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_SS_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.282    
                         arrival time                           0.421    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/data_low_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.100ns (12.385%)  route 0.707ns (87.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.704    -0.346    design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/clk_h
    SLICE_X119Y27        FDRE                                         r  design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y27        FDRE (Prop_fdre_C_Q)         0.100    -0.246 r  design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/data_reg[2]/Q
                         net (fo=1, routed)           0.707     0.461    design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/data[2]
    SLICE_X120Y27        FDRE                                         r  design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/data_low_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.962    -0.210    design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/clk_low_data
    SLICE_X120Y27        FDRE                                         r  design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/data_low_reg[2]/C
                         clock pessimism              0.121    -0.088    
                         clock uncertainty            0.372     0.283    
    SLICE_X120Y27        FDRE (Hold_fdre_C_D)         0.037     0.320    design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/data_low_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.320    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.178ns (20.369%)  route 0.696ns (79.631%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.354ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.696    -0.354    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
    SLICE_X85Y33         FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y33         FDRE (Prop_fdre_C_Q)         0.100    -0.254 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.696     0.441    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/addr_shft[0]
    SLICE_X104Y32        LUT2 (Prop_lut2_I1_O)        0.028     0.469 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_r[3]_i_5/O
                         net (fo=1, routed)           0.000     0.469    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_r[3]_i_5_n_0
    SLICE_X104Y32        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     0.519 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_r_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.519    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_r0[0]
    SLICE_X104Y32        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.964    -0.208    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/clk_l
    SLICE_X104Y32        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_r_reg[0]/C
                         clock pessimism              0.121    -0.086    
                         clock uncertainty            0.372     0.285    
    SLICE_X104Y32        FDRE (Hold_fdre_C_D)         0.092     0.377    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.377    
                         arrival time                           0.519    
  -------------------------------------------------------------------
                         slack                                  0.142    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.397ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.397ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.594ns  (logic 0.223ns (37.550%)  route 0.371ns (62.450%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y37                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X83Y37         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.371     0.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X84Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X84Y37         FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                 32.397    

Slack (MET) :             32.398ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.593ns  (logic 0.223ns (37.614%)  route 0.370ns (62.386%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y28                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X80Y28         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.370     0.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X81Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X81Y28         FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.593    
  -------------------------------------------------------------------
                         slack                                 32.398    

Slack (MET) :             32.416ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.494ns  (logic 0.204ns (41.298%)  route 0.290ns (58.702%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y28                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X80Y28         FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.290     0.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X81Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X81Y28         FDCE (Setup_fdce_C_D)       -0.090    32.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.910    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                 32.416    

Slack (MET) :             32.434ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.508ns  (logic 0.204ns (40.135%)  route 0.304ns (59.865%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y38                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X84Y38         FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.304     0.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X86Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X86Y37         FDCE (Setup_fdce_C_D)       -0.058    32.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.942    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                 32.434    

Slack (MET) :             32.443ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.547ns  (logic 0.223ns (40.796%)  route 0.324ns (59.204%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y28                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X80Y28         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.324     0.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X81Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X81Y28         FDCE (Setup_fdce_C_D)       -0.010    32.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.990    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                 32.443    

Slack (MET) :             32.468ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.474ns  (logic 0.204ns (43.058%)  route 0.270ns (56.942%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y38                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X84Y38         FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.270     0.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X86Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X86Y37         FDCE (Setup_fdce_C_D)       -0.058    32.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.942    
                         arrival time                          -0.474    
  -------------------------------------------------------------------
                         slack                                 32.468    

Slack (MET) :             32.478ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.435ns  (logic 0.204ns (46.933%)  route 0.231ns (53.067%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y38                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X84Y38         FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.231     0.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X87Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X87Y38         FDCE (Setup_fdce_C_D)       -0.087    32.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.913    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                 32.478    

Slack (MET) :             32.501ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.490ns  (logic 0.223ns (45.534%)  route 0.267ns (54.466%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y27                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X83Y27         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.267     0.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X83Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X83Y25         FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                 32.501    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axi_periph_clk_design_1_CLK_COMMON_0
  To Clock:  axi_periph_clk_design_1_CLK_COMMON_0

Setup :            0  Failing Endpoints,  Worst Slack        3.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.040ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[27]/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 0.266ns (3.960%)  route 6.452ns (96.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 9.197 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.520ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.283    -1.520    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X19Y172        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y172        FDRE (Prop_fdre_C_Q)         0.223    -1.297 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         4.915     3.619    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X138Y102       LUT1 (Prop_lut1_I0_O)        0.043     3.662 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1221, routed)        1.536     5.198    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/p_0_in_14
    SLICE_X140Y130       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.331     9.197    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/s_axi_aclk
    SLICE_X140Y130       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[27]/C
                         clock pessimism             -0.655     8.541    
                         clock uncertainty           -0.092     8.449    
    SLICE_X140Y130       FDCE (Recov_fdce_C_CLR)     -0.212     8.237    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[27]
  -------------------------------------------------------------------
                         required time                          8.237    
                         arrival time                          -5.198    
  -------------------------------------------------------------------
                         slack                                  3.040    

Slack (MET) :             3.040ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[28]/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 0.266ns (3.960%)  route 6.452ns (96.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 9.197 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.520ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.283    -1.520    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X19Y172        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y172        FDRE (Prop_fdre_C_Q)         0.223    -1.297 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         4.915     3.619    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X138Y102       LUT1 (Prop_lut1_I0_O)        0.043     3.662 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1221, routed)        1.536     5.198    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/p_0_in_14
    SLICE_X140Y130       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.331     9.197    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/s_axi_aclk
    SLICE_X140Y130       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[28]/C
                         clock pessimism             -0.655     8.541    
                         clock uncertainty           -0.092     8.449    
    SLICE_X140Y130       FDCE (Recov_fdce_C_CLR)     -0.212     8.237    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[28]
  -------------------------------------------------------------------
                         required time                          8.237    
                         arrival time                          -5.198    
  -------------------------------------------------------------------
                         slack                                  3.040    

Slack (MET) :             3.040ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[31]/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 0.266ns (3.960%)  route 6.452ns (96.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 9.197 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.520ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.283    -1.520    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X19Y172        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y172        FDRE (Prop_fdre_C_Q)         0.223    -1.297 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         4.915     3.619    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X138Y102       LUT1 (Prop_lut1_I0_O)        0.043     3.662 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1221, routed)        1.536     5.198    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/p_0_in_14
    SLICE_X140Y130       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.331     9.197    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/s_axi_aclk
    SLICE_X140Y130       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[31]/C
                         clock pessimism             -0.655     8.541    
                         clock uncertainty           -0.092     8.449    
    SLICE_X140Y130       FDCE (Recov_fdce_C_CLR)     -0.212     8.237    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[31]
  -------------------------------------------------------------------
                         required time                          8.237    
                         arrival time                          -5.198    
  -------------------------------------------------------------------
                         slack                                  3.040    

Slack (MET) :             3.040ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[27]/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 0.266ns (3.960%)  route 6.452ns (96.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 9.197 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.520ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.283    -1.520    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X19Y172        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y172        FDRE (Prop_fdre_C_Q)         0.223    -1.297 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         4.915     3.619    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X138Y102       LUT1 (Prop_lut1_I0_O)        0.043     3.662 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1221, routed)        1.536     5.198    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_adc_common/p_0_in
    SLICE_X140Y130       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.331     9.197    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/s_axi_aclk
    SLICE_X140Y130       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[27]/C
                         clock pessimism             -0.655     8.541    
                         clock uncertainty           -0.092     8.449    
    SLICE_X140Y130       FDCE (Recov_fdce_C_CLR)     -0.212     8.237    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                          8.237    
                         arrival time                          -5.198    
  -------------------------------------------------------------------
                         slack                                  3.040    

Slack (MET) :             3.040ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[31]/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 0.266ns (3.960%)  route 6.452ns (96.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 9.197 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.520ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.283    -1.520    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X19Y172        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y172        FDRE (Prop_fdre_C_Q)         0.223    -1.297 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         4.915     3.619    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X138Y102       LUT1 (Prop_lut1_I0_O)        0.043     3.662 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1221, routed)        1.536     5.198    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_adc_common/p_0_in
    SLICE_X140Y130       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.331     9.197    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/s_axi_aclk
    SLICE_X140Y130       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[31]/C
                         clock pessimism             -0.655     8.541    
                         clock uncertainty           -0.092     8.449    
    SLICE_X140Y130       FDCE (Recov_fdce_C_CLR)     -0.212     8.237    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                          8.237    
                         arrival time                          -5.198    
  -------------------------------------------------------------------
                         slack                                  3.040    

Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[25]/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        6.642ns  (logic 0.266ns (4.005%)  route 6.376ns (95.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 9.195 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.520ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.283    -1.520    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X19Y172        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y172        FDRE (Prop_fdre_C_Q)         0.223    -1.297 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         4.915     3.619    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X138Y102       LUT1 (Prop_lut1_I0_O)        0.043     3.662 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1221, routed)        1.461     5.122    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/p_0_in_14
    SLICE_X139Y129       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.329     9.195    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/s_axi_aclk
    SLICE_X139Y129       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[25]/C
                         clock pessimism             -0.655     8.539    
                         clock uncertainty           -0.092     8.447    
    SLICE_X139Y129       FDCE (Recov_fdce_C_CLR)     -0.212     8.235    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[25]
  -------------------------------------------------------------------
                         required time                          8.235    
                         arrival time                          -5.122    
  -------------------------------------------------------------------
                         slack                                  3.113    

Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[26]/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        6.642ns  (logic 0.266ns (4.005%)  route 6.376ns (95.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 9.195 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.520ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.283    -1.520    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X19Y172        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y172        FDRE (Prop_fdre_C_Q)         0.223    -1.297 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         4.915     3.619    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X138Y102       LUT1 (Prop_lut1_I0_O)        0.043     3.662 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1221, routed)        1.461     5.122    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/p_0_in_14
    SLICE_X139Y129       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.329     9.195    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/s_axi_aclk
    SLICE_X139Y129       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[26]/C
                         clock pessimism             -0.655     8.539    
                         clock uncertainty           -0.092     8.447    
    SLICE_X139Y129       FDCE (Recov_fdce_C_CLR)     -0.212     8.235    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[26]
  -------------------------------------------------------------------
                         required time                          8.235    
                         arrival time                          -5.122    
  -------------------------------------------------------------------
                         slack                                  3.113    

Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rack_reg/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        6.642ns  (logic 0.266ns (4.005%)  route 6.376ns (95.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 9.195 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.520ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.283    -1.520    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X19Y172        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y172        FDRE (Prop_fdre_C_Q)         0.223    -1.297 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         4.915     3.619    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X138Y102       LUT1 (Prop_lut1_I0_O)        0.043     3.662 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1221, routed)        1.461     5.122    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_adc_common/p_0_in
    SLICE_X139Y129       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rack_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.329     9.195    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/s_axi_aclk
    SLICE_X139Y129       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rack_reg/C
                         clock pessimism             -0.655     8.539    
                         clock uncertainty           -0.092     8.447    
    SLICE_X139Y129       FDCE (Recov_fdce_C_CLR)     -0.212     8.235    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rack_reg
  -------------------------------------------------------------------
                         required time                          8.235    
                         arrival time                          -5.122    
  -------------------------------------------------------------------
                         slack                                  3.113    

Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[25]/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        6.642ns  (logic 0.266ns (4.005%)  route 6.376ns (95.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 9.195 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.520ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.283    -1.520    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X19Y172        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y172        FDRE (Prop_fdre_C_Q)         0.223    -1.297 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         4.915     3.619    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X138Y102       LUT1 (Prop_lut1_I0_O)        0.043     3.662 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1221, routed)        1.461     5.122    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_adc_common/p_0_in
    SLICE_X139Y129       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.329     9.195    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/s_axi_aclk
    SLICE_X139Y129       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[25]/C
                         clock pessimism             -0.655     8.539    
                         clock uncertainty           -0.092     8.447    
    SLICE_X139Y129       FDCE (Recov_fdce_C_CLR)     -0.212     8.235    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                          8.235    
                         arrival time                          -5.122    
  -------------------------------------------------------------------
                         slack                                  3.113    

Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[26]/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        6.642ns  (logic 0.266ns (4.005%)  route 6.376ns (95.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 9.195 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.520ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.283    -1.520    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X19Y172        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y172        FDRE (Prop_fdre_C_Q)         0.223    -1.297 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         4.915     3.619    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X138Y102       LUT1 (Prop_lut1_I0_O)        0.043     3.662 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1221, routed)        1.461     5.122    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_adc_common/p_0_in
    SLICE_X139Y129       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.329     9.195    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/s_axi_aclk
    SLICE_X139Y129       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[26]/C
                         clock pessimism             -0.655     8.539    
                         clock uncertainty           -0.092     8.447    
    SLICE_X139Y129       FDCE (Recov_fdce_C_CLR)     -0.212     8.235    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          8.235    
                         arrival time                          -5.122    
  -------------------------------------------------------------------
                         slack                                  3.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[5].gen_oddr.oddr_inst/R
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.100ns (24.079%)  route 0.315ns (75.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.158ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.677    -0.307    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X0Y149         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.100    -0.207 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          0.315     0.108    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X0Y145        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[5].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.926    -0.158    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X0Y145        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[5].gen_oddr.oddr_inst/C
                         clock pessimism             -0.089    -0.246    
    OLOGIC_X0Y145        ODDR (Remov_oddr_C_R)        0.000    -0.246    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[5].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[13].gen_oddr.oddr_inst/R
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.100ns (19.974%)  route 0.401ns (80.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.159ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.677    -0.307    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X0Y149         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.100    -0.207 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          0.401     0.193    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X0Y141        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[13].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.925    -0.159    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X0Y141        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[13].gen_oddr.oddr_inst/C
                         clock pessimism             -0.089    -0.247    
    OLOGIC_X0Y141        ODDR (Remov_oddr_C_R)        0.000    -0.247    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[13].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[11].gen_oddr.oddr_inst/R
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.100ns (17.771%)  route 0.463ns (82.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.160ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.677    -0.307    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X0Y149         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.100    -0.207 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          0.463     0.255    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X0Y140        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[11].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.924    -0.160    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X0Y140        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[11].gen_oddr.oddr_inst/C
                         clock pessimism             -0.089    -0.248    
    OLOGIC_X0Y140        ODDR (Remov_oddr_C_R)        0.000    -0.248    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[11].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[8].gen_oddr.oddr_inst/R
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.100ns (14.525%)  route 0.588ns (85.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.163ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.677    -0.307    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X0Y149         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.100    -0.207 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          0.588     0.381    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X0Y135        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[8].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.921    -0.163    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X0Y135        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[8].gen_oddr.oddr_inst/C
                         clock pessimism             -0.089    -0.251    
    OLOGIC_X0Y135        ODDR (Remov_oddr_C_R)        0.000    -0.251    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[8].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[10].gen_oddr.oddr_inst/R
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.100ns (14.405%)  route 0.594ns (85.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.165ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.677    -0.307    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X0Y149         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.100    -0.207 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          0.594     0.387    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X0Y131        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[10].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.919    -0.165    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X0Y131        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[10].gen_oddr.oddr_inst/C
                         clock pessimism             -0.089    -0.253    
    OLOGIC_X0Y131        ODDR (Remov_oddr_C_R)        0.000    -0.253    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[10].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[3].gen_oddr.oddr_inst/R
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.100ns (14.229%)  route 0.603ns (85.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.165ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.677    -0.307    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X0Y149         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.100    -0.207 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          0.603     0.395    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X0Y132        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[3].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.919    -0.165    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X0Y132        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[3].gen_oddr.oddr_inst/C
                         clock pessimism             -0.089    -0.253    
    OLOGIC_X0Y132        ODDR (Remov_oddr_C_R)        0.000    -0.253    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[3].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                           0.395    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[16].gen_oddr.oddr_inst/R
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.100ns (13.600%)  route 0.635ns (86.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.167ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.677    -0.307    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X0Y149         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.100    -0.207 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          0.635     0.428    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X0Y130        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[16].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.917    -0.167    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X0Y130        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[16].gen_oddr.oddr_inst/C
                         clock pessimism             -0.089    -0.255    
    OLOGIC_X0Y130        ODDR (Remov_oddr_C_R)        0.000    -0.255    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[16].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                           0.428    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[9].gen_oddr.oddr_inst/R
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.100ns (12.829%)  route 0.679ns (87.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.169ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.677    -0.307    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X0Y149         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.100    -0.207 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          0.679     0.472    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X0Y125        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[9].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.915    -0.169    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X0Y125        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[9].gen_oddr.oddr_inst/C
                         clock pessimism             -0.089    -0.257    
    OLOGIC_X0Y125        ODDR (Remov_oddr_C_R)        0.000    -0.257    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[9].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/gen_oddr.oddr_clk_out_inst/R
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.100ns (11.973%)  route 0.735ns (88.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.169ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.677    -0.307    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X0Y149         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.100    -0.207 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          0.735     0.528    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X0Y124        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/gen_oddr.oddr_clk_out_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.915    -0.169    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X0Y124        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/gen_oddr.oddr_clk_out_inst/C
                         clock pessimism             -0.089    -0.257    
    OLOGIC_X0Y124        ODDR (Remov_oddr_C_R)        0.000    -0.257    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/gen_oddr.oddr_clk_out_inst
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[15].gen_oddr.oddr_inst/R
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.100ns (11.531%)  route 0.767ns (88.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.167ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.677    -0.307    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X0Y149         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.100    -0.207 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          0.767     0.560    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X0Y119        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[15].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.917    -0.167    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X0Y119        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[15].gen_oddr.oddr_inst/C
                         clock pessimism             -0.089    -0.255    
    OLOGIC_X0Y119        ODDR (Remov_oddr_C_R)        0.000    -0.255    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[15].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                           0.560    
  -------------------------------------------------------------------
                         slack                                  0.815    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out
  To Clock:  clk_out

Setup :            0  Failing Endpoints,  Worst Slack       12.461ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.474ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.461ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[13].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.916ns  (logic 0.223ns (11.640%)  route 1.693ns (88.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.850ns = ( 8.350 - 7.500 ) 
    Source Clock Delay      (SCD):    0.694ns = ( 3.194 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           3.125     7.192    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.560    -0.368 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     1.571    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.664 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.530     3.194    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y145         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDSE (Prop_fdse_C_Q)         0.223     3.417 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.693     5.110    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y104        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[13].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.531    21.465    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.441    15.024 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    16.809    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.892 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.458    18.350    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X0Y104        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[13].gen_iddr.iddr_inst/C
                         clock pessimism             -0.140    18.210    
                         clock uncertainty           -0.067    18.143    
    ILOGIC_X0Y104        IDDR (Recov_iddr_C_R)       -0.572    17.571    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[13].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.571    
                         arrival time                          -5.110    
  -------------------------------------------------------------------
                         slack                                 12.461    

Slack (MET) :             12.564ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[2].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.809ns  (logic 0.223ns (12.328%)  route 1.586ns (87.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 8.346 - 7.500 ) 
    Source Clock Delay      (SCD):    0.694ns = ( 3.194 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           3.125     7.192    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.560    -0.368 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     1.571    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.664 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.530     3.194    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y145         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDSE (Prop_fdse_C_Q)         0.223     3.417 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.586     5.003    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y115        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[2].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.531    21.465    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.441    15.024 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    16.809    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.892 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.454    18.346    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X0Y115        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[2].gen_iddr.iddr_inst/C
                         clock pessimism             -0.140    18.206    
                         clock uncertainty           -0.067    18.139    
    ILOGIC_X0Y115        IDDR (Recov_iddr_C_R)       -0.572    17.567    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[2].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.567    
                         arrival time                          -5.003    
  -------------------------------------------------------------------
                         slack                                 12.564    

Slack (MET) :             12.598ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[0].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.776ns  (logic 0.223ns (12.554%)  route 1.553ns (87.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 8.348 - 7.500 ) 
    Source Clock Delay      (SCD):    0.694ns = ( 3.194 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           3.125     7.192    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.560    -0.368 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     1.571    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.664 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.530     3.194    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y145         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDSE (Prop_fdse_C_Q)         0.223     3.417 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.553     4.970    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y110        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[0].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.531    21.465    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.441    15.024 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    16.809    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.892 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.456    18.348    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X0Y110        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[0].gen_iddr.iddr_inst/C
                         clock pessimism             -0.140    18.208    
                         clock uncertainty           -0.067    18.141    
    ILOGIC_X0Y110        IDDR (Recov_iddr_C_R)       -0.572    17.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[0].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.569    
                         arrival time                          -4.970    
  -------------------------------------------------------------------
                         slack                                 12.598    

Slack (MET) :             12.654ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[8].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.716ns  (logic 0.223ns (12.996%)  route 1.493ns (87.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.843ns = ( 8.343 - 7.500 ) 
    Source Clock Delay      (SCD):    0.694ns = ( 3.194 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           3.125     7.192    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.560    -0.368 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     1.571    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.664 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.530     3.194    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y145         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDSE (Prop_fdse_C_Q)         0.223     3.417 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.493     4.910    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y117        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[8].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.531    21.465    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.441    15.024 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    16.809    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.892 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.451    18.343    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X0Y117        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[8].gen_iddr.iddr_inst/C
                         clock pessimism             -0.140    18.203    
                         clock uncertainty           -0.067    18.136    
    ILOGIC_X0Y117        IDDR (Recov_iddr_C_R)       -0.572    17.564    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[8].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.564    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                 12.654    

Slack (MET) :             12.834ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[10].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.534ns  (logic 0.223ns (14.538%)  route 1.311ns (85.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.841ns = ( 8.341 - 7.500 ) 
    Source Clock Delay      (SCD):    0.694ns = ( 3.194 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           3.125     7.192    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.560    -0.368 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     1.571    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.664 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.530     3.194    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y145         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDSE (Prop_fdse_C_Q)         0.223     3.417 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.311     4.728    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y120        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[10].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.531    21.465    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.441    15.024 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    16.809    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.892 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.449    18.341    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X0Y120        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[10].gen_iddr.iddr_inst/C
                         clock pessimism             -0.140    18.201    
                         clock uncertainty           -0.067    18.134    
    ILOGIC_X0Y120        IDDR (Recov_iddr_C_R)       -0.572    17.562    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[10].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.562    
                         arrival time                          -4.728    
  -------------------------------------------------------------------
                         slack                                 12.834    

Slack (MET) :             13.087ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[4].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.280ns  (logic 0.223ns (17.421%)  route 1.057ns (82.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 8.340 - 7.500 ) 
    Source Clock Delay      (SCD):    0.694ns = ( 3.194 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           3.125     7.192    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.560    -0.368 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     1.571    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.664 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.530     3.194    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y145         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDSE (Prop_fdse_C_Q)         0.223     3.417 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.057     4.474    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y128        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[4].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.531    21.465    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.441    15.024 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    16.809    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.892 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.448    18.340    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X0Y128        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[4].gen_iddr.iddr_inst/C
                         clock pessimism             -0.140    18.200    
                         clock uncertainty           -0.067    18.133    
    ILOGIC_X0Y128        IDDR (Recov_iddr_C_R)       -0.572    17.561    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[4].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.561    
                         arrival time                          -4.474    
  -------------------------------------------------------------------
                         slack                                 13.087    

Slack (MET) :             13.172ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[9].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.195ns  (logic 0.223ns (18.666%)  route 0.972ns (81.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 8.340 - 7.500 ) 
    Source Clock Delay      (SCD):    0.694ns = ( 3.194 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           3.125     7.192    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.560    -0.368 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     1.571    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.664 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.530     3.194    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y145         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDSE (Prop_fdse_C_Q)         0.223     3.417 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.972     4.389    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y127        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[9].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.531    21.465    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.441    15.024 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    16.809    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.892 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.448    18.340    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X0Y127        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[9].gen_iddr.iddr_inst/C
                         clock pessimism             -0.140    18.200    
                         clock uncertainty           -0.067    18.133    
    ILOGIC_X0Y127        IDDR (Recov_iddr_C_R)       -0.572    17.561    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[9].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.561    
                         arrival time                          -4.389    
  -------------------------------------------------------------------
                         slack                                 13.172    

Slack (MET) :             13.220ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.153ns  (logic 0.223ns (19.348%)  route 0.930ns (80.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 8.346 - 7.500 ) 
    Source Clock Delay      (SCD):    0.694ns = ( 3.194 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           3.125     7.192    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.560    -0.368 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     1.571    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.664 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.530     3.194    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y145         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDSE (Prop_fdse_C_Q)         0.223     3.417 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.930     4.347    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y133        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.531    21.465    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.441    15.024 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    16.809    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.892 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.454    18.346    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X0Y133        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst/C
                         clock pessimism             -0.140    18.206    
                         clock uncertainty           -0.067    18.139    
    ILOGIC_X0Y133        IDDR (Recov_iddr_C_R)       -0.572    17.567    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.567    
                         arrival time                          -4.347    
  -------------------------------------------------------------------
                         slack                                 13.220    

Slack (MET) :             13.244ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.129ns  (logic 0.223ns (19.752%)  route 0.906ns (80.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 8.346 - 7.500 ) 
    Source Clock Delay      (SCD):    0.694ns = ( 3.194 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           3.125     7.192    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.560    -0.368 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     1.571    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.664 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.530     3.194    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y145         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDSE (Prop_fdse_C_Q)         0.223     3.417 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.906     4.323    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y134        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.531    21.465    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.441    15.024 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    16.809    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.892 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.454    18.346    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X0Y134        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst/C
                         clock pessimism             -0.140    18.206    
                         clock uncertainty           -0.067    18.139    
    ILOGIC_X0Y134        IDDR (Recov_iddr_C_R)       -0.572    17.567    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.567    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                 13.244    

Slack (MET) :             13.287ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.081ns  (logic 0.223ns (20.637%)  route 0.858ns (79.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.841ns = ( 8.341 - 7.500 ) 
    Source Clock Delay      (SCD):    0.694ns = ( 3.194 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           3.125     7.192    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.560    -0.368 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     1.571    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.664 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.530     3.194    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y145         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDSE (Prop_fdse_C_Q)         0.223     3.417 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.858     4.275    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y129        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.531    21.465    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.441    15.024 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    16.809    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.892 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.449    18.341    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X0Y129        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst/C
                         clock pessimism             -0.140    18.201    
                         clock uncertainty           -0.067    18.134    
    ILOGIC_X0Y129        IDDR (Recov_iddr_C_R)       -0.572    17.562    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.562    
                         arrival time                          -4.275    
  -------------------------------------------------------------------
                         slack                                 13.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[12].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.341ns  (logic 0.100ns (29.322%)  route 0.241ns (70.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.052ns = ( 3.552 - 2.500 ) 
    Source Clock Delay      (SCD):    0.633ns = ( 3.133 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.357ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.578    14.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    11.461 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    12.429    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    12.455 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.678    13.133    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y145         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDSE (Prop_fdse_C_Q)         0.100    13.233 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.241    13.474    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y146        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[12].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.937    15.125    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.568    11.557 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    12.594    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    12.624 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.928    13.552    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X0Y146        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[12].gen_iddr.iddr_inst/C
                         clock pessimism             -0.357    13.195    
    ILOGIC_X0Y146        IDDR (Remov_iddr_C_R)       -0.195    13.000    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[12].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -13.000    
                         arrival time                          13.474    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[15].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.402ns  (logic 0.100ns (24.856%)  route 0.302ns (75.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.051ns = ( 3.551 - 2.500 ) 
    Source Clock Delay      (SCD):    0.633ns = ( 3.133 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.357ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.578    14.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    11.461 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    12.429    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    12.455 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.678    13.133    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y145         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDSE (Prop_fdse_C_Q)         0.100    13.233 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.302    13.536    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y144        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[15].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.937    15.125    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.568    11.557 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    12.594    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    12.624 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.927    13.551    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X0Y144        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[15].gen_iddr.iddr_inst/C
                         clock pessimism             -0.357    13.194    
    ILOGIC_X0Y144        IDDR (Remov_iddr_C_R)       -0.195    12.999    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[15].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -12.999    
                         arrival time                          13.536    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[14].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.410ns  (logic 0.100ns (24.396%)  route 0.310ns (75.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.051ns = ( 3.551 - 2.500 ) 
    Source Clock Delay      (SCD):    0.633ns = ( 3.133 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.357ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.578    14.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    11.461 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    12.429    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    12.455 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.678    13.133    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y145         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDSE (Prop_fdse_C_Q)         0.100    13.233 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.310    13.543    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y143        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[14].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.937    15.125    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.568    11.557 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    12.594    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    12.624 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.927    13.551    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X0Y143        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[14].gen_iddr.iddr_inst/C
                         clock pessimism             -0.357    13.194    
    ILOGIC_X0Y143        IDDR (Remov_iddr_C_R)       -0.195    12.999    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[14].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -12.999    
                         arrival time                          13.543    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[11].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.444ns  (logic 0.100ns (22.521%)  route 0.344ns (77.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 3.550 - 2.500 ) 
    Source Clock Delay      (SCD):    0.633ns = ( 3.133 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.357ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.578    14.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    11.461 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    12.429    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    12.455 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.678    13.133    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y145         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDSE (Prop_fdse_C_Q)         0.100    13.233 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.344    13.577    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y137        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[11].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.937    15.125    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.568    11.557 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    12.594    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    12.624 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.926    13.550    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X0Y137        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[11].gen_iddr.iddr_inst/C
                         clock pessimism             -0.357    13.193    
    ILOGIC_X0Y137        IDDR (Remov_iddr_C_R)       -0.195    12.998    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[11].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -12.998    
                         arrival time                          13.577    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[16].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.450ns  (logic 0.100ns (22.207%)  route 0.350ns (77.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.051ns = ( 3.551 - 2.500 ) 
    Source Clock Delay      (SCD):    0.633ns = ( 3.133 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.357ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.578    14.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    11.461 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    12.429    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    12.455 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.678    13.133    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y145         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDSE (Prop_fdse_C_Q)         0.100    13.233 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.350    13.584    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y142        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[16].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.937    15.125    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.568    11.557 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    12.594    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    12.624 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.927    13.551    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X0Y142        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[16].gen_iddr.iddr_inst/C
                         clock pessimism             -0.357    13.194    
    ILOGIC_X0Y142        IDDR (Remov_iddr_C_R)       -0.195    12.999    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[16].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -12.999    
                         arrival time                          13.584    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[5].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.530ns  (logic 0.100ns (18.851%)  route 0.430ns (81.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 3.550 - 2.500 ) 
    Source Clock Delay      (SCD):    0.633ns = ( 3.133 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.357ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.578    14.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    11.461 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    12.429    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    12.455 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.678    13.133    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y145         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDSE (Prop_fdse_C_Q)         0.100    13.233 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.430    13.664    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y139        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[5].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.937    15.125    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.568    11.557 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    12.594    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    12.624 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.926    13.550    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X0Y139        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[5].gen_iddr.iddr_inst/C
                         clock pessimism             -0.357    13.193    
    ILOGIC_X0Y139        IDDR (Remov_iddr_C_R)       -0.195    12.998    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[5].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -12.998    
                         arrival time                          13.664    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[7].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.544ns  (logic 0.100ns (18.398%)  route 0.444ns (81.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.047ns = ( 3.547 - 2.500 ) 
    Source Clock Delay      (SCD):    0.633ns = ( 3.133 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.357ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.578    14.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    11.461 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    12.429    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    12.455 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.678    13.133    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y145         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDSE (Prop_fdse_C_Q)         0.100    13.233 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.444    13.677    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y136        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[7].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.937    15.125    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.568    11.557 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    12.594    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    12.624 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.923    13.547    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X0Y136        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[7].gen_iddr.iddr_inst/C
                         clock pessimism             -0.357    13.190    
    ILOGIC_X0Y136        IDDR (Remov_iddr_C_R)       -0.195    12.995    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[7].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -12.995    
                         arrival time                          13.677    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.574ns  (logic 0.100ns (17.434%)  route 0.474ns (82.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.043ns = ( 3.543 - 2.500 ) 
    Source Clock Delay      (SCD):    0.633ns = ( 3.133 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.357ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.578    14.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    11.461 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    12.429    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    12.455 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.678    13.133    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y145         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDSE (Prop_fdse_C_Q)         0.100    13.233 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.474    13.707    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y129        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.937    15.125    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.568    11.557 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    12.594    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    12.624 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.919    13.543    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X0Y129        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst/C
                         clock pessimism             -0.357    13.186    
    ILOGIC_X0Y129        IDDR (Remov_iddr_C_R)       -0.195    12.991    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -12.991    
                         arrival time                          13.707    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.601ns  (logic 0.100ns (16.639%)  route 0.501ns (83.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.047ns = ( 3.547 - 2.500 ) 
    Source Clock Delay      (SCD):    0.633ns = ( 3.133 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.357ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.578    14.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    11.461 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    12.429    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    12.455 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.678    13.133    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y145         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDSE (Prop_fdse_C_Q)         0.100    13.233 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.501    13.734    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y134        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.937    15.125    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.568    11.557 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    12.594    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    12.624 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.923    13.547    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X0Y134        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst/C
                         clock pessimism             -0.357    13.190    
    ILOGIC_X0Y134        IDDR (Remov_iddr_C_R)       -0.195    12.995    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -12.995    
                         arrival time                          13.734    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.609ns  (logic 0.100ns (16.432%)  route 0.509ns (83.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.047ns = ( 3.547 - 2.500 ) 
    Source Clock Delay      (SCD):    0.633ns = ( 3.133 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.357ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.578    14.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    11.461 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    12.429    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    12.455 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.678    13.133    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y145         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDSE (Prop_fdse_C_Q)         0.100    13.233 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.509    13.742    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y133        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.937    15.125    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.568    11.557 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    12.594    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    12.624 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.923    13.547    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X0Y133        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst/C
                         clock pessimism             -0.357    13.190    
    ILOGIC_X0Y133        IDDR (Remov_iddr_C_R)       -0.195    12.995    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -12.995    
                         arrival time                          13.742    
  -------------------------------------------------------------------
                         slack                                  0.747    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.291ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.581ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.516ns  (logic 0.223ns (14.713%)  route 1.293ns (85.287%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.604ns = ( 4.821 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.135ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.743    -1.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y41         FDRE (Prop_fdre_C_Q)         0.223    -0.912 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.293     0.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X87Y33         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.285     4.503    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     1.782 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353     3.135    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.603     4.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X87Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism             -0.578     4.243    
                         clock uncertainty           -0.068     4.174    
    SLICE_X87Y33         FDCE (Recov_fdce_C_CLR)     -0.212     3.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          3.962    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  3.581    

Slack (MET) :             3.658ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.223ns (15.484%)  route 1.217ns (84.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.603ns = ( 4.822 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.135ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.743    -1.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y41         FDRE (Prop_fdre_C_Q)         0.223    -0.912 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.217     0.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X87Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.285     4.503    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     1.782 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353     3.135    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.604     4.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X87Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism             -0.578     4.244    
                         clock uncertainty           -0.068     4.175    
    SLICE_X87Y34         FDCE (Recov_fdce_C_CLR)     -0.212     3.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          3.963    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  3.658    

Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.418ns  (logic 0.223ns (15.721%)  route 1.195ns (84.279%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.603ns = ( 4.822 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.135ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.743    -1.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y41         FDRE (Prop_fdre_C_Q)         0.223    -0.912 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.195     0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X84Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.285     4.503    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     1.782 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353     3.135    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.604     4.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X84Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism             -0.578     4.244    
                         clock uncertainty           -0.068     4.175    
    SLICE_X84Y34         FDCE (Recov_fdce_C_CLR)     -0.212     3.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                          3.963    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.418ns  (logic 0.223ns (15.721%)  route 1.195ns (84.279%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.603ns = ( 4.822 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.135ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.743    -1.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y41         FDRE (Prop_fdre_C_Q)         0.223    -0.912 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.195     0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X84Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.285     4.503    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     1.782 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353     3.135    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.604     4.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X84Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism             -0.578     4.244    
                         clock uncertainty           -0.068     4.175    
    SLICE_X84Y34         FDCE (Recov_fdce_C_CLR)     -0.212     3.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                          3.963    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.418ns  (logic 0.223ns (15.721%)  route 1.195ns (84.279%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.603ns = ( 4.822 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.135ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.743    -1.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y41         FDRE (Prop_fdre_C_Q)         0.223    -0.912 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.195     0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X84Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.285     4.503    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     1.782 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353     3.135    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.604     4.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X84Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism             -0.578     4.244    
                         clock uncertainty           -0.068     4.175    
    SLICE_X84Y34         FDCE (Recov_fdce_C_CLR)     -0.212     3.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                          3.963    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.683ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.223ns (15.484%)  route 1.217ns (84.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.603ns = ( 4.822 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.135ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.743    -1.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y41         FDRE (Prop_fdre_C_Q)         0.223    -0.912 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.217     0.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X86Y34         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.285     4.503    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     1.782 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353     3.135    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.604     4.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X86Y34         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism             -0.578     4.244    
                         clock uncertainty           -0.068     4.175    
    SLICE_X86Y34         FDPE (Recov_fdpe_C_PRE)     -0.187     3.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                          3.988    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  3.683    

Slack (MET) :             3.685ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.223ns (15.775%)  route 1.191ns (84.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.602ns = ( 4.823 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.135ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.743    -1.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y41         FDRE (Prop_fdre_C_Q)         0.223    -0.912 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.191     0.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X87Y35         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.285     4.503    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     1.782 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353     3.135    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.605     4.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X87Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism             -0.578     4.245    
                         clock uncertainty           -0.068     4.176    
    SLICE_X87Y35         FDCE (Recov_fdce_C_CLR)     -0.212     3.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          3.964    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  3.685    

Slack (MET) :             3.685ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.223ns (15.775%)  route 1.191ns (84.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.602ns = ( 4.823 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.135ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.743    -1.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y41         FDRE (Prop_fdre_C_Q)         0.223    -0.912 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.191     0.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X87Y35         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.285     4.503    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     1.782 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353     3.135    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.605     4.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X87Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism             -0.578     4.245    
                         clock uncertainty           -0.068     4.176    
    SLICE_X87Y35         FDCE (Recov_fdce_C_CLR)     -0.212     3.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          3.964    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  3.685    

Slack (MET) :             3.833ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.223ns (17.352%)  route 1.062ns (82.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.603ns = ( 4.822 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.135ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.743    -1.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y41         FDRE (Prop_fdre_C_Q)         0.223    -0.912 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.062     0.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X83Y36         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.285     4.503    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     1.782 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353     3.135    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.604     4.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X83Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism             -0.558     4.264    
                         clock uncertainty           -0.068     4.195    
    SLICE_X83Y36         FDCE (Recov_fdce_C_CLR)     -0.212     3.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                          3.983    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  3.833    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.223ns (18.045%)  route 1.013ns (81.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.602ns = ( 4.823 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.135ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.743    -1.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y41         FDRE (Prop_fdre_C_Q)         0.223    -0.912 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.013     0.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X84Y35         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.285     4.503    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     1.782 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353     3.135    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.605     4.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X84Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism             -0.578     4.245    
                         clock uncertainty           -0.068     4.176    
    SLICE_X84Y35         FDCE (Recov_fdce_C_CLR)     -0.212     3.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          3.964    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  3.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.696%)  route 0.152ns (60.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.697    -0.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X87Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y36         FDCE (Prop_fdce_C_Q)         0.100    -0.253 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.152    -0.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X86Y36         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.955    -0.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X86Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.126    -0.342    
    SLICE_X86Y36         FDCE (Remov_fdce_C_CLR)     -0.050    -0.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.509%)  route 0.147ns (59.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.348ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.702    -0.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y41         FDPE (Prop_fdpe_C_Q)         0.100    -0.248 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.147    -0.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X88Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.960    -0.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X88Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.124    -0.335    
    SLICE_X88Y38         FDCE (Remov_fdce_C_CLR)     -0.069    -0.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.509%)  route 0.147ns (59.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.348ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.702    -0.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y41         FDPE (Prop_fdpe_C_Q)         0.100    -0.248 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.147    -0.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X88Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.960    -0.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X88Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.124    -0.335    
    SLICE_X88Y38         FDCE (Remov_fdce_C_CLR)     -0.069    -0.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.509%)  route 0.147ns (59.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.348ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.702    -0.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y41         FDPE (Prop_fdpe_C_Q)         0.100    -0.248 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.147    -0.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X88Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.960    -0.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X88Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.124    -0.335    
    SLICE_X88Y38         FDCE (Remov_fdce_C_CLR)     -0.069    -0.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.509%)  route 0.147ns (59.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.348ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.702    -0.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y41         FDPE (Prop_fdpe_C_Q)         0.100    -0.248 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.147    -0.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X88Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.960    -0.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X88Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.124    -0.335    
    SLICE_X88Y38         FDCE (Remov_fdce_C_CLR)     -0.069    -0.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.420%)  route 0.147ns (59.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.690    -0.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X83Y29         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y29         FDPE (Prop_fdpe_C_Q)         0.100    -0.260 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.147    -0.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X81Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.946    -0.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X81Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.124    -0.349    
    SLICE_X81Y28         FDCE (Remov_fdce_C_CLR)     -0.069    -0.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.420%)  route 0.147ns (59.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.690    -0.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X83Y29         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y29         FDPE (Prop_fdpe_C_Q)         0.100    -0.260 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.147    -0.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X81Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.946    -0.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X81Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.124    -0.349    
    SLICE_X81Y28         FDCE (Remov_fdce_C_CLR)     -0.069    -0.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.420%)  route 0.147ns (59.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.690    -0.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X83Y29         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y29         FDPE (Prop_fdpe_C_Q)         0.100    -0.260 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.147    -0.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X81Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.946    -0.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X81Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.124    -0.349    
    SLICE_X81Y28         FDCE (Remov_fdce_C_CLR)     -0.069    -0.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.420%)  route 0.147ns (59.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.690    -0.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X83Y29         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y29         FDPE (Prop_fdpe_C_Q)         0.100    -0.260 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.147    -0.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X81Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.946    -0.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X81Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.124    -0.349    
    SLICE_X81Y28         FDCE (Remov_fdce_C_CLR)     -0.069    -0.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.420%)  route 0.147ns (59.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.690    -0.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X83Y29         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y29         FDPE (Prop_fdpe_C_Q)         0.100    -0.260 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.147    -0.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X81Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.946    -0.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X81Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.124    -0.349    
    SLICE_X81Y28         FDCE (Remov_fdce_C_CLR)     -0.069    -0.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.305    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.518ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.388ns (16.981%)  route 1.897ns (83.019%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.096ns = ( 37.096 - 33.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     4.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.259     4.772 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.448     5.219    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.043     5.262 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.640     5.903    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y51         LUT4 (Prop_lut4_I3_O)        0.043     5.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.510     6.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X74Y48         LUT1 (Prop_lut1_I0_O)        0.043     6.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.299     6.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X76Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.598    37.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X76Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.467    37.563    
                         clock uncertainty           -0.035    37.527    
    SLICE_X76Y47         FDCE (Recov_fdce_C_CLR)     -0.212    37.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.315    
                         arrival time                          -6.797    
  -------------------------------------------------------------------
                         slack                                 30.518    

Slack (MET) :             30.518ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.388ns (16.981%)  route 1.897ns (83.019%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.096ns = ( 37.096 - 33.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     4.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.259     4.772 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.448     5.219    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.043     5.262 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.640     5.903    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y51         LUT4 (Prop_lut4_I3_O)        0.043     5.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.510     6.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X74Y48         LUT1 (Prop_lut1_I0_O)        0.043     6.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.299     6.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X76Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.598    37.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X76Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.467    37.563    
                         clock uncertainty           -0.035    37.527    
    SLICE_X76Y47         FDCE (Recov_fdce_C_CLR)     -0.212    37.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.315    
                         arrival time                          -6.797    
  -------------------------------------------------------------------
                         slack                                 30.518    

Slack (MET) :             30.518ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.388ns (16.981%)  route 1.897ns (83.019%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.096ns = ( 37.096 - 33.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     4.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.259     4.772 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.448     5.219    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.043     5.262 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.640     5.903    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y51         LUT4 (Prop_lut4_I3_O)        0.043     5.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.510     6.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X74Y48         LUT1 (Prop_lut1_I0_O)        0.043     6.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.299     6.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X76Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.598    37.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X76Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.467    37.563    
                         clock uncertainty           -0.035    37.527    
    SLICE_X76Y47         FDCE (Recov_fdce_C_CLR)     -0.212    37.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.315    
                         arrival time                          -6.797    
  -------------------------------------------------------------------
                         slack                                 30.518    

Slack (MET) :             30.518ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.388ns (16.981%)  route 1.897ns (83.019%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.096ns = ( 37.096 - 33.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     4.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.259     4.772 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.448     5.219    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.043     5.262 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.640     5.903    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y51         LUT4 (Prop_lut4_I3_O)        0.043     5.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.510     6.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X74Y48         LUT1 (Prop_lut1_I0_O)        0.043     6.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.299     6.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X76Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.598    37.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X76Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.467    37.563    
                         clock uncertainty           -0.035    37.527    
    SLICE_X76Y47         FDCE (Recov_fdce_C_CLR)     -0.212    37.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.315    
                         arrival time                          -6.797    
  -------------------------------------------------------------------
                         slack                                 30.518    

Slack (MET) :             30.518ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.388ns (16.981%)  route 1.897ns (83.019%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.096ns = ( 37.096 - 33.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     4.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.259     4.772 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.448     5.219    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.043     5.262 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.640     5.903    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y51         LUT4 (Prop_lut4_I3_O)        0.043     5.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.510     6.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X74Y48         LUT1 (Prop_lut1_I0_O)        0.043     6.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.299     6.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X76Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.598    37.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X76Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.467    37.563    
                         clock uncertainty           -0.035    37.527    
    SLICE_X76Y47         FDCE (Recov_fdce_C_CLR)     -0.212    37.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.315    
                         arrival time                          -6.797    
  -------------------------------------------------------------------
                         slack                                 30.518    

Slack (MET) :             30.518ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.388ns (16.981%)  route 1.897ns (83.019%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.096ns = ( 37.096 - 33.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     4.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.259     4.772 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.448     5.219    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.043     5.262 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.640     5.903    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y51         LUT4 (Prop_lut4_I3_O)        0.043     5.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.510     6.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X74Y48         LUT1 (Prop_lut1_I0_O)        0.043     6.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.299     6.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X76Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.598    37.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X76Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.467    37.563    
                         clock uncertainty           -0.035    37.527    
    SLICE_X76Y47         FDCE (Recov_fdce_C_CLR)     -0.212    37.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.315    
                         arrival time                          -6.797    
  -------------------------------------------------------------------
                         slack                                 30.518    

Slack (MET) :             30.518ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.388ns (16.981%)  route 1.897ns (83.019%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.096ns = ( 37.096 - 33.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     4.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.259     4.772 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.448     5.219    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.043     5.262 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.640     5.903    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y51         LUT4 (Prop_lut4_I3_O)        0.043     5.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.510     6.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X74Y48         LUT1 (Prop_lut1_I0_O)        0.043     6.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.299     6.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X76Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.598    37.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X76Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.467    37.563    
                         clock uncertainty           -0.035    37.527    
    SLICE_X76Y47         FDCE (Recov_fdce_C_CLR)     -0.212    37.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.315    
                         arrival time                          -6.797    
  -------------------------------------------------------------------
                         slack                                 30.518    

Slack (MET) :             30.518ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.388ns (16.981%)  route 1.897ns (83.019%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.096ns = ( 37.096 - 33.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     4.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.259     4.772 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.448     5.219    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.043     5.262 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.640     5.903    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y51         LUT4 (Prop_lut4_I3_O)        0.043     5.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.510     6.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X74Y48         LUT1 (Prop_lut1_I0_O)        0.043     6.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.299     6.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X76Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.598    37.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X76Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.467    37.563    
                         clock uncertainty           -0.035    37.527    
    SLICE_X76Y47         FDCE (Recov_fdce_C_CLR)     -0.212    37.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.315    
                         arrival time                          -6.797    
  -------------------------------------------------------------------
                         slack                                 30.518    

Slack (MET) :             30.601ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.388ns (17.623%)  route 1.814ns (82.377%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.096ns = ( 37.096 - 33.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     4.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.259     4.772 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.448     5.219    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.043     5.262 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.640     5.903    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y51         LUT4 (Prop_lut4_I3_O)        0.043     5.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.510     6.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X74Y48         LUT1 (Prop_lut1_I0_O)        0.043     6.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.216     6.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X75Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.598    37.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X75Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.467    37.563    
                         clock uncertainty           -0.035    37.527    
    SLICE_X75Y47         FDCE (Recov_fdce_C_CLR)     -0.212    37.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.315    
                         arrival time                          -6.714    
  -------------------------------------------------------------------
                         slack                                 30.601    

Slack (MET) :             30.601ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.388ns (17.623%)  route 1.814ns (82.377%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.096ns = ( 37.096 - 33.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     4.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.259     4.772 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.448     5.219    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.043     5.262 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.640     5.903    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y51         LUT4 (Prop_lut4_I3_O)        0.043     5.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.510     6.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X74Y48         LUT1 (Prop_lut1_I0_O)        0.043     6.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.216     6.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X75Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.598    37.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X75Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.467    37.563    
                         clock uncertainty           -0.035    37.527    
    SLICE_X75Y47         FDCE (Recov_fdce_C_CLR)     -0.212    37.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.315    
                         arrival time                          -6.714    
  -------------------------------------------------------------------
                         slack                                 30.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.174%)  route 0.099ns (49.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.699     2.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y39         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y39         FDPE (Prop_fdpe_C_Q)         0.100     2.340 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.099     2.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X84Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.958     2.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X84Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.515     2.254    
    SLICE_X84Y38         FDCE (Remov_fdce_C_CLR)     -0.069     2.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.174%)  route 0.099ns (49.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.699     2.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y39         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y39         FDPE (Prop_fdpe_C_Q)         0.100     2.340 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.099     2.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X84Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.958     2.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X84Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.515     2.254    
    SLICE_X84Y38         FDCE (Remov_fdce_C_CLR)     -0.069     2.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.174%)  route 0.099ns (49.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.699     2.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y39         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y39         FDPE (Prop_fdpe_C_Q)         0.100     2.340 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.099     2.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X84Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.958     2.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X84Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.515     2.254    
    SLICE_X84Y38         FDCE (Remov_fdce_C_CLR)     -0.069     2.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.174%)  route 0.099ns (49.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.699     2.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y39         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y39         FDPE (Prop_fdpe_C_Q)         0.100     2.340 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.099     2.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X84Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.958     2.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X84Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.515     2.254    
    SLICE_X84Y38         FDCE (Remov_fdce_C_CLR)     -0.069     2.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.174%)  route 0.099ns (49.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.699     2.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y39         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y39         FDPE (Prop_fdpe_C_Q)         0.100     2.340 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.099     2.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X84Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.958     2.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X84Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.515     2.254    
    SLICE_X84Y38         FDCE (Remov_fdce_C_CLR)     -0.069     2.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.174%)  route 0.099ns (49.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.699     2.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y39         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y39         FDPE (Prop_fdpe_C_Q)         0.100     2.340 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.099     2.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X84Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.958     2.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X84Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.515     2.254    
    SLICE_X84Y38         FDCE (Remov_fdce_C_CLR)     -0.069     2.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.174%)  route 0.099ns (49.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.699     2.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y39         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y39         FDPE (Prop_fdpe_C_Q)         0.100     2.340 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.099     2.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X84Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.958     2.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X84Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.515     2.254    
    SLICE_X84Y38         FDCE (Remov_fdce_C_CLR)     -0.069     2.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.174%)  route 0.099ns (49.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.699     2.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y39         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y39         FDPE (Prop_fdpe_C_Q)         0.100     2.340 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.099     2.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X84Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.958     2.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X84Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.515     2.254    
    SLICE_X84Y38         FDCE (Remov_fdce_C_CLR)     -0.069     2.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.680%)  route 0.146ns (59.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.690     2.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X85Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y27         FDPE (Prop_fdpe_C_Q)         0.100     2.331 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.146     2.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X82Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.946     2.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X82Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.498     2.259    
    SLICE_X82Y28         FDCE (Remov_fdce_C_CLR)     -0.050     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.680%)  route 0.146ns (59.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.690     2.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X85Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y27         FDPE (Prop_fdpe_C_Q)         0.100     2.331 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.146     2.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X82Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.946     2.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X82Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.498     2.259    
    SLICE_X82Y28         FDCE (Remov_fdce_C_CLR)     -0.050     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.268    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axi_periph_clk_design_1_CLK_COMMON_0
  To Clock:  delay_clk_design_1_CLK_COMMON_0

Setup :            0  Failing Endpoints,  Worst Slack        2.982ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.982ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.259ns (18.956%)  route 1.107ns (81.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.928ns = ( 4.072 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.455ns
    Clock Pessimism Removal (CPR):    -0.788ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.348    -1.455    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X2Y245         FDSE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y245         FDSE (Prop_fdse_C_Q)         0.259    -1.196 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           1.107    -0.088    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X1Y245         FDPE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.206     4.072    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X1Y245         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                         clock pessimism             -0.788     3.283    
                         clock uncertainty           -0.212     3.071    
    SLICE_X1Y245         FDPE (Recov_fdpe_C_PRE)     -0.178     2.893    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg
  -------------------------------------------------------------------
                         required time                          2.893    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  2.982    

Slack (MET) :             2.982ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.259ns (18.956%)  route 1.107ns (81.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.928ns = ( 4.072 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.455ns
    Clock Pessimism Removal (CPR):    -0.788ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.348    -1.455    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X2Y245         FDSE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y245         FDSE (Prop_fdse_C_Q)         0.259    -1.196 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           1.107    -0.088    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X1Y245         FDPE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.206     4.072    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X1Y245         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.788     3.283    
                         clock uncertainty           -0.212     3.071    
    SLICE_X1Y245         FDPE (Recov_fdpe_C_PRE)     -0.178     2.893    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                          2.893    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  2.982    

Slack (MET) :             2.982ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.259ns (18.956%)  route 1.107ns (81.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.928ns = ( 4.072 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.455ns
    Clock Pessimism Removal (CPR):    -0.788ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.348    -1.455    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X2Y245         FDSE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y245         FDSE (Prop_fdse_C_Q)         0.259    -1.196 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           1.107    -0.088    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X1Y245         FDPE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.206     4.072    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X1Y245         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.788     3.283    
                         clock uncertainty           -0.212     3.071    
    SLICE_X1Y245         FDPE (Recov_fdpe_C_PRE)     -0.178     2.893    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          2.893    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  2.982    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.259ns (22.086%)  route 0.914ns (77.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.571ns = ( 4.429 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.102ns
    Clock Pessimism Removal (CPR):    -0.788ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.701    -1.102    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X152Y52        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y52        FDSE (Prop_fdse_C_Q)         0.259    -0.843 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.914     0.071    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X152Y51        FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.563     4.429    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y51        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                         clock pessimism             -0.788     3.640    
                         clock uncertainty           -0.212     3.428    
    SLICE_X152Y51        FDPE (Recov_fdpe_C_PRE)     -0.187     3.241    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg
  -------------------------------------------------------------------
                         required time                          3.241    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.204ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.259ns (22.086%)  route 0.914ns (77.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.571ns = ( 4.429 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.102ns
    Clock Pessimism Removal (CPR):    -0.788ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.701    -1.102    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X152Y52        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y52        FDSE (Prop_fdse_C_Q)         0.259    -0.843 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.914     0.071    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X152Y51        FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.563     4.429    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y51        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.788     3.640    
                         clock uncertainty           -0.212     3.428    
    SLICE_X152Y51        FDPE (Recov_fdpe_C_PRE)     -0.154     3.274    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                          3.274    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  3.204    

Slack (MET) :             3.204ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.259ns (22.086%)  route 0.914ns (77.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.571ns = ( 4.429 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.102ns
    Clock Pessimism Removal (CPR):    -0.788ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.701    -1.102    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X152Y52        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y52        FDSE (Prop_fdse_C_Q)         0.259    -0.843 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.914     0.071    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X152Y51        FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.563     4.429    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y51        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.788     3.640    
                         clock uncertainty           -0.212     3.428    
    SLICE_X152Y51        FDPE (Recov_fdpe_C_PRE)     -0.154     3.274    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          3.274    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  3.204    

Slack (MET) :             3.251ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.223ns (20.220%)  route 0.880ns (79.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 4.259 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.274ns
    Clock Pessimism Removal (CPR):    -0.788ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.529    -1.274    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X151Y101       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y101       FDSE (Prop_fdse_C_Q)         0.223    -1.051 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.880    -0.171    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X151Y100       FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.393     4.259    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X151Y100       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                         clock pessimism             -0.788     3.470    
                         clock uncertainty           -0.212     3.258    
    SLICE_X151Y100       FDPE (Recov_fdpe_C_PRE)     -0.178     3.080    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg
  -------------------------------------------------------------------
                         required time                          3.080    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  3.251    

Slack (MET) :             3.251ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.223ns (20.220%)  route 0.880ns (79.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 4.259 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.274ns
    Clock Pessimism Removal (CPR):    -0.788ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.529    -1.274    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X151Y101       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y101       FDSE (Prop_fdse_C_Q)         0.223    -1.051 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.880    -0.171    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X151Y100       FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.393     4.259    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X151Y100       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.788     3.470    
                         clock uncertainty           -0.212     3.258    
    SLICE_X151Y100       FDPE (Recov_fdpe_C_PRE)     -0.178     3.080    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                          3.080    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  3.251    

Slack (MET) :             3.251ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.223ns (20.220%)  route 0.880ns (79.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 4.259 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.274ns
    Clock Pessimism Removal (CPR):    -0.788ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.529    -1.274    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X151Y101       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y101       FDSE (Prop_fdse_C_Q)         0.223    -1.051 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.880    -0.171    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X151Y100       FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.393     4.259    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X151Y100       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.788     3.470    
                         clock uncertainty           -0.212     3.258    
    SLICE_X151Y100       FDPE (Recov_fdpe_C_PRE)     -0.178     3.080    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          3.080    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  3.251    

Slack (MET) :             3.324ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.259ns (25.091%)  route 0.773ns (74.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.912ns = ( 4.088 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.447ns
    Clock Pessimism Removal (CPR):    -0.788ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.356    -1.447    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X2Y199         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y199         FDSE (Prop_fdse_C_Q)         0.259    -1.188 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.773    -0.415    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X1Y199         FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.222     4.088    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X1Y199         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                         clock pessimism             -0.788     3.299    
                         clock uncertainty           -0.212     3.087    
    SLICE_X1Y199         FDPE (Recov_fdpe_C_PRE)     -0.178     2.909    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg
  -------------------------------------------------------------------
                         required time                          2.909    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  3.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.118ns (18.621%)  route 0.516ns (81.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.255ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.729    -0.255    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X152Y52        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y52        FDSE (Prop_fdse_C_Q)         0.118    -0.137 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.516     0.378    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X152Y51        FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.969    -0.115    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y51        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                         clock pessimism              0.166     0.052    
                         clock uncertainty            0.212     0.263    
    SLICE_X152Y51        FDPE (Remov_fdpe_C_PRE)     -0.052     0.211    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.211    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.118ns (18.621%)  route 0.516ns (81.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.255ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.729    -0.255    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X152Y52        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y52        FDSE (Prop_fdse_C_Q)         0.118    -0.137 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.516     0.378    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X152Y51        FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.969    -0.115    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y51        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism              0.166     0.052    
                         clock uncertainty            0.212     0.263    
    SLICE_X152Y51        FDPE (Remov_fdpe_C_PRE)     -0.052     0.211    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.211    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.118ns (18.621%)  route 0.516ns (81.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.255ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.729    -0.255    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X152Y52        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y52        FDSE (Prop_fdse_C_Q)         0.118    -0.137 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.516     0.378    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X152Y51        FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.969    -0.115    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y51        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism              0.166     0.052    
                         clock uncertainty            0.212     0.263    
    SLICE_X152Y51        FDPE (Remov_fdpe_C_PRE)     -0.052     0.211    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.211    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.100ns (16.810%)  route 0.495ns (83.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.677    -0.307    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X151Y101       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y101       FDSE (Prop_fdse_C_Q)         0.100    -0.207 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.495     0.287    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X151Y100       FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.897    -0.187    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X151Y100       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                         clock pessimism              0.166    -0.020    
                         clock uncertainty            0.212     0.191    
    SLICE_X151Y100       FDPE (Remov_fdpe_C_PRE)     -0.072     0.119    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.100ns (16.810%)  route 0.495ns (83.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.677    -0.307    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X151Y101       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y101       FDSE (Prop_fdse_C_Q)         0.100    -0.207 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.495     0.287    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X151Y100       FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.897    -0.187    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X151Y100       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism              0.166    -0.020    
                         clock uncertainty            0.212     0.191    
    SLICE_X151Y100       FDPE (Remov_fdpe_C_PRE)     -0.072     0.119    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.100ns (16.810%)  route 0.495ns (83.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.677    -0.307    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X151Y101       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y101       FDSE (Prop_fdse_C_Q)         0.100    -0.207 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.495     0.287    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X151Y100       FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.897    -0.187    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X151Y100       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism              0.166    -0.020    
                         clock uncertainty            0.212     0.191    
    SLICE_X151Y100       FDPE (Remov_fdpe_C_PRE)     -0.072     0.119    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.118ns (19.925%)  route 0.474ns (80.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.625    -0.359    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X2Y199         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y199         FDSE (Prop_fdse_C_Q)         0.118    -0.241 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.474     0.233    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X1Y199         FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.259    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X1Y199         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                         clock pessimism              0.166    -0.092    
                         clock uncertainty            0.212     0.119    
    SLICE_X1Y199         FDPE (Remov_fdpe_C_PRE)     -0.072     0.047    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.118ns (19.925%)  route 0.474ns (80.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.625    -0.359    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X2Y199         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y199         FDSE (Prop_fdse_C_Q)         0.118    -0.241 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.474     0.233    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X1Y199         FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.259    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X1Y199         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism              0.166    -0.092    
                         clock uncertainty            0.212     0.119    
    SLICE_X1Y199         FDPE (Remov_fdpe_C_PRE)     -0.072     0.047    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.118ns (19.925%)  route 0.474ns (80.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.625    -0.359    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X2Y199         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y199         FDSE (Prop_fdse_C_Q)         0.118    -0.241 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.474     0.233    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X1Y199         FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.259    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X1Y199         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism              0.166    -0.092    
                         clock uncertainty            0.212     0.119    
    SLICE_X1Y199         FDPE (Remov_fdpe_C_PRE)     -0.072     0.047    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.118ns (15.065%)  route 0.665ns (84.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.610    -0.374    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X2Y245         FDSE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y245         FDSE (Prop_fdse_C_Q)         0.118    -0.256 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.665     0.409    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X1Y245         FDPE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.815    -0.269    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X1Y245         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                         clock pessimism              0.166    -0.102    
                         clock uncertainty            0.212     0.109    
    SLICE_X1Y245         FDPE (Remov_fdpe_C_PRE)     -0.072     0.037    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.371    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  prm_clk_ad1
  To Clock:  prm_clk_ad1

Setup :            0  Failing Endpoints,  Worst Slack        1.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.340ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.475ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.259ns (11.640%)  route 1.966ns (88.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.550ns = ( 7.550 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X2Y153         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y153         FDRE (Prop_fdre_C_Q)         0.259     4.147 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         1.966     6.113    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X5Y187         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.217     7.550    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X5Y187         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                         clock pessimism              0.284     7.835    
                         clock uncertainty           -0.035     7.799    
    SLICE_X5Y187         FDCE (Recov_fdce_C_CLR)     -0.212     7.587    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                          7.587    
                         arrival time                          -6.113    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.475ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.259ns (11.640%)  route 1.966ns (88.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.550ns = ( 7.550 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X2Y153         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y153         FDRE (Prop_fdre_C_Q)         0.259     4.147 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         1.966     6.113    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X5Y187         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.217     7.550    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X5Y187         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism              0.284     7.835    
                         clock uncertainty           -0.035     7.799    
    SLICE_X5Y187         FDCE (Recov_fdce_C_CLR)     -0.212     7.587    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                          7.587    
                         arrival time                          -6.113    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.475ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.259ns (11.640%)  route 1.966ns (88.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.550ns = ( 7.550 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X2Y153         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y153         FDRE (Prop_fdre_C_Q)         0.259     4.147 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         1.966     6.113    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X5Y187         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.217     7.550    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X5Y187         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/C
                         clock pessimism              0.284     7.835    
                         clock uncertainty           -0.035     7.799    
    SLICE_X5Y187         FDCE (Recov_fdce_C_CLR)     -0.212     7.587    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg
  -------------------------------------------------------------------
                         required time                          7.587    
                         arrival time                          -6.113    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.475ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.259ns (11.640%)  route 1.966ns (88.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.550ns = ( 7.550 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X2Y153         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y153         FDRE (Prop_fdre_C_Q)         0.259     4.147 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         1.966     6.113    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X5Y187         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.217     7.550    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X5Y187         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg/C
                         clock pessimism              0.284     7.835    
                         clock uncertainty           -0.035     7.799    
    SLICE_X5Y187         FDCE (Recov_fdce_C_CLR)     -0.212     7.587    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                          7.587    
                         arrival time                          -6.113    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.758ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[0]/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.223ns (11.676%)  route 1.687ns (88.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.499ns = ( 7.499 - 4.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.337     3.869    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X0Y174         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y174         FDRE (Prop_fdre_C_Q)         0.223     4.092 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.687     5.778    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/AR[0]
    SLICE_X9Y199         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.166     7.499    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/clk
    SLICE_X9Y199         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[0]/C
                         clock pessimism              0.284     7.784    
                         clock uncertainty           -0.035     7.748    
    SLICE_X9Y199         FDCE (Recov_fdce_C_CLR)     -0.212     7.536    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.536    
                         arrival time                          -5.778    
  -------------------------------------------------------------------
                         slack                                  1.758    

Slack (MET) :             1.758ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.223ns (11.676%)  route 1.687ns (88.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.499ns = ( 7.499 - 4.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.337     3.869    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X0Y174         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y174         FDRE (Prop_fdre_C_Q)         0.223     4.092 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.687     5.778    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/AR[0]
    SLICE_X9Y199         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.166     7.499    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/clk
    SLICE_X9Y199         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/C
                         clock pessimism              0.284     7.784    
                         clock uncertainty           -0.035     7.748    
    SLICE_X9Y199         FDCE (Recov_fdce_C_CLR)     -0.212     7.536    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg
  -------------------------------------------------------------------
                         required time                          7.536    
                         arrival time                          -5.778    
  -------------------------------------------------------------------
                         slack                                  1.758    

Slack (MET) :             1.758ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.223ns (11.676%)  route 1.687ns (88.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.499ns = ( 7.499 - 4.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.337     3.869    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X0Y174         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y174         FDRE (Prop_fdre_C_Q)         0.223     4.092 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.687     5.778    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/AR[0]
    SLICE_X9Y199         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.166     7.499    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/clk
    SLICE_X9Y199         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/C
                         clock pessimism              0.284     7.784    
                         clock uncertainty           -0.035     7.748    
    SLICE_X9Y199         FDCE (Recov_fdce_C_CLR)     -0.212     7.536    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                          7.536    
                         arrival time                          -5.778    
  -------------------------------------------------------------------
                         slack                                  1.758    

Slack (MET) :             1.758ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.223ns (11.676%)  route 1.687ns (88.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.499ns = ( 7.499 - 4.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.337     3.869    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X0Y174         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y174         FDRE (Prop_fdre_C_Q)         0.223     4.092 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.687     5.778    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/AR[0]
    SLICE_X9Y199         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.166     7.499    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/clk
    SLICE_X9Y199         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_reg/C
                         clock pessimism              0.284     7.784    
                         clock uncertainty           -0.035     7.748    
    SLICE_X9Y199         FDCE (Recov_fdce_C_CLR)     -0.212     7.536    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_reg
  -------------------------------------------------------------------
                         required time                          7.536    
                         arrival time                          -5.778    
  -------------------------------------------------------------------
                         slack                                  1.758    

Slack (MET) :             1.765ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.259ns (13.460%)  route 1.665ns (86.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.540ns = ( 7.540 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X2Y153         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y153         FDRE (Prop_fdre_C_Q)         0.259     4.147 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         1.665     5.812    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X4Y176         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.207     7.540    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X4Y176         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                         clock pessimism              0.284     7.825    
                         clock uncertainty           -0.035     7.789    
    SLICE_X4Y176         FDCE (Recov_fdce_C_CLR)     -0.212     7.577    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]
  -------------------------------------------------------------------
                         required time                          7.577    
                         arrival time                          -5.812    
  -------------------------------------------------------------------
                         slack                                  1.765    

Slack (MET) :             1.765ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[16]/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.259ns (13.460%)  route 1.665ns (86.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.540ns = ( 7.540 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X2Y153         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y153         FDRE (Prop_fdre_C_Q)         0.259     4.147 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         1.665     5.812    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X4Y176         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.207     7.540    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X4Y176         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[16]/C
                         clock pessimism              0.284     7.825    
                         clock uncertainty           -0.035     7.789    
    SLICE_X4Y176         FDCE (Recov_fdce_C_CLR)     -0.212     7.577    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[16]
  -------------------------------------------------------------------
                         required time                          7.577    
                         arrival time                          -5.812    
  -------------------------------------------------------------------
                         slack                                  1.765    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.118ns (41.246%)  route 0.168ns (58.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.624     1.795    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X2Y153         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y153         FDRE (Prop_fdre_C_Q)         0.118     1.913 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.168     2.081    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X0Y152         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.825     2.141    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X0Y152         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                         clock pessimism             -0.330     1.810    
    SLICE_X0Y152         FDCE (Remov_fdce_C_CLR)     -0.069     1.741    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.118ns (41.246%)  route 0.168ns (58.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.624     1.795    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X2Y153         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y153         FDRE (Prop_fdre_C_Q)         0.118     1.913 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.168     2.081    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X0Y152         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.825     2.141    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X0Y152         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.330     1.810    
    SLICE_X0Y152         FDCE (Remov_fdce_C_CLR)     -0.069     1.741    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.118ns (41.246%)  route 0.168ns (58.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.624     1.795    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X2Y153         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y153         FDRE (Prop_fdre_C_Q)         0.118     1.913 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.168     2.081    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X0Y152         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.825     2.141    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X0Y152         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m3_reg/C
                         clock pessimism             -0.330     1.810    
    SLICE_X0Y152         FDCE (Remov_fdce_C_CLR)     -0.069     1.741    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m3_reg
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.118ns (41.246%)  route 0.168ns (58.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.624     1.795    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X2Y153         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y153         FDRE (Prop_fdre_C_Q)         0.118     1.913 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.168     2.081    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X0Y152         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.825     2.141    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X0Y152         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg/C
                         clock pessimism             -0.330     1.810    
    SLICE_X0Y152         FDCE (Remov_fdce_C_CLR)     -0.069     1.741    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.118ns (41.246%)  route 0.168ns (58.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.624     1.795    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X2Y153         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y153         FDRE (Prop_fdre_C_Q)         0.118     1.913 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.168     2.081    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X0Y152         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.825     2.141    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X0Y152         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]/C
                         clock pessimism             -0.330     1.810    
    SLICE_X0Y152         FDCE (Remov_fdce_C_CLR)     -0.069     1.741    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.118ns (40.581%)  route 0.173ns (59.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.624     1.795    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X2Y153         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y153         FDRE (Prop_fdre_C_Q)         0.118     1.913 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.173     2.086    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X0Y153         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.824     2.140    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X0Y153         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                         clock pessimism             -0.330     1.809    
    SLICE_X0Y153         FDCE (Remov_fdce_C_CLR)     -0.069     1.740    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[2]/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.118ns (33.627%)  route 0.233ns (66.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.624     1.795    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X2Y153         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y153         FDRE (Prop_fdre_C_Q)         0.118     1.913 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.233     2.146    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X2Y151         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.825     2.141    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X2Y151         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[2]/C
                         clock pessimism             -0.330     1.810    
    SLICE_X2Y151         FDCE (Remov_fdce_C_CLR)     -0.050     1.760    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[4]/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.118ns (33.627%)  route 0.233ns (66.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.624     1.795    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X2Y153         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y153         FDRE (Prop_fdre_C_Q)         0.118     1.913 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.233     2.146    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X2Y151         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.825     2.141    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X2Y151         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[4]/C
                         clock pessimism             -0.330     1.810    
    SLICE_X2Y151         FDCE (Remov_fdce_C_CLR)     -0.050     1.760    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[5]/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.118ns (33.627%)  route 0.233ns (66.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.624     1.795    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X2Y153         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y153         FDRE (Prop_fdre_C_Q)         0.118     1.913 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.233     2.146    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X2Y151         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.825     2.141    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X2Y151         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[5]/C
                         clock pessimism             -0.330     1.810    
    SLICE_X2Y151         FDCE (Remov_fdce_C_CLR)     -0.050     1.760    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[6]/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.118ns (33.627%)  route 0.233ns (66.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.624     1.795    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X2Y153         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y153         FDRE (Prop_fdre_C_Q)         0.118     1.913 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.233     2.146    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X2Y151         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.825     2.141    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X2Y151         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[6]/C
                         clock pessimism             -0.330     1.810    
    SLICE_X2Y151         FDCE (Remov_fdce_C_CLR)     -0.050     1.760    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.386    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  prm_clk_ad2
  To Clock:  prm_clk_ad2

Setup :            0  Failing Endpoints,  Worst Slack        1.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.310ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[1]/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.204ns (9.143%)  route 2.027ns (90.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 8.631 - 4.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.643     4.958    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X137Y62        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y62        FDRE (Prop_fdre_C_Q)         0.204     5.162 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=208, routed)         2.027     7.190    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]_0
    SLICE_X153Y81        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.554     8.631    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/clk
    SLICE_X153Y81        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[1]/C
                         clock pessimism              0.328     8.959    
                         clock uncertainty           -0.035     8.924    
    SLICE_X153Y81        FDCE (Recov_fdce_C_CLR)     -0.295     8.629    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.629    
                         arrival time                          -7.190    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[2]/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.204ns (9.143%)  route 2.027ns (90.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 8.631 - 4.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.643     4.958    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X137Y62        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y62        FDRE (Prop_fdre_C_Q)         0.204     5.162 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=208, routed)         2.027     7.190    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]_0
    SLICE_X153Y81        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.554     8.631    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/clk
    SLICE_X153Y81        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[2]/C
                         clock pessimism              0.328     8.959    
                         clock uncertainty           -0.035     8.924    
    SLICE_X153Y81        FDCE (Recov_fdce_C_CLR)     -0.295     8.629    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.629    
                         arrival time                          -7.190    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[3]/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.204ns (9.143%)  route 2.027ns (90.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 8.631 - 4.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.643     4.958    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X137Y62        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y62        FDRE (Prop_fdre_C_Q)         0.204     5.162 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=208, routed)         2.027     7.190    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]_0
    SLICE_X153Y81        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.554     8.631    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/clk
    SLICE_X153Y81        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[3]/C
                         clock pessimism              0.328     8.959    
                         clock uncertainty           -0.035     8.924    
    SLICE_X153Y81        FDCE (Recov_fdce_C_CLR)     -0.295     8.629    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.629    
                         arrival time                          -7.190    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[4]/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.204ns (9.143%)  route 2.027ns (90.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 8.631 - 4.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.643     4.958    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X137Y62        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y62        FDRE (Prop_fdre_C_Q)         0.204     5.162 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=208, routed)         2.027     7.190    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]_0
    SLICE_X153Y81        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.554     8.631    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/clk
    SLICE_X153Y81        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[4]/C
                         clock pessimism              0.328     8.959    
                         clock uncertainty           -0.035     8.924    
    SLICE_X153Y81        FDCE (Recov_fdce_C_CLR)     -0.295     8.629    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.629    
                         arrival time                          -7.190    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[5]/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.204ns (9.143%)  route 2.027ns (90.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 8.631 - 4.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.643     4.958    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X137Y62        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y62        FDRE (Prop_fdre_C_Q)         0.204     5.162 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=208, routed)         2.027     7.190    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]_0
    SLICE_X153Y81        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.554     8.631    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/clk
    SLICE_X153Y81        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[5]/C
                         clock pessimism              0.328     8.959    
                         clock uncertainty           -0.035     8.924    
    SLICE_X153Y81        FDCE (Recov_fdce_C_CLR)     -0.295     8.629    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.629    
                         arrival time                          -7.190    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.464ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.204ns (9.143%)  route 2.027ns (90.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 8.631 - 4.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.643     4.958    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X137Y62        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y62        FDRE (Prop_fdre_C_Q)         0.204     5.162 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=208, routed)         2.027     7.190    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]_0
    SLICE_X152Y81        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.554     8.631    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/clk
    SLICE_X152Y81        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg/C
                         clock pessimism              0.328     8.959    
                         clock uncertainty           -0.035     8.924    
    SLICE_X152Y81        FDCE (Recov_fdce_C_CLR)     -0.270     8.654    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -7.190    
  -------------------------------------------------------------------
                         slack                                  1.464    

Slack (MET) :             1.464ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.204ns (9.143%)  route 2.027ns (90.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 8.631 - 4.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.643     4.958    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X137Y62        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y62        FDRE (Prop_fdre_C_Q)         0.204     5.162 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=208, routed)         2.027     7.190    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]_0
    SLICE_X152Y81        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.554     8.631    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/clk
    SLICE_X152Y81        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_reg/C
                         clock pessimism              0.328     8.959    
                         clock uncertainty           -0.035     8.924    
    SLICE_X152Y81        FDCE (Recov_fdce_C_CLR)     -0.270     8.654    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_reg
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -7.190    
  -------------------------------------------------------------------
                         slack                                  1.464    

Slack (MET) :             1.497ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.204ns (9.143%)  route 2.027ns (90.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 8.631 - 4.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.643     4.958    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X137Y62        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y62        FDRE (Prop_fdre_C_Q)         0.204     5.162 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=208, routed)         2.027     7.190    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]_0
    SLICE_X152Y81        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.554     8.631    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/clk
    SLICE_X152Y81        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]/C
                         clock pessimism              0.328     8.959    
                         clock uncertainty           -0.035     8.924    
    SLICE_X152Y81        FDCE (Recov_fdce_C_CLR)     -0.237     8.687    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.687    
                         arrival time                          -7.190    
  -------------------------------------------------------------------
                         slack                                  1.497    

Slack (MET) :             1.497ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.204ns (9.143%)  route 2.027ns (90.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 8.631 - 4.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.643     4.958    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X137Y62        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y62        FDRE (Prop_fdre_C_Q)         0.204     5.162 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=208, routed)         2.027     7.190    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]_0
    SLICE_X152Y81        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.554     8.631    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/clk
    SLICE_X152Y81        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg/C
                         clock pessimism              0.328     8.959    
                         clock uncertainty           -0.035     8.924    
    SLICE_X152Y81        FDCE (Recov_fdce_C_CLR)     -0.237     8.687    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg
  -------------------------------------------------------------------
                         required time                          8.687    
                         arrival time                          -7.190    
  -------------------------------------------------------------------
                         slack                                  1.497    

Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[25]/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.259ns (12.568%)  route 1.802ns (87.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.577ns = ( 8.577 - 4.000 ) 
    Source Clock Delay      (SCD):    5.016ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.701     5.016    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X152Y96        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y96        FDRE (Prop_fdre_C_Q)         0.259     5.275 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         1.802     7.077    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X140Y79        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.500     8.577    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X140Y79        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[25]/C
                         clock pessimism              0.328     8.905    
                         clock uncertainty           -0.035     8.870    
    SLICE_X140Y79        FDCE (Recov_fdce_C_CLR)     -0.212     8.658    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[25]
  -------------------------------------------------------------------
                         required time                          8.658    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                  1.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.118ns (42.985%)  route 0.157ns (57.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.728     2.243    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X152Y96        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y96        FDRE (Prop_fdre_C_Q)         0.118     2.361 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.157     2.517    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X152Y97        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.969     2.640    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X152Y97        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                         clock pessimism             -0.382     2.258    
    SLICE_X152Y97        FDCE (Remov_fdce_C_CLR)     -0.050     2.208    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.118ns (42.985%)  route 0.157ns (57.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.728     2.243    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X152Y96        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y96        FDRE (Prop_fdre_C_Q)         0.118     2.361 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.157     2.517    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X152Y97        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.969     2.640    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X152Y97        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.382     2.258    
    SLICE_X152Y97        FDCE (Remov_fdce_C_CLR)     -0.050     2.208    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.118ns (42.985%)  route 0.157ns (57.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.728     2.243    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X152Y96        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y96        FDRE (Prop_fdre_C_Q)         0.118     2.361 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.157     2.517    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X152Y97        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.969     2.640    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X152Y97        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m3_reg/C
                         clock pessimism             -0.382     2.258    
    SLICE_X152Y97        FDCE (Remov_fdce_C_CLR)     -0.050     2.208    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m3_reg
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.118ns (42.985%)  route 0.157ns (57.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.728     2.243    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X152Y96        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y96        FDRE (Prop_fdre_C_Q)         0.118     2.361 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.157     2.517    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X152Y97        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.969     2.640    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X152Y97        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg/C
                         clock pessimism             -0.382     2.258    
    SLICE_X152Y97        FDCE (Remov_fdce_C_CLR)     -0.050     2.208    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.118ns (42.985%)  route 0.157ns (57.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.728     2.243    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X152Y96        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y96        FDRE (Prop_fdre_C_Q)         0.118     2.361 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.157     2.517    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X152Y97        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.969     2.640    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X152Y97        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]/C
                         clock pessimism             -0.382     2.258    
    SLICE_X152Y97        FDCE (Remov_fdce_C_CLR)     -0.050     2.208    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.118ns (37.652%)  route 0.195ns (62.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.728     2.243    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X152Y96        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y96        FDRE (Prop_fdre_C_Q)         0.118     2.361 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.195     2.556    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X152Y99        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.969     2.640    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X152Y99        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]/C
                         clock pessimism             -0.382     2.258    
    SLICE_X152Y99        FDCE (Remov_fdce_C_CLR)     -0.050     2.208    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.118ns (37.652%)  route 0.195ns (62.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.728     2.243    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X152Y96        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y96        FDRE (Prop_fdre_C_Q)         0.118     2.361 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.195     2.556    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X152Y99        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.969     2.640    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X152Y99        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]/C
                         clock pessimism             -0.382     2.258    
    SLICE_X152Y99        FDCE (Remov_fdce_C_CLR)     -0.050     2.208    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.118ns (37.652%)  route 0.195ns (62.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.728     2.243    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X152Y96        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y96        FDRE (Prop_fdre_C_Q)         0.118     2.361 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.195     2.556    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X152Y99        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.969     2.640    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X152Y99        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]/C
                         clock pessimism             -0.382     2.258    
    SLICE_X152Y99        FDCE (Remov_fdce_C_CLR)     -0.050     2.208    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[1]/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.118ns (37.652%)  route 0.195ns (62.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.728     2.243    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X152Y96        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y96        FDRE (Prop_fdre_C_Q)         0.118     2.361 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.195     2.556    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X152Y99        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.969     2.640    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X152Y99        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[1]/C
                         clock pessimism             -0.382     2.258    
    SLICE_X152Y99        FDCE (Remov_fdce_C_CLR)     -0.050     2.208    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.118ns (37.652%)  route 0.195ns (62.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.728     2.243    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X152Y96        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y96        FDRE (Prop_fdre_C_Q)         0.118     2.361 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.195     2.556    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X152Y99        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.969     2.640    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X152Y99        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg/C
                         clock pessimism             -0.382     2.258    
    SLICE_X152Y99        FDCE (Remov_fdce_C_CLR)     -0.050     2.208    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.348    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  prm_clk_ad3
  To Clock:  prm_clk_ad3

Setup :            0  Failing Endpoints,  Worst Slack        1.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.454ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[10]/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.259ns (11.283%)  route 2.036ns (88.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.112ns = ( 8.112 - 4.000 ) 
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.475     4.434    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X136Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y100       FDRE (Prop_fdre_C_Q)         0.259     4.693 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         2.036     6.729    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X149Y116       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.384     8.112    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X149Y116       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[10]/C
                         clock pessimism              0.318     8.431    
                         clock uncertainty           -0.035     8.395    
    SLICE_X149Y116       FDCE (Recov_fdce_C_CLR)     -0.212     8.183    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[10]
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.454ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[13]/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.259ns (11.283%)  route 2.036ns (88.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.112ns = ( 8.112 - 4.000 ) 
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.475     4.434    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X136Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y100       FDRE (Prop_fdre_C_Q)         0.259     4.693 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         2.036     6.729    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X149Y116       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.384     8.112    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X149Y116       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[13]/C
                         clock pessimism              0.318     8.431    
                         clock uncertainty           -0.035     8.395    
    SLICE_X149Y116       FDCE (Recov_fdce_C_CLR)     -0.212     8.183    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[13]
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.454ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[15]/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.259ns (11.283%)  route 2.036ns (88.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.112ns = ( 8.112 - 4.000 ) 
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.475     4.434    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X136Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y100       FDRE (Prop_fdre_C_Q)         0.259     4.693 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         2.036     6.729    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X149Y116       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.384     8.112    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X149Y116       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[15]/C
                         clock pessimism              0.318     8.431    
                         clock uncertainty           -0.035     8.395    
    SLICE_X149Y116       FDCE (Recov_fdce_C_CLR)     -0.212     8.183    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[15]
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.454ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[16]/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.259ns (11.283%)  route 2.036ns (88.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.112ns = ( 8.112 - 4.000 ) 
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.475     4.434    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X136Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y100       FDRE (Prop_fdre_C_Q)         0.259     4.693 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         2.036     6.729    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X149Y116       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.384     8.112    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X149Y116       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[16]/C
                         clock pessimism              0.318     8.431    
                         clock uncertainty           -0.035     8.395    
    SLICE_X149Y116       FDCE (Recov_fdce_C_CLR)     -0.212     8.183    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[16]
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.454ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[19]/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.259ns (11.283%)  route 2.036ns (88.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.112ns = ( 8.112 - 4.000 ) 
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.475     4.434    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X136Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y100       FDRE (Prop_fdre_C_Q)         0.259     4.693 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         2.036     6.729    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X149Y116       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.384     8.112    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X149Y116       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[19]/C
                         clock pessimism              0.318     8.431    
                         clock uncertainty           -0.035     8.395    
    SLICE_X149Y116       FDCE (Recov_fdce_C_CLR)     -0.212     8.183    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[19]
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.454ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[32]/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.259ns (11.283%)  route 2.036ns (88.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.112ns = ( 8.112 - 4.000 ) 
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.475     4.434    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X136Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y100       FDRE (Prop_fdre_C_Q)         0.259     4.693 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         2.036     6.729    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X149Y116       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.384     8.112    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X149Y116       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[32]/C
                         clock pessimism              0.318     8.431    
                         clock uncertainty           -0.035     8.395    
    SLICE_X149Y116       FDCE (Recov_fdce_C_CLR)     -0.212     8.183    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[32]
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.454ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[8]/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.259ns (11.283%)  route 2.036ns (88.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.112ns = ( 8.112 - 4.000 ) 
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.475     4.434    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X136Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y100       FDRE (Prop_fdre_C_Q)         0.259     4.693 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         2.036     6.729    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X149Y116       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.384     8.112    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X149Y116       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[8]/C
                         clock pessimism              0.318     8.431    
                         clock uncertainty           -0.035     8.395    
    SLICE_X149Y116       FDCE (Recov_fdce_C_CLR)     -0.212     8.183    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[8]
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.454ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[9]/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.259ns (11.283%)  route 2.036ns (88.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.112ns = ( 8.112 - 4.000 ) 
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.475     4.434    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X136Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y100       FDRE (Prop_fdre_C_Q)         0.259     4.693 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         2.036     6.729    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X149Y116       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.384     8.112    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X149Y116       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[9]/C
                         clock pessimism              0.318     8.431    
                         clock uncertainty           -0.035     8.395    
    SLICE_X149Y116       FDCE (Recov_fdce_C_CLR)     -0.212     8.183    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[9]
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.470ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[11]/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.259ns (11.357%)  route 2.021ns (88.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.113ns = ( 8.113 - 4.000 ) 
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.475     4.434    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X136Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y100       FDRE (Prop_fdre_C_Q)         0.259     4.693 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         2.021     6.714    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X151Y117       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.385     8.113    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X151Y117       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[11]/C
                         clock pessimism              0.318     8.432    
                         clock uncertainty           -0.035     8.396    
    SLICE_X151Y117       FDCE (Recov_fdce_C_CLR)     -0.212     8.184    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[11]
  -------------------------------------------------------------------
                         required time                          8.184    
                         arrival time                          -6.714    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.470ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[14]/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.259ns (11.357%)  route 2.021ns (88.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.113ns = ( 8.113 - 4.000 ) 
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.475     4.434    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X136Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y100       FDRE (Prop_fdre_C_Q)         0.259     4.693 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         2.021     6.714    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X151Y117       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.385     8.113    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X151Y117       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[14]/C
                         clock pessimism              0.318     8.432    
                         clock uncertainty           -0.035     8.396    
    SLICE_X151Y117       FDCE (Recov_fdce_C_CLR)     -0.212     8.184    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[14]
  -------------------------------------------------------------------
                         required time                          8.184    
                         arrival time                          -6.714    
  -------------------------------------------------------------------
                         slack                                  1.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m1_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.118ns (47.346%)  route 0.131ns (52.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.646     1.956    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X136Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y100       FDRE (Prop_fdre_C_Q)         0.118     2.074 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.131     2.206    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m3_reg_0
    SLICE_X137Y106       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.865     2.330    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/clk
    SLICE_X137Y106       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m1_reg/C
                         clock pessimism             -0.360     1.969    
    SLICE_X137Y106       FDCE (Remov_fdce_C_CLR)     -0.069     1.900    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m1_reg
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m2_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.118ns (47.346%)  route 0.131ns (52.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.646     1.956    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X136Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y100       FDRE (Prop_fdre_C_Q)         0.118     2.074 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.131     2.206    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m3_reg_0
    SLICE_X137Y106       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.865     2.330    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/clk
    SLICE_X137Y106       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m2_reg/C
                         clock pessimism             -0.360     1.969    
    SLICE_X137Y106       FDCE (Remov_fdce_C_CLR)     -0.069     1.900    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m3_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.118ns (47.346%)  route 0.131ns (52.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.646     1.956    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X136Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y100       FDRE (Prop_fdre_C_Q)         0.118     2.074 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.131     2.206    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m3_reg_0
    SLICE_X137Y106       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.865     2.330    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/clk
    SLICE_X137Y106       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m3_reg/C
                         clock pessimism             -0.360     1.969    
    SLICE_X137Y106       FDCE (Remov_fdce_C_CLR)     -0.069     1.900    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m3_reg
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.118ns (41.825%)  route 0.164ns (58.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.646     1.956    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X136Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y100       FDRE (Prop_fdre_C_Q)         0.118     2.074 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.164     2.238    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X141Y100       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.866     2.331    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X141Y100       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]/C
                         clock pessimism             -0.342     1.988    
    SLICE_X141Y100       FDCE (Remov_fdce_C_CLR)     -0.069     1.919    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.118ns (41.516%)  route 0.166ns (58.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.646     1.956    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X136Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y100       FDRE (Prop_fdre_C_Q)         0.118     2.074 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.166     2.241    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X140Y100       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.866     2.331    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X140Y100       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]/C
                         clock pessimism             -0.342     1.988    
    SLICE_X140Y100       FDCE (Remov_fdce_C_CLR)     -0.069     1.919    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.118ns (41.516%)  route 0.166ns (58.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.646     1.956    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X136Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y100       FDRE (Prop_fdre_C_Q)         0.118     2.074 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.166     2.241    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X140Y100       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.866     2.331    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X140Y100       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]/C
                         clock pessimism             -0.342     1.988    
    SLICE_X140Y100       FDCE (Remov_fdce_C_CLR)     -0.069     1.919    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[3]/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.118ns (41.516%)  route 0.166ns (58.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.646     1.956    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X136Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y100       FDRE (Prop_fdre_C_Q)         0.118     2.074 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.166     2.241    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X140Y100       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.866     2.331    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X140Y100       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[3]/C
                         clock pessimism             -0.342     1.988    
    SLICE_X140Y100       FDCE (Remov_fdce_C_CLR)     -0.069     1.919    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[4]/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.118ns (41.516%)  route 0.166ns (58.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.646     1.956    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X136Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y100       FDRE (Prop_fdre_C_Q)         0.118     2.074 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.166     2.241    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X140Y100       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.866     2.331    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X140Y100       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[4]/C
                         clock pessimism             -0.342     1.988    
    SLICE_X140Y100       FDCE (Remov_fdce_C_CLR)     -0.069     1.919    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.118ns (41.516%)  route 0.166ns (58.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.646     1.956    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X136Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y100       FDRE (Prop_fdre_C_Q)         0.118     2.074 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.166     2.241    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X140Y100       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.866     2.331    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X140Y100       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]/C
                         clock pessimism             -0.342     1.988    
    SLICE_X140Y100       FDCE (Remov_fdce_C_CLR)     -0.069     1.919    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.118ns (35.764%)  route 0.212ns (64.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.646     1.956    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X136Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y100       FDRE (Prop_fdre_C_Q)         0.118     2.074 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.212     2.286    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X141Y101       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.866     2.331    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X141Y101       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]/C
                         clock pessimism             -0.342     1.988    
    SLICE_X141Y101       FDCE (Remov_fdce_C_CLR)     -0.069     1.919    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.367    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  prm_clk_ad4
  To Clock:  prm_clk_ad4

Setup :            0  Failing Endpoints,  Worst Slack        2.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.293ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.022ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[13]/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        1.529ns  (logic 0.204ns (13.341%)  route 1.325ns (86.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.507ns = ( 7.507 - 4.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.346     3.918    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X1Y201         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y201         FDRE (Prop_fdre_C_Q)         0.204     4.122 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         1.325     5.447    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X11Y225        FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.134     7.507    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X11Y225        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[13]/C
                         clock pessimism              0.292     7.799    
                         clock uncertainty           -0.035     7.763    
    SLICE_X11Y225        FDCE (Recov_fdce_C_CLR)     -0.295     7.468    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[13]
  -------------------------------------------------------------------
                         required time                          7.468    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                  2.022    

Slack (MET) :             2.022ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[14]/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        1.529ns  (logic 0.204ns (13.341%)  route 1.325ns (86.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.507ns = ( 7.507 - 4.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.346     3.918    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X1Y201         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y201         FDRE (Prop_fdre_C_Q)         0.204     4.122 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         1.325     5.447    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X11Y225        FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.134     7.507    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X11Y225        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[14]/C
                         clock pessimism              0.292     7.799    
                         clock uncertainty           -0.035     7.763    
    SLICE_X11Y225        FDCE (Recov_fdce_C_CLR)     -0.295     7.468    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[14]
  -------------------------------------------------------------------
                         required time                          7.468    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                  2.022    

Slack (MET) :             2.022ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[15]/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        1.529ns  (logic 0.204ns (13.341%)  route 1.325ns (86.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.507ns = ( 7.507 - 4.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.346     3.918    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X1Y201         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y201         FDRE (Prop_fdre_C_Q)         0.204     4.122 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         1.325     5.447    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X11Y225        FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.134     7.507    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X11Y225        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[15]/C
                         clock pessimism              0.292     7.799    
                         clock uncertainty           -0.035     7.763    
    SLICE_X11Y225        FDCE (Recov_fdce_C_CLR)     -0.295     7.468    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[15]
  -------------------------------------------------------------------
                         required time                          7.468    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                  2.022    

Slack (MET) :             2.022ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[16]/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        1.529ns  (logic 0.204ns (13.341%)  route 1.325ns (86.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.507ns = ( 7.507 - 4.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.346     3.918    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X1Y201         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y201         FDRE (Prop_fdre_C_Q)         0.204     4.122 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         1.325     5.447    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X11Y225        FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.134     7.507    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X11Y225        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[16]/C
                         clock pessimism              0.292     7.799    
                         clock uncertainty           -0.035     7.763    
    SLICE_X11Y225        FDCE (Recov_fdce_C_CLR)     -0.295     7.468    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[16]
  -------------------------------------------------------------------
                         required time                          7.468    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                  2.022    

Slack (MET) :             2.022ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[17]/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        1.529ns  (logic 0.204ns (13.341%)  route 1.325ns (86.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.507ns = ( 7.507 - 4.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.346     3.918    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X1Y201         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y201         FDRE (Prop_fdre_C_Q)         0.204     4.122 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         1.325     5.447    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X11Y225        FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.134     7.507    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X11Y225        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[17]/C
                         clock pessimism              0.292     7.799    
                         clock uncertainty           -0.035     7.763    
    SLICE_X11Y225        FDCE (Recov_fdce_C_CLR)     -0.295     7.468    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[17]
  -------------------------------------------------------------------
                         required time                          7.468    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                  2.022    

Slack (MET) :             2.022ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[18]/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        1.529ns  (logic 0.204ns (13.341%)  route 1.325ns (86.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.507ns = ( 7.507 - 4.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.346     3.918    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X1Y201         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y201         FDRE (Prop_fdre_C_Q)         0.204     4.122 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         1.325     5.447    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X11Y225        FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.134     7.507    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X11Y225        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[18]/C
                         clock pessimism              0.292     7.799    
                         clock uncertainty           -0.035     7.763    
    SLICE_X11Y225        FDCE (Recov_fdce_C_CLR)     -0.295     7.468    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[18]
  -------------------------------------------------------------------
                         required time                          7.468    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                  2.022    

Slack (MET) :             2.022ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[19]/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        1.529ns  (logic 0.204ns (13.341%)  route 1.325ns (86.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.507ns = ( 7.507 - 4.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.346     3.918    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X1Y201         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y201         FDRE (Prop_fdre_C_Q)         0.204     4.122 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         1.325     5.447    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X11Y225        FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.134     7.507    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X11Y225        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[19]/C
                         clock pessimism              0.292     7.799    
                         clock uncertainty           -0.035     7.763    
    SLICE_X11Y225        FDCE (Recov_fdce_C_CLR)     -0.295     7.468    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[19]
  -------------------------------------------------------------------
                         required time                          7.468    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                  2.022    

Slack (MET) :             2.022ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[8]/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        1.529ns  (logic 0.204ns (13.341%)  route 1.325ns (86.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.507ns = ( 7.507 - 4.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.346     3.918    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X1Y201         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y201         FDRE (Prop_fdre_C_Q)         0.204     4.122 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         1.325     5.447    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X11Y225        FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.134     7.507    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X11Y225        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[8]/C
                         clock pessimism              0.292     7.799    
                         clock uncertainty           -0.035     7.763    
    SLICE_X11Y225        FDCE (Recov_fdce_C_CLR)     -0.295     7.468    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[8]
  -------------------------------------------------------------------
                         required time                          7.468    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                  2.022    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[29]/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.204ns (13.228%)  route 1.338ns (86.772%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.507ns = ( 7.507 - 4.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.346     3.918    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X1Y201         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y201         FDRE (Prop_fdre_C_Q)         0.204     4.122 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         1.338     5.460    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X8Y224         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.134     7.507    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X8Y224         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[29]/C
                         clock pessimism              0.292     7.799    
                         clock uncertainty           -0.035     7.763    
    SLICE_X8Y224         FDCE (Recov_fdce_C_CLR)     -0.270     7.493    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[29]
  -------------------------------------------------------------------
                         required time                          7.493    
                         arrival time                          -5.460    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[34]/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.204ns (13.228%)  route 1.338ns (86.772%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.507ns = ( 7.507 - 4.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.346     3.918    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X1Y201         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y201         FDRE (Prop_fdre_C_Q)         0.204     4.122 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         1.338     5.460    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X8Y224         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.134     7.507    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X8Y224         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[34]/C
                         clock pessimism              0.292     7.799    
                         clock uncertainty           -0.035     7.763    
    SLICE_X8Y224         FDCE (Recov_fdce_C_CLR)     -0.270     7.493    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[34]
  -------------------------------------------------------------------
                         required time                          7.493    
                         arrival time                          -5.460    
  -------------------------------------------------------------------
                         slack                                  2.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.421%)  route 0.109ns (54.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.609     1.820    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X1Y201         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y201         FDRE (Prop_fdre_C_Q)         0.091     1.911 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.109     2.020    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X0Y202         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.814     2.170    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X0Y202         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]/C
                         clock pessimism             -0.336     1.834    
    SLICE_X0Y202         FDCE (Remov_fdce_C_CLR)     -0.107     1.727    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.421%)  route 0.109ns (54.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.609     1.820    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X1Y201         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y201         FDRE (Prop_fdre_C_Q)         0.091     1.911 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.109     2.020    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X0Y202         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.814     2.170    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X0Y202         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]/C
                         clock pessimism             -0.336     1.834    
    SLICE_X0Y202         FDCE (Remov_fdce_C_CLR)     -0.107     1.727    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[3]/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.421%)  route 0.109ns (54.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.609     1.820    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X1Y201         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y201         FDRE (Prop_fdre_C_Q)         0.091     1.911 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.109     2.020    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X0Y202         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.814     2.170    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X0Y202         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[3]/C
                         clock pessimism             -0.336     1.834    
    SLICE_X0Y202         FDCE (Remov_fdce_C_CLR)     -0.107     1.727    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[4]/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.421%)  route 0.109ns (54.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.609     1.820    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X1Y201         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y201         FDRE (Prop_fdre_C_Q)         0.091     1.911 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.109     2.020    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X0Y202         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.814     2.170    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X0Y202         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[4]/C
                         clock pessimism             -0.336     1.834    
    SLICE_X0Y202         FDCE (Remov_fdce_C_CLR)     -0.107     1.727    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.421%)  route 0.109ns (54.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.609     1.820    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X1Y201         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y201         FDRE (Prop_fdre_C_Q)         0.091     1.911 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.109     2.020    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X0Y202         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.814     2.170    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X0Y202         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]/C
                         clock pessimism             -0.336     1.834    
    SLICE_X0Y202         FDCE (Remov_fdce_C_CLR)     -0.107     1.727    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.091ns (36.722%)  route 0.157ns (63.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.609     1.820    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X1Y201         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y201         FDRE (Prop_fdre_C_Q)         0.091     1.911 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.157     2.068    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X0Y203         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.813     2.169    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X0Y203         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]/C
                         clock pessimism             -0.336     1.833    
    SLICE_X0Y203         FDCE (Remov_fdce_C_CLR)     -0.107     1.726    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.091ns (31.482%)  route 0.198ns (68.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.609     1.820    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X1Y201         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y201         FDRE (Prop_fdre_C_Q)         0.091     1.911 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.198     2.109    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X3Y202         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.814     2.170    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X3Y202         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]/C
                         clock pessimism             -0.336     1.834    
    SLICE_X3Y202         FDCE (Remov_fdce_C_CLR)     -0.107     1.727    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.091ns (31.482%)  route 0.198ns (68.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.609     1.820    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X1Y201         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y201         FDRE (Prop_fdre_C_Q)         0.091     1.911 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.198     2.109    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X3Y202         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.814     2.170    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X3Y202         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]/C
                         clock pessimism             -0.336     1.834    
    SLICE_X3Y202         FDCE (Remov_fdce_C_CLR)     -0.107     1.727    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.091ns (31.482%)  route 0.198ns (68.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.609     1.820    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X1Y201         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y201         FDRE (Prop_fdre_C_Q)         0.091     1.911 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.198     2.109    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X3Y202         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.814     2.170    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X3Y202         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]/C
                         clock pessimism             -0.336     1.834    
    SLICE_X3Y202         FDCE (Remov_fdce_C_CLR)     -0.107     1.727    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[1]/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.091ns (31.482%)  route 0.198ns (68.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.609     1.820    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X1Y201         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y201         FDRE (Prop_fdre_C_Q)         0.091     1.911 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.198     2.109    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X3Y202         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.814     2.170    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X3Y202         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[1]/C
                         clock pessimism             -0.336     1.834    
    SLICE_X3Y202         FDCE (Remov_fdce_C_CLR)     -0.107     1.727    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.382    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  sample_rate_30_72_design_1_clk_DSP_0

Setup :            0  Failing Endpoints,  Worst Slack        1.899ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.774ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.899ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[0]/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        2.646ns  (logic 0.266ns (10.054%)  route 2.380ns (89.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 31.786 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.140ns = ( 25.987 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    25.691    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    22.693 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    24.156    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.738    25.987    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X57Y49         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.223    26.210 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=72, routed)          0.627    26.837    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst
    SLICE_X57Y57         LUT1 (Prop_lut1_I0_O)        0.043    26.880 f  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/found_sync_i_1/O
                         net (fo=292, routed)         1.753    28.633    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[4]_0
    SLICE_X109Y72        FDCE                                         f  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.441    31.786    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/clk_l
    SLICE_X109Y72        FDCE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[0]/C
                         clock pessimism             -0.670    31.115    
                         clock uncertainty           -0.372    30.744    
    SLICE_X109Y72        FDCE (Recov_fdce_C_CLR)     -0.212    30.532    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[0]
  -------------------------------------------------------------------
                         required time                         30.532    
                         arrival time                         -28.633    
  -------------------------------------------------------------------
                         slack                                  1.899    

Slack (MET) :             1.902ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[1]/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        2.695ns  (logic 0.266ns (9.868%)  route 2.429ns (90.132%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 31.781 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.140ns = ( 25.987 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    25.691    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    22.693 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    24.156    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.738    25.987    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X57Y49         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.223    26.210 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=72, routed)          0.627    26.837    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst
    SLICE_X57Y57         LUT1 (Prop_lut1_I0_O)        0.043    26.880 f  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/found_sync_i_1/O
                         net (fo=292, routed)         1.803    28.682    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[4]_0
    SLICE_X104Y75        FDCE                                         f  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.436    31.781    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/clk_l
    SLICE_X104Y75        FDCE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[1]/C
                         clock pessimism             -0.670    31.110    
                         clock uncertainty           -0.372    30.739    
    SLICE_X104Y75        FDCE (Recov_fdce_C_CLR)     -0.154    30.585    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[1]
  -------------------------------------------------------------------
                         required time                         30.585    
                         arrival time                         -28.682    
  -------------------------------------------------------------------
                         slack                                  1.902    

Slack (MET) :             1.902ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[2]/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        2.695ns  (logic 0.266ns (9.868%)  route 2.429ns (90.132%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 31.781 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.140ns = ( 25.987 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    25.691    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    22.693 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    24.156    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.738    25.987    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X57Y49         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.223    26.210 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=72, routed)          0.627    26.837    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst
    SLICE_X57Y57         LUT1 (Prop_lut1_I0_O)        0.043    26.880 f  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/found_sync_i_1/O
                         net (fo=292, routed)         1.803    28.682    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[4]_0
    SLICE_X104Y75        FDCE                                         f  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.436    31.781    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/clk_l
    SLICE_X104Y75        FDCE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[2]/C
                         clock pessimism             -0.670    31.110    
                         clock uncertainty           -0.372    30.739    
    SLICE_X104Y75        FDCE (Recov_fdce_C_CLR)     -0.154    30.585    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[2]
  -------------------------------------------------------------------
                         required time                         30.585    
                         arrival time                         -28.682    
  -------------------------------------------------------------------
                         slack                                  1.902    

Slack (MET) :             1.945ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[3]/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        2.650ns  (logic 0.266ns (10.037%)  route 2.384ns (89.963%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 31.778 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.140ns = ( 25.987 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    25.691    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    22.693 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    24.156    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.738    25.987    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X57Y49         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.223    26.210 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=72, routed)          0.627    26.837    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst
    SLICE_X57Y57         LUT1 (Prop_lut1_I0_O)        0.043    26.880 f  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/found_sync_i_1/O
                         net (fo=292, routed)         1.757    28.637    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[4]_0
    SLICE_X98Y78         FDCE                                         f  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.433    31.778    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/clk_l
    SLICE_X98Y78         FDCE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[3]/C
                         clock pessimism             -0.670    31.107    
                         clock uncertainty           -0.372    30.736    
    SLICE_X98Y78         FDCE (Recov_fdce_C_CLR)     -0.154    30.582    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[3]
  -------------------------------------------------------------------
                         required time                         30.582    
                         arrival time                         -28.637    
  -------------------------------------------------------------------
                         slack                                  1.945    

Slack (MET) :             1.945ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[4]/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        2.650ns  (logic 0.266ns (10.037%)  route 2.384ns (89.963%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 31.778 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.140ns = ( 25.987 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    25.691    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    22.693 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    24.156    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.738    25.987    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X57Y49         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.223    26.210 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=72, routed)          0.627    26.837    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst
    SLICE_X57Y57         LUT1 (Prop_lut1_I0_O)        0.043    26.880 f  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/found_sync_i_1/O
                         net (fo=292, routed)         1.757    28.637    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[4]_0
    SLICE_X98Y78         FDCE                                         f  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.433    31.778    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/clk_l
    SLICE_X98Y78         FDCE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[4]/C
                         clock pessimism             -0.670    31.107    
                         clock uncertainty           -0.372    30.736    
    SLICE_X98Y78         FDCE (Recov_fdce_C_CLR)     -0.154    30.582    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[4]
  -------------------------------------------------------------------
                         required time                         30.582    
                         arrival time                         -28.637    
  -------------------------------------------------------------------
                         slack                                  1.945    

Slack (MET) :             2.169ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/oval_reg/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        2.365ns  (logic 0.266ns (11.249%)  route 2.099ns (88.751%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 31.775 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.140ns = ( 25.987 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    25.691    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    22.693 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    24.156    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.738    25.987    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X57Y49         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.223    26.210 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=72, routed)          0.627    26.837    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst
    SLICE_X57Y57         LUT1 (Prop_lut1_I0_O)        0.043    26.880 f  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/found_sync_i_1/O
                         net (fo=292, routed)         1.472    28.352    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[4]_0
    SLICE_X89Y78         FDCE                                         f  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/oval_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.430    31.775    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/clk_l
    SLICE_X89Y78         FDCE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/oval_reg/C
                         clock pessimism             -0.670    31.104    
                         clock uncertainty           -0.372    30.733    
    SLICE_X89Y78         FDCE (Recov_fdce_C_CLR)     -0.212    30.521    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/oval_reg
  -------------------------------------------------------------------
                         required time                         30.521    
                         arrival time                         -28.352    
  -------------------------------------------------------------------
                         slack                                  2.169    

Slack (MET) :             2.169ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/oval_reg/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        2.365ns  (logic 0.266ns (11.249%)  route 2.099ns (88.751%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 31.775 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.140ns = ( 25.987 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.442    25.691    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    22.693 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    24.156    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        1.738    25.987    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X57Y49         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.223    26.210 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=72, routed)          0.627    26.837    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst
    SLICE_X57Y57         LUT1 (Prop_lut1_I0_O)        0.043    26.880 f  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/found_sync_i_1/O
                         net (fo=292, routed)         1.472    28.352    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/val_reg[4]
    SLICE_X89Y78         FDCE                                         f  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/oval_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.430    31.775    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/clk_l
    SLICE_X89Y78         FDCE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/oval_reg/C
                         clock pessimism             -0.670    31.104    
                         clock uncertainty           -0.372    30.733    
    SLICE_X89Y78         FDCE (Recov_fdce_C_CLR)     -0.212    30.521    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/oval_reg
  -------------------------------------------------------------------
                         required time                         30.521    
                         arrival time                         -28.352    
  -------------------------------------------------------------------
                         slack                                  2.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/oval_reg/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.128ns (10.201%)  route 1.127ns (89.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.350ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.700    -0.350    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X57Y49         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.100    -0.250 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=72, routed)          0.337     0.086    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst
    SLICE_X57Y57         LUT1 (Prop_lut1_I0_O)        0.028     0.114 f  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/found_sync_i_1/O
                         net (fo=292, routed)         0.790     0.904    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[4]_0
    SLICE_X89Y78         FDCE                                         f  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/oval_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.878    -0.294    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/clk_l
    SLICE_X89Y78         FDCE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/oval_reg/C
                         clock pessimism              0.121    -0.172    
                         clock uncertainty            0.372     0.199    
    SLICE_X89Y78         FDCE (Remov_fdce_C_CLR)     -0.069     0.130    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/oval_reg
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/oval_reg/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.128ns (10.201%)  route 1.127ns (89.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.350ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.700    -0.350    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X57Y49         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.100    -0.250 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=72, routed)          0.337     0.086    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst
    SLICE_X57Y57         LUT1 (Prop_lut1_I0_O)        0.028     0.114 f  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/found_sync_i_1/O
                         net (fo=292, routed)         0.790     0.904    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/val_reg[4]
    SLICE_X89Y78         FDCE                                         f  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/oval_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.878    -0.294    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/clk_l
    SLICE_X89Y78         FDCE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/oval_reg/C
                         clock pessimism              0.121    -0.172    
                         clock uncertainty            0.372     0.199    
    SLICE_X89Y78         FDCE (Remov_fdce_C_CLR)     -0.069     0.130    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/oval_reg
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[3]/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.128ns (9.148%)  route 1.271ns (90.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.350ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.700    -0.350    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X57Y49         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.100    -0.250 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=72, routed)          0.337     0.086    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst
    SLICE_X57Y57         LUT1 (Prop_lut1_I0_O)        0.028     0.114 f  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/found_sync_i_1/O
                         net (fo=292, routed)         0.934     1.049    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[4]_0
    SLICE_X98Y78         FDCE                                         f  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.882    -0.290    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/clk_l
    SLICE_X98Y78         FDCE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[3]/C
                         clock pessimism              0.121    -0.168    
                         clock uncertainty            0.372     0.203    
    SLICE_X98Y78         FDCE (Remov_fdce_C_CLR)     -0.050     0.153    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[4]/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.128ns (9.148%)  route 1.271ns (90.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.350ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.700    -0.350    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X57Y49         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.100    -0.250 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=72, routed)          0.337     0.086    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst
    SLICE_X57Y57         LUT1 (Prop_lut1_I0_O)        0.028     0.114 f  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/found_sync_i_1/O
                         net (fo=292, routed)         0.934     1.049    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[4]_0
    SLICE_X98Y78         FDCE                                         f  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.882    -0.290    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/clk_l
    SLICE_X98Y78         FDCE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[4]/C
                         clock pessimism              0.121    -0.168    
                         clock uncertainty            0.372     0.203    
    SLICE_X98Y78         FDCE (Remov_fdce_C_CLR)     -0.050     0.153    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[0]/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.128ns (8.990%)  route 1.296ns (91.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.350ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.700    -0.350    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X57Y49         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.100    -0.250 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=72, routed)          0.337     0.086    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst
    SLICE_X57Y57         LUT1 (Prop_lut1_I0_O)        0.028     0.114 f  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/found_sync_i_1/O
                         net (fo=292, routed)         0.959     1.073    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[4]_0
    SLICE_X109Y72        FDCE                                         f  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.888    -0.284    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/clk_l
    SLICE_X109Y72        FDCE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[0]/C
                         clock pessimism              0.121    -0.162    
                         clock uncertainty            0.372     0.209    
    SLICE_X109Y72        FDCE (Remov_fdce_C_CLR)     -0.069     0.140    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[1]/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.128ns (8.794%)  route 1.327ns (91.206%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.350ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.700    -0.350    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X57Y49         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.100    -0.250 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=72, routed)          0.337     0.086    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst
    SLICE_X57Y57         LUT1 (Prop_lut1_I0_O)        0.028     0.114 f  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/found_sync_i_1/O
                         net (fo=292, routed)         0.991     1.105    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[4]_0
    SLICE_X104Y75        FDCE                                         f  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.884    -0.288    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/clk_l
    SLICE_X104Y75        FDCE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[1]/C
                         clock pessimism              0.121    -0.166    
                         clock uncertainty            0.372     0.205    
    SLICE_X104Y75        FDCE (Remov_fdce_C_CLR)     -0.050     0.155    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[2]/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.128ns (8.794%)  route 1.327ns (91.206%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.350ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2463, routed)        0.700    -0.350    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X57Y49         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.100    -0.250 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=72, routed)          0.337     0.086    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst
    SLICE_X57Y57         LUT1 (Prop_lut1_I0_O)        0.028     0.114 f  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/found_sync_i_1/O
                         net (fo=292, routed)         0.991     1.105    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[4]_0
    SLICE_X104Y75        FDCE                                         f  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.884    -0.288    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/clk_l
    SLICE_X104Y75        FDCE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[2]/C
                         clock pessimism              0.121    -0.166    
                         clock uncertainty            0.372     0.205    
    SLICE_X104Y75        FDCE (Remov_fdce_C_CLR)     -0.050     0.155    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.950    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sample_rate_30_72_design_1_clk_DSP_0
  To Clock:  sample_rate_30_72_design_1_clk_DSP_0

Setup :            0  Failing Endpoints,  Worst Slack       26.816ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.816ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_t_m1_reg/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        5.653ns  (logic 0.302ns (5.342%)  route 5.351ns (94.658%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.698ns = ( 31.854 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.598ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.280    -1.598    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X20Y176        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y176        FDRE (Prop_fdre_C_Q)         0.259    -1.339 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           4.791     3.452    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_rstn
    SLICE_X137Y58        LUT1 (Prop_lut1_I0_O)        0.043     3.495 f  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_enable[0]_i_1/O
                         net (fo=13, routed)          0.560     4.056    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_enable[0]_i_1_n_0
    SLICE_X137Y54        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_t_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.509    31.854    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_clk
    SLICE_X137Y54        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_t_m1_reg/C
                         clock pessimism             -0.657    31.196    
                         clock uncertainty           -0.113    31.084    
    SLICE_X137Y54        FDCE (Recov_fdce_C_CLR)     -0.212    30.872    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_t_m1_reg
  -------------------------------------------------------------------
                         required time                         30.872    
                         arrival time                          -4.056    
  -------------------------------------------------------------------
                         slack                                 26.816    

Slack (MET) :             26.816ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_t_m2_reg/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        5.653ns  (logic 0.302ns (5.342%)  route 5.351ns (94.658%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.698ns = ( 31.854 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.598ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.280    -1.598    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X20Y176        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y176        FDRE (Prop_fdre_C_Q)         0.259    -1.339 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           4.791     3.452    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_rstn
    SLICE_X137Y58        LUT1 (Prop_lut1_I0_O)        0.043     3.495 f  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_enable[0]_i_1/O
                         net (fo=13, routed)          0.560     4.056    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_enable[0]_i_1_n_0
    SLICE_X137Y54        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_t_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.509    31.854    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_clk
    SLICE_X137Y54        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_t_m2_reg/C
                         clock pessimism             -0.657    31.196    
                         clock uncertainty           -0.113    31.084    
    SLICE_X137Y54        FDCE (Recov_fdce_C_CLR)     -0.212    30.872    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_t_m2_reg
  -------------------------------------------------------------------
                         required time                         30.872    
                         arrival time                          -4.056    
  -------------------------------------------------------------------
                         slack                                 26.816    

Slack (MET) :             26.816ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_t_m3_reg/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        5.653ns  (logic 0.302ns (5.342%)  route 5.351ns (94.658%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.698ns = ( 31.854 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.598ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.280    -1.598    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X20Y176        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y176        FDRE (Prop_fdre_C_Q)         0.259    -1.339 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           4.791     3.452    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_rstn
    SLICE_X137Y58        LUT1 (Prop_lut1_I0_O)        0.043     3.495 f  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_enable[0]_i_1/O
                         net (fo=13, routed)          0.560     4.056    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_enable[0]_i_1_n_0
    SLICE_X137Y54        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_t_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.509    31.854    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_clk
    SLICE_X137Y54        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_t_m3_reg/C
                         clock pessimism             -0.657    31.196    
                         clock uncertainty           -0.113    31.084    
    SLICE_X137Y54        FDCE (Recov_fdce_C_CLR)     -0.212    30.872    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_t_m3_reg
  -------------------------------------------------------------------
                         required time                         30.872    
                         arrival time                          -4.056    
  -------------------------------------------------------------------
                         slack                                 26.816    

Slack (MET) :             26.816ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_t_reg/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        5.653ns  (logic 0.302ns (5.342%)  route 5.351ns (94.658%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.698ns = ( 31.854 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.598ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.280    -1.598    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X20Y176        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y176        FDRE (Prop_fdre_C_Q)         0.259    -1.339 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           4.791     3.452    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_rstn
    SLICE_X137Y58        LUT1 (Prop_lut1_I0_O)        0.043     3.495 f  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_enable[0]_i_1/O
                         net (fo=13, routed)          0.560     4.056    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_enable[0]_i_1_n_0
    SLICE_X137Y54        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_t_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.509    31.854    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_clk
    SLICE_X137Y54        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_t_reg/C
                         clock pessimism             -0.657    31.196    
                         clock uncertainty           -0.113    31.084    
    SLICE_X137Y54        FDCE (Recov_fdce_C_CLR)     -0.212    30.872    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_t_reg
  -------------------------------------------------------------------
                         required time                         30.872    
                         arrival time                          -4.056    
  -------------------------------------------------------------------
                         slack                                 26.816    

Slack (MET) :             26.816ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_rinit_reg[0]/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        5.653ns  (logic 0.302ns (5.342%)  route 5.351ns (94.658%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.698ns = ( 31.854 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.598ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.280    -1.598    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X20Y176        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y176        FDRE (Prop_fdre_C_Q)         0.259    -1.339 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           4.791     3.452    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_rstn
    SLICE_X137Y58        LUT1 (Prop_lut1_I0_O)        0.043     3.495 f  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_enable[0]_i_1/O
                         net (fo=13, routed)          0.560     4.056    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_enable[0]_i_1_n_0
    SLICE_X137Y54        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_rinit_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.509    31.854    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_clk
    SLICE_X137Y54        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_rinit_reg[0]/C
                         clock pessimism             -0.657    31.196    
                         clock uncertainty           -0.113    31.084    
    SLICE_X137Y54        FDCE (Recov_fdce_C_CLR)     -0.212    30.872    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_rinit_reg[0]
  -------------------------------------------------------------------
                         required time                         30.872    
                         arrival time                          -4.056    
  -------------------------------------------------------------------
                         slack                                 26.816    

Slack (MET) :             26.944ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_reg/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        5.548ns  (logic 0.302ns (5.443%)  route 5.246ns (94.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 31.852 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.598ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.280    -1.598    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X20Y176        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y176        FDRE (Prop_fdre_C_Q)         0.259    -1.339 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           4.893     3.554    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_rstn
    SLICE_X136Y58        LUT1 (Prop_lut1_I0_O)        0.043     3.597 f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.353     3.950    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1_n_0
    SLICE_X136Y58        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.507    31.852    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_clk
    SLICE_X136Y58        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_reg/C
                         clock pessimism             -0.657    31.194    
                         clock uncertainty           -0.113    31.082    
    SLICE_X136Y58        FDCE (Recov_fdce_C_CLR)     -0.187    30.895    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_reg
  -------------------------------------------------------------------
                         required time                         30.895    
                         arrival time                          -3.950    
  -------------------------------------------------------------------
                         slack                                 26.944    

Slack (MET) :             26.944ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_t_m2_reg/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        5.548ns  (logic 0.302ns (5.443%)  route 5.246ns (94.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 31.852 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.598ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.280    -1.598    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X20Y176        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y176        FDRE (Prop_fdre_C_Q)         0.259    -1.339 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           4.893     3.554    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_rstn
    SLICE_X136Y58        LUT1 (Prop_lut1_I0_O)        0.043     3.597 f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.353     3.950    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1_n_0
    SLICE_X136Y58        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_t_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.507    31.852    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_clk
    SLICE_X136Y58        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_t_m2_reg/C
                         clock pessimism             -0.657    31.194    
                         clock uncertainty           -0.113    31.082    
    SLICE_X136Y58        FDCE (Recov_fdce_C_CLR)     -0.187    30.895    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_t_m2_reg
  -------------------------------------------------------------------
                         required time                         30.895    
                         arrival time                          -3.950    
  -------------------------------------------------------------------
                         slack                                 26.944    

Slack (MET) :             26.944ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_t_m3_reg/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        5.548ns  (logic 0.302ns (5.443%)  route 5.246ns (94.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 31.852 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.598ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.280    -1.598    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X20Y176        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y176        FDRE (Prop_fdre_C_Q)         0.259    -1.339 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           4.893     3.554    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_rstn
    SLICE_X136Y58        LUT1 (Prop_lut1_I0_O)        0.043     3.597 f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.353     3.950    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1_n_0
    SLICE_X136Y58        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_t_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.507    31.852    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_clk
    SLICE_X136Y58        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_t_m3_reg/C
                         clock pessimism             -0.657    31.194    
                         clock uncertainty           -0.113    31.082    
    SLICE_X136Y58        FDCE (Recov_fdce_C_CLR)     -0.187    30.895    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_t_m3_reg
  -------------------------------------------------------------------
                         required time                         30.895    
                         arrival time                          -3.950    
  -------------------------------------------------------------------
                         slack                                 26.944    

Slack (MET) :             26.977ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_init_reg/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        5.548ns  (logic 0.302ns (5.443%)  route 5.246ns (94.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 31.852 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.598ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.280    -1.598    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X20Y176        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y176        FDRE (Prop_fdre_C_Q)         0.259    -1.339 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           4.893     3.554    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_rstn
    SLICE_X136Y58        LUT1 (Prop_lut1_I0_O)        0.043     3.597 f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.353     3.950    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1_n_0
    SLICE_X136Y58        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_init_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.507    31.852    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_clk
    SLICE_X136Y58        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_init_reg/C
                         clock pessimism             -0.657    31.194    
                         clock uncertainty           -0.113    31.082    
    SLICE_X136Y58        FDCE (Recov_fdce_C_CLR)     -0.154    30.928    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_init_reg
  -------------------------------------------------------------------
                         required time                         30.928    
                         arrival time                          -3.950    
  -------------------------------------------------------------------
                         slack                                 26.977    

Slack (MET) :             26.977ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_t_m1_reg/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        5.548ns  (logic 0.302ns (5.443%)  route 5.246ns (94.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 31.852 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.598ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.280    -1.598    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X20Y176        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y176        FDRE (Prop_fdre_C_Q)         0.259    -1.339 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           4.893     3.554    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_rstn
    SLICE_X136Y58        LUT1 (Prop_lut1_I0_O)        0.043     3.597 f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.353     3.950    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1_n_0
    SLICE_X136Y58        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_t_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       1.507    31.852    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_clk
    SLICE_X136Y58        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_t_m1_reg/C
                         clock pessimism             -0.657    31.194    
                         clock uncertainty           -0.113    31.082    
    SLICE_X136Y58        FDCE (Recov_fdce_C_CLR)     -0.154    30.928    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_t_m1_reg
  -------------------------------------------------------------------
                         required time                         30.928    
                         arrival time                          -3.950    
  -------------------------------------------------------------------
                         slack                                 26.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[0]/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.146ns (23.895%)  route 0.465ns (76.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.391ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.577    -0.473    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X20Y176        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y176        FDRE (Prop_fdre_C_Q)         0.118    -0.355 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.313    -0.043    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_rstn
    SLICE_X10Y170        LUT1 (Prop_lut1_I0_O)        0.028    -0.015 f  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.152     0.138    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_enable[0]_i_1_n_0
    SLICE_X8Y170         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.781    -0.391    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_clk
    SLICE_X8Y170         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[0]/C
                         clock pessimism             -0.047    -0.437    
    SLICE_X8Y170         FDCE (Remov_fdce_C_CLR)     -0.050    -0.487    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[1]/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.146ns (23.895%)  route 0.465ns (76.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.391ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.577    -0.473    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X20Y176        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y176        FDRE (Prop_fdre_C_Q)         0.118    -0.355 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.313    -0.043    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_rstn
    SLICE_X10Y170        LUT1 (Prop_lut1_I0_O)        0.028    -0.015 f  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.152     0.138    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_enable[0]_i_1_n_0
    SLICE_X8Y170         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.781    -0.391    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_clk
    SLICE_X8Y170         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[1]/C
                         clock pessimism             -0.047    -0.437    
    SLICE_X8Y170         FDCE (Remov_fdce_C_CLR)     -0.050    -0.487    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[2]/PRE
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.146ns (23.895%)  route 0.465ns (76.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.391ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.577    -0.473    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X20Y176        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y176        FDRE (Prop_fdre_C_Q)         0.118    -0.355 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.313    -0.043    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_rstn
    SLICE_X10Y170        LUT1 (Prop_lut1_I0_O)        0.028    -0.015 f  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.152     0.138    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_enable[0]_i_1_n_0
    SLICE_X8Y170         FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.781    -0.391    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_clk
    SLICE_X8Y170         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[2]/C
                         clock pessimism             -0.047    -0.437    
    SLICE_X8Y170         FDPE (Remov_fdpe_C_PRE)     -0.052    -0.489    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[3]/PRE
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.146ns (23.895%)  route 0.465ns (76.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.391ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.577    -0.473    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X20Y176        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y176        FDRE (Prop_fdre_C_Q)         0.118    -0.355 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.313    -0.043    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_rstn
    SLICE_X10Y170        LUT1 (Prop_lut1_I0_O)        0.028    -0.015 f  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.152     0.138    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_enable[0]_i_1_n_0
    SLICE_X8Y170         FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.781    -0.391    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_clk
    SLICE_X8Y170         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[3]/C
                         clock pessimism             -0.047    -0.437    
    SLICE_X8Y170         FDPE (Remov_fdpe_C_PRE)     -0.052    -0.489    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_init_reg/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.146ns (21.027%)  route 0.548ns (78.973%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.577    -0.473    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X20Y176        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y176        FDRE (Prop_fdre_C_Q)         0.118    -0.355 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.313    -0.043    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_rstn
    SLICE_X10Y170        LUT1 (Prop_lut1_I0_O)        0.028    -0.015 f  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.235     0.221    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_enable[0]_i_1_n_0
    SLICE_X8Y169         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_init_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.782    -0.390    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_clk
    SLICE_X8Y169         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_init_reg/C
                         clock pessimism             -0.047    -0.436    
    SLICE_X8Y169         FDCE (Remov_fdce_C_CLR)     -0.050    -0.486    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_init_reg
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_req_reg/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.146ns (21.027%)  route 0.548ns (78.973%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.577    -0.473    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X20Y176        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y176        FDRE (Prop_fdre_C_Q)         0.118    -0.355 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.313    -0.043    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_rstn
    SLICE_X10Y170        LUT1 (Prop_lut1_I0_O)        0.028    -0.015 f  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.235     0.221    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_enable[0]_i_1_n_0
    SLICE_X8Y169         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.782    -0.390    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_clk
    SLICE_X8Y169         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_req_reg/C
                         clock pessimism             -0.047    -0.436    
    SLICE_X8Y169         FDCE (Remov_fdce_C_CLR)     -0.050    -0.486    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_req_reg
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_req_t_m1_reg/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.146ns (21.027%)  route 0.548ns (78.973%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.577    -0.473    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X20Y176        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y176        FDRE (Prop_fdre_C_Q)         0.118    -0.355 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.313    -0.043    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_rstn
    SLICE_X10Y170        LUT1 (Prop_lut1_I0_O)        0.028    -0.015 f  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.235     0.221    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_enable[0]_i_1_n_0
    SLICE_X8Y169         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_req_t_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.782    -0.390    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_clk
    SLICE_X8Y169         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_req_t_m1_reg/C
                         clock pessimism             -0.047    -0.436    
    SLICE_X8Y169         FDCE (Remov_fdce_C_CLR)     -0.050    -0.486    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_req_t_m1_reg
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_req_t_m2_reg/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.146ns (21.027%)  route 0.548ns (78.973%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.577    -0.473    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X20Y176        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y176        FDRE (Prop_fdre_C_Q)         0.118    -0.355 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.313    -0.043    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_rstn
    SLICE_X10Y170        LUT1 (Prop_lut1_I0_O)        0.028    -0.015 f  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.235     0.221    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_enable[0]_i_1_n_0
    SLICE_X8Y169         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_req_t_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.782    -0.390    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_clk
    SLICE_X8Y169         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_req_t_m2_reg/C
                         clock pessimism             -0.047    -0.436    
    SLICE_X8Y169         FDCE (Remov_fdce_C_CLR)     -0.050    -0.486    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_req_t_m2_reg
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_req_t_m3_reg/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.146ns (21.027%)  route 0.548ns (78.973%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.577    -0.473    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X20Y176        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y176        FDRE (Prop_fdre_C_Q)         0.118    -0.355 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.313    -0.043    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_rstn
    SLICE_X10Y170        LUT1 (Prop_lut1_I0_O)        0.028    -0.015 f  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.235     0.221    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_enable[0]_i_1_n_0
    SLICE_X8Y169         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_req_t_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.782    -0.390    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_clk
    SLICE_X8Y169         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_req_t_m3_reg/C
                         clock pessimism             -0.047    -0.436    
    SLICE_X8Y169         FDCE (Remov_fdce_C_CLR)     -0.050    -0.486    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_req_t_m3_reg
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_wr_reg/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.146ns (21.027%)  route 0.548ns (78.973%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.577    -0.473    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X20Y176        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y176        FDRE (Prop_fdre_C_Q)         0.118    -0.355 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.313    -0.043    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_rstn
    SLICE_X10Y170        LUT1 (Prop_lut1_I0_O)        0.028    -0.015 f  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.235     0.221    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_enable[0]_i_1_n_0
    SLICE_X8Y169         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_wr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43700, routed)       0.782    -0.390    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_clk
    SLICE_X8Y169         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_wr_reg/C
                         clock pessimism             -0.047    -0.436    
    SLICE_X8Y169         FDCE (Remov_fdce_C_CLR)     -0.050    -0.486    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_wr_reg
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.707    





