0.6
2018.3
Mar 26 2019
04:57:32
C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/edit_spam_detection_inference_v1_0.ip_user_files/ipstatic/hdl/fifo_generator_v13_2_rfs.v,1646967697,verilog,,C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/fifo_generator_0/sim/fifo_generator_0.v,,fifo_generator_v13_2_3,,,,,,,,
C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/edit_spam_detection_inference_v1_0.ip_user_files/ipstatic/hdl/fifo_generator_v13_2_rfs.vhd,1646967697,vhdl,,,,axi_reg_slice;bin_cntr;bram_fifo_rstlogic;bram_sync_reg;builtin_extdepth;builtin_extdepth_low_latency;builtin_extdepth_v6;builtin_prim;builtin_prim_v6;builtin_top;builtin_top_v6;clk_x_pntrs_builtin;delay;fifo_generator_top;fifo_generator_v13_2_3_builtin;fifo_generator_v13_2_3_pkg;fifo_generator_v13_2_3_synth;input_blk;logic_builtin;output_blk;rd_pe_as;rd_pe_ss;reset_blk_ramfifo;reset_builtin;shft_ram;shft_wrapper;synchronizer_ff;wr_pf_as;wr_pf_ss,,,,,,,,
C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/edit_spam_detection_inference_v1_0.ip_user_files/ipstatic/simulation/fifo_generator_vlog_beh.v,1646967697,verilog,,C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/edit_spam_detection_inference_v1_0.ip_user_files/ipstatic/hdl/fifo_generator_v13_2_rfs.v,,fifo_generator_v13_2_3_CONV_VER;fifo_generator_v13_2_3_axic_reg_slice;fifo_generator_v13_2_3_beh_ver_ll_afifo;fifo_generator_v13_2_3_bhv_ver_as;fifo_generator_v13_2_3_bhv_ver_preload0;fifo_generator_v13_2_3_bhv_ver_ss;fifo_generator_v13_2_3_sync_stage;fifo_generator_vlog_beh,,,,,,,,
C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/edit_spam_detection_inference_v1_0.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/hdl/spam_detection_inference_v1_0.v,1647468892,verilog,,C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/spam_detection_controller.v,,spam_detection_inference_v1_0,,,,,,,,
C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/hdl/spam_detection_inference_v1_0_S00_AXI.v,1647459137,verilog,,C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/hdl/spam_detection_inference_v1_0.v,,spam_detection_inference_v1_0_S00_AXI,,,,,,,,
C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/except.v,1647369682,verilog,,C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/fcmp.v,,except,,,,,,,,
C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/fcmp.v,1000618456,verilog,,C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/fpu.v,,fcmp,,,,,,,,
C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/fifo_generator_0/sim/fifo_generator_0.v,1646967640,verilog,,C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/except.v,,fifo_generator_0,,,,,,,,
C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/fpu.v,1647372408,verilog,,C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/post_norm.v,,fpu,,,,,,,,
C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/post_norm.v,1647369682,verilog,,C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/pre_norm.v,,delay1;delay2;delay3;post_norm,,,,,,,,
C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/pre_norm.v,1647369682,verilog,,C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/pre_norm_fmul.v,,pre_norm,,,,,,,,
C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/pre_norm_fmul.v,1647369682,verilog,,C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/primitives.v,,pre_norm_fmul,,,,,,,,
C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/primitives.v,1647369682,verilog,,C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/hdl/spam_detection_inference_v1_0_S00_AXI.v,,add_sub27;div_r2;mul_r2,,,,,,,,
C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/spam_detection_controller.v,1647388632,verilog,,C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/spam_detection_controller_tb.v,,spam_detection_controller,,,,,,,,
C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/spam_detection_controller_tb.v,1647388675,verilog,,,,spam_detection_controller_tb,,,,,,,,
