[{"id": "1", "content": "```\nDefine the module TopModule with input ports: clock, a and output ports: p, q.\n\nRetrieved Related Information:\n- clock: Clock signal, used to trigger flip-flops and latches (Type:Signal)\n- a: Input signal (Type:Signal)\n- p: Output signal, controlled by flip-flops (Type:Signal)\n- q: Output signal, controlled by latches (Type:Signal)\n- At 85ns, on the rising edge of clock, if a is 0, p remains 0 and q remains 0. (Type:StateTransition)\n- At 90ns, on the rising edge of clock, if a is 1, p becomes 1 and q remains 0. (Type:StateTransition)\n- At 115ns, on the falling edge of clock, p remains 1 and q becomes 1. (Type:StateTransition)\n- At 145ns, on the rising edge of clock, if a is 0, p becomes 0 and q remains 1. (Type:StateTransition)\n- At 165ns, on the rising edge of clock, if a is 1, p becomes 1 and q remains 1. (Type:StateTransition)\n- At 90ns, clock is 1, a is 1, p transitions to 1, q remains 0. (Type:SignalExample)\n- At 165ns, clock is 1, a is 1, p transitions to 1, q remains 1. (Type:SignalExample)\n```\n", "source": "I would like you to implement a module named TopModule with the following interface. All input and output ports are one bit unless otherwise specified.\n\n - input  clock\n - input  a\n - output p\n - output q", "parent_tasks": []}, {"id": "2", "content": "```\nImplement the latch for signal p, which is active when the clock is high. The latch should store the value of input a.\n\nRetrieved Related Information:\nAt 90ns, on the rising edge of clock, if a is 1, p becomes 1. (Type:StateTransition)\nAt 145ns, on the rising edge of clock, if a is 0, p becomes 0. (Type:StateTransition)\nAt 165ns, on the rising edge of clock, if a is 1, p becomes 1. (Type:StateTransition)\nAt 90ns, clock is 1, a is 1, p transitions to 1. (Type:SignalExample)\nAt 165ns, clock is 1, a is 1, p transitions to 1. (Type:SignalExample)\n```\n", "source": "The module should implement a circuit with flip-flops and latches. Flip-flops are triggered by clock edge. Latches are triggered during active high period of clock.\n\n[Info]p is a active high (clock is 1) latch.", "parent_tasks": ["1"]}, {"id": "3", "content": "```\nImplement the flip-flop for signal q, which is triggered on the negative edge of the clock. The flip-flop should store the value of signal p.\n\nRetrieved Related Information:\nAt 115ns, on the falling edge of clock, p remains 1 and q becomes 1. (Type:StateTransition)\nAt 90ns, clock is 1, a is 1, p transitions to 1, q remains 0. (Type:SignalExample)\nAt 165ns, clock is 1, a is 1, p transitions to 1, q remains 1. (Type:SignalExample)\n```\n", "source": "The module should implement a circuit with flip-flops and latches. Flip-flops are triggered by clock edge. Latches are triggered during active high period of clock.\n\n[Info]q is a negedge triggered flip-flop.", "parent_tasks": ["2"]}]