\subsection{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module Entity Reference}
\label{classddr2__full__mem__model__ram__module}\index{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module@{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module}}


Inheritance diagram for ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=217pt]{d2/d0c/classddr2__full__mem__model__ram__module__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=217pt]{d7/d3d/classddr2__full__mem__model__ram__module__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf europa} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf altera} 
\item 
{\bf altera\+\_\+mf} 
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf altera\+\_\+europa\+\_\+support\+\_\+lib}   
\item 
{\bf altera\+\_\+mf\+\_\+components}   
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf std\+\_\+logic\+\_\+arith}   
\item 
{\bf std\+\_\+logic\+\_\+unsigned}   
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf data}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rdaddress}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rdclken}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf wraddress}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wrclock}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf wren}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf q}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 26} of file {\bf ddr2\+\_\+full\+\_\+mem\+\_\+model.\+vhd}.



\subsubsection{Member Data Documentation}
\index{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module@{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module}!altera@{altera}}
\index{altera@{altera}!ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module@{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module}}
\paragraph[{altera}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altera}\hspace{0.3cm}{\ttfamily [Library]}}\label{classddr2__full__mem__model__ram__module_a6225a53bc3f8773294fcf63b77915332}


Definition at line {\bf 15} of file {\bf ddr2\+\_\+full\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module@{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module}!altera\+\_\+europa\+\_\+support\+\_\+lib@{altera\+\_\+europa\+\_\+support\+\_\+lib}}
\index{altera\+\_\+europa\+\_\+support\+\_\+lib@{altera\+\_\+europa\+\_\+support\+\_\+lib}!ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module@{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module}}
\paragraph[{altera\+\_\+europa\+\_\+support\+\_\+lib}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altera\+\_\+europa\+\_\+support\+\_\+lib}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__full__mem__model__ram__module_a44a4f9dd5bb8c6900279ff4b4fd71103}


Definition at line {\bf 16} of file {\bf ddr2\+\_\+full\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module@{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module}!altera\+\_\+mf@{altera\+\_\+mf}}
\index{altera\+\_\+mf@{altera\+\_\+mf}!ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module@{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module}}
\paragraph[{altera\+\_\+mf}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altera\+\_\+mf}\hspace{0.3cm}{\ttfamily [Library]}}\label{classddr2__full__mem__model__ram__module_ad57cd8d31a38ff87ac163fb47757ffbf}


Definition at line {\bf 18} of file {\bf ddr2\+\_\+full\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module@{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module}!altera\+\_\+mf\+\_\+components@{altera\+\_\+mf\+\_\+components}}
\index{altera\+\_\+mf\+\_\+components@{altera\+\_\+mf\+\_\+components}!ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module@{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module}}
\paragraph[{altera\+\_\+mf\+\_\+components}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altera\+\_\+mf\+\_\+components}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__full__mem__model__ram__module_a421d8a97945a4307e385df667430facb}


Definition at line {\bf 19} of file {\bf ddr2\+\_\+full\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module@{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module}!data@{data}}
\index{data@{data}!ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module@{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module}}
\paragraph[{data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__full__mem__model__ram__module_a5d4bcb7b5d387cc0bfd62d2bb4a1c58a}


Definition at line {\bf 29} of file {\bf ddr2\+\_\+full\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module@{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module}!ieee@{ieee}}
\index{ieee@{ieee}!ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module@{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classddr2__full__mem__model__ram__module_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 21} of file {\bf ddr2\+\_\+full\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module@{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module}!q@{q}}
\index{q@{q}!ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module@{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module}}
\paragraph[{q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf q} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__full__mem__model__ram__module_aea5fb4b3a050af0b1556be3e3b21cef9}


Definition at line {\bf 38} of file {\bf ddr2\+\_\+full\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module@{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module}!rdaddress@{rdaddress}}
\index{rdaddress@{rdaddress}!ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module@{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module}}
\paragraph[{rdaddress}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rdaddress} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__full__mem__model__ram__module_a727c0a075c7ae2e5aea71081037148c6}


Definition at line {\bf 30} of file {\bf ddr2\+\_\+full\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module@{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module}!rdclken@{rdclken}}
\index{rdclken@{rdclken}!ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module@{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module}}
\paragraph[{rdclken}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rdclken} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__full__mem__model__ram__module_a382c872ae8829310d4379e1bd0e4c668}


Definition at line {\bf 31} of file {\bf ddr2\+\_\+full\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module@{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module@{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__full__mem__model__ram__module_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 22} of file {\bf ddr2\+\_\+full\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module@{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module}!std\+\_\+logic\+\_\+arith@{std\+\_\+logic\+\_\+arith}}
\index{std\+\_\+logic\+\_\+arith@{std\+\_\+logic\+\_\+arith}!ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module@{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module}}
\paragraph[{std\+\_\+logic\+\_\+arith}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+arith}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__full__mem__model__ram__module_a0f5ecc6613f63d07f7963a97b1b26095}


Definition at line {\bf 23} of file {\bf ddr2\+\_\+full\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module@{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module}!std\+\_\+logic\+\_\+unsigned@{std\+\_\+logic\+\_\+unsigned}}
\index{std\+\_\+logic\+\_\+unsigned@{std\+\_\+logic\+\_\+unsigned}!ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module@{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module}}
\paragraph[{std\+\_\+logic\+\_\+unsigned}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+unsigned}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__full__mem__model__ram__module_a598da929e807d58939b47499e8bc9fa8}


Definition at line {\bf 24} of file {\bf ddr2\+\_\+full\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module@{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module}!wraddress@{wraddress}}
\index{wraddress@{wraddress}!ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module@{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module}}
\paragraph[{wraddress}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wraddress} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__full__mem__model__ram__module_a0ea77871b790114d122f1fead3937fbb}


Definition at line {\bf 32} of file {\bf ddr2\+\_\+full\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module@{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module}!wrclock@{wrclock}}
\index{wrclock@{wrclock}!ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module@{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module}}
\paragraph[{wrclock}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wrclock} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__full__mem__model__ram__module_a00d572e9785c73a69a3015b528e5e2e8}


Definition at line {\bf 33} of file {\bf ddr2\+\_\+full\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module@{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module}!wren@{wren}}
\index{wren@{wren}!ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module@{ddr2\+\_\+full\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module}}
\paragraph[{wren}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wren} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__full__mem__model__ram__module_aa4749dca6867b737ec6c2ce8ef202543}


Definition at line {\bf 34} of file {\bf ddr2\+\_\+full\+\_\+mem\+\_\+model.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/testbench/{\bf ddr2\+\_\+full\+\_\+mem\+\_\+model.\+vhd}\end{DoxyCompactItemize}
