INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'hisha' on host 'hisham-dell' (Windows NT_amd64 version 6.2) on Sun Jun 09 03:22:06 +0300 2024
INFO: [HLS 200-10] In directory 'D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2'
Sourcing Tcl script 'D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: open_project morgb 
INFO: [HLS 200-10] Opening project 'D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb'.
INFO: [HLS 200-1510] Running: set_top interleave_manual_seq 
INFO: [HLS 200-1510] Running: add_files ../../src/interleave.cpp 
INFO: [HLS 200-10] Adding design file '../../src/interleave.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ../../src/interleave.h 
INFO: [HLS 200-10] Adding design file '../../src/interleave.h' to the project
INFO: [HLS 200-1510] Running: add_files ../../src/interleave_manual_rnd.cpp 
INFO: [HLS 200-10] Adding design file '../../src/interleave_manual_rnd.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ../../src/interleave_manual_seq.cpp 
INFO: [HLS 200-10] Adding design file '../../src/interleave_manual_seq.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ../../src/interleave_mem_rnd.hpp 
INFO: [HLS 200-10] Adding design file '../../src/interleave_mem_rnd.hpp' to the project
INFO: [HLS 200-1510] Running: add_files ../../src/interleave_mem_seq.hpp 
INFO: [HLS 200-10] Adding design file '../../src/interleave_mem_seq.hpp' to the project
INFO: [HLS 200-1510] Running: add_files ../../src/read_mem_rnd.hpp 
INFO: [HLS 200-10] Adding design file '../../src/read_mem_rnd.hpp' to the project
INFO: [HLS 200-1510] Running: add_files ../../src/read_mem_seq.hpp 
INFO: [HLS 200-10] Adding design file '../../src/read_mem_seq.hpp' to the project
INFO: [HLS 200-1510] Running: add_files ../../src/write_mem_rnd.hpp 
INFO: [HLS 200-10] Adding design file '../../src/write_mem_rnd.hpp' to the project
INFO: [HLS 200-1510] Running: add_files ../../src/write_mem_seq.hpp 
INFO: [HLS 200-10] Adding design file '../../src/write_mem_seq.hpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../../tb/tb_interleave.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file '../../tb/tb_interleave.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vitis 
INFO: [HLS 200-10] Opening solution 'D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave.xdc
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_ooc_file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave_ooc.xdc
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ip_xdc_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave.xdc -ip_xdc_ooc_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave_ooc.xdc -output D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.693 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<2, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, false>& ap_int_base<2, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<2, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<21, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>& ap_int_base<21, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<21, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<21, false>(ap_int_base<21, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<21, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<21, false>(ap_int_base<21, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<2, false>(ap_int_base<2, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<2, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<2, false>(ap_int_base<2, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<2, false>(ap_int_base<2, false> const&, int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:26:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<21, false>(ap_int_base<21, false> const&, int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:25:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, false>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../../src/./read_mem_seq.hpp:18:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../../src/./read_mem_seq.hpp:15:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../../src/./read_mem_seq.hpp:12:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'interleave_manual_seq(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_seq.cpp:28:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'interleave_manual_seq(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_seq.cpp:28:30)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../../src/interleave_manual_seq.cpp:22:4)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' into 'interleave_manual_seq(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_seq.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' into 'interleave_manual_seq(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_seq.cpp:5:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.152 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_seq.hpp:21:17)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/interleave_manual_seq.cpp:28:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'interleave_manual_seq' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM' (../../src/interleave_manual_seq.cpp:14) on 'x_idx_V', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM' (../../src/interleave_manual_seq.cpp:14) on 'x_sel_V', which is not an array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'interleave_manual_seq_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_manual_seq_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'interleave_manual_seq_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_seq_Pipeline_LOAD/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_seq_Pipeline_LOAD/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_manual_seq_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave_manual_seq/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave_manual_seq/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave_manual_seq/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'interleave_manual_seq' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_interleave_manual_seq_ap_int_8_ap_int_8_bool_x' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_sel_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_idx_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_seq/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_seq/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_manual_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 1.173 GB.
INFO: [RTMG 210-278] Implementing memory 'interleave_manual_seq_x_x0_V_RAM_1P_BRAM_1R1W_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.526 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.431 seconds; current allocated memory: 1.173 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for interleave_manual_seq.
INFO: [VLOG 209-307] Generating Verilog RTL for interleave_manual_seq.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 283.69 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 19.566 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 21.565 seconds; peak allocated memory: 1.173 GB.
