

================================================================
== Vivado HLS Report for 'axis_to_ddr_writer'
================================================================
* Date:           Tue Mar 10 15:16:44 2020

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        AXIS_TO_DDR_WRITER_AXILITE
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      7.00|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                    |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1                            |     ?|     ?|      4618|          -|          -|     ?|    no    |
        | + Loop 1.1                         |  4096|  4096|         2|          1|          1|  4096|    yes   |
        | + memcpy.base_ddr_addr.buffer.gep  |   513|   513|         3|          1|          1|   512|    yes   |
        +------------------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 4 5 }
  Pipeline-1 : II = 1, D = 3, States = { 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (tmp_1)
4 --> 
	6  / (exitcond_flatten)
	5  / (!exitcond_flatten)
5 --> 
	4  / true
6 --> 
	7  / true
7 --> 
	10  / (exitcond)
	8  / (!exitcond)
8 --> 
	9  / true
9 --> 
	7  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	3  / true

* FSM state operations: 

 <State 1> : 1.75ns
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inputStream_V), !map !67"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %base_ddr_addr), !map !71"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %frame_index_V), !map !77"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %frame_count), !map !81"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %base_address), !map !85"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %frame_buffer_dim), !map !91"
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %frame_buffer_offset), !map !95"
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %frame_buffer_number), !map !99"
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %update_intr), !map !103"
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @axis_to_ddr_writer_s) nounwind"
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%update_intr_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %update_intr)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%frame_buffer_number_s = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %frame_buffer_number)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%frame_buffer_offset_s = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %frame_buffer_offset)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%frame_buffer_dim_rea = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %frame_buffer_dim)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%base_address_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %base_address)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (1.35ns)   --->   "%buffer = alloca [512 x i64], align 16" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:46]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %base_address, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:8]
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:9]
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %update_intr, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:10]
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %frame_buffer_offset, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:11]
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %frame_buffer_dim, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:12]
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %frame_buffer_number, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:13]
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %base_ddr_addr, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:23]
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %inputStream_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:24]
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %frame_count, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:25]
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %frame_index_V, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:26]
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([512 x i64]* %buffer, [1 x i8]* @p_str1, [12 x i8]* @p_str6, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:47]
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i8* @inner_index_V, i32 1, [1 x i8]* @p_str1) nounwind" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:52]
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @frame_count_inner, i32 1, [1 x i8]* @p_str1) nounwind" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:55]
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%t_V = load i8* @inner_index_V, align 1" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:58]
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i8P(i8* %frame_index_V, i8 %t_V)" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:58]
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @FRAME_BUFFER_DIM_r, i32 0, [1 x i8]* @p_str1) nounwind" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:61]
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%FRAME_OFFSET_load = load i32* @FRAME_OFFSET, align 4" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:63]
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @FRAME_OFFSET, i32 0, [1 x i8]* @p_str1) nounwind" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:63]
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i8* @FRAME_BUFFER_NUMBER_r, i32 0, [1 x i8]* @p_str1) nounwind" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:65]
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%BASE_ADDRESS_load = load i29* @BASE_ADDRESS_r, align 4"
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i29* @BASE_ADDRESS_r, i32 0, [1 x i8]* @p_str1) nounwind" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:67]
ST_1 : Operation 52 [1/1] (0.75ns)   --->   "br i1 %update_intr_read, label %0, label %._crit_edge98" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:72]
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "store i32 %frame_buffer_dim_rea, i32* @FRAME_BUFFER_DIM_r, align 4" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:75]
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "store i8 %frame_buffer_number_s, i8* @FRAME_BUFFER_NUMBER_r, align 1" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:76]
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "store i32 %frame_buffer_offset_s, i32* @FRAME_OFFSET, align 4" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:77]
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_3_cast4 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %base_address_read, i32 3, i32 31)"
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "store i29 %tmp_3_cast4, i29* @BASE_ADDRESS_r, align 4" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:78]
ST_1 : Operation 58 [1/1] (0.75ns)   --->   "br label %._crit_edge98" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:79]

 <State 2> : 5.84ns
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%i_op_assign = phi i32 [ %frame_buffer_offset_s, %0 ], [ %FRAME_OFFSET_load, %codeRepl ]" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:63]
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node offset)   --->   "%i_op_assign_1 = phi i29 [ %tmp_3_cast4, %0 ], [ %BASE_ADDRESS_load, %codeRepl ]"
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node offset)   --->   "%i_op_assign_1_cast = zext i29 %i_op_assign_1 to i32" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:83]
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%lhs_V_cast = zext i8 %t_V to i35" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:83]
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%rhs_V_cast = zext i32 %i_op_assign to i35" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:83]
ST_2 : Operation 64 [1/1] (3.88ns)   --->   "%r_V = mul i35 %rhs_V_cast, %lhs_V_cast" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:83]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node offset)   --->   "%tmp_8 = call i32 @_ssdm_op_PartSelect.i32.i35.i32.i32(i35 %r_V, i32 3, i32 34)" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:83]
ST_2 : Operation 66 [1/1] (1.20ns) (out node of the LUT)   --->   "%offset = add i32 %tmp_8, %i_op_assign_1_cast" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.75ns)   --->   "br label %1" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:90]

 <State 3> : 2.21ns
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%offset1 = phi i32 [ %offset, %._crit_edge98 ], [ %offset_1, %memcpy.tail ]"
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%idx = phi i32 [ 0, %._crit_edge98 ], [ %idx_1, %memcpy.tail ]"
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%FRAME_BUFFER_DIM_loa = load i32* @FRAME_BUFFER_DIM_r, align 4" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:90]
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_s = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %FRAME_BUFFER_DIM_loa, i32 12, i32 31)" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:90]
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_3 = zext i20 %tmp_s to i32" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:90]
ST_3 : Operation 73 [1/1] (1.11ns)   --->   "%tmp_1 = icmp ult i32 %idx, %tmp_3" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:90]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.20ns)   --->   "%idx_1 = add nsw i32 %idx, 1" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %.preheader.preheader, label %._crit_edge99" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:90]
ST_3 : Operation 76 [1/1] (0.75ns)   --->   "br label %.preheader"
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%FRAME_BUFFER_NUMBER_s = load i8* @FRAME_BUFFER_NUMBER_r, align 1" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:144]
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i8 %FRAME_BUFFER_NUMBER_s to i9" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:144]
ST_3 : Operation 79 [1/1] (0.90ns)   --->   "%op2_assign = add i9 %tmp_2_cast, -1" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:144]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i8 %t_V to i9" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:144]
ST_3 : Operation 81 [1/1] (0.85ns)   --->   "%tmp_5 = icmp eq i9 %tmp_4_cast, %op2_assign" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:144]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.90ns)   --->   "%tmp_7 = add i8 %t_V, 1" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:146]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.44ns)   --->   "%p_tmp_7 = select i1 %tmp_5, i8 0, i8 %tmp_7" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:144]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "store i8 %p_tmp_7, i8* @inner_index_V, align 1" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:145]
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%frame_count_inner_lo = load i32* @frame_count_inner, align 4" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:153]
ST_3 : Operation 86 [1/1] (1.20ns)   --->   "%tmp_2 = add nsw i32 %frame_count_inner_lo, 1" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:153]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "store i32 %tmp_2, i32* @frame_count_inner, align 4" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:153]
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i32P(i32* %frame_count, i32 %tmp_2)" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:154]
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "ret void" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:156]

 <State 4> : 1.40ns
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 [ %indvar_flatten_next, %ifFalse ], [ 0, %.preheader.preheader ]"
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%j = phi i10 [ %j_mid2, %ifFalse ], [ 0, %.preheader.preheader ]" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:105]
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%temp = phi i64 [ %temp_2, %ifFalse ], [ 0, %.preheader.preheader ]"
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%i = phi i4 [ %i_1, %ifFalse ], [ 0, %.preheader.preheader ]"
ST_4 : Operation 94 [1/1] (0.86ns)   --->   "%exitcond_flatten = icmp eq i13 %indvar_flatten, -4096"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.97ns)   --->   "%indvar_flatten_next = add i13 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %2, label %.preheader95"
ST_4 : Operation 97 [1/1] (0.93ns)   --->   "%j_s = add i10 %j, 1" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:97]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.88ns)   --->   "%tmp_4 = icmp eq i4 %i, -8" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:105]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.47ns)   --->   "%j_mid2 = select i1 %tmp_4, i10 %j_s, i10 %j" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:105]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 100 [2/2] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %inputStream_V)" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:123]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 101 [1/1] (0.86ns)   --->   "%i_op = add i4 %i, 1" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:105]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.45ns)   --->   "%i_1 = select i1 %tmp_4, i4 1, i4 %i_op" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:105]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 5> : 1.77ns
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:106]
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:122]
ST_5 : Operation 105 [1/2] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %inputStream_V)" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:123]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_11 = call i56 @_ssdm_op_PartSelect.i56.i64.i32.i32(i64 %temp, i32 8, i32 63)" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:128]
ST_5 : Operation 107 [1/1] (0.41ns)   --->   "%temp_1 = select i1 %tmp_4, i56 0, i56 %tmp_11" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:105]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%temp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i8.i56(i8 %tmp, i56 %temp_1)" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:129]
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_6)" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:133]
ST_5 : Operation 110 [1/1] (0.88ns)   --->   "%ifzero = icmp eq i4 %i_1, -8" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:105]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %ifzero, label %ifTrue, label %ifFalse" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:105]
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_10 = zext i10 %j_mid2 to i64" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:134]
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%buffer_addr = getelementptr inbounds [512 x i64]* %buffer, i64 0, i64 %tmp_10" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:134]
ST_5 : Operation 114 [1/1] (1.35ns)   --->   "store i64 %temp_2, i64* %buffer_addr, align 8" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:134]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "br label %ifFalse"
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "br label %.preheader"

 <State 6> : 7.00ns
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_9 = sext i32 %offset1 to i64" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:138]
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%base_ddr_addr_addr = getelementptr inbounds i64* %base_ddr_addr, i64 %tmp_9" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:138]
ST_6 : Operation 119 [1/1] (7.00ns)   --->   "%base_ddr_addr_addr_1 = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 120 [1/1] (0.75ns)   --->   "br label %burst.wr.header"

 <State 7> : 1.35ns
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%indvar = phi i10 [ 0, %2 ], [ %indvar_next, %burst.wr.body ]"
ST_7 : Operation 122 [1/1] (0.85ns)   --->   "%exitcond = icmp eq i10 %indvar, -512"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"
ST_7 : Operation 124 [1/1] (0.93ns)   --->   "%indvar_next = add i10 %indvar, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %memcpy.tail, label %burst.wr.body"
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%indvar1 = zext i10 %indvar to i64"
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%buffer_addr_1 = getelementptr [512 x i64]* %buffer, i64 0, i64 %indvar1" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:138]
ST_7 : Operation 128 [2/2] (1.35ns)   --->   "%buffer_load = load i64* %buffer_addr_1, align 8" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:138]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

 <State 8> : 1.35ns
ST_8 : Operation 129 [1/2] (1.35ns)   --->   "%buffer_load = load i64* %buffer_addr_1, align 8" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:138]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

 <State 9> : 7.00ns
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind"
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str8)"
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_base_ddr_a) nounwind"
ST_9 : Operation 133 [1/1] (7.00ns)   --->   "call void @_ssdm_op_Write.m_axi.i64P(i64* %base_ddr_addr_addr, i64 %buffer_load, i8 -1)" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin) nounwind"
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "br label %burst.wr.header"

 <State 10> : 7.00ns
ST_10 : Operation 136 [5/5] (7.00ns)   --->   "%base_ddr_addr_addr_1_1 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %base_ddr_addr_addr)" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 137 [1/1] (1.20ns)   --->   "%offset_1 = add i32 %offset1, 512" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:140]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 7.00ns
ST_11 : Operation 138 [4/5] (7.00ns)   --->   "%base_ddr_addr_addr_1_1 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %base_ddr_addr_addr)" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 12> : 7.00ns
ST_12 : Operation 139 [3/5] (7.00ns)   --->   "%base_ddr_addr_addr_1_1 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %base_ddr_addr_addr)" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 13> : 7.00ns
ST_13 : Operation 140 [2/5] (7.00ns)   --->   "%base_ddr_addr_addr_1_1 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %base_ddr_addr_addr)" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 14> : 7.00ns
ST_14 : Operation 141 [1/5] (7.00ns)   --->   "%base_ddr_addr_addr_1_1 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %base_ddr_addr_addr)" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "br label %1" [AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:90]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inputStream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ base_ddr_addr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ frame_index_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_count]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ base_address]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_buffer_dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_buffer_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_buffer_number]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ update_intr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inner_index_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ FRAME_OFFSET]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ BASE_ADDRESS_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ FRAME_BUFFER_DIM_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ FRAME_BUFFER_NUMBER_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ frame_count_inner]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_15            (specbitsmap      ) [ 000000000000000]
StgValue_16            (specbitsmap      ) [ 000000000000000]
StgValue_17            (specbitsmap      ) [ 000000000000000]
StgValue_18            (specbitsmap      ) [ 000000000000000]
StgValue_19            (specbitsmap      ) [ 000000000000000]
StgValue_20            (specbitsmap      ) [ 000000000000000]
StgValue_21            (specbitsmap      ) [ 000000000000000]
StgValue_22            (specbitsmap      ) [ 000000000000000]
StgValue_23            (specbitsmap      ) [ 000000000000000]
StgValue_24            (spectopmodule    ) [ 000000000000000]
update_intr_read       (read             ) [ 010000000000000]
frame_buffer_number_s  (read             ) [ 000000000000000]
frame_buffer_offset_s  (read             ) [ 011000000000000]
frame_buffer_dim_rea   (read             ) [ 000000000000000]
base_address_read      (read             ) [ 000000000000000]
buffer                 (alloca           ) [ 001111111111111]
StgValue_31            (specinterface    ) [ 000000000000000]
StgValue_32            (specinterface    ) [ 000000000000000]
StgValue_33            (specinterface    ) [ 000000000000000]
StgValue_34            (specinterface    ) [ 000000000000000]
StgValue_35            (specinterface    ) [ 000000000000000]
StgValue_36            (specinterface    ) [ 000000000000000]
StgValue_37            (specinterface    ) [ 000000000000000]
StgValue_38            (specinterface    ) [ 000000000000000]
StgValue_39            (specinterface    ) [ 000000000000000]
StgValue_40            (specinterface    ) [ 000000000000000]
StgValue_41            (specmemcore      ) [ 000000000000000]
StgValue_42            (specreset        ) [ 000000000000000]
StgValue_43            (specreset        ) [ 000000000000000]
t_V                    (load             ) [ 001111111111111]
StgValue_45            (write            ) [ 000000000000000]
StgValue_46            (specreset        ) [ 000000000000000]
FRAME_OFFSET_load      (load             ) [ 011000000000000]
StgValue_48            (specreset        ) [ 000000000000000]
StgValue_49            (specreset        ) [ 000000000000000]
BASE_ADDRESS_load      (load             ) [ 011000000000000]
StgValue_51            (specreset        ) [ 000000000000000]
StgValue_52            (br               ) [ 011000000000000]
StgValue_53            (store            ) [ 000000000000000]
StgValue_54            (store            ) [ 000000000000000]
StgValue_55            (store            ) [ 000000000000000]
tmp_3_cast4            (partselect       ) [ 011000000000000]
StgValue_57            (store            ) [ 000000000000000]
StgValue_58            (br               ) [ 011000000000000]
i_op_assign            (phi              ) [ 001000000000000]
i_op_assign_1          (phi              ) [ 001000000000000]
i_op_assign_1_cast     (zext             ) [ 000000000000000]
lhs_V_cast             (zext             ) [ 000000000000000]
rhs_V_cast             (zext             ) [ 000000000000000]
r_V                    (mul              ) [ 000000000000000]
tmp_8                  (partselect       ) [ 000000000000000]
offset                 (add              ) [ 001111111111111]
StgValue_67            (br               ) [ 001111111111111]
offset1                (phi              ) [ 000111111110000]
idx                    (phi              ) [ 000100000000000]
FRAME_BUFFER_DIM_loa   (load             ) [ 000000000000000]
tmp_s                  (partselect       ) [ 000000000000000]
tmp_3                  (zext             ) [ 000000000000000]
tmp_1                  (icmp             ) [ 000111111111111]
idx_1                  (add              ) [ 001111111111111]
StgValue_75            (br               ) [ 000000000000000]
StgValue_76            (br               ) [ 000111111111111]
FRAME_BUFFER_NUMBER_s  (load             ) [ 000000000000000]
tmp_2_cast             (zext             ) [ 000000000000000]
op2_assign             (add              ) [ 000000000000000]
tmp_4_cast             (zext             ) [ 000000000000000]
tmp_5                  (icmp             ) [ 000000000000000]
tmp_7                  (add              ) [ 000000000000000]
p_tmp_7                (select           ) [ 000000000000000]
StgValue_84            (store            ) [ 000000000000000]
frame_count_inner_lo   (load             ) [ 000000000000000]
tmp_2                  (add              ) [ 000000000000000]
StgValue_87            (store            ) [ 000000000000000]
StgValue_88            (write            ) [ 000000000000000]
StgValue_89            (ret              ) [ 000000000000000]
indvar_flatten         (phi              ) [ 000010000000000]
j                      (phi              ) [ 000010000000000]
temp                   (phi              ) [ 000011000000000]
i                      (phi              ) [ 000010000000000]
exitcond_flatten       (icmp             ) [ 000111111111111]
indvar_flatten_next    (add              ) [ 000111111111111]
StgValue_96            (br               ) [ 000000000000000]
j_s                    (add              ) [ 000000000000000]
tmp_4                  (icmp             ) [ 000011000000000]
j_mid2                 (select           ) [ 000111111111111]
i_op                   (add              ) [ 000000000000000]
i_1                    (select           ) [ 000111111111111]
tmp_6                  (specregionbegin  ) [ 000000000000000]
StgValue_104           (specpipeline     ) [ 000000000000000]
tmp                    (read             ) [ 000000000000000]
tmp_11                 (partselect       ) [ 000000000000000]
temp_1                 (select           ) [ 000000000000000]
temp_2                 (bitconcatenate   ) [ 000111111111111]
empty                  (specregionend    ) [ 000000000000000]
ifzero                 (icmp             ) [ 000111111111111]
StgValue_111           (br               ) [ 000000000000000]
tmp_10                 (zext             ) [ 000000000000000]
buffer_addr            (getelementptr    ) [ 000000000000000]
StgValue_114           (store            ) [ 000000000000000]
StgValue_115           (br               ) [ 000000000000000]
StgValue_116           (br               ) [ 000111111111111]
tmp_9                  (sext             ) [ 000000000000000]
base_ddr_addr_addr     (getelementptr    ) [ 000000011111111]
base_ddr_addr_addr_1   (writereq         ) [ 000000000000000]
StgValue_120           (br               ) [ 000111111111111]
indvar                 (phi              ) [ 000000010000000]
exitcond               (icmp             ) [ 000111111111111]
empty_9                (speclooptripcount) [ 000000000000000]
indvar_next            (add              ) [ 000111111111111]
StgValue_125           (br               ) [ 000000000000000]
indvar1                (zext             ) [ 000000000000000]
buffer_addr_1          (getelementptr    ) [ 000000011000000]
buffer_load            (load             ) [ 000000010100000]
burstwrite_rbegin      (specregionbegin  ) [ 000000000000000]
StgValue_131           (specpipeline     ) [ 000000000000000]
empty_10               (specloopname     ) [ 000000000000000]
StgValue_133           (write            ) [ 000000000000000]
burstwrite_rend        (specregionend    ) [ 000000000000000]
StgValue_135           (br               ) [ 000111111111111]
offset_1               (add              ) [ 001100000001111]
base_ddr_addr_addr_1_1 (writeresp        ) [ 000000000000000]
StgValue_142           (br               ) [ 001111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inputStream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputStream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="base_ddr_addr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_ddr_addr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="frame_index_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_index_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="frame_count">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_count"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="base_address">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_address"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="frame_buffer_dim">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_dim"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="frame_buffer_offset">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_offset"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="frame_buffer_number">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_number"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="update_intr">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_intr"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="inner_index_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inner_index_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="FRAME_OFFSET">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FRAME_OFFSET"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="BASE_ADDRESS_r">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BASE_ADDRESS_r"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="FRAME_BUFFER_DIM_r">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FRAME_BUFFER_DIM_r"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="FRAME_BUFFER_NUMBER_r">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FRAME_BUFFER_NUMBER_r"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="frame_count_inner">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_count_inner"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="axis_to_ddr_writer_s"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i35.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i32P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i56.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i8.i56"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstwrite_OC_region"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_base_ddr_a"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="160" class="1004" name="buffer_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="update_intr_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="update_intr_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="frame_buffer_number_s_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_buffer_number_s/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="frame_buffer_offset_s_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_buffer_offset_s/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="frame_buffer_dim_rea_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_buffer_dim_rea/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="base_address_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="base_address_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="StgValue_45_write_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="0" index="2" bw="8" slack="0"/>
<pin id="198" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_45/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="StgValue_88_write_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="0" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="0" index="2" bw="32" slack="0"/>
<pin id="205" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_88/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="0"/>
<pin id="211" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_writeresp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="0" index="2" bw="11" slack="0"/>
<pin id="218" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="base_ddr_addr_addr_1/6 base_ddr_addr_addr_1_1/10 "/>
</bind>
</comp>

<comp id="221" class="1004" name="StgValue_133_write_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="0" slack="0"/>
<pin id="223" dir="0" index="1" bw="64" slack="3"/>
<pin id="224" dir="0" index="2" bw="64" slack="1"/>
<pin id="225" dir="0" index="3" bw="1" slack="0"/>
<pin id="226" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_133/9 "/>
</bind>
</comp>

<comp id="230" class="1004" name="buffer_addr_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="10" slack="0"/>
<pin id="234" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="9" slack="0"/>
<pin id="238" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="240" dir="0" index="3" bw="9" slack="0"/>
<pin id="241" dir="0" index="4" bw="64" slack="0"/>
<pin id="239" dir="1" index="2" bw="64" slack="1"/>
<pin id="242" dir="1" index="5" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_114/5 buffer_load/7 "/>
</bind>
</comp>

<comp id="244" class="1004" name="buffer_addr_1_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="10" slack="0"/>
<pin id="248" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_1/7 "/>
</bind>
</comp>

<comp id="251" class="1005" name="i_op_assign_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="253" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="i_op_assign_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="32" slack="1"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/2 "/>
</bind>
</comp>

<comp id="260" class="1005" name="i_op_assign_1_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="29" slack="2147483647"/>
<pin id="262" dir="1" index="1" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_op_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="i_op_assign_1_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="29" slack="1"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="29" slack="1"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_1/2 "/>
</bind>
</comp>

<comp id="269" class="1005" name="offset1_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="2"/>
<pin id="271" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="offset1 (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="offset1_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="32" slack="1"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="offset1/3 "/>
</bind>
</comp>

<comp id="279" class="1005" name="idx_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="idx (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="idx_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="32" slack="0"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idx/3 "/>
</bind>
</comp>

<comp id="290" class="1005" name="indvar_flatten_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="13" slack="1"/>
<pin id="292" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="indvar_flatten_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="13" slack="0"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="1" slack="1"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="301" class="1005" name="j_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="10" slack="1"/>
<pin id="303" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="305" class="1004" name="j_phi_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="10" slack="0"/>
<pin id="307" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="1" slack="1"/>
<pin id="309" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="312" class="1005" name="temp_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="1"/>
<pin id="314" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="temp (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="temp_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="1"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="1" slack="1"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp/4 "/>
</bind>
</comp>

<comp id="324" class="1005" name="i_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="4" slack="1"/>
<pin id="326" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="i_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="4" slack="0"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="1" slack="1"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="335" class="1005" name="indvar_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="10" slack="1"/>
<pin id="337" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="339" class="1004" name="indvar_phi_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="1"/>
<pin id="341" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="10" slack="0"/>
<pin id="343" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/7 "/>
</bind>
</comp>

<comp id="346" class="1004" name="t_V_load_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="FRAME_OFFSET_load_load_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FRAME_OFFSET_load/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="BASE_ADDRESS_load_load_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="29" slack="0"/>
<pin id="357" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="BASE_ADDRESS_load/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="StgValue_53_store_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="0"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_53/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="StgValue_54_store_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="0"/>
<pin id="367" dir="0" index="1" bw="8" slack="0"/>
<pin id="368" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_54/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="StgValue_55_store_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_55/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_3_cast4_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="29" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="0"/>
<pin id="380" dir="0" index="2" bw="3" slack="0"/>
<pin id="381" dir="0" index="3" bw="6" slack="0"/>
<pin id="382" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3_cast4/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="StgValue_57_store_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="29" slack="0"/>
<pin id="389" dir="0" index="1" bw="29" slack="0"/>
<pin id="390" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_57/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="i_op_assign_1_cast_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="29" slack="0"/>
<pin id="395" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_op_assign_1_cast/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="lhs_V_cast_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="1"/>
<pin id="399" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_cast/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="rhs_V_cast_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_cast/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="r_V_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="8" slack="0"/>
<pin id="407" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_8_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="35" slack="0"/>
<pin id="413" dir="0" index="2" bw="3" slack="0"/>
<pin id="414" dir="0" index="3" bw="7" slack="0"/>
<pin id="415" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="offset_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="29" slack="0"/>
<pin id="423" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="offset/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="FRAME_BUFFER_DIM_loa_load_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FRAME_BUFFER_DIM_loa/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_s_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="20" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="0"/>
<pin id="433" dir="0" index="2" bw="5" slack="0"/>
<pin id="434" dir="0" index="3" bw="6" slack="0"/>
<pin id="435" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_3_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="20" slack="0"/>
<pin id="442" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="20" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="idx_1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idx_1/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="FRAME_BUFFER_NUMBER_s_load_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="0"/>
<pin id="458" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FRAME_BUFFER_NUMBER_s/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_2_cast_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="0"/>
<pin id="462" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="op2_assign_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="op2_assign/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_4_cast_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="2"/>
<pin id="472" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_5_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="0"/>
<pin id="475" dir="0" index="1" bw="9" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_7_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="2"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="p_tmp_7_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="0" index="2" bw="8" slack="0"/>
<pin id="488" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_tmp_7/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="StgValue_84_store_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="0"/>
<pin id="494" dir="0" index="1" bw="8" slack="0"/>
<pin id="495" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_84/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="frame_count_inner_lo_load_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="frame_count_inner_lo/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_2_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="StgValue_87_store_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="0"/>
<pin id="512" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_87/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="exitcond_flatten_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="13" slack="0"/>
<pin id="517" dir="0" index="1" bw="13" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/4 "/>
</bind>
</comp>

<comp id="521" class="1004" name="indvar_flatten_next_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="13" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="j_s_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="10" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_s/4 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_4_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="4" slack="0"/>
<pin id="535" dir="0" index="1" bw="4" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="j_mid2_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="10" slack="0"/>
<pin id="542" dir="0" index="2" bw="10" slack="0"/>
<pin id="543" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/4 "/>
</bind>
</comp>

<comp id="547" class="1004" name="i_op_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="4" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_op/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="i_1_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="0" index="2" bw="4" slack="0"/>
<pin id="557" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_11_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="56" slack="0"/>
<pin id="563" dir="0" index="1" bw="64" slack="1"/>
<pin id="564" dir="0" index="2" bw="5" slack="0"/>
<pin id="565" dir="0" index="3" bw="7" slack="0"/>
<pin id="566" dir="1" index="4" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="temp_1_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="1"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="0" index="2" bw="56" slack="0"/>
<pin id="575" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_1/5 "/>
</bind>
</comp>

<comp id="578" class="1004" name="temp_2_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="64" slack="0"/>
<pin id="580" dir="0" index="1" bw="8" slack="0"/>
<pin id="581" dir="0" index="2" bw="56" slack="0"/>
<pin id="582" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="temp_2/5 "/>
</bind>
</comp>

<comp id="587" class="1004" name="ifzero_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="4" slack="1"/>
<pin id="589" dir="0" index="1" bw="4" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ifzero/5 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_10_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="10" slack="1"/>
<pin id="594" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_9_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="2"/>
<pin id="598" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="600" class="1004" name="base_ddr_addr_addr_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="64" slack="0"/>
<pin id="602" dir="0" index="1" bw="32" slack="0"/>
<pin id="603" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="base_ddr_addr_addr/6 "/>
</bind>
</comp>

<comp id="607" class="1004" name="exitcond_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="10" slack="0"/>
<pin id="609" dir="0" index="1" bw="10" slack="0"/>
<pin id="610" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/7 "/>
</bind>
</comp>

<comp id="613" class="1004" name="indvar_next_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="10" slack="0"/>
<pin id="615" dir="0" index="1" bw="1" slack="0"/>
<pin id="616" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/7 "/>
</bind>
</comp>

<comp id="619" class="1004" name="indvar1_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="10" slack="0"/>
<pin id="621" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar1/7 "/>
</bind>
</comp>

<comp id="624" class="1004" name="offset_1_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="4"/>
<pin id="626" dir="0" index="1" bw="11" slack="0"/>
<pin id="627" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="offset_1/10 "/>
</bind>
</comp>

<comp id="633" class="1005" name="frame_buffer_offset_s_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="1"/>
<pin id="635" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="frame_buffer_offset_s "/>
</bind>
</comp>

<comp id="638" class="1005" name="t_V_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="8" slack="1"/>
<pin id="640" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_V "/>
</bind>
</comp>

<comp id="645" class="1005" name="FRAME_OFFSET_load_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="1"/>
<pin id="647" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="FRAME_OFFSET_load "/>
</bind>
</comp>

<comp id="650" class="1005" name="BASE_ADDRESS_load_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="29" slack="1"/>
<pin id="652" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="BASE_ADDRESS_load "/>
</bind>
</comp>

<comp id="655" class="1005" name="tmp_3_cast4_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="29" slack="1"/>
<pin id="657" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_cast4 "/>
</bind>
</comp>

<comp id="660" class="1005" name="offset_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="1"/>
<pin id="662" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="offset "/>
</bind>
</comp>

<comp id="665" class="1005" name="tmp_1_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="1"/>
<pin id="667" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="669" class="1005" name="idx_1_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="0"/>
<pin id="671" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="idx_1 "/>
</bind>
</comp>

<comp id="674" class="1005" name="exitcond_flatten_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="1"/>
<pin id="676" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="678" class="1005" name="indvar_flatten_next_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="13" slack="0"/>
<pin id="680" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="683" class="1005" name="tmp_4_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="1"/>
<pin id="685" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="688" class="1005" name="j_mid2_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="10" slack="0"/>
<pin id="690" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="694" class="1005" name="i_1_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="4" slack="0"/>
<pin id="696" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="700" class="1005" name="temp_2_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="64" slack="1"/>
<pin id="702" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="temp_2 "/>
</bind>
</comp>

<comp id="708" class="1005" name="base_ddr_addr_addr_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="64" slack="2"/>
<pin id="710" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="base_ddr_addr_addr "/>
</bind>
</comp>

<comp id="714" class="1005" name="exitcond_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="1"/>
<pin id="716" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="718" class="1005" name="indvar_next_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="10" slack="0"/>
<pin id="720" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="723" class="1005" name="buffer_addr_1_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="9" slack="1"/>
<pin id="725" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_1 "/>
</bind>
</comp>

<comp id="728" class="1005" name="buffer_load_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="64" slack="1"/>
<pin id="730" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="buffer_load "/>
</bind>
</comp>

<comp id="733" class="1005" name="offset_1_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="1"/>
<pin id="735" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="offset_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="163"><net_src comp="42" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="36" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="38" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="14" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="40" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="40" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="10" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="40" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="74" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="4" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="96" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="6" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="212"><net_src comp="114" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="0" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="136" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="138" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="227"><net_src comp="154" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="156" pin="0"/><net_sink comp="221" pin=3"/></net>

<net id="229"><net_src comp="158" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="235"><net_src comp="102" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="243"><net_src comp="230" pin="3"/><net_sink comp="236" pin=3"/></net>

<net id="249"><net_src comp="102" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="250"><net_src comp="244" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="278"><net_src comp="272" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="282"><net_src comp="48" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="279" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="98" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="290" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="304"><net_src comp="100" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="301" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="315"><net_src comp="102" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="312" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="323"><net_src comp="316" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="327"><net_src comp="104" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="324" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="338"><net_src comp="100" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="335" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="18" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="354"><net_src comp="20" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="22" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="182" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="24" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="170" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="26" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="176" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="20" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="383"><net_src comp="76" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="188" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="385"><net_src comp="78" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="386"><net_src comp="80" pin="0"/><net_sink comp="377" pin=3"/></net>

<net id="391"><net_src comp="377" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="22" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="396"><net_src comp="263" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="403"><net_src comp="254" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="400" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="397" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="416"><net_src comp="82" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="404" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="418"><net_src comp="78" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="419"><net_src comp="84" pin="0"/><net_sink comp="410" pin=3"/></net>

<net id="424"><net_src comp="410" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="393" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="429"><net_src comp="24" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="436"><net_src comp="86" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="426" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="438"><net_src comp="88" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="439"><net_src comp="80" pin="0"/><net_sink comp="430" pin=3"/></net>

<net id="443"><net_src comp="430" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="283" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="440" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="283" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="60" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="459"><net_src comp="26" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="456" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="460" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="90" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="477"><net_src comp="470" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="464" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="92" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="473" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="94" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="479" pin="2"/><net_sink comp="484" pin=2"/></net>

<net id="496"><net_src comp="484" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="18" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="501"><net_src comp="28" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="498" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="60" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="508"><net_src comp="502" pin="2"/><net_sink comp="201" pin=2"/></net>

<net id="513"><net_src comp="502" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="28" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="294" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="106" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="294" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="108" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="305" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="110" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="328" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="112" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="544"><net_src comp="533" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="527" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="546"><net_src comp="305" pin="4"/><net_sink comp="539" pin=2"/></net>

<net id="551"><net_src comp="328" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="116" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="558"><net_src comp="533" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="116" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="547" pin="2"/><net_sink comp="553" pin=2"/></net>

<net id="567"><net_src comp="124" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="312" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="569"><net_src comp="126" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="570"><net_src comp="128" pin="0"/><net_sink comp="561" pin=3"/></net>

<net id="576"><net_src comp="130" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="577"><net_src comp="561" pin="4"/><net_sink comp="571" pin=2"/></net>

<net id="583"><net_src comp="132" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="208" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="571" pin="3"/><net_sink comp="578" pin=2"/></net>

<net id="586"><net_src comp="578" pin="3"/><net_sink comp="236" pin=4"/></net>

<net id="591"><net_src comp="112" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="595"><net_src comp="592" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="599"><net_src comp="269" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="2" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="596" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="606"><net_src comp="600" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="611"><net_src comp="339" pin="4"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="140" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="339" pin="4"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="110" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="622"><net_src comp="339" pin="4"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="628"><net_src comp="269" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="138" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="636"><net_src comp="176" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="641"><net_src comp="346" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="643"><net_src comp="638" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="644"><net_src comp="638" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="648"><net_src comp="351" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="653"><net_src comp="355" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="658"><net_src comp="377" pin="4"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="663"><net_src comp="420" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="668"><net_src comp="444" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="672"><net_src comp="450" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="677"><net_src comp="515" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="681"><net_src comp="521" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="686"><net_src comp="533" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="691"><net_src comp="539" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="693"><net_src comp="688" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="697"><net_src comp="553" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="699"><net_src comp="694" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="703"><net_src comp="578" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="711"><net_src comp="600" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="717"><net_src comp="607" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="721"><net_src comp="613" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="726"><net_src comp="244" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="731"><net_src comp="236" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="736"><net_src comp="624" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="272" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: base_ddr_addr | {6 9 10 11 12 13 14 }
	Port: frame_index_V | {1 }
	Port: frame_count | {3 }
	Port: inner_index_V | {3 }
	Port: FRAME_OFFSET | {1 }
	Port: BASE_ADDRESS_r | {1 }
	Port: FRAME_BUFFER_DIM_r | {1 }
	Port: FRAME_BUFFER_NUMBER_r | {1 }
	Port: frame_count_inner | {3 }
 - Input state : 
	Port: axis_to_ddr_writer : inputStream_V | {4 }
	Port: axis_to_ddr_writer : base_address | {1 }
	Port: axis_to_ddr_writer : frame_buffer_dim | {1 }
	Port: axis_to_ddr_writer : frame_buffer_offset | {1 }
	Port: axis_to_ddr_writer : frame_buffer_number | {1 }
	Port: axis_to_ddr_writer : update_intr | {1 }
	Port: axis_to_ddr_writer : inner_index_V | {1 }
	Port: axis_to_ddr_writer : FRAME_OFFSET | {1 }
	Port: axis_to_ddr_writer : BASE_ADDRESS_r | {1 }
	Port: axis_to_ddr_writer : FRAME_BUFFER_DIM_r | {3 }
	Port: axis_to_ddr_writer : FRAME_BUFFER_NUMBER_r | {3 }
	Port: axis_to_ddr_writer : frame_count_inner | {3 }
  - Chain level:
	State 1
		StgValue_41 : 1
		StgValue_45 : 1
		StgValue_57 : 1
	State 2
		i_op_assign_1_cast : 1
		rhs_V_cast : 1
		r_V : 2
		tmp_8 : 3
		offset : 4
	State 3
		tmp_s : 1
		tmp_3 : 2
		tmp_1 : 3
		idx_1 : 1
		StgValue_75 : 4
		tmp_2_cast : 1
		op2_assign : 2
		tmp_5 : 3
		p_tmp_7 : 4
		StgValue_84 : 5
		tmp_2 : 1
		StgValue_87 : 2
		StgValue_88 : 2
	State 4
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_96 : 2
		j_s : 1
		tmp_4 : 1
		j_mid2 : 2
		i_op : 1
		i_1 : 2
	State 5
		temp_1 : 1
		temp_2 : 2
		empty : 1
		StgValue_111 : 1
		buffer_addr : 1
		StgValue_114 : 3
	State 6
		base_ddr_addr_addr : 1
		base_ddr_addr_addr_1 : 2
	State 7
		exitcond : 1
		indvar_next : 1
		StgValue_125 : 2
		indvar1 : 1
		buffer_addr_1 : 2
		buffer_load : 3
	State 8
	State 9
		burstwrite_rend : 1
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|          |           offset_fu_420           |    0    |    0    |    39   |
|          |            idx_1_fu_450           |    0    |    0    |    39   |
|          |         op2_assign_fu_464         |    0    |    0    |    15   |
|          |            tmp_7_fu_479           |    0    |    0    |    15   |
|    add   |            tmp_2_fu_502           |    0    |    0    |    39   |
|          |     indvar_flatten_next_fu_521    |    0    |    0    |    20   |
|          |             j_s_fu_527            |    0    |    0    |    17   |
|          |            i_op_fu_547            |    0    |    0    |    12   |
|          |         indvar_next_fu_613        |    0    |    0    |    17   |
|          |          offset_1_fu_624          |    0    |    0    |    39   |
|----------|-----------------------------------|---------|---------|---------|
|          |            tmp_1_fu_444           |    0    |    0    |    20   |
|          |            tmp_5_fu_473           |    0    |    0    |    13   |
|   icmp   |      exitcond_flatten_fu_515      |    0    |    0    |    13   |
|          |            tmp_4_fu_533           |    0    |    0    |    9    |
|          |           ifzero_fu_587           |    0    |    0    |    9    |
|          |          exitcond_fu_607          |    0    |    0    |    13   |
|----------|-----------------------------------|---------|---------|---------|
|          |           p_tmp_7_fu_484          |    0    |    0    |    8    |
|  select  |           j_mid2_fu_539           |    0    |    0    |    9    |
|          |             i_1_fu_553            |    0    |    0    |    4    |
|          |           temp_1_fu_571           |    0    |    0    |    55   |
|----------|-----------------------------------|---------|---------|---------|
|    mul   |             r_V_fu_404            |    3    |    0    |    20   |
|----------|-----------------------------------|---------|---------|---------|
|          |    update_intr_read_read_fu_164   |    0    |    0    |    0    |
|          | frame_buffer_number_s_read_fu_170 |    0    |    0    |    0    |
|   read   | frame_buffer_offset_s_read_fu_176 |    0    |    0    |    0    |
|          |  frame_buffer_dim_rea_read_fu_182 |    0    |    0    |    0    |
|          |   base_address_read_read_fu_188   |    0    |    0    |    0    |
|          |          grp_read_fu_208          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |      StgValue_45_write_fu_194     |    0    |    0    |    0    |
|   write  |      StgValue_88_write_fu_201     |    0    |    0    |    0    |
|          |     StgValue_133_write_fu_221     |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
| writeresp|        grp_writeresp_fu_214       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |         tmp_3_cast4_fu_377        |    0    |    0    |    0    |
|partselect|            tmp_8_fu_410           |    0    |    0    |    0    |
|          |            tmp_s_fu_430           |    0    |    0    |    0    |
|          |           tmp_11_fu_561           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |     i_op_assign_1_cast_fu_393     |    0    |    0    |    0    |
|          |         lhs_V_cast_fu_397         |    0    |    0    |    0    |
|          |         rhs_V_cast_fu_400         |    0    |    0    |    0    |
|   zext   |            tmp_3_fu_440           |    0    |    0    |    0    |
|          |         tmp_2_cast_fu_460         |    0    |    0    |    0    |
|          |         tmp_4_cast_fu_470         |    0    |    0    |    0    |
|          |           tmp_10_fu_592           |    0    |    0    |    0    |
|          |           indvar1_fu_619          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|bitconcatenate|           temp_2_fu_578           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   sext   |            tmp_9_fu_596           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    3    |    0    |   425   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|buffer|    2   |    0   |    0   |
+------+--------+--------+--------+
| Total|    2   |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|  BASE_ADDRESS_load_reg_650  |   29   |
|  FRAME_OFFSET_load_reg_645  |   32   |
|  base_ddr_addr_addr_reg_708 |   64   |
|    buffer_addr_1_reg_723    |    9   |
|     buffer_load_reg_728     |   64   |
|   exitcond_flatten_reg_674  |    1   |
|       exitcond_reg_714      |    1   |
|frame_buffer_offset_s_reg_633|   32   |
|         i_1_reg_694         |    4   |
|    i_op_assign_1_reg_260    |   29   |
|     i_op_assign_reg_251     |   32   |
|          i_reg_324          |    4   |
|        idx_1_reg_669        |   32   |
|         idx_reg_279         |   32   |
| indvar_flatten_next_reg_678 |   13   |
|    indvar_flatten_reg_290   |   13   |
|     indvar_next_reg_718     |   10   |
|        indvar_reg_335       |   10   |
|        j_mid2_reg_688       |   10   |
|          j_reg_301          |   10   |
|       offset1_reg_269       |   32   |
|       offset_1_reg_733      |   32   |
|        offset_reg_660       |   32   |
|         t_V_reg_638         |    8   |
|        temp_2_reg_700       |   64   |
|         temp_reg_312        |   64   |
|        tmp_1_reg_665        |    1   |
|     tmp_3_cast4_reg_655     |   29   |
|        tmp_4_reg_683        |    1   |
+-----------------------------+--------+
|            Total            |   694  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_214 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_214 |  p1  |   2  |  64  |   128  ||    9    |
|   grp_access_fu_236  |  p0  |   2  |   9  |   18   ||    9    |
|     temp_reg_312     |  p0  |   2  |  64  |   128  ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   276  ||   3.02  ||    27   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    -   |    0   |   425  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   27   |
|  Register |    -   |    -   |    -   |   694  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    3   |    3   |   694  |   452  |
+-----------+--------+--------+--------+--------+--------+
