Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Thu Apr 14 00:48:47 2022
| Host         : uberbertha running 64-bit Arch Linux
| Command      : report_drc -file soc_drc_opted.rpt -pb soc_drc_opted.pb -rpx soc_drc_opted.rpx
| Design       : soc
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Synthesized
------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_soc
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT vga/horizontal_cntr/row_done_INST_0 is driving clock pin of 12 cells. This could lead to large hold time violations. Involved cells are:
vga/vertical_cnter/value_reg[0], vga/vertical_cnter/value_reg[1],
vga/vertical_cnter/value_reg[2], vga/vertical_cnter/value_reg[3],
vga/vertical_cnter/value_reg[4], vga/vertical_cnter/value_reg[5],
vga/vertical_cnter/value_reg[6], vga/vertical_cnter/value_reg[7],
vga/vertical_cnter/value_reg[8], vga/vertical_cnter/value_reg[9],
vga/vertical_cnter/vblank_reg, vga/vertical_cnter/vsync_reg
Related violations: <none>


