**Description:**  
Design and simulation of a **2-input CMOS NAND gate**, including schematic creation,
symbol generation, and waveform verification using Cadence Virtuoso.

**Key Objectives:**
- Create a working Cadence library
- Design CMOS NAND gate schematic
- Generate symbol view from schematic
- Perform transient simulation using Spectre
- Analyze:
  - Propagation delay
  - Rise time and fall time
  - Power consumption

**Key Highlights:**
- Correct logical behavior verification through output waveforms
- Delay analysis with respect to both input signals
- Power waveform analysis of pMOS and nMOS transistors
- Practical exposure to CMOS digital circuit design flow

