{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1767907367362 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767907367362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan  8 16:22:47 2026 " "Processing started: Thu Jan  8 16:22:47 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767907367362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767907367362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_intro_workshop -c fpga_intro_workshop " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_intro_workshop -c fpga_intro_workshop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767907367362 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1767907367944 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1767907367945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline_c5gx.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline_c5gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_c5gx " "Found entity 1: baseline_c5gx" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA Intro Master Folder/baseline_c5gx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767907381276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767907381276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beginner_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file beginner_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 beginner_top-Behavioral " "Found design unit 1: beginner_top-Behavioral" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA Intro Master Folder/beginner_top.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767907381773 ""} { "Info" "ISGN_ENTITY_NAME" "1 beginner_top " "Found entity 1: beginner_top" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA Intro Master Folder/beginner_top.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767907381773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767907381773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "activity_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file activity_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 activity_1-Behavioral " "Found design unit 1: activity_1-Behavioral" {  } { { "activity_1.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA Intro Master Folder/activity_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767907381776 ""} { "Info" "ISGN_ENTITY_NAME" "1 activity_1 " "Found entity 1: activity_1" {  } { { "activity_1.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA Intro Master Folder/activity_1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767907381776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767907381776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "activity_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file activity_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 activity_2-Behavioral " "Found design unit 1: activity_2-Behavioral" {  } { { "activity_2.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA Intro Master Folder/activity_2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767907381779 ""} { "Info" "ISGN_ENTITY_NAME" "1 activity_2 " "Found entity 1: activity_2" {  } { { "activity_2.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA Intro Master Folder/activity_2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767907381779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767907381779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "activity_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file activity_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 activity_3-Behavioral " "Found design unit 1: activity_3-Behavioral" {  } { { "activity_3.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA Intro Master Folder/activity_3.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767907381781 ""} { "Info" "ISGN_ENTITY_NAME" "1 activity_3 " "Found entity 1: activity_3" {  } { { "activity_3.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA Intro Master Folder/activity_3.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767907381781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767907381781 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "beginner_top " "Elaborating entity \"beginner_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1767907381824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "activity_1 activity_1:ACT1 " "Elaborating entity \"activity_1\" for hierarchy \"activity_1:ACT1\"" {  } { { "beginner_top.vhd" "ACT1" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA Intro Master Folder/beginner_top.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767907381826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "activity_2 activity_2:ACT2 " "Elaborating entity \"activity_2\" for hierarchy \"activity_2:ACT2\"" {  } { { "beginner_top.vhd" "ACT2" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA Intro Master Folder/beginner_top.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767907381828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "activity_3 activity_3:ACT3 " "Elaborating entity \"activity_3\" for hierarchy \"activity_3:ACT3\"" {  } { { "beginner_top.vhd" "ACT3" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA Intro Master Folder/beginner_top.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767907381862 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA Intro Master Folder/beginner_top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767907382463 "|beginner_top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA Intro Master Folder/beginner_top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767907382463 "|beginner_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA Intro Master Folder/beginner_top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767907382463 "|beginner_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA Intro Master Folder/beginner_top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767907382463 "|beginner_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA Intro Master Folder/beginner_top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767907382463 "|beginner_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA Intro Master Folder/beginner_top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767907382463 "|beginner_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA Intro Master Folder/beginner_top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767907382463 "|beginner_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA Intro Master Folder/beginner_top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767907382463 "|beginner_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA Intro Master Folder/beginner_top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767907382463 "|beginner_top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA Intro Master Folder/beginner_top.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767907382463 "|beginner_top|HEX1[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1767907382463 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1767907382568 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1767907383065 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767907383065 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA Intro Master Folder/beginner_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767907383113 "|beginner_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA Intro Master Folder/beginner_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767907383113 "|beginner_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA Intro Master Folder/beginner_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767907383113 "|beginner_top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1767907383113 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1767907383114 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1767907383114 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1767907383114 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1767907383114 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4944 " "Peak virtual memory: 4944 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767907383131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan  8 16:23:03 2026 " "Processing ended: Thu Jan  8 16:23:03 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767907383131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767907383131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767907383131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1767907383131 ""}
