

================================================================
== Vitis HLS Report for 'spiking_binam_Pipeline_VITIS_LOOP_70_6'
================================================================
* Date:           Sat May 17 11:11:22 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        SpikingBINAM
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.748 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_70_6  |      256|      256|         2|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 5 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %i_1"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body61"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = load i9 %i_1"   --->   Operation 8 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.88ns)   --->   "%icmp_ln70 = icmp_eq  i9 %i, i9 256" [spiking_binam_hls.cpp:70]   --->   Operation 9 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.77ns)   --->   "%add_ln70 = add i9 %i, i9 1" [spiking_binam_hls.cpp:70]   --->   Operation 11 'add' 'add_ln70' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %for.body61.split, void %VITIS_LOOP_79_7.exitStub" [spiking_binam_hls.cpp:70]   --->   Operation 12 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %i, i32 3, i32 7"   --->   Operation 13 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln1035 = zext i5 %lshr_ln1"   --->   Operation 14 'zext' 'zext_ln1035' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ref_timer_V_addr = getelementptr i3 %ref_timer_V, i64 0, i64 %zext_ln1035"   --->   Operation 15 'getelementptr' 'ref_timer_V_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ref_timer_V_1_addr = getelementptr i3 %ref_timer_V_1, i64 0, i64 %zext_ln1035"   --->   Operation 16 'getelementptr' 'ref_timer_V_1_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%ref_timer_V_2_addr = getelementptr i3 %ref_timer_V_2, i64 0, i64 %zext_ln1035"   --->   Operation 17 'getelementptr' 'ref_timer_V_2_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%ref_timer_V_3_addr = getelementptr i3 %ref_timer_V_3, i64 0, i64 %zext_ln1035"   --->   Operation 18 'getelementptr' 'ref_timer_V_3_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ref_timer_V_4_addr = getelementptr i3 %ref_timer_V_4, i64 0, i64 %zext_ln1035"   --->   Operation 19 'getelementptr' 'ref_timer_V_4_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ref_timer_V_5_addr = getelementptr i3 %ref_timer_V_5, i64 0, i64 %zext_ln1035"   --->   Operation 20 'getelementptr' 'ref_timer_V_5_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%ref_timer_V_6_addr = getelementptr i3 %ref_timer_V_6, i64 0, i64 %zext_ln1035"   --->   Operation 21 'getelementptr' 'ref_timer_V_6_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%ref_timer_V_7_addr = getelementptr i3 %ref_timer_V_7, i64 0, i64 %zext_ln1035"   --->   Operation 22 'getelementptr' 'ref_timer_V_7_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln1035 = trunc i9 %i"   --->   Operation 23 'trunc' 'trunc_ln1035' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (0.67ns)   --->   "%ref_timer_V_load = load i5 %ref_timer_V_addr"   --->   Operation 24 'load' 'ref_timer_V_load' <Predicate = (!icmp_ln70)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_1 : Operation 25 [2/2] (0.67ns)   --->   "%ref_timer_V_1_load = load i5 %ref_timer_V_1_addr"   --->   Operation 25 'load' 'ref_timer_V_1_load' <Predicate = (!icmp_ln70)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_1 : Operation 26 [2/2] (0.67ns)   --->   "%ref_timer_V_2_load = load i5 %ref_timer_V_2_addr"   --->   Operation 26 'load' 'ref_timer_V_2_load' <Predicate = (!icmp_ln70)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_1 : Operation 27 [2/2] (0.67ns)   --->   "%ref_timer_V_3_load = load i5 %ref_timer_V_3_addr"   --->   Operation 27 'load' 'ref_timer_V_3_load' <Predicate = (!icmp_ln70)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_1 : Operation 28 [2/2] (0.67ns)   --->   "%ref_timer_V_4_load = load i5 %ref_timer_V_4_addr"   --->   Operation 28 'load' 'ref_timer_V_4_load' <Predicate = (!icmp_ln70)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_1 : Operation 29 [2/2] (0.67ns)   --->   "%ref_timer_V_5_load = load i5 %ref_timer_V_5_addr"   --->   Operation 29 'load' 'ref_timer_V_5_load' <Predicate = (!icmp_ln70)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_1 : Operation 30 [2/2] (0.67ns)   --->   "%ref_timer_V_6_load = load i5 %ref_timer_V_6_addr"   --->   Operation 30 'load' 'ref_timer_V_6_load' <Predicate = (!icmp_ln70)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_1 : Operation 31 [2/2] (0.67ns)   --->   "%ref_timer_V_7_load = load i5 %ref_timer_V_7_addr"   --->   Operation 31 'load' 'ref_timer_V_7_load' <Predicate = (!icmp_ln70)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln70 = store i9 %add_ln70, i9 %i_1" [spiking_binam_hls.cpp:70]   --->   Operation 32 'store' 'store_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln70 = br void %for.body61" [spiking_binam_hls.cpp:70]   --->   Operation 33 'br' 'br_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 66 'ret' 'ret_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln71 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [spiking_binam_hls.cpp:71]   --->   Operation 34 'specpipeline' 'specpipeline_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [spiking_binam_hls.cpp:70]   --->   Operation 35 'specloopname' 'specloopname_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (0.67ns)   --->   "%ref_timer_V_load = load i5 %ref_timer_V_addr"   --->   Operation 36 'load' 'ref_timer_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 37 [1/2] (0.67ns)   --->   "%ref_timer_V_1_load = load i5 %ref_timer_V_1_addr"   --->   Operation 37 'load' 'ref_timer_V_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 38 [1/2] (0.67ns)   --->   "%ref_timer_V_2_load = load i5 %ref_timer_V_2_addr"   --->   Operation 38 'load' 'ref_timer_V_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 39 [1/2] (0.67ns)   --->   "%ref_timer_V_3_load = load i5 %ref_timer_V_3_addr"   --->   Operation 39 'load' 'ref_timer_V_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 40 [1/2] (0.67ns)   --->   "%ref_timer_V_4_load = load i5 %ref_timer_V_4_addr"   --->   Operation 40 'load' 'ref_timer_V_4_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 41 [1/2] (0.67ns)   --->   "%ref_timer_V_5_load = load i5 %ref_timer_V_5_addr"   --->   Operation 41 'load' 'ref_timer_V_5_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 42 [1/2] (0.67ns)   --->   "%ref_timer_V_6_load = load i5 %ref_timer_V_6_addr"   --->   Operation 42 'load' 'ref_timer_V_6_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 43 [1/2] (0.67ns)   --->   "%ref_timer_V_7_load = load i5 %ref_timer_V_7_addr"   --->   Operation 43 'load' 'ref_timer_V_7_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 44 [1/1] (0.72ns)   --->   "%tmp_2 = mux i3 @_ssdm_op_Mux.ap_auto.8i3.i3, i3 %ref_timer_V_load, i3 %ref_timer_V_1_load, i3 %ref_timer_V_2_load, i3 %ref_timer_V_3_load, i3 %ref_timer_V_4_load, i3 %ref_timer_V_5_load, i3 %ref_timer_V_6_load, i3 %ref_timer_V_7_load, i3 %trunc_ln1035"   --->   Operation 44 'mux' 'tmp_2' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.58ns)   --->   "%icmp_ln1035 = icmp_eq  i3 %tmp_2, i3 0"   --->   Operation 45 'icmp' 'icmp_ln1035' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln1035, void %if.then65, void %for.inc70" [spiking_binam_hls.cpp:72]   --->   Operation 46 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.67ns)   --->   "%add_ln841 = add i3 %tmp_2, i3 7"   --->   Operation 47 'add' 'add_ln841' <Predicate = (!icmp_ln1035)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.44ns)   --->   "%switch_ln841 = switch i3 %trunc_ln1035, void %V1.i1.i22118.case.7, i3 0, void %V1.i1.i22118.case.0, i3 1, void %V1.i1.i22118.case.1, i3 2, void %V1.i1.i22118.case.2, i3 3, void %V1.i1.i22118.case.3, i3 4, void %V1.i1.i22118.case.4, i3 5, void %V1.i1.i22118.case.5, i3 6, void %V1.i1.i22118.case.6"   --->   Operation 48 'switch' 'switch_ln841' <Predicate = (!icmp_ln1035)> <Delay = 0.44>
ST_2 : Operation 49 [1/1] (0.67ns)   --->   "%store_ln841 = store i3 %add_ln841, i5 %ref_timer_V_6_addr"   --->   Operation 49 'store' 'store_ln841' <Predicate = (!icmp_ln1035 & trunc_ln1035 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln841 = br void %V1.i1.i22118.exit"   --->   Operation 50 'br' 'br_ln841' <Predicate = (!icmp_ln1035 & trunc_ln1035 == 6)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.67ns)   --->   "%store_ln841 = store i3 %add_ln841, i5 %ref_timer_V_5_addr"   --->   Operation 51 'store' 'store_ln841' <Predicate = (!icmp_ln1035 & trunc_ln1035 == 5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln841 = br void %V1.i1.i22118.exit"   --->   Operation 52 'br' 'br_ln841' <Predicate = (!icmp_ln1035 & trunc_ln1035 == 5)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.67ns)   --->   "%store_ln841 = store i3 %add_ln841, i5 %ref_timer_V_4_addr"   --->   Operation 53 'store' 'store_ln841' <Predicate = (!icmp_ln1035 & trunc_ln1035 == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln841 = br void %V1.i1.i22118.exit"   --->   Operation 54 'br' 'br_ln841' <Predicate = (!icmp_ln1035 & trunc_ln1035 == 4)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.67ns)   --->   "%store_ln841 = store i3 %add_ln841, i5 %ref_timer_V_3_addr"   --->   Operation 55 'store' 'store_ln841' <Predicate = (!icmp_ln1035 & trunc_ln1035 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln841 = br void %V1.i1.i22118.exit"   --->   Operation 56 'br' 'br_ln841' <Predicate = (!icmp_ln1035 & trunc_ln1035 == 3)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.67ns)   --->   "%store_ln841 = store i3 %add_ln841, i5 %ref_timer_V_2_addr"   --->   Operation 57 'store' 'store_ln841' <Predicate = (!icmp_ln1035 & trunc_ln1035 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln841 = br void %V1.i1.i22118.exit"   --->   Operation 58 'br' 'br_ln841' <Predicate = (!icmp_ln1035 & trunc_ln1035 == 2)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.67ns)   --->   "%store_ln841 = store i3 %add_ln841, i5 %ref_timer_V_1_addr"   --->   Operation 59 'store' 'store_ln841' <Predicate = (!icmp_ln1035 & trunc_ln1035 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln841 = br void %V1.i1.i22118.exit"   --->   Operation 60 'br' 'br_ln841' <Predicate = (!icmp_ln1035 & trunc_ln1035 == 1)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.67ns)   --->   "%store_ln841 = store i3 %add_ln841, i5 %ref_timer_V_addr"   --->   Operation 61 'store' 'store_ln841' <Predicate = (!icmp_ln1035 & trunc_ln1035 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln841 = br void %V1.i1.i22118.exit"   --->   Operation 62 'br' 'br_ln841' <Predicate = (!icmp_ln1035 & trunc_ln1035 == 0)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.67ns)   --->   "%store_ln841 = store i3 %add_ln841, i5 %ref_timer_V_7_addr"   --->   Operation 63 'store' 'store_ln841' <Predicate = (!icmp_ln1035 & trunc_ln1035 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln841 = br void %V1.i1.i22118.exit"   --->   Operation 64 'br' 'br_ln841' <Predicate = (!icmp_ln1035 & trunc_ln1035 == 7)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln72 = br void %for.inc70" [spiking_binam_hls.cpp:72]   --->   Operation 65 'br' 'br_ln72' <Predicate = (!icmp_ln1035)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ref_timer_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ ref_timer_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ ref_timer_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ ref_timer_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ ref_timer_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ ref_timer_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ ref_timer_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ ref_timer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                (alloca           ) [ 010]
store_ln0          (store            ) [ 000]
br_ln0             (br               ) [ 000]
i                  (load             ) [ 000]
icmp_ln70          (icmp             ) [ 010]
empty              (speclooptripcount) [ 000]
add_ln70           (add              ) [ 000]
br_ln70            (br               ) [ 000]
lshr_ln1           (partselect       ) [ 000]
zext_ln1035        (zext             ) [ 000]
ref_timer_V_addr   (getelementptr    ) [ 011]
ref_timer_V_1_addr (getelementptr    ) [ 011]
ref_timer_V_2_addr (getelementptr    ) [ 011]
ref_timer_V_3_addr (getelementptr    ) [ 011]
ref_timer_V_4_addr (getelementptr    ) [ 011]
ref_timer_V_5_addr (getelementptr    ) [ 011]
ref_timer_V_6_addr (getelementptr    ) [ 011]
ref_timer_V_7_addr (getelementptr    ) [ 011]
trunc_ln1035       (trunc            ) [ 011]
store_ln70         (store            ) [ 000]
br_ln70            (br               ) [ 000]
specpipeline_ln71  (specpipeline     ) [ 000]
specloopname_ln70  (specloopname     ) [ 000]
ref_timer_V_load   (load             ) [ 000]
ref_timer_V_1_load (load             ) [ 000]
ref_timer_V_2_load (load             ) [ 000]
ref_timer_V_3_load (load             ) [ 000]
ref_timer_V_4_load (load             ) [ 000]
ref_timer_V_5_load (load             ) [ 000]
ref_timer_V_6_load (load             ) [ 000]
ref_timer_V_7_load (load             ) [ 000]
tmp_2              (mux              ) [ 000]
icmp_ln1035        (icmp             ) [ 011]
br_ln72            (br               ) [ 000]
add_ln841          (add              ) [ 000]
switch_ln841       (switch           ) [ 000]
store_ln841        (store            ) [ 000]
br_ln841           (br               ) [ 000]
store_ln841        (store            ) [ 000]
br_ln841           (br               ) [ 000]
store_ln841        (store            ) [ 000]
br_ln841           (br               ) [ 000]
store_ln841        (store            ) [ 000]
br_ln841           (br               ) [ 000]
store_ln841        (store            ) [ 000]
br_ln841           (br               ) [ 000]
store_ln841        (store            ) [ 000]
br_ln841           (br               ) [ 000]
store_ln841        (store            ) [ 000]
br_ln841           (br               ) [ 000]
store_ln841        (store            ) [ 000]
br_ln841           (br               ) [ 000]
br_ln72            (br               ) [ 000]
ret_ln0            (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ref_timer_V_7">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_timer_V_7"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ref_timer_V_6">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_timer_V_6"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ref_timer_V_5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_timer_V_5"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ref_timer_V_4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_timer_V_4"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ref_timer_V_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_timer_V_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ref_timer_V_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_timer_V_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ref_timer_V_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_timer_V_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ref_timer_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_timer_V"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i3.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="i_1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="ref_timer_V_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="3" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="5" slack="0"/>
<pin id="72" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ref_timer_V_addr/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="ref_timer_V_1_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="3" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="5" slack="0"/>
<pin id="79" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ref_timer_V_1_addr/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="ref_timer_V_2_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="3" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="5" slack="0"/>
<pin id="86" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ref_timer_V_2_addr/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="ref_timer_V_3_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="3" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="5" slack="0"/>
<pin id="93" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ref_timer_V_3_addr/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="ref_timer_V_4_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="3" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="5" slack="0"/>
<pin id="100" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ref_timer_V_4_addr/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="ref_timer_V_5_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="3" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="5" slack="0"/>
<pin id="107" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ref_timer_V_5_addr/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="ref_timer_V_6_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="3" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="5" slack="0"/>
<pin id="114" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ref_timer_V_6_addr/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="ref_timer_V_7_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="3" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="5" slack="0"/>
<pin id="121" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ref_timer_V_7_addr/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="5" slack="1"/>
<pin id="126" dir="0" index="1" bw="3" slack="0"/>
<pin id="127" dir="0" index="2" bw="0" slack="0"/>
<pin id="129" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="130" dir="0" index="5" bw="3" slack="2147483647"/>
<pin id="131" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="3" slack="2147483647"/>
<pin id="132" dir="1" index="7" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="ref_timer_V_load/1 store_ln841/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="5" slack="1"/>
<pin id="136" dir="0" index="1" bw="3" slack="0"/>
<pin id="137" dir="0" index="2" bw="0" slack="0"/>
<pin id="139" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="140" dir="0" index="5" bw="3" slack="2147483647"/>
<pin id="141" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="3" slack="2147483647"/>
<pin id="142" dir="1" index="7" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="ref_timer_V_1_load/1 store_ln841/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="5" slack="1"/>
<pin id="146" dir="0" index="1" bw="3" slack="0"/>
<pin id="147" dir="0" index="2" bw="0" slack="0"/>
<pin id="149" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="150" dir="0" index="5" bw="3" slack="2147483647"/>
<pin id="151" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="3" slack="2147483647"/>
<pin id="152" dir="1" index="7" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="ref_timer_V_2_load/1 store_ln841/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="1"/>
<pin id="156" dir="0" index="1" bw="3" slack="0"/>
<pin id="157" dir="0" index="2" bw="0" slack="0"/>
<pin id="159" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="160" dir="0" index="5" bw="3" slack="2147483647"/>
<pin id="161" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="3" slack="2147483647"/>
<pin id="162" dir="1" index="7" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="ref_timer_V_3_load/1 store_ln841/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="1"/>
<pin id="166" dir="0" index="1" bw="3" slack="0"/>
<pin id="167" dir="0" index="2" bw="0" slack="0"/>
<pin id="169" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="170" dir="0" index="5" bw="3" slack="2147483647"/>
<pin id="171" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="3" slack="2147483647"/>
<pin id="172" dir="1" index="7" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="ref_timer_V_4_load/1 store_ln841/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="5" slack="1"/>
<pin id="176" dir="0" index="1" bw="3" slack="0"/>
<pin id="177" dir="0" index="2" bw="0" slack="0"/>
<pin id="179" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="180" dir="0" index="5" bw="3" slack="2147483647"/>
<pin id="181" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="3" slack="2147483647"/>
<pin id="182" dir="1" index="7" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="ref_timer_V_5_load/1 store_ln841/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="1"/>
<pin id="186" dir="0" index="1" bw="3" slack="0"/>
<pin id="187" dir="0" index="2" bw="0" slack="0"/>
<pin id="189" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="190" dir="0" index="5" bw="3" slack="2147483647"/>
<pin id="191" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="3" slack="2147483647"/>
<pin id="192" dir="1" index="7" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="ref_timer_V_6_load/1 store_ln841/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="1"/>
<pin id="196" dir="0" index="1" bw="3" slack="0"/>
<pin id="197" dir="0" index="2" bw="0" slack="0"/>
<pin id="199" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="200" dir="0" index="5" bw="3" slack="2147483647"/>
<pin id="201" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="3" slack="2147483647"/>
<pin id="202" dir="1" index="7" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="ref_timer_V_7_load/1 store_ln841/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln0_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="9" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="i_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="9" slack="0"/>
<pin id="211" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="icmp_ln70_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="9" slack="0"/>
<pin id="214" dir="0" index="1" bw="9" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="add_ln70_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="9" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="lshr_ln1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="0"/>
<pin id="226" dir="0" index="1" bw="9" slack="0"/>
<pin id="227" dir="0" index="2" bw="3" slack="0"/>
<pin id="228" dir="0" index="3" bw="4" slack="0"/>
<pin id="229" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln1035_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="5" slack="0"/>
<pin id="236" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1035/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="trunc_ln1035_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="9" slack="0"/>
<pin id="248" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1035/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln70_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="9" slack="0"/>
<pin id="252" dir="0" index="1" bw="9" slack="0"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_2_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="3" slack="0"/>
<pin id="257" dir="0" index="1" bw="3" slack="0"/>
<pin id="258" dir="0" index="2" bw="3" slack="0"/>
<pin id="259" dir="0" index="3" bw="3" slack="0"/>
<pin id="260" dir="0" index="4" bw="3" slack="0"/>
<pin id="261" dir="0" index="5" bw="3" slack="0"/>
<pin id="262" dir="0" index="6" bw="3" slack="0"/>
<pin id="263" dir="0" index="7" bw="3" slack="0"/>
<pin id="264" dir="0" index="8" bw="3" slack="0"/>
<pin id="265" dir="0" index="9" bw="3" slack="1"/>
<pin id="266" dir="1" index="10" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="icmp_ln1035_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="3" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1035/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="add_ln841_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="3" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln841/2 "/>
</bind>
</comp>

<comp id="296" class="1005" name="i_1_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="9" slack="0"/>
<pin id="298" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="306" class="1005" name="ref_timer_V_addr_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="1"/>
<pin id="308" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ref_timer_V_addr "/>
</bind>
</comp>

<comp id="312" class="1005" name="ref_timer_V_1_addr_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="1"/>
<pin id="314" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ref_timer_V_1_addr "/>
</bind>
</comp>

<comp id="318" class="1005" name="ref_timer_V_2_addr_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="1"/>
<pin id="320" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ref_timer_V_2_addr "/>
</bind>
</comp>

<comp id="324" class="1005" name="ref_timer_V_3_addr_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="5" slack="1"/>
<pin id="326" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ref_timer_V_3_addr "/>
</bind>
</comp>

<comp id="330" class="1005" name="ref_timer_V_4_addr_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="5" slack="1"/>
<pin id="332" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ref_timer_V_4_addr "/>
</bind>
</comp>

<comp id="336" class="1005" name="ref_timer_V_5_addr_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="1"/>
<pin id="338" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ref_timer_V_5_addr "/>
</bind>
</comp>

<comp id="342" class="1005" name="ref_timer_V_6_addr_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="5" slack="1"/>
<pin id="344" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ref_timer_V_6_addr "/>
</bind>
</comp>

<comp id="348" class="1005" name="ref_timer_V_7_addr_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="5" slack="1"/>
<pin id="350" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ref_timer_V_7_addr "/>
</bind>
</comp>

<comp id="354" class="1005" name="trunc_ln1035_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="3" slack="1"/>
<pin id="356" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1035 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="34" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="34" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="34" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="34" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="34" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="34" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="34" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="133"><net_src comp="68" pin="3"/><net_sink comp="124" pin=2"/></net>

<net id="143"><net_src comp="75" pin="3"/><net_sink comp="134" pin=2"/></net>

<net id="153"><net_src comp="82" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="163"><net_src comp="89" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="173"><net_src comp="96" pin="3"/><net_sink comp="164" pin=2"/></net>

<net id="183"><net_src comp="103" pin="3"/><net_sink comp="174" pin=2"/></net>

<net id="193"><net_src comp="110" pin="3"/><net_sink comp="184" pin=2"/></net>

<net id="203"><net_src comp="117" pin="3"/><net_sink comp="194" pin=2"/></net>

<net id="208"><net_src comp="18" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="216"><net_src comp="209" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="20" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="209" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="26" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="28" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="209" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="232"><net_src comp="30" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="233"><net_src comp="32" pin="0"/><net_sink comp="224" pin=3"/></net>

<net id="237"><net_src comp="224" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="240"><net_src comp="234" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="241"><net_src comp="234" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="242"><net_src comp="234" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="243"><net_src comp="234" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="245"><net_src comp="234" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="249"><net_src comp="209" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="218" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="267"><net_src comp="46" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="268"><net_src comp="124" pin="7"/><net_sink comp="255" pin=1"/></net>

<net id="269"><net_src comp="134" pin="7"/><net_sink comp="255" pin=2"/></net>

<net id="270"><net_src comp="144" pin="7"/><net_sink comp="255" pin=3"/></net>

<net id="271"><net_src comp="154" pin="7"/><net_sink comp="255" pin=4"/></net>

<net id="272"><net_src comp="164" pin="7"/><net_sink comp="255" pin=5"/></net>

<net id="273"><net_src comp="174" pin="7"/><net_sink comp="255" pin=6"/></net>

<net id="274"><net_src comp="184" pin="7"/><net_sink comp="255" pin=7"/></net>

<net id="275"><net_src comp="194" pin="7"/><net_sink comp="255" pin=8"/></net>

<net id="280"><net_src comp="255" pin="10"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="48" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="255" pin="10"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="50" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="288"><net_src comp="282" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="289"><net_src comp="282" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="290"><net_src comp="282" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="291"><net_src comp="282" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="292"><net_src comp="282" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="293"><net_src comp="282" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="294"><net_src comp="282" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="295"><net_src comp="282" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="299"><net_src comp="64" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="302"><net_src comp="296" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="309"><net_src comp="68" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="315"><net_src comp="75" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="321"><net_src comp="82" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="327"><net_src comp="89" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="333"><net_src comp="96" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="339"><net_src comp="103" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="345"><net_src comp="110" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="351"><net_src comp="117" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="357"><net_src comp="246" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="255" pin=9"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ref_timer_V_7 | {2 }
	Port: ref_timer_V_6 | {2 }
	Port: ref_timer_V_5 | {2 }
	Port: ref_timer_V_4 | {2 }
	Port: ref_timer_V_3 | {2 }
	Port: ref_timer_V_2 | {2 }
	Port: ref_timer_V_1 | {2 }
	Port: ref_timer_V | {2 }
 - Input state : 
	Port: spiking_binam_Pipeline_VITIS_LOOP_70_6 : ref_timer_V_7 | {1 2 }
	Port: spiking_binam_Pipeline_VITIS_LOOP_70_6 : ref_timer_V_6 | {1 2 }
	Port: spiking_binam_Pipeline_VITIS_LOOP_70_6 : ref_timer_V_5 | {1 2 }
	Port: spiking_binam_Pipeline_VITIS_LOOP_70_6 : ref_timer_V_4 | {1 2 }
	Port: spiking_binam_Pipeline_VITIS_LOOP_70_6 : ref_timer_V_3 | {1 2 }
	Port: spiking_binam_Pipeline_VITIS_LOOP_70_6 : ref_timer_V_2 | {1 2 }
	Port: spiking_binam_Pipeline_VITIS_LOOP_70_6 : ref_timer_V_1 | {1 2 }
	Port: spiking_binam_Pipeline_VITIS_LOOP_70_6 : ref_timer_V | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln70 : 2
		add_ln70 : 2
		br_ln70 : 3
		lshr_ln1 : 2
		zext_ln1035 : 3
		ref_timer_V_addr : 4
		ref_timer_V_1_addr : 4
		ref_timer_V_2_addr : 4
		ref_timer_V_3_addr : 4
		ref_timer_V_4_addr : 4
		ref_timer_V_5_addr : 4
		ref_timer_V_6_addr : 4
		ref_timer_V_7_addr : 4
		trunc_ln1035 : 2
		ref_timer_V_load : 5
		ref_timer_V_1_load : 5
		ref_timer_V_2_load : 5
		ref_timer_V_3_load : 5
		ref_timer_V_4_load : 5
		ref_timer_V_5_load : 5
		ref_timer_V_6_load : 5
		ref_timer_V_7_load : 5
		store_ln70 : 3
	State 2
		tmp_2 : 1
		icmp_ln1035 : 2
		br_ln72 : 3
		add_ln841 : 2
		store_ln841 : 3
		store_ln841 : 3
		store_ln841 : 3
		store_ln841 : 3
		store_ln841 : 3
		store_ln841 : 3
		store_ln841 : 3
		store_ln841 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    mux   |     tmp_2_fu_255    |    0    |    43   |
|----------|---------------------|---------|---------|
|    add   |   add_ln70_fu_218   |    0    |    16   |
|          |   add_ln841_fu_282  |    0    |    10   |
|----------|---------------------|---------|---------|
|   icmp   |   icmp_ln70_fu_212  |    0    |    11   |
|          |  icmp_ln1035_fu_276 |    0    |    8    |
|----------|---------------------|---------|---------|
|partselect|   lshr_ln1_fu_224   |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |  zext_ln1035_fu_234 |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  | trunc_ln1035_fu_246 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    88   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|        i_1_reg_296       |    9   |
|ref_timer_V_1_addr_reg_312|    5   |
|ref_timer_V_2_addr_reg_318|    5   |
|ref_timer_V_3_addr_reg_324|    5   |
|ref_timer_V_4_addr_reg_330|    5   |
|ref_timer_V_5_addr_reg_336|    5   |
|ref_timer_V_6_addr_reg_342|    5   |
|ref_timer_V_7_addr_reg_348|    5   |
| ref_timer_V_addr_reg_306 |    5   |
|   trunc_ln1035_reg_354   |    3   |
+--------------------------+--------+
|           Total          |   52   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_124 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_134 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_144 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_154 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_164 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_174 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_184 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_194 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    0   ||  3.416  ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   88   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   72   |
|  Register |    -   |   52   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   52   |   160  |
+-----------+--------+--------+--------+
