// Seed: 1564823747
module module_0;
  always $display(1);
  wire id_1;
  assign id_2 = {1{id_2 | -1}};
endmodule
module module_1;
  assign id_1 = id_1;
  module_0 modCall_1 ();
  wire id_2, id_3;
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  wand id_2 = {id_2{1}} == "";
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_3 (
    output supply0 id_0,
    input uwire id_1,
    input wand id_2,
    input tri1 id_3,
    input tri1 id_4,
    input wand id_5
);
  wire id_7;
  logic [7:0][-1] id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
