#! /opt/homebrew/Cellar/icarus-verilog/HEAD-d22bb3d/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-321-gd22bb3d25)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/HEAD-d22bb3d/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/HEAD-d22bb3d/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/HEAD-d22bb3d/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/HEAD-d22bb3d/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/HEAD-d22bb3d/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/HEAD-d22bb3d/lib/ivl/v2009.vpi";
S_0x133e36ad0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x133e38150 .scope function.vec4.u32, "rtoi" "rtoi" 3 21, 3 21 0, S_0x133e36ad0;
 .timescale 0 0;
; Variable rtoi is vec4 return value of scope S_0x133e38150
v0x600003178a20_0 .var/i "x", 31 0;
TD_$unit.rtoi ;
    %load/vec4 v0x600003178a20_0;
    %ret/vec4 0, 0, 32;  Assign to rtoi (store_vec4_to_lval)
    %disable/flow S_0x133e38150;
    %end;
S_0x133e35570 .scope module, "sdram_tb" "sdram_tb" 4 3;
 .timescale -9 -9;
v0x6000031719e0_0 .net "addr", 12 0, v0x60000317a0a0_0;  1 drivers
v0x600003171a70_0 .net "ba", 1 0, v0x60000317a130_0;  1 drivers
v0x600003171b00_0 .net "cas_n", 0 0, L_0x60000327e440;  1 drivers
v0x600003171b90_0 .net "chip_clk", 0 0, L_0x600002868cb0;  1 drivers
v0x600003171c20_0 .net "cke", 0 0, v0x60000317a1c0_0;  1 drivers
v0x600003171cb0_0 .var "clk", 0 0;
v0x600003171d40_0 .net "cs_n", 0 0, L_0x60000327e300;  1 drivers
RS_0x1380602b0 .resolv tri, v0x600003175a70_0, L_0x60000327e760;
v0x600003171dd0_0 .net8 "dq", 15 0, RS_0x1380602b0;  2 drivers
v0x600003171e60_0 .net "dqm", 1 0, v0x60000317a370_0;  1 drivers
v0x600003171ef0_0 .net "init_complete", 0 0, L_0x60000327e800;  1 drivers
v0x600003171f80_0 .var "p0_addr", 24 0;
v0x600003172010_0 .net "p0_available", 0 0, L_0x600002868c40;  1 drivers
v0x6000031720a0_0 .var "p0_byte_en", 1 0;
v0x600003172130_0 .var "p0_data", 15 0;
v0x6000031721c0_0 .net "p0_q", 127 0, v0x60000317b450_0;  1 drivers
v0x600003172250_0 .var "p0_rd_req", 0 0;
v0x6000031722e0_0 .net "p0_ready", 0 0, v0x60000317b720_0;  1 drivers
v0x600003172370_0 .var "p0_wr_req", 0 0;
v0x600003172400_0 .net "ras_n", 0 0, L_0x60000327e3a0;  1 drivers
v0x600003172490_0 .var "reset", 0 0;
v0x600003172520_0 .net "sdram_cmd", 2 0, L_0x60000327d4a0;  1 drivers
v0x6000031725b0_0 .net "we_n", 0 0, L_0x60000327e4e0;  1 drivers
E_0x60000163d400 .event anyedge, v0x60000317b720_0;
E_0x60000163d480 .event anyedge, v0x60000317af40_0;
E_0x60000163d4c0/0 .event anyedge, v0x60000317a1c0_0, v0x60000317a400_0, v0x60000317a520_0, v0x60000317a5b0_0;
E_0x60000163d4c0/1 .event anyedge, v0x60000317a490_0, v0x60000317a130_0, v0x60000317a370_0, v0x60000317a0a0_0;
E_0x60000163d4c0/2 .event anyedge, v0x60000317a2e0_0, v0x600003172520_0;
E_0x60000163d4c0 .event/or E_0x60000163d4c0/0, E_0x60000163d4c0/1, E_0x60000163d4c0/2;
E_0x60000163d500/0 .event anyedge, v0x60000317b180_0, v0x60000317b720_0, v0x60000317b450_0, v0x60000317b330_0;
E_0x60000163d500/1 .event anyedge, v0x60000317afd0_0, v0x60000317b9f0_0, v0x60000317b600_0;
E_0x60000163d500 .event/or E_0x60000163d500/0, E_0x60000163d500/1;
L_0x60000327d4a0 .concat [ 1 1 1 0], L_0x60000327e4e0, L_0x60000327e440, L_0x60000327e3a0;
L_0x60000327e940 .reduce/nor v0x600003171cb0_0;
S_0x133e1e820 .scope module, "sdram" "sdram" 4 59, 3 27 0, S_0x133e35570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sdram_clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "init_complete";
    .port_info 4 /INPUT 25 "p0_addr";
    .port_info 5 /INPUT 16 "p0_data";
    .port_info 6 /INPUT 2 "p0_byte_en";
    .port_info 7 /OUTPUT 128 "p0_q";
    .port_info 8 /INPUT 1 "p0_wr_req";
    .port_info 9 /INPUT 1 "p0_rd_req";
    .port_info 10 /OUTPUT 1 "p0_available";
    .port_info 11 /OUTPUT 1 "p0_ready";
    .port_info 12 /INOUT 16 "SDRAM_DQ";
    .port_info 13 /OUTPUT 13 "SDRAM_A";
    .port_info 14 /OUTPUT 2 "SDRAM_DQM";
    .port_info 15 /OUTPUT 2 "SDRAM_BA";
    .port_info 16 /OUTPUT 1 "SDRAM_nCS";
    .port_info 17 /OUTPUT 1 "SDRAM_nWE";
    .port_info 18 /OUTPUT 1 "SDRAM_nRAS";
    .port_info 19 /OUTPUT 1 "SDRAM_nCAS";
    .port_info 20 /OUTPUT 1 "SDRAM_CKE";
    .port_info 21 /OUTPUT 1 "SDRAM_CLK";
P_0x134034000 .param/l "BANK_WIDTH" 0 3 37, +C4<00000000000000000000000000000010>;
P_0x134034040 .param/l "BURST_LENGTH" 0 3 29, +C4<00000000000000000000000000001000>;
P_0x134034080 .param/l "BURST_TYPE" 0 3 30, +C4<00000000000000000000000000000000>;
P_0x1340340c0 .param/l "CAS_LATENCY" 0 3 31, +C4<00000000000000000000000000000010>;
P_0x134034100 .param/real "CLOCK_PERIOD_NANO_SEC" 1 3 115, Cr<m5000000000000000gfc5>; value=10.0000
P_0x134034140 .param/l "CLOCK_SPEED_MHZ" 0 3 28, +C4<00000000000000000000000001100100>;
P_0x134034180 .param/l "COL_WIDTH" 0 3 35, +C4<00000000000000000000000000001010>;
P_0x1340341c0 .param/l "CYCLES_AFTER_WRITE_FOR_NEXT_COMMAND" 1 3 143, +C4<000000000000000000000000000000100>;
P_0x134034200 .param/l "CYCLES_BETWEEN_ACTIVE_COMMAND" 1 3 135, +C4<000000000000000000000000000000111>;
P_0x134034240 .param/l "CYCLES_FOR_ACTIVE_ROW" 1 3 139, +C4<000000000000000000000000000000010>;
P_0x134034280 .param/l "CYCLES_FOR_AUTOREFRESH" 1 3 130, +C4<000000000000000000000000000001001>;
P_0x1340342c0 .param/l "CYCLES_PER_REFRESH" 1 3 148, +C4<000000000000000000000001011101111>;
P_0x134034300 .param/l "CYCLES_UNTIL_CLEAR_INHIBIT" 1 3 122, +C4<0000000000000000000010011101110101>;
P_0x134034340 .param/l "CYCLES_UNTIL_INIT_PRECHARGE_END" 1 3 155, +C4<000000000000000000000010011110000001>;
P_0x134034380 .param/l "CYCLES_UNTIL_REFRESH1_END" 1 3 158, +C4<0000000000000000000000010011110001010>;
P_0x1340343c0 .param/l "CYCLES_UNTIL_REFRESH2_END" 1 3 159, +C4<00000000000000000000000010011110010011>;
P_0x134034400 .param/l "CYCLES_UNTIL_START_INHIBIT" 1 3 118, +C4<000000000000000000001001110001001>;
P_0x134034440 .param/l "DATA_WIDTH" 0 3 33, +C4<00000000000000000000000000010000>;
P_0x134034480 .param/l "DQM_WIDTH" 0 3 38, +C4<00000000000000000000000000000010>;
P_0x1340344c0 .param/l "P0_BURST_LENGTH" 0 3 42, +C4<00000000000000000000000000001000>;
P_0x134034500 .param/l "P0_OUTPUT_WIDTH" 0 3 43, +C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0x134034540 .param/l "PORT_ADDR_WIDTH" 0 3 39, +C4<00000000000000000000000000011001>;
P_0x134034580 .param/l "PRECHARGE_BIT" 0 3 36, +C4<00000000000000000000000000001010>;
P_0x1340345c0 .param/l "ROW_WIDTH" 0 3 34, +C4<00000000000000000000000000001101>;
P_0x134034600 .param/l "SETTING_INHIBIT_DELAY_MICRO_SEC" 1 3 75, +C4<00000000000000000000000001100100>;
P_0x134034640 .param/l "SETTING_REFRESH_TIMER_NANO_SEC" 1 3 105, +C4<00000000000000000001110101001100>;
P_0x134034680 .param/l "SETTING_T_CK_MIN_CLOCK_CYCLE_TIME_NANO_SEC" 1 3 78, +C4<00000000000000000000000000000110>;
P_0x1340346c0 .param/l "SETTING_T_MRD_MIN_LOAD_MODE_CLOCK_CYCLES" 1 3 102, +C4<00000000000000000000000000000010>;
P_0x134034700 .param/l "SETTING_T_RAS_MIN_ROW_ACTIVE_TIME_NANO_SEC" 1 3 81, +C4<00000000000000000000000000110000>;
P_0x134034740 .param/l "SETTING_T_RCD_MIN_READ_WRITE_DELAY_NANO_SEC" 1 3 96, +C4<00000000000000000000000000010010>;
P_0x134034780 .param/l "SETTING_T_RC_MIN_ACTIVE_TO_ACTIVE_PERIOD_NANO_SEC" 1 3 93, +C4<00000000000000000000000000111100>;
P_0x1340347c0 .param/l "SETTING_T_RC_MIN_ROW_CYCLE_TIME_NANO_SEC" 1 3 84, +C4<00000000000000000000000000111100>;
P_0x134034800 .param/l "SETTING_T_RFC_MIN_AUTOREFRESH_PERIOD_NANO_SEC" 1 3 90, +C4<00000000000000000000000001010000>;
P_0x134034840 .param/l "SETTING_T_RP_MIN_PRECHARGE_CMD_PERIOD_NANO_SEC" 1 3 87, +C4<00000000000000000000000000010010>;
P_0x134034880 .param/l "SETTING_T_WR_MIN_WRITE_AUTO_PRECHARGE_RECOVERY_NANO_SEC" 1 3 99, +C4<00000000000000000000000000001111>;
P_0x1340348c0 .param/l "SETTING_USE_FAST_INPUT_REGISTER" 1 3 110, +C4<00000000000000000000000000000001>;
P_0x134034900 .param/l "WRITE_BURST" 0 3 32, +C4<00000000000000000000000000000000>;
enum0x600002d7a580 .enum2 (4)
   "COMMAND_NOP" 7,
   "COMMAND_ACTIVE" 3,
   "COMMAND_READ" 5,
   "COMMAND_WRITE" 4,
   "COMMAND_PRECHARGE" 2,
   "COMMAND_AUTO_REFRESH" 1,
   "COMMAND_LOAD_MODE_REG" 0
 ;
enum0x600002d7a600 .enum2 (3)
   "INIT" 0,
   "IDLE" 1,
   "DELAY" 2,
   "WRITE" 3,
   "READ" 4,
   "READ_OUTPUT" 5
 ;
enum0x600002d7a680 .enum2 (2)
   "IO_NONE" 0,
   "IO_WRITE" 1,
   "IO_READ" 2
 ;
L_0x6000028689a0 .functor AND 1, v0x600003172370_0, L_0x60000327e580, C4<1>, C4<1>;
L_0x600002868a10 .functor AND 1, v0x600003172250_0, L_0x60000327e620, C4<1>, C4<1>;
L_0x600002868a80 .functor OR 1, v0x600003172370_0, v0x600003172250_0, C4<0>, C4<0>;
L_0x600002868af0 .functor OR 1, v0x60000317b960_0, v0x60000317b570_0, C4<0>, C4<0>;
L_0x600002868b60 .functor OR 1, L_0x600002868a80, L_0x600002868af0, C4<0>, C4<0>;
L_0x600002868bd0 .functor NOT 1, L_0x600002868b60, C4<0>, C4<0>, C4<0>;
L_0x600002868c40 .functor AND 1, L_0x60000327e8a0, L_0x600002868bd0, C4<1>, C4<1>;
L_0x600002868cb0 .functor BUFZ 1, L_0x60000327e940, C4<0>, C4<0>, C4<0>;
v0x60000317a0a0_0 .var "SDRAM_A", 12 0;
v0x60000317a130_0 .var "SDRAM_BA", 1 0;
v0x60000317a1c0_0 .var "SDRAM_CKE", 0 0;
v0x60000317a250_0 .net "SDRAM_CLK", 0 0, L_0x600002868cb0;  alias, 1 drivers
v0x60000317a2e0_0 .net8 "SDRAM_DQ", 15 0, RS_0x1380602b0;  alias, 2 drivers
v0x60000317a370_0 .var "SDRAM_DQM", 1 0;
v0x60000317a400_0 .net "SDRAM_nCAS", 0 0, L_0x60000327e440;  alias, 1 drivers
v0x60000317a490_0 .net "SDRAM_nCS", 0 0, L_0x60000327e300;  alias, 1 drivers
v0x60000317a520_0 .net "SDRAM_nRAS", 0 0, L_0x60000327e3a0;  alias, 1 drivers
v0x60000317a5b0_0 .net "SDRAM_nWE", 0 0, L_0x60000327e4e0;  alias, 1 drivers
v0x60000317a640_0 .net/2u *"_ivl_20", 3 0, v0x60000317bde0_0;  1 drivers
v0x60000317a6d0_0 .net *"_ivl_22", 0 0, L_0x60000327e580;  1 drivers
v0x60000317a760_0 .net *"_ivl_26", 0 0, L_0x60000327e620;  1 drivers
o0x138060460 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x60000317a7f0_0 name=_ivl_37
L_0x1380980a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000317a880_0 .net/2u *"_ivl_41", 2 0, L_0x1380980a0;  1 drivers
L_0x1380980e8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000317a910_0 .net/2u *"_ivl_45", 2 0, L_0x1380980e8;  1 drivers
v0x60000317a9a0_0 .net *"_ivl_47", 0 0, L_0x60000327e8a0;  1 drivers
v0x60000317aa30_0 .net *"_ivl_49", 0 0, L_0x600002868bd0;  1 drivers
v0x60000317aac0_0 .var "active_port", 1 0;
v0x60000317ab50_0 .net "clk", 0 0, v0x600003171cb0_0;  1 drivers
L_0x138098058 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000317abe0_0 .net "concrete_burst_length", 2 0, L_0x138098058;  1 drivers
L_0x138098130 .functor BUFT 1, C4<0001000100011>, C4<0>, C4<0>, C4<0>;
v0x60000317ac70_0 .net "configured_mode", 12 0, L_0x138098130;  1 drivers
v0x60000317ad00_0 .var/2u "current_io_operation", 1 0;
v0x60000317ad90_0 .var "delay_counter", 31 0;
v0x60000317ae20_0 .var/2u "delay_state", 2 0;
v0x60000317aeb0_0 .var "dq_output", 0 0;
v0x60000317af40_0 .net "init_complete", 0 0, L_0x60000327e800;  alias, 1 drivers
v0x60000317afd0_0 .net "p0_addr", 24 0, v0x600003171f80_0;  1 drivers
v0x60000317b060_0 .net "p0_addr_current", 24 0, L_0x60000327e6c0;  1 drivers
v0x60000317b0f0_0 .var "p0_addr_queue", 24 0;
v0x60000317b180_0 .net "p0_available", 0 0, L_0x600002868c40;  alias, 1 drivers
v0x60000317b210_0 .net "p0_byte_en", 1 0, v0x6000031720a0_0;  1 drivers
v0x60000317b2a0_0 .var "p0_byte_en_queue", 1 0;
v0x60000317b330_0 .net "p0_data", 15 0, v0x600003172130_0;  1 drivers
v0x60000317b3c0_0 .var "p0_data_queue", 15 0;
v0x60000317b450_0 .var "p0_q", 127 0;
v0x60000317b4e0_0 .var "p0_rd_prev", 0 0;
v0x60000317b570_0 .var "p0_rd_queue", 0 0;
v0x60000317b600_0 .net "p0_rd_req", 0 0, v0x600003172250_0;  1 drivers
v0x60000317b690_0 .net "p0_rd_start", 0 0, L_0x600002868a10;  1 drivers
v0x60000317b720_0 .var "p0_ready", 0 0;
v0x60000317b7b0_0 .net "p0_req", 0 0, L_0x600002868a80;  1 drivers
v0x60000317b840_0 .net "p0_req_queue", 0 0, L_0x600002868af0;  1 drivers
v0x60000317b8d0_0 .var "p0_wr_prev", 0 0;
v0x60000317b960_0 .var "p0_wr_queue", 0 0;
v0x60000317b9f0_0 .net "p0_wr_req", 0 0, v0x600003172370_0;  1 drivers
v0x60000317ba80_0 .net "p0_wr_start", 0 0, L_0x6000028689a0;  1 drivers
v0x60000317bb10_0 .net "port_req", 0 0, L_0x600002868b60;  1 drivers
v0x60000317bba0_0 .var "read_counter", 3 0;
v0x60000317bc30_0 .var "refresh_counter", 15 0;
v0x60000317bcc0_0 .net "reset", 0 0, v0x600003172490_0;  1 drivers
v0x60000317bd50_0 .net "sdram_clk", 0 0, L_0x60000327e940;  1 drivers
v0x60000317bde0_0 .var/2u "sdram_command", 3 0;
v0x60000317be70_0 .var "sdram_data", 15 0;
v0x60000317bf00_0 .var "sdram_dq_reg", 15 0;
v0x600003174000_0 .var/2u "state", 2 0;
E_0x60000163df00 .event posedge, v0x60000317ab50_0;
E_0x60000163df40 .event posedge, v0x60000317bd50_0;
L_0x60000327e300 .part v0x60000317bde0_0, 3, 1;
L_0x60000327e3a0 .part v0x60000317bde0_0, 2, 1;
L_0x60000327e440 .part v0x60000317bde0_0, 1, 1;
L_0x60000327e4e0 .part v0x60000317bde0_0, 0, 1;
L_0x60000327e580 .reduce/nor v0x60000317b8d0_0;
L_0x60000327e620 .reduce/nor v0x60000317b4e0_0;
L_0x60000327e6c0 .functor MUXZ 25, v0x600003171f80_0, v0x60000317b0f0_0, L_0x600002868af0, C4<>;
L_0x60000327e760 .functor MUXZ 16, o0x138060460, v0x60000317be70_0, v0x60000317aeb0_0, C4<>;
L_0x60000327e800 .cmp/ne 3, v0x600003174000_0, L_0x1380980a0;
L_0x60000327e8a0 .cmp/eq 3, v0x600003174000_0, L_0x1380980e8;
S_0x133e1e990 .scope begin, "$unm_blk_22" "$unm_blk_22" 3 424, 3 424 0, S_0x133e1e820;
 .timescale 0 0;
v0x600003178870_0 .var "active_port_entries", 27 0;
S_0x133e0a7d0 .scope begin, "$unm_blk_23" "$unm_blk_23" 3 449, 3 449 0, S_0x133e1e820;
 .timescale 0 0;
v0x6000031787e0_0 .var "active_port_entries", 27 0;
S_0x133e0a940 .scope begin, "$unm_blk_26" "$unm_blk_26" 3 483, 3 483 0, S_0x133e1e820;
 .timescale 0 0;
v0x600003178750_0 .var "expected_count", 3 0;
v0x6000031786c0_0 .var "temp", 127 0;
S_0x133e33280 .scope function.vec4.s28, "get_active_port" "get_active_port" 3 261, 3 261 0, S_0x133e1e820;
 .timescale 0 0;
; Variable get_active_port is vec4 return value of scope S_0x133e33280
v0x600003179ef0_0 .var "selection", 27 0;
TD_sdram_tb.sdram.get_active_port ;
    %pushi/vec4 0, 0, 10;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003179ef0_0, 4, 10;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003179ef0_0, 4, 16;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003179ef0_0, 4, 2;
    %load/vec4 v0x60000317aac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x60000317b0f0_0;
    %parti/s 10, 0, 2;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003179ef0_0, 4, 10;
    %load/vec4 v0x60000317b3c0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003179ef0_0, 4, 16;
    %load/vec4 v0x60000317b2a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003179ef0_0, 4, 2;
    %jmp T_1.1;
T_1.1 ;
    %pop/vec4 1;
    %load/vec4 v0x600003179ef0_0;
    %ret/vec4 0, 0, 28;  Assign to get_active_port (store_vec4_to_lval)
    %disable/flow S_0x133e33280;
    %end;
S_0x133e333f0 .scope task, "set_active_command" "set_active_command" 3 247, 3 247 0, S_0x133e1e820;
 .timescale 0 0;
v0x600003179f80_0 .var "addr", 24 0;
v0x60000317a010_0 .var "port", 1 0;
TD_sdram_tb.sdram.set_active_command ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x60000317bde0_0, 0;
    %load/vec4 v0x600003179f80_0;
    %parti/s 2, 23, 6;
    %assign/vec4 v0x60000317a130_0, 0;
    %load/vec4 v0x600003179f80_0;
    %parti/s 13, 10, 5;
    %assign/vec4 v0x60000317a0a0_0, 0;
    %load/vec4 v0x60000317a010_0;
    %assign/vec4 v0x60000317aac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000317ad90_0, 0;
    %end;
S_0x133e33a80 .scope module, "sdram0" "sdr" 4 42, 5 48 0, S_0x133e35570;
 .timescale -9 -12;
    .port_info 0 /INOUT 16 "Dq";
    .port_info 1 /INPUT 13 "Addr";
    .port_info 2 /INPUT 2 "Ba";
    .port_info 3 /INPUT 1 "Clk";
    .port_info 4 /INPUT 1 "Cke";
    .port_info 5 /INPUT 1 "Cs_n";
    .port_info 6 /INPUT 1 "Ras_n";
    .port_info 7 /INPUT 1 "Cas_n";
    .port_info 8 /INPUT 1 "We_n";
    .port_info 9 /INPUT 2 "Dqm";
P_0x134037800 .param/l "ADDR_BITS" 0 6 27, +C4<00000000000000000000000000001101>;
P_0x134037840 .param/l "BA_BITS" 0 6 32, +C4<00000000000000000000000000000010>;
P_0x134037880 .param/l "COL_BITS" 0 6 29, +C4<00000000000000000000000000001010>;
P_0x1340378c0 .param/l "DM_BITS" 0 6 31, +C4<00000000000000000000000000000010>;
P_0x134037900 .param/l "DQ_BITS" 0 6 30, +C4<00000000000000000000000000010000>;
P_0x134037940 .param/l "ROW_BITS" 0 6 28, +C4<00000000000000000000000000001101>;
P_0x134037980 .param/l "mem_sizes" 0 6 34, +C4<000000000011111111111111111111111>;
P_0x1340379c0 .param/real "tAC1" 0 6 8, Cr<m5800000000000000gfc6>; value=22.0000
P_0x134037a00 .param/real "tAC2" 0 6 7, Cr<m6000000000000000gfc4>; value=6.00000
P_0x134037a40 .param/real "tAC3" 0 6 6, Cr<m5800000000000000gfc4>; value=5.50000
P_0x134037a80 .param/real "tAH" 0 5 1048, Cr<m6666666666666800gfc1>; value=0.800000
P_0x134037ac0 .param/real "tAS" 0 5 1049, Cr<m6000000000000000gfc2>; value=1.50000
P_0x134037b00 .param/real "tCH" 0 5 1051, Cr<m5000000000000000gfc3>; value=2.50000
P_0x134037b40 .param/real "tCK" 0 6 1, Cr<m6000000000000000gfc4>; value=6.00000
P_0x134037b80 .param/real "tCK1_min" 0 6 5, Cr<m6000000000000000gfc5>; value=12.0000
P_0x134037bc0 .param/real "tCK2_min" 0 6 3, Cr<m6000000000000000gfc5>; value=12.0000
P_0x134037c00 .param/real "tCK3" 0 5 1050, Cr<m7800000000000000gfc4>; value=7.50000
P_0x134037c40 .param/real "tCK3_min" 0 6 2, Cr<m6000000000000000gfc4>; value=6.00000
P_0x134037c80 .param/real "tCKH" 0 5 1053, Cr<m6666666666666800gfc1>; value=0.800000
P_0x134037cc0 .param/real "tCKS" 0 5 1054, Cr<m6000000000000000gfc2>; value=1.50000
P_0x134037d00 .param/real "tCL" 0 5 1052, Cr<m5000000000000000gfc3>; value=2.50000
P_0x134037d40 .param/real "tCMH" 0 5 1055, Cr<m6666666666666800gfc1>; value=0.800000
P_0x134037d80 .param/real "tCMS" 0 5 1056, Cr<m6000000000000000gfc2>; value=1.50000
P_0x134037dc0 .param/real "tDH" 0 5 1057, Cr<m6666666666666800gfc1>; value=0.800000
P_0x134037e00 .param/real "tDS" 0 5 1058, Cr<m6000000000000000gfc2>; value=1.50000
P_0x134037e40 .param/real "tHZ1" 0 6 12, Cr<m6000000000000000gfc4>; value=6.00000
P_0x134037e80 .param/real "tHZ2" 0 6 11, Cr<m6000000000000000gfc4>; value=6.00000
P_0x134037ec0 .param/real "tHZ3" 0 6 10, Cr<m6000000000000000gfc4>; value=6.00000
P_0x134037f00 .param/real "tMRD" 0 6 14, Cr<m4000000000000000gfc3>; value=2.00000
P_0x134037f40 .param/real "tOH" 0 6 13, Cr<m5000000000000000gfc3>; value=2.50000
P_0x134037f80 .param/real "tRAS" 0 6 15, Cr<m6000000000000000gfc7>; value=48.0000
P_0x134037fc0 .param/real "tRC" 0 6 16, Cr<m7800000000000000gfc7>; value=60.0000
P_0x134038000 .param/real "tRCD" 0 6 18, Cr<m4800000000000000gfc6>; value=18.0000
P_0x134038040 .param/real "tRFC" 0 6 17, Cr<m5000000000000000gfc8>; value=80.0000
P_0x134038080 .param/real "tRP" 0 6 19, Cr<m4800000000000000gfc6>; value=18.0000
P_0x1340380c0 .param/real "tRRD" 0 6 20, Cr<m6000000000000000gfc5>; value=12.0000
P_0x134038100 .param/real "tWRa" 0 6 22, Cr<m7800000000000000gfc5>; value=15.0000
P_0x134038140 .param/real "tWRm" 0 6 23, Cr<m7800000000000000gfc5>; value=15.0000
L_0x60000286e840 .functor NOT 1, L_0x60000327e300, C4<0>, C4<0>, C4<0>;
L_0x60000286e990 .functor NOT 1, L_0x60000327e3a0, C4<0>, C4<0>, C4<0>;
L_0x60000286eae0 .functor AND 1, L_0x60000286e840, L_0x60000286e990, C4<1>, C4<1>;
L_0x60000286ec30 .functor AND 1, L_0x60000286eae0, L_0x60000327e440, C4<1>, C4<1>;
L_0x60000286ed80 .functor AND 1, L_0x60000286ec30, L_0x60000327e4e0, C4<1>, C4<1>;
L_0x60000286eed0 .functor NOT 1, L_0x60000327e300, C4<0>, C4<0>, C4<0>;
L_0x60000286f020 .functor NOT 1, L_0x60000327e3a0, C4<0>, C4<0>, C4<0>;
L_0x60000286f1e0 .functor AND 1, L_0x60000286eed0, L_0x60000286f020, C4<1>, C4<1>;
L_0x60000286f250 .functor NOT 1, L_0x60000327e440, C4<0>, C4<0>, C4<0>;
L_0x60000286f2c0 .functor AND 1, L_0x60000286f1e0, L_0x60000286f250, C4<1>, C4<1>;
L_0x60000286f330 .functor AND 1, L_0x60000286f2c0, L_0x60000327e4e0, C4<1>, C4<1>;
L_0x60000286f3a0 .functor NOT 1, L_0x60000327e300, C4<0>, C4<0>, C4<0>;
L_0x60000286f410 .functor AND 1, L_0x60000286f3a0, L_0x60000327e3a0, C4<1>, C4<1>;
L_0x60000286f4f0 .functor AND 1, L_0x60000286f410, L_0x60000327e440, C4<1>, C4<1>;
L_0x60000286f560 .functor NOT 1, L_0x60000327e4e0, C4<0>, C4<0>, C4<0>;
L_0x60000286f480 .functor AND 1, L_0x60000286f4f0, L_0x60000286f560, C4<1>, C4<1>;
L_0x60000286f5d0 .functor NOT 1, L_0x60000327e300, C4<0>, C4<0>, C4<0>;
L_0x60000286f640 .functor NOT 1, L_0x60000327e3a0, C4<0>, C4<0>, C4<0>;
L_0x60000286f6b0 .functor AND 1, L_0x60000286f5d0, L_0x60000286f640, C4<1>, C4<1>;
L_0x60000286f720 .functor NOT 1, L_0x60000327e440, C4<0>, C4<0>, C4<0>;
L_0x60000286f790 .functor AND 1, L_0x60000286f6b0, L_0x60000286f720, C4<1>, C4<1>;
L_0x60000286f800 .functor NOT 1, L_0x60000327e4e0, C4<0>, C4<0>, C4<0>;
L_0x60000286f870 .functor AND 1, L_0x60000286f790, L_0x60000286f800, C4<1>, C4<1>;
L_0x60000286f8e0 .functor NOT 1, L_0x60000327e300, C4<0>, C4<0>, C4<0>;
L_0x60000286f950 .functor NOT 1, L_0x60000327e3a0, C4<0>, C4<0>, C4<0>;
L_0x60000286f9c0 .functor AND 1, L_0x60000286f8e0, L_0x60000286f950, C4<1>, C4<1>;
L_0x60000286fa30 .functor AND 1, L_0x60000286f9c0, L_0x60000327e440, C4<1>, C4<1>;
L_0x60000286faa0 .functor NOT 1, L_0x60000327e4e0, C4<0>, C4<0>, C4<0>;
L_0x60000286fb10 .functor AND 1, L_0x60000286fa30, L_0x60000286faa0, C4<1>, C4<1>;
L_0x60000286fb80 .functor NOT 1, L_0x60000327e300, C4<0>, C4<0>, C4<0>;
L_0x60000286fbf0 .functor AND 1, L_0x60000286fb80, L_0x60000327e3a0, C4<1>, C4<1>;
L_0x60000286fc60 .functor NOT 1, L_0x60000327e440, C4<0>, C4<0>, C4<0>;
L_0x60000286fcd0 .functor AND 1, L_0x60000286fbf0, L_0x60000286fc60, C4<1>, C4<1>;
L_0x60000286fd40 .functor AND 1, L_0x60000286fcd0, L_0x60000327e4e0, C4<1>, C4<1>;
L_0x60000286fdb0 .functor NOT 1, L_0x60000327e300, C4<0>, C4<0>, C4<0>;
L_0x60000286fe20 .functor AND 1, L_0x60000286fdb0, L_0x60000327e3a0, C4<1>, C4<1>;
L_0x60000286fe90 .functor NOT 1, L_0x60000327e440, C4<0>, C4<0>, C4<0>;
L_0x60000286ff00 .functor AND 1, L_0x60000286fe20, L_0x60000286fe90, C4<1>, C4<1>;
L_0x60000286ff70 .functor NOT 1, L_0x60000327e4e0, C4<0>, C4<0>, C4<0>;
L_0x600002868000 .functor AND 1, L_0x60000286ff00, L_0x60000286ff70, C4<1>, C4<1>;
L_0x600002868070 .functor NOT 1, L_0x60000327d540, C4<0>, C4<0>, C4<0>;
L_0x6000028680e0 .functor NOT 1, L_0x60000327d5e0, C4<0>, C4<0>, C4<0>;
L_0x600002868150 .functor AND 1, L_0x600002868070, L_0x6000028680e0, C4<1>, C4<1>;
L_0x6000028681c0 .functor NOT 1, L_0x60000327d680, C4<0>, C4<0>, C4<0>;
L_0x600002868230 .functor AND 1, L_0x600002868150, L_0x6000028681c0, C4<1>, C4<1>;
L_0x6000028682a0 .functor NOT 1, L_0x60000327d720, C4<0>, C4<0>, C4<0>;
L_0x600002868310 .functor NOT 1, L_0x60000327d7c0, C4<0>, C4<0>, C4<0>;
L_0x600002868380 .functor AND 1, L_0x6000028682a0, L_0x600002868310, C4<1>, C4<1>;
L_0x6000028683f0 .functor AND 1, L_0x600002868380, L_0x60000327d860, C4<1>, C4<1>;
L_0x600002868460 .functor NOT 1, L_0x60000327d900, C4<0>, C4<0>, C4<0>;
L_0x6000028684d0 .functor AND 1, L_0x600002868460, L_0x60000327da40, C4<1>, C4<1>;
L_0x600002868540 .functor NOT 1, L_0x60000327dae0, C4<0>, C4<0>, C4<0>;
L_0x6000028685b0 .functor AND 1, L_0x6000028684d0, L_0x600002868540, C4<1>, C4<1>;
L_0x600002868620 .functor NOT 1, L_0x60000327db80, C4<0>, C4<0>, C4<0>;
L_0x600002868690 .functor AND 1, L_0x600002868620, L_0x60000327dc20, C4<1>, C4<1>;
L_0x600002868700 .functor AND 1, L_0x600002868690, L_0x60000327dcc0, C4<1>, C4<1>;
L_0x6000028687e0 .functor AND 1, L_0x60000327dd60, L_0x60000327de00, C4<1>, C4<1>;
L_0x600002868770 .functor AND 1, L_0x6000028687e0, L_0x60000327dea0, C4<1>, C4<1>;
L_0x600002868850 .functor AND 1, v0x600003177060_0, v0x600003175710_0, C4<1>, C4<1>;
v0x600003174090 .array "A10_precharge", 3 0, 0 0;
v0x600003174120_0 .var "Act_b0", 0 0;
v0x6000031741b0_0 .var "Act_b1", 0 0;
v0x600003174240_0 .var "Act_b2", 0 0;
v0x6000031742d0_0 .var "Act_b3", 0 0;
v0x600003174360_0 .net "Active_enable", 0 0, L_0x60000286ed80;  1 drivers
v0x6000031743f0_0 .net "Addr", 12 0, v0x60000317a0a0_0;  alias, 1 drivers
v0x600003174480_0 .net "Aref_enable", 0 0, L_0x60000286f330;  1 drivers
v0x600003174510 .array "Auto_precharge", 3 0, 0 0;
v0x6000031745a0_0 .var "B0_row_addr", 12 0;
v0x600003174630_0 .var "B1_row_addr", 12 0;
v0x6000031746c0_0 .var "B2_row_addr", 12 0;
v0x600003174750_0 .var "B3_row_addr", 12 0;
v0x6000031747e0_0 .net "Ba", 1 0, v0x60000317a130_0;  alias, 1 drivers
v0x600003174870_0 .var "Bank", 1 0;
v0x600003174900 .array "Bank0", 8388607 0, 15 0;
v0x600003174990 .array "Bank1", 8388607 0, 15 0;
v0x600003174a20 .array "Bank2", 8388607 0, 15 0;
v0x600003174ab0 .array "Bank3", 8388607 0, 15 0;
v0x600003174b40 .array "Bank_addr", 3 0, 1 0;
v0x600003174bd0 .array "Bank_precharge", 3 0, 1 0;
v0x600003174c60_0 .var "Burst_counter", 9 0;
v0x600003174cf0_0 .net "Burst_length_1", 0 0, L_0x600002868230;  1 drivers
v0x600003174d80_0 .net "Burst_length_2", 0 0, L_0x6000028683f0;  1 drivers
v0x600003174e10_0 .net "Burst_length_4", 0 0, L_0x6000028685b0;  1 drivers
v0x600003174ea0_0 .net "Burst_length_8", 0 0, L_0x600002868700;  1 drivers
v0x600003174f30_0 .net "Burst_length_f", 0 0, L_0x600002868770;  1 drivers
v0x600003174fc0_0 .net "Burst_term", 0 0, L_0x60000286f480;  1 drivers
v0x600003175050_0 .net "Cas_latency", 2 0, L_0x60000327e120;  1 drivers
v0x6000031750e0_0 .net "Cas_n", 0 0, L_0x60000327e440;  alias, 1 drivers
v0x600003175170_0 .net "Cke", 0 0, v0x60000317a1c0_0;  alias, 1 drivers
v0x600003175200_0 .var "CkeZ", 0 0;
v0x600003175290_0 .net "Clk", 0 0, L_0x600002868cb0;  alias, 1 drivers
v0x600003175320_0 .var "Col", 9 0;
v0x6000031753b0 .array "Col_addr", 3 0, 9 0;
v0x600003175440_0 .var "Col_brst", 9 0;
v0x6000031754d0_0 .var "Col_temp", 9 0;
v0x600003175560 .array "Command", 3 0, 3 0;
v0x6000031755f0 .array/i "Count_precharge", 3 0, 31 0;
v0x600003175680_0 .net "Cs_n", 0 0, L_0x60000327e300;  alias, 1 drivers
v0x600003175710_0 .var "Data_in_enable", 0 0;
v0x6000031757a0_0 .var "Data_out_enable", 0 0;
L_0x138098010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003175830_0 .net "Debug", 0 0, L_0x138098010;  1 drivers
v0x6000031758c0_0 .net8 "Dq", 15 0, RS_0x1380602b0;  alias, 2 drivers
v0x600003175950_0 .net "Dq_chk", 0 0, L_0x600002868850;  1 drivers
v0x6000031759e0_0 .var "Dq_dqm", 15 0;
v0x600003175a70_0 .var "Dq_reg", 15 0;
v0x600003175b00_0 .net "Dqm", 1 0, v0x60000317a370_0;  alias, 1 drivers
v0x600003175b90_0 .var "Dqm_reg0", 1 0;
v0x600003175c20_0 .var "Dqm_reg1", 1 0;
v0x600003175cb0_0 .var "MRD_chk", 63 0;
v0x600003175d40_0 .var "Mode_reg", 12 0;
v0x600003175dd0_0 .net "Mode_reg_enable", 0 0, L_0x60000286f870;  1 drivers
v0x600003175e60_0 .var "Pc_b0", 0 0;
v0x600003175ef0_0 .var "Pc_b1", 0 0;
v0x600003175f80_0 .var "Pc_b2", 0 0;
v0x600003176010_0 .var "Pc_b3", 0 0;
v0x6000031760a0_0 .net "Prech_enable", 0 0, L_0x60000286fb10;  1 drivers
v0x600003176130_0 .var "Prev_bank", 1 0;
v0x6000031761c0_0 .var "RAS_chk0", 63 0;
v0x600003176250_0 .var "RAS_chk1", 63 0;
v0x6000031762e0_0 .var "RAS_chk2", 63 0;
v0x600003176370_0 .var "RAS_chk3", 63 0;
v0x600003176400_0 .var "RCD_chk0", 63 0;
v0x600003176490_0 .var "RCD_chk1", 63 0;
v0x600003176520_0 .var "RCD_chk2", 63 0;
v0x6000031765b0_0 .var "RCD_chk3", 63 0;
v0x600003176640_0 .var "RC_chk0", 63 0;
v0x6000031766d0_0 .var "RC_chk1", 63 0;
v0x600003176760_0 .var "RC_chk2", 63 0;
v0x6000031767f0_0 .var "RC_chk3", 63 0;
v0x600003176880_0 .var "RFC_chk", 63 0;
v0x600003176910_0 .var "RP_chk0", 63 0;
v0x6000031769a0_0 .var "RP_chk1", 63 0;
v0x600003176a30_0 .var "RP_chk2", 63 0;
v0x600003176ac0_0 .var "RP_chk3", 63 0;
v0x600003176b50_0 .var "RRD_chk", 63 0;
v0x600003176be0_0 .var "RW_interrupt_bank", 1 0;
v0x600003176c70 .array/i "RW_interrupt_counter", 3 0, 31 0;
v0x600003176d00 .array "RW_interrupt_read", 3 0, 0 0;
v0x600003176d90 .array "RW_interrupt_write", 3 0, 0 0;
v0x600003176e20_0 .net "Ras_n", 0 0, L_0x60000327e3a0;  alias, 1 drivers
v0x600003176eb0_0 .net "Read_enable", 0 0, L_0x60000286fd40;  1 drivers
v0x600003176f40 .array "Read_precharge", 3 0, 0 0;
v0x600003176fd0_0 .var "Row", 12 0;
v0x600003177060_0 .var "Sys_clk", 0 0;
v0x6000031770f0 .array "WR_chkm", 3 0, 63 0;
v0x600003177180_0 .net "We_n", 0 0, L_0x60000327e4e0;  alias, 1 drivers
v0x600003177210_0 .net "Write_burst_mode", 0 0, L_0x60000327e260;  1 drivers
v0x6000031772a0_0 .net "Write_enable", 0 0, L_0x600002868000;  1 drivers
v0x600003177330 .array "Write_precharge", 3 0, 0 0;
v0x6000031773c0_0 .net *"_ivl_0", 0 0, L_0x60000286e840;  1 drivers
v0x600003177450_0 .net *"_ivl_10", 0 0, L_0x60000286eed0;  1 drivers
v0x6000031774e0_0 .net *"_ivl_101", 0 0, L_0x60000327d7c0;  1 drivers
v0x600003177570_0 .net *"_ivl_102", 0 0, L_0x600002868310;  1 drivers
v0x600003177600_0 .net *"_ivl_104", 0 0, L_0x600002868380;  1 drivers
v0x600003177690_0 .net *"_ivl_107", 0 0, L_0x60000327d860;  1 drivers
v0x600003177720_0 .net *"_ivl_111", 0 0, L_0x60000327d900;  1 drivers
v0x6000031777b0_0 .net *"_ivl_112", 0 0, L_0x600002868460;  1 drivers
v0x600003177840_0 .net *"_ivl_115", 0 0, L_0x60000327da40;  1 drivers
v0x6000031778d0_0 .net *"_ivl_116", 0 0, L_0x6000028684d0;  1 drivers
v0x600003177960_0 .net *"_ivl_119", 0 0, L_0x60000327dae0;  1 drivers
v0x6000031779f0_0 .net *"_ivl_12", 0 0, L_0x60000286f020;  1 drivers
v0x600003177a80_0 .net *"_ivl_120", 0 0, L_0x600002868540;  1 drivers
v0x600003177b10_0 .net *"_ivl_125", 0 0, L_0x60000327db80;  1 drivers
v0x600003177ba0_0 .net *"_ivl_126", 0 0, L_0x600002868620;  1 drivers
v0x600003177c30_0 .net *"_ivl_129", 0 0, L_0x60000327dc20;  1 drivers
v0x600003177cc0_0 .net *"_ivl_130", 0 0, L_0x600002868690;  1 drivers
v0x600003177d50_0 .net *"_ivl_133", 0 0, L_0x60000327dcc0;  1 drivers
v0x600003177de0_0 .net *"_ivl_137", 0 0, L_0x60000327dd60;  1 drivers
v0x600003177e70_0 .net *"_ivl_139", 0 0, L_0x60000327de00;  1 drivers
v0x600003177f00_0 .net *"_ivl_14", 0 0, L_0x60000286f1e0;  1 drivers
v0x600003170000_0 .net *"_ivl_140", 0 0, L_0x6000028687e0;  1 drivers
v0x600003170090_0 .net *"_ivl_143", 0 0, L_0x60000327dea0;  1 drivers
v0x600003170120_0 .net *"_ivl_147", 0 0, L_0x60000327df40;  1 drivers
v0x6000031701b0_0 .net *"_ivl_149", 0 0, L_0x60000327dfe0;  1 drivers
v0x600003170240_0 .net *"_ivl_151", 0 0, L_0x60000327e080;  1 drivers
v0x6000031702d0_0 .net *"_ivl_16", 0 0, L_0x60000286f250;  1 drivers
v0x600003170360_0 .var *"_ivl_168", 15 0; Local signal
v0x6000031703f0_0 .net *"_ivl_18", 0 0, L_0x60000286f2c0;  1 drivers
v0x600003170480_0 .net *"_ivl_2", 0 0, L_0x60000286e990;  1 drivers
v0x600003170510_0 .net *"_ivl_22", 0 0, L_0x60000286f3a0;  1 drivers
v0x6000031705a0_0 .net *"_ivl_24", 0 0, L_0x60000286f410;  1 drivers
v0x600003170630_0 .net *"_ivl_26", 0 0, L_0x60000286f4f0;  1 drivers
v0x6000031706c0_0 .net *"_ivl_28", 0 0, L_0x60000286f560;  1 drivers
v0x600003170750_0 .net *"_ivl_32", 0 0, L_0x60000286f5d0;  1 drivers
v0x6000031707e0_0 .net *"_ivl_34", 0 0, L_0x60000286f640;  1 drivers
v0x600003170870_0 .net *"_ivl_36", 0 0, L_0x60000286f6b0;  1 drivers
v0x600003170900_0 .net *"_ivl_38", 0 0, L_0x60000286f720;  1 drivers
v0x600003170990_0 .net *"_ivl_4", 0 0, L_0x60000286eae0;  1 drivers
v0x600003170a20_0 .net *"_ivl_40", 0 0, L_0x60000286f790;  1 drivers
v0x600003170ab0_0 .net *"_ivl_42", 0 0, L_0x60000286f800;  1 drivers
v0x600003170b40_0 .net *"_ivl_46", 0 0, L_0x60000286f8e0;  1 drivers
v0x600003170bd0_0 .net *"_ivl_48", 0 0, L_0x60000286f950;  1 drivers
v0x600003170c60_0 .net *"_ivl_50", 0 0, L_0x60000286f9c0;  1 drivers
v0x600003170cf0_0 .net *"_ivl_52", 0 0, L_0x60000286fa30;  1 drivers
v0x600003170d80_0 .net *"_ivl_54", 0 0, L_0x60000286faa0;  1 drivers
v0x600003170e10_0 .net *"_ivl_58", 0 0, L_0x60000286fb80;  1 drivers
v0x600003170ea0_0 .net *"_ivl_6", 0 0, L_0x60000286ec30;  1 drivers
v0x600003170f30_0 .net *"_ivl_60", 0 0, L_0x60000286fbf0;  1 drivers
v0x600003170fc0_0 .net *"_ivl_62", 0 0, L_0x60000286fc60;  1 drivers
v0x600003171050_0 .net *"_ivl_64", 0 0, L_0x60000286fcd0;  1 drivers
v0x6000031710e0_0 .net *"_ivl_68", 0 0, L_0x60000286fdb0;  1 drivers
v0x600003171170_0 .net *"_ivl_70", 0 0, L_0x60000286fe20;  1 drivers
v0x600003171200_0 .net *"_ivl_72", 0 0, L_0x60000286fe90;  1 drivers
v0x600003171290_0 .net *"_ivl_74", 0 0, L_0x60000286ff00;  1 drivers
v0x600003171320_0 .net *"_ivl_76", 0 0, L_0x60000286ff70;  1 drivers
v0x6000031713b0_0 .net *"_ivl_81", 0 0, L_0x60000327d540;  1 drivers
v0x600003171440_0 .net *"_ivl_82", 0 0, L_0x600002868070;  1 drivers
v0x6000031714d0_0 .net *"_ivl_85", 0 0, L_0x60000327d5e0;  1 drivers
v0x600003171560_0 .net *"_ivl_86", 0 0, L_0x6000028680e0;  1 drivers
v0x6000031715f0_0 .net *"_ivl_88", 0 0, L_0x600002868150;  1 drivers
v0x600003171680_0 .net *"_ivl_91", 0 0, L_0x60000327d680;  1 drivers
v0x600003171710_0 .net *"_ivl_92", 0 0, L_0x6000028681c0;  1 drivers
v0x6000031717a0_0 .net *"_ivl_97", 0 0, L_0x60000327d720;  1 drivers
v0x600003171830_0 .net *"_ivl_98", 0 0, L_0x6000028682a0;  1 drivers
v0x6000031718c0_0 .var "tAC", 63 0;
v0x600003171950_0 .var "tHZ", 63 0;
E_0x60000163e940 .event posedge, v0x600003177060_0;
E_0x60000163e980 .event anyedge, v0x600003175050_0;
E_0x60000163e9c0 .event negedge, v0x60000317a250_0;
E_0x60000163ea00 .event posedge, v0x60000317a250_0;
L_0x60000327d540 .part v0x600003175d40_0, 2, 1;
L_0x60000327d5e0 .part v0x600003175d40_0, 1, 1;
L_0x60000327d680 .part v0x600003175d40_0, 0, 1;
L_0x60000327d720 .part v0x600003175d40_0, 2, 1;
L_0x60000327d7c0 .part v0x600003175d40_0, 1, 1;
L_0x60000327d860 .part v0x600003175d40_0, 0, 1;
L_0x60000327d900 .part v0x600003175d40_0, 2, 1;
L_0x60000327da40 .part v0x600003175d40_0, 1, 1;
L_0x60000327dae0 .part v0x600003175d40_0, 0, 1;
L_0x60000327db80 .part v0x600003175d40_0, 2, 1;
L_0x60000327dc20 .part v0x600003175d40_0, 1, 1;
L_0x60000327dcc0 .part v0x600003175d40_0, 0, 1;
L_0x60000327dd60 .part v0x600003175d40_0, 2, 1;
L_0x60000327de00 .part v0x600003175d40_0, 1, 1;
L_0x60000327dea0 .part v0x600003175d40_0, 0, 1;
L_0x60000327df40 .part v0x600003175d40_0, 6, 1;
L_0x60000327dfe0 .part v0x600003175d40_0, 5, 1;
L_0x60000327e080 .part v0x600003175d40_0, 4, 1;
L_0x60000327e120 .concat [ 1 1 1 0], L_0x60000327e080, L_0x60000327dfe0, L_0x60000327df40;
L_0x60000327e260 .part v0x600003175d40_0, 9, 1;
S_0x133e33bf0 .scope task, "Burst_decode" "Burst_decode" 5 990, 5 990 0, S_0x133e33a80;
 .timescale -9 -12;
TD_sdram_tb.sdram0.Burst_decode ;
    %load/vec4 v0x600003174c60_0;
    %addi 1, 0, 10;
    %store/vec4 v0x600003174c60_0, 0, 10;
    %load/vec4 v0x600003175d40_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x600003175320_0;
    %addi 1, 0, 10;
    %store/vec4 v0x6000031754d0_0, 0, 10;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x600003175d40_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x600003174c60_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x600003175440_0;
    %parti/s 1, 2, 3;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031754d0_0, 4, 1;
    %load/vec4 v0x600003174c60_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x600003175440_0;
    %parti/s 1, 1, 2;
    %xor;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031754d0_0, 4, 1;
    %load/vec4 v0x600003174c60_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x600003175440_0;
    %parti/s 1, 0, 2;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031754d0_0, 4, 1;
T_3.4 ;
T_3.3 ;
    %load/vec4 v0x600003174d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x6000031754d0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003175320_0, 4, 1;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x600003174e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v0x6000031754d0_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003175320_0, 4, 2;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x600003174ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v0x6000031754d0_0;
    %parti/s 3, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003175320_0, 4, 3;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x6000031754d0_0;
    %store/vec4 v0x600003175320_0, 0, 10;
T_3.11 ;
T_3.9 ;
T_3.7 ;
    %load/vec4 v0x600003177210_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003175710_0, 0, 1;
T_3.12 ;
    %load/vec4 v0x600003174cf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.14, 4;
    %load/vec4 v0x600003174c60_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.16, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003175710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031757a0_0, 0, 1;
T_3.16 ;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x600003174d80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.18, 4;
    %load/vec4 v0x600003174c60_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.20, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003175710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031757a0_0, 0, 1;
T_3.20 ;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0x600003174e10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.22, 4;
    %load/vec4 v0x600003174c60_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.24, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003175710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031757a0_0, 0, 1;
T_3.24 ;
    %jmp T_3.23;
T_3.22 ;
    %load/vec4 v0x600003174ea0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.26, 4;
    %load/vec4 v0x600003174c60_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.28, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003175710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031757a0_0, 0, 1;
T_3.28 ;
T_3.26 ;
T_3.23 ;
T_3.19 ;
T_3.15 ;
    %end;
    .scope S_0x133e33a80;
T_4 ;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0x600003175a70_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003175710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031757a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003174120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000031741b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003174240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000031742d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003175e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003175ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003175f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003176010_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031770f0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031770f0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031770f0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031770f0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003176d00, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003176d00, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003176d00, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003176d00, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003176d90, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003176d90, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003176d90, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003176d90, 4, 0;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600003175cb0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600003176880_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600003176b50_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x6000031761c0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600003176250_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x6000031762e0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600003176370_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600003176400_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600003176490_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600003176520_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x6000031765b0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600003176640_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x6000031766d0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600003176760_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x6000031767f0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600003176910_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x6000031769a0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600003176a30_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600003176ac0_0, 0, 64;
    %vpi_call/w 5 164 "$timeformat", 32'sb11111111111111111111111111110111, 32'sb00000000000000000000000000000001, " ns", 32'sb00000000000000000000000000001100 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x133e33a80;
T_5 ;
    %wait E_0x60000163ea00;
    %load/vec4 v0x600003175200_0;
    %store/vec4 v0x600003177060_0, 0, 1;
    %load/vec4 v0x600003175170_0;
    %store/vec4 v0x600003175200_0, 0, 1;
    %wait E_0x60000163e9c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003177060_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x133e33a80;
T_6 ;
    %wait E_0x60000163e980;
    %load/vec4 v0x600003175050_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %jmp T_6.3;
T_6.0 ;
    %pushi/vec4 22, 0, 64;
    %store/vec4 v0x6000031718c0_0, 0, 64;
    %pushi/vec4 6, 0, 64;
    %store/vec4 v0x600003171950_0, 0, 64;
    %jmp T_6.3;
T_6.1 ;
    %pushi/vec4 6, 0, 64;
    %store/vec4 v0x6000031718c0_0, 0, 64;
    %pushi/vec4 6, 0, 64;
    %store/vec4 v0x600003171950_0, 0, 64;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 6, 0, 64;
    %store/vec4 v0x6000031718c0_0, 0, 64;
    %pushi/vec4 6, 0, 64;
    %store/vec4 v0x600003171950_0, 0, 64;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x133e33a80;
T_7 ;
    %wait E_0x60000163e940;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003175560, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003175560, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003175560, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003175560, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003175560, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003175560, 4, 0;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003175560, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031753b0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031753b0, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031753b0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031753b0, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031753b0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031753b0, 4, 0;
    %pushi/vec4 0, 0, 10;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031753b0, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003174b40, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003174b40, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003174b40, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003174b40, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003174b40, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003174b40, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003174b40, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003174bd0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003174bd0, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003174bd0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003174bd0, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003174bd0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003174bd0, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003174bd0, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003174090, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003174090, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003174090, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003174090, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003174090, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003174090, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003174090, 4, 0;
    %load/vec4 v0x600003175c20_0;
    %store/vec4 v0x600003175b90_0, 0, 2;
    %load/vec4 v0x600003175b00_0;
    %store/vec4 v0x600003175c20_0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003174510, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031755f0, 4;
    %addi 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031755f0, 4, 0;
T_7.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003174510, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.2, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031755f0, 4;
    %addi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031755f0, 4, 0;
T_7.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003174510, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.4, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031755f0, 4;
    %addi 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031755f0, 4, 0;
T_7.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003174510, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.6, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031755f0, 4;
    %addi 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031755f0, 4, 0;
T_7.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003176d90, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.8, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003176c70, 4;
    %addi 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003176c70, 4, 0;
T_7.8 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003176d90, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.10, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003176c70, 4;
    %addi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003176c70, 4, 0;
T_7.10 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003176d90, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.12, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003176c70, 4;
    %addi 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003176c70, 4, 0;
T_7.12 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003176d90, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.14, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003176c70, 4;
    %addi 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003176c70, 4, 0;
T_7.14 ;
    %load/vec4 v0x600003175cb0_0;
    %addi 1, 0, 64;
    %store/vec4 v0x600003175cb0_0, 0, 64;
    %load/vec4 v0x600003174480_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.16, 6;
    %load/vec4 v0x600003175830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.18, 8;
    %vpi_call/w 5 252 "$display", "%m : at time %t AREF : Auto Refresh", $time {0 0 0};
T_7.18 ;
    %vpi_func 5 256 "$time" 64 {0 0 0};
    %load/vec4 v0x600003176880_0;
    %sub;
    %cvt/rv;
    %pushi/real 1342177280, 4072; load=80.0000
    %cmp/wr;
    %jmp/0xz  T_7.20, 5;
    %vpi_call/w 5 257 "$display", "%m : at time %t ERROR: tRFC violation during Auto Refresh", $time {0 0 0};
T_7.20 ;
    %vpi_func 5 261 "$time" 64 {0 0 0};
    %load/vec4 v0x600003176910_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %jmp/1 T_7.26, 5;
    %flag_mov 8, 5;
    %vpi_func 5 261 "$time" 64 {0 0 0};
    %load/vec4 v0x6000031769a0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_or 5, 8;
T_7.26;
    %jmp/1 T_7.25, 5;
    %flag_mov 8, 5;
    %vpi_func 5 262 "$time" 64 {0 0 0};
    %load/vec4 v0x600003176a30_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_or 5, 8;
T_7.25;
    %jmp/1 T_7.24, 5;
    %flag_mov 8, 5;
    %vpi_func 5 262 "$time" 64 {0 0 0};
    %load/vec4 v0x600003176ac0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_or 5, 8;
T_7.24;
    %jmp/0xz  T_7.22, 5;
    %vpi_call/w 5 263 "$display", "%m : at time %t ERROR: tRP violation during Auto Refresh", $time {0 0 0};
T_7.22 ;
    %load/vec4 v0x600003175e60_0;
    %cmpi/e 0, 0, 1;
    %jmp/1 T_7.31, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x600003175ef0_0;
    %cmpi/e 0, 0, 1;
    %flag_or 6, 8;
T_7.31;
    %jmp/1 T_7.30, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x600003175f80_0;
    %cmpi/e 0, 0, 1;
    %flag_or 6, 8;
T_7.30;
    %jmp/1 T_7.29, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x600003176010_0;
    %cmpi/e 0, 0, 1;
    %flag_or 6, 8;
T_7.29;
    %jmp/0xz  T_7.27, 6;
    %vpi_call/w 5 268 "$display", "%m : at time %t ERROR: All banks must be Precharge before Auto Refresh", $time {0 0 0};
T_7.27 ;
    %load/vec4 v0x600003175cb0_0;
    %cvt/rv;
    %pushi/real 1073741824, 4067; load=2.00000
    %cmp/wr;
    %jmp/0xz  T_7.32, 5;
    %vpi_call/w 5 273 "$display", "%m : at time %t ERROR: tMRD violation during Auto Refresh", $time {0 0 0};
T_7.32 ;
    %vpi_func 5 277 "$time" 64 {0 0 0};
    %store/vec4 v0x600003176880_0, 0, 64;
T_7.16 ;
    %load/vec4 v0x600003175dd0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.34, 6;
    %load/vec4 v0x6000031743f0_0;
    %store/vec4 v0x600003175d40_0, 0, 13;
    %load/vec4 v0x600003175830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.36, 8;
    %vpi_call/w 5 287 "$display", "%m : at time %t LMR  : Load Mode Register", $time {0 0 0};
    %load/vec4 v0x6000031743f0_0;
    %parti/s 3, 4, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.38, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.39, 6;
    %vpi_call/w 5 292 "$display", "%m :                             CAS Latency      = Reserved" {0 0 0};
    %jmp T_7.41;
T_7.38 ;
    %vpi_call/w 5 290 "$display", "%m :                             CAS Latency      = 2" {0 0 0};
    %jmp T_7.41;
T_7.39 ;
    %vpi_call/w 5 291 "$display", "%m :                             CAS Latency      = 3" {0 0 0};
    %jmp T_7.41;
T_7.41 ;
    %pop/vec4 1;
    %load/vec4 v0x6000031743f0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.42, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.43, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.44, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.45, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.46, 6;
    %vpi_call/w 5 302 "$display", "%m :                             Burst Length     = Reserved" {0 0 0};
    %jmp T_7.48;
T_7.42 ;
    %vpi_call/w 5 297 "$display", "%m :                             Burst Length     = 1" {0 0 0};
    %jmp T_7.48;
T_7.43 ;
    %vpi_call/w 5 298 "$display", "%m :                             Burst Length     = 2" {0 0 0};
    %jmp T_7.48;
T_7.44 ;
    %vpi_call/w 5 299 "$display", "%m :                             Burst Length     = 4" {0 0 0};
    %jmp T_7.48;
T_7.45 ;
    %vpi_call/w 5 300 "$display", "%m :                             Burst Length     = 8" {0 0 0};
    %jmp T_7.48;
T_7.46 ;
    %vpi_call/w 5 301 "$display", "%m :                             Burst Length     = Full" {0 0 0};
    %jmp T_7.48;
T_7.48 ;
    %pop/vec4 1;
    %load/vec4 v0x6000031743f0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.49, 6;
    %vpi_call/w 5 307 "$display", "%m :                             Burst Type       = Sequential" {0 0 0};
    %jmp T_7.50;
T_7.49 ;
    %load/vec4 v0x6000031743f0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.51, 6;
    %vpi_call/w 5 309 "$display", "%m :                             Burst Type       = Interleaved" {0 0 0};
    %jmp T_7.52;
T_7.51 ;
    %vpi_call/w 5 311 "$display", "%m :                             Burst Type       = Reserved" {0 0 0};
T_7.52 ;
T_7.50 ;
    %load/vec4 v0x6000031743f0_0;
    %parti/s 1, 9, 5;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.53, 6;
    %vpi_call/w 5 316 "$display", "%m :                             Write Burst Mode = Programmed Burst Length" {0 0 0};
    %jmp T_7.54;
T_7.53 ;
    %load/vec4 v0x6000031743f0_0;
    %parti/s 1, 9, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.55, 6;
    %vpi_call/w 5 318 "$display", "%m :                             Write Burst Mode = Single Location Access" {0 0 0};
    %jmp T_7.56;
T_7.55 ;
    %vpi_call/w 5 320 "$display", "%m :                             Write Burst Mode = Reserved" {0 0 0};
T_7.56 ;
T_7.54 ;
T_7.36 ;
    %load/vec4 v0x600003175e60_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_7.61, 6;
    %load/vec4 v0x600003175ef0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_7.61;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.60, 10;
    %load/vec4 v0x600003175f80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_7.60;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.59, 9;
    %load/vec4 v0x600003176010_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_7.59;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.57, 8;
    %vpi_call/w 5 326 "$display", "%m : at time %t ERROR: all banks must be Precharge before Load Mode Register", $time {0 0 0};
T_7.57 ;
    %vpi_func 5 330 "$time" 64 {0 0 0};
    %load/vec4 v0x600003176910_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %jmp/1 T_7.66, 5;
    %flag_mov 8, 5;
    %vpi_func 5 330 "$time" 64 {0 0 0};
    %load/vec4 v0x6000031769a0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_or 5, 8;
T_7.66;
    %jmp/1 T_7.65, 5;
    %flag_mov 8, 5;
    %vpi_func 5 331 "$time" 64 {0 0 0};
    %load/vec4 v0x600003176a30_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_or 5, 8;
T_7.65;
    %jmp/1 T_7.64, 5;
    %flag_mov 8, 5;
    %vpi_func 5 331 "$time" 64 {0 0 0};
    %load/vec4 v0x600003176ac0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_or 5, 8;
T_7.64;
    %jmp/0xz  T_7.62, 5;
    %vpi_call/w 5 332 "$display", "%m : at time %t ERROR: tRP violation during Load Mode Register", $time {0 0 0};
T_7.62 ;
    %vpi_func 5 336 "$time" 64 {0 0 0};
    %load/vec4 v0x600003176880_0;
    %sub;
    %cvt/rv;
    %pushi/real 1342177280, 4072; load=80.0000
    %cmp/wr;
    %jmp/0xz  T_7.67, 5;
    %vpi_call/w 5 337 "$display", "%m : at time %t ERROR: tRFC violation during Load Mode Register", $time {0 0 0};
T_7.67 ;
    %load/vec4 v0x600003175cb0_0;
    %cvt/rv;
    %pushi/real 1073741824, 4067; load=2.00000
    %cmp/wr;
    %jmp/0xz  T_7.69, 5;
    %vpi_call/w 5 342 "$display", "%m : at time %t ERROR: tMRD violation during Load Mode Register", $time {0 0 0};
T_7.69 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600003175cb0_0, 0, 64;
T_7.34 ;
    %load/vec4 v0x600003174360_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.71, 6;
    %load/vec4 v0x6000031747e0_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 6;
    %jmp/0 T_7.78, 6;
    %load/vec4 v0x600003174120_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_7.78;
    %flag_set/vec4 8;
    %jmp/1 T_7.77, 8;
    %load/vec4 v0x6000031747e0_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 6;
    %jmp/0 T_7.79, 6;
    %load/vec4 v0x6000031741b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_7.79;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.77;
    %jmp/1 T_7.76, 8;
    %load/vec4 v0x6000031747e0_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 6;
    %jmp/0 T_7.80, 6;
    %load/vec4 v0x600003174240_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_7.80;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.76;
    %jmp/1 T_7.75, 8;
    %load/vec4 v0x6000031747e0_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 6;
    %jmp/0 T_7.81, 6;
    %load/vec4 v0x6000031742d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_7.81;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.75;
    %jmp/0xz  T_7.73, 8;
    %vpi_call/w 5 354 "$display", "%m : at time %t ERROR: Bank already activated -- data can be corrupted", $time {0 0 0};
T_7.73 ;
    %load/vec4 v0x6000031747e0_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 6;
    %jmp/0 T_7.84, 6;
    %load/vec4 v0x600003175e60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_7.84;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.82, 8;
    %load/vec4 v0x600003175830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.85, 8;
    %vpi_call/w 5 361 "$display", "%m : at time %t ACT  : Bank = 0 Row = %d", $time, v0x6000031743f0_0 {0 0 0};
T_7.85 ;
    %vpi_func 5 365 "$time" 64 {0 0 0};
    %load/vec4 v0x600003176640_0;
    %sub;
    %cvt/rv;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_7.87, 5;
    %vpi_call/w 5 366 "$display", "%m : at time %t ERROR: tRC violation during Activate bank 0", $time {0 0 0};
T_7.87 ;
    %vpi_func 5 370 "$time" 64 {0 0 0};
    %load/vec4 v0x600003176910_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %jmp/0xz  T_7.89, 5;
    %vpi_call/w 5 371 "$display", "%m : at time %t ERROR: tRP violation during Activate bank 0", $time {0 0 0};
T_7.89 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003174120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003175e60_0, 0, 1;
    %load/vec4 v0x6000031743f0_0;
    %store/vec4 v0x6000031745a0_0, 0, 13;
    %vpi_func 5 378 "$time" 64 {0 0 0};
    %store/vec4 v0x6000031761c0_0, 0, 64;
    %vpi_func 5 379 "$time" 64 {0 0 0};
    %store/vec4 v0x600003176640_0, 0, 64;
    %vpi_func 5 380 "$time" 64 {0 0 0};
    %store/vec4 v0x600003176400_0, 0, 64;
T_7.82 ;
    %load/vec4 v0x6000031747e0_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_7.93, 4;
    %load/vec4 v0x600003175ef0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.93;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.91, 8;
    %load/vec4 v0x600003175830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.94, 8;
    %vpi_call/w 5 386 "$display", "%m : at time %t ACT  : Bank = 1 Row = %d", $time, v0x6000031743f0_0 {0 0 0};
T_7.94 ;
    %vpi_func 5 390 "$time" 64 {0 0 0};
    %load/vec4 v0x6000031766d0_0;
    %sub;
    %cvt/rv;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_7.96, 5;
    %vpi_call/w 5 391 "$display", "%m : at time %t ERROR: tRC violation during Activate bank 1", $time {0 0 0};
T_7.96 ;
    %vpi_func 5 395 "$time" 64 {0 0 0};
    %load/vec4 v0x6000031769a0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %jmp/0xz  T_7.98, 5;
    %vpi_call/w 5 396 "$display", "%m : at time %t ERROR: tRP violation during Activate bank 1", $time {0 0 0};
T_7.98 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000031741b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003175ef0_0, 0, 1;
    %load/vec4 v0x6000031743f0_0;
    %store/vec4 v0x600003174630_0, 0, 13;
    %vpi_func 5 403 "$time" 64 {0 0 0};
    %store/vec4 v0x600003176250_0, 0, 64;
    %vpi_func 5 404 "$time" 64 {0 0 0};
    %store/vec4 v0x6000031766d0_0, 0, 64;
    %vpi_func 5 405 "$time" 64 {0 0 0};
    %store/vec4 v0x600003176490_0, 0, 64;
T_7.91 ;
    %load/vec4 v0x6000031747e0_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_7.102, 4;
    %load/vec4 v0x600003175f80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.102;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.100, 8;
    %load/vec4 v0x600003175830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.103, 8;
    %vpi_call/w 5 411 "$display", "%m : at time %t ACT  : Bank = 2 Row = %d", $time, v0x6000031743f0_0 {0 0 0};
T_7.103 ;
    %vpi_func 5 415 "$time" 64 {0 0 0};
    %load/vec4 v0x600003176760_0;
    %sub;
    %cvt/rv;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_7.105, 5;
    %vpi_call/w 5 416 "$display", "%m : at time %t ERROR: tRC violation during Activate bank 2", $time {0 0 0};
T_7.105 ;
    %vpi_func 5 420 "$time" 64 {0 0 0};
    %load/vec4 v0x600003176a30_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %jmp/0xz  T_7.107, 5;
    %vpi_call/w 5 421 "$display", "%m : at time %t ERROR: tRP violation during Activate bank 2", $time {0 0 0};
T_7.107 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003174240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003175f80_0, 0, 1;
    %load/vec4 v0x6000031743f0_0;
    %store/vec4 v0x6000031746c0_0, 0, 13;
    %vpi_func 5 428 "$time" 64 {0 0 0};
    %store/vec4 v0x6000031762e0_0, 0, 64;
    %vpi_func 5 429 "$time" 64 {0 0 0};
    %store/vec4 v0x600003176760_0, 0, 64;
    %vpi_func 5 430 "$time" 64 {0 0 0};
    %store/vec4 v0x600003176520_0, 0, 64;
T_7.100 ;
    %load/vec4 v0x6000031747e0_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_7.111, 4;
    %load/vec4 v0x600003176010_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.111;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.109, 8;
    %load/vec4 v0x600003175830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.112, 8;
    %vpi_call/w 5 436 "$display", "%m : at time %t ACT  : Bank = 3 Row = %d", $time, v0x6000031743f0_0 {0 0 0};
T_7.112 ;
    %vpi_func 5 440 "$time" 64 {0 0 0};
    %load/vec4 v0x6000031767f0_0;
    %sub;
    %cvt/rv;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_7.114, 5;
    %vpi_call/w 5 441 "$display", "%m : at time %t ERROR: tRC violation during Activate bank 3", $time {0 0 0};
T_7.114 ;
    %vpi_func 5 445 "$time" 64 {0 0 0};
    %load/vec4 v0x600003176ac0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %jmp/0xz  T_7.116, 5;
    %vpi_call/w 5 446 "$display", "%m : at time %t ERROR: tRP violation during Activate bank 3", $time {0 0 0};
T_7.116 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000031742d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003176010_0, 0, 1;
    %load/vec4 v0x6000031743f0_0;
    %store/vec4 v0x600003174750_0, 0, 13;
    %vpi_func 5 453 "$time" 64 {0 0 0};
    %store/vec4 v0x600003176370_0, 0, 64;
    %vpi_func 5 454 "$time" 64 {0 0 0};
    %store/vec4 v0x6000031767f0_0, 0, 64;
    %vpi_func 5 455 "$time" 64 {0 0 0};
    %store/vec4 v0x6000031765b0_0, 0, 64;
T_7.109 ;
    %load/vec4 v0x600003176130_0;
    %load/vec4 v0x6000031747e0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_7.120, 4;
    %vpi_func 5 459 "$time" 64 {0 0 0};
    %load/vec4 v0x600003176b50_0;
    %sub;
    %cvt/rv;
    %pushi/real 1610612736, 4069; load=12.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_7.120;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.118, 8;
    %vpi_call/w 5 460 "$display", "%m : at time %t ERROR: tRRD violation during Activate bank = %d", $time, v0x6000031747e0_0 {0 0 0};
T_7.118 ;
    %vpi_func 5 464 "$time" 64 {0 0 0};
    %load/vec4 v0x600003176880_0;
    %sub;
    %cvt/rv;
    %pushi/real 1342177280, 4072; load=80.0000
    %cmp/wr;
    %jmp/0xz  T_7.121, 5;
    %vpi_call/w 5 465 "$display", "%m : at time %t ERROR: tRFC violation during Activate bank = %d", $time, v0x6000031747e0_0 {0 0 0};
T_7.121 ;
    %load/vec4 v0x600003175cb0_0;
    %cvt/rv;
    %pushi/real 1073741824, 4067; load=2.00000
    %cmp/wr;
    %jmp/0xz  T_7.123, 5;
    %vpi_call/w 5 470 "$display", "%m : at time %t ERROR: tMRD violation during Activate bank = %d", $time, v0x6000031747e0_0 {0 0 0};
T_7.123 ;
    %vpi_func 5 474 "$time" 64 {0 0 0};
    %store/vec4 v0x600003176b50_0, 0, 64;
    %load/vec4 v0x6000031747e0_0;
    %store/vec4 v0x600003176130_0, 0, 2;
T_7.71 ;
    %load/vec4 v0x6000031760a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.125, 4;
    %vpi_func 5 481 "$time" 64 {0 0 0};
    %load/vec4 v0x600003175cb0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1073741824, 4067; load=2.00000
    %cmp/wr;
    %jmp/0xz  T_7.127, 5;
    %vpi_call/w 5 482 "$display", "%m : at time %t ERROR: tMRD violaiton during Precharge", $time {0 0 0};
T_7.127 ;
    %load/vec4 v0x6000031743f0_0;
    %parti/s 1, 10, 5;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_7.132, 6;
    %flag_mov 9, 6;
    %load/vec4 v0x6000031743f0_0;
    %parti/s 1, 10, 5;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_7.133, 6;
    %load/vec4 v0x6000031747e0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_7.133;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %flag_mov 6, 10;
T_7.132;
    %flag_get/vec4 6;
    %jmp/0 T_7.131, 6;
    %load/vec4 v0x600003174120_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_7.131;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.129, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003174120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003175e60_0, 0, 1;
    %vpi_func 5 489 "$time" 64 {0 0 0};
    %store/vec4 v0x600003176910_0, 0, 64;
    %vpi_func 5 492 "$time" 64 {0 0 0};
    %load/vec4 v0x6000031761c0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1610612736, 4071; load=48.0000
    %cmp/wr;
    %jmp/0xz  T_7.134, 5;
    %vpi_call/w 5 493 "$display", "%m : at time %t ERROR: tRAS violation during Precharge", $time {0 0 0};
T_7.134 ;
    %vpi_func 5 497 "$time" 64 {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031770f0, 4;
    %sub;
    %cvt/rv;
    %pushi/real 2013265920, 4069; load=15.0000
    %cmp/wr;
    %jmp/0xz  T_7.136, 5;
    %vpi_call/w 5 498 "$display", "%m : at time %t ERROR: tWR violation during Precharge", $time {0 0 0};
T_7.136 ;
T_7.129 ;
    %load/vec4 v0x6000031743f0_0;
    %parti/s 1, 10, 5;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_7.141, 6;
    %flag_mov 9, 6;
    %load/vec4 v0x6000031743f0_0;
    %parti/s 1, 10, 5;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_7.142, 6;
    %load/vec4 v0x6000031747e0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_7.142;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %flag_mov 6, 10;
T_7.141;
    %flag_get/vec4 6;
    %jmp/0 T_7.140, 6;
    %load/vec4 v0x6000031741b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_7.140;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.138, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031741b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003175ef0_0, 0, 1;
    %vpi_func 5 506 "$time" 64 {0 0 0};
    %store/vec4 v0x6000031769a0_0, 0, 64;
    %vpi_func 5 509 "$time" 64 {0 0 0};
    %load/vec4 v0x600003176250_0;
    %sub;
    %cvt/rv;
    %pushi/real 1610612736, 4071; load=48.0000
    %cmp/wr;
    %jmp/0xz  T_7.143, 5;
    %vpi_call/w 5 510 "$display", "%m : at time %t ERROR: tRAS violation during Precharge", $time {0 0 0};
T_7.143 ;
    %vpi_func 5 514 "$time" 64 {0 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031770f0, 4;
    %sub;
    %cvt/rv;
    %pushi/real 2013265920, 4069; load=15.0000
    %cmp/wr;
    %jmp/0xz  T_7.145, 5;
    %vpi_call/w 5 515 "$display", "%m : at time %t ERROR: tWR violation during Precharge", $time {0 0 0};
T_7.145 ;
T_7.138 ;
    %load/vec4 v0x6000031743f0_0;
    %parti/s 1, 10, 5;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_7.150, 6;
    %flag_mov 9, 6;
    %load/vec4 v0x6000031743f0_0;
    %parti/s 1, 10, 5;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_7.151, 6;
    %load/vec4 v0x6000031747e0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_7.151;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %flag_mov 6, 10;
T_7.150;
    %flag_get/vec4 6;
    %jmp/0 T_7.149, 6;
    %load/vec4 v0x600003174240_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_7.149;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.147, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003174240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003175f80_0, 0, 1;
    %vpi_func 5 523 "$time" 64 {0 0 0};
    %store/vec4 v0x600003176a30_0, 0, 64;
    %vpi_func 5 526 "$time" 64 {0 0 0};
    %load/vec4 v0x6000031762e0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1610612736, 4071; load=48.0000
    %cmp/wr;
    %jmp/0xz  T_7.152, 5;
    %vpi_call/w 5 527 "$display", "%m : at time %t ERROR: tRAS violation during Precharge", $time {0 0 0};
T_7.152 ;
    %vpi_func 5 531 "$time" 64 {0 0 0};
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031770f0, 4;
    %sub;
    %cvt/rv;
    %pushi/real 2013265920, 4069; load=15.0000
    %cmp/wr;
    %jmp/0xz  T_7.154, 5;
    %vpi_call/w 5 532 "$display", "%m : at time %t ERROR: tWR violation during Precharge", $time {0 0 0};
T_7.154 ;
T_7.147 ;
    %load/vec4 v0x6000031743f0_0;
    %parti/s 1, 10, 5;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_7.159, 6;
    %flag_mov 9, 6;
    %load/vec4 v0x6000031743f0_0;
    %parti/s 1, 10, 5;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_7.160, 6;
    %load/vec4 v0x6000031747e0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_7.160;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %flag_mov 6, 10;
T_7.159;
    %flag_get/vec4 6;
    %jmp/0 T_7.158, 6;
    %load/vec4 v0x6000031742d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_7.158;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.156, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031742d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003176010_0, 0, 1;
    %vpi_func 5 540 "$time" 64 {0 0 0};
    %store/vec4 v0x600003176ac0_0, 0, 64;
    %vpi_func 5 543 "$time" 64 {0 0 0};
    %load/vec4 v0x600003176370_0;
    %sub;
    %cvt/rv;
    %pushi/real 1610612736, 4071; load=48.0000
    %cmp/wr;
    %jmp/0xz  T_7.161, 5;
    %vpi_call/w 5 544 "$display", "%m : at time %t ERROR: tRAS violation during Precharge", $time {0 0 0};
T_7.161 ;
    %vpi_func 5 548 "$time" 64 {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031770f0, 4;
    %sub;
    %cvt/rv;
    %pushi/real 2013265920, 4069; load=15.0000
    %cmp/wr;
    %jmp/0xz  T_7.163, 5;
    %vpi_call/w 5 549 "$display", "%m : at time %t ERROR: tWR violation during Precharge", $time {0 0 0};
T_7.163 ;
T_7.156 ;
    %load/vec4 v0x600003175710_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.167, 4;
    %load/vec4 v0x600003175b00_0;
    %and/r;
    %inv;
    %and;
T_7.167;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.165, 8;
    %vpi_call/w 5 555 "$display", "%m : at time %t ERROR: DQM not asserted during Precharge truncation", $time {0 0 0};
T_7.165 ;
    %load/vec4 v0x600003175710_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_7.170, 6;
    %load/vec4 v0x600003174870_0;
    %load/vec4 v0x6000031747e0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %jmp/1 T_7.171, 6;
    %load/vec4 v0x6000031743f0_0;
    %parti/s 1, 10, 5;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %or;
T_7.171;
    %and;
T_7.170;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.168, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003175710_0, 0, 1;
T_7.168 ;
    %pushi/vec4 4, 0, 4;
    %load/vec4 v0x600003175050_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x600003175560, 4, 0;
    %load/vec4 v0x6000031747e0_0;
    %load/vec4 v0x600003175050_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x600003174bd0, 4, 0;
    %load/vec4 v0x6000031743f0_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x600003175050_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x600003174090, 4, 0;
T_7.125 ;
    %load/vec4 v0x600003174fc0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.172, 6;
    %load/vec4 v0x600003175710_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.174, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003175710_0, 0, 1;
T_7.174 ;
    %pushi/vec4 6, 0, 4;
    %load/vec4 v0x600003175050_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x600003175560, 4, 0;
    %load/vec4 v0x600003175830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.176, 8;
    %vpi_call/w 5 581 "$display", "%m : at time %t BST  : Burst Terminate", $time {0 0 0};
T_7.176 ;
T_7.172 ;
    %load/vec4 v0x600003176eb0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.178, 6;
    %load/vec4 v0x6000031747e0_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_7.185, 4;
    %load/vec4 v0x600003175e60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.185;
    %flag_set/vec4 8;
    %jmp/1 T_7.184, 8;
    %load/vec4 v0x6000031747e0_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_7.186, 4;
    %load/vec4 v0x600003175ef0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.186;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.184;
    %jmp/1 T_7.183, 8;
    %load/vec4 v0x6000031747e0_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_7.187, 4;
    %load/vec4 v0x600003175f80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.187;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.183;
    %jmp/1 T_7.182, 8;
    %load/vec4 v0x6000031747e0_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_7.188, 4;
    %load/vec4 v0x600003176010_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.188;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.182;
    %jmp/0xz  T_7.180, 8;
    %vpi_call/w 5 590 "$display", "%m : at time %t ERROR: Bank is not Activated for Read", $time {0 0 0};
T_7.180 ;
    %load/vec4 v0x6000031747e0_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_7.194, 4;
    %vpi_func 5 594 "$time" 64 {0 0 0};
    %load/vec4 v0x600003176400_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_7.194;
    %flag_set/vec4 8;
    %jmp/1 T_7.193, 8;
    %load/vec4 v0x6000031747e0_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_7.195, 4;
    %vpi_func 5 595 "$time" 64 {0 0 0};
    %load/vec4 v0x600003176490_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_7.195;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.193;
    %jmp/1 T_7.192, 8;
    %load/vec4 v0x6000031747e0_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_7.196, 4;
    %vpi_func 5 596 "$time" 64 {0 0 0};
    %load/vec4 v0x600003176520_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_7.196;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.192;
    %jmp/1 T_7.191, 8;
    %load/vec4 v0x6000031747e0_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_7.197, 4;
    %vpi_func 5 597 "$time" 64 {0 0 0};
    %load/vec4 v0x6000031765b0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_7.197;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.191;
    %jmp/0xz  T_7.189, 8;
    %vpi_call/w 5 598 "$display", "%m : at time %t ERROR: tRCD violation during Read", $time {0 0 0};
T_7.189 ;
    %pushi/vec4 2, 0, 4;
    %load/vec4 v0x600003175050_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x600003175560, 4, 0;
    %load/vec4 v0x6000031743f0_0;
    %pad/u 10;
    %load/vec4 v0x600003175050_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x6000031753b0, 4, 0;
    %load/vec4 v0x6000031747e0_0;
    %load/vec4 v0x600003175050_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x600003174b40, 4, 0;
    %load/vec4 v0x600003175710_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.198, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003175710_0, 0, 1;
    %load/vec4 v0x600003176be0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600003174510, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.202, 4;
    %load/vec4 v0x600003176be0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600003177330, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.202;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.200, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x600003176be0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x600003176d90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600003176be0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x600003176c70, 4, 0;
    %load/vec4 v0x600003175830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.203, 8;
    %vpi_call/w 5 617 "$display", "%m : at time %t NOTE : Read interrupt Write with Autoprecharge", $time {0 0 0};
T_7.203 ;
T_7.200 ;
T_7.198 ;
    %load/vec4 v0x6000031743f0_0;
    %parti/s 1, 10, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.205, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x6000031747e0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x600003174510, 4, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000031747e0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x6000031755f0, 4, 0;
    %load/vec4 v0x6000031747e0_0;
    %store/vec4 v0x600003176be0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x6000031747e0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x600003176f40, 4, 0;
T_7.205 ;
T_7.178 ;
    %load/vec4 v0x6000031772a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.207, 4;
    %load/vec4 v0x6000031747e0_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_7.214, 4;
    %load/vec4 v0x600003175e60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.214;
    %flag_set/vec4 8;
    %jmp/1 T_7.213, 8;
    %load/vec4 v0x6000031747e0_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_7.215, 4;
    %load/vec4 v0x600003175ef0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.215;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.213;
    %jmp/1 T_7.212, 8;
    %load/vec4 v0x6000031747e0_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_7.216, 4;
    %load/vec4 v0x600003175f80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.216;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.212;
    %jmp/1 T_7.211, 8;
    %load/vec4 v0x6000031747e0_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_7.217, 4;
    %load/vec4 v0x600003176010_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.217;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.211;
    %jmp/0xz  T_7.209, 8;
    %vpi_call/w 5 636 "$display", "%m : at time %t ERROR: Bank is not Activated for Write", $time {0 0 0};
T_7.209 ;
    %load/vec4 v0x6000031747e0_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_7.223, 4;
    %vpi_func 5 640 "$time" 64 {0 0 0};
    %load/vec4 v0x600003176400_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_7.223;
    %flag_set/vec4 8;
    %jmp/1 T_7.222, 8;
    %load/vec4 v0x6000031747e0_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_7.224, 4;
    %vpi_func 5 641 "$time" 64 {0 0 0};
    %load/vec4 v0x600003176490_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_7.224;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.222;
    %jmp/1 T_7.221, 8;
    %load/vec4 v0x6000031747e0_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_7.225, 4;
    %vpi_func 5 642 "$time" 64 {0 0 0};
    %load/vec4 v0x600003176520_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_7.225;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.221;
    %jmp/1 T_7.220, 8;
    %load/vec4 v0x6000031747e0_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_7.226, 4;
    %vpi_func 5 643 "$time" 64 {0 0 0};
    %load/vec4 v0x6000031765b0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_7.226;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.220;
    %jmp/0xz  T_7.218, 8;
    %vpi_call/w 5 644 "$display", "%m : at time %t ERROR: tRCD violation during Read", $time {0 0 0};
T_7.218 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003175560, 4, 0;
    %load/vec4 v0x6000031743f0_0;
    %pad/u 10;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000031753b0, 4, 0;
    %load/vec4 v0x6000031747e0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003174b40, 4, 0;
    %load/vec4 v0x600003175710_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.227, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003175710_0, 0, 1;
    %load/vec4 v0x600003176be0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600003174510, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.231, 4;
    %load/vec4 v0x600003176be0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600003177330, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.231;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.229, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x600003176be0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x600003176d90, 4, 0;
    %load/vec4 v0x600003175830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.232, 8;
    %vpi_call/w 5 662 "$display", "%m : at time %t NOTE : Read Bank %d interrupt Write Bank %d with Autoprecharge", $time, v0x6000031747e0_0, v0x600003176be0_0 {0 0 0};
T_7.232 ;
T_7.229 ;
T_7.227 ;
    %load/vec4 v0x6000031757a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.234, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031757a0_0, 0, 1;
    %load/vec4 v0x600003176be0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600003174510, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.238, 4;
    %load/vec4 v0x600003176be0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600003176f40, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.238;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.236, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x600003176be0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x600003176d00, 4, 0;
    %load/vec4 v0x600003175830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.239, 8;
    %vpi_call/w 5 677 "$display", "%m : at time %t NOTE : Write Bank %d interrupt Read Bank %d with Autoprecharge", $time, v0x6000031747e0_0, v0x600003176be0_0 {0 0 0};
T_7.239 ;
T_7.236 ;
T_7.234 ;
    %load/vec4 v0x6000031743f0_0;
    %parti/s 1, 10, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.241, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x6000031747e0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x600003174510, 4, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000031747e0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x6000031755f0, 4, 0;
    %load/vec4 v0x6000031747e0_0;
    %store/vec4 v0x600003176be0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x6000031747e0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x600003177330, 4, 0;
T_7.241 ;
T_7.207 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003174510, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.245, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003177330, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.245;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.243, 8;
    %pushi/real 1610612736, 4071; load=48.0000
    %vpi_func 5 702 "$time" 64 {0 0 0};
    %load/vec4 v0x6000031761c0_0;
    %sub;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_7.249, 5;
    %load/vec4 v0x600003174cf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_7.254, 4;
    %flag_mov 10, 4;
    %load/vec4 v0x600003177210_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 10;
T_7.254;
    %flag_get/vec4 4;
    %jmp/0 T_7.253, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031755f0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.253;
    %flag_set/vec4 9;
    %jmp/1 T_7.252, 9;
    %load/vec4 v0x600003174d80_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.255, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031755f0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.255;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_7.252;
    %jmp/1 T_7.251, 9;
    %load/vec4 v0x600003174e10_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.256, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031755f0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.256;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_7.251;
    %flag_get/vec4 9;
    %jmp/1 T_7.250, 9;
    %load/vec4 v0x600003174ea0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.257, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031755f0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.257;
    %or;
T_7.250;
    %and;
T_7.249;
    %flag_set/vec4 8;
    %jmp/1 T_7.248, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003176d90, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.258, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003176c70, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.258;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.248;
    %jmp/0xz  T_7.246, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003174510, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003177330, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003176d90, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003175e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003174120_0, 0, 1;
    %vpi_func 5 713 "$time" 64 {0 0 0};
    %cvt/rv;
    %pushi/real 2013265920, 4069; load=15.0000
    %add/wr;
    %cvt/vr 64;
    %store/vec4 v0x600003176910_0, 0, 64;
    %load/vec4 v0x600003175830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.259, 8;
    %vpi_call/w 5 715 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 0", $time {0 0 0};
T_7.259 ;
T_7.246 ;
T_7.243 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003174510, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.263, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003177330, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.263;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.261, 8;
    %pushi/real 1610612736, 4071; load=48.0000
    %vpi_func 5 720 "$time" 64 {0 0 0};
    %load/vec4 v0x600003176250_0;
    %sub;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_7.267, 5;
    %load/vec4 v0x600003174cf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_7.272, 4;
    %flag_mov 10, 4;
    %load/vec4 v0x600003177210_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 10;
T_7.272;
    %flag_get/vec4 4;
    %jmp/0 T_7.271, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031755f0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.271;
    %flag_set/vec4 9;
    %jmp/1 T_7.270, 9;
    %load/vec4 v0x600003174d80_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.273, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031755f0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.273;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_7.270;
    %jmp/1 T_7.269, 9;
    %load/vec4 v0x600003174e10_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.274, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031755f0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.274;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_7.269;
    %flag_get/vec4 9;
    %jmp/1 T_7.268, 9;
    %load/vec4 v0x600003174ea0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.275, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031755f0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.275;
    %or;
T_7.268;
    %and;
T_7.267;
    %flag_set/vec4 8;
    %jmp/1 T_7.266, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003176d90, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.276, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003176c70, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.276;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.266;
    %jmp/0xz  T_7.264, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003174510, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003177330, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003176d90, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003175ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031741b0_0, 0, 1;
    %vpi_func 5 731 "$time" 64 {0 0 0};
    %cvt/rv;
    %pushi/real 2013265920, 4069; load=15.0000
    %add/wr;
    %cvt/vr 64;
    %store/vec4 v0x6000031769a0_0, 0, 64;
    %load/vec4 v0x600003175830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.277, 8;
    %vpi_call/w 5 733 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 1", $time {0 0 0};
T_7.277 ;
T_7.264 ;
T_7.261 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003174510, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.281, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003177330, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.281;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.279, 8;
    %pushi/real 1610612736, 4071; load=48.0000
    %vpi_func 5 738 "$time" 64 {0 0 0};
    %load/vec4 v0x6000031762e0_0;
    %sub;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_7.285, 5;
    %load/vec4 v0x600003174cf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_7.290, 4;
    %flag_mov 10, 4;
    %load/vec4 v0x600003177210_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 10;
T_7.290;
    %flag_get/vec4 4;
    %jmp/0 T_7.289, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031755f0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.289;
    %flag_set/vec4 9;
    %jmp/1 T_7.288, 9;
    %load/vec4 v0x600003174d80_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.291, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031755f0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.291;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_7.288;
    %jmp/1 T_7.287, 9;
    %load/vec4 v0x600003174e10_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.292, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031755f0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.292;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_7.287;
    %flag_get/vec4 9;
    %jmp/1 T_7.286, 9;
    %load/vec4 v0x600003174ea0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.293, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031755f0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.293;
    %or;
T_7.286;
    %and;
T_7.285;
    %flag_set/vec4 8;
    %jmp/1 T_7.284, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003176d90, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.294, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003176c70, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.294;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.284;
    %jmp/0xz  T_7.282, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003174510, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003177330, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003176d90, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003175f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003174240_0, 0, 1;
    %vpi_func 5 749 "$time" 64 {0 0 0};
    %cvt/rv;
    %pushi/real 2013265920, 4069; load=15.0000
    %add/wr;
    %cvt/vr 64;
    %store/vec4 v0x600003176a30_0, 0, 64;
    %load/vec4 v0x600003175830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.295, 8;
    %vpi_call/w 5 751 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 2", $time {0 0 0};
T_7.295 ;
T_7.282 ;
T_7.279 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003174510, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.299, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003177330, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.299;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.297, 8;
    %pushi/real 1610612736, 4071; load=48.0000
    %vpi_func 5 756 "$time" 64 {0 0 0};
    %load/vec4 v0x600003176370_0;
    %sub;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_7.303, 5;
    %load/vec4 v0x600003174cf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_7.308, 4;
    %flag_mov 10, 4;
    %load/vec4 v0x600003177210_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 10;
T_7.308;
    %flag_get/vec4 4;
    %jmp/0 T_7.307, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031755f0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.307;
    %flag_set/vec4 9;
    %jmp/1 T_7.306, 9;
    %load/vec4 v0x600003174d80_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.309, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031755f0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.309;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_7.306;
    %jmp/1 T_7.305, 9;
    %load/vec4 v0x600003174e10_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.310, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031755f0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.310;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_7.305;
    %flag_get/vec4 9;
    %jmp/1 T_7.304, 9;
    %load/vec4 v0x600003174ea0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.311, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031755f0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.311;
    %or;
T_7.304;
    %and;
T_7.303;
    %flag_set/vec4 8;
    %jmp/1 T_7.302, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003176d90, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.312, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003176c70, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.312;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.302;
    %jmp/0xz  T_7.300, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003174510, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003177330, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003176d90, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003176010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031742d0_0, 0, 1;
    %vpi_func 5 767 "$time" 64 {0 0 0};
    %cvt/rv;
    %pushi/real 2013265920, 4069; load=15.0000
    %add/wr;
    %cvt/vr 64;
    %store/vec4 v0x600003176ac0_0, 0, 64;
    %load/vec4 v0x600003175830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.313, 8;
    %vpi_call/w 5 769 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 3", $time {0 0 0};
T_7.313 ;
T_7.300 ;
T_7.297 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003174510, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.317, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003176f40, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.317;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.315, 8;
    %pushi/real 1610612736, 4071; load=48.0000
    %vpi_func 5 780 "$time" 64 {0 0 0};
    %load/vec4 v0x6000031761c0_0;
    %sub;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_7.321, 5;
    %load/vec4 v0x600003174cf0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.325, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031755f0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.325;
    %flag_set/vec4 9;
    %jmp/1 T_7.324, 9;
    %load/vec4 v0x600003174d80_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.326, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031755f0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.326;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_7.324;
    %jmp/1 T_7.323, 9;
    %load/vec4 v0x600003174e10_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.327, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031755f0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.327;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_7.323;
    %flag_get/vec4 9;
    %jmp/1 T_7.322, 9;
    %load/vec4 v0x600003174ea0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.328, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031755f0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.328;
    %or;
T_7.322;
    %and;
T_7.321;
    %flag_set/vec4 8;
    %jmp/1 T_7.320, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003176d00, 4;
    %cmpi/e 1, 0, 1;
    %flag_or 8, 4;
T_7.320;
    %jmp/0xz  T_7.318, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003175e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003174120_0, 0, 1;
    %vpi_func 5 788 "$time" 64 {0 0 0};
    %store/vec4 v0x600003176910_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003174510, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003176f40, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003176d00, 4, 0;
    %load/vec4 v0x600003175830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.329, 8;
    %vpi_call/w 5 793 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 0", $time {0 0 0};
T_7.329 ;
T_7.318 ;
T_7.315 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003174510, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.333, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003176f40, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.333;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.331, 8;
    %pushi/real 1610612736, 4071; load=48.0000
    %vpi_func 5 798 "$time" 64 {0 0 0};
    %load/vec4 v0x600003176250_0;
    %sub;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_7.337, 5;
    %load/vec4 v0x600003174cf0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.341, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031755f0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.341;
    %flag_set/vec4 9;
    %jmp/1 T_7.340, 9;
    %load/vec4 v0x600003174d80_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.342, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031755f0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.342;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_7.340;
    %jmp/1 T_7.339, 9;
    %load/vec4 v0x600003174e10_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.343, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031755f0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.343;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_7.339;
    %flag_get/vec4 9;
    %jmp/1 T_7.338, 9;
    %load/vec4 v0x600003174ea0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.344, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031755f0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.344;
    %or;
T_7.338;
    %and;
T_7.337;
    %flag_set/vec4 8;
    %jmp/1 T_7.336, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003176d00, 4;
    %cmpi/e 1, 0, 1;
    %flag_or 8, 4;
T_7.336;
    %jmp/0xz  T_7.334, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003175ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031741b0_0, 0, 1;
    %vpi_func 5 806 "$time" 64 {0 0 0};
    %store/vec4 v0x6000031769a0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003174510, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003176f40, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003176d00, 4, 0;
    %load/vec4 v0x600003175830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.345, 8;
    %vpi_call/w 5 811 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 1", $time {0 0 0};
T_7.345 ;
T_7.334 ;
T_7.331 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003174510, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.349, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003176f40, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.349;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.347, 8;
    %pushi/real 1610612736, 4071; load=48.0000
    %vpi_func 5 816 "$time" 64 {0 0 0};
    %load/vec4 v0x6000031762e0_0;
    %sub;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_7.353, 5;
    %load/vec4 v0x600003174cf0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.357, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031755f0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.357;
    %flag_set/vec4 9;
    %jmp/1 T_7.356, 9;
    %load/vec4 v0x600003174d80_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.358, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031755f0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.358;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_7.356;
    %jmp/1 T_7.355, 9;
    %load/vec4 v0x600003174e10_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.359, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031755f0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.359;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_7.355;
    %flag_get/vec4 9;
    %jmp/1 T_7.354, 9;
    %load/vec4 v0x600003174ea0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.360, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031755f0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.360;
    %or;
T_7.354;
    %and;
T_7.353;
    %flag_set/vec4 8;
    %jmp/1 T_7.352, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003176d00, 4;
    %cmpi/e 1, 0, 1;
    %flag_or 8, 4;
T_7.352;
    %jmp/0xz  T_7.350, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003175f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003174240_0, 0, 1;
    %vpi_func 5 824 "$time" 64 {0 0 0};
    %store/vec4 v0x600003176a30_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003174510, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003176f40, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003176d00, 4, 0;
    %load/vec4 v0x600003175830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.361, 8;
    %vpi_call/w 5 829 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 2", $time {0 0 0};
T_7.361 ;
T_7.350 ;
T_7.347 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003174510, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.365, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003176f40, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.365;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.363, 8;
    %pushi/real 1610612736, 4071; load=48.0000
    %vpi_func 5 834 "$time" 64 {0 0 0};
    %load/vec4 v0x600003176370_0;
    %sub;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_7.369, 5;
    %load/vec4 v0x600003174cf0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.373, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031755f0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.373;
    %flag_set/vec4 9;
    %jmp/1 T_7.372, 9;
    %load/vec4 v0x600003174d80_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.374, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031755f0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.374;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_7.372;
    %jmp/1 T_7.371, 9;
    %load/vec4 v0x600003174e10_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.375, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031755f0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.375;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_7.371;
    %flag_get/vec4 9;
    %jmp/1 T_7.370, 9;
    %load/vec4 v0x600003174ea0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.376, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031755f0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_7.376;
    %or;
T_7.370;
    %and;
T_7.369;
    %flag_set/vec4 8;
    %jmp/1 T_7.368, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003176d00, 4;
    %cmpi/e 1, 0, 1;
    %flag_or 8, 4;
T_7.368;
    %jmp/0xz  T_7.366, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003176010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031742d0_0, 0, 1;
    %vpi_func 5 842 "$time" 64 {0 0 0};
    %store/vec4 v0x600003176ac0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003174510, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003176f40, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003176d00, 4, 0;
    %load/vec4 v0x600003175830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.377, 8;
    %vpi_call/w 5 847 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 3", $time {0 0 0};
T_7.377 ;
T_7.366 ;
T_7.363 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003175560, 4;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_7.379, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003174bd0, 4;
    %load/vec4 v0x600003174870_0;
    %cmp/e;
    %jmp/1 T_7.383, 4;
    %flag_mov 8, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003174090, 4;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_7.383;
    %jmp/0xz  T_7.381, 4;
    %load/vec4 v0x6000031757a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.384, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031757a0_0, 0, 1;
T_7.384 ;
T_7.381 ;
    %jmp T_7.380;
T_7.379 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003175560, 4;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_7.386, 4;
    %load/vec4 v0x6000031757a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.388, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031757a0_0, 0, 1;
T_7.388 ;
T_7.386 ;
T_7.380 ;
    %load/vec4 v0x6000031757a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.390, 4;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x600003175a70_0, 2500;
T_7.390 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003175560, 4;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_7.392, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003174b40, 4;
    %store/vec4 v0x600003174870_0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031753b0, 4;
    %store/vec4 v0x600003175320_0, 0, 10;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031753b0, 4;
    %store/vec4 v0x600003175440_0, 0, 10;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003174b40, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.394, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.395, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.396, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.397, 6;
    %jmp T_7.398;
T_7.394 ;
    %load/vec4 v0x6000031745a0_0;
    %store/vec4 v0x600003176fd0_0, 0, 13;
    %jmp T_7.398;
T_7.395 ;
    %load/vec4 v0x600003174630_0;
    %store/vec4 v0x600003176fd0_0, 0, 13;
    %jmp T_7.398;
T_7.396 ;
    %load/vec4 v0x6000031746c0_0;
    %store/vec4 v0x600003176fd0_0, 0, 13;
    %jmp T_7.398;
T_7.397 ;
    %load/vec4 v0x600003174750_0;
    %store/vec4 v0x600003176fd0_0, 0, 13;
    %jmp T_7.398;
T_7.398 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x600003174c60_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003175710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000031757a0_0, 0, 1;
    %jmp T_7.393;
T_7.392 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003175560, 4;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_7.399, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003174b40, 4;
    %store/vec4 v0x600003174870_0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031753b0, 4;
    %store/vec4 v0x600003175320_0, 0, 10;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031753b0, 4;
    %store/vec4 v0x600003175440_0, 0, 10;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003174b40, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.401, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.402, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.403, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.404, 6;
    %jmp T_7.405;
T_7.401 ;
    %load/vec4 v0x6000031745a0_0;
    %store/vec4 v0x600003176fd0_0, 0, 13;
    %jmp T_7.405;
T_7.402 ;
    %load/vec4 v0x600003174630_0;
    %store/vec4 v0x600003176fd0_0, 0, 13;
    %jmp T_7.405;
T_7.403 ;
    %load/vec4 v0x6000031746c0_0;
    %store/vec4 v0x600003176fd0_0, 0, 13;
    %jmp T_7.405;
T_7.404 ;
    %load/vec4 v0x600003174750_0;
    %store/vec4 v0x600003176fd0_0, 0, 13;
    %jmp T_7.405;
T_7.405 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x600003174c60_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003175710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031757a0_0, 0, 1;
T_7.399 ;
T_7.393 ;
    %load/vec4 v0x600003175710_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.406, 4;
    %load/vec4 v0x600003174870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.408, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.409, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.410, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.411, 6;
    %jmp T_7.412;
T_7.408 ;
    %load/vec4 v0x600003176fd0_0;
    %load/vec4 v0x600003175320_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 25;
    %ix/vec4 4;
    %load/vec4a v0x600003174900, 4;
    %store/vec4 v0x6000031759e0_0, 0, 16;
    %jmp T_7.412;
T_7.409 ;
    %load/vec4 v0x600003176fd0_0;
    %load/vec4 v0x600003175320_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 25;
    %ix/vec4 4;
    %load/vec4a v0x600003174990, 4;
    %store/vec4 v0x6000031759e0_0, 0, 16;
    %jmp T_7.412;
T_7.410 ;
    %load/vec4 v0x600003176fd0_0;
    %load/vec4 v0x600003175320_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 25;
    %ix/vec4 4;
    %load/vec4a v0x600003174a20, 4;
    %store/vec4 v0x6000031759e0_0, 0, 16;
    %jmp T_7.412;
T_7.411 ;
    %load/vec4 v0x600003176fd0_0;
    %load/vec4 v0x600003175320_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 25;
    %ix/vec4 4;
    %load/vec4a v0x600003174ab0, 4;
    %store/vec4 v0x6000031759e0_0, 0, 16;
    %jmp T_7.412;
T_7.412 ;
    %pop/vec4 1;
    %load/vec4 v0x600003175b00_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.413, 4;
    %load/vec4 v0x6000031758c0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031759e0_0, 4, 8;
T_7.413 ;
    %load/vec4 v0x600003175b00_0;
    %parti/s 1, 1, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.415, 4;
    %load/vec4 v0x6000031758c0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031759e0_0, 4, 8;
T_7.415 ;
    %load/vec4 v0x600003174870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.417, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.418, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.419, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.420, 6;
    %jmp T_7.421;
T_7.417 ;
    %load/vec4 v0x6000031759e0_0;
    %load/vec4 v0x600003176fd0_0;
    %load/vec4 v0x600003175320_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 25;
    %ix/vec4 4;
    %store/vec4a v0x600003174900, 4, 0;
    %jmp T_7.421;
T_7.418 ;
    %load/vec4 v0x6000031759e0_0;
    %load/vec4 v0x600003176fd0_0;
    %load/vec4 v0x600003175320_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 25;
    %ix/vec4 4;
    %store/vec4a v0x600003174990, 4, 0;
    %jmp T_7.421;
T_7.419 ;
    %load/vec4 v0x6000031759e0_0;
    %load/vec4 v0x600003176fd0_0;
    %load/vec4 v0x600003175320_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 25;
    %ix/vec4 4;
    %store/vec4a v0x600003174a20, 4, 0;
    %jmp T_7.421;
T_7.420 ;
    %load/vec4 v0x6000031759e0_0;
    %load/vec4 v0x600003176fd0_0;
    %load/vec4 v0x600003175320_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 25;
    %ix/vec4 4;
    %store/vec4a v0x600003174ab0, 4, 0;
    %jmp T_7.421;
T_7.421 ;
    %pop/vec4 1;
    %load/vec4 v0x600003175b00_0;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_7.422, 6;
    %vpi_func 5 937 "$time" 64 {0 0 0};
    %load/vec4 v0x600003174870_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x6000031770f0, 4, 0;
    %load/vec4 v0x600003175830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.424, 8;
    %vpi_call/w 5 940 "$display", "%m : at time %t WRITE: Bank = %d Row = %d, Col = %d, Data = %h", $time, v0x600003174870_0, v0x600003176fd0_0, v0x600003175320_0, v0x6000031759e0_0 {0 0 0};
T_7.424 ;
    %jmp T_7.423;
T_7.422 ;
    %load/vec4 v0x600003175830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.426, 8;
    %vpi_call/w 5 944 "$display", "%m : at time %t WRITE: Bank = %d Row = %d, Col = %d, Data = Hi-Z due to DQM", $time, v0x600003174870_0, v0x600003176fd0_0, v0x600003175320_0 {0 0 0};
T_7.426 ;
T_7.423 ;
    %load/vec4 v0x600003171950_0;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %fork TD_sdram_tb.sdram0.Burst_decode, S_0x133e33bf0;
    %join;
    %jmp T_7.407;
T_7.406 ;
    %load/vec4 v0x6000031757a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.428, 4;
    %load/vec4 v0x600003174870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.430, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.431, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.432, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.433, 6;
    %jmp T_7.434;
T_7.430 ;
    %load/vec4 v0x600003176fd0_0;
    %load/vec4 v0x600003175320_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 25;
    %ix/vec4 4;
    %load/vec4a v0x600003174900, 4;
    %store/vec4 v0x6000031759e0_0, 0, 16;
    %jmp T_7.434;
T_7.431 ;
    %load/vec4 v0x600003176fd0_0;
    %load/vec4 v0x600003175320_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 25;
    %ix/vec4 4;
    %load/vec4a v0x600003174990, 4;
    %store/vec4 v0x6000031759e0_0, 0, 16;
    %jmp T_7.434;
T_7.432 ;
    %load/vec4 v0x600003176fd0_0;
    %load/vec4 v0x600003175320_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 25;
    %ix/vec4 4;
    %load/vec4a v0x600003174a20, 4;
    %store/vec4 v0x6000031759e0_0, 0, 16;
    %jmp T_7.434;
T_7.433 ;
    %load/vec4 v0x600003176fd0_0;
    %load/vec4 v0x600003175320_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 25;
    %ix/vec4 4;
    %load/vec4a v0x600003174ab0, 4;
    %store/vec4 v0x6000031759e0_0, 0, 16;
    %jmp T_7.434;
T_7.434 ;
    %pop/vec4 1;
    %load/vec4 v0x600003175b90_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.435, 4;
    %pushi/vec4 0, 255, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031759e0_0, 4, 8;
T_7.435 ;
    %load/vec4 v0x600003175b90_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.437, 4;
    %pushi/vec4 0, 255, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031759e0_0, 4, 8;
T_7.437 ;
    %load/vec4 v0x6000031759e0_0;
    %store/vec4 v0x600003170360_0, 0, 16;
    %load/vec4 v0x6000031718c0_0;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x600003170360_0;
    %store/vec4 v0x600003175a70_0, 0, 16;
    %load/vec4 v0x600003175830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.439, 8;
    %vpi_call/w 5 981 "$display", "%m : at time %t READ : Bank = %d Row = %d, Col = %d, Dqm = %b, Data = %h", $time, v0x600003174870_0, v0x600003176fd0_0, v0x600003175320_0, v0x600003175b90_0, v0x600003175a70_0 {0 0 0};
T_7.439 ;
    %fork TD_sdram_tb.sdram0.Burst_decode, S_0x133e33bf0;
    %join;
T_7.428 ;
T_7.407 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x133e1e820;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000317b720_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000317ad90_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60000317bba0_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000317bc30_0, 0, 16;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000317aac0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000317b8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000317b4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000317b960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000317b570_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000317b2a0_0, 0, 2;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x60000317b0f0_0, 0, 25;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000317b3c0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000317aeb0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000317be70_0, 0, 16;
    %end;
    .thread T_8, $init;
    .scope S_0x133e1e820;
T_9 ;
    %wait E_0x60000163df40;
    %load/vec4 v0x60000317a2e0_0;
    %assign/vec4 v0x60000317bf00_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x133e1e820;
T_10 ;
    %wait E_0x60000163df00;
    %load/vec4 v0x60000317bcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000317a1c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000317ad90_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x60000317ae20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000317ad00_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x60000317bde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000317b720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000317b960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000317b570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000317aeb0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000317b450_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x60000317b9f0_0;
    %assign/vec4 v0x60000317b8d0_0, 0;
    %load/vec4 v0x60000317b600_0;
    %assign/vec4 v0x60000317b4e0_0, 0;
    %load/vec4 v0x60000317ba80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000317b960_0, 0;
    %load/vec4 v0x60000317b210_0;
    %assign/vec4 v0x60000317b2a0_0, 0;
    %load/vec4 v0x60000317afd0_0;
    %assign/vec4 v0x60000317b0f0_0, 0;
    %load/vec4 v0x60000317b330_0;
    %assign/vec4 v0x60000317b3c0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x60000317b690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000317b570_0, 0;
    %load/vec4 v0x60000317afd0_0;
    %assign/vec4 v0x60000317b0f0_0, 0;
T_10.4 ;
T_10.3 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x60000317bde0_0, 0;
    %load/vec4 v0x600003174000_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_10.6, 4;
    %load/vec4 v0x60000317bc30_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x60000317bc30_0, 0;
T_10.6 ;
    %load/vec4 v0x600003174000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %jmp T_10.14;
T_10.8 ;
    %load/vec4 v0x60000317ad90_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x60000317ad90_0, 0;
    %load/vec4 v0x60000317ad90_0;
    %pad/u 33;
    %cmpi/e 5001, 0, 33;
    %jmp/0xz  T_10.15, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000317a1c0_0, 0;
    %jmp T_10.16;
T_10.15 ;
    %load/vec4 v0x60000317ad90_0;
    %pad/u 34;
    %cmpi/e 10101, 0, 34;
    %jmp/0xz  T_10.17, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000317bde0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x60000317a0a0_0, 4, 5;
    %jmp T_10.18;
T_10.17 ;
    %load/vec4 v0x60000317ad90_0;
    %pad/u 36;
    %cmpi/e 10113, 0, 36;
    %jmp/1 T_10.21, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000317ad90_0;
    %pad/u 37;
    %cmpi/e 10122, 0, 37;
    %flag_or 4, 8;
T_10.21;
    %jmp/0xz  T_10.19, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000317a1c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000317bde0_0, 0;
    %jmp T_10.20;
T_10.19 ;
    %load/vec4 v0x60000317ad90_0;
    %pad/u 38;
    %cmpi/e 10131, 0, 38;
    %jmp/0xz  T_10.22, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000317bde0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000317a130_0, 0;
    %load/vec4 v0x60000317ac70_0;
    %assign/vec4 v0x60000317a0a0_0, 0;
    %jmp T_10.23;
T_10.22 ;
    %load/vec4 v0x60000317ad90_0;
    %pad/u 38;
    %cmpi/e 10133, 0, 38;
    %jmp/0xz  T_10.24, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600003174000_0, 0;
T_10.24 ;
T_10.23 ;
T_10.20 ;
T_10.18 ;
T_10.16 ;
    %jmp T_10.14;
T_10.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000317aeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000317b720_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000317ad00_0, 0;
    %load/vec4 v0x60000317bc30_0;
    %cmpi/u 751, 0, 16;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_10.26, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600003174000_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x60000317ae20_0, 0;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0x60000317ad90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000317bc30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000317bde0_0, 0;
    %jmp T_10.27;
T_10.26 ;
    %load/vec4 v0x60000317ba80_0;
    %flag_set/vec4 8;
    %jmp/1 T_10.30, 8;
    %load/vec4 v0x60000317b960_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.30;
    %jmp/0xz  T_10.28, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600003174000_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000317ae20_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x60000317ad00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000317b960_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000317a010_0, 0, 2;
    %load/vec4 v0x60000317b060_0;
    %store/vec4 v0x600003179f80_0, 0, 25;
    %fork TD_sdram_tb.sdram.set_active_command, S_0x133e333f0;
    %join;
    %jmp T_10.29;
T_10.28 ;
    %load/vec4 v0x60000317b690_0;
    %flag_set/vec4 8;
    %jmp/1 T_10.33, 8;
    %load/vec4 v0x60000317b570_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.33;
    %jmp/0xz  T_10.31, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600003174000_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000317ae20_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x60000317ad00_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000317a010_0, 0, 2;
    %load/vec4 v0x60000317b060_0;
    %store/vec4 v0x600003179f80_0, 0, 25;
    %fork TD_sdram_tb.sdram.set_active_command, S_0x133e333f0;
    %join;
T_10.31 ;
T_10.29 ;
T_10.27 ;
    %jmp T_10.14;
T_10.10 ;
    %load/vec4 v0x60000317ad90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_10.34, 5;
    %load/vec4 v0x60000317ad90_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x60000317ad90_0, 0;
    %jmp T_10.35;
T_10.34 ;
    %load/vec4 v0x60000317ae20_0;
    %assign/vec4 v0x600003174000_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x60000317ae20_0, 0;
    %load/vec4 v0x60000317ae20_0;
    %cmpi/e 1, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_10.38, 4;
    %load/vec4 v0x60000317ad00_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_10.38;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.36, 8;
    %load/vec4 v0x60000317aac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.39, 6;
    %jmp T_10.40;
T_10.39 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000317b720_0, 0;
    %jmp T_10.40;
T_10.40 ;
    %pop/vec4 1;
T_10.36 ;
T_10.35 ;
    %jmp T_10.14;
T_10.11 ;
    %fork t_1, S_0x133e1e990;
    %jmp t_0;
    .scope S_0x133e1e990;
t_1 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600003174000_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x60000317ad90_0, 0;
    %callf/vec4 TD_sdram_tb.sdram.get_active_port, S_0x133e33280;
    %store/vec4 v0x600003178870_0, 0, 28;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000317bde0_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x60000317a0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x60000317a0a0_0, 4, 5;
    %load/vec4 v0x600003178870_0;
    %parti/u 10, 18, 32;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x60000317a0a0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000317aeb0_0, 0;
    %load/vec4 v0x600003178870_0;
    %parti/u 16, 2, 32;
    %assign/vec4 v0x60000317be70_0, 0;
    %load/vec4 v0x600003178870_0;
    %parti/u 2, 0, 32;
    %inv;
    %assign/vec4 v0x60000317a370_0, 0;
    %end;
    .scope S_0x133e1e820;
t_0 %join;
    %jmp T_10.14;
T_10.12 ;
    %fork t_3, S_0x133e0a7d0;
    %jmp t_2;
    .scope S_0x133e0a7d0;
t_3 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600003174000_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x60000317ae20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000317bba0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x60000317ad90_0, 0;
    %callf/vec4 TD_sdram_tb.sdram.get_active_port, S_0x133e33280;
    %store/vec4 v0x6000031787e0_0, 0, 28;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000317b570_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000317bde0_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x60000317a0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x60000317a0a0_0, 4, 5;
    %load/vec4 v0x6000031787e0_0;
    %parti/u 10, 18, 32;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x60000317a0a0_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000317a370_0, 0;
    %end;
    .scope S_0x133e1e820;
t_2 %join;
    %jmp T_10.14;
T_10.13 ;
    %fork t_5, S_0x133e0a940;
    %jmp t_4;
    .scope S_0x133e0a940;
t_5 ;
    %load/vec4 v0x60000317aac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.41, 6;
    %jmp T_10.42;
T_10.41 ;
    %load/vec4 v0x60000317b450_0;
    %store/vec4 v0x6000031786c0_0, 0, 128;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x600003178750_0, 0, 4;
    %jmp T_10.42;
T_10.42 ;
    %pop/vec4 1;
    %load/vec4 v0x60000317bba0_0;
    %load/vec4 v0x600003178750_0;
    %cmp/u;
    %jmp/0xz  T_10.43, 5;
    %load/vec4 v0x60000317bba0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x60000317bba0_0, 0;
    %jmp T_10.44;
T_10.43 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600003174000_0, 0;
T_10.44 ;
    %load/vec4 v0x60000317bba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.45, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.46, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.47, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.48, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.49, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.50, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.52, 6;
    %jmp T_10.53;
T_10.45 ;
    %load/vec4 v0x60000317bf00_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031786c0_0, 4, 16;
    %jmp T_10.53;
T_10.46 ;
    %load/vec4 v0x60000317bf00_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031786c0_0, 4, 16;
    %jmp T_10.53;
T_10.47 ;
    %load/vec4 v0x60000317bf00_0;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031786c0_0, 4, 16;
    %jmp T_10.53;
T_10.48 ;
    %load/vec4 v0x60000317bf00_0;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031786c0_0, 4, 16;
    %jmp T_10.53;
T_10.49 ;
    %load/vec4 v0x60000317bf00_0;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031786c0_0, 4, 16;
    %jmp T_10.53;
T_10.50 ;
    %load/vec4 v0x60000317bf00_0;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031786c0_0, 4, 16;
    %jmp T_10.53;
T_10.51 ;
    %load/vec4 v0x60000317bf00_0;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031786c0_0, 4, 16;
    %jmp T_10.53;
T_10.52 ;
    %load/vec4 v0x60000317bf00_0;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000031786c0_0, 4, 16;
    %jmp T_10.53;
T_10.53 ;
    %pop/vec4 1;
    %load/vec4 v0x60000317aac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.54, 6;
    %jmp T_10.55;
T_10.54 ;
    %load/vec4 v0x6000031786c0_0;
    %assign/vec4 v0x60000317b450_0, 0;
    %load/vec4 v0x60000317bba0_0;
    %load/vec4 v0x600003178750_0;
    %cmp/e;
    %jmp/0xz  T_10.56, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000317b720_0, 0;
T_10.56 ;
    %jmp T_10.55;
T_10.55 ;
    %pop/vec4 1;
    %end;
    .scope S_0x133e1e820;
t_4 %join;
    %jmp T_10.14;
T_10.14 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x133e1e820;
T_11 ;
    %vpi_call/w 3 559 "$info", "Instantiated SDRAM with the following settings" {0 0 0};
    %vpi_call/w 3 560 "$info", "  Clock speed %f, period %f", P_0x134034140, P_0x134034100 {0 0 0};
    %vpi_call/w 3 566 "$info", "--------------------" {0 0 0};
    %vpi_call/w 3 567 "$info", "Configured values:" {0 0 0};
    %vpi_call/w 3 568 "$info", "  CAS Latency %h", P_0x1340340c0 {0 0 0};
    %vpi_call/w 3 574 "$info", "  Burst length %h", P_0x134034040 {0 0 0};
    %vpi_call/w 3 580 "$info", "  Burst type %s", "\000Sequential" {0 0 0};
    %vpi_call/w 3 587 "$info", "  Write burst %s", "Single word write" {0 0 0};
    %vpi_call/w 3 594 "$info", "--------------------" {0 0 0};
    %vpi_call/w 3 595 "$info", "Port values:" {0 0 0};
    %vpi_call/w 3 596 "$info", "  Port 0 burst length %d, port width %d", P_0x1340344c0, P_0x134034500 {0 0 0};
    %vpi_call/w 3 602 "$info", "--------------------" {0 0 0};
    %vpi_call/w 3 603 "$info", "Delays:" {0 0 0};
    %vpi_call/w 3 604 "$info", "  Cycles until start inhibit %f, clear inhibit %f", P_0x134034400, P_0x134034300 {0 0 0};
    %vpi_call/w 3 607 "$info", "  Cycles between autorefresh instances %f", P_0x1340342c0 {0 0 0};
    %vpi_call/w 3 609 "$info", "  CYCLES_FOR_AUTOREFRESH %f", P_0x134034280 {0 0 0};
    %vpi_call/w 3 610 "$info", "  CYCLES_AFTER_WRITE_FOR_NEXT_COMMAND %f", P_0x1340341c0 {0 0 0};
    %vpi_call/w 3 612 "$info", "  Cycles until between active commands %f, command duration %f", P_0x134034200, P_0x134034240 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x133e35570;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003171cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003172490_0, 0, 1;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x600003171f80_0, 0, 25;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003172130_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003172370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003172250_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000031720a0_0, 0, 2;
    %end;
    .thread T_12, $init;
    .scope S_0x133e35570;
T_13 ;
    %vpi_call/w 4 7 "$dumpfile", "sdram_tb.vcd" {0 0 0};
    %vpi_call/w 4 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x133e35570 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x133e35570;
T_14 ;
    %delay 10000, 0;
    %load/vec4 v0x600003171cb0_0;
    %inv;
    %assign/vec4 v0x600003171cb0_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x133e35570;
T_15 ;
    %wait E_0x60000163d500;
    %vpi_call/w 4 90 "$display", "Time: %0t | Port 0 | RD: %b WR: %b ADDR: %h DIN: %h DOUT: %h READY: %b AVAIL: %b", $time, v0x600003172250_0, v0x600003172370_0, v0x600003171f80_0, v0x600003172130_0, v0x6000031721c0_0, v0x6000031722e0_0, v0x600003172010_0 {0 0 0};
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x133e35570;
T_16 ;
    %wait E_0x60000163d4c0;
    %vpi_call/w 4 94 "$display", "Time: %0t | CMD: %h SDRAM_DQ: %h SDRAM_A: %h SDRAM_DQM: %b SDRAM_BA: %b SDRAM_nCS: %b SDRAM_nWE: %b SDRAM_nRAS: %b SDRAM_nCAS: %b SDRAM_CKE: %b", $time, v0x600003172520_0, v0x600003171dd0_0, v0x6000031719e0_0, v0x600003171e60_0, v0x600003171a70_0, v0x600003171d40_0, v0x6000031725b0_0, v0x600003172400_0, v0x600003171b00_0, v0x600003171c20_0 {0 0 0};
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x133e35570;
T_17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003172490_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003172490_0, 0, 1;
T_17.0 ;
    %load/vec4 v0x600003171ef0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_17.1, 6;
    %wait E_0x60000163d480;
    %jmp T_17.0;
T_17.1 ;
    %vpi_call/w 4 106 "$display", "Init complete at %t", $time {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 3285024, 0, 25;
    %store/vec4 v0x600003171f80_0, 0, 25;
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v0x600003172130_0, 0, 16;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x6000031720a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003172370_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x600003171f80_0, 0, 25;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003172130_0, 0, 16;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003172370_0, 0, 1;
T_17.2 ;
    %load/vec4 v0x6000031722e0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_17.3, 6;
    %wait E_0x60000163d400;
    %jmp T_17.2;
T_17.3 ;
    %delay 10000, 0;
    %pushi/vec4 3285025, 0, 25;
    %store/vec4 v0x600003171f80_0, 0, 25;
    %pushi/vec4 22136, 0, 16;
    %store/vec4 v0x600003172130_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003172370_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x600003171f80_0, 0, 25;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003172130_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003172370_0, 0, 1;
T_17.4 ;
    %load/vec4 v0x6000031722e0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_17.5, 6;
    %wait E_0x60000163d400;
    %jmp T_17.4;
T_17.5 ;
    %delay 10000, 0;
    %pushi/vec4 3285026, 0, 25;
    %store/vec4 v0x600003171f80_0, 0, 25;
    %pushi/vec4 39612, 0, 16;
    %store/vec4 v0x600003172130_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003172370_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x600003171f80_0, 0, 25;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003172130_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003172370_0, 0, 1;
T_17.6 ;
    %load/vec4 v0x6000031722e0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_17.7, 6;
    %wait E_0x60000163d400;
    %jmp T_17.6;
T_17.7 ;
    %delay 10000, 0;
    %pushi/vec4 3285027, 0, 25;
    %store/vec4 v0x600003171f80_0, 0, 25;
    %pushi/vec4 57072, 0, 16;
    %store/vec4 v0x600003172130_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003172370_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x600003171f80_0, 0, 25;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003172130_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003172370_0, 0, 1;
T_17.8 ;
    %load/vec4 v0x6000031722e0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_17.9, 6;
    %wait E_0x60000163d400;
    %jmp T_17.8;
T_17.9 ;
    %delay 10000, 0;
    %pushi/vec4 3285028, 0, 25;
    %store/vec4 v0x600003171f80_0, 0, 25;
    %pushi/vec4 65244, 0, 16;
    %store/vec4 v0x600003172130_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003172370_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x600003171f80_0, 0, 25;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003172130_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003172370_0, 0, 1;
T_17.10 ;
    %load/vec4 v0x6000031722e0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_17.11, 6;
    %wait E_0x60000163d400;
    %jmp T_17.10;
T_17.11 ;
    %delay 10000, 0;
    %pushi/vec4 3285029, 0, 25;
    %store/vec4 v0x600003171f80_0, 0, 25;
    %pushi/vec4 47768, 0, 16;
    %store/vec4 v0x600003172130_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003172370_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x600003171f80_0, 0, 25;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003172130_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003172370_0, 0, 1;
T_17.12 ;
    %load/vec4 v0x6000031722e0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_17.13, 6;
    %wait E_0x60000163d400;
    %jmp T_17.12;
T_17.13 ;
    %delay 10000, 0;
    %pushi/vec4 3285030, 0, 25;
    %store/vec4 v0x600003171f80_0, 0, 25;
    %pushi/vec4 30292, 0, 16;
    %store/vec4 v0x600003172130_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003172370_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x600003171f80_0, 0, 25;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003172130_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003172370_0, 0, 1;
T_17.14 ;
    %load/vec4 v0x6000031722e0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_17.15, 6;
    %wait E_0x60000163d400;
    %jmp T_17.14;
T_17.15 ;
    %delay 10000, 0;
    %pushi/vec4 3285031, 0, 25;
    %store/vec4 v0x600003171f80_0, 0, 25;
    %pushi/vec4 12816, 0, 16;
    %store/vec4 v0x600003172130_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003172370_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x600003171f80_0, 0, 25;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003172130_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003172370_0, 0, 1;
T_17.16 ;
    %load/vec4 v0x6000031722e0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_17.17, 6;
    %wait E_0x60000163d400;
    %jmp T_17.16;
T_17.17 ;
    %delay 10000, 0;
    %pushi/vec4 3285024, 0, 25;
    %store/vec4 v0x600003171f80_0, 0, 25;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x600003172130_0, 0, 16;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6000031720a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003172250_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x600003171f80_0, 0, 25;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003172250_0, 0, 1;
T_17.18 ;
    %load/vec4 v0x6000031722e0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_17.19, 6;
    %wait E_0x60000163d400;
    %jmp T_17.18;
T_17.19 ;
    %delay 10000, 0;
    %vpi_call/w 4 239 "$finish" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "../sdram.sv";
    "sdram_tb.sv";
    "sdr.sv";
    "./pocket_parameters.vh";
