

================================================================
== Synthesis Summary Report of 'gen'
================================================================
+ General Information: 
    * Date:           Wed May 17 15:16:21 2023
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        cpr
    * Solution:       gen (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+----------+------------+-----+
    |        Modules       | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |    |          |            |     |
    |        & Loops       | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |     LUT    | URAM|
    +----------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+----------+------------+-----+
    |+ gen                 |     -|  1.95|     8803|  8.803e+04|         -|     8804|     -|        no|     -|   -|  69 (~0%)|  5510 (10%)|    -|
    | o VITIS_LOOP_1769_1  |     -|  7.30|     8801|  8.801e+04|         3|        1|  8800|       yes|     -|   -|         -|           -|    -|
    +----------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+
| Interface     | Data Width | Address Width |
+---------------+------------+---------------+
| s_axi_control | 32         | 4             |
+---------------+------------+---------------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AXIS
+-----------+---------------+-------+--------+--------+
| Interface | Register Mode | TDATA | TREADY | TVALID |
+-----------+---------------+-------+--------+--------+
| gst       | both          | 64    | 1      | 1      |
+-----------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------------------------+
| Argument | Direction | Datatype                        |
+----------+-----------+---------------------------------+
| gst      | out       | stream<std::complex<float>, 0>& |
+----------+-----------+---------------------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| gst      | gst          | interface |
+----------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+--------------------------+-----+--------+------------+-----+--------+---------+
| Name                     | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+--------------------------+-----+--------+------------+-----+--------+---------+
| + gen                    | 0   |        |            |     |        |         |
|   add_ln1769_fu_35087_p2 | -   |        | add_ln1769 | add | fabric | 0       |
+--------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+---------------------------+------------------------------------------------+
| Type            | Options                   | Location                                       |
+-----------------+---------------------------+------------------------------------------------+
| interface       | axis port=inpstream       | ../cpr.cpp:7 in cyclicprefixremoval, inpstream |
| interface       | axis port=oupstream       | ../cpr.cpp:8 in cyclicprefixremoval, oupstream |
| interface       | s_axilite port=return     | ../cpr.cpp:9 in cyclicprefixremoval, return    |
| pipeline        | II=1                      | ../cpr.cpp:13 in cyclicprefixremoval           |
| interface       | axis port=gst             | ../datagen.cpp:4 in gen, gst                   |
| interface       | s_axilite port=return     | ../datagen.cpp:5 in gen, return                |
| array_partition | variable=z complete dim=1 | ../datagen.cpp:1767 in gen, z                  |
| pipeline        | II=1                      | ../datagen.cpp:1770 in gen                     |
+-----------------+---------------------------+------------------------------------------------+


