;redcode
;assert 1
	SPL 0, <-402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 12, @10
	JMP -7, @-20
	JMN 12, <90
	CMP @121, 106
	CMP @121, 106
	CMP @121, 106
	CMP @121, 106
	SPL -1, @-20
	CMP -247, <-120
	SUB #42, @200
	SUB #42, @200
	SLT 20, @12
	JMP -1, @-20
	JMP -1, @-20
	JMP 0, -40
	SLT #270, <1
	SLT #270, <1
	SUB 12, @10
	SLT #270, <1
	SUB 12, @10
	ADD 270, 60
	ADD 270, 60
	SUB @121, 106
	SUB @121, 106
	MOV -7, <-20
	SLT 20, @12
	ADD #270, <1
	MOV -1, <-20
	SUB @121, 109
	SPL -700, -600
	SPL @72, #200
	SUB @121, 106
	CMP 12, @10
	CMP @121, 106
	SUB 12, @10
	SLT 270, 60
	SUB @127, 102
	CMP -207, <-120
	SLT 270, 60
	SLT 270, 60
	SPL 0, <-402
	SPL 0, <-402
	CMP -207, <-120
	MOV -7, <-20
	SPL 0, <-402
	MOV -7, <-20
	CMP @-127, @100
	DJN -1, @-20
