Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Jun 07 20:01:10 2018
| Host         : 804-068 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file combination_control_sets_placed.rpt
| Design       : combination
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     2 |
| Minimum Number of register sites lost to control set restrictions |    12 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              33 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+---------------+-------------------+------------------+----------------+
|   Clock Signal   | Enable Signal |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+---------------+-------------------+------------------+----------------+
|  dd/clkdisp_OBUF |               |                   |                1 |              3 |
|  clk_IBUF_BUFG   |               | dd/divclk_i_1_n_0 |                9 |             33 |
+------------------+---------------+-------------------+------------------+----------------+


