#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002829025f250 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000002829029d3b0_0 .net "PC", 31 0, v00000282902972e0_0;  1 drivers
v000002829029c370_0 .var "clk", 0 0;
v000002829029de50_0 .net "clkout", 0 0, L_0000028290346350;  1 drivers
v000002829029bfb0_0 .net "cycles_consumed", 31 0, v000002829029d770_0;  1 drivers
v000002829029d450_0 .var "rst", 0 0;
S_000002829025f570 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000002829025f250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000028290271810 .param/l "RType" 0 4 2, C4<000000>;
P_0000028290271848 .param/l "add" 0 4 5, C4<100000>;
P_0000028290271880 .param/l "addi" 0 4 8, C4<001000>;
P_00000282902718b8 .param/l "addu" 0 4 5, C4<100001>;
P_00000282902718f0 .param/l "and_" 0 4 5, C4<100100>;
P_0000028290271928 .param/l "andi" 0 4 8, C4<001100>;
P_0000028290271960 .param/l "beq" 0 4 10, C4<000100>;
P_0000028290271998 .param/l "bne" 0 4 10, C4<000101>;
P_00000282902719d0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000028290271a08 .param/l "j" 0 4 12, C4<000010>;
P_0000028290271a40 .param/l "jal" 0 4 12, C4<000011>;
P_0000028290271a78 .param/l "jr" 0 4 6, C4<001000>;
P_0000028290271ab0 .param/l "lw" 0 4 8, C4<100011>;
P_0000028290271ae8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000028290271b20 .param/l "or_" 0 4 5, C4<100101>;
P_0000028290271b58 .param/l "ori" 0 4 8, C4<001101>;
P_0000028290271b90 .param/l "sgt" 0 4 6, C4<101011>;
P_0000028290271bc8 .param/l "sll" 0 4 6, C4<000000>;
P_0000028290271c00 .param/l "slt" 0 4 5, C4<101010>;
P_0000028290271c38 .param/l "slti" 0 4 8, C4<101010>;
P_0000028290271c70 .param/l "srl" 0 4 6, C4<000010>;
P_0000028290271ca8 .param/l "sub" 0 4 5, C4<100010>;
P_0000028290271ce0 .param/l "subu" 0 4 5, C4<100011>;
P_0000028290271d18 .param/l "sw" 0 4 8, C4<101011>;
P_0000028290271d50 .param/l "xor_" 0 4 5, C4<100110>;
P_0000028290271d88 .param/l "xori" 0 4 8, C4<001110>;
L_0000028290346660 .functor NOT 1, v000002829029d450_0, C4<0>, C4<0>, C4<0>;
L_0000028290346a50 .functor NOT 1, v000002829029d450_0, C4<0>, C4<0>, C4<0>;
L_0000028290345fd0 .functor NOT 1, v000002829029d450_0, C4<0>, C4<0>, C4<0>;
L_0000028290346c10 .functor NOT 1, v000002829029d450_0, C4<0>, C4<0>, C4<0>;
L_00000282903463c0 .functor NOT 1, v000002829029d450_0, C4<0>, C4<0>, C4<0>;
L_0000028290346ac0 .functor NOT 1, v000002829029d450_0, C4<0>, C4<0>, C4<0>;
L_0000028290346c80 .functor NOT 1, v000002829029d450_0, C4<0>, C4<0>, C4<0>;
L_0000028290346580 .functor NOT 1, v000002829029d450_0, C4<0>, C4<0>, C4<0>;
L_0000028290346350 .functor OR 1, v000002829029c370_0, v00000282902684e0_0, C4<0>, C4<0>;
L_00000282903465f0 .functor OR 1, L_0000028290390af0, L_0000028290390910, C4<0>, C4<0>;
L_00000282903464a0 .functor AND 1, L_000002829038fb50, L_0000028290390370, C4<1>, C4<1>;
L_00000282903466d0 .functor NOT 1, v000002829029d450_0, C4<0>, C4<0>, C4<0>;
L_0000028290346cf0 .functor OR 1, L_000002829038fc90, L_0000028290390a50, C4<0>, C4<0>;
L_0000028290345e10 .functor OR 1, L_0000028290346cf0, L_0000028290390b90, C4<0>, C4<0>;
L_0000028290346900 .functor OR 1, L_000002829038f470, L_00000282903a1530, C4<0>, C4<0>;
L_00000282903467b0 .functor AND 1, L_000002829038f3d0, L_0000028290346900, C4<1>, C4<1>;
L_0000028290346970 .functor OR 1, L_00000282903a1e90, L_00000282903a17b0, C4<0>, C4<0>;
L_00000282903469e0 .functor AND 1, L_00000282903a1fd0, L_0000028290346970, C4<1>, C4<1>;
L_0000028290346120 .functor NOT 1, L_0000028290346350, C4<0>, C4<0>, C4<0>;
v0000028290297920_0 .net "ALUOp", 3 0, v0000028290267540_0;  1 drivers
v0000028290297a60_0 .net "ALUResult", 31 0, v0000028290297100_0;  1 drivers
v0000028290297b00_0 .net "ALUSrc", 0 0, v0000028290268080_0;  1 drivers
v0000028290298fd0_0 .net "ALUin2", 31 0, L_00000282903a1ad0;  1 drivers
v00000282902992f0_0 .net "MemReadEn", 0 0, v0000028290268620_0;  1 drivers
v0000028290298170_0 .net "MemWriteEn", 0 0, v00000282902675e0_0;  1 drivers
v0000028290298df0_0 .net "MemtoReg", 0 0, v00000282902683a0_0;  1 drivers
v0000028290299110_0 .net "PC", 31 0, v00000282902972e0_0;  alias, 1 drivers
v00000282902991b0_0 .net "PCPlus1", 31 0, L_000002829038f8d0;  1 drivers
v00000282902994d0_0 .net "PCsrc", 0 0, v0000028290297d80_0;  1 drivers
v0000028290299070_0 .net "RegDst", 0 0, v0000028290267680_0;  1 drivers
v0000028290299610_0 .net "RegWriteEn", 0 0, v0000028290268300_0;  1 drivers
v0000028290298cb0_0 .net "WriteRegister", 4 0, L_00000282903902d0;  1 drivers
v0000028290299570_0 .net *"_ivl_0", 0 0, L_0000028290346660;  1 drivers
L_0000028290346e20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000028290298a30_0 .net/2u *"_ivl_10", 4 0, L_0000028290346e20;  1 drivers
L_0000028290347210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028290298f30_0 .net *"_ivl_101", 15 0, L_0000028290347210;  1 drivers
v0000028290298530_0 .net *"_ivl_102", 31 0, L_000002829038fa10;  1 drivers
L_0000028290347258 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028290298210_0 .net *"_ivl_105", 25 0, L_0000028290347258;  1 drivers
L_00000282903472a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028290299250_0 .net/2u *"_ivl_106", 31 0, L_00000282903472a0;  1 drivers
v00000282902985d0_0 .net *"_ivl_108", 0 0, L_000002829038fb50;  1 drivers
L_00000282903472e8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000028290299cf0_0 .net/2u *"_ivl_110", 5 0, L_00000282903472e8;  1 drivers
v0000028290299890_0 .net *"_ivl_112", 0 0, L_0000028290390370;  1 drivers
v0000028290299750_0 .net *"_ivl_115", 0 0, L_00000282903464a0;  1 drivers
v00000282902996b0_0 .net *"_ivl_116", 47 0, L_00000282903905f0;  1 drivers
L_0000028290347330 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028290298b70_0 .net *"_ivl_119", 15 0, L_0000028290347330;  1 drivers
L_0000028290346e68 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000028290299d90_0 .net/2u *"_ivl_12", 5 0, L_0000028290346e68;  1 drivers
v00000282902997f0_0 .net *"_ivl_120", 47 0, L_0000028290390190;  1 drivers
L_0000028290347378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028290299e30_0 .net *"_ivl_123", 15 0, L_0000028290347378;  1 drivers
v0000028290298d50_0 .net *"_ivl_125", 0 0, L_000002829038f290;  1 drivers
v0000028290299930_0 .net *"_ivl_126", 31 0, L_0000028290390870;  1 drivers
v0000028290299390_0 .net *"_ivl_128", 47 0, L_000002829038f510;  1 drivers
v0000028290299a70_0 .net *"_ivl_130", 47 0, L_0000028290390550;  1 drivers
v00000282902999d0_0 .net *"_ivl_132", 47 0, L_0000028290390230;  1 drivers
v0000028290298e90_0 .net *"_ivl_134", 47 0, L_000002829038fe70;  1 drivers
v0000028290298670_0 .net *"_ivl_14", 0 0, L_000002829029c230;  1 drivers
v0000028290299b10_0 .net *"_ivl_140", 0 0, L_00000282903466d0;  1 drivers
L_0000028290347408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028290299bb0_0 .net/2u *"_ivl_142", 31 0, L_0000028290347408;  1 drivers
L_00000282903474e0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000282902982b0_0 .net/2u *"_ivl_146", 5 0, L_00000282903474e0;  1 drivers
v0000028290299430_0 .net *"_ivl_148", 0 0, L_000002829038fc90;  1 drivers
L_0000028290347528 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000028290299c50_0 .net/2u *"_ivl_150", 5 0, L_0000028290347528;  1 drivers
v0000028290297f90_0 .net *"_ivl_152", 0 0, L_0000028290390a50;  1 drivers
v0000028290298710_0 .net *"_ivl_155", 0 0, L_0000028290346cf0;  1 drivers
L_0000028290347570 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000028290298030_0 .net/2u *"_ivl_156", 5 0, L_0000028290347570;  1 drivers
v0000028290298ad0_0 .net *"_ivl_158", 0 0, L_0000028290390b90;  1 drivers
L_0000028290346eb0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000282902980d0_0 .net/2u *"_ivl_16", 4 0, L_0000028290346eb0;  1 drivers
v0000028290298c10_0 .net *"_ivl_161", 0 0, L_0000028290345e10;  1 drivers
L_00000282903475b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028290298350_0 .net/2u *"_ivl_162", 15 0, L_00000282903475b8;  1 drivers
v00000282902987b0_0 .net *"_ivl_164", 31 0, L_0000028290390c30;  1 drivers
v00000282902983f0_0 .net *"_ivl_167", 0 0, L_000002829038f790;  1 drivers
v0000028290298490_0 .net *"_ivl_168", 15 0, L_0000028290390cd0;  1 drivers
v0000028290298850_0 .net *"_ivl_170", 31 0, L_000002829038eed0;  1 drivers
v00000282902988f0_0 .net *"_ivl_174", 31 0, L_000002829038f010;  1 drivers
L_0000028290347600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028290298990_0 .net *"_ivl_177", 25 0, L_0000028290347600;  1 drivers
L_0000028290347648 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002829029a680_0 .net/2u *"_ivl_178", 31 0, L_0000028290347648;  1 drivers
v000002829029ad60_0 .net *"_ivl_180", 0 0, L_000002829038f3d0;  1 drivers
L_0000028290347690 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002829029a5e0_0 .net/2u *"_ivl_182", 5 0, L_0000028290347690;  1 drivers
v000002829029a720_0 .net *"_ivl_184", 0 0, L_000002829038f470;  1 drivers
L_00000282903476d8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002829029a400_0 .net/2u *"_ivl_186", 5 0, L_00000282903476d8;  1 drivers
v000002829029b800_0 .net *"_ivl_188", 0 0, L_00000282903a1530;  1 drivers
v000002829029a360_0 .net *"_ivl_19", 4 0, L_000002829029c550;  1 drivers
v000002829029b620_0 .net *"_ivl_191", 0 0, L_0000028290346900;  1 drivers
v0000028290299fa0_0 .net *"_ivl_193", 0 0, L_00000282903467b0;  1 drivers
L_0000028290347720 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002829029aa40_0 .net/2u *"_ivl_194", 5 0, L_0000028290347720;  1 drivers
v000002829029ba80_0 .net *"_ivl_196", 0 0, L_00000282903a1030;  1 drivers
L_0000028290347768 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002829029a180_0 .net/2u *"_ivl_198", 31 0, L_0000028290347768;  1 drivers
L_0000028290346dd8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002829029a4a0_0 .net/2u *"_ivl_2", 5 0, L_0000028290346dd8;  1 drivers
v000002829029bc60_0 .net *"_ivl_20", 4 0, L_000002829029c7d0;  1 drivers
v000002829029a220_0 .net *"_ivl_200", 31 0, L_00000282903a1f30;  1 drivers
v000002829029aae0_0 .net *"_ivl_204", 31 0, L_00000282903a27f0;  1 drivers
L_00000282903477b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002829029b9e0_0 .net *"_ivl_207", 25 0, L_00000282903477b0;  1 drivers
L_00000282903477f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002829029a7c0_0 .net/2u *"_ivl_208", 31 0, L_00000282903477f8;  1 drivers
v000002829029bbc0_0 .net *"_ivl_210", 0 0, L_00000282903a1fd0;  1 drivers
L_0000028290347840 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002829029b3a0_0 .net/2u *"_ivl_212", 5 0, L_0000028290347840;  1 drivers
v000002829029be40_0 .net *"_ivl_214", 0 0, L_00000282903a1e90;  1 drivers
L_0000028290347888 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002829029bd00_0 .net/2u *"_ivl_216", 5 0, L_0000028290347888;  1 drivers
v000002829029a860_0 .net *"_ivl_218", 0 0, L_00000282903a17b0;  1 drivers
v000002829029bda0_0 .net *"_ivl_221", 0 0, L_0000028290346970;  1 drivers
v000002829029a040_0 .net *"_ivl_223", 0 0, L_00000282903469e0;  1 drivers
L_00000282903478d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002829029b440_0 .net/2u *"_ivl_224", 5 0, L_00000282903478d0;  1 drivers
v000002829029b940_0 .net *"_ivl_226", 0 0, L_00000282903a2890;  1 drivers
v000002829029b580_0 .net *"_ivl_228", 31 0, L_00000282903a1c10;  1 drivers
v000002829029a900_0 .net *"_ivl_24", 0 0, L_0000028290345fd0;  1 drivers
L_0000028290346ef8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002829029a0e0_0 .net/2u *"_ivl_26", 4 0, L_0000028290346ef8;  1 drivers
v000002829029b4e0_0 .net *"_ivl_29", 4 0, L_000002829029c9b0;  1 drivers
v000002829029b6c0_0 .net *"_ivl_32", 0 0, L_0000028290346c10;  1 drivers
L_0000028290346f40 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002829029a9a0_0 .net/2u *"_ivl_34", 4 0, L_0000028290346f40;  1 drivers
v000002829029ab80_0 .net *"_ivl_37", 4 0, L_000002829029caf0;  1 drivers
v000002829029bb20_0 .net *"_ivl_40", 0 0, L_00000282903463c0;  1 drivers
L_0000028290346f88 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002829029ac20_0 .net/2u *"_ivl_42", 15 0, L_0000028290346f88;  1 drivers
v000002829029b260_0 .net *"_ivl_45", 15 0, L_0000028290390690;  1 drivers
v000002829029a2c0_0 .net *"_ivl_48", 0 0, L_0000028290346ac0;  1 drivers
v000002829029b760_0 .net *"_ivl_5", 5 0, L_000002829029c190;  1 drivers
L_0000028290346fd0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002829029b120_0 .net/2u *"_ivl_50", 36 0, L_0000028290346fd0;  1 drivers
L_0000028290347018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002829029b080_0 .net/2u *"_ivl_52", 31 0, L_0000028290347018;  1 drivers
v000002829029a540_0 .net *"_ivl_55", 4 0, L_000002829038f970;  1 drivers
v000002829029acc0_0 .net *"_ivl_56", 36 0, L_00000282903904b0;  1 drivers
v000002829029ae00_0 .net *"_ivl_58", 36 0, L_000002829038ee30;  1 drivers
v000002829029aea0_0 .net *"_ivl_62", 0 0, L_0000028290346c80;  1 drivers
L_0000028290347060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002829029af40_0 .net/2u *"_ivl_64", 5 0, L_0000028290347060;  1 drivers
v000002829029afe0_0 .net *"_ivl_67", 5 0, L_000002829038f1f0;  1 drivers
v000002829029b8a0_0 .net *"_ivl_70", 0 0, L_0000028290346580;  1 drivers
L_00000282903470a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002829029b300_0 .net/2u *"_ivl_72", 57 0, L_00000282903470a8;  1 drivers
L_00000282903470f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002829029b1c0_0 .net/2u *"_ivl_74", 31 0, L_00000282903470f0;  1 drivers
v000002829029ccd0_0 .net *"_ivl_77", 25 0, L_000002829038f150;  1 drivers
v000002829029c0f0_0 .net *"_ivl_78", 57 0, L_00000282903900f0;  1 drivers
v000002829029d630_0 .net *"_ivl_8", 0 0, L_0000028290346a50;  1 drivers
v000002829029d4f0_0 .net *"_ivl_80", 57 0, L_000002829038ffb0;  1 drivers
L_0000028290347138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002829029cb90_0 .net/2u *"_ivl_84", 31 0, L_0000028290347138;  1 drivers
L_0000028290347180 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002829029dd10_0 .net/2u *"_ivl_88", 5 0, L_0000028290347180;  1 drivers
v000002829029d6d0_0 .net *"_ivl_90", 0 0, L_0000028290390af0;  1 drivers
L_00000282903471c8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002829029dc70_0 .net/2u *"_ivl_92", 5 0, L_00000282903471c8;  1 drivers
v000002829029cc30_0 .net *"_ivl_94", 0 0, L_0000028290390910;  1 drivers
v000002829029d130_0 .net *"_ivl_97", 0 0, L_00000282903465f0;  1 drivers
v000002829029d810_0 .net *"_ivl_98", 47 0, L_000002829038ff10;  1 drivers
v000002829029cff0_0 .net "adderResult", 31 0, L_000002829038fdd0;  1 drivers
v000002829029da90_0 .net "address", 31 0, L_0000028290390410;  1 drivers
v000002829029d8b0_0 .net "clk", 0 0, L_0000028290346350;  alias, 1 drivers
v000002829029d770_0 .var "cycles_consumed", 31 0;
v000002829029ceb0_0 .net "extImm", 31 0, L_000002829038ef70;  1 drivers
v000002829029d950_0 .net "funct", 5 0, L_0000028290390730;  1 drivers
v000002829029d590_0 .net "hlt", 0 0, v00000282902684e0_0;  1 drivers
v000002829029d9f0_0 .net "imm", 15 0, L_000002829038fd30;  1 drivers
v000002829029c730_0 .net "immediate", 31 0, L_00000282903a1d50;  1 drivers
v000002829029db30_0 .net "input_clk", 0 0, v000002829029c370_0;  1 drivers
v000002829029c5f0_0 .net "instruction", 31 0, L_000002829038f0b0;  1 drivers
v000002829029c690_0 .net "memoryReadData", 31 0, v0000028290296e80_0;  1 drivers
v000002829029cd70_0 .net "nextPC", 31 0, L_000002829038fab0;  1 drivers
v000002829029cf50_0 .net "opcode", 5 0, L_000002829029c410;  1 drivers
v000002829029c870_0 .net "rd", 4 0, L_000002829029c910;  1 drivers
v000002829029d1d0_0 .net "readData1", 31 0, L_00000282903460b0;  1 drivers
v000002829029d270_0 .net "readData1_w", 31 0, L_00000282903a2610;  1 drivers
v000002829029dbd0_0 .net "readData2", 31 0, L_0000028290346740;  1 drivers
v000002829029ce10_0 .net "rs", 4 0, L_000002829029ca50;  1 drivers
v000002829029c2d0_0 .net "rst", 0 0, v000002829029d450_0;  1 drivers
v000002829029ddb0_0 .net "rt", 4 0, L_000002829038f830;  1 drivers
v000002829029d090_0 .net "shamt", 31 0, L_0000028290390050;  1 drivers
v000002829029c4b0_0 .net "wire_instruction", 31 0, L_0000028290346b30;  1 drivers
v000002829029c050_0 .net "writeData", 31 0, L_00000282903a22f0;  1 drivers
v000002829029d310_0 .net "zero", 0 0, L_00000282903a1b70;  1 drivers
L_000002829029c190 .part L_000002829038f0b0, 26, 6;
L_000002829029c410 .functor MUXZ 6, L_000002829029c190, L_0000028290346dd8, L_0000028290346660, C4<>;
L_000002829029c230 .cmp/eq 6, L_000002829029c410, L_0000028290346e68;
L_000002829029c550 .part L_000002829038f0b0, 11, 5;
L_000002829029c7d0 .functor MUXZ 5, L_000002829029c550, L_0000028290346eb0, L_000002829029c230, C4<>;
L_000002829029c910 .functor MUXZ 5, L_000002829029c7d0, L_0000028290346e20, L_0000028290346a50, C4<>;
L_000002829029c9b0 .part L_000002829038f0b0, 21, 5;
L_000002829029ca50 .functor MUXZ 5, L_000002829029c9b0, L_0000028290346ef8, L_0000028290345fd0, C4<>;
L_000002829029caf0 .part L_000002829038f0b0, 16, 5;
L_000002829038f830 .functor MUXZ 5, L_000002829029caf0, L_0000028290346f40, L_0000028290346c10, C4<>;
L_0000028290390690 .part L_000002829038f0b0, 0, 16;
L_000002829038fd30 .functor MUXZ 16, L_0000028290390690, L_0000028290346f88, L_00000282903463c0, C4<>;
L_000002829038f970 .part L_000002829038f0b0, 6, 5;
L_00000282903904b0 .concat [ 5 32 0 0], L_000002829038f970, L_0000028290347018;
L_000002829038ee30 .functor MUXZ 37, L_00000282903904b0, L_0000028290346fd0, L_0000028290346ac0, C4<>;
L_0000028290390050 .part L_000002829038ee30, 0, 32;
L_000002829038f1f0 .part L_000002829038f0b0, 0, 6;
L_0000028290390730 .functor MUXZ 6, L_000002829038f1f0, L_0000028290347060, L_0000028290346c80, C4<>;
L_000002829038f150 .part L_000002829038f0b0, 0, 26;
L_00000282903900f0 .concat [ 26 32 0 0], L_000002829038f150, L_00000282903470f0;
L_000002829038ffb0 .functor MUXZ 58, L_00000282903900f0, L_00000282903470a8, L_0000028290346580, C4<>;
L_0000028290390410 .part L_000002829038ffb0, 0, 32;
L_000002829038f8d0 .arith/sum 32, v00000282902972e0_0, L_0000028290347138;
L_0000028290390af0 .cmp/eq 6, L_000002829029c410, L_0000028290347180;
L_0000028290390910 .cmp/eq 6, L_000002829029c410, L_00000282903471c8;
L_000002829038ff10 .concat [ 32 16 0 0], L_0000028290390410, L_0000028290347210;
L_000002829038fa10 .concat [ 6 26 0 0], L_000002829029c410, L_0000028290347258;
L_000002829038fb50 .cmp/eq 32, L_000002829038fa10, L_00000282903472a0;
L_0000028290390370 .cmp/eq 6, L_0000028290390730, L_00000282903472e8;
L_00000282903905f0 .concat [ 32 16 0 0], L_00000282903460b0, L_0000028290347330;
L_0000028290390190 .concat [ 32 16 0 0], v00000282902972e0_0, L_0000028290347378;
L_000002829038f290 .part L_000002829038fd30, 15, 1;
LS_0000028290390870_0_0 .concat [ 1 1 1 1], L_000002829038f290, L_000002829038f290, L_000002829038f290, L_000002829038f290;
LS_0000028290390870_0_4 .concat [ 1 1 1 1], L_000002829038f290, L_000002829038f290, L_000002829038f290, L_000002829038f290;
LS_0000028290390870_0_8 .concat [ 1 1 1 1], L_000002829038f290, L_000002829038f290, L_000002829038f290, L_000002829038f290;
LS_0000028290390870_0_12 .concat [ 1 1 1 1], L_000002829038f290, L_000002829038f290, L_000002829038f290, L_000002829038f290;
LS_0000028290390870_0_16 .concat [ 1 1 1 1], L_000002829038f290, L_000002829038f290, L_000002829038f290, L_000002829038f290;
LS_0000028290390870_0_20 .concat [ 1 1 1 1], L_000002829038f290, L_000002829038f290, L_000002829038f290, L_000002829038f290;
LS_0000028290390870_0_24 .concat [ 1 1 1 1], L_000002829038f290, L_000002829038f290, L_000002829038f290, L_000002829038f290;
LS_0000028290390870_0_28 .concat [ 1 1 1 1], L_000002829038f290, L_000002829038f290, L_000002829038f290, L_000002829038f290;
LS_0000028290390870_1_0 .concat [ 4 4 4 4], LS_0000028290390870_0_0, LS_0000028290390870_0_4, LS_0000028290390870_0_8, LS_0000028290390870_0_12;
LS_0000028290390870_1_4 .concat [ 4 4 4 4], LS_0000028290390870_0_16, LS_0000028290390870_0_20, LS_0000028290390870_0_24, LS_0000028290390870_0_28;
L_0000028290390870 .concat [ 16 16 0 0], LS_0000028290390870_1_0, LS_0000028290390870_1_4;
L_000002829038f510 .concat [ 16 32 0 0], L_000002829038fd30, L_0000028290390870;
L_0000028290390550 .arith/sum 48, L_0000028290390190, L_000002829038f510;
L_0000028290390230 .functor MUXZ 48, L_0000028290390550, L_00000282903905f0, L_00000282903464a0, C4<>;
L_000002829038fe70 .functor MUXZ 48, L_0000028290390230, L_000002829038ff10, L_00000282903465f0, C4<>;
L_000002829038fdd0 .part L_000002829038fe70, 0, 32;
L_000002829038fab0 .functor MUXZ 32, L_000002829038f8d0, L_000002829038fdd0, v0000028290297d80_0, C4<>;
L_000002829038f0b0 .functor MUXZ 32, L_0000028290346b30, L_0000028290347408, L_00000282903466d0, C4<>;
L_000002829038fc90 .cmp/eq 6, L_000002829029c410, L_00000282903474e0;
L_0000028290390a50 .cmp/eq 6, L_000002829029c410, L_0000028290347528;
L_0000028290390b90 .cmp/eq 6, L_000002829029c410, L_0000028290347570;
L_0000028290390c30 .concat [ 16 16 0 0], L_000002829038fd30, L_00000282903475b8;
L_000002829038f790 .part L_000002829038fd30, 15, 1;
LS_0000028290390cd0_0_0 .concat [ 1 1 1 1], L_000002829038f790, L_000002829038f790, L_000002829038f790, L_000002829038f790;
LS_0000028290390cd0_0_4 .concat [ 1 1 1 1], L_000002829038f790, L_000002829038f790, L_000002829038f790, L_000002829038f790;
LS_0000028290390cd0_0_8 .concat [ 1 1 1 1], L_000002829038f790, L_000002829038f790, L_000002829038f790, L_000002829038f790;
LS_0000028290390cd0_0_12 .concat [ 1 1 1 1], L_000002829038f790, L_000002829038f790, L_000002829038f790, L_000002829038f790;
L_0000028290390cd0 .concat [ 4 4 4 4], LS_0000028290390cd0_0_0, LS_0000028290390cd0_0_4, LS_0000028290390cd0_0_8, LS_0000028290390cd0_0_12;
L_000002829038eed0 .concat [ 16 16 0 0], L_000002829038fd30, L_0000028290390cd0;
L_000002829038ef70 .functor MUXZ 32, L_000002829038eed0, L_0000028290390c30, L_0000028290345e10, C4<>;
L_000002829038f010 .concat [ 6 26 0 0], L_000002829029c410, L_0000028290347600;
L_000002829038f3d0 .cmp/eq 32, L_000002829038f010, L_0000028290347648;
L_000002829038f470 .cmp/eq 6, L_0000028290390730, L_0000028290347690;
L_00000282903a1530 .cmp/eq 6, L_0000028290390730, L_00000282903476d8;
L_00000282903a1030 .cmp/eq 6, L_000002829029c410, L_0000028290347720;
L_00000282903a1f30 .functor MUXZ 32, L_000002829038ef70, L_0000028290347768, L_00000282903a1030, C4<>;
L_00000282903a1d50 .functor MUXZ 32, L_00000282903a1f30, L_0000028290390050, L_00000282903467b0, C4<>;
L_00000282903a27f0 .concat [ 6 26 0 0], L_000002829029c410, L_00000282903477b0;
L_00000282903a1fd0 .cmp/eq 32, L_00000282903a27f0, L_00000282903477f8;
L_00000282903a1e90 .cmp/eq 6, L_0000028290390730, L_0000028290347840;
L_00000282903a17b0 .cmp/eq 6, L_0000028290390730, L_0000028290347888;
L_00000282903a2890 .cmp/eq 6, L_000002829029c410, L_00000282903478d0;
L_00000282903a1c10 .functor MUXZ 32, L_00000282903460b0, v00000282902972e0_0, L_00000282903a2890, C4<>;
L_00000282903a2610 .functor MUXZ 32, L_00000282903a1c10, L_0000028290346740, L_00000282903469e0, C4<>;
S_000002829025f700 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000002829025f570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000028290256150 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000028290346820 .functor NOT 1, v0000028290268080_0, C4<0>, C4<0>, C4<0>;
v0000028290267fe0_0 .net *"_ivl_0", 0 0, L_0000028290346820;  1 drivers
v0000028290268120_0 .net "in1", 31 0, L_0000028290346740;  alias, 1 drivers
v00000282902681c0_0 .net "in2", 31 0, L_00000282903a1d50;  alias, 1 drivers
v00000282902674a0_0 .net "out", 31 0, L_00000282903a1ad0;  alias, 1 drivers
v0000028290267ae0_0 .net "s", 0 0, v0000028290268080_0;  alias, 1 drivers
L_00000282903a1ad0 .functor MUXZ 32, L_00000282903a1d50, L_0000028290346740, L_0000028290346820, C4<>;
S_0000028290270b80 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000002829025f570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000028290340090 .param/l "RType" 0 4 2, C4<000000>;
P_00000282903400c8 .param/l "add" 0 4 5, C4<100000>;
P_0000028290340100 .param/l "addi" 0 4 8, C4<001000>;
P_0000028290340138 .param/l "addu" 0 4 5, C4<100001>;
P_0000028290340170 .param/l "and_" 0 4 5, C4<100100>;
P_00000282903401a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000282903401e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000028290340218 .param/l "bne" 0 4 10, C4<000101>;
P_0000028290340250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000028290340288 .param/l "j" 0 4 12, C4<000010>;
P_00000282903402c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000282903402f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000028290340330 .param/l "lw" 0 4 8, C4<100011>;
P_0000028290340368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000282903403a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000282903403d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000028290340410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000028290340448 .param/l "sll" 0 4 6, C4<000000>;
P_0000028290340480 .param/l "slt" 0 4 5, C4<101010>;
P_00000282903404b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000282903404f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000028290340528 .param/l "sub" 0 4 5, C4<100010>;
P_0000028290340560 .param/l "subu" 0 4 5, C4<100011>;
P_0000028290340598 .param/l "sw" 0 4 8, C4<101011>;
P_00000282903405d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000028290340608 .param/l "xori" 0 4 8, C4<001110>;
v0000028290267540_0 .var "ALUOp", 3 0;
v0000028290268080_0 .var "ALUSrc", 0 0;
v0000028290268620_0 .var "MemReadEn", 0 0;
v00000282902675e0_0 .var "MemWriteEn", 0 0;
v00000282902683a0_0 .var "MemtoReg", 0 0;
v0000028290267680_0 .var "RegDst", 0 0;
v0000028290268300_0 .var "RegWriteEn", 0 0;
v0000028290268440_0 .net "funct", 5 0, L_0000028290390730;  alias, 1 drivers
v00000282902684e0_0 .var "hlt", 0 0;
v0000028290267720_0 .net "opcode", 5 0, L_000002829029c410;  alias, 1 drivers
v00000282902677c0_0 .net "rst", 0 0, v000002829029d450_0;  alias, 1 drivers
E_0000028290256250 .event anyedge, v00000282902677c0_0, v0000028290267720_0, v0000028290268440_0;
S_0000028290270d10 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000002829025f570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000282902563d0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000028290346b30 .functor BUFZ 32, L_00000282903907d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028290268580_0 .net "Data_Out", 31 0, L_0000028290346b30;  alias, 1 drivers
v0000028290267900 .array "InstMem", 0 1023, 31 0;
v00000282902668c0_0 .net *"_ivl_0", 31 0, L_00000282903907d0;  1 drivers
v0000028290266d20_0 .net *"_ivl_3", 9 0, L_000002829038f650;  1 drivers
v0000028290267a40_0 .net *"_ivl_4", 11 0, L_000002829038f5b0;  1 drivers
L_00000282903473c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028290267d60_0 .net *"_ivl_7", 1 0, L_00000282903473c0;  1 drivers
v0000028290267b80_0 .net "addr", 31 0, v00000282902972e0_0;  alias, 1 drivers
v0000028290266960_0 .var/i "i", 31 0;
L_00000282903907d0 .array/port v0000028290267900, L_000002829038f5b0;
L_000002829038f650 .part v00000282902972e0_0, 0, 10;
L_000002829038f5b0 .concat [ 10 2 0 0], L_000002829038f650, L_00000282903473c0;
S_0000028290206550 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000002829025f570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000282903460b0 .functor BUFZ 32, L_000002829038f330, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028290346740 .functor BUFZ 32, L_000002829038f6f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028290266aa0_0 .net *"_ivl_0", 31 0, L_000002829038f330;  1 drivers
v0000028290266be0_0 .net *"_ivl_10", 6 0, L_00000282903909b0;  1 drivers
L_0000028290347498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028290245000_0 .net *"_ivl_13", 1 0, L_0000028290347498;  1 drivers
v0000028290245820_0 .net *"_ivl_2", 6 0, L_000002829038fbf0;  1 drivers
L_0000028290347450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028290297ce0_0 .net *"_ivl_5", 1 0, L_0000028290347450;  1 drivers
v0000028290296fc0_0 .net *"_ivl_8", 31 0, L_000002829038f6f0;  1 drivers
v0000028290296c00_0 .net "clk", 0 0, L_0000028290346350;  alias, 1 drivers
v0000028290296ca0_0 .var/i "i", 31 0;
v00000282902963e0_0 .net "readData1", 31 0, L_00000282903460b0;  alias, 1 drivers
v00000282902962a0_0 .net "readData2", 31 0, L_0000028290346740;  alias, 1 drivers
v0000028290295f80_0 .net "readRegister1", 4 0, L_000002829029ca50;  alias, 1 drivers
v0000028290297380_0 .net "readRegister2", 4 0, L_000002829038f830;  alias, 1 drivers
v0000028290297e20 .array "registers", 31 0, 31 0;
v0000028290297ba0_0 .net "rst", 0 0, v000002829029d450_0;  alias, 1 drivers
v0000028290296160_0 .net "we", 0 0, v0000028290268300_0;  alias, 1 drivers
v00000282902965c0_0 .net "writeData", 31 0, L_00000282903a22f0;  alias, 1 drivers
v0000028290296020_0 .net "writeRegister", 4 0, L_00000282903902d0;  alias, 1 drivers
E_0000028290256550/0 .event negedge, v00000282902677c0_0;
E_0000028290256550/1 .event posedge, v0000028290296c00_0;
E_0000028290256550 .event/or E_0000028290256550/0, E_0000028290256550/1;
L_000002829038f330 .array/port v0000028290297e20, L_000002829038fbf0;
L_000002829038fbf0 .concat [ 5 2 0 0], L_000002829029ca50, L_0000028290347450;
L_000002829038f6f0 .array/port v0000028290297e20, L_00000282903909b0;
L_00000282903909b0 .concat [ 5 2 0 0], L_000002829038f830, L_0000028290347498;
S_00000282902066e0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000028290206550;
 .timescale 0 0;
v0000028290266a00_0 .var/i "i", 31 0;
S_00000282903069c0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000002829025f570;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000028290255790 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000028290346510 .functor NOT 1, v0000028290267680_0, C4<0>, C4<0>, C4<0>;
v00000282902960c0_0 .net *"_ivl_0", 0 0, L_0000028290346510;  1 drivers
v0000028290296480_0 .net "in1", 4 0, L_000002829038f830;  alias, 1 drivers
v0000028290297420_0 .net "in2", 4 0, L_000002829029c910;  alias, 1 drivers
v0000028290297740_0 .net "out", 4 0, L_00000282903902d0;  alias, 1 drivers
v0000028290297600_0 .net "s", 0 0, v0000028290267680_0;  alias, 1 drivers
L_00000282903902d0 .functor MUXZ 5, L_000002829029c910, L_000002829038f830, L_0000028290346510, C4<>;
S_0000028290306b50 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000002829025f570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000028290252d10 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000028290346890 .functor NOT 1, v00000282902683a0_0, C4<0>, C4<0>, C4<0>;
v00000282902967a0_0 .net *"_ivl_0", 0 0, L_0000028290346890;  1 drivers
v0000028290296520_0 .net "in1", 31 0, v0000028290297100_0;  alias, 1 drivers
v0000028290296200_0 .net "in2", 31 0, v0000028290296e80_0;  alias, 1 drivers
v0000028290296340_0 .net "out", 31 0, L_00000282903a22f0;  alias, 1 drivers
v0000028290296660_0 .net "s", 0 0, v00000282902683a0_0;  alias, 1 drivers
L_00000282903a22f0 .functor MUXZ 32, v0000028290296e80_0, v0000028290297100_0, L_0000028290346890, C4<>;
S_0000028290204c00 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000002829025f570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000028290204d90 .param/l "ADD" 0 9 12, C4<0000>;
P_0000028290204dc8 .param/l "AND" 0 9 12, C4<0010>;
P_0000028290204e00 .param/l "NOR" 0 9 12, C4<0101>;
P_0000028290204e38 .param/l "OR" 0 9 12, C4<0011>;
P_0000028290204e70 .param/l "SGT" 0 9 12, C4<0111>;
P_0000028290204ea8 .param/l "SLL" 0 9 12, C4<1000>;
P_0000028290204ee0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000028290204f18 .param/l "SRL" 0 9 12, C4<1001>;
P_0000028290204f50 .param/l "SUB" 0 9 12, C4<0001>;
P_0000028290204f88 .param/l "XOR" 0 9 12, C4<0100>;
P_0000028290204fc0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000028290204ff8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000028290347918 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028290296700_0 .net/2u *"_ivl_0", 31 0, L_0000028290347918;  1 drivers
v0000028290296a20_0 .net "opSel", 3 0, v0000028290267540_0;  alias, 1 drivers
v00000282902979c0_0 .net "operand1", 31 0, L_00000282903a2610;  alias, 1 drivers
v00000282902977e0_0 .net "operand2", 31 0, L_00000282903a1ad0;  alias, 1 drivers
v0000028290297100_0 .var "result", 31 0;
v0000028290296840_0 .net "zero", 0 0, L_00000282903a1b70;  alias, 1 drivers
E_0000028290252b50 .event anyedge, v0000028290267540_0, v00000282902979c0_0, v00000282902674a0_0;
L_00000282903a1b70 .cmp/eq 32, v0000028290297100_0, L_0000028290347918;
S_00000282901eed90 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000002829025f570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000028290341660 .param/l "RType" 0 4 2, C4<000000>;
P_0000028290341698 .param/l "add" 0 4 5, C4<100000>;
P_00000282903416d0 .param/l "addi" 0 4 8, C4<001000>;
P_0000028290341708 .param/l "addu" 0 4 5, C4<100001>;
P_0000028290341740 .param/l "and_" 0 4 5, C4<100100>;
P_0000028290341778 .param/l "andi" 0 4 8, C4<001100>;
P_00000282903417b0 .param/l "beq" 0 4 10, C4<000100>;
P_00000282903417e8 .param/l "bne" 0 4 10, C4<000101>;
P_0000028290341820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000028290341858 .param/l "j" 0 4 12, C4<000010>;
P_0000028290341890 .param/l "jal" 0 4 12, C4<000011>;
P_00000282903418c8 .param/l "jr" 0 4 6, C4<001000>;
P_0000028290341900 .param/l "lw" 0 4 8, C4<100011>;
P_0000028290341938 .param/l "nor_" 0 4 5, C4<100111>;
P_0000028290341970 .param/l "or_" 0 4 5, C4<100101>;
P_00000282903419a8 .param/l "ori" 0 4 8, C4<001101>;
P_00000282903419e0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000028290341a18 .param/l "sll" 0 4 6, C4<000000>;
P_0000028290341a50 .param/l "slt" 0 4 5, C4<101010>;
P_0000028290341a88 .param/l "slti" 0 4 8, C4<101010>;
P_0000028290341ac0 .param/l "srl" 0 4 6, C4<000010>;
P_0000028290341af8 .param/l "sub" 0 4 5, C4<100010>;
P_0000028290341b30 .param/l "subu" 0 4 5, C4<100011>;
P_0000028290341b68 .param/l "sw" 0 4 8, C4<101011>;
P_0000028290341ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000028290341bd8 .param/l "xori" 0 4 8, C4<001110>;
v0000028290297d80_0 .var "PCsrc", 0 0;
v0000028290297060_0 .net "funct", 5 0, L_0000028290390730;  alias, 1 drivers
v0000028290296ac0_0 .net "opcode", 5 0, L_000002829029c410;  alias, 1 drivers
v0000028290296980_0 .net "operand1", 31 0, L_00000282903460b0;  alias, 1 drivers
v00000282902968e0_0 .net "operand2", 31 0, L_00000282903a1ad0;  alias, 1 drivers
v0000028290296b60_0 .net "rst", 0 0, v000002829029d450_0;  alias, 1 drivers
E_0000028290253250/0 .event anyedge, v00000282902677c0_0, v0000028290267720_0, v00000282902963e0_0, v00000282902674a0_0;
E_0000028290253250/1 .event anyedge, v0000028290268440_0;
E_0000028290253250 .event/or E_0000028290253250/0, E_0000028290253250/1;
S_00000282901eef20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000002829025f570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000282902974c0 .array "DataMem", 0 1023, 31 0;
v0000028290297c40_0 .net "address", 31 0, v0000028290297100_0;  alias, 1 drivers
v0000028290296d40_0 .net "clock", 0 0, L_0000028290346120;  1 drivers
v00000282902971a0_0 .net "data", 31 0, L_0000028290346740;  alias, 1 drivers
v0000028290296de0_0 .var/i "i", 31 0;
v0000028290296e80_0 .var "q", 31 0;
v0000028290296f20_0 .net "rden", 0 0, v0000028290268620_0;  alias, 1 drivers
v0000028290297560_0 .net "wren", 0 0, v00000282902675e0_0;  alias, 1 drivers
E_0000028290252910 .event posedge, v0000028290296d40_0;
S_0000028290341c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000002829025f570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000028290253750 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000028290297240_0 .net "PCin", 31 0, L_000002829038fab0;  alias, 1 drivers
v00000282902972e0_0 .var "PCout", 31 0;
v00000282902976a0_0 .net "clk", 0 0, L_0000028290346350;  alias, 1 drivers
v0000028290297880_0 .net "rst", 0 0, v000002829029d450_0;  alias, 1 drivers
    .scope S_00000282901eed90;
T_0 ;
    %wait E_0000028290253250;
    %load/vec4 v0000028290296b60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028290297d80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000028290296ac0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000028290296980_0;
    %load/vec4 v00000282902968e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000028290296ac0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000028290296980_0;
    %load/vec4 v00000282902968e0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000028290296ac0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000028290296ac0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000028290296ac0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000028290297060_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000028290297d80_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000028290341c20;
T_1 ;
    %wait E_0000028290256550;
    %load/vec4 v0000028290297880_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000282902972e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000028290297240_0;
    %assign/vec4 v00000282902972e0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000028290270d10;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028290266960_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000028290266960_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000028290266960_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028290267900, 0, 4;
    %load/vec4 v0000028290266960_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028290266960_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028290267900, 0, 4;
    %pushi/vec4 537067530, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028290267900, 0, 4;
    %pushi/vec4 807337984, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028290267900, 0, 4;
    %pushi/vec4 260128, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028290267900, 0, 4;
    %pushi/vec4 137248, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028290267900, 0, 4;
    %pushi/vec4 2035744, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028290267900, 0, 4;
    %pushi/vec4 2885812225, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028290267900, 0, 4;
    %pushi/vec4 2885877762, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028290267900, 0, 4;
    %pushi/vec4 537133071, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028290267900, 0, 4;
    %pushi/vec4 537198612, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028290267900, 0, 4;
    %pushi/vec4 8726560, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028290267900, 0, 4;
    %pushi/vec4 10756130, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028290267900, 0, 4;
    %pushi/vec4 10758178, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028290267900, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028290267900, 0, 4;
    %pushi/vec4 2886008836, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028290267900, 0, 4;
    %pushi/vec4 537264153, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028290267900, 0, 4;
    %pushi/vec4 537329694, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028290267900, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028290267900, 0, 4;
    %pushi/vec4 13056038, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028290267900, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028290267900, 0, 4;
    %pushi/vec4 2886074373, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028290267900, 0, 4;
    %pushi/vec4 2886139910, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028290267900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028290267900, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028290267900, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028290267900, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028290267900, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028290267900, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000028290270b80;
T_3 ;
    %wait E_0000028290256250;
    %load/vec4 v00000282902677c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000282902684e0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000028290267540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028290268080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028290268300_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000282902675e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000282902683a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028290268620_0, 0;
    %assign/vec4 v0000028290267680_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000282902684e0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000028290267540_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000028290268080_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000028290268300_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000282902675e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000282902683a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000028290268620_0, 0, 1;
    %store/vec4 v0000028290267680_0, 0, 1;
    %load/vec4 v0000028290267720_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000282902684e0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028290267680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028290268300_0, 0;
    %load/vec4 v0000028290268440_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028290267540_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028290267540_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000028290267540_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000028290267540_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000028290267540_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000028290267540_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000028290267540_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000028290267540_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000028290267540_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000028290267540_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028290268080_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000028290267540_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028290268080_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000028290267540_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028290267540_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028290268300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028290267680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028290268080_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028290268300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028290267680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028290268080_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000028290267540_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028290268300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028290268080_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000028290267540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028290268300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028290268080_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000028290267540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028290268300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028290268080_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000028290267540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028290268300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028290268080_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028290268620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028290268300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028290268080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000282902683a0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000282902675e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028290268080_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000028290267540_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000028290267540_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000028290206550;
T_4 ;
    %wait E_0000028290256550;
    %fork t_1, S_00000282902066e0;
    %jmp t_0;
    .scope S_00000282902066e0;
t_1 ;
    %load/vec4 v0000028290297ba0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028290266a00_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000028290266a00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000028290266a00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028290297e20, 0, 4;
    %load/vec4 v0000028290266a00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028290266a00_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000028290296160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000282902965c0_0;
    %load/vec4 v0000028290296020_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028290297e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028290297e20, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000028290206550;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000028290206550;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028290296ca0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000028290296ca0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000028290296ca0_0;
    %ix/getv/s 4, v0000028290296ca0_0;
    %load/vec4a v0000028290297e20, 4;
    %ix/getv/s 4, v0000028290296ca0_0;
    %load/vec4a v0000028290297e20, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000028290296ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028290296ca0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000028290204c00;
T_6 ;
    %wait E_0000028290252b50;
    %load/vec4 v0000028290296a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000028290297100_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000282902979c0_0;
    %load/vec4 v00000282902977e0_0;
    %add;
    %assign/vec4 v0000028290297100_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000282902979c0_0;
    %load/vec4 v00000282902977e0_0;
    %sub;
    %assign/vec4 v0000028290297100_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000282902979c0_0;
    %load/vec4 v00000282902977e0_0;
    %and;
    %assign/vec4 v0000028290297100_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000282902979c0_0;
    %load/vec4 v00000282902977e0_0;
    %or;
    %assign/vec4 v0000028290297100_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000282902979c0_0;
    %load/vec4 v00000282902977e0_0;
    %xor;
    %assign/vec4 v0000028290297100_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000282902979c0_0;
    %load/vec4 v00000282902977e0_0;
    %or;
    %inv;
    %assign/vec4 v0000028290297100_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000282902979c0_0;
    %load/vec4 v00000282902977e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000028290297100_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000282902977e0_0;
    %load/vec4 v00000282902979c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000028290297100_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000282902979c0_0;
    %ix/getv 4, v00000282902977e0_0;
    %shiftl 4;
    %assign/vec4 v0000028290297100_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000282902979c0_0;
    %ix/getv 4, v00000282902977e0_0;
    %shiftr 4;
    %assign/vec4 v0000028290297100_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000282901eef20;
T_7 ;
    %wait E_0000028290252910;
    %load/vec4 v0000028290296f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000028290297c40_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000282902974c0, 4;
    %assign/vec4 v0000028290296e80_0, 0;
T_7.0 ;
    %load/vec4 v0000028290297560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000282902971a0_0;
    %ix/getv 3, v0000028290297c40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000282902974c0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000282901eef20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028290296de0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000028290296de0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000028290296de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000282902974c0, 0, 4;
    %load/vec4 v0000028290296de0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028290296de0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_00000282901eef20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028290296de0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000028290296de0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000028290296de0_0;
    %load/vec4a v00000282902974c0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000028290296de0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000028290296de0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028290296de0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002829025f570;
T_10 ;
    %wait E_0000028290256550;
    %load/vec4 v000002829029c2d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002829029d770_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002829029d770_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002829029d770_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002829025f250;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002829029c370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002829029d450_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002829025f250;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002829029c370_0;
    %inv;
    %assign/vec4 v000002829029c370_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002829025f250;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Swapping/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002829029d450_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002829029d450_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000002829029bfb0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
