

================================================================
== Vitis HLS Report for 'aggregate_coef'
================================================================
* Date:           Mon Nov 17 18:41:29 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.978 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   192009|   192009|  0.960 ms|  0.960 ms|  192009|  192009|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_163_1  |   192006|   192006|        12|          5|          5|  38400|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 5, D = 12, States = { 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 14 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.40>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%agg_a0 = alloca i32 1" [gatebygate.cpp:160->gatebygate.cpp:214]   --->   Operation 16 'alloca' 'agg_a0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%agg_a1 = alloca i32 1" [gatebygate.cpp:161->gatebygate.cpp:214]   --->   Operation 17 'alloca' 'agg_a1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [gatebygate.cpp:163->gatebygate.cpp:214]   --->   Operation 18 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %a_strm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ch2_strm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %proof_strm, void @empty_26, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.40ns)   --->   "%p_read_1 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read1"   --->   Operation 22 'read' 'p_read_1' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (1.40ns)   --->   "%p_read_2 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read"   --->   Operation 23 'read' 'p_read_2' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln163 = store i16 0, i16 %i" [gatebygate.cpp:163->gatebygate.cpp:214]   --->   Operation 24 'store' 'store_ln163' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln161 = store i128 0, i128 %agg_a1" [gatebygate.cpp:161->gatebygate.cpp:214]   --->   Operation 25 'store' 'store_ln161' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln160 = store i128 0, i128 %agg_a0" [gatebygate.cpp:160->gatebygate.cpp:214]   --->   Operation 26 'store' 'store_ln160' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln163 = br void %for.inc.i" [gatebygate.cpp:163->gatebygate.cpp:214]   --->   Operation 27 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.17>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_15 = load i16 %i" [gatebygate.cpp:163->gatebygate.cpp:214]   --->   Operation 28 'load' 'i_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.78ns)   --->   "%icmp_ln163 = icmp_eq  i16 %i_15, i16 38400" [gatebygate.cpp:163->gatebygate.cpp:214]   --->   Operation 29 'icmp' 'icmp_ln163' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.78ns)   --->   "%i_16 = add i16 %i_15, i16 1" [gatebygate.cpp:163->gatebygate.cpp:214]   --->   Operation 30 'add' 'i_16' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %icmp_ln163, void %for.inc.split.i, void %_Z14aggregate_coefR7ap_uintILi128EES1_RN3hls6streamIS_ILi256EELi0EEERNS3_IS0_Li0EEES1_S1_S8_.1.1.exit" [gatebygate.cpp:163->gatebygate.cpp:214]   --->   Operation 31 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln163 = store i16 %i_16, i16 %i" [gatebygate.cpp:163->gatebygate.cpp:214]   --->   Operation 32 'store' 'store_ln163' <Predicate = (!icmp_ln163)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.04>
ST_3 : Operation 33 [1/1] ( I:1.42ns O:1.42ns )   --->   "%a = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %a_strm" [gatebygate.cpp:167->gatebygate.cpp:214]   --->   Operation 33 'read' 'a' <Predicate = (!icmp_ln163)> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_3 : Operation 34 [1/1] ( I:1.40ns O:1.40ns )   --->   "%ch2_strm_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %ch2_strm" [gatebygate.cpp:168->gatebygate.cpp:214]   --->   Operation 34 'read' 'ch2_strm_read' <Predicate = (!icmp_ln163)> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_3 : Operation 35 [1/1] (0.64ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %proof_strm, i128 %ch2_strm_read" [gatebygate.cpp:169->gatebygate.cpp:214]   --->   Operation 35 'write' 'write_ln169' <Predicate = (!icmp_ln163)> <Delay = 0.64> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.80> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%a0 = trunc i256 %a" [gatebygate.cpp:171->gatebygate.cpp:214]   --->   Operation 36 'trunc' 'a0' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%a1 = partselect i128 @_ssdm_op_PartSelect.i128.i256.i32, i256 %a, i32 128" [gatebygate.cpp:172->gatebygate.cpp:214]   --->   Operation 37 'partselect' 'a1' <Predicate = (!icmp_ln163)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.97>
ST_4 : Operation 38 [9/9] (3.97ns)   --->   "%ref_tmp2_i = call i128 @gf128_multiply, i128 %ch2_strm_read, i128 %a0" [gatebygate.cpp:177->gatebygate.cpp:214]   --->   Operation 38 'call' 'ref_tmp2_i' <Predicate = (!icmp_ln163)> <Delay = 3.97> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 4.97>
ST_5 : Operation 39 [8/9] (4.97ns)   --->   "%ref_tmp2_i = call i128 @gf128_multiply, i128 %ch2_strm_read, i128 %a0" [gatebygate.cpp:177->gatebygate.cpp:214]   --->   Operation 39 'call' 'ref_tmp2_i' <Predicate = (!icmp_ln163)> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 40 [9/9] (3.97ns)   --->   "%ref_tmp4_i = call i128 @gf128_multiply, i128 %ch2_strm_read, i128 %a1" [gatebygate.cpp:178->gatebygate.cpp:214]   --->   Operation 40 'call' 'ref_tmp4_i' <Predicate = (!icmp_ln163)> <Delay = 3.97> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 4.97>
ST_6 : Operation 41 [7/9] (4.97ns)   --->   "%ref_tmp2_i = call i128 @gf128_multiply, i128 %ch2_strm_read, i128 %a0" [gatebygate.cpp:177->gatebygate.cpp:214]   --->   Operation 41 'call' 'ref_tmp2_i' <Predicate = (!icmp_ln163)> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 42 [8/9] (4.97ns)   --->   "%ref_tmp4_i = call i128 @gf128_multiply, i128 %ch2_strm_read, i128 %a1" [gatebygate.cpp:178->gatebygate.cpp:214]   --->   Operation 42 'call' 'ref_tmp4_i' <Predicate = (!icmp_ln163)> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 4.97>
ST_7 : Operation 43 [6/9] (4.97ns)   --->   "%ref_tmp2_i = call i128 @gf128_multiply, i128 %ch2_strm_read, i128 %a0" [gatebygate.cpp:177->gatebygate.cpp:214]   --->   Operation 43 'call' 'ref_tmp2_i' <Predicate = (!icmp_ln163)> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 44 [7/9] (4.97ns)   --->   "%ref_tmp4_i = call i128 @gf128_multiply, i128 %ch2_strm_read, i128 %a1" [gatebygate.cpp:178->gatebygate.cpp:214]   --->   Operation 44 'call' 'ref_tmp4_i' <Predicate = (!icmp_ln163)> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 4.97>
ST_8 : Operation 45 [5/9] (4.97ns)   --->   "%ref_tmp2_i = call i128 @gf128_multiply, i128 %ch2_strm_read, i128 %a0" [gatebygate.cpp:177->gatebygate.cpp:214]   --->   Operation 45 'call' 'ref_tmp2_i' <Predicate = true> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 46 [6/9] (4.97ns)   --->   "%ref_tmp4_i = call i128 @gf128_multiply, i128 %ch2_strm_read, i128 %a1" [gatebygate.cpp:178->gatebygate.cpp:214]   --->   Operation 46 'call' 'ref_tmp4_i' <Predicate = true> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 4.97>
ST_9 : Operation 47 [4/9] (4.97ns)   --->   "%ref_tmp2_i = call i128 @gf128_multiply, i128 %ch2_strm_read, i128 %a0" [gatebygate.cpp:177->gatebygate.cpp:214]   --->   Operation 47 'call' 'ref_tmp2_i' <Predicate = true> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 48 [5/9] (4.97ns)   --->   "%ref_tmp4_i = call i128 @gf128_multiply, i128 %ch2_strm_read, i128 %a1" [gatebygate.cpp:178->gatebygate.cpp:214]   --->   Operation 48 'call' 'ref_tmp4_i' <Predicate = true> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 4.97>
ST_10 : Operation 49 [3/9] (4.97ns)   --->   "%ref_tmp2_i = call i128 @gf128_multiply, i128 %ch2_strm_read, i128 %a0" [gatebygate.cpp:177->gatebygate.cpp:214]   --->   Operation 49 'call' 'ref_tmp2_i' <Predicate = true> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 50 [4/9] (4.97ns)   --->   "%ref_tmp4_i = call i128 @gf128_multiply, i128 %ch2_strm_read, i128 %a1" [gatebygate.cpp:178->gatebygate.cpp:214]   --->   Operation 50 'call' 'ref_tmp4_i' <Predicate = true> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 4.97>
ST_11 : Operation 51 [2/9] (4.97ns)   --->   "%ref_tmp2_i = call i128 @gf128_multiply, i128 %ch2_strm_read, i128 %a0" [gatebygate.cpp:177->gatebygate.cpp:214]   --->   Operation 51 'call' 'ref_tmp2_i' <Predicate = true> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 52 [3/9] (4.97ns)   --->   "%ref_tmp4_i = call i128 @gf128_multiply, i128 %ch2_strm_read, i128 %a1" [gatebygate.cpp:178->gatebygate.cpp:214]   --->   Operation 52 'call' 'ref_tmp4_i' <Predicate = true> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 4.97>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "%agg_a0_load = load i128 %agg_a0" [gatebygate.cpp:177->gatebygate.cpp:214]   --->   Operation 53 'load' 'agg_a0_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 54 [1/9] (0.60ns)   --->   "%ref_tmp2_i = call i128 @gf128_multiply, i128 %ch2_strm_read, i128 %a0" [gatebygate.cpp:177->gatebygate.cpp:214]   --->   Operation 54 'call' 'ref_tmp2_i' <Predicate = (!icmp_ln163)> <Delay = 0.60> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 55 [1/1] (0.30ns)   --->   "%agg_a0_1 = xor i128 %ref_tmp2_i, i128 %agg_a0_load" [gatebygate.cpp:177->gatebygate.cpp:214]   --->   Operation 55 'xor' 'agg_a0_1' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 56 [2/9] (4.97ns)   --->   "%ref_tmp4_i = call i128 @gf128_multiply, i128 %ch2_strm_read, i128 %a1" [gatebygate.cpp:178->gatebygate.cpp:214]   --->   Operation 56 'call' 'ref_tmp4_i' <Predicate = (!icmp_ln163)> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln160 = store i128 %agg_a0_1, i128 %agg_a0" [gatebygate.cpp:160->gatebygate.cpp:214]   --->   Operation 57 'store' 'store_ln160' <Predicate = true> <Delay = 0.38>

State 13 <SV = 12> <Delay = 1.28>
ST_13 : Operation 58 [1/1] (0.00ns)   --->   "%agg_a1_load = load i128 %agg_a1" [gatebygate.cpp:178->gatebygate.cpp:214]   --->   Operation 58 'load' 'agg_a1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln164 = specpipeline void @_ssdm_op_SpecPipeline, i32 5, i32 0, i32 0, i32 0, void @empty_34" [gatebygate.cpp:164->gatebygate.cpp:214]   --->   Operation 59 'specpipeline' 'specpipeline_ln164' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln160 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 38400, i64 38400, i64 38400" [gatebygate.cpp:160->gatebygate.cpp:214]   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln160' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln163 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [gatebygate.cpp:163->gatebygate.cpp:214]   --->   Operation 61 'specloopname' 'specloopname_ln163' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 62 [1/9] (0.60ns)   --->   "%ref_tmp4_i = call i128 @gf128_multiply, i128 %ch2_strm_read, i128 %a1" [gatebygate.cpp:178->gatebygate.cpp:214]   --->   Operation 62 'call' 'ref_tmp4_i' <Predicate = true> <Delay = 0.60> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 63 [1/1] (0.30ns)   --->   "%agg_a1_1 = xor i128 %ref_tmp4_i, i128 %agg_a1_load" [gatebygate.cpp:178->gatebygate.cpp:214]   --->   Operation 63 'xor' 'agg_a1_1' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln161 = store i128 %agg_a1_1, i128 %agg_a1" [gatebygate.cpp:161->gatebygate.cpp:214]   --->   Operation 64 'store' 'store_ln161' <Predicate = true> <Delay = 0.38>
ST_13 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln163 = br void %for.inc.i" [gatebygate.cpp:163->gatebygate.cpp:214]   --->   Operation 65 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>

State 14 <SV = 2> <Delay = 0.30>
ST_14 : Operation 66 [1/1] (0.00ns)   --->   "%agg_a0_load_1 = load i128 %agg_a0" [gatebygate.cpp:182->gatebygate.cpp:214]   --->   Operation 66 'load' 'agg_a0_load_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 67 [1/1] (0.00ns)   --->   "%agg_a1_load_1 = load i128 %agg_a1" [gatebygate.cpp:183->gatebygate.cpp:214]   --->   Operation 67 'load' 'agg_a1_load_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 68 [1/1] (0.30ns)   --->   "%xor_ln182 = xor i128 %agg_a0_load_1, i128 %p_read_1" [gatebygate.cpp:182->gatebygate.cpp:214]   --->   Operation 68 'xor' 'xor_ln182' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 69 [1/1] (0.00ns)   --->   "%write_ln182 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %a0_tilde, i128 %xor_ln182" [gatebygate.cpp:182->gatebygate.cpp:214]   --->   Operation 69 'write' 'write_ln182' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 70 [1/1] (0.30ns)   --->   "%xor_ln183 = xor i128 %agg_a1_load_1, i128 %p_read_2" [gatebygate.cpp:183->gatebygate.cpp:214]   --->   Operation 70 'xor' 'xor_ln183' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln183 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %a1_tilde, i128 %xor_ln183" [gatebygate.cpp:183->gatebygate.cpp:214]   --->   Operation 71 'write' 'write_ln183' <Predicate = true> <Delay = 0.00>

State 15 <SV = 3> <Delay = 0.38>
ST_15 : Operation 72 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.38>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.000ns.

 <State 1>: 1.405ns
The critical path consists of the following:
	wire read operation ('p_read_1') on port 'p_read1' [14]  (1.405 ns)

 <State 2>: 1.172ns
The critical path consists of the following:
	'load' operation 16 bit ('i', gatebygate.cpp:163->gatebygate.cpp:214) on local variable 'i', gatebygate.cpp:163->gatebygate.cpp:214 [21]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln163', gatebygate.cpp:163->gatebygate.cpp:214) [22]  (0.785 ns)
	'store' operation 0 bit ('store_ln163', gatebygate.cpp:163->gatebygate.cpp:214) of variable 'i', gatebygate.cpp:163->gatebygate.cpp:214 on local variable 'i', gatebygate.cpp:163->gatebygate.cpp:214 [40]  (0.387 ns)

 <State 3>: 2.045ns
The critical path consists of the following:
	fifo read operation ('ch2_strm_read', gatebygate.cpp:168->gatebygate.cpp:214) on port 'ch2_strm' (gatebygate.cpp:168->gatebygate.cpp:214) [32]  (1.405 ns)
	axis write operation ('write_ln169', gatebygate.cpp:169->gatebygate.cpp:214) on port 'proof_strm' (gatebygate.cpp:169->gatebygate.cpp:214) [33]  (0.640 ns)

 <State 4>: 3.975ns
The critical path consists of the following:
	'call' operation 128 bit ('ref_tmp2_i', gatebygate.cpp:177->gatebygate.cpp:214) to 'gf128_multiply' [36]  (3.975 ns)

 <State 5>: 4.978ns
The critical path consists of the following:
	'call' operation 128 bit ('ref_tmp2_i', gatebygate.cpp:177->gatebygate.cpp:214) to 'gf128_multiply' [36]  (4.978 ns)

 <State 6>: 4.978ns
The critical path consists of the following:
	'call' operation 128 bit ('ref_tmp2_i', gatebygate.cpp:177->gatebygate.cpp:214) to 'gf128_multiply' [36]  (4.978 ns)

 <State 7>: 4.978ns
The critical path consists of the following:
	'call' operation 128 bit ('ref_tmp2_i', gatebygate.cpp:177->gatebygate.cpp:214) to 'gf128_multiply' [36]  (4.978 ns)

 <State 8>: 4.978ns
The critical path consists of the following:
	'call' operation 128 bit ('ref_tmp2_i', gatebygate.cpp:177->gatebygate.cpp:214) to 'gf128_multiply' [36]  (4.978 ns)

 <State 9>: 4.978ns
The critical path consists of the following:
	'call' operation 128 bit ('ref_tmp2_i', gatebygate.cpp:177->gatebygate.cpp:214) to 'gf128_multiply' [36]  (4.978 ns)

 <State 10>: 4.978ns
The critical path consists of the following:
	'call' operation 128 bit ('ref_tmp2_i', gatebygate.cpp:177->gatebygate.cpp:214) to 'gf128_multiply' [36]  (4.978 ns)

 <State 11>: 4.978ns
The critical path consists of the following:
	'call' operation 128 bit ('ref_tmp2_i', gatebygate.cpp:177->gatebygate.cpp:214) to 'gf128_multiply' [36]  (4.978 ns)

 <State 12>: 4.978ns
The critical path consists of the following:
	'call' operation 128 bit ('ref_tmp4_i', gatebygate.cpp:178->gatebygate.cpp:214) to 'gf128_multiply' [38]  (4.978 ns)

 <State 13>: 1.287ns
The critical path consists of the following:
	'call' operation 128 bit ('ref_tmp4_i', gatebygate.cpp:178->gatebygate.cpp:214) to 'gf128_multiply' [38]  (0.600 ns)
	'xor' operation 128 bit ('agg_a1', gatebygate.cpp:178->gatebygate.cpp:214) [39]  (0.300 ns)
	'store' operation 0 bit ('store_ln161', gatebygate.cpp:161->gatebygate.cpp:214) of variable 'agg_a1', gatebygate.cpp:178->gatebygate.cpp:214 on local variable 'agg_a1', gatebygate.cpp:161->gatebygate.cpp:214 [41]  (0.387 ns)

 <State 14>: 0.300ns
The critical path consists of the following:
	'load' operation 128 bit ('agg_a0_load_1', gatebygate.cpp:182->gatebygate.cpp:214) on local variable 'agg_a0', gatebygate.cpp:160->gatebygate.cpp:214 [45]  (0.000 ns)
	'xor' operation 128 bit ('xor_ln182', gatebygate.cpp:182->gatebygate.cpp:214) [47]  (0.300 ns)

 <State 15>: 0.387ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
