SIM = icarus
TOPLEVEL_LANG = verilog
VERILOG_SOURCES += $(PWD)/cpu.v $(PWD)/bram.v $(PWD)/sram.v $(PWD)/alu.v $(PWD)/barrel_shifter.v

include $(shell cocotb-config --makefiles)/Makefile.sim