The recommended URLs for developping a RISC-V core.

1. https://github.com/pcotret
	**RISC-V notes**: https://github.com/pcotret/riscv-notes
	**Functional verification (UVM based) for RISC-V cores**: https://github.com/pcotret/riscv-notes
	**RISC-V tool (ISA simulator and tests**: https://github.com/pcotret/riscv-tools
	**Python-based RISC-V instruction decoder (including well-summarised ISA tables and related illustration)**: https://github.com/pcotret/riscv-decoder
	**Yosys synthesys script**: https://github.com/tilk/riscv-simple-sv/tree/master/synth
