$WAVE
$SIGNAL 1 clk -1 0 IN 900000
$BUS 2 2 data_in_1 -1 0 IN 900000
$SIGNAL 3 "(1)" 2 0 IN 900000
$SIGNAL 4 "(0)" 2 1 IN 900000
$BUS 5 2 data_in_2 -1 0 IN 900000
$SIGNAL 6 "(1)" 5 0 IN 900000
$SIGNAL 7 "(0)" 5 1 IN 900000
$BUS 8 2 data_out_1 -1 0 INOUT 900000
$SIGNAL 9 "(1)" 8 0 INOUT 900000
$SIGNAL 10 "(0)" 8 1 INOUT 900000
$BUS 11 2 data_out_2 -1 0 INOUT 900000
$SIGNAL 12 "(1)" 11 0 INOUT 900000
$SIGNAL 13 "(0)" 11 1 INOUT 900000
$SIGNAL 14 write_enable_1 -1 0 IN 900000
$SIGNAL 15 read_enable_1 -1 0 IN 900000
$SIGNAL 16 write_enable_2 -1 0 IN 900000
$SIGNAL 17 read_enable_2 -1 0 IN 900000
$SIGNAL 18 reset -1 0 IN 900000
$BUS 19 2 dataextern_in -1 0 IN 800000
$SIGNAL 20 "(1)" 19 0 IN 800000
$SIGNAL 21 "(0)" 19 1 IN 800000
$BUS 22 2 dataextern_out -1 0 INOUT 800000
$SIGNAL 23 "(1)" 22 0 INOUT 800000
$SIGNAL 24 "(0)" 22 1 INOUT 800000
$SIGNAL 25 extern -1 0 IN 800000
$EVENTS
I 0 "e#9#std_logicc9 UX01ZWLH-"
S 1 0
I 1 "a#28#std_logic_vector(1 downto 0)1 ricd1 0 e#9#std_logicc9 UX01ZWLH-"
S 2 1
S 3 0
S 4 0
S 5 1
S 6 0
S 7 0
S 8 1
S 9 0
S 10 0
S 11 1
S 12 0
S 13 0
S 14 0
S 15 0
S 16 0
S 17 0
S 18 0
S 19 1
S 20 0
S 21 0
S 22 1
S 23 0
S 24 0
S 25 0
1 U
3 U
4 U
6 U
7 U
9 U
10 U
12 U
13 U
14 U
15 U
16 U
17 U
18 U
25 U
D 1
13 Z
10 Z
9 Z
12 Z
T 100000
1 0
3 U
4 U
6 U
7 U
9 Z
10 Z
12 Z
13 Z
14 U
15 U
16 U
17 U
18 U
20 0
21 0
23 Z
24 Z
25 0
D 1
25 0
20 0
21 0
1 0
T 50000
1 1
T 50000
1 0
D 2
25 1
T 15000
24 0
23 0
T 35000
1 1
T 50000
1 0
D 2
25 0
T 15000
24 Z
23 Z
T 35000
1 1
T 50000
1 0
D 2
20 1
T 50000
1 1
T 50000
1 0
D 2
25 1
T 15000
24 0
23 1
T 35000
1 1
T 50000
1 0
D 2
21 1
T 15000
D 2
24 1
T 35000
1 1
T 50000
1 0
D 2
25 0
T 15000
24 Z
23 Z
T 35000
1 1
T 50000
1 0
3 U
4 U
6 U
7 U
9 Z
10 Z
12 Z
13 Z
14 U
15 U
16 U
17 U
18 U
1 0
3 U
4 U
6 U
7 U
9 Z
10 Z
12 Z
13 Z
14 U
15 U
16 U
17 U
18 U
1 0
D 2
17 1
18 0
T 15000
13 0
12 0
T 35000
1 1
$ENDWAVE
