
---------- Begin Simulation Statistics ----------
final_tick                                 6056269000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 204366                       # Simulator instruction rate (inst/s)
host_mem_usage                                 863368                       # Number of bytes of host memory used
host_op_rate                                   231725                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    48.93                       # Real time elapsed on the host
host_tick_rate                              123769168                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      11338771                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006056                       # Number of seconds simulated
sim_ticks                                  6056269000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.892478                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  916033                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               917019                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               952                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1793480                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30303                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           30585                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              282                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2232446                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  109445                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           78                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4685211                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4442490                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               695                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2221351                       # Number of branches committed
system.cpu.commit.bw_lim_events                456469                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           12142                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           44665                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10006066                       # Number of instructions committed
system.cpu.commit.committedOps               11344837                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     11487482                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.987583                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.995448                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      7794397     67.85%     67.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1448892     12.61%     80.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       675658      5.88%     86.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       381012      3.32%     89.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       307824      2.68%     92.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       129841      1.13%     93.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       184383      1.61%     95.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       109006      0.95%     96.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       456469      3.97%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     11487482                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               109017                       # Number of function calls committed.
system.cpu.commit.int_insts                   9861989                       # Number of committed integer instructions.
system.cpu.commit.loads                       1710889                       # Number of loads committed
system.cpu.commit.membars                       12120                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         8314      0.07%      0.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7690808     67.79%     67.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           60460      0.53%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd           18890      0.17%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           18886      0.17%     68.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp           16638      0.15%     68.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     68.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          22677      0.20%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1710889     15.08%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1797272     15.84%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11344837                       # Class of committed instruction
system.cpu.commit.refs                        3508161                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    198825                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      11338771                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.211254                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.211254                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               3098962                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   260                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               914965                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               11403103                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  6157660                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2186338                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1371                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   925                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 49348                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2232446                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1486642                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       4822222                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   761                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10079983                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    3256                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.184309                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            6669797                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1055781                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.832194                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           11493679                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.994547                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.306472                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  9232889     80.33%     80.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   231296      2.01%     82.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   210492      1.83%     84.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   291374      2.54%     86.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   370006      3.22%     89.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   205481      1.79%     91.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    61189      0.53%     92.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    97573      0.85%     93.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   793379      6.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             11493679                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          618860                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  804                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2225071                       # Number of branches executed
system.cpu.iew.exec_nop                          6096                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.951464                       # Inst execution rate
system.cpu.iew.exec_refs                      3671298                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1813196                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    5107                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1716929                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              12173                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               371                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1814915                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11394915                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1858102                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               938                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11524641                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     12                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 91767                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1371                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 91626                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         13232                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            84639                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        90728                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         6039                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        17642                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             63                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          682                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            122                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  10362050                       # num instructions consuming a value
system.cpu.iew.wb_count                      11378315                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.527739                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5468455                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.939383                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11381689                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13111277                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7579319                       # number of integer regfile writes
system.cpu.ipc                               0.825591                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.825591                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              8328      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7707791     66.88%     66.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                60466      0.52%     67.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     67.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     67.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     67.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     67.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     67.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                18933      0.16%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                18930      0.16%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                16666      0.14%     67.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     67.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               22722      0.20%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1858316     16.12%     84.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1813430     15.73%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11525585                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      211089                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.018315                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   18806      8.91%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      8.91% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  56327     26.68%     35.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                135952     64.41%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11513345                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           34333554                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11179256                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11238803                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11376646                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11525585                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               12173                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           50035                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               120                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             31                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        17729                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      11493679                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.002776                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.759766                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7640496     66.48%     66.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1012684      8.81%     75.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              836118      7.27%     82.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              673846      5.86%     88.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              516440      4.49%     92.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              364760      3.17%     96.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              283195      2.46%     98.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               98723      0.86%     99.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               67417      0.59%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        11493679                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.951542                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 215001                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             422498                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       199059                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            200113                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             49612                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            36326                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1716929                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1814915                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7811887                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  48481                       # number of misc regfile writes
system.cpu.numCycles                         12112539                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   72031                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              12114552                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     98                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  6171298                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     12                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     5                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              18390385                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11397999                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12155320                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2227664                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 815025                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1371                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                852245                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    40741                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         12980918                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles        2169070                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              36803                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    198006                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts          12174                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           242099                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     22412455                       # The number of ROB reads
system.cpu.rob.rob_writes                    22785222                       # The number of ROB writes
system.cpu.timesIdled                          173817                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   241453                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   99973                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    21                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5631                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         44282                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       268487                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          250                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       538235                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            250                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               6241                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5295                       # Transaction distribution
system.membus.trans_dist::CleanEvict              336                       # Transaction distribution
system.membus.trans_dist::ReadExReq             32395                       # Transaction distribution
system.membus.trans_dist::ReadExResp            32395                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6241                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            15                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        82918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  82918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2811584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2811584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38651                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   38651    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               38651                       # Request fanout histogram
system.membus.reqLayer0.occupancy            73664500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          199439750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6056269000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            237323                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        42323                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       230145                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1900                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            32410                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           32410                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        230382                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6941                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           15                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           15                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       690909                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       117074                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                807983                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     29473728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4888256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               34361984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            5881                       # Total snoops (count)
system.tol2bus.snoopTraffic                    338880                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           275629                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000911                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030163                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 275378     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    251      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             275629                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          536290500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          59034000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         345573000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6056269000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               229860                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1237                       # number of demand (read+write) hits
system.l2.demand_hits::total                   231097                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              229860                       # number of overall hits
system.l2.overall_hits::.cpu.data                1237                       # number of overall hits
system.l2.overall_hits::total                  231097                       # number of overall hits
system.l2.demand_misses::.cpu.inst                522                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              38114                       # number of demand (read+write) misses
system.l2.demand_misses::total                  38636                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               522                       # number of overall misses
system.l2.overall_misses::.cpu.data             38114                       # number of overall misses
system.l2.overall_misses::total                 38636                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     41013000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3053373500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3094386500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     41013000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3053373500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3094386500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           230382                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            39351                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               269733                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          230382                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           39351                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              269733                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.002266                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.968565                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.143238                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.002266                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.968565                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.143238                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78568.965517                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80111.599412                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80090.757325                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78568.965517                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80111.599412                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80090.757325                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                5295                       # number of writebacks
system.l2.writebacks::total                      5295                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           522                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         38114                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             38636                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          522                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        38114                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            38636                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35793000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2672233500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2708026500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35793000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2672233500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2708026500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.002266                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.968565                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.143238                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.002266                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.968565                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.143238                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68568.965517                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70111.599412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70090.757325                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68568.965517                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70111.599412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70090.757325                       # average overall mshr miss latency
system.l2.replacements                           5881                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        37028                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            37028                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        37028                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        37028                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       230144                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           230144                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       230144                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       230144                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    15                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           32395                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               32395                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2552377500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2552377500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         32410                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             32410                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999537                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999537                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78789.242167                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78789.242167                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        32395                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          32395                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2228427500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2228427500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999537                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999537                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68789.242167                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68789.242167                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         229860                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             229860                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          522                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              522                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     41013000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     41013000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       230382                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         230382                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.002266                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002266                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78568.965517                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78568.965517                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          522                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          522                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35793000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35793000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.002266                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002266                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68568.965517                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68568.965517                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1222                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1222                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         5719                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5719                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    500996000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    500996000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         6941                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6941                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.823945                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.823945                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87602.028327                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87602.028327                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         5719                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5719                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    443806000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    443806000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.823945                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.823945                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77602.028327                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77602.028327                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              15                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       285500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       285500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19033.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19033.333333                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6056269000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 19218.815744                       # Cycle average of tags in use
system.l2.tags.total_refs                      538219                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     38649                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.925820                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.860455                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       420.247167                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     18787.708122                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000331                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.012825                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.573355                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.586512                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          544                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5475                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        26693                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4344521                       # Number of tag accesses
system.l2.tags.data_accesses                  4344521                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6056269000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          33408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2439296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2472704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       338880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          338880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             522                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           38114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               38636                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5295                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5295                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           5516268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         402772070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             408288337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      5516268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5516268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       55955242                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             55955242                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       55955242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          5516268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        402772070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            464243580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5295.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       522.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     38114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001305875750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          315                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          315                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               82822                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4958                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       38636                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5295                       # Number of write requests accepted
system.mem_ctrls.readBursts                     38636                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5295                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              386                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.47                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       6.37                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    365480750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  193180000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1089905750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9459.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28209.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    34798                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4716                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 38636                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5295                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   17398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4387                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    640.350125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   498.016708                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   350.161088                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          253      5.77%      5.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          540     12.31%     18.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          557     12.70%     30.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          267      6.09%     36.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          357      8.14%     45.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          297      6.77%     51.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          526     11.99%     63.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          144      3.28%     67.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1446     32.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4387                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          315                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     122.628571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.381437                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1770.224330                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          313     99.37%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.32%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.32%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           315                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          315                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.723810                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.693733                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.020446                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              206     65.40%     65.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.63%     66.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               96     30.48%     96.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      3.17%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.32%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           315                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2472704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  337152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2472704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               338880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       408.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        55.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    408.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     55.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6055522500                       # Total gap between requests
system.mem_ctrls.avgGap                     137841.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2439296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       337152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 5516267.523784032091                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 402772069.734683156013                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 55669918.228533111513                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          522                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        38114                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5295                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14312500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1075593250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  36612094250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27418.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28220.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6914465.39                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             16100700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              8557725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           138501720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           14522040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     477575280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1704341610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        890372640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3249971715                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        536.629353                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2299363750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    202020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3554885250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             15243900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              8090940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           137359320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           12976920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     477575280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1595605560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        981939840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3228791760                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        533.132158                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2538244000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    202020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3316005000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6056269000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1256036                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1256036                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1256036                       # number of overall hits
system.cpu.icache.overall_hits::total         1256036                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       230606                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         230606                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       230606                       # number of overall misses
system.cpu.icache.overall_misses::total        230606                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   3159519499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3159519499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   3159519499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3159519499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1486642                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1486642                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1486642                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1486642                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.155119                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.155119                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.155119                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.155119                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13700.942296                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13700.942296                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13700.942296                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13700.942296                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          567                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    70.875000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       230145                       # number of writebacks
system.cpu.icache.writebacks::total            230145                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          224                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          224                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          224                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          224                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       230382                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       230382                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       230382                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       230382                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2917815499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2917815499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2917815499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2917815499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.154968                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.154968                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.154968                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.154968                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12665.119232                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12665.119232                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12665.119232                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12665.119232                       # average overall mshr miss latency
system.cpu.icache.replacements                 230145                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1256036                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1256036                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       230606                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        230606                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   3159519499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3159519499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1486642                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1486642                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.155119                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.155119                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13700.942296                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13700.942296                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          224                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          224                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       230382                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       230382                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2917815499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2917815499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.154968                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.154968                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12665.119232                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12665.119232                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6056269000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           236.555269                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1486418                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            230382                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.451971                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   236.555269                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.924044                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.924044                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          237                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          213                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3203666                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3203666                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6056269000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6056269000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6056269000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6056269000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6056269000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3338176                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3338176                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3344250                       # number of overall hits
system.cpu.dcache.overall_hits::total         3344250                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        79945                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          79945                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        80694                       # number of overall misses
system.cpu.dcache.overall_misses::total         80694                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5797746677                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5797746677                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5797746677                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5797746677                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3418121                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3418121                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3424944                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3424944                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.023389                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.023389                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.023561                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.023561                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72521.692126                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72521.692126                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71848.547315                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71848.547315                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       960255                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             13240                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    72.526813                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        37028                       # number of writebacks
system.cpu.dcache.writebacks::total             37028                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        40582                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        40582                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        40582                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        40582                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        39363                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        39363                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        39365                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        39365                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3146248121                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3146248121                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3146433121                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3146433121                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011516                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011516                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011494                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011494                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 79929.073521                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79929.073521                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79929.712206                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79929.712206                       # average overall mshr miss latency
system.cpu.dcache.replacements                  38342                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1610278                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1610278                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        22687                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         22687                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1381469000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1381469000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1632965                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1632965                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013893                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013893                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60892.537577                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60892.537577                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        15691                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        15691                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         6996                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6996                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    531617500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    531617500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004284                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004284                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75988.779302                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75988.779302                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1727898                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1727898                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        57245                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        57245                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4415864182                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4415864182                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1785143                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1785143                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.032067                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032067                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77139.735907                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77139.735907                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        24891                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        24891                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        32354                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        32354                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2614230126                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2614230126                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018124                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018124                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80800.832231                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80800.832231                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         6074                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          6074                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          749                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          749                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         6823                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         6823                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.109776                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.109776                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000293                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000293                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       413495                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       413495                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31807.307692                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31807.307692                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       400495                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       400495                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30807.307692                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30807.307692                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        12137                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        12137                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       158500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       158500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        12139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        12139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000165                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000165                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        79250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        79250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000082                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000082                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        12120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        12120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        12120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        12120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6056269000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1009.280828                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3407873                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             39366                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             86.568943                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1009.280828                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985626                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985626                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          538                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          388                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6937772                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6937772                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6056269000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   6056269000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
