{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1494545761663 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494545761670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 11 18:36:01 2017 " "Processing started: Thu May 11 18:36:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494545761670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494545761670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testMain -c testMain " "Command: quartus_map --read_settings_files=on --write_settings_files=off testMain -c testMain" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494545761670 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1494545762183 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "5 " "Parallel compilation is enabled and will use up to 5 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1494545762184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/frost/documents/github/vhdl/test_project/test_project.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/frost/documents/github/vhdl/test_project/test_project.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult4x4-behavel " "Found design unit 1: mult4x4-behavel" {  } { { "../Test_Project/test_project.vhd" "" { Text "C:/Users/Frost/Documents/GitHub/VHDL/Test_Project/test_project.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494545775632 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult4x4 " "Found entity 1: mult4x4" {  } { { "../Test_Project/test_project.vhd" "" { Text "C:/Users/Frost/Documents/GitHub/VHDL/Test_Project/test_project.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494545775632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494545775632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmain.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testmain.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testMain-main " "Found design unit 1: testMain-main" {  } { { "testMain.vhd" "" { Text "C:/Users/Frost/Documents/GitHub/VHDL/TestProjectMain/testMain.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494545775634 ""} { "Info" "ISGN_ENTITY_NAME" "1 testMain " "Found entity 1: testMain" {  } { { "testMain.vhd" "" { Text "C:/Users/Frost/Documents/GitHub/VHDL/TestProjectMain/testMain.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494545775634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494545775634 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "std_logic testMain.vhd(6) " "VHDL error at testMain.vhd(6): object \"std_logic\" is used but not declared" {  } { { "testMain.vhd" "" { Text "C:/Users/Frost/Documents/GitHub/VHDL/TestProjectMain/testMain.vhd" 6 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1494545775635 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "662 " "Peak virtual memory: 662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494545775809 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 11 18:36:15 2017 " "Processing ended: Thu May 11 18:36:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494545775809 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494545775809 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494545775809 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1494545775809 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1494545776476 ""}
