############################################################
## This file is generated automatically by Vitis HLS.
## Please DO NOT edit it.
## Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode ap_fifo "lab3_z2" inA_ar
set_directive_top -name lab3_z2 "lab3_z2"
