

================================================================
== Vitis HLS Report for 'convolution5_hls'
================================================================
* Date:           Fri Dec 13 16:50:29 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lenet_ip_gen
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   146266|   146266|  1.463 ms|  1.463 ms|  146267|  146267|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                                       |                                                                            |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                                        Instance                                       |                                   Module                                   |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505   |convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4   |     1207|     1207|  12.070 us|  12.070 us|  1207|  1207|       no|
        |grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516  |convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41  |     1207|     1207|  12.070 us|  12.070 us|  1207|  1207|       no|
        |grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527  |convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42  |     1207|     1207|  12.070 us|  12.070 us|  1207|  1207|       no|
        |grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538  |convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43  |     1207|     1207|  12.070 us|  12.070 us|  1207|  1207|       no|
        |grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549  |convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44  |     1207|     1207|  12.070 us|  12.070 us|  1207|  1207|       no|
        |grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560  |convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45  |     1207|     1207|  12.070 us|  12.070 us|  1207|  1207|       no|
        |grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571  |convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46  |     1207|     1207|  12.070 us|  12.070 us|  1207|  1207|       no|
        |grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582  |convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47  |     1207|     1207|  12.070 us|  12.070 us|  1207|  1207|       no|
        +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |   146265|   146265|      9751|          -|          -|    15|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    2011|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       16|     8|    5424|    5048|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|    1545|    -|
|Register         |        -|     -|    2274|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       16|     8|    7698|    8604|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        5|    ~0|       3|       7|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                        Instance                                       |                                   Module                                   | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |BIAS_m_axi_U                                                                           |BIAS_m_axi                                                                  |        4|   0|  830|  694|    0|
    |CTRL_BUS_s_axi_U                                                                       |CTRL_BUS_s_axi                                                              |        0|   0|   36|   40|    0|
    |INPUT_r_m_axi_U                                                                        |INPUT_r_m_axi                                                               |        4|   0|  830|  694|    0|
    |OUTPUT_r_m_axi_U                                                                       |OUTPUT_r_m_axi                                                              |        4|   0|  830|  694|    0|
    |WEIGHTS_m_axi_U                                                                        |WEIGHTS_m_axi                                                               |        4|   0|  830|  694|    0|
    |control_s_axi_U                                                                        |control_s_axi                                                               |        0|   0|  310|  552|    0|
    |grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505   |convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4   |        0|   0|  147|  139|    0|
    |grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516  |convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41  |        0|   0|  147|  139|    0|
    |grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527  |convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42  |        0|   0|  147|  139|    0|
    |grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538  |convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43  |        0|   0|  147|  139|    0|
    |grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549  |convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44  |        0|   0|  147|  139|    0|
    |grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560  |convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45  |        0|   0|  147|  139|    0|
    |grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571  |convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46  |        0|   0|  147|  139|    0|
    |grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582  |convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47  |        0|   0|  147|  139|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U57                                                     |fadd_32ns_32ns_32_4_full_dsp_1                                              |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U60                                                     |fadd_32ns_32ns_32_4_full_dsp_1                                              |        0|   2|  227|  214|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U59                                                      |fmul_32ns_32ns_32_3_max_dsp_1                                               |        0|   3|  128|  135|    0|
    |mul_7ns_12ns_18_1_1_U58                                                                |mul_7ns_12ns_18_1_1                                                         |        0|   1|    0|    5|    0|
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                                  |                                                                            |       16|   8| 5424| 5048|    0|
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln18_fu_726_p2      |         +|   0|  0|  14|           7|           4|
    |add_ln24_10_fu_1371_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln24_11_fu_1409_p2  |         +|   0|  0|  25|          18|          14|
    |add_ln24_12_fu_1418_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln24_13_fu_1433_p2  |         +|   0|  0|  25|          18|          14|
    |add_ln24_14_fu_1442_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln24_1_fu_747_p2    |         +|   0|  0|  25|          18|          11|
    |add_ln24_2_fu_756_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln24_3_fu_853_p2    |         +|   0|  0|  25|          18|          12|
    |add_ln24_4_fu_862_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln24_5_fu_1276_p2   |         +|   0|  0|  25|          18|          13|
    |add_ln24_6_fu_1285_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln24_7_fu_1315_p2   |         +|   0|  0|  25|          18|          13|
    |add_ln24_8_fu_1324_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln24_9_fu_1362_p2   |         +|   0|  0|  25|          18|          13|
    |add_ln24_fu_649_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln36_10_fu_1028_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln36_11_fu_1053_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln36_12_fu_1078_p2  |         +|   0|  0|  17|          10|           4|
    |add_ln36_13_fu_1087_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln36_14_fu_1112_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln36_15_fu_1146_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln36_16_fu_1171_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln36_17_fu_1205_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln36_18_fu_1230_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln36_1_fu_701_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln36_2_fu_780_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln36_3_fu_805_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln36_4_fu_880_p2    |         +|   0|  0|  17|          10|           3|
    |add_ln36_5_fu_890_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln36_6_fu_915_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln36_7_fu_959_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln36_8_fu_984_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln36_9_fu_1018_p2   |         +|   0|  0|  17|          10|           4|
    |add_ln36_fu_676_p2      |         +|   0|  0|  71|          64|          64|
    |icmp_ln18_fu_629_p2     |      icmp|   0|  0|  14|           7|           5|
    |ap_block_state13_io     |        or|   0|  0|   2|           1|           1|
    |ap_block_state24_io     |        or|   0|  0|   2|           1|           1|
    |ap_block_state37_io     |        or|   0|  0|   2|           1|           1|
    |ap_block_state47_io     |        or|   0|  0|   2|           1|           1|
    |or_ln36_1_fu_1009_p2    |        or|   0|  0|   9|           9|           4|
    |or_ln36_2_fu_950_p2     |        or|   0|  0|   9|           9|           4|
    |or_ln36_3_fu_1137_p2    |        or|   0|  0|   9|           9|           5|
    |or_ln36_4_fu_1196_p2    |        or|   0|  0|   9|           9|           5|
    |or_ln36_fu_771_p2       |        or|   0|  0|   9|           9|           3|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|2011|        1755|        1671|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |BIAS_ARADDR        |   49|          9|   64|        576|
    |BIAS_blk_n_AR      |    9|          2|    1|          2|
    |BIAS_blk_n_R       |    9|          2|    1|          2|
    |INPUT_r_ARADDR     |   54|         10|   64|        640|
    |INPUT_r_ARLEN      |   54|         10|   32|        320|
    |INPUT_r_ARVALID    |   54|         10|    1|         10|
    |INPUT_r_RREADY     |   49|          9|    1|          9|
    |INPUT_r_blk_n_AR   |    9|          2|    1|          2|
    |OUTPUT_r_AWADDR    |   49|          9|   64|        576|
    |OUTPUT_r_WDATA     |   49|          9|   32|        288|
    |OUTPUT_r_blk_n_AW  |    9|          2|    1|          2|
    |OUTPUT_r_blk_n_B   |    9|          2|    1|          2|
    |OUTPUT_r_blk_n_W   |    9|          2|    1|          2|
    |WEIGHTS_ARADDR     |   81|         17|   64|       1088|
    |WEIGHTS_ARLEN      |   54|         10|   32|        320|
    |WEIGHTS_ARVALID    |   54|         10|    1|         10|
    |WEIGHTS_RREADY     |   49|          9|    1|          9|
    |WEIGHTS_blk_n_AR   |    9|          2|    1|          2|
    |ap_NS_fsm          |  485|         97|    1|         97|
    |co_fu_158          |    9|          2|    7|         14|
    |grp_fu_1945_ce     |   49|          9|    1|          9|
    |grp_fu_1945_p0     |   49|          9|   32|        288|
    |grp_fu_1945_p1     |   49|          9|   32|        288|
    |grp_fu_1949_ce     |   49|          9|    1|          9|
    |grp_fu_1949_p0     |   49|          9|   32|        288|
    |grp_fu_1949_p1     |   49|          9|   32|        288|
    |grp_fu_593_p0      |   49|          9|   32|        288|
    |grp_fu_593_p1      |   49|          9|   32|        288|
    +-------------------+-----+-----------+-----+-----------+
    |Total              | 1545|        297|  565|       5717|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                Name                                                | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |BIAS_addr_1_read_reg_1799                                                                           |  32|   0|   32|          0|
    |BIAS_addr_1_reg_1686                                                                                |  64|   0|   64|          0|
    |BIAS_addr_2_read_reg_1812                                                                           |  32|   0|   32|          0|
    |BIAS_addr_2_reg_1717                                                                                |  64|   0|   64|          0|
    |BIAS_addr_3_read_reg_1817                                                                           |  32|   0|   32|          0|
    |BIAS_addr_3_reg_1734                                                                                |  64|   0|   64|          0|
    |BIAS_addr_4_read_reg_1830                                                                           |  32|   0|   32|          0|
    |BIAS_addr_4_reg_1751                                                                                |  64|   0|   64|          0|
    |BIAS_addr_5_read_reg_1835                                                                           |  32|   0|   32|          0|
    |BIAS_addr_5_reg_1763                                                                                |  64|   0|   64|          0|
    |BIAS_addr_6_read_reg_1840                                                                           |  32|   0|   32|          0|
    |BIAS_addr_6_reg_1775                                                                                |  64|   0|   64|          0|
    |BIAS_addr_7_read_reg_1851                                                                           |  32|   0|   32|          0|
    |BIAS_addr_7_reg_1787                                                                                |  64|   0|   64|          0|
    |BIAS_addr_read_reg_1670                                                                             |  32|   0|   32|          0|
    |BIAS_addr_reg_1653                                                                                  |  64|   0|   64|          0|
    |INPUT_r_addr_reg_1619                                                                               |  64|   0|   64|          0|
    |OUTPUT_r_addr_1_reg_1692                                                                            |  64|   0|   64|          0|
    |OUTPUT_r_addr_2_reg_1723                                                                            |  64|   0|   64|          0|
    |OUTPUT_r_addr_3_reg_1740                                                                            |  64|   0|   64|          0|
    |OUTPUT_r_addr_4_reg_1757                                                                            |  64|   0|   64|          0|
    |OUTPUT_r_addr_5_reg_1769                                                                            |  64|   0|   64|          0|
    |OUTPUT_r_addr_6_reg_1781                                                                            |  64|   0|   64|          0|
    |OUTPUT_r_addr_7_reg_1793                                                                            |  64|   0|   64|          0|
    |OUTPUT_r_addr_reg_1659                                                                              |  64|   0|   64|          0|
    |ap_CS_fsm                                                                                           |  96|   0|   96|          0|
    |bias_read_reg_1535                                                                                  |  64|   0|   64|          0|
    |co_fu_158                                                                                           |   7|   0|    7|          0|
    |grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_41_fu_516_ap_start_reg  |   1|   0|    1|          0|
    |grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_42_fu_527_ap_start_reg  |   1|   0|    1|          0|
    |grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_43_fu_538_ap_start_reg  |   1|   0|    1|          0|
    |grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_44_fu_549_ap_start_reg  |   1|   0|    1|          0|
    |grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_45_fu_560_ap_start_reg  |   1|   0|    1|          0|
    |grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_46_fu_571_ap_start_reg  |   1|   0|    1|          0|
    |grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_47_fu_582_ap_start_reg  |   1|   0|    1|          0|
    |grp_convolution5_hls_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_26_4_fu_505_ap_start_reg   |   1|   0|    1|          0|
    |mul_ln24_reg_1627                                                                                   |  18|   0|   18|          0|
    |or_ln36_reg_1681                                                                                    |   6|   0|    9|          3|
    |output_r_read_reg_1523                                                                              |  64|   0|   64|          0|
    |reg_597                                                                                             |  32|   0|   32|          0|
    |shl_ln_reg_1644                                                                                     |   7|   0|    9|          2|
    |trunc_ln24_1_reg_1638                                                                               |  62|   0|   62|          0|
    |trunc_ln24_2_reg_1675                                                                               |  62|   0|   62|          0|
    |trunc_ln24_3_reg_1711                                                                               |  62|   0|   62|          0|
    |trunc_ln24_4_reg_1845                                                                               |  62|   0|   62|          0|
    |trunc_ln24_5_reg_1861                                                                               |  62|   0|   62|          0|
    |trunc_ln24_6_reg_1880                                                                               |  62|   0|   62|          0|
    |trunc_ln24_7_reg_1899                                                                               |  62|   0|   62|          0|
    |trunc_ln24_8_reg_1905                                                                               |  62|   0|   62|          0|
    |trunc_ln_reg_1607                                                                                   |  62|   0|   62|          0|
    |weights_read_reg_1547                                                                               |  64|   0|   64|          0|
    |zext_ln36_4_reg_1746                                                                                |   6|   0|   10|          4|
    +----------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                               |2274|   0| 2283|          9|
    +----------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|s_axi_CTRL_BUS_AWVALID   |   in|    1|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_AWREADY   |  out|    1|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_AWADDR    |   in|    4|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WVALID    |   in|    1|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WREADY    |  out|    1|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WDATA     |   in|   32|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WSTRB     |   in|    4|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_ARVALID   |   in|    1|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_ARREADY   |  out|    1|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_ARADDR    |   in|    4|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RVALID    |  out|    1|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RREADY    |   in|    1|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RDATA     |  out|   32|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RRESP     |  out|    2|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_BVALID    |  out|    1|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_BREADY    |   in|    1|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_BRESP     |  out|    2|       s_axi|          CTRL_BUS|   return void|
|s_axi_control_AWVALID    |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_AWREADY    |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_AWADDR     |   in|    6|       s_axi|           control|        scalar|
|s_axi_control_WVALID     |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_WREADY     |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_WDATA      |   in|   32|       s_axi|           control|        scalar|
|s_axi_control_WSTRB      |   in|    4|       s_axi|           control|        scalar|
|s_axi_control_ARVALID    |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_ARREADY    |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_ARADDR     |   in|    6|       s_axi|           control|        scalar|
|s_axi_control_RVALID     |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_RREADY     |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_RDATA      |  out|   32|       s_axi|           control|        scalar|
|s_axi_control_RRESP      |  out|    2|       s_axi|           control|        scalar|
|s_axi_control_BVALID     |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_BREADY     |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_BRESP      |  out|    2|       s_axi|           control|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|  convolution5_hls|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|  convolution5_hls|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|  convolution5_hls|  return value|
|m_axi_INPUT_r_AWVALID    |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWREADY    |   in|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWADDR     |  out|   64|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWID       |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWLEN      |  out|    8|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWSIZE     |  out|    3|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWBURST    |  out|    2|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWLOCK     |  out|    2|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWCACHE    |  out|    4|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWPROT     |  out|    3|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWQOS      |  out|    4|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWREGION   |  out|    4|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWUSER     |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_WVALID     |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_WREADY     |   in|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_WDATA      |  out|   32|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_WSTRB      |  out|    4|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_WLAST      |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_WID        |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_WUSER      |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARVALID    |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARREADY    |   in|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARADDR     |  out|   64|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARID       |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARLEN      |  out|    8|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARSIZE     |  out|    3|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARBURST    |  out|    2|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARLOCK     |  out|    2|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARCACHE    |  out|    4|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARPROT     |  out|    3|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARQOS      |  out|    4|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARREGION   |  out|    4|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARUSER     |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_RVALID     |   in|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_RREADY     |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_RDATA      |   in|   32|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_RLAST      |   in|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_RID        |   in|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_RUSER      |   in|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_RRESP      |   in|    2|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_BVALID     |   in|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_BREADY     |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_BRESP      |   in|    2|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_BID        |   in|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_BUSER      |   in|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_WEIGHTS_AWVALID    |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWREADY    |   in|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWADDR     |  out|   64|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWID       |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWLEN      |  out|    8|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWSIZE     |  out|    3|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWBURST    |  out|    2|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWLOCK     |  out|    2|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWCACHE    |  out|    4|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWPROT     |  out|    3|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWQOS      |  out|    4|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWREGION   |  out|    4|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWUSER     |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_WVALID     |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_WREADY     |   in|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_WDATA      |  out|   32|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_WSTRB      |  out|    4|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_WLAST      |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_WID        |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_WUSER      |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARVALID    |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARREADY    |   in|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARADDR     |  out|   64|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARID       |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARLEN      |  out|    8|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARSIZE     |  out|    3|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARBURST    |  out|    2|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARLOCK     |  out|    2|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARCACHE    |  out|    4|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARPROT     |  out|    3|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARQOS      |  out|    4|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARREGION   |  out|    4|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARUSER     |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_RVALID     |   in|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_RREADY     |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_RDATA      |   in|   32|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_RLAST      |   in|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_RID        |   in|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_RUSER      |   in|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_RRESP      |   in|    2|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_BVALID     |   in|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_BREADY     |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_BRESP      |   in|    2|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_BID        |   in|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_BUSER      |   in|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_BIAS_AWVALID       |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWREADY       |   in|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWADDR        |  out|   64|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWID          |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWLEN         |  out|    8|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWSIZE        |  out|    3|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWBURST       |  out|    2|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWLOCK        |  out|    2|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWCACHE       |  out|    4|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWPROT        |  out|    3|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWQOS         |  out|    4|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWREGION      |  out|    4|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWUSER        |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_WVALID        |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_WREADY        |   in|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_WDATA         |  out|   32|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_WSTRB         |  out|    4|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_WLAST         |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_WID           |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_WUSER         |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARVALID       |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARREADY       |   in|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARADDR        |  out|   64|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARID          |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARLEN         |  out|    8|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARSIZE        |  out|    3|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARBURST       |  out|    2|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARLOCK        |  out|    2|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARCACHE       |  out|    4|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARPROT        |  out|    3|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARQOS         |  out|    4|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARREGION      |  out|    4|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARUSER        |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_RVALID        |   in|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_RREADY        |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_RDATA         |   in|   32|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_RLAST         |   in|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_RID           |   in|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_RUSER         |   in|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_RRESP         |   in|    2|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_BVALID        |   in|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_BREADY        |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_BRESP         |   in|    2|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_BID           |   in|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_BUSER         |   in|    1|       m_axi|              BIAS|       pointer|
|m_axi_OUTPUT_r_AWVALID   |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWREADY   |   in|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWADDR    |  out|   64|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWID      |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWLEN     |  out|    8|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWSIZE    |  out|    3|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWBURST   |  out|    2|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWLOCK    |  out|    2|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWCACHE   |  out|    4|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWPROT    |  out|    3|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWQOS     |  out|    4|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWREGION  |  out|    4|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWUSER    |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WVALID    |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WREADY    |   in|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WDATA     |  out|   32|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WSTRB     |  out|    4|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WLAST     |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WID       |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WUSER     |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARVALID   |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARREADY   |   in|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARADDR    |  out|   64|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARID      |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARLEN     |  out|    8|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARSIZE    |  out|    3|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARBURST   |  out|    2|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARLOCK    |  out|    2|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARCACHE   |  out|    4|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARPROT    |  out|    3|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARQOS     |  out|    4|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARREGION  |  out|    4|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARUSER    |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RVALID    |   in|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RREADY    |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RDATA     |   in|   32|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RLAST     |   in|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RID       |   in|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RUSER     |   in|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RRESP     |   in|    2|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BVALID    |   in|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BREADY    |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BRESP     |   in|    2|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BID       |   in|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BUSER     |   in|    1|       m_axi|          OUTPUT_r|       pointer|
+-------------------------+-----+-----+------------+------------------+--------------+

