12:37:37 INFO  : Registering command handlers for SDK TCF services
12:37:40 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
12:37:47 INFO  : XSCT server has started successfully.
12:37:56 INFO  : Processing command line option -hwspec C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper.hdf.
12:37:56 INFO  : Successfully done setting XSCT server connection channel  
12:37:56 INFO  : Successfully done setting SDK workspace  
12:42:20 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
12:42:22 INFO  : XSCT server has started successfully.
12:42:23 INFO  : Successfully done setting XSCT server connection channel  
12:42:35 INFO  : Successfully done setting SDK workspace  
12:42:39 INFO  : Registering command handlers for SDK TCF services
12:42:39 INFO  : Processing command line option -hwspec C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper.hdf.
12:42:40 INFO  : Checking for hwspec changes in the project design_mlp_wrapper_hw_platform_0.
22:21:38 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
22:21:45 INFO  : XSCT server has started successfully.
22:21:45 INFO  : Successfully done setting XSCT server connection channel  
22:22:15 INFO  : Successfully done setting SDK workspace  
22:22:20 INFO  : Registering command handlers for SDK TCF services
22:22:22 INFO  : Processing command line option -hwspec C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper.hdf.
22:22:22 INFO  : Checking for hwspec changes in the project design_mlp_wrapper_hw_platform_0.
22:32:00 ERROR : Failed to regenerate sources for BSP project mlp_bsp
org.eclipse.core.internal.resources.ResourceException: Problems encountered while deleting resources.
	at org.eclipse.core.internal.resources.Resource.delete(Resource.java:795)
	at org.eclipse.core.internal.resources.Resource.delete(Resource.java:750)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:170)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2240)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2267)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
Contains: Could not delete '/mlp_bsp/psu_cortexa53_0'.
org.eclipse.core.internal.resources.ResourceException: Problems encountered while deleting resources.
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.delete(FileSystemResourceManager.java:370)
	at org.eclipse.core.internal.resources.ResourceTree.internalDeleteFolder(ResourceTree.java:358)
	at org.eclipse.core.internal.resources.ResourceTree.standardDeleteFolder(ResourceTree.java:810)
	at org.eclipse.core.internal.resources.Resource.unprotectedDelete(Resource.java:1832)
	at org.eclipse.core.internal.resources.Resource.delete(Resource.java:782)
	at org.eclipse.core.internal.resources.Resource.delete(Resource.java:750)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:170)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2240)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2267)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
Contains: Problems encountered while deleting files.
Contains: Could not delete: C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\mlp_bsp\psu_cortexa53_0\libsrc\scugic_v3_10\src\xscugic_intr.c.
java.nio.file.FileSystemException: C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\mlp_bsp\psu_cortexa53_0\libsrc\scugic_v3_10\src\xscugic_intr.c: El proceso no tiene acceso al archivo porque está siendo utilizado por otro proceso.

	at sun.nio.fs.WindowsException.translateToIOException(WindowsException.java:86)
	at sun.nio.fs.WindowsException.rethrowAsIOException(WindowsException.java:97)
	at sun.nio.fs.WindowsException.rethrowAsIOException(WindowsException.java:102)
	at sun.nio.fs.WindowsFileSystemProvider.implDelete(WindowsFileSystemProvider.java:269)
	at sun.nio.fs.AbstractFileSystemProvider.deleteIfExists(AbstractFileSystemProvider.java:108)
	at java.nio.file.Files.deleteIfExists(Files.java:1165)
	at org.eclipse.core.internal.filesystem.local.LocalFile.internalDelete(LocalFile.java:218)
	at org.eclipse.core.internal.filesystem.local.LocalFile.internalDelete(LocalFile.java:238)
	at org.eclipse.core.internal.filesystem.local.LocalFile.internalDelete(LocalFile.java:238)
	at org.eclipse.core.internal.filesystem.local.LocalFile.internalDelete(LocalFile.java:238)
	at org.eclipse.core.internal.filesystem.local.LocalFile.internalDelete(LocalFile.java:238)
	at org.eclipse.core.internal.filesystem.local.LocalFile.delete(LocalFile.java:136)
	at org.eclipse.core.internal.localstore.DeleteVisitor.delete(DeleteVisitor.java:63)
	at org.eclipse.core.internal.localstore.DeleteVisitor.visit(DeleteVisitor.java:151)
	at org.eclipse.core.internal.localstore.UnifiedTree.accept(UnifiedTree.java:111)
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.delete(FileSystemResourceManager.java:367)
	at org.eclipse.core.internal.resources.ResourceTree.internalDeleteFolder(ResourceTree.java:358)
	at org.eclipse.core.internal.resources.ResourceTree.standardDeleteFolder(ResourceTree.java:810)
	at org.eclipse.core.internal.resources.Resource.unprotectedDelete(Resource.java:1832)
	at org.eclipse.core.internal.resources.Resource.delete(Resource.java:782)
	at org.eclipse.core.internal.resources.Resource.delete(Resource.java:750)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:170)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2240)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2267)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
Contains: Could not delete: C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\mlp_bsp\psu_cortexa53_0\libsrc\scugic_v3_10\src.
Contains: Could not delete: C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\mlp_bsp\psu_cortexa53_0\libsrc\scugic_v3_10.
Contains: Could not delete: C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\mlp_bsp\psu_cortexa53_0\libsrc\standalone_v6_8\src\_open.c.
java.nio.file.FileSystemException: C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\mlp_bsp\psu_cortexa53_0\libsrc\standalone_v6_8\src\_open.c: El proceso no tiene acceso al archivo porque está siendo utilizado por otro proceso.

	at sun.nio.fs.WindowsException.translateToIOException(WindowsException.java:86)
	at sun.nio.fs.WindowsException.rethrowAsIOException(WindowsException.java:97)
	at sun.nio.fs.WindowsException.rethrowAsIOException(WindowsException.java:102)
	at sun.nio.fs.WindowsFileSystemProvider.implDelete(WindowsFileSystemProvider.java:269)
	at sun.nio.fs.AbstractFileSystemProvider.deleteIfExists(AbstractFileSystemProvider.java:108)
	at java.nio.file.Files.deleteIfExists(Files.java:1165)
	at org.eclipse.core.internal.filesystem.local.LocalFile.internalDelete(LocalFile.java:218)
	at org.eclipse.core.internal.filesystem.local.LocalFile.internalDelete(LocalFile.java:238)
	at org.eclipse.core.internal.filesystem.local.LocalFile.internalDelete(LocalFile.java:238)
	at org.eclipse.core.internal.filesystem.local.LocalFile.internalDelete(LocalFile.java:238)
	at org.eclipse.core.internal.filesystem.local.LocalFile.internalDelete(LocalFile.java:238)
	at org.eclipse.core.internal.filesystem.local.LocalFile.delete(LocalFile.java:136)
	at org.eclipse.core.internal.localstore.DeleteVisitor.delete(DeleteVisitor.java:63)
	at org.eclipse.core.internal.localstore.DeleteVisitor.visit(DeleteVisitor.java:151)
	at org.eclipse.core.internal.localstore.UnifiedTree.accept(UnifiedTree.java:111)
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.delete(FileSystemResourceManager.java:367)
	at org.eclipse.core.internal.resources.ResourceTree.internalDeleteFolder(ResourceTree.java:358)
	at org.eclipse.core.internal.resources.ResourceTree.standardDeleteFolder(ResourceTree.java:810)
	at org.eclipse.core.internal.resources.Resource.unprotectedDelete(Resource.java:1832)
	at org.eclipse.core.internal.resources.Resource.delete(Resource.java:782)
	at org.eclipse.core.internal.resources.Resource.delete(Resource.java:750)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:170)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2240)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2267)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
Contains: Could not delete: C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\mlp_bsp\psu_cortexa53_0\libsrc\standalone_v6_8\src.
Contains: Could not delete: C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\mlp_bsp\psu_cortexa53_0\libsrc\standalone_v6_8.
Contains: Could not delete: C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\mlp_bsp\psu_cortexa53_0\libsrc.
Contains: Could not delete: C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\mlp_bsp\psu_cortexa53_0.
22:32:09 INFO  : Refreshed build settings on project mlp
22:32:25 INFO  : No changes in MSS file content so not generating sources.
22:33:24 INFO  : Refreshed build settings on project mlp
22:34:27 INFO  : Refreshed build settings on project mlp
22:50:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:51:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:51:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:51:26 ERROR : fpga initialization failed
22:51:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:51:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:51:36 ERROR : fpga initialization failed
22:51:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:51:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:51:51 ERROR : fpga initialization failed
22:52:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:52:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:52:58 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
22:53:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:24 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:53:24 INFO  : 'jtag frequency' command is executed.
22:53:24 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:53:24 INFO  : Context for 'APU' is selected.
22:53:25 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
22:53:25 INFO  : 'configparams force-mem-access 1' command is executed.
22:53:25 INFO  : Context for 'APU' is selected.
22:53:25 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
22:53:26 INFO  : 'psu_init' command is executed.
22:53:27 INFO  : 'after 1000' command is executed.
22:53:27 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:53:28 INFO  : 'after 1000' command is executed.
22:53:28 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:53:28 INFO  : 'catch {psu_protection}' command is executed.
22:53:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:53:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:53:29 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
22:53:29 INFO  : 'configparams force-mem-access 0' command is executed.
22:53:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

22:53:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:53:30 INFO  : 'con' command is executed.
22:53:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

22:53:30 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
22:53:43 INFO  : Disconnected from the channel tcfchan#1.
22:53:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:54:11 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
22:54:14 INFO  : XSCT server has started successfully.
22:54:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:55:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:55:23 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:55:23 INFO  : 'jtag frequency' command is executed.
22:55:23 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:55:23 INFO  : Context for 'APU' is selected.
22:55:23 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
22:55:23 INFO  : 'configparams force-mem-access 1' command is executed.
22:55:24 INFO  : Context for 'APU' is selected.
22:55:24 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
22:55:26 INFO  : 'psu_init' command is executed.
22:55:27 INFO  : 'after 1000' command is executed.
22:55:27 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:55:28 INFO  : 'after 1000' command is executed.
22:55:28 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:55:28 INFO  : 'catch {psu_protection}' command is executed.
22:55:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:55:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:55:29 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
22:55:29 INFO  : 'configparams force-mem-access 0' command is executed.
22:55:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

22:55:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:55:29 INFO  : 'con' command is executed.
22:55:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

22:55:29 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
23:21:32 INFO  : Disconnected from the channel tcfchan#1.
23:21:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:21:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:22:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:22:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:22:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:22:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:23:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:23:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
23:23:29 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
23:24:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:24:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
23:24:04 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
23:24:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:24:14 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
23:24:14 INFO  : 'jtag frequency' command is executed.
23:24:14 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
23:24:14 INFO  : Context for 'APU' is selected.
23:24:14 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
23:24:14 INFO  : 'configparams force-mem-access 1' command is executed.
23:24:14 INFO  : Context for 'APU' is selected.
23:24:15 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
23:24:17 INFO  : 'psu_init' command is executed.
23:24:18 INFO  : 'after 1000' command is executed.
23:24:18 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
23:24:19 INFO  : 'after 1000' command is executed.
23:24:19 INFO  : 'psu_ps_pl_reset_config' command is executed.
23:24:19 INFO  : 'catch {psu_protection}' command is executed.
23:24:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:24:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:24:20 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
23:24:20 INFO  : 'configparams force-mem-access 0' command is executed.
23:24:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

23:24:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:24:20 INFO  : 'con' command is executed.
23:24:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

23:24:20 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
23:26:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:31:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:31:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
23:31:09 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
23:31:19 INFO  : Disconnected from the channel tcfchan#2.
23:31:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:31:38 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
23:31:38 INFO  : 'jtag frequency' command is executed.
23:31:38 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
23:31:38 INFO  : Context for 'APU' is selected.
23:31:39 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
23:31:39 INFO  : 'configparams force-mem-access 1' command is executed.
23:31:39 INFO  : Context for 'APU' is selected.
23:31:39 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
23:31:42 INFO  : 'psu_init' command is executed.
23:31:43 INFO  : 'after 1000' command is executed.
23:31:43 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
23:31:44 INFO  : 'after 1000' command is executed.
23:31:44 INFO  : 'psu_ps_pl_reset_config' command is executed.
23:31:44 INFO  : 'catch {psu_protection}' command is executed.
23:31:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:31:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:31:45 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
23:31:45 INFO  : 'configparams force-mem-access 0' command is executed.
23:31:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

23:31:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:31:45 INFO  : 'con' command is executed.
23:31:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

23:31:45 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
23:33:13 INFO  : Disconnected from the channel tcfchan#3.
23:33:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:33:34 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
23:33:37 INFO  : XSCT server has started successfully.
23:33:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:33:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:34:15 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
23:34:15 INFO  : 'jtag frequency' command is executed.
23:34:15 ERROR : 'source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is cancelled.
23:34:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
----------------End of Script----------------

23:34:15 INFO  : Issued abort command to xsdb.
23:34:17 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: abort
23:34:21 ERROR : Failed to get_addr_tag_info
Reason: abort
23:34:25 ERROR : Failed to get_addr_tag_info
Reason: abort
23:34:25 ERROR : Failed to get_addr_tag_info
Reason: abort
23:34:25 ERROR : Failed to get_addr_tag_info
Reason: abort
23:34:28 ERROR : Failed to get_addr_tag_info
Reason: abort
23:34:29 ERROR : Failed to get_addr_tag_info
Reason: abort
23:34:29 ERROR : Failed to get_addr_tag_info
Reason: abort
23:34:32 ERROR : Failed to get_addr_tag_info
Reason: abort
23:34:32 ERROR : Failed to get_addr_tag_info
Reason: abort
23:34:32 ERROR : Failed to get_addr_tag_info
Reason: abort
23:34:32 ERROR : Failed to get_addr_tag_info
Reason: abort
23:34:35 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: abort
23:34:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:34:37 ERROR : Failed to get_addr_tag_info
Reason: abort
23:34:42 ERROR : Failed to get_addr_tag_info
Reason: abort
23:34:43 ERROR : Failed to get_addr_tag_info
Reason: abort
23:34:50 ERROR : Failed to get_addr_tag_info
Reason: abort
23:34:51 ERROR : Failed to get_addr_tag_info
Reason: abort
23:34:51 ERROR : Failed to get_addr_tag_info
Reason: abort
23:34:51 ERROR : Failed to get_addr_tag_info
Reason: abort
23:34:54 ERROR : Failed to get_addr_tag_info
Reason: abort
23:34:54 ERROR : Failed to get_addr_tag_info
Reason: abort
23:50:42 INFO  : Registering command handlers for SDK TCF services
23:50:44 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
23:50:47 INFO  : XSCT server has started successfully.
23:50:47 INFO  : Processing command line option -hwspec C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper.hdf.
23:50:47 INFO  : Successfully done setting XSCT server connection channel  
23:50:47 INFO  : Successfully done setting SDK workspace  
23:50:47 INFO  : Checking for hwspec changes in the project design_mlp_wrapper_hw_platform_0.
16:35:42 INFO  : Registering command handlers for SDK TCF services
16:35:42 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
16:35:45 INFO  : XSCT server has started successfully.
16:35:46 INFO  : Successfully done setting XSCT server connection channel  
16:35:46 INFO  : Processing command line option -hwspec C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper.hdf.
16:35:46 INFO  : Successfully done setting SDK workspace  
16:35:46 INFO  : Checking for hwspec changes in the project design_mlp_wrapper_hw_platform_0.
16:43:33 INFO  : Refreshed build settings on project mlp
16:48:02 INFO  : Refreshed build settings on project mlp
17:45:15 ERROR : Failed to closesw "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp_bsp/system.mss"
Reason: Cannot close sw design 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp_bsp/system.mss'.
Design is not opened in the current session.


17:46:43 INFO  : Refreshed build settings on project mlp
17:49:56 INFO  : No changes in MSS file content so not generating sources.
21:56:21 INFO  : Registering command handlers for SDK TCF services
21:56:24 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
21:56:33 INFO  : XSCT server has started successfully.
21:56:33 INFO  : Successfully done setting XSCT server connection channel  
21:56:53 INFO  : Successfully done setting SDK workspace  
21:56:53 INFO  : Processing command line option -hwspec C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper.hdf.
21:56:53 INFO  : Checking for hwspec changes in the project design_mlp_wrapper_hw_platform_0.
23:10:24 INFO  : Refreshed build settings on project mlp
23:12:00 INFO  : Refreshed build settings on project mlp
23:25:38 INFO  : Registering command handlers for SDK TCF services
23:25:38 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
23:25:42 INFO  : XSCT server has started successfully.
23:25:42 INFO  : Successfully done setting XSCT server connection channel  
23:25:42 INFO  : Processing command line option -hwspec C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper.hdf.
23:25:42 INFO  : Successfully done setting SDK workspace  
23:25:42 INFO  : Checking for hwspec changes in the project design_mlp_wrapper_hw_platform_0.
18:34:34 INFO  : Registering command handlers for SDK TCF services
18:34:36 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
18:34:42 INFO  : XSCT server has started successfully.
18:34:42 INFO  : Successfully done setting XSCT server connection channel  
18:34:47 INFO  : Successfully done setting SDK workspace  
18:34:47 INFO  : Processing command line option -hwspec C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper.hdf.
18:34:47 INFO  : Checking for hwspec changes in the project design_mlp_wrapper_hw_platform_0.
19:13:00 INFO  : Refreshed build settings on project mlp
19:14:17 INFO  : Refreshed build settings on project mlp
19:16:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:16:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
19:16:34 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
19:17:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:32 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
19:17:32 INFO  : 'jtag frequency' command is executed.
19:17:33 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
19:17:33 INFO  : Context for 'APU' is selected.
19:17:33 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
19:17:33 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:33 INFO  : Context for 'APU' is selected.
19:17:34 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
19:17:35 INFO  : 'psu_init' command is executed.
19:17:36 INFO  : 'after 1000' command is executed.
19:17:36 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
19:17:37 INFO  : 'after 1000' command is executed.
19:17:37 INFO  : 'psu_ps_pl_reset_config' command is executed.
19:17:37 INFO  : 'catch {psu_protection}' command is executed.
19:17:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:17:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:17:38 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
19:17:38 INFO  : 'configparams force-mem-access 0' command is executed.
19:17:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

19:17:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:17:39 INFO  : 'con' command is executed.
19:17:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

19:17:39 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
19:18:15 INFO  : Disconnected from the channel tcfchan#1.
19:18:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:37 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
19:18:40 INFO  : XSCT server has started successfully.
19:18:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:19:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:19:19 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
19:19:20 INFO  : 'jtag frequency' command is executed.
19:19:20 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
19:19:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
19:19:23 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
19:19:23 INFO  : Context for 'APU' is selected.
19:19:23 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
19:19:23 INFO  : 'configparams force-mem-access 1' command is executed.
19:19:23 INFO  : Context for 'APU' is selected.
19:19:23 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
19:20:08 ERROR : 'psu_init' is cancelled.
19:20:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

19:20:08 INFO  : Issued abort command to xsdb.
19:20:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:26 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
19:20:26 INFO  : 'jtag frequency' command is executed.
19:20:26 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
19:20:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
19:20:29 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
19:20:29 INFO  : Context for 'APU' is selected.
19:20:29 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
19:20:29 INFO  : 'configparams force-mem-access 1' command is executed.
19:20:29 INFO  : Context for 'APU' is selected.
19:20:29 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
19:20:31 INFO  : 'psu_init' command is executed.
19:20:32 INFO  : 'after 1000' command is executed.
19:20:32 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
19:20:33 INFO  : 'after 1000' command is executed.
19:20:33 INFO  : 'psu_ps_pl_reset_config' command is executed.
19:20:33 INFO  : 'catch {psu_protection}' command is executed.
19:20:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:20:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:20:34 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
19:20:34 INFO  : 'configparams force-mem-access 0' command is executed.
19:20:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

19:20:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:20:35 INFO  : 'con' command is executed.
19:20:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

19:20:35 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
19:20:50 INFO  : Disconnected from the channel tcfchan#1.
19:20:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:21:08 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
19:21:10 INFO  : XSCT server has started successfully.
19:21:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:21:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:21:30 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
19:21:30 INFO  : 'jtag frequency' command is executed.
19:21:30 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
19:21:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
19:21:34 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
19:21:34 INFO  : Context for 'APU' is selected.
19:21:34 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
19:21:34 INFO  : 'configparams force-mem-access 1' command is executed.
19:21:34 INFO  : Context for 'APU' is selected.
19:21:34 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
19:22:35 ERROR : 'psu_init' is cancelled.
19:22:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

19:22:35 INFO  : Issued abort command to xsdb.
19:23:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:23:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:23:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:24:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:24:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
19:25:36 ERROR : 'fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit' is cancelled.
19:25:36 INFO  : Issued abort command to xsdb.
19:25:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:41 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
19:25:41 INFO  : 'jtag frequency' command is executed.
19:25:41 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
19:25:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
19:25:44 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
19:25:44 INFO  : Context for 'APU' is selected.
19:25:44 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
19:25:44 INFO  : 'configparams force-mem-access 1' command is executed.
19:25:44 INFO  : Context for 'APU' is selected.
19:25:44 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
19:25:46 INFO  : 'psu_init' command is executed.
19:25:47 INFO  : 'after 1000' command is executed.
19:25:47 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
19:25:48 INFO  : 'after 1000' command is executed.
19:25:48 INFO  : 'psu_ps_pl_reset_config' command is executed.
19:25:48 INFO  : 'catch {psu_protection}' command is executed.
19:25:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:25:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:25:50 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
19:25:50 INFO  : 'configparams force-mem-access 0' command is executed.
19:25:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

19:25:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:25:50 INFO  : 'con' command is executed.
19:25:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

19:25:50 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
19:26:33 INFO  : Disconnected from the channel tcfchan#1.
19:26:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:55 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
19:26:58 INFO  : XSCT server has started successfully.
19:26:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:27:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:31 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
19:27:31 INFO  : 'jtag frequency' command is executed.
19:27:31 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
19:27:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
19:27:35 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
19:27:35 INFO  : Context for 'APU' is selected.
19:27:35 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
19:27:35 INFO  : 'configparams force-mem-access 1' command is executed.
19:27:35 INFO  : Context for 'APU' is selected.
19:27:35 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
19:28:25 ERROR : 'psu_init' is cancelled.
19:28:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

19:28:25 INFO  : Issued abort command to xsdb.
19:28:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:28:41 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
19:28:41 INFO  : 'jtag frequency' command is executed.
19:28:41 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
19:28:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
19:28:45 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
19:28:45 INFO  : Context for 'APU' is selected.
19:28:45 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
19:28:45 INFO  : 'configparams force-mem-access 1' command is executed.
19:28:45 INFO  : Context for 'APU' is selected.
19:28:45 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
19:28:47 INFO  : 'psu_init' command is executed.
19:28:48 INFO  : 'after 1000' command is executed.
19:28:48 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
19:28:49 INFO  : 'after 1000' command is executed.
19:28:49 INFO  : 'psu_ps_pl_reset_config' command is executed.
19:28:49 INFO  : 'catch {psu_protection}' command is executed.
19:28:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:28:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:28:50 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
19:28:50 INFO  : 'configparams force-mem-access 0' command is executed.
19:28:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

19:28:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:28:51 INFO  : 'con' command is executed.
19:28:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

19:28:51 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
19:29:43 INFO  : Disconnected from the channel tcfchan#1.
19:29:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:04 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
19:30:07 INFO  : XSCT server has started successfully.
19:30:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:30:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:26 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
19:30:26 INFO  : 'jtag frequency' command is executed.
19:30:27 ERROR : 'source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is cancelled.
19:30:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
----------------End of Script----------------

19:30:27 INFO  : Issued abort command to xsdb.
19:30:44 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: abort
19:30:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:30:56 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: abort
19:30:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:31:03 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: abort
19:31:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:31:13 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: abort
19:31:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:31:25 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: abort
19:31:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:31:41 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: abort
19:31:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:31:46 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: abort
19:31:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:31:53 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: abort
19:31:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:32:14 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: abort
19:32:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:32:25 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: abort
19:32:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:32:35 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: abort
19:32:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:32:40 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: abort
19:32:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:32:45 INFO  : Unable to read in MSS file C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\mlp_bsp\system.mss : null
19:32:49 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: abort
19:32:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:32:51 INFO  : Unable to read in MSS file C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\mlp_bsp\system.mss : null
19:32:55 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: abort
19:32:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:33:00 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: abort
19:33:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:33:20 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: abort
19:33:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:33:46 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: abort
19:33:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:36:53 INFO  : Registering command handlers for SDK TCF services
19:36:54 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
19:36:58 INFO  : XSCT server has started successfully.
19:36:59 INFO  : Successfully done setting XSCT server connection channel  
19:36:59 INFO  : Processing command line option -hwspec C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper.hdf.
19:36:59 INFO  : Successfully done setting SDK workspace  
19:36:59 INFO  : Checking for hwspec changes in the project design_mlp_wrapper_hw_platform_0.
19:38:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:38:03 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
19:38:03 INFO  : 'jtag frequency' command is executed.
19:38:03 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
19:38:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
19:38:07 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
19:38:07 INFO  : Context for 'APU' is selected.
19:38:08 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
19:38:08 INFO  : 'configparams force-mem-access 1' command is executed.
19:38:08 INFO  : Context for 'APU' is selected.
19:38:08 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
19:38:10 INFO  : 'psu_init' command is executed.
19:38:11 INFO  : 'after 1000' command is executed.
19:38:11 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
19:38:12 INFO  : 'after 1000' command is executed.
19:38:12 INFO  : 'psu_ps_pl_reset_config' command is executed.
19:38:12 INFO  : 'catch {psu_protection}' command is executed.
19:38:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:38:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:38:13 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
19:38:13 INFO  : 'configparams force-mem-access 0' command is executed.
19:38:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

19:38:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:38:13 INFO  : 'con' command is executed.
19:38:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

19:38:13 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
19:39:37 INFO  : Disconnected from the channel tcfchan#1.
19:39:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:39:57 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
19:40:00 INFO  : XSCT server has started successfully.
19:40:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:40:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:28 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
19:40:28 INFO  : 'jtag frequency' command is executed.
19:40:28 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
19:40:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
19:40:31 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
19:40:32 INFO  : Context for 'APU' is selected.
19:40:32 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
19:40:32 INFO  : 'configparams force-mem-access 1' command is executed.
19:40:32 INFO  : Context for 'APU' is selected.
19:40:32 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
19:43:01 ERROR : 'psu_init' is cancelled.
19:43:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

19:43:01 INFO  : Issued abort command to xsdb.
19:43:01 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: abort
19:43:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:43:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:43:08 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
19:43:08 INFO  : 'jtag frequency' command is executed.
19:43:08 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
19:43:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
19:43:12 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
19:43:12 INFO  : Context for 'APU' is selected.
19:43:12 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
19:43:12 INFO  : 'configparams force-mem-access 1' command is executed.
19:43:12 INFO  : Context for 'APU' is selected.
19:43:12 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
19:43:14 INFO  : 'psu_init' command is executed.
19:43:15 INFO  : 'after 1000' command is executed.
19:43:15 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
19:43:16 INFO  : 'after 1000' command is executed.
19:43:17 INFO  : 'psu_ps_pl_reset_config' command is executed.
19:43:17 INFO  : 'catch {psu_protection}' command is executed.
19:43:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:43:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:43:17 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
19:43:17 INFO  : 'configparams force-mem-access 0' command is executed.
19:43:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

19:43:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:43:18 INFO  : 'con' command is executed.
19:43:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

19:43:18 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
20:01:49 INFO  : Disconnected from the channel tcfchan#1.
20:01:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:08 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
20:02:10 INFO  : XSCT server has started successfully.
20:02:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:02:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:31 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:02:31 INFO  : 'jtag frequency' command is executed.
20:02:31 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
20:02:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
20:02:34 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
20:02:34 INFO  : Context for 'APU' is selected.
20:02:35 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
20:02:35 INFO  : 'configparams force-mem-access 1' command is executed.
20:02:35 INFO  : Context for 'APU' is selected.
20:02:35 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
20:02:37 INFO  : 'psu_init' command is executed.
20:02:38 INFO  : 'after 1000' command is executed.
20:02:38 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:02:39 INFO  : 'after 1000' command is executed.
20:02:39 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:02:39 INFO  : 'catch {psu_protection}' command is executed.
20:02:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:02:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:02:40 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
20:02:40 INFO  : 'configparams force-mem-access 0' command is executed.
20:02:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

20:02:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:02:40 INFO  : 'con' command is executed.
20:02:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

20:02:40 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
22:09:11 INFO  : Disconnected from the channel tcfchan#1.
22:09:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:09:51 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
22:10:01 INFO  : XSCT server has started successfully.
22:10:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:10:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:05 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:11:05 INFO  : 'jtag frequency' command is executed.
22:11:05 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:11:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:11:09 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
22:11:09 INFO  : Context for 'APU' is selected.
22:11:09 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
22:11:09 INFO  : 'configparams force-mem-access 1' command is executed.
22:11:09 INFO  : Context for 'APU' is selected.
22:11:09 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
22:11:11 INFO  : 'psu_init' command is executed.
22:11:12 INFO  : 'after 1000' command is executed.
22:11:12 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:11:13 INFO  : 'after 1000' command is executed.
22:11:13 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:11:13 INFO  : 'catch {psu_protection}' command is executed.
22:11:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:11:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:11:14 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
22:11:14 INFO  : 'configparams force-mem-access 0' command is executed.
22:11:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

22:11:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:11:14 INFO  : 'con' command is executed.
22:11:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

22:11:14 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
22:14:26 INFO  : Disconnected from the channel tcfchan#1.
22:14:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:14:52 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
22:15:02 INFO  : XSCT server has started successfully.
22:15:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:15:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:59 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:15:59 INFO  : 'jtag frequency' command is executed.
22:15:59 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:15:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:16:02 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
22:16:02 INFO  : Context for 'APU' is selected.
22:16:03 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
22:16:03 INFO  : 'configparams force-mem-access 1' command is executed.
22:16:03 INFO  : Context for 'APU' is selected.
22:16:03 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
22:16:17 ERROR : 'psu_init' is cancelled.
22:16:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

22:16:17 INFO  : Issued abort command to xsdb.
22:16:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:23 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:16:23 INFO  : 'jtag frequency' command is executed.
22:16:23 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:16:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:16:26 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
22:16:26 INFO  : Context for 'APU' is selected.
22:16:26 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
22:16:26 INFO  : 'configparams force-mem-access 1' command is executed.
22:16:27 INFO  : Context for 'APU' is selected.
22:16:27 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
22:16:28 INFO  : 'psu_init' command is executed.
22:16:29 INFO  : 'after 1000' command is executed.
22:16:29 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:16:30 INFO  : 'after 1000' command is executed.
22:16:30 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:16:30 INFO  : 'catch {psu_protection}' command is executed.
22:16:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:16:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:16:31 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
22:16:31 INFO  : 'configparams force-mem-access 0' command is executed.
22:16:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

22:16:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:16:31 INFO  : 'con' command is executed.
22:16:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

22:16:31 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
22:18:02 INFO  : Disconnected from the channel tcfchan#1.
22:18:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:18:20 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
22:18:22 INFO  : XSCT server has started successfully.
22:18:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:18:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:18:48 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:18:48 INFO  : 'jtag frequency' command is executed.
22:18:48 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:18:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:18:51 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
22:18:51 INFO  : Context for 'APU' is selected.
22:18:51 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
22:18:51 INFO  : 'configparams force-mem-access 1' command is executed.
22:18:52 INFO  : Context for 'APU' is selected.
22:18:52 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
22:18:53 INFO  : 'psu_init' command is executed.
22:18:54 INFO  : 'after 1000' command is executed.
22:18:54 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:18:56 INFO  : 'after 1000' command is executed.
22:18:56 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:18:56 INFO  : 'catch {psu_protection}' command is executed.
22:18:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:18:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:18:57 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
22:18:57 INFO  : 'configparams force-mem-access 0' command is executed.
22:18:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

22:18:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:18:57 INFO  : 'con' command is executed.
22:18:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

22:18:57 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
22:19:59 INFO  : Disconnected from the channel tcfchan#1.
22:20:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:20:15 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
22:20:17 INFO  : XSCT server has started successfully.
22:20:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:20:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:21:03 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:21:03 INFO  : 'jtag frequency' command is executed.
22:21:03 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:21:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:21:06 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
22:21:06 INFO  : Context for 'APU' is selected.
22:21:06 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
22:21:06 INFO  : 'configparams force-mem-access 1' command is executed.
22:21:07 INFO  : Context for 'APU' is selected.
22:21:07 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
22:21:08 INFO  : 'psu_init' command is executed.
22:21:09 INFO  : 'after 1000' command is executed.
22:21:09 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:21:10 INFO  : 'after 1000' command is executed.
22:21:10 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:21:10 INFO  : 'catch {psu_protection}' command is executed.
22:21:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:21:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:21:11 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
22:21:11 INFO  : 'configparams force-mem-access 0' command is executed.
22:21:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

22:21:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:21:11 INFO  : 'con' command is executed.
22:21:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

22:21:11 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
22:24:28 INFO  : Disconnected from the channel tcfchan#1.
22:24:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:47 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
22:24:49 INFO  : XSCT server has started successfully.
22:24:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:25:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:21 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:25:21 INFO  : 'jtag frequency' command is executed.
22:25:21 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:25:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:25:24 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
22:25:24 INFO  : Context for 'APU' is selected.
22:25:25 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
22:25:25 INFO  : 'configparams force-mem-access 1' command is executed.
22:25:25 INFO  : Context for 'APU' is selected.
22:25:25 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
22:25:39 ERROR : 'psu_init' is cancelled.
22:25:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

22:25:39 INFO  : Issued abort command to xsdb.
22:25:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:42 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:25:42 INFO  : 'jtag frequency' command is executed.
22:25:43 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:25:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:25:46 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
22:25:46 INFO  : Context for 'APU' is selected.
22:25:46 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
22:25:46 INFO  : 'configparams force-mem-access 1' command is executed.
22:25:46 INFO  : Context for 'APU' is selected.
22:25:46 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
22:25:48 INFO  : 'psu_init' command is executed.
22:25:49 INFO  : 'after 1000' command is executed.
22:25:49 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:25:50 INFO  : 'after 1000' command is executed.
22:25:50 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:25:50 INFO  : 'catch {psu_protection}' command is executed.
22:25:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:25:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:25:51 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
22:25:51 INFO  : 'configparams force-mem-access 0' command is executed.
22:25:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

22:25:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:25:51 INFO  : 'con' command is executed.
22:25:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

22:25:51 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
22:26:43 INFO  : Disconnected from the channel tcfchan#1.
22:26:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:01 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
22:27:03 INFO  : XSCT server has started successfully.
22:27:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:27:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:46 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:27:46 INFO  : 'jtag frequency' command is executed.
22:27:46 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:27:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:27:49 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
22:27:49 INFO  : Context for 'APU' is selected.
22:27:49 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
22:27:49 INFO  : 'configparams force-mem-access 1' command is executed.
22:27:49 INFO  : Context for 'APU' is selected.
22:27:49 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
22:27:52 INFO  : 'psu_init' command is executed.
22:27:53 INFO  : 'after 1000' command is executed.
22:27:53 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:27:54 INFO  : 'after 1000' command is executed.
22:27:54 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:27:54 INFO  : 'catch {psu_protection}' command is executed.
22:27:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:27:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:27:55 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
22:27:55 INFO  : 'configparams force-mem-access 0' command is executed.
22:27:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

22:27:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:27:56 INFO  : 'con' command is executed.
22:27:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

22:27:56 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
22:30:02 INFO  : Disconnected from the channel tcfchan#1.
22:30:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:30:20 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
22:30:22 INFO  : XSCT server has started successfully.
22:30:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:30:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:30:55 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:30:55 INFO  : 'jtag frequency' command is executed.
22:30:55 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:30:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:30:58 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
22:30:58 INFO  : Context for 'APU' is selected.
22:30:59 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
22:30:59 INFO  : 'configparams force-mem-access 1' command is executed.
22:30:59 INFO  : Context for 'APU' is selected.
22:30:59 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
22:31:00 INFO  : 'psu_init' command is executed.
22:31:01 INFO  : 'after 1000' command is executed.
22:31:01 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:31:02 INFO  : 'after 1000' command is executed.
22:31:03 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:31:03 INFO  : 'catch {psu_protection}' command is executed.
22:31:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:31:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:31:04 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
22:31:04 INFO  : 'configparams force-mem-access 0' command is executed.
22:31:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

22:31:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:31:04 INFO  : 'con' command is executed.
22:31:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

22:31:04 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
22:33:13 INFO  : Disconnected from the channel tcfchan#1.
22:33:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:33:31 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
22:33:34 INFO  : XSCT server has started successfully.
22:33:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:34:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:34:18 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:34:18 INFO  : 'jtag frequency' command is executed.
22:34:18 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:34:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:34:22 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
22:34:22 INFO  : Context for 'APU' is selected.
22:34:22 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
22:34:22 INFO  : 'configparams force-mem-access 1' command is executed.
22:34:22 INFO  : Context for 'APU' is selected.
22:34:22 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
22:34:40 ERROR : 'psu_init' is cancelled.
22:34:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

22:34:40 INFO  : Issued abort command to xsdb.
22:34:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:34:44 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:34:44 INFO  : 'jtag frequency' command is executed.
22:34:44 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:34:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:34:48 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
22:34:48 INFO  : Context for 'APU' is selected.
22:34:48 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
22:34:48 INFO  : 'configparams force-mem-access 1' command is executed.
22:34:48 INFO  : Context for 'APU' is selected.
22:34:48 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
22:34:49 INFO  : 'psu_init' command is executed.
22:34:50 INFO  : 'after 1000' command is executed.
22:34:50 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:34:51 INFO  : 'after 1000' command is executed.
22:34:51 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:34:51 INFO  : 'catch {psu_protection}' command is executed.
22:34:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:34:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:34:52 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
22:34:52 INFO  : 'configparams force-mem-access 0' command is executed.
22:34:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

22:34:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:34:53 INFO  : 'con' command is executed.
22:34:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

22:34:53 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
22:38:59 INFO  : Disconnected from the channel tcfchan#1.
22:39:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:39:16 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
22:39:19 INFO  : XSCT server has started successfully.
22:39:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:39:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:39:34 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:39:34 INFO  : 'jtag frequency' command is executed.
22:39:34 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:39:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:39:38 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
22:39:38 INFO  : Context for 'APU' is selected.
22:39:38 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
22:39:38 INFO  : 'configparams force-mem-access 1' command is executed.
22:39:38 INFO  : Context for 'APU' is selected.
22:39:38 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
22:39:39 INFO  : 'psu_init' command is executed.
22:39:40 INFO  : 'after 1000' command is executed.
22:39:40 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:39:41 INFO  : 'after 1000' command is executed.
22:39:41 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:39:41 INFO  : 'catch {psu_protection}' command is executed.
22:39:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:39:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:39:42 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
22:39:42 INFO  : 'configparams force-mem-access 0' command is executed.
22:39:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

22:39:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:39:43 INFO  : 'con' command is executed.
22:39:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

22:39:43 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
22:41:19 INFO  : Disconnected from the channel tcfchan#1.
22:41:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:37 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
22:41:39 INFO  : XSCT server has started successfully.
22:41:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:41:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:42:02 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:42:02 INFO  : 'jtag frequency' command is executed.
22:42:02 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:42:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:42:06 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
22:42:06 INFO  : Context for 'APU' is selected.
22:42:06 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
22:42:06 INFO  : 'configparams force-mem-access 1' command is executed.
22:42:06 INFO  : Context for 'APU' is selected.
22:42:06 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
22:42:07 INFO  : 'psu_init' command is executed.
22:42:08 INFO  : 'after 1000' command is executed.
22:42:08 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:42:09 INFO  : 'after 1000' command is executed.
22:42:10 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:42:10 INFO  : 'catch {psu_protection}' command is executed.
22:42:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:42:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:42:11 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
22:42:11 INFO  : 'configparams force-mem-access 0' command is executed.
22:42:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

22:42:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:42:11 INFO  : 'con' command is executed.
22:42:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

22:42:11 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
22:42:33 INFO  : Disconnected from the channel tcfchan#1.
22:42:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:42:51 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
22:42:53 INFO  : XSCT server has started successfully.
22:42:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:42:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:14 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:43:14 INFO  : 'jtag frequency' command is executed.
22:43:14 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:43:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:43:18 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
22:43:18 INFO  : Context for 'APU' is selected.
22:43:18 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
22:43:18 INFO  : 'configparams force-mem-access 1' command is executed.
22:43:18 INFO  : Context for 'APU' is selected.
22:43:18 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
22:43:23 ERROR : 'psu_init' is cancelled.
22:43:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

22:43:23 INFO  : Issued abort command to xsdb.
22:43:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:27 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:43:27 INFO  : 'jtag frequency' command is executed.
22:43:27 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:43:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:43:30 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
22:43:30 INFO  : Context for 'APU' is selected.
22:43:30 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
22:43:30 INFO  : 'configparams force-mem-access 1' command is executed.
22:43:30 INFO  : Context for 'APU' is selected.
22:43:30 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
22:43:32 INFO  : 'psu_init' command is executed.
22:43:33 INFO  : 'after 1000' command is executed.
22:43:33 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:43:34 INFO  : 'after 1000' command is executed.
22:43:34 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:43:34 INFO  : 'catch {psu_protection}' command is executed.
22:43:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:43:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:43:35 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
22:43:35 INFO  : 'configparams force-mem-access 0' command is executed.
22:43:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

22:43:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:43:35 INFO  : 'con' command is executed.
22:43:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

22:43:35 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
22:44:34 INFO  : Disconnected from the channel tcfchan#1.
22:44:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:44:53 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
22:44:55 INFO  : XSCT server has started successfully.
22:44:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:45:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:45:17 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:45:17 INFO  : 'jtag frequency' command is executed.
22:45:17 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:45:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:45:20 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
22:45:20 INFO  : Context for 'APU' is selected.
22:45:20 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
22:45:20 INFO  : 'configparams force-mem-access 1' command is executed.
22:45:20 INFO  : Context for 'APU' is selected.
22:45:20 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
22:45:23 INFO  : 'psu_init' command is executed.
22:45:24 INFO  : 'after 1000' command is executed.
22:45:24 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:45:25 INFO  : 'after 1000' command is executed.
22:45:25 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:45:25 INFO  : 'catch {psu_protection}' command is executed.
22:45:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:45:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:45:26 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
22:45:26 INFO  : 'configparams force-mem-access 0' command is executed.
22:45:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

22:45:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:45:26 INFO  : 'con' command is executed.
22:45:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

22:45:26 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
22:49:14 INFO  : Disconnected from the channel tcfchan#1.
22:49:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:49:33 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
22:49:36 INFO  : XSCT server has started successfully.
22:49:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:49:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:49:55 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:49:55 INFO  : 'jtag frequency' command is executed.
22:49:55 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:49:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:49:58 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
22:49:58 INFO  : Context for 'APU' is selected.
22:49:59 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
22:49:59 INFO  : 'configparams force-mem-access 1' command is executed.
22:49:59 INFO  : Context for 'APU' is selected.
22:49:59 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
22:50:00 INFO  : 'psu_init' command is executed.
22:50:01 INFO  : 'after 1000' command is executed.
22:50:01 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:50:02 INFO  : 'after 1000' command is executed.
22:50:02 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:50:02 INFO  : 'catch {psu_protection}' command is executed.
22:50:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:50:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:50:03 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
22:50:03 INFO  : 'configparams force-mem-access 0' command is executed.
22:50:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

22:50:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:50:04 INFO  : 'con' command is executed.
22:50:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

22:50:04 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
22:52:27 INFO  : Disconnected from the channel tcfchan#1.
22:52:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:52:44 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
22:52:46 INFO  : XSCT server has started successfully.
22:52:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:52:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:08 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:53:08 INFO  : 'jtag frequency' command is executed.
22:53:08 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:53:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:53:11 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
22:53:11 INFO  : Context for 'APU' is selected.
22:53:11 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
22:53:11 INFO  : 'configparams force-mem-access 1' command is executed.
22:53:11 INFO  : Context for 'APU' is selected.
22:53:11 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
22:53:56 ERROR : 'psu_init' is cancelled.
22:53:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

22:53:56 INFO  : Issued abort command to xsdb.
22:54:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:54:00 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:54:00 INFO  : 'jtag frequency' command is executed.
22:54:00 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:54:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:54:04 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
22:54:04 INFO  : Context for 'APU' is selected.
22:54:04 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
22:54:04 INFO  : 'configparams force-mem-access 1' command is executed.
22:54:04 INFO  : Context for 'APU' is selected.
22:54:04 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
22:54:06 INFO  : 'psu_init' command is executed.
22:54:07 INFO  : 'after 1000' command is executed.
22:54:07 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:54:08 INFO  : 'after 1000' command is executed.
22:54:08 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:54:08 INFO  : 'catch {psu_protection}' command is executed.
22:54:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:54:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:54:09 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
22:54:09 INFO  : 'configparams force-mem-access 0' command is executed.
22:54:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

22:54:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:54:09 INFO  : 'con' command is executed.
22:54:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

22:54:09 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
23:04:10 INFO  : Disconnected from the channel tcfchan#1.
23:04:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:04:27 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
23:04:31 INFO  : XSCT server has started successfully.
23:04:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:04:47 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
23:04:47 INFO  : 'jtag frequency' command is executed.
23:04:47 ERROR : 'source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is cancelled.
23:04:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
----------------End of Script----------------

23:04:47 INFO  : Issued abort command to xsdb.
23:04:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:04:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:04:59 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
23:04:59 INFO  : 'jtag frequency' command is executed.
23:04:59 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
23:04:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
23:05:02 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
23:05:02 INFO  : Context for 'APU' is selected.
23:05:03 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
23:05:03 INFO  : 'configparams force-mem-access 1' command is executed.
23:05:03 INFO  : Context for 'APU' is selected.
23:05:03 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
23:05:04 INFO  : 'psu_init' command is executed.
23:05:05 INFO  : 'after 1000' command is executed.
23:05:05 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
23:05:06 INFO  : 'after 1000' command is executed.
23:05:06 INFO  : 'psu_ps_pl_reset_config' command is executed.
23:05:07 INFO  : 'catch {psu_protection}' command is executed.
23:05:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:05:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:05:08 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
23:05:08 INFO  : 'configparams force-mem-access 0' command is executed.
23:05:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

23:05:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:05:08 INFO  : 'con' command is executed.
23:05:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

23:05:08 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
23:06:55 INFO  : Disconnected from the channel tcfchan#1.
23:06:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:07:17 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
23:07:19 INFO  : XSCT server has started successfully.
23:07:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:07:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:07:35 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
23:07:35 INFO  : 'jtag frequency' command is executed.
23:07:35 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
23:07:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
23:07:38 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
23:07:38 INFO  : Context for 'APU' is selected.
23:07:39 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
23:07:39 INFO  : 'configparams force-mem-access 1' command is executed.
23:07:39 INFO  : Context for 'APU' is selected.
23:07:39 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
23:07:40 INFO  : 'psu_init' command is executed.
23:07:41 INFO  : 'after 1000' command is executed.
23:07:41 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
23:07:42 INFO  : 'after 1000' command is executed.
23:07:42 INFO  : 'psu_ps_pl_reset_config' command is executed.
23:07:42 INFO  : 'catch {psu_protection}' command is executed.
23:07:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:07:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:07:43 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
23:07:43 INFO  : 'configparams force-mem-access 0' command is executed.
23:07:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

23:07:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:07:43 INFO  : 'con' command is executed.
23:07:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

23:07:43 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
23:14:46 INFO  : Disconnected from the channel tcfchan#1.
23:14:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:15:03 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
23:15:05 INFO  : XSCT server has started successfully.
23:15:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:15:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:15:56 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
23:15:56 INFO  : 'jtag frequency' command is executed.
23:15:56 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
23:15:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
23:15:59 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
23:15:59 INFO  : Context for 'APU' is selected.
23:15:59 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
23:15:59 INFO  : 'configparams force-mem-access 1' command is executed.
23:15:59 INFO  : Context for 'APU' is selected.
23:15:59 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
23:16:29 ERROR : 'psu_init' is cancelled.
23:16:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

23:16:29 INFO  : Issued abort command to xsdb.
23:16:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:16:33 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
23:16:33 INFO  : 'jtag frequency' command is executed.
23:16:33 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
23:16:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
23:16:37 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
23:16:37 INFO  : Context for 'APU' is selected.
23:16:37 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
23:16:37 INFO  : 'configparams force-mem-access 1' command is executed.
23:16:37 INFO  : Context for 'APU' is selected.
23:16:37 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
23:16:38 INFO  : 'psu_init' command is executed.
23:16:39 INFO  : 'after 1000' command is executed.
23:16:39 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
23:16:40 INFO  : 'after 1000' command is executed.
23:16:40 INFO  : 'psu_ps_pl_reset_config' command is executed.
23:16:40 INFO  : 'catch {psu_protection}' command is executed.
23:16:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:16:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:16:41 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
23:16:41 INFO  : 'configparams force-mem-access 0' command is executed.
23:16:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

23:16:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:16:41 INFO  : 'con' command is executed.
23:16:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

23:16:41 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
23:17:01 INFO  : Disconnected from the channel tcfchan#1.
23:17:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:17:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:17:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:17:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:17:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:17:48 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
java.io.IOException: Command [C 4613 xsdb eval "connect -url tcp:127.0.0.1:3121"] aborted
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:838)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:95)
	at java.lang.Thread.run(Thread.java:745)
Caused by: java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(SocketInputStream.java:209)
	at java.net.SocketInputStream.read(SocketInputStream.java:141)
	at java.io.BufferedInputStream.read1(BufferedInputStream.java:284)
	at java.io.BufferedInputStream.read(BufferedInputStream.java:345)
	at java.io.FilterInputStream.read(FilterInputStream.java:107)
	at org.eclipse.tcf.core.ChannelTCP.get(ChannelTCP.java:185)
	at org.eclipse.tcf.core.StreamChannel.read(StreamChannel.java:84)
	at org.eclipse.tcf.core.AbstractChannel$1.run(AbstractChannel.java:327)
23:17:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:17:50 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
23:17:53 INFO  : XSCT server has started successfully.
23:17:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:18:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:18:20 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
23:18:20 INFO  : 'jtag frequency' command is executed.
23:18:20 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
23:18:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
23:18:23 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
23:18:23 INFO  : Context for 'APU' is selected.
23:18:23 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
23:18:23 INFO  : 'configparams force-mem-access 1' command is executed.
23:18:24 INFO  : Context for 'APU' is selected.
23:18:24 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
23:18:25 INFO  : 'psu_init' command is executed.
23:18:26 INFO  : 'after 1000' command is executed.
23:18:26 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
23:18:27 INFO  : 'after 1000' command is executed.
23:18:27 INFO  : 'psu_ps_pl_reset_config' command is executed.
23:18:27 INFO  : 'catch {psu_protection}' command is executed.
23:18:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:18:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:18:28 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
23:18:28 INFO  : 'configparams force-mem-access 0' command is executed.
23:18:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

23:18:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:18:28 INFO  : 'con' command is executed.
23:18:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

23:18:29 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
23:35:28 INFO  : Disconnected from the channel tcfchan#1.
23:35:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:35:51 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
23:35:54 INFO  : XSCT server has started successfully.
23:35:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:50:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:50:36 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
23:50:36 INFO  : 'jtag frequency' command is executed.
23:50:36 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
23:50:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
23:50:39 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
23:50:39 INFO  : Context for 'APU' is selected.
23:50:40 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
23:50:40 INFO  : 'configparams force-mem-access 1' command is executed.
23:50:40 INFO  : Context for 'APU' is selected.
23:50:40 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
23:50:57 ERROR : 'psu_init' is cancelled.
23:50:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

23:50:57 INFO  : Issued abort command to xsdb.
23:51:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:51:01 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
23:51:01 INFO  : 'jtag frequency' command is executed.
23:51:01 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
23:51:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
23:51:04 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
23:51:04 INFO  : Context for 'APU' is selected.
23:51:04 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
23:51:04 INFO  : 'configparams force-mem-access 1' command is executed.
23:51:05 INFO  : Context for 'APU' is selected.
23:51:05 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
23:51:06 INFO  : 'psu_init' command is executed.
23:51:07 INFO  : 'after 1000' command is executed.
23:51:07 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
23:51:08 INFO  : 'after 1000' command is executed.
23:51:08 INFO  : 'psu_ps_pl_reset_config' command is executed.
23:51:08 INFO  : 'catch {psu_protection}' command is executed.
23:51:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:51:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:51:09 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
23:51:09 INFO  : 'configparams force-mem-access 0' command is executed.
23:51:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

23:51:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:51:10 INFO  : 'con' command is executed.
23:51:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

23:51:10 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
23:52:16 INFO  : Disconnected from the channel tcfchan#1.
23:52:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:52:38 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
23:52:40 INFO  : XSCT server has started successfully.
23:52:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:53:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:53:26 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
23:53:26 INFO  : 'jtag frequency' command is executed.
23:53:26 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
23:53:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
23:53:29 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
23:53:30 INFO  : Context for 'APU' is selected.
23:53:30 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
23:53:31 INFO  : 'configparams force-mem-access 1' command is executed.
23:53:31 INFO  : Context for 'APU' is selected.
23:53:31 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
23:53:33 INFO  : 'psu_init' command is executed.
23:53:34 INFO  : 'after 1000' command is executed.
23:53:34 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
23:53:35 INFO  : 'after 1000' command is executed.
23:53:35 INFO  : 'psu_ps_pl_reset_config' command is executed.
23:53:35 INFO  : 'catch {psu_protection}' command is executed.
23:53:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:53:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:53:36 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
23:53:36 INFO  : 'configparams force-mem-access 0' command is executed.
23:53:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

23:53:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:53:37 INFO  : 'con' command is executed.
23:53:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

23:53:37 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
00:02:39 INFO  : Disconnected from the channel tcfchan#1.
00:02:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:02:58 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
java.io.IOException: Command [C 5275 xsdb eval "connect -url tcp:127.0.0.1:3121"] aborted
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:838)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:95)
	at java.lang.Thread.run(Thread.java:745)
Caused by: java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(SocketInputStream.java:209)
	at java.net.SocketInputStream.read(SocketInputStream.java:141)
	at java.io.BufferedInputStream.read1(BufferedInputStream.java:284)
	at java.io.BufferedInputStream.read(BufferedInputStream.java:345)
	at java.io.FilterInputStream.read(FilterInputStream.java:107)
	at org.eclipse.tcf.core.ChannelTCP.get(ChannelTCP.java:185)
	at org.eclipse.tcf.core.StreamChannel.read(StreamChannel.java:84)
	at org.eclipse.tcf.core.AbstractChannel$1.run(AbstractChannel.java:327)
00:02:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:03:00 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
00:03:03 INFO  : XSCT server has started successfully.
00:03:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:03:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:04:13 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
00:04:13 INFO  : 'jtag frequency' command is executed.
00:04:13 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
00:04:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
00:04:16 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
00:04:16 INFO  : Context for 'APU' is selected.
00:04:17 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
00:04:17 INFO  : 'configparams force-mem-access 1' command is executed.
00:04:17 INFO  : Context for 'APU' is selected.
00:04:17 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
00:04:19 INFO  : 'psu_init' command is executed.
00:04:20 INFO  : 'after 1000' command is executed.
00:04:20 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
00:04:21 INFO  : 'after 1000' command is executed.
00:04:21 INFO  : 'psu_ps_pl_reset_config' command is executed.
00:04:21 INFO  : 'catch {psu_protection}' command is executed.
00:04:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:04:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:04:22 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
00:04:22 INFO  : 'configparams force-mem-access 0' command is executed.
00:04:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:04:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:04:22 INFO  : 'con' command is executed.
00:04:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

00:04:22 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
00:05:19 INFO  : Disconnected from the channel tcfchan#1.
00:05:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:05:37 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
00:05:39 INFO  : XSCT server has started successfully.
00:05:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:05:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:06:00 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
00:06:00 INFO  : 'jtag frequency' command is executed.
00:06:00 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
00:06:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
00:06:04 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
00:06:05 INFO  : Context for 'APU' is selected.
00:06:05 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
00:06:05 INFO  : 'configparams force-mem-access 1' command is executed.
00:06:06 INFO  : Context for 'APU' is selected.
00:06:06 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
00:06:17 ERROR : 'psu_init' is cancelled.
00:06:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

00:06:17 INFO  : Issued abort command to xsdb.
00:06:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:06:21 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
00:06:22 INFO  : 'jtag frequency' command is executed.
00:06:22 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
00:06:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
00:06:25 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
00:06:25 INFO  : Context for 'APU' is selected.
00:06:25 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
00:06:25 INFO  : 'configparams force-mem-access 1' command is executed.
00:06:25 INFO  : Context for 'APU' is selected.
00:06:25 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
00:06:28 INFO  : 'psu_init' command is executed.
00:06:29 INFO  : 'after 1000' command is executed.
00:06:29 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
00:06:30 INFO  : 'after 1000' command is executed.
00:06:30 INFO  : 'psu_ps_pl_reset_config' command is executed.
00:06:30 INFO  : 'catch {psu_protection}' command is executed.
00:06:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:06:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:06:31 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
00:06:31 INFO  : 'configparams force-mem-access 0' command is executed.
00:06:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:06:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:06:31 INFO  : 'con' command is executed.
00:06:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

00:06:31 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
00:08:08 INFO  : Disconnected from the channel tcfchan#1.
00:08:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:08:28 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
00:08:30 INFO  : XSCT server has started successfully.
00:08:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:08:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:08:56 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
00:08:56 INFO  : 'jtag frequency' command is executed.
00:08:56 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
00:08:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
00:09:00 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
00:09:00 INFO  : Context for 'APU' is selected.
00:09:01 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
00:09:01 INFO  : 'configparams force-mem-access 1' command is executed.
00:09:01 INFO  : Context for 'APU' is selected.
00:09:01 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
00:09:04 INFO  : 'psu_init' command is executed.
00:09:05 INFO  : 'after 1000' command is executed.
00:09:05 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
00:09:06 INFO  : 'after 1000' command is executed.
00:09:06 INFO  : 'psu_ps_pl_reset_config' command is executed.
00:09:06 INFO  : 'catch {psu_protection}' command is executed.
00:09:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:09:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:09:07 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
00:09:07 INFO  : 'configparams force-mem-access 0' command is executed.
00:09:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:09:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:09:07 INFO  : 'con' command is executed.
00:09:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

00:09:07 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
00:10:08 INFO  : Disconnected from the channel tcfchan#1.
00:10:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:10:29 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
00:10:31 INFO  : XSCT server has started successfully.
00:10:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:11:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:11:31 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
00:11:31 INFO  : 'jtag frequency' command is executed.
00:11:31 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
00:11:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
00:11:34 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
00:11:34 INFO  : Context for 'APU' is selected.
00:11:35 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
00:11:35 INFO  : 'configparams force-mem-access 1' command is executed.
00:11:35 INFO  : Context for 'APU' is selected.
00:11:35 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
00:11:38 INFO  : 'psu_init' command is executed.
00:11:39 INFO  : 'after 1000' command is executed.
00:11:39 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
00:11:40 INFO  : 'after 1000' command is executed.
00:11:40 INFO  : 'psu_ps_pl_reset_config' command is executed.
00:11:40 INFO  : 'catch {psu_protection}' command is executed.
00:11:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:11:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:11:41 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
00:11:41 INFO  : 'configparams force-mem-access 0' command is executed.
00:11:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:11:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:11:41 INFO  : 'con' command is executed.
00:11:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

00:11:41 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
00:20:30 INFO  : Disconnected from the channel tcfchan#1.
00:20:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:20:53 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
00:20:55 INFO  : XSCT server has started successfully.
00:20:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:21:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:21:47 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
00:21:47 INFO  : 'jtag frequency' command is executed.
00:21:47 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
00:21:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
00:21:50 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
00:21:50 INFO  : Context for 'APU' is selected.
00:21:51 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
00:21:51 INFO  : 'configparams force-mem-access 1' command is executed.
00:21:51 INFO  : Context for 'APU' is selected.
00:21:51 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
00:22:16 ERROR : 'psu_init' is cancelled.
00:22:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

00:22:16 INFO  : Issued abort command to xsdb.
00:22:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:22:20 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
00:22:20 INFO  : 'jtag frequency' command is executed.
00:22:20 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
00:22:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
00:22:24 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
00:22:24 INFO  : Context for 'APU' is selected.
00:22:24 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
00:22:24 INFO  : 'configparams force-mem-access 1' command is executed.
00:22:24 INFO  : Context for 'APU' is selected.
00:22:24 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
00:22:25 INFO  : 'psu_init' command is executed.
00:22:26 INFO  : 'after 1000' command is executed.
00:22:27 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
00:22:28 INFO  : 'after 1000' command is executed.
00:22:28 INFO  : 'psu_ps_pl_reset_config' command is executed.
00:22:28 INFO  : 'catch {psu_protection}' command is executed.
00:22:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:22:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:22:29 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
00:22:29 INFO  : 'configparams force-mem-access 0' command is executed.
00:22:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:22:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:22:29 INFO  : 'con' command is executed.
00:22:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

00:22:29 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
00:23:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:23:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
00:23:40 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
00:23:50 INFO  : Disconnected from the channel tcfchan#1.
00:23:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:24:13 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
00:24:15 INFO  : XSCT server has started successfully.
00:24:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:24:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:24:41 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
00:24:41 INFO  : 'jtag frequency' command is executed.
00:24:41 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
00:24:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
00:24:45 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
00:24:45 INFO  : Context for 'APU' is selected.
00:24:45 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
00:24:45 INFO  : 'configparams force-mem-access 1' command is executed.
00:24:45 INFO  : Context for 'APU' is selected.
00:24:45 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
00:24:47 INFO  : 'psu_init' command is executed.
00:24:48 INFO  : 'after 1000' command is executed.
00:24:48 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
00:24:49 INFO  : 'after 1000' command is executed.
00:24:50 INFO  : 'psu_ps_pl_reset_config' command is executed.
00:24:50 INFO  : 'catch {psu_protection}' command is executed.
00:24:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:24:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:24:50 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
00:24:50 INFO  : 'configparams force-mem-access 0' command is executed.
00:24:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:24:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:24:51 INFO  : 'con' command is executed.
00:24:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

00:24:51 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
00:25:08 INFO  : Disconnected from the channel tcfchan#1.
00:25:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:25:33 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
00:25:36 INFO  : XSCT server has started successfully.
00:25:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:25:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:26:00 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
00:26:00 INFO  : 'jtag frequency' command is executed.
00:26:00 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
00:26:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
00:26:04 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
00:26:04 INFO  : Context for 'APU' is selected.
00:26:04 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
00:26:04 INFO  : 'configparams force-mem-access 1' command is executed.
00:26:04 INFO  : Context for 'APU' is selected.
00:26:04 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
00:26:07 INFO  : 'psu_init' command is executed.
00:26:08 INFO  : 'after 1000' command is executed.
00:26:08 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
00:26:09 INFO  : 'after 1000' command is executed.
00:26:09 INFO  : 'psu_ps_pl_reset_config' command is executed.
00:26:09 INFO  : 'catch {psu_protection}' command is executed.
00:26:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:26:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:26:10 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
00:26:10 INFO  : 'configparams force-mem-access 0' command is executed.
00:26:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:26:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:26:10 INFO  : 'con' command is executed.
00:26:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

00:26:10 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
00:26:55 INFO  : Disconnected from the channel tcfchan#1.
00:26:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:27:17 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
00:27:19 INFO  : XSCT server has started successfully.
00:27:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:28:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:28:34 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
00:28:34 INFO  : 'jtag frequency' command is executed.
00:28:34 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
00:28:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
00:28:37 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
00:28:37 INFO  : Context for 'APU' is selected.
00:28:37 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
00:28:37 INFO  : 'configparams force-mem-access 1' command is executed.
00:28:37 INFO  : Context for 'APU' is selected.
00:28:37 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
00:28:46 ERROR : 'psu_init' is cancelled.
00:28:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

00:28:46 INFO  : Issued abort command to xsdb.
00:28:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:28:51 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
00:28:51 INFO  : 'jtag frequency' command is executed.
00:28:51 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
00:28:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
00:28:54 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
00:28:55 INFO  : Context for 'APU' is selected.
00:28:55 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
00:28:55 INFO  : 'configparams force-mem-access 1' command is executed.
00:28:55 INFO  : Context for 'APU' is selected.
00:28:55 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
00:28:57 INFO  : 'psu_init' command is executed.
00:28:58 INFO  : 'after 1000' command is executed.
00:28:58 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
00:28:59 INFO  : 'after 1000' command is executed.
00:28:59 INFO  : 'psu_ps_pl_reset_config' command is executed.
00:28:59 INFO  : 'catch {psu_protection}' command is executed.
00:28:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:28:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:29:00 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
00:29:00 INFO  : 'configparams force-mem-access 0' command is executed.
00:29:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:29:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:29:00 INFO  : 'con' command is executed.
00:29:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

00:29:00 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
00:30:17 INFO  : Disconnected from the channel tcfchan#1.
00:30:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:30:39 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
00:30:42 INFO  : XSCT server has started successfully.
00:30:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:30:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:07 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
00:31:07 INFO  : 'jtag frequency' command is executed.
00:31:07 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
00:31:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
00:31:10 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
00:31:10 INFO  : Context for 'APU' is selected.
00:31:11 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
00:31:11 INFO  : 'configparams force-mem-access 1' command is executed.
00:31:11 INFO  : Context for 'APU' is selected.
00:31:11 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
00:31:13 INFO  : 'psu_init' command is executed.
00:31:14 INFO  : 'after 1000' command is executed.
00:31:14 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
00:31:15 INFO  : 'after 1000' command is executed.
00:31:15 INFO  : 'psu_ps_pl_reset_config' command is executed.
00:31:15 INFO  : 'catch {psu_protection}' command is executed.
00:31:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:31:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:31:16 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
00:31:16 INFO  : 'configparams force-mem-access 0' command is executed.
00:31:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:31:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:31:16 INFO  : 'con' command is executed.
00:31:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

00:31:16 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
00:32:16 INFO  : Disconnected from the channel tcfchan#1.
00:32:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:32:40 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
00:32:44 INFO  : XSCT server has started successfully.
00:32:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:32:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:13 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
00:33:13 INFO  : 'jtag frequency' command is executed.
00:33:13 ERROR : 'source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is cancelled.
00:33:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
----------------End of Script----------------

00:33:13 INFO  : Issued abort command to xsdb.
00:33:16 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: abort
00:33:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:33:21 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: abort
00:33:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:33:26 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: abort
00:33:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:34:27 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: abort
00:34:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:34:34 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: abort
00:34:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:38:25 INFO  : Registering command handlers for SDK TCF services
00:38:26 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
00:38:29 INFO  : XSCT server has started successfully.
00:38:29 INFO  : Successfully done setting XSCT server connection channel  
00:38:29 INFO  : Processing command line option -hwspec C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper.hdf.
00:38:29 INFO  : Successfully done setting SDK workspace  
00:38:29 INFO  : Checking for hwspec changes in the project design_mlp_wrapper_hw_platform_0.
00:39:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:39:12 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
00:39:12 INFO  : 'jtag frequency' command is executed.
00:39:12 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
00:39:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
00:39:16 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
00:39:16 INFO  : Context for 'APU' is selected.
00:39:17 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
00:39:17 INFO  : 'configparams force-mem-access 1' command is executed.
00:39:17 INFO  : Context for 'APU' is selected.
00:39:17 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
00:39:19 INFO  : 'psu_init' command is executed.
00:39:20 INFO  : 'after 1000' command is executed.
00:39:20 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
00:39:21 INFO  : 'after 1000' command is executed.
00:39:21 INFO  : 'psu_ps_pl_reset_config' command is executed.
00:39:21 INFO  : 'catch {psu_protection}' command is executed.
00:39:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:39:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:39:22 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
00:39:22 INFO  : 'configparams force-mem-access 0' command is executed.
00:39:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:39:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:39:23 INFO  : 'con' command is executed.
00:39:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

00:39:23 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
00:39:48 INFO  : Disconnected from the channel tcfchan#1.
00:39:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:40:05 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
java.io.IOException: Command [C 295 xsdb eval "connect -url tcp:127.0.0.1:3121"] aborted
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:838)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:95)
	at java.lang.Thread.run(Thread.java:745)
Caused by: java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(SocketInputStream.java:209)
	at java.net.SocketInputStream.read(SocketInputStream.java:141)
	at java.io.BufferedInputStream.read1(BufferedInputStream.java:284)
	at java.io.BufferedInputStream.read(BufferedInputStream.java:345)
	at java.io.FilterInputStream.read(FilterInputStream.java:107)
	at org.eclipse.tcf.core.ChannelTCP.get(ChannelTCP.java:185)
	at org.eclipse.tcf.core.StreamChannel.read(StreamChannel.java:84)
	at org.eclipse.tcf.core.AbstractChannel$1.run(AbstractChannel.java:327)
00:40:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:40:07 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
00:40:09 INFO  : XSCT server has started successfully.
00:40:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:40:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:40:33 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
00:40:33 INFO  : 'jtag frequency' command is executed.
00:40:33 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
00:40:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
00:40:37 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
00:40:37 INFO  : Context for 'APU' is selected.
00:40:37 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
00:40:37 INFO  : 'configparams force-mem-access 1' command is executed.
00:40:37 INFO  : Context for 'APU' is selected.
00:40:37 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
00:41:01 ERROR : 'psu_init' is cancelled.
00:41:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

00:41:01 INFO  : Issued abort command to xsdb.
00:41:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:41:05 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
00:41:05 INFO  : 'jtag frequency' command is executed.
00:41:05 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
00:41:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
00:41:08 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
00:41:08 INFO  : Context for 'APU' is selected.
00:41:08 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
00:41:08 INFO  : 'configparams force-mem-access 1' command is executed.
00:41:08 INFO  : Context for 'APU' is selected.
00:41:08 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
00:41:10 INFO  : 'psu_init' command is executed.
00:41:11 INFO  : 'after 1000' command is executed.
00:41:11 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
00:41:12 INFO  : 'after 1000' command is executed.
00:41:12 INFO  : 'psu_ps_pl_reset_config' command is executed.
00:41:12 INFO  : 'catch {psu_protection}' command is executed.
00:41:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:41:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:41:13 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
00:41:13 INFO  : 'configparams force-mem-access 0' command is executed.
00:41:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:41:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:41:13 INFO  : 'con' command is executed.
00:41:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

00:41:13 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
00:41:54 INFO  : Disconnected from the channel tcfchan#1.
00:41:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:42:11 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
00:42:13 INFO  : XSCT server has started successfully.
00:42:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:42:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:42:43 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
00:42:43 INFO  : 'jtag frequency' command is executed.
00:42:43 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
00:42:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
00:42:46 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
00:42:47 INFO  : Context for 'APU' is selected.
00:42:47 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
00:42:47 INFO  : 'configparams force-mem-access 1' command is executed.
00:42:47 INFO  : Context for 'APU' is selected.
00:42:47 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
00:42:48 INFO  : 'psu_init' command is executed.
00:42:49 INFO  : 'after 1000' command is executed.
00:42:49 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
00:42:50 INFO  : 'after 1000' command is executed.
00:42:50 INFO  : 'psu_ps_pl_reset_config' command is executed.
00:42:50 INFO  : 'catch {psu_protection}' command is executed.
00:42:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:42:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:42:51 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
00:42:51 INFO  : 'configparams force-mem-access 0' command is executed.
00:42:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:42:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:42:51 INFO  : 'con' command is executed.
00:42:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

00:42:51 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
00:44:37 INFO  : Disconnected from the channel tcfchan#1.
00:44:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:44:55 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
00:44:57 INFO  : XSCT server has started successfully.
00:44:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:45:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:45:26 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
00:45:26 INFO  : 'jtag frequency' command is executed.
00:45:26 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
00:45:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
00:45:30 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
00:45:30 INFO  : Context for 'APU' is selected.
00:45:30 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
00:45:30 INFO  : 'configparams force-mem-access 1' command is executed.
00:45:30 INFO  : Context for 'APU' is selected.
00:45:30 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
00:45:31 INFO  : 'psu_init' command is executed.
00:45:32 INFO  : 'after 1000' command is executed.
00:45:32 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
00:45:33 INFO  : 'after 1000' command is executed.
00:45:33 INFO  : 'psu_ps_pl_reset_config' command is executed.
00:45:33 INFO  : 'catch {psu_protection}' command is executed.
00:45:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:45:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:45:34 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
00:45:34 INFO  : 'configparams force-mem-access 0' command is executed.
00:45:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:45:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:45:34 INFO  : 'con' command is executed.
00:45:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

00:45:34 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
00:46:18 INFO  : Disconnected from the channel tcfchan#1.
00:46:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:46:37 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
00:46:39 INFO  : XSCT server has started successfully.
00:46:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:53:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:53:24 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
00:53:24 INFO  : 'jtag frequency' command is executed.
00:53:24 ERROR : 'source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is cancelled.
00:53:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
----------------End of Script----------------

00:53:24 INFO  : Issued abort command to xsdb.
00:53:35 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: abort
00:53:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:53:40 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: abort
00:53:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:54:04 ERROR : Failed to get_addr_tag_info
Reason: abort
00:54:07 ERROR : Failed to get_addr_tag_info
Reason: abort
00:54:12 ERROR : Failed to get_addr_tag_info
Reason: abort
00:54:12 ERROR : Failed to get_addr_tag_info
Reason: abort
00:54:13 ERROR : Failed to get_addr_tag_info
Reason: abort
00:54:13 ERROR : Failed to get_addr_tag_info
Reason: abort
00:55:12 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: abort
00:55:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:55:16 ERROR : Failed to get_addr_tag_info
Reason: abort
00:55:17 ERROR : Failed to get_addr_tag_info
Reason: abort
00:55:17 ERROR : Failed to get_addr_tag_info
Reason: abort
00:55:18 ERROR : Failed to get_addr_tag_info
Reason: abort
00:55:18 ERROR : Failed to get_addr_tag_info
Reason: abort
00:55:18 ERROR : Failed to get_addr_tag_info
Reason: abort
00:55:18 ERROR : Failed to get_addr_tag_info
Reason: abort
00:55:18 ERROR : Failed to get_addr_tag_info
Reason: abort
00:55:21 ERROR : Failed to get_addr_tag_info
Reason: abort
00:55:21 ERROR : Failed to get_addr_tag_info
Reason: abort
00:55:22 ERROR : Failed to get_addr_tag_info
Reason: abort
00:55:22 ERROR : Failed to get_addr_tag_info
Reason: abort
00:55:25 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: abort
00:55:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:55:29 ERROR : Failed to get_addr_tag_info
Reason: abort
00:55:29 ERROR : Failed to get_addr_tag_info
Reason: abort
00:55:29 ERROR : Failed to get_addr_tag_info
Reason: abort
00:55:36 ERROR : Failed to get_addr_tag_info
Reason: abort
00:55:36 ERROR : Failed to get_addr_tag_info
Reason: abort
00:55:37 ERROR : Failed to get_addr_tag_info
Reason: abort
00:55:44 ERROR : Failed to get_addr_tag_info
Reason: abort
00:55:45 ERROR : Failed to get_addr_tag_info
Reason: abort
00:55:45 ERROR : Failed to get_addr_tag_info
Reason: abort
00:56:18 INFO  : Registering command handlers for SDK TCF services
00:56:19 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
00:56:23 INFO  : XSCT server has started successfully.
00:56:24 INFO  : Processing command line option -hwspec C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper.hdf.
00:56:24 INFO  : Successfully done setting XSCT server connection channel  
00:56:24 INFO  : Successfully done setting SDK workspace  
00:56:24 INFO  : Checking for hwspec changes in the project design_mlp_wrapper_hw_platform_0.
00:57:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:57:09 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
00:57:09 INFO  : 'jtag frequency' command is executed.
00:57:09 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
00:57:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
00:57:13 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
00:57:14 INFO  : Context for 'APU' is selected.
00:57:14 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
00:57:14 INFO  : 'configparams force-mem-access 1' command is executed.
00:57:15 INFO  : Context for 'APU' is selected.
00:57:15 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
00:57:16 INFO  : 'psu_init' command is executed.
00:57:17 INFO  : 'after 1000' command is executed.
00:57:17 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
00:57:18 INFO  : 'after 1000' command is executed.
00:57:18 INFO  : 'psu_ps_pl_reset_config' command is executed.
00:57:19 INFO  : 'catch {psu_protection}' command is executed.
00:57:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:57:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:57:20 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
00:57:20 INFO  : 'configparams force-mem-access 0' command is executed.
00:57:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:57:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:57:20 INFO  : 'con' command is executed.
00:57:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

00:57:20 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
00:57:34 INFO  : Disconnected from the channel tcfchan#1.
00:57:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:57:54 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
00:57:56 INFO  : XSCT server has started successfully.
00:57:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:58:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:58:17 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
00:58:17 INFO  : 'jtag frequency' command is executed.
00:58:17 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
00:58:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
00:58:21 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
00:58:21 INFO  : Context for 'APU' is selected.
00:58:21 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
00:58:21 INFO  : 'configparams force-mem-access 1' command is executed.
00:58:21 INFO  : Context for 'APU' is selected.
00:58:21 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
00:58:31 ERROR : 'psu_init' is cancelled.
00:58:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

00:58:31 INFO  : Issued abort command to xsdb.
00:58:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:58:35 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
00:58:35 INFO  : 'jtag frequency' command is executed.
00:58:35 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
00:58:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
00:58:38 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
00:58:38 INFO  : Context for 'APU' is selected.
00:58:38 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
00:58:38 INFO  : 'configparams force-mem-access 1' command is executed.
00:58:38 INFO  : Context for 'APU' is selected.
00:58:38 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
00:58:41 INFO  : 'psu_init' command is executed.
00:58:42 INFO  : 'after 1000' command is executed.
00:58:42 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
00:58:43 INFO  : 'after 1000' command is executed.
00:58:43 INFO  : 'psu_ps_pl_reset_config' command is executed.
00:58:43 INFO  : 'catch {psu_protection}' command is executed.
00:58:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:58:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:58:44 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
00:58:44 INFO  : 'configparams force-mem-access 0' command is executed.
00:58:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

00:58:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:58:44 INFO  : 'con' command is executed.
00:58:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

00:58:44 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
01:11:00 INFO  : Disconnected from the channel tcfchan#1.
01:11:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:11:19 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
01:11:21 INFO  : XSCT server has started successfully.
01:11:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

01:11:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:11:44 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
01:11:44 INFO  : 'jtag frequency' command is executed.
01:11:44 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
01:11:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
01:11:47 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
01:11:47 INFO  : Context for 'APU' is selected.
01:11:48 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
01:11:48 INFO  : 'configparams force-mem-access 1' command is executed.
01:11:48 INFO  : Context for 'APU' is selected.
01:11:48 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
01:11:50 INFO  : 'psu_init' command is executed.
01:11:51 INFO  : 'after 1000' command is executed.
01:11:51 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
01:11:52 INFO  : 'after 1000' command is executed.
01:11:52 INFO  : 'psu_ps_pl_reset_config' command is executed.
01:11:52 INFO  : 'catch {psu_protection}' command is executed.
01:11:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:11:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
01:11:53 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
01:11:53 INFO  : 'configparams force-mem-access 0' command is executed.
01:11:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

01:11:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:11:54 INFO  : 'con' command is executed.
01:11:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

01:11:54 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
01:13:00 INFO  : Disconnected from the channel tcfchan#1.
01:13:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:13:19 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
01:13:22 INFO  : XSCT server has started successfully.
01:13:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

01:13:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:13:51 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
01:13:51 INFO  : 'jtag frequency' command is executed.
01:13:51 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
01:13:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
01:13:55 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
01:13:55 INFO  : Context for 'APU' is selected.
01:13:55 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
01:13:55 INFO  : 'configparams force-mem-access 1' command is executed.
01:13:55 INFO  : Context for 'APU' is selected.
01:13:55 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
01:13:57 INFO  : 'psu_init' command is executed.
01:13:58 INFO  : 'after 1000' command is executed.
01:13:58 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
01:13:59 INFO  : 'after 1000' command is executed.
01:13:59 INFO  : 'psu_ps_pl_reset_config' command is executed.
01:13:59 INFO  : 'catch {psu_protection}' command is executed.
01:13:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:13:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
01:14:00 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
01:14:00 INFO  : 'configparams force-mem-access 0' command is executed.
01:14:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

01:14:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:14:00 INFO  : 'con' command is executed.
01:14:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

01:14:00 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
01:14:40 INFO  : Disconnected from the channel tcfchan#1.
01:14:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:14:59 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
01:15:02 INFO  : XSCT server has started successfully.
01:15:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

01:27:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:28:12 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
01:28:12 INFO  : 'jtag frequency' command is executed.
01:28:12 ERROR : 'source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is cancelled.
01:28:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
----------------End of Script----------------

01:28:12 INFO  : Issued abort command to xsdb.
01:28:16 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: abort
01:28:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

01:28:21 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: abort
01:28:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

01:28:47 INFO  : Registering command handlers for SDK TCF services
01:28:48 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
01:28:51 INFO  : XSCT server has started successfully.
01:28:51 INFO  : Successfully done setting XSCT server connection channel  
01:28:52 INFO  : Successfully done setting SDK workspace  
01:28:52 INFO  : Processing command line option -hwspec C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper.hdf.
01:28:52 INFO  : Checking for hwspec changes in the project design_mlp_wrapper_hw_platform_0.
01:29:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:29:34 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
01:29:34 INFO  : 'jtag frequency' command is executed.
01:29:34 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
01:29:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
01:29:37 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
01:29:37 INFO  : Context for 'APU' is selected.
01:29:38 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
01:29:38 INFO  : 'configparams force-mem-access 1' command is executed.
01:29:38 INFO  : Context for 'APU' is selected.
01:29:38 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
01:29:57 ERROR : 'psu_init' is cancelled.
01:29:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

01:29:57 INFO  : Issued abort command to xsdb.
01:30:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:30:01 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
01:30:01 INFO  : 'jtag frequency' command is executed.
01:30:01 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
01:30:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
01:30:04 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
01:30:04 INFO  : Context for 'APU' is selected.
01:30:04 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
01:30:04 INFO  : 'configparams force-mem-access 1' command is executed.
01:30:05 INFO  : Context for 'APU' is selected.
01:30:05 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
01:30:06 INFO  : 'psu_init' command is executed.
01:30:07 INFO  : 'after 1000' command is executed.
01:30:07 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
01:30:08 INFO  : 'after 1000' command is executed.
01:30:08 INFO  : 'psu_ps_pl_reset_config' command is executed.
01:30:08 INFO  : 'catch {psu_protection}' command is executed.
01:30:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:30:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
01:30:09 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
01:30:09 INFO  : 'configparams force-mem-access 0' command is executed.
01:30:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

01:30:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:30:10 INFO  : 'con' command is executed.
01:30:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

01:30:10 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
01:32:25 INFO  : Disconnected from the channel tcfchan#1.
01:32:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:32:38 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
01:32:38 INFO  : 'jtag frequency' command is executed.
01:32:38 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
01:32:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
01:32:41 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
01:32:42 INFO  : Context for 'APU' is selected.
01:32:42 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
01:32:42 INFO  : 'configparams force-mem-access 1' command is executed.
01:32:42 INFO  : Context for 'APU' is selected.
01:32:42 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
01:32:45 INFO  : 'psu_init' command is executed.
01:32:46 INFO  : 'after 1000' command is executed.
01:32:46 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
01:32:47 INFO  : 'after 1000' command is executed.
01:32:47 INFO  : 'psu_ps_pl_reset_config' command is executed.
01:32:47 INFO  : 'catch {psu_protection}' command is executed.
01:32:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:32:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
01:32:48 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
01:32:48 INFO  : 'configparams force-mem-access 0' command is executed.
01:32:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

01:32:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:32:48 INFO  : 'con' command is executed.
01:32:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

01:32:48 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
01:37:37 INFO  : Disconnected from the channel tcfchan#2.
01:37:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:37:53 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
01:37:55 INFO  : XSCT server has started successfully.
01:37:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

01:38:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:38:14 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
01:38:14 INFO  : 'jtag frequency' command is executed.
01:38:14 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
01:38:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
01:38:17 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
01:38:17 INFO  : Context for 'APU' is selected.
01:38:17 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
01:38:17 INFO  : 'configparams force-mem-access 1' command is executed.
01:38:17 INFO  : Context for 'APU' is selected.
01:38:17 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
01:38:19 INFO  : 'psu_init' command is executed.
01:38:20 INFO  : 'after 1000' command is executed.
01:38:20 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
01:38:21 INFO  : 'after 1000' command is executed.
01:38:21 INFO  : 'psu_ps_pl_reset_config' command is executed.
01:38:21 INFO  : 'catch {psu_protection}' command is executed.
01:38:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:38:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
01:38:22 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
01:38:22 INFO  : 'configparams force-mem-access 0' command is executed.
01:38:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

01:38:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:38:22 INFO  : 'con' command is executed.
01:38:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

01:38:22 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
01:43:17 INFO  : Disconnected from the channel tcfchan#1.
01:43:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:43:33 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
01:43:35 INFO  : XSCT server has started successfully.
01:43:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

01:43:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:43:53 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
01:43:53 INFO  : 'jtag frequency' command is executed.
01:43:53 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
01:43:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
01:43:56 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
01:43:56 INFO  : Context for 'APU' is selected.
01:43:57 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
01:43:57 INFO  : 'configparams force-mem-access 1' command is executed.
01:43:57 INFO  : Context for 'APU' is selected.
01:43:57 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
01:44:09 ERROR : 'psu_init' is cancelled.
01:44:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

01:44:09 INFO  : Issued abort command to xsdb.
01:44:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:44:12 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
01:44:12 INFO  : 'jtag frequency' command is executed.
01:44:12 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
01:44:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
01:44:16 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
01:44:16 INFO  : Context for 'APU' is selected.
01:44:16 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
01:44:16 INFO  : 'configparams force-mem-access 1' command is executed.
01:44:16 INFO  : Context for 'APU' is selected.
01:44:16 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
01:44:17 INFO  : 'psu_init' command is executed.
01:44:18 INFO  : 'after 1000' command is executed.
01:44:18 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
01:44:19 INFO  : 'after 1000' command is executed.
01:44:19 INFO  : 'psu_ps_pl_reset_config' command is executed.
01:44:19 INFO  : 'catch {psu_protection}' command is executed.
01:44:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:44:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
01:44:20 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
01:44:20 INFO  : 'configparams force-mem-access 0' command is executed.
01:44:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

01:44:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:44:20 INFO  : 'con' command is executed.
01:44:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

01:44:20 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
01:45:15 INFO  : Disconnected from the channel tcfchan#1.
01:45:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:45:31 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
01:45:33 INFO  : XSCT server has started successfully.
01:45:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:45:48 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
01:45:48 INFO  : 'jtag frequency' command is executed.
01:45:48 ERROR : 'source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is cancelled.
01:45:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
----------------End of Script----------------

01:45:48 INFO  : Issued abort command to xsdb.
01:45:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

01:45:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:45:53 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
01:45:53 INFO  : 'jtag frequency' command is executed.
01:45:53 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
01:45:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
01:45:56 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
01:45:56 INFO  : Context for 'APU' is selected.
01:45:57 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
01:45:57 INFO  : 'configparams force-mem-access 1' command is executed.
01:45:57 INFO  : Context for 'APU' is selected.
01:45:57 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
01:45:58 INFO  : 'psu_init' command is executed.
01:45:59 INFO  : 'after 1000' command is executed.
01:45:59 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
01:46:00 INFO  : 'after 1000' command is executed.
01:46:00 INFO  : 'psu_ps_pl_reset_config' command is executed.
01:46:00 INFO  : 'catch {psu_protection}' command is executed.
01:46:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:46:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
01:46:01 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
01:46:01 INFO  : 'configparams force-mem-access 0' command is executed.
01:46:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

01:46:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:46:01 INFO  : 'con' command is executed.
01:46:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

01:46:01 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
02:03:11 INFO  : Disconnected from the channel tcfchan#1.
02:03:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:03:24 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
02:03:24 INFO  : 'jtag frequency' command is executed.
02:03:24 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
02:03:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
02:03:27 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
02:03:27 INFO  : Context for 'APU' is selected.
02:03:28 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
02:03:28 INFO  : 'configparams force-mem-access 1' command is executed.
02:03:28 INFO  : Context for 'APU' is selected.
02:03:28 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
02:03:29 INFO  : 'psu_init' command is executed.
02:03:30 INFO  : 'after 1000' command is executed.
02:03:30 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
02:03:31 INFO  : 'after 1000' command is executed.
02:03:31 INFO  : 'psu_ps_pl_reset_config' command is executed.
02:03:31 INFO  : 'catch {psu_protection}' command is executed.
02:03:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:03:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:03:32 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
02:03:32 INFO  : 'configparams force-mem-access 0' command is executed.
02:03:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

02:03:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:03:32 INFO  : 'con' command is executed.
02:03:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

02:03:32 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
02:04:49 INFO  : Disconnected from the channel tcfchan#2.
02:04:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:05:08 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
02:05:10 INFO  : XSCT server has started successfully.
02:05:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

02:05:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:05:29 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
02:05:29 INFO  : 'jtag frequency' command is executed.
02:05:29 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
02:05:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
02:05:32 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
02:05:32 INFO  : Context for 'APU' is selected.
02:05:32 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
02:05:33 INFO  : 'configparams force-mem-access 1' command is executed.
02:05:33 INFO  : Context for 'APU' is selected.
02:05:33 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
02:05:42 ERROR : 'psu_init' is cancelled.
02:05:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

02:05:42 INFO  : Issued abort command to xsdb.
02:05:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:05:45 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
02:05:45 INFO  : 'jtag frequency' command is executed.
02:05:45 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
02:05:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
02:05:49 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
02:05:49 INFO  : Context for 'APU' is selected.
02:05:49 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
02:05:49 INFO  : 'configparams force-mem-access 1' command is executed.
02:05:49 INFO  : Context for 'APU' is selected.
02:05:49 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
02:05:50 INFO  : 'psu_init' command is executed.
02:05:51 INFO  : 'after 1000' command is executed.
02:05:51 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
02:05:52 INFO  : 'after 1000' command is executed.
02:05:52 INFO  : 'psu_ps_pl_reset_config' command is executed.
02:05:52 INFO  : 'catch {psu_protection}' command is executed.
02:05:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:05:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:05:53 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
02:05:53 INFO  : 'configparams force-mem-access 0' command is executed.
02:05:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

02:05:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:05:53 INFO  : 'con' command is executed.
02:05:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

02:05:53 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
02:06:46 INFO  : Disconnected from the channel tcfchan#1.
12:09:08 INFO  : Registering command handlers for SDK TCF services
12:09:10 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
12:09:20 INFO  : XSCT server has started successfully.
12:09:26 INFO  : Successfully done setting XSCT server connection channel  
12:09:26 INFO  : Processing command line option -hwspec C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper.hdf.
12:09:26 INFO  : Successfully done setting SDK workspace  
12:09:26 INFO  : Checking for hwspec changes in the project design_mlp_wrapper_hw_platform_0.
12:23:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:23:04 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:23:04 INFO  : 'jtag frequency' command is executed.
12:23:04 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:23:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:23:08 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
12:23:08 INFO  : Context for 'APU' is selected.
12:23:08 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
12:23:08 INFO  : 'configparams force-mem-access 1' command is executed.
12:23:08 INFO  : Context for 'APU' is selected.
12:23:08 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
12:23:10 INFO  : 'psu_init' command is executed.
12:23:11 INFO  : 'after 1000' command is executed.
12:23:11 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:23:12 INFO  : 'after 1000' command is executed.
12:23:12 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:23:12 INFO  : 'catch {psu_protection}' command is executed.
12:23:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:23:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:23:13 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
12:23:13 INFO  : 'configparams force-mem-access 0' command is executed.
12:23:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

12:23:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:23:14 INFO  : 'con' command is executed.
12:23:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:23:14 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
12:26:47 INFO  : Disconnected from the channel tcfchan#1.
12:26:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:27:13 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
12:27:16 INFO  : XSCT server has started successfully.
12:27:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:27:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:27:41 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:27:41 INFO  : 'jtag frequency' command is executed.
12:27:41 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:27:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:27:44 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
12:27:44 INFO  : Context for 'APU' is selected.
12:27:45 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
12:27:45 INFO  : 'configparams force-mem-access 1' command is executed.
12:27:45 INFO  : Context for 'APU' is selected.
12:27:45 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
12:27:59 ERROR : 'psu_init' is cancelled.
12:27:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

12:27:59 INFO  : Issued abort command to xsdb.
12:28:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:28:03 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:28:03 INFO  : 'jtag frequency' command is executed.
12:28:03 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:28:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:28:06 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
12:28:06 INFO  : Context for 'APU' is selected.
12:28:06 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
12:28:06 INFO  : 'configparams force-mem-access 1' command is executed.
12:28:07 INFO  : Context for 'APU' is selected.
12:28:07 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
12:28:08 INFO  : 'psu_init' command is executed.
12:28:09 INFO  : 'after 1000' command is executed.
12:28:09 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:28:10 INFO  : 'after 1000' command is executed.
12:28:10 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:28:10 INFO  : 'catch {psu_protection}' command is executed.
12:28:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:28:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:28:11 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
12:28:11 INFO  : 'configparams force-mem-access 0' command is executed.
12:28:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

12:28:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:28:11 INFO  : 'con' command is executed.
12:28:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:28:11 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
12:50:59 INFO  : Disconnected from the channel tcfchan#1.
12:51:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:51:17 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
12:51:20 INFO  : XSCT server has started successfully.
12:51:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:51:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:51:52 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:51:52 INFO  : 'jtag frequency' command is executed.
12:51:52 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:51:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:51:55 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
12:51:55 INFO  : Context for 'APU' is selected.
12:51:56 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
12:51:56 INFO  : 'configparams force-mem-access 1' command is executed.
12:51:56 INFO  : Context for 'APU' is selected.
12:51:56 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
12:51:57 INFO  : 'psu_init' command is executed.
12:51:58 INFO  : 'after 1000' command is executed.
12:51:58 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:51:59 INFO  : 'after 1000' command is executed.
12:51:59 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:51:59 INFO  : 'catch {psu_protection}' command is executed.
12:51:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:52:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:52:01 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
12:52:01 INFO  : 'configparams force-mem-access 0' command is executed.
12:52:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

12:52:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:52:01 INFO  : 'con' command is executed.
12:52:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:52:01 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
12:53:04 INFO  : Disconnected from the channel tcfchan#1.
12:53:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:53:26 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
12:53:29 INFO  : XSCT server has started successfully.
12:53:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:53:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:53:47 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:53:47 INFO  : 'jtag frequency' command is executed.
12:53:47 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:53:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:53:50 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
12:53:50 INFO  : Context for 'APU' is selected.
12:53:51 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
12:53:51 INFO  : 'configparams force-mem-access 1' command is executed.
12:53:51 INFO  : Context for 'APU' is selected.
12:53:51 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
12:53:52 INFO  : 'psu_init' command is executed.
12:53:53 INFO  : 'after 1000' command is executed.
12:53:53 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:53:54 INFO  : 'after 1000' command is executed.
12:53:54 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:53:54 INFO  : 'catch {psu_protection}' command is executed.
12:53:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:53:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:53:55 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
12:53:55 INFO  : 'configparams force-mem-access 0' command is executed.
12:53:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

12:53:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:53:56 INFO  : 'con' command is executed.
12:53:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:53:56 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
12:54:20 INFO  : Disconnected from the channel tcfchan#1.
12:54:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:54:39 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
12:54:42 INFO  : XSCT server has started successfully.
12:54:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:54:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:55:01 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:55:01 INFO  : 'jtag frequency' command is executed.
12:55:01 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:55:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:55:05 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
12:55:05 INFO  : Context for 'APU' is selected.
12:55:05 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
12:55:05 INFO  : 'configparams force-mem-access 1' command is executed.
12:55:05 INFO  : Context for 'APU' is selected.
12:55:05 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
12:55:17 ERROR : 'psu_init' is cancelled.
12:55:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

12:55:17 INFO  : Issued abort command to xsdb.
12:55:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:55:21 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:55:21 INFO  : 'jtag frequency' command is executed.
12:55:21 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:55:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:55:24 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
12:55:24 INFO  : Context for 'APU' is selected.
12:55:24 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
12:55:24 INFO  : 'configparams force-mem-access 1' command is executed.
12:55:24 INFO  : Context for 'APU' is selected.
12:55:24 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
12:55:26 INFO  : 'psu_init' command is executed.
12:55:27 INFO  : 'after 1000' command is executed.
12:55:27 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:55:28 INFO  : 'after 1000' command is executed.
12:55:28 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:55:28 INFO  : 'catch {psu_protection}' command is executed.
12:55:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:55:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:55:29 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
12:55:29 INFO  : 'configparams force-mem-access 0' command is executed.
12:55:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

12:55:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:55:29 INFO  : 'con' command is executed.
12:55:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:55:29 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
12:55:47 INFO  : Disconnected from the channel tcfchan#1.
12:55:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:08 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
12:56:11 INFO  : XSCT server has started successfully.
12:56:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:57:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:57:48 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:57:48 INFO  : 'jtag frequency' command is executed.
12:57:48 ERROR : 'source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is cancelled.
12:57:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
----------------End of Script----------------

12:57:48 INFO  : Issued abort command to xsdb.
12:57:52 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: abort
12:57:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:57:55 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: abort
12:57:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:57:59 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: abort
12:57:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:58:09 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: abort
12:58:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:58:26 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: abort
12:58:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:58:58 INFO  : Registering command handlers for SDK TCF services
12:59:00 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
12:59:04 INFO  : XSCT server has started successfully.
12:59:04 INFO  : Successfully done setting XSCT server connection channel  
12:59:04 INFO  : Successfully done setting SDK workspace  
12:59:04 INFO  : Processing command line option -hwspec C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper.hdf.
12:59:04 INFO  : Checking for hwspec changes in the project design_mlp_wrapper_hw_platform_0.
12:59:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:00:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:00:07 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:00:07 INFO  : 'jtag frequency' command is executed.
13:00:07 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:00:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
13:00:11 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
13:00:11 INFO  : Context for 'APU' is selected.
13:00:11 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
13:00:11 INFO  : 'configparams force-mem-access 1' command is executed.
13:00:11 INFO  : Context for 'APU' is selected.
13:00:11 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
13:00:13 INFO  : 'psu_init' command is executed.
13:00:14 INFO  : 'after 1000' command is executed.
13:00:14 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:00:15 INFO  : 'after 1000' command is executed.
13:00:15 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:00:15 INFO  : 'catch {psu_protection}' command is executed.
13:00:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:00:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:00:16 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
13:00:16 INFO  : 'configparams force-mem-access 0' command is executed.
13:00:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:00:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:00:16 INFO  : 'con' command is executed.
13:00:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

13:00:16 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
13:00:52 INFO  : Disconnected from the channel tcfchan#1.
13:00:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:11 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
13:01:13 INFO  : XSCT server has started successfully.
13:01:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:01:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:34 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:01:34 INFO  : 'jtag frequency' command is executed.
13:01:34 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:01:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
13:01:38 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
13:01:38 INFO  : Context for 'APU' is selected.
13:01:39 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
13:01:39 INFO  : 'configparams force-mem-access 1' command is executed.
13:01:39 INFO  : Context for 'APU' is selected.
13:01:39 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
13:01:53 ERROR : 'psu_init' is cancelled.
13:01:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

13:01:53 INFO  : Issued abort command to xsdb.
13:01:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:59 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:01:59 INFO  : 'jtag frequency' command is executed.
13:01:59 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:01:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
13:02:02 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
13:02:02 INFO  : Context for 'APU' is selected.
13:02:02 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
13:02:02 INFO  : 'configparams force-mem-access 1' command is executed.
13:02:02 INFO  : Context for 'APU' is selected.
13:02:02 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
13:02:05 INFO  : 'psu_init' command is executed.
13:02:06 INFO  : 'after 1000' command is executed.
13:02:06 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:02:07 INFO  : 'after 1000' command is executed.
13:02:07 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:02:07 INFO  : 'catch {psu_protection}' command is executed.
13:02:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:02:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:02:08 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
13:02:08 INFO  : 'configparams force-mem-access 0' command is executed.
13:02:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:02:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:02:08 INFO  : 'con' command is executed.
13:02:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

13:02:08 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
13:04:08 INFO  : Disconnected from the channel tcfchan#1.
13:04:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:04:42 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
13:04:46 INFO  : XSCT server has started successfully.
13:04:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:04:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:05:18 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:05:18 INFO  : 'jtag frequency' command is executed.
13:05:18 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:05:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
13:05:22 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
13:05:22 INFO  : Context for 'APU' is selected.
13:05:22 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
13:05:22 INFO  : 'configparams force-mem-access 1' command is executed.
13:05:22 INFO  : Context for 'APU' is selected.
13:05:23 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
13:05:25 INFO  : 'psu_init' command is executed.
13:05:26 INFO  : 'after 1000' command is executed.
13:05:26 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:05:27 INFO  : 'after 1000' command is executed.
13:05:27 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:05:27 INFO  : 'catch {psu_protection}' command is executed.
13:05:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:05:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:05:28 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
13:05:28 INFO  : 'configparams force-mem-access 0' command is executed.
13:05:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:05:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:05:28 INFO  : 'con' command is executed.
13:05:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

13:05:28 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
13:07:08 INFO  : Disconnected from the channel tcfchan#1.
13:07:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:38 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
13:07:41 INFO  : XSCT server has started successfully.
13:07:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:07:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:04 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:08:04 INFO  : 'jtag frequency' command is executed.
13:08:04 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:08:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
13:08:07 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
13:08:07 INFO  : Context for 'APU' is selected.
13:08:08 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
13:08:08 INFO  : 'configparams force-mem-access 1' command is executed.
13:08:08 INFO  : Context for 'APU' is selected.
13:08:08 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
13:08:11 INFO  : 'psu_init' command is executed.
13:08:12 INFO  : 'after 1000' command is executed.
13:08:12 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:08:13 INFO  : 'after 1000' command is executed.
13:08:13 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:08:13 INFO  : 'catch {psu_protection}' command is executed.
13:08:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:08:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:08:14 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
13:08:14 INFO  : 'configparams force-mem-access 0' command is executed.
13:08:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:08:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:08:14 INFO  : 'con' command is executed.
13:08:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

13:08:14 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
13:08:52 INFO  : Disconnected from the channel tcfchan#1.
13:08:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:11 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
13:09:14 INFO  : XSCT server has started successfully.
13:09:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:09:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:46 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:09:46 INFO  : 'jtag frequency' command is executed.
13:09:46 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:09:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
13:09:49 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
13:09:49 INFO  : Context for 'APU' is selected.
13:09:50 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
13:09:50 INFO  : 'configparams force-mem-access 1' command is executed.
13:09:50 INFO  : Context for 'APU' is selected.
13:09:50 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
13:09:51 INFO  : 'psu_init' command is executed.
13:09:52 INFO  : 'after 1000' command is executed.
13:09:52 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:09:53 INFO  : 'after 1000' command is executed.
13:09:53 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:09:53 INFO  : 'catch {psu_protection}' command is executed.
13:09:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:09:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:09:54 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
13:09:54 INFO  : 'configparams force-mem-access 0' command is executed.
13:09:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:09:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:09:55 INFO  : 'con' command is executed.
13:09:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

13:09:55 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
13:32:30 INFO  : Disconnected from the channel tcfchan#1.
13:32:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:50 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
13:32:53 INFO  : XSCT server has started successfully.
13:32:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:33:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:24 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:33:24 INFO  : 'jtag frequency' command is executed.
13:33:24 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:33:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
13:33:27 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
13:33:27 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:33:27 INFO  : Context for 'APU' is selected.
13:33:27 INFO  : 'jtag frequency' command is executed.
13:33:28 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
13:33:28 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:33:28 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:28 INFO  : Context for 'APU' is selected.
13:33:28 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
13:33:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
13:33:28 ERROR : Context does not support memory read. Unsupported command
13:33:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

13:33:32 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
13:33:32 INFO  : Context for 'APU' is selected.
13:33:32 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
13:33:32 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:32 INFO  : Context for 'APU' is selected.
13:33:32 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
13:33:49 ERROR : 'psu_init' is cancelled.
13:33:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

13:33:49 INFO  : Issued abort command to xsdb.
13:33:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:53 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:33:53 INFO  : 'jtag frequency' command is executed.
13:33:53 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:33:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
13:33:57 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
13:33:57 INFO  : Context for 'APU' is selected.
13:33:57 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
13:33:57 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:57 INFO  : Context for 'APU' is selected.
13:33:57 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
13:34:00 INFO  : 'psu_init' command is executed.
13:34:01 INFO  : 'after 1000' command is executed.
13:34:01 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:34:02 INFO  : 'after 1000' command is executed.
13:34:02 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:34:02 INFO  : 'catch {psu_protection}' command is executed.
13:34:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:34:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:34:03 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
13:34:03 INFO  : 'configparams force-mem-access 0' command is executed.
13:34:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:34:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:34:04 INFO  : 'con' command is executed.
13:34:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

13:34:04 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
13:34:16 INFO  : Disconnected from the channel tcfchan#1.
13:34:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:34:33 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
13:34:35 INFO  : XSCT server has started successfully.
13:34:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:34:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:34:54 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:34:54 INFO  : 'jtag frequency' command is executed.
13:34:54 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:34:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
13:34:58 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
13:34:58 INFO  : Context for 'APU' is selected.
13:34:58 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
13:34:58 INFO  : 'configparams force-mem-access 1' command is executed.
13:34:58 INFO  : Context for 'APU' is selected.
13:34:58 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
13:35:00 INFO  : 'psu_init' command is executed.
13:35:01 INFO  : 'after 1000' command is executed.
13:35:01 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:35:02 INFO  : 'after 1000' command is executed.
13:35:02 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:35:02 INFO  : 'catch {psu_protection}' command is executed.
13:35:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:35:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:35:03 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
13:35:03 INFO  : 'configparams force-mem-access 0' command is executed.
13:35:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:35:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:35:03 INFO  : 'con' command is executed.
13:35:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

13:35:03 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
13:36:16 INFO  : Disconnected from the channel tcfchan#1.
13:36:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:36:34 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
13:36:38 INFO  : XSCT server has started successfully.
13:36:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:37:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:37:23 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:37:23 INFO  : 'jtag frequency' command is executed.
13:37:23 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:37:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
13:37:25 ERROR : fpga initialization failed
13:37:25 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga initialization failed
13:37:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
----------------End of Script----------------

13:37:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:37:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
13:37:37 ERROR : fpga initialization failed
13:37:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:37:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
13:37:52 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
13:38:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:39 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:38:39 INFO  : 'jtag frequency' command is executed.
13:38:39 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:38:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
13:38:43 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
13:38:43 INFO  : Context for 'APU' is selected.
13:38:43 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
13:38:43 INFO  : 'configparams force-mem-access 1' command is executed.
13:38:43 INFO  : Context for 'APU' is selected.
13:38:43 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
13:38:45 INFO  : 'psu_init' command is executed.
13:38:46 INFO  : 'after 1000' command is executed.
13:38:46 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:38:47 INFO  : 'after 1000' command is executed.
13:38:47 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:38:47 INFO  : 'catch {psu_protection}' command is executed.
13:38:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:38:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:38:48 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
13:38:48 INFO  : 'configparams force-mem-access 0' command is executed.
13:38:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:38:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:38:48 INFO  : 'con' command is executed.
13:38:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

13:38:48 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
13:39:37 INFO  : Disconnected from the channel tcfchan#1.
13:39:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:54 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
13:39:56 INFO  : XSCT server has started successfully.
13:39:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:40:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:40:15 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:40:15 INFO  : 'jtag frequency' command is executed.
13:40:15 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:40:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
13:40:19 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
13:40:19 INFO  : Context for 'APU' is selected.
13:40:19 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
13:40:19 INFO  : 'configparams force-mem-access 1' command is executed.
13:40:19 INFO  : Context for 'APU' is selected.
13:40:19 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
13:40:57 ERROR : 'psu_init' is cancelled.
13:40:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

13:40:57 INFO  : Issued abort command to xsdb.
13:41:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:41:01 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:41:01 INFO  : 'jtag frequency' command is executed.
13:41:01 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:41:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
13:41:04 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
13:41:04 INFO  : Context for 'APU' is selected.
13:41:04 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
13:41:04 INFO  : 'configparams force-mem-access 1' command is executed.
13:41:04 INFO  : Context for 'APU' is selected.
13:41:05 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
13:41:06 INFO  : 'psu_init' command is executed.
13:41:07 INFO  : 'after 1000' command is executed.
13:41:07 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:41:08 INFO  : 'after 1000' command is executed.
13:41:08 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:41:08 INFO  : 'catch {psu_protection}' command is executed.
13:41:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:41:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:41:09 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
13:41:09 INFO  : 'configparams force-mem-access 0' command is executed.
13:41:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:41:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:41:09 INFO  : 'con' command is executed.
13:41:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

13:41:09 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
13:41:34 INFO  : Disconnected from the channel tcfchan#1.
13:41:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:41:51 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
13:41:54 INFO  : XSCT server has started successfully.
13:41:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:42:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:42:28 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:42:28 INFO  : 'jtag frequency' command is executed.
13:42:28 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:42:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
13:42:31 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
13:42:31 INFO  : Context for 'APU' is selected.
13:42:31 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
13:42:31 INFO  : 'configparams force-mem-access 1' command is executed.
13:42:31 INFO  : Context for 'APU' is selected.
13:42:31 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
13:42:33 INFO  : 'psu_init' command is executed.
13:42:34 INFO  : 'after 1000' command is executed.
13:42:34 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:42:35 INFO  : 'after 1000' command is executed.
13:42:35 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:42:35 INFO  : 'catch {psu_protection}' command is executed.
13:42:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:42:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:42:36 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
13:42:36 INFO  : 'configparams force-mem-access 0' command is executed.
13:42:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:42:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:42:36 INFO  : 'con' command is executed.
13:42:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

13:42:36 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
13:43:33 INFO  : Disconnected from the channel tcfchan#1.
13:43:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:50 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
13:43:52 INFO  : XSCT server has started successfully.
13:43:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:43:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:44:11 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:44:11 INFO  : 'jtag frequency' command is executed.
13:44:11 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:44:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
13:44:14 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
13:44:14 INFO  : Context for 'APU' is selected.
13:44:14 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
13:44:14 INFO  : 'configparams force-mem-access 1' command is executed.
13:44:14 INFO  : Context for 'APU' is selected.
13:44:14 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
13:44:31 ERROR : 'psu_init' is cancelled.
13:44:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

13:44:31 INFO  : Issued abort command to xsdb.
13:44:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:44:57 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:44:57 INFO  : 'jtag frequency' command is executed.
13:44:58 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:44:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
13:45:01 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
13:45:01 INFO  : Context for 'APU' is selected.
13:45:01 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
13:45:01 INFO  : 'configparams force-mem-access 1' command is executed.
13:45:01 INFO  : Context for 'APU' is selected.
13:45:01 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
13:45:02 INFO  : 'psu_init' command is executed.
13:45:03 INFO  : 'after 1000' command is executed.
13:45:03 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:45:04 INFO  : 'after 1000' command is executed.
13:45:04 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:45:05 INFO  : 'catch {psu_protection}' command is executed.
13:45:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:45:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:45:06 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
13:45:06 INFO  : 'configparams force-mem-access 0' command is executed.
13:45:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:45:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:45:06 INFO  : 'con' command is executed.
13:45:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

13:45:06 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
13:54:53 INFO  : Disconnected from the channel tcfchan#1.
13:54:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:55:11 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
13:55:14 INFO  : XSCT server has started successfully.
13:55:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:55:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:53 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:55:53 INFO  : 'jtag frequency' command is executed.
13:55:53 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:55:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
13:55:56 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
13:55:56 INFO  : Context for 'APU' is selected.
13:55:56 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
13:55:56 INFO  : 'configparams force-mem-access 1' command is executed.
13:55:56 INFO  : Context for 'APU' is selected.
13:55:56 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
13:55:57 INFO  : 'psu_init' command is executed.
13:55:58 INFO  : 'after 1000' command is executed.
13:55:58 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:55:59 INFO  : 'after 1000' command is executed.
13:55:59 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:55:59 INFO  : 'catch {psu_protection}' command is executed.
13:55:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:56:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:56:01 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
13:56:01 INFO  : 'configparams force-mem-access 0' command is executed.
13:56:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:56:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:56:01 INFO  : 'con' command is executed.
13:56:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

13:56:01 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
13:58:23 INFO  : Disconnected from the channel tcfchan#1.
16:22:33 INFO  : Registering command handlers for SDK TCF services
16:22:35 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
16:22:40 INFO  : XSCT server has started successfully.
16:22:40 INFO  : Successfully done setting XSCT server connection channel  
16:22:44 INFO  : Successfully done setting SDK workspace  
16:22:44 INFO  : Processing command line option -hwspec C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper.hdf.
16:22:44 INFO  : Checking for hwspec changes in the project design_mlp_wrapper_hw_platform_0.
17:00:36 INFO  : Registering command handlers for SDK TCF services
17:00:37 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
17:00:42 INFO  : XSCT server has started successfully.
17:00:42 INFO  : Processing command line option -hwspec C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper.hdf.
17:00:58 INFO  : Successfully done setting XSCT server connection channel  
17:00:58 INFO  : Successfully done setting SDK workspace  
17:00:59 INFO  : Checking for hwspec changes in the project design_mlp_wrapper_hw_platform_0.
17:01:50 INFO  : Refreshed build settings on project mlp
17:02:35 INFO  : Refreshed build settings on project mlp
17:04:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:57 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:04:57 INFO  : 'jtag frequency' command is executed.
17:04:57 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:04:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:05:01 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
17:05:01 INFO  : Context for 'APU' is selected.
17:05:02 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
17:05:02 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:02 INFO  : Context for 'APU' is selected.
17:05:02 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
17:05:04 INFO  : 'psu_init' command is executed.
17:05:05 INFO  : 'after 1000' command is executed.
17:05:05 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:05:06 INFO  : 'after 1000' command is executed.
17:05:06 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:05:06 INFO  : 'catch {psu_protection}' command is executed.
17:05:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:05:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:05:07 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
17:05:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:05:08 INFO  : 'con' command is executed.
17:05:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:05:08 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
17:08:10 INFO  : Disconnected from the channel tcfchan#1.
17:08:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:31 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
17:08:35 INFO  : XSCT server has started successfully.
17:08:35 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
17:08:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:08:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:08:35 INFO  : Issued abort command to xsdb.
17:08:38 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: abort
17:08:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:09:23 INFO  : Registering command handlers for SDK TCF services
17:09:24 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
17:09:28 INFO  : XSCT server has started successfully.
17:09:28 INFO  : Successfully done setting XSCT server connection channel  
17:09:28 INFO  : Successfully done setting SDK workspace  
17:09:28 INFO  : Processing command line option -hwspec C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper.hdf.
17:09:28 INFO  : Checking for hwspec changes in the project design_mlp_wrapper_hw_platform_0.
17:09:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:01 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:10:01 INFO  : 'jtag frequency' command is executed.
17:10:01 ERROR : 'source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is cancelled.
17:10:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
----------------End of Script----------------

17:10:01 INFO  : Issued abort command to xsdb.
17:10:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:10:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:07 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:10:07 INFO  : 'jtag frequency' command is executed.
17:10:07 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:10:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:10:11 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
17:10:11 INFO  : Context for 'APU' is selected.
17:10:12 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
17:10:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:12 INFO  : Context for 'APU' is selected.
17:10:12 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
17:10:45 ERROR : 'psu_init' is cancelled.
17:10:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

17:10:45 INFO  : Issued abort command to xsdb.
17:10:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:49 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:10:49 INFO  : 'jtag frequency' command is executed.
17:10:49 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:10:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:10:52 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
17:10:52 INFO  : Context for 'APU' is selected.
17:10:52 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
17:10:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:53 INFO  : Context for 'APU' is selected.
17:10:53 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
17:10:54 INFO  : 'psu_init' command is executed.
17:10:55 INFO  : 'after 1000' command is executed.
17:10:55 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:10:56 INFO  : 'after 1000' command is executed.
17:10:56 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:10:56 INFO  : 'catch {psu_protection}' command is executed.
17:10:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:10:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:10:57 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
17:10:57 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:10:58 INFO  : 'con' command is executed.
17:10:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:10:58 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
17:11:25 INFO  : Disconnected from the channel tcfchan#1.
17:11:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:42 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
17:11:45 INFO  : XSCT server has started successfully.
17:11:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:11:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:10 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:12:10 INFO  : 'jtag frequency' command is executed.
17:12:10 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:12:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:12:13 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
17:12:13 INFO  : Context for 'APU' is selected.
17:12:14 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
17:12:14 INFO  : 'configparams force-mem-access 1' command is executed.
17:12:14 INFO  : Context for 'APU' is selected.
17:12:14 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
17:12:15 INFO  : 'psu_init' command is executed.
17:12:16 INFO  : 'after 1000' command is executed.
17:12:16 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:12:17 INFO  : 'after 1000' command is executed.
17:12:18 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:12:18 INFO  : 'catch {psu_protection}' command is executed.
17:12:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:12:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:12:18 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
17:12:18 INFO  : 'configparams force-mem-access 0' command is executed.
17:12:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

17:12:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:12:19 INFO  : 'con' command is executed.
17:12:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:12:19 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
17:32:11 INFO  : Disconnected from the channel tcfchan#1.
17:32:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:29 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
17:32:32 INFO  : XSCT server has started successfully.
17:32:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:32:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:52 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:32:52 INFO  : 'jtag frequency' command is executed.
17:32:52 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:32:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:32:55 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
17:32:55 INFO  : Context for 'APU' is selected.
17:32:56 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
17:32:56 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:56 INFO  : Context for 'APU' is selected.
17:32:56 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
17:32:58 INFO  : 'psu_init' command is executed.
17:32:59 INFO  : 'after 1000' command is executed.
17:32:59 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:33:00 INFO  : 'after 1000' command is executed.
17:33:00 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:33:00 INFO  : 'catch {psu_protection}' command is executed.
17:33:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:33:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:33:01 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
17:33:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:33:01 INFO  : 'con' command is executed.
17:33:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:33:01 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
18:27:06 INFO  : Disconnected from the channel tcfchan#1.
18:27:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:33 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
18:27:38 INFO  : XSCT server has started successfully.
18:27:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:27:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:07 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:28:07 INFO  : 'jtag frequency' command is executed.
18:28:07 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:28:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:28:10 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
18:28:11 INFO  : Context for 'APU' is selected.
18:28:11 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
18:28:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:11 INFO  : Context for 'APU' is selected.
18:28:12 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
18:29:35 ERROR : 'psu_init' is cancelled.
18:29:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

18:29:35 INFO  : Issued abort command to xsdb.
18:29:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:39 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:29:39 INFO  : 'jtag frequency' command is executed.
18:29:39 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
18:29:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
18:29:43 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
18:29:43 INFO  : Context for 'APU' is selected.
18:29:43 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
18:29:43 INFO  : 'configparams force-mem-access 1' command is executed.
18:29:43 INFO  : Context for 'APU' is selected.
18:29:43 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
18:29:45 INFO  : 'psu_init' command is executed.
18:29:46 INFO  : 'after 1000' command is executed.
18:29:46 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:29:47 INFO  : 'after 1000' command is executed.
18:29:47 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:29:47 INFO  : 'catch {psu_protection}' command is executed.
18:29:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:29:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:29:48 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
18:29:48 INFO  : 'configparams force-mem-access 0' command is executed.
18:29:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

18:29:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:29:48 INFO  : 'con' command is executed.
18:29:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

18:29:48 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
19:53:52 INFO  : Disconnected from the channel tcfchan#1.
19:53:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:11 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
19:54:15 INFO  : XSCT server has started successfully.
19:54:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:54:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:51 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
19:54:51 INFO  : 'jtag frequency' command is executed.
19:54:51 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
19:54:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
19:54:54 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
19:54:55 INFO  : Context for 'APU' is selected.
19:54:55 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
19:54:55 INFO  : 'configparams force-mem-access 1' command is executed.
19:54:55 INFO  : Context for 'APU' is selected.
19:54:55 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
19:54:56 INFO  : 'psu_init' command is executed.
19:54:57 INFO  : 'after 1000' command is executed.
19:54:57 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
19:54:58 INFO  : 'after 1000' command is executed.
19:54:59 INFO  : 'psu_ps_pl_reset_config' command is executed.
19:54:59 INFO  : 'catch {psu_protection}' command is executed.
19:54:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:54:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:55:00 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
19:55:00 INFO  : 'configparams force-mem-access 0' command is executed.
19:55:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

19:55:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:55:00 INFO  : 'con' command is executed.
19:55:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

19:55:00 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
20:35:24 INFO  : Disconnected from the channel tcfchan#1.
20:35:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:35:43 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
20:35:46 INFO  : XSCT server has started successfully.
20:35:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:37:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:17 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:37:17 INFO  : 'jtag frequency' command is executed.
20:37:17 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
20:37:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
20:37:20 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
20:37:20 INFO  : Context for 'APU' is selected.
20:37:21 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
20:37:21 INFO  : 'configparams force-mem-access 1' command is executed.
20:37:21 INFO  : Context for 'APU' is selected.
20:37:21 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
20:37:23 INFO  : 'psu_init' command is executed.
20:37:24 INFO  : 'after 1000' command is executed.
20:37:24 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:37:25 INFO  : 'after 1000' command is executed.
20:37:25 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:37:25 INFO  : 'catch {psu_protection}' command is executed.
20:37:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:37:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:37:26 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
20:37:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:37:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

20:37:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:37:26 INFO  : 'con' command is executed.
20:37:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

20:37:27 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
20:38:56 INFO  : Disconnected from the channel tcfchan#1.
20:38:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:15 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
20:39:18 INFO  : XSCT server has started successfully.
20:39:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:39:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:53 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:39:53 INFO  : 'jtag frequency' command is executed.
20:39:53 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
20:39:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
20:39:56 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
20:39:56 INFO  : Context for 'APU' is selected.
20:39:57 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
20:39:57 INFO  : 'configparams force-mem-access 1' command is executed.
20:39:57 INFO  : Context for 'APU' is selected.
20:39:57 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
20:40:14 ERROR : 'psu_init' is cancelled.
20:40:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

20:40:14 INFO  : Issued abort command to xsdb.
20:40:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:19 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:40:19 INFO  : 'jtag frequency' command is executed.
20:40:19 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
20:40:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
20:40:22 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
20:40:22 INFO  : Context for 'APU' is selected.
20:40:22 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
20:40:22 INFO  : 'configparams force-mem-access 1' command is executed.
20:40:22 INFO  : Context for 'APU' is selected.
20:40:22 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
20:40:24 INFO  : 'psu_init' command is executed.
20:40:25 INFO  : 'after 1000' command is executed.
20:40:25 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:40:26 INFO  : 'after 1000' command is executed.
20:40:26 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:40:26 INFO  : 'catch {psu_protection}' command is executed.
20:40:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:40:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:40:27 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
20:40:27 INFO  : 'configparams force-mem-access 0' command is executed.
20:40:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

20:40:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:40:27 INFO  : 'con' command is executed.
20:40:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

20:40:27 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
20:43:01 INFO  : Disconnected from the channel tcfchan#1.
20:43:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:19 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
20:43:21 INFO  : XSCT server has started successfully.
20:43:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:43:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:44 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:43:44 INFO  : 'jtag frequency' command is executed.
20:43:44 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
20:43:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
20:43:48 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
20:43:48 INFO  : Context for 'APU' is selected.
20:43:48 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
20:43:48 INFO  : 'configparams force-mem-access 1' command is executed.
20:43:48 INFO  : Context for 'APU' is selected.
20:43:48 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
20:43:50 INFO  : 'psu_init' command is executed.
20:43:51 INFO  : 'after 1000' command is executed.
20:43:51 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:43:52 INFO  : 'after 1000' command is executed.
20:43:52 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:43:52 INFO  : 'catch {psu_protection}' command is executed.
20:43:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:43:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:43:53 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
20:43:53 INFO  : 'configparams force-mem-access 0' command is executed.
20:43:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

20:43:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:43:53 INFO  : 'con' command is executed.
20:43:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

20:43:53 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
20:45:02 INFO  : Disconnected from the channel tcfchan#1.
20:45:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:21 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
20:45:24 INFO  : XSCT server has started successfully.
20:45:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:45:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:49 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:45:49 INFO  : 'jtag frequency' command is executed.
20:45:49 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
20:45:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
20:45:52 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
20:45:52 INFO  : Context for 'APU' is selected.
20:45:52 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
20:45:52 INFO  : 'configparams force-mem-access 1' command is executed.
20:45:53 INFO  : Context for 'APU' is selected.
20:45:53 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
20:45:54 INFO  : 'psu_init' command is executed.
20:45:55 INFO  : 'after 1000' command is executed.
20:45:55 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:45:56 INFO  : 'after 1000' command is executed.
20:45:56 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:45:56 INFO  : 'catch {psu_protection}' command is executed.
20:45:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:45:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:45:57 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
20:45:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:45:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

20:45:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:45:58 INFO  : 'con' command is executed.
20:45:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

20:45:58 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
20:47:52 INFO  : Disconnected from the channel tcfchan#1.
20:47:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:11 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
20:48:13 INFO  : XSCT server has started successfully.
20:48:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:48:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:43 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:48:43 INFO  : 'jtag frequency' command is executed.
20:48:43 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
20:48:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
20:48:47 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
20:48:47 INFO  : Context for 'APU' is selected.
20:48:48 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
20:48:48 INFO  : 'configparams force-mem-access 1' command is executed.
20:48:48 INFO  : Context for 'APU' is selected.
20:48:48 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
20:48:58 ERROR : 'psu_init' is cancelled.
20:48:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

20:48:58 INFO  : Issued abort command to xsdb.
20:49:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:49:02 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:49:02 INFO  : 'jtag frequency' command is executed.
20:49:02 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
20:49:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
20:49:05 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
20:49:05 INFO  : Context for 'APU' is selected.
20:49:05 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
20:49:06 INFO  : 'configparams force-mem-access 1' command is executed.
20:49:06 INFO  : Context for 'APU' is selected.
20:49:06 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
20:49:07 INFO  : 'psu_init' command is executed.
20:49:08 INFO  : 'after 1000' command is executed.
20:49:08 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:49:09 INFO  : 'after 1000' command is executed.
20:49:09 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:49:09 INFO  : 'catch {psu_protection}' command is executed.
20:49:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:49:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:49:11 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
20:49:11 INFO  : 'configparams force-mem-access 0' command is executed.
20:49:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

20:49:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:49:11 INFO  : 'con' command is executed.
20:49:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

20:49:11 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
20:50:12 INFO  : Disconnected from the channel tcfchan#1.
21:05:27 INFO  : Registering command handlers for SDK TCF services
21:05:30 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
21:05:36 INFO  : XSCT server has started successfully.
21:05:36 INFO  : Successfully done setting XSCT server connection channel  
21:05:46 INFO  : Successfully done setting SDK workspace  
21:05:46 INFO  : Processing command line option -hwspec C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper.hdf.
21:05:46 INFO  : Checking for hwspec changes in the project design_mlp_wrapper_hw_platform_0.
21:11:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:11:48 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
21:11:48 INFO  : 'jtag frequency' command is executed.
21:11:48 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:11:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
21:11:52 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
21:11:52 INFO  : Context for 'APU' is selected.
21:11:53 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
21:11:53 INFO  : 'configparams force-mem-access 1' command is executed.
21:11:53 INFO  : Context for 'APU' is selected.
21:11:53 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
21:11:54 INFO  : 'psu_init' command is executed.
21:11:55 INFO  : 'after 1000' command is executed.
21:11:55 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:11:56 INFO  : 'after 1000' command is executed.
21:11:56 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:11:56 INFO  : 'catch {psu_protection}' command is executed.
21:11:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:11:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:11:58 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
21:11:58 INFO  : 'configparams force-mem-access 0' command is executed.
21:11:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

21:11:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:11:58 INFO  : 'con' command is executed.
21:11:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

21:11:58 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
21:12:16 INFO  : Disconnected from the channel tcfchan#1.
21:12:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:38 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
21:12:40 INFO  : XSCT server has started successfully.
21:12:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:12:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:56 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
21:12:56 INFO  : 'jtag frequency' command is executed.
21:12:56 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:12:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
21:12:59 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
21:12:59 INFO  : Context for 'APU' is selected.
21:13:00 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
21:13:00 INFO  : 'configparams force-mem-access 1' command is executed.
21:13:00 INFO  : Context for 'APU' is selected.
21:13:00 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
21:13:46 ERROR : 'psu_init' is cancelled.
21:13:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

21:13:47 INFO  : Issued abort command to xsdb.
21:13:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:50 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
21:13:50 INFO  : 'jtag frequency' command is executed.
21:13:50 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:13:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
21:13:54 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
21:13:54 INFO  : Context for 'APU' is selected.
21:13:54 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
21:13:54 INFO  : 'configparams force-mem-access 1' command is executed.
21:13:54 INFO  : Context for 'APU' is selected.
21:13:54 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
21:13:55 INFO  : 'psu_init' command is executed.
21:13:56 INFO  : 'after 1000' command is executed.
21:13:56 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:13:57 INFO  : 'after 1000' command is executed.
21:13:57 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:13:57 INFO  : 'catch {psu_protection}' command is executed.
21:13:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:13:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:13:58 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
21:13:58 INFO  : 'configparams force-mem-access 0' command is executed.
21:13:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

21:13:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:13:58 INFO  : 'con' command is executed.
21:13:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

21:13:58 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
21:34:11 INFO  : Disconnected from the channel tcfchan#1.
12:01:57 INFO  : Registering command handlers for SDK TCF services
12:02:01 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\temp_xsdb_launch_script.tcl
12:02:06 INFO  : XSCT server has started successfully.
12:02:16 INFO  : Successfully done setting XSCT server connection channel  
12:02:16 INFO  : Successfully done setting SDK workspace  
12:02:16 INFO  : Processing command line option -hwspec C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper.hdf.
12:02:16 INFO  : Checking for hwspec changes in the project design_mlp_wrapper_hw_platform_0.
12:21:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:21:44 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:21:44 INFO  : 'jtag frequency' command is executed.
12:21:44 INFO  : Sourcing of 'C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:21:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:21:48 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit"
12:21:48 INFO  : Context for 'APU' is selected.
12:21:48 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf'.
12:21:48 INFO  : 'configparams force-mem-access 1' command is executed.
12:21:48 INFO  : Context for 'APU' is selected.
12:21:48 INFO  : Sourcing of 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl' is done.
12:21:49 INFO  : 'psu_init' command is executed.
12:21:50 INFO  : 'after 1000' command is executed.
12:21:50 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:21:51 INFO  : 'after 1000' command is executed.
12:21:51 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:21:51 INFO  : 'catch {psu_protection}' command is executed.
12:21:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:21:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:21:52 INFO  : The application 'C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf' is downloaded to processor 'psu_cortexa53_0'.
12:21:52 INFO  : 'configparams force-mem-access 0' command is executed.
12:21:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/design_mlp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/design_mlp_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow C:/Users/User/Desktop/VivadoWorkspace/VivadoProjects/mlp/mlp.sdk/mlp/Debug/mlp.elf
configparams force-mem-access 0
----------------End of Script----------------

12:21:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:21:53 INFO  : 'con' command is executed.
12:21:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:21:53 INFO  : Launch script is exported to file 'C:\Users\User\Desktop\VivadoWorkspace\VivadoProjects\mlp\mlp.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mlp.elf_on_local.tcl'
12:28:58 INFO  : Disconnected from the channel tcfchan#1.
