// Seed: 1911493744
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input logic id_2,
    output wor id_3,
    input wire id_4,
    output supply0 id_5,
    output logic id_6,
    input tri0 id_7,
    input supply0 id_8
);
  always @(1'b0) begin : LABEL_0
    if (id_4) id_6 <= id_2;
    else disable id_10;
  end
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
endmodule
