Checking out license 'RTL_Compiler_Ultra'... (0 seconds elapsed)
License 'RTL_Compiler_Ultra' (main version: 14.2, alternate version: 14.2) checkout failed.
Checking out license 'Genus_Synthesis'... (0 seconds elapsed)
Reading GUI preferences file '/home/tlattmann/.cadence/rc.gui'.
Finished loading tool scripts (7 seconds elapsed)

                                                Cadence Encounter(R) RTL Compiler
                                   Version RC14.25 - v14.20-s046_1 (64-bit), built Aug 11 2015


Copyright notice: Copyright 1997-2015 Cadence Design Systems, Inc. All rights reserved worldwide. 

WARNING: This version of RC is 884 days old.
         Visit downloads.cadence.com for the latest release of RC.


=================================================================================================================================
                                          Welcome to Cadence Encounter(R) RTL Compiler

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

            object  attribute
            ------  ---------
       cpf_command  synthesize_complex_expressions
    cpf_command_id  current_set_instance_macro
    cpf_command_id  current_set_instance_module
    cpf_command_id  done_in_apply_cpf
    cpf_command_id  done_in_write_cpf
    cpf_command_id  macro_definition_command
    cpf_command_id  rc_command
            design  base_mode
            design  disable_power_mode_factorization
            design  dp_perform_rewriting_operations
            design  lp_clock_gating_hierarchical
            design  lp_map_to_srpg_cells
            design  lp_optimize_dynamic_power_first
            design  lp_srpg_pg_driver
          instance  black_box
          instance  dft_inherited_dont_scan
          instance  gint_has_connected_pg_pin
          instance  lp_map_to_srpg_cells
          instance  lp_map_to_srpg_type
          instance  lp_srpg_pg_driver
           libcell  black_box
           libcell  location
            libpin  q_pin_of_d_pin
               net  hier_net
               net  logic0_driven
               net  logic1_driven
      power_domain  library_domain_by_mode
      power_domain  shutoff_signal
      power_domain  shutoff_signal_polarity
              root  auto_ungroup_min_effort
              root  constant_prop_through_iso_cell
              root  degenerate_complex_seqs
              root  disable_power_mode
              root  dp_perform_csa_operations
              root  dp_perform_rewriting_operations
              root  dp_perform_sharing_operations
              root  dp_perform_speculation_operations
              root  driver_for_unloaded_ports
              root  enable_parallel_iopt
              root  enc_in_place_opt
              root  enc_opt_drv
              root  hdl_flatten_array
              root  hdl_old_reg_naming
              root  hdl_reg_naming_style_scalar
              root  hdl_reg_naming_style_vector
              root  hdl_trim_target_index
              root  hdl_use_params_in_cell_search
              root  ignore_unknown_embedded_commands
              root  lbr_async_clr_pre_seqs_interchangable
              root  lp_clock_gating_hierarchical
              root  lp_insert_clock_gating_incremental
              root  lp_iopt_mvt_multipass_flow
              root  lp_multi_vt_optimization_effort
              root  ovf_mode
              root  ovf_verification_directory
              root  ple_parameter_source_priority
              root  power_optimization_effort
              root  pqos_virtual_buffer
              root  retime_preserve_state_points
              root  wlec_env_var
              root  wlec_flat_r2n
              root  wlec_no_exit
              root  wlec_old_lp_ec_flow
              root  wlec_save_ssion
              root  wlec_sim_lib
              root  wlec_sim_plus_lib
              root  wlec_skip_iso_check_hier_compare
              root  wlec_skip_lvl_check_hier_compare
              root  wlec_verbose
         subdesign  allow_csa_subdesign
         subdesign  allow_sharing_subdesign
         subdesign  allow_speculation_subdesign
         subdesign  auto_ungroup_ok
         subdesign  dp_perform_rewriting_operations
         subdesign  lp_clock_gating_hierarchical

Send us feedback at rc_feedback@cadence.com.
=================================================================================================================================

Sourcing './rc_RTL.tcl' (Thu Jan 11 12:11:55 +0100 2018)...
  Setting attribute of root '/': 'hdl_search_path' = ../HDL
  Setting attribute of root '/': 'lib_search_path' = /home/cdsmgr/ams/liberty/c35_3.3V

  Message Summary for Library c35_CORELIB_TYP.lib:
  ************************************************
  Could not find an attribute in the library. [LBR-436]: 328
  Missing a function attribute in the output pin definition. [LBR-518]: 3
  An unsupported construct was detected in this library. [LBR-40]: 1
  ************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 3.300000, 25.000000) in library 'c35_CORELIB_TYP.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLANT1' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLANT1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLANT2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLANT2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLANT5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLANT5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLANT10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLANT10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLANT25' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLANT25' must have an output pin.
  Setting attribute of root '/': 'library' = c35_CORELIB_TYP.lib
  Setting attribute of root '/': 'information_level' = 6
            Reading VHDL file '../HDL/constants.vhdl'
            Reading VHDL file '../HDL/datatypes.vhdl'
            Reading VHDL file '../HDL/functions.vhdl'
            Reading VHDL file '../HDL/dft8optimiert.vhdl'
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '../HDL/dft8optimiert.vhdl' on line 312.
        : The specified construct has no effect on synthesis. In some cases (such as 'after' clauses in signal assignments) may cause a mismatch between and simulation.
            Reading VHDL file '../HDL/dft8_optimiert_top.vhdl'
  Library has 143 usable logic and 88 usable sequential lib-cells.
Info    : Found unusable library cells. [LBR-415]
        : Library: 'c35_CORELIB_TYP.lib', Total cells: 248, Unusable cells: 14.
	List of unusable cells: 'DLY12 DLY22 DLY32 DLY42 BUSHD TIE0 TIE1 TIELOW TIEHIGH FILLANT1 FILLANT2 FILLANT5 FILLANT10 FILLANT25 .'
        : For more information, refer to 'Cells Identified as Unusable' in the RC User Guide. The number of unusable cells that is listed depends on the setting of the 'information_level' root attribute. If set to a value less than 6, the list is limited to 10 unusable cells. If set to a value equal to or higher than 6, all unusable cells are listed.
Error   : Unsupported clock edge construct. [VHDL-601] [elaborate]
        : Clock-edge expression must be the condition of the last clause of an 'if' statement. The clock edge expression is in file '../HDL/dft8optimiert.vhdl' on line 322.
        : See 'Specifying Clock Signals for Flip-Flops' in 'HDL Modeling in Encounter RTL Compiler' for information on how to model clock-edge expressions.
Error   : Could not find an HDL design. [CDFG-210] [elaborate]
        : The design is 'dft8optimiert_top:arch'.
        : Ensure that the design exists or the correct file was loaded.
errorInfo: elaborate dft8optimiert_top:arch
errorInfo: 1
    while executing
"elaborate	${basename}:${hdl_vhdl_preferred_architecture}"
1
Encountered problems processing file: rc_RTL.tcl
rc:/> exit
Normal exit.