module program_counter (
    input clock,            // Clock signal
    input reset,          // Reset signal
    input [31:0] pc_in,   // Input for PC (next instruction address)
    output reg [31:0] pc_out // Current value of the PC
);

     always @(posedge clock ) begin
        if (reset) begin
            pc_out <= 32'h003FFFFC  ; // Reset value
        end else begin
            pc_out <= pc_out + 4; // Increment PC by 4 on every clock cycle
        end
    end
endmodule
