GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\Andrew Dudaronek\Desktop\UVC_Module_LED\src\gowin_osc\gowin_osc.v'
Analyzing Verilog file 'C:\Users\Andrew Dudaronek\Desktop\UVC_Module_LED\src\top.v'
Undeclared symbol 'clk', assumed default net type 'wire'("C:\Users\Andrew Dudaronek\Desktop\UVC_Module_LED\src\top.v":9)
Compiling module 'top'("C:\Users\Andrew Dudaronek\Desktop\UVC_Module_LED\src\top.v":1)
Compiling module 'Gowin_OSC'("C:\Users\Andrew Dudaronek\Desktop\UVC_Module_LED\src\gowin_osc\gowin_osc.v":9)
WARN  (EX3791) : Expression size 20 truncated to fit in target size 19("C:\Users\Andrew Dudaronek\Desktop\UVC_Module_LED\src\top.v":13)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\Andrew Dudaronek\Desktop\UVC_Module_LED\impl\gwsynthesis\UVC_Module_LED.vg" completed
[100%] Generate report file "C:\Users\Andrew Dudaronek\Desktop\UVC_Module_LED\impl\gwsynthesis\UVC_Module_LED_syn.rpt.html" completed
GowinSynthesis finish
