   1              		.cpu cortex-m0
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 4
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.code	16
  13              		.file	"CLK002.c"
  14              		.section	.text.CLK002_Init,"ax",%progbits
  15              		.align	1
  16              		.global	CLK002_Init
  17              		.code	16
  18              		.thumb_func
  20              	CLK002_Init:
  21 0000 70B5     		push	{r4, r5, r6, lr}
  22 0002 304C     		ldr	r4, .L24
  23 0004 C023     		mov	r3, #192
  24 0006 6362     		str	r3, [r4, #36]
  25              	.L2:
  26 0008 606A     		ldr	r0, [r4, #36]
  27 000a 4007     		lsl	r0, r0, #29
  28 000c FCD4     		bmi	.L2
  29 000e 2E4B     		ldr	r3, .L24+4
  30 0010 FF20     		mov	r0, #255
  31 0012 1A68     		ldr	r2, [r3]
  32 0014 1A60     		str	r2, [r3]
  33 0016 1E68     		ldr	r6, [r3]
  34 0018 1D68     		ldr	r5, [r3]
  35 001a 3104     		lsl	r1, r6, #16
  36 001c 8543     		bic	r5, r0
  37 001e 1D60     		str	r5, [r3]
  38 0020 0E0E     		lsr	r6, r1, #24
  39 0022 2A4A     		ldr	r2, .L24+8
  40 0024 1968     		ldr	r1, [r3]
  41 0026 1143     		orr	r1, r2
  42 0028 1960     		str	r1, [r3]
  43              	.L3:
  44 002a 1868     		ldr	r0, [r3]
  45 002c 264D     		ldr	r5, .L24+4
  46 002e 4000     		lsl	r0, r0, #1
  47 0030 FBD4     		bmi	.L3
  48 0032 012E     		cmp	r6, #1
  49 0034 04D1     		bne	.L4
  50              	.L10:
  51 0036 C323     		mov	r3, #195
  52 0038 6362     		str	r3, [r4, #36]
  53 003a FFF7FEFF 		bl	SystemCoreClockUpdate
  54              		@ sp needed for prologue
  55 003e 70BD     		pop	{r4, r5, r6, pc}
  56              	.L4:
  57 0040 FF21     		mov	r1, #255
  58 0042 0802     		lsl	r0, r1, #8
  59 0044 2D68     		ldr	r5, [r5]
  60 0046 2249     		ldr	r1, .L24+12
  61 0048 002E     		cmp	r6, #0
  62 004a 18D1     		bne	.L5
  63 004c 0542     		tst	r5, r0
  64 004e 09D1     		bne	.L6
  65              	.L22:
  66 0050 1C68     		ldr	r4, [r3]
  67 0052 0C40     		and	r4, r1
  68 0054 1C60     		str	r4, [r3]
  69 0056 1868     		ldr	r0, [r3]
  70 0058 1043     		orr	r0, r2
  71 005a 1860     		str	r0, [r3]
  72              	.L7:
  73 005c 1D68     		ldr	r5, [r3]
  74 005e 6C00     		lsl	r4, r5, #1
  75 0060 FCD4     		bmi	.L7
  76 0062 F5E7     		b	.L22
  77              	.L6:
  78 0064 1868     		ldr	r0, [r3]
  79 0066 8025     		mov	r5, #128
  80 0068 0140     		and	r1, r0
  81 006a 6E00     		lsl	r6, r5, #1
  82 006c 3143     		orr	r1, r6
  83 006e 1960     		str	r1, [r3]
  84 0070 1968     		ldr	r1, [r3]
  85 0072 0A43     		orr	r2, r1
  86 0074 1A60     		str	r2, [r3]
  87              	.L9:
  88 0076 1A68     		ldr	r2, [r3]
  89 0078 5600     		lsl	r6, r2, #1
  90 007a FCD4     		bmi	.L9
  91 007c DBE7     		b	.L10
  92              	.L5:
  93 007e 2840     		and	r0, r5
  94 0080 000A     		lsr	r0, r0, #8
  95              	.L13:
  96 0082 0428     		cmp	r0, #4
  97 0084 10D9     		bls	.L11
  98 0086 0326     		mov	r6, #3
  99 0088 B043     		bic	r0, r6
 100 008a 0430     		add	r0, r0, #4
 101 008c 1D68     		ldr	r5, [r3]
 102 008e 8008     		lsr	r0, r0, #2
 103 0090 0606     		lsl	r6, r0, #24
 104 0092 0D40     		and	r5, r1
 105 0094 360C     		lsr	r6, r6, #16
 106 0096 3543     		orr	r5, r6
 107 0098 1D60     		str	r5, [r3]
 108 009a 1D68     		ldr	r5, [r3]
 109 009c 1543     		orr	r5, r2
 110 009e 1D60     		str	r5, [r3]
 111              	.L12:
 112 00a0 1E68     		ldr	r6, [r3]
 113 00a2 7600     		lsl	r6, r6, #1
 114 00a4 FCD4     		bmi	.L12
 115 00a6 ECE7     		b	.L13
 116              	.L11:
 117 00a8 1E68     		ldr	r6, [r3]
 118 00aa 8020     		mov	r0, #128
 119 00ac 3140     		and	r1, r6
 120 00ae 4500     		lsl	r5, r0, #1
 121 00b0 2943     		orr	r1, r5
 122 00b2 1960     		str	r1, [r3]
 123 00b4 1968     		ldr	r1, [r3]
 124 00b6 0A43     		orr	r2, r1
 125 00b8 1A60     		str	r2, [r3]
 126              	.L14:
 127 00ba 1A68     		ldr	r2, [r3]
 128 00bc 5000     		lsl	r0, r2, #1
 129 00be FCD4     		bmi	.L14
 130 00c0 B9E7     		b	.L10
 131              	.L25:
 132 00c2 C046     		.align	2
 133              	.L24:
 134 00c4 00000140 		.word	1073807360
 135 00c8 00030140 		.word	1073808128
 136 00cc 0000F03F 		.word	1072693248
 137 00d0 FF00FFFF 		.word	-65281
 139              		.section	.text.AllowClkInitByStartup,"ax",%progbits
 140              		.align	1
 141              		.global	AllowClkInitByStartup
 142              		.code	16
 143              		.thumb_func
 145              	AllowClkInitByStartup:
 146 0000 0020     		mov	r0, #0
 147              		@ sp needed for prologue
 148 0002 7047     		bx	lr
 150              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.7.4 20130913 (release) [ARM/embedded-4_7-br
DEFINED SYMBOLS
                            *ABS*:00000000 CLK002.c
C:\Users\Patrick\AppData\Local\Temp\ccKVHIPe.s:15     .text.CLK002_Init:00000000 $t
C:\Users\Patrick\AppData\Local\Temp\ccKVHIPe.s:20     .text.CLK002_Init:00000000 CLK002_Init
C:\Users\Patrick\AppData\Local\Temp\ccKVHIPe.s:134    .text.CLK002_Init:000000c4 $d
C:\Users\Patrick\AppData\Local\Temp\ccKVHIPe.s:140    .text.AllowClkInitByStartup:00000000 $t
C:\Users\Patrick\AppData\Local\Temp\ccKVHIPe.s:145    .text.AllowClkInitByStartup:00000000 AllowClkInitByStartup

UNDEFINED SYMBOLS
SystemCoreClockUpdate
