// Seed: 4156123151
module module_0 #(
    parameter id_9 = 32'd3
) ();
  assign id_1 = id_1;
  uwire id_2;
  parameter id_3 = -1;
  wire id_4, id_5 = id_2, id_6;
  localparam id_7 = 1;
  wire id_8;
  defparam id_9 = 1;
  assign id_4 = 1;
  wor id_10 = 1, id_11;
endmodule
module module_1 (
    output logic id_0,
    input wire id_1,
    output wor id_2,
    input supply1 id_3,
    input wor id_4,
    input tri1 id_5
);
  logic [7:0] id_7;
  logic [7:0] id_8, id_9;
  logic [7:0] id_10 = id_9;
  always_latch begin : LABEL_0
    @(1) id_8 = id_7;
  end
  assign id_9[""] = id_8;
  always id_0 <= -1;
  module_0 modCall_1 ();
  assign modCall_1.type_12 = 0;
endmodule
