
11_PWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001688  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  08001748  08001748  00011748  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001784  08001784  00011784  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001788  08001788  00011788  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  0800178c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000d0  20000004  08001790  00020004  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200000d4  08001790  000200d4  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
  9 .debug_info   000100cb  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000020e7  00000000  00000000  000300f7  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00006abb  00000000  00000000  000321de  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000808  00000000  00000000  00038ca0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000b88  00000000  00000000  000394a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00004ad4  00000000  00000000  0003a030  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003191  00000000  00000000  0003eb04  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00041c95  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000018c4  00000000  00000000  00041d14  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000004 	.word	0x20000004
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08001730 	.word	0x08001730

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000008 	.word	0x20000008
 8000104:	08001730 	.word	0x08001730

08000108 <__gnu_thumb1_case_uqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5c09      	ldrb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			; (mov r8, r8)

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000234:	b510      	push	{r4, lr}
 8000236:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 8000238:	f000 fbf4 	bl	8000a24 <HAL_RCC_GetHCLKFreq>
 800023c:	21fa      	movs	r1, #250	; 0xfa
 800023e:	0089      	lsls	r1, r1, #2
 8000240:	f7ff ff6c 	bl	800011c <__udivsi3>
 8000244:	f000 f866 	bl	8000314 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000248:	2001      	movs	r0, #1
 800024a:	2200      	movs	r2, #0
 800024c:	0021      	movs	r1, r4
 800024e:	4240      	negs	r0, r0
 8000250:	f000 f830 	bl	80002b4 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8000254:	2000      	movs	r0, #0
 8000256:	bd10      	pop	{r4, pc}

08000258 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000258:	2310      	movs	r3, #16
 800025a:	4a06      	ldr	r2, [pc, #24]	; (8000274 <HAL_Init+0x1c>)
{
 800025c:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800025e:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000260:	2000      	movs	r0, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000262:	430b      	orrs	r3, r1
 8000264:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000266:	f7ff ffe5 	bl	8000234 <HAL_InitTick>
  HAL_MspInit();
 800026a:	f001 f961 	bl	8001530 <HAL_MspInit>
}
 800026e:	2000      	movs	r0, #0
 8000270:	bd10      	pop	{r4, pc}
 8000272:	46c0      	nop			; (mov r8, r8)
 8000274:	40022000 	.word	0x40022000

08000278 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000278:	4a02      	ldr	r2, [pc, #8]	; (8000284 <HAL_IncTick+0xc>)
 800027a:	6813      	ldr	r3, [r2, #0]
 800027c:	3301      	adds	r3, #1
 800027e:	6013      	str	r3, [r2, #0]
}
 8000280:	4770      	bx	lr
 8000282:	46c0      	nop			; (mov r8, r8)
 8000284:	20000020 	.word	0x20000020

08000288 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000288:	4b01      	ldr	r3, [pc, #4]	; (8000290 <HAL_GetTick+0x8>)
 800028a:	6818      	ldr	r0, [r3, #0]
}
 800028c:	4770      	bx	lr
 800028e:	46c0      	nop			; (mov r8, r8)
 8000290:	20000020 	.word	0x20000020

08000294 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000294:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8000296:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 8000298:	f7ff fff6 	bl	8000288 <HAL_GetTick>
  uint32_t wait = Delay;
 800029c:	9c01      	ldr	r4, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 800029e:	0005      	movs	r5, r0
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
  {
     wait++;
 80002a0:	1c63      	adds	r3, r4, #1
 80002a2:	1e5a      	subs	r2, r3, #1
 80002a4:	4193      	sbcs	r3, r2
 80002a6:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80002a8:	f7ff ffee 	bl	8000288 <HAL_GetTick>
 80002ac:	1b40      	subs	r0, r0, r5
 80002ae:	42a0      	cmp	r0, r4
 80002b0:	d3fa      	bcc.n	80002a8 <HAL_Delay+0x14>
  {
  }
}
 80002b2:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

080002b4 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80002b4:	b570      	push	{r4, r5, r6, lr}
 80002b6:	0189      	lsls	r1, r1, #6
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 80002b8:	2800      	cmp	r0, #0
 80002ba:	da14      	bge.n	80002e6 <HAL_NVIC_SetPriority+0x32>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002bc:	230f      	movs	r3, #15
 80002be:	b2c0      	uxtb	r0, r0
 80002c0:	4003      	ands	r3, r0
 80002c2:	3b08      	subs	r3, #8
 80002c4:	4a11      	ldr	r2, [pc, #68]	; (800030c <HAL_NVIC_SetPriority+0x58>)
 80002c6:	089b      	lsrs	r3, r3, #2
 80002c8:	009b      	lsls	r3, r3, #2
 80002ca:	189b      	adds	r3, r3, r2
 80002cc:	2203      	movs	r2, #3
 80002ce:	4010      	ands	r0, r2
 80002d0:	4090      	lsls	r0, r2
 80002d2:	32fc      	adds	r2, #252	; 0xfc
 80002d4:	0015      	movs	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002d6:	4011      	ands	r1, r2
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002d8:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002da:	4081      	lsls	r1, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002dc:	69dc      	ldr	r4, [r3, #28]
 80002de:	43ac      	bics	r4, r5
 80002e0:	4321      	orrs	r1, r4
 80002e2:	61d9      	str	r1, [r3, #28]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 80002e4:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002e6:	2503      	movs	r5, #3
 80002e8:	0883      	lsrs	r3, r0, #2
 80002ea:	4028      	ands	r0, r5
 80002ec:	40a8      	lsls	r0, r5
 80002ee:	35fc      	adds	r5, #252	; 0xfc
 80002f0:	002e      	movs	r6, r5
 80002f2:	4a07      	ldr	r2, [pc, #28]	; (8000310 <HAL_NVIC_SetPriority+0x5c>)
 80002f4:	009b      	lsls	r3, r3, #2
 80002f6:	189b      	adds	r3, r3, r2
 80002f8:	22c0      	movs	r2, #192	; 0xc0
 80002fa:	4086      	lsls	r6, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002fc:	4029      	ands	r1, r5
 80002fe:	4081      	lsls	r1, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000300:	0092      	lsls	r2, r2, #2
 8000302:	589c      	ldr	r4, [r3, r2]
 8000304:	43b4      	bics	r4, r6
 8000306:	4321      	orrs	r1, r4
 8000308:	5099      	str	r1, [r3, r2]
 800030a:	e7eb      	b.n	80002e4 <HAL_NVIC_SetPriority+0x30>
 800030c:	e000ed00 	.word	0xe000ed00
 8000310:	e000e100 	.word	0xe000e100

08000314 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000314:	4a09      	ldr	r2, [pc, #36]	; (800033c <HAL_SYSTICK_Config+0x28>)
 8000316:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 8000318:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800031a:	4293      	cmp	r3, r2
 800031c:	d80d      	bhi.n	800033a <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800031e:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000320:	4a07      	ldr	r2, [pc, #28]	; (8000340 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000322:	4808      	ldr	r0, [pc, #32]	; (8000344 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000324:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000326:	6a03      	ldr	r3, [r0, #32]
 8000328:	0609      	lsls	r1, r1, #24
 800032a:	021b      	lsls	r3, r3, #8
 800032c:	0a1b      	lsrs	r3, r3, #8
 800032e:	430b      	orrs	r3, r1
 8000330:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000332:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000334:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000336:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000338:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800033a:	4770      	bx	lr
 800033c:	00ffffff 	.word	0x00ffffff
 8000340:	e000e010 	.word	0xe000e010
 8000344:	e000ed00 	.word	0xe000ed00

08000348 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000348:	4b05      	ldr	r3, [pc, #20]	; (8000360 <HAL_SYSTICK_CLKSourceConfig+0x18>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800034a:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800034c:	2804      	cmp	r0, #4
 800034e:	d102      	bne.n	8000356 <HAL_SYSTICK_CLKSourceConfig+0xe>
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000350:	4310      	orrs	r0, r2
 8000352:	6018      	str	r0, [r3, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000354:	4770      	bx	lr
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000356:	2104      	movs	r1, #4
 8000358:	438a      	bics	r2, r1
 800035a:	601a      	str	r2, [r3, #0]
}
 800035c:	e7fa      	b.n	8000354 <HAL_SYSTICK_CLKSourceConfig+0xc>
 800035e:	46c0      	nop			; (mov r8, r8)
 8000360:	e000e010 	.word	0xe000e010

08000364 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000364:	4770      	bx	lr

08000366 <HAL_SYSTICK_IRQHandler>:
{
 8000366:	b510      	push	{r4, lr}
  HAL_SYSTICK_Callback();
 8000368:	f7ff fffc 	bl	8000364 <HAL_SYSTICK_Callback>
}
 800036c:	bd10      	pop	{r4, pc}
	...

08000370 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000370:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000372:	680b      	ldr	r3, [r1, #0]
{ 
 8000374:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000376:	9302      	str	r3, [sp, #8]
  uint32_t position = 0x00U;
 8000378:	2300      	movs	r3, #0
{ 
 800037a:	9101      	str	r1, [sp, #4]
  while (((GPIO_Init->Pin) >> position) != RESET)
 800037c:	9a02      	ldr	r2, [sp, #8]
 800037e:	40da      	lsrs	r2, r3
 8000380:	d101      	bne.n	8000386 <HAL_GPIO_Init+0x16>
      }
    }
    
    position++;
  } 
}
 8000382:	b007      	add	sp, #28
 8000384:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000386:	2201      	movs	r2, #1
 8000388:	409a      	lsls	r2, r3
 800038a:	9203      	str	r2, [sp, #12]
 800038c:	9903      	ldr	r1, [sp, #12]
 800038e:	9a02      	ldr	r2, [sp, #8]
 8000390:	400a      	ands	r2, r1
 8000392:	9200      	str	r2, [sp, #0]
    if(iocurrent)
 8000394:	d100      	bne.n	8000398 <HAL_GPIO_Init+0x28>
 8000396:	e08c      	b.n	80004b2 <HAL_GPIO_Init+0x142>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8000398:	9a01      	ldr	r2, [sp, #4]
 800039a:	2110      	movs	r1, #16
 800039c:	6852      	ldr	r2, [r2, #4]
 800039e:	0016      	movs	r6, r2
 80003a0:	438e      	bics	r6, r1
 80003a2:	2e02      	cmp	r6, #2
 80003a4:	d10e      	bne.n	80003c4 <HAL_GPIO_Init+0x54>
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 80003a6:	2507      	movs	r5, #7
 80003a8:	401d      	ands	r5, r3
 80003aa:	00ad      	lsls	r5, r5, #2
 80003ac:	3901      	subs	r1, #1
 80003ae:	40a9      	lsls	r1, r5
        temp = GPIOx->AFR[position >> 3];
 80003b0:	08dc      	lsrs	r4, r3, #3
 80003b2:	00a4      	lsls	r4, r4, #2
 80003b4:	1904      	adds	r4, r0, r4
 80003b6:	6a27      	ldr	r7, [r4, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 80003b8:	438f      	bics	r7, r1
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 80003ba:	9901      	ldr	r1, [sp, #4]
 80003bc:	6909      	ldr	r1, [r1, #16]
 80003be:	40a9      	lsls	r1, r5
 80003c0:	430f      	orrs	r7, r1
        GPIOx->AFR[position >> 3U] = temp;
 80003c2:	6227      	str	r7, [r4, #32]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 80003c4:	2403      	movs	r4, #3
 80003c6:	005f      	lsls	r7, r3, #1
 80003c8:	40bc      	lsls	r4, r7
 80003ca:	43e4      	mvns	r4, r4
      temp = GPIOx->MODER;
 80003cc:	6805      	ldr	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80003ce:	3e01      	subs	r6, #1
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 80003d0:	4025      	ands	r5, r4
 80003d2:	46ac      	mov	ip, r5
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80003d4:	2503      	movs	r5, #3
 80003d6:	4015      	ands	r5, r2
 80003d8:	40bd      	lsls	r5, r7
 80003da:	4661      	mov	r1, ip
 80003dc:	430d      	orrs	r5, r1
      GPIOx->MODER = temp;
 80003de:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80003e0:	2e01      	cmp	r6, #1
 80003e2:	d80f      	bhi.n	8000404 <HAL_GPIO_Init+0x94>
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 80003e4:	9901      	ldr	r1, [sp, #4]
        temp = GPIOx->OSPEEDR; 
 80003e6:	6886      	ldr	r6, [r0, #8]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 80003e8:	68cd      	ldr	r5, [r1, #12]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80003ea:	4026      	ands	r6, r4
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 80003ec:	40bd      	lsls	r5, r7
 80003ee:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 80003f0:	6085      	str	r5, [r0, #8]
        temp = GPIOx->OTYPER;
 80003f2:	6846      	ldr	r6, [r0, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80003f4:	9903      	ldr	r1, [sp, #12]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80003f6:	0915      	lsrs	r5, r2, #4
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80003f8:	438e      	bics	r6, r1
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80003fa:	2101      	movs	r1, #1
 80003fc:	400d      	ands	r5, r1
 80003fe:	409d      	lsls	r5, r3
 8000400:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 8000402:	6045      	str	r5, [r0, #4]
      temp = GPIOx->PUPDR;
 8000404:	68c5      	ldr	r5, [r0, #12]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8000406:	9901      	ldr	r1, [sp, #4]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000408:	402c      	ands	r4, r5
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 800040a:	688d      	ldr	r5, [r1, #8]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800040c:	2180      	movs	r1, #128	; 0x80
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 800040e:	40bd      	lsls	r5, r7
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000410:	0549      	lsls	r1, r1, #21
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8000412:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 8000414:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000416:	420a      	tst	r2, r1
 8000418:	d04b      	beq.n	80004b2 <HAL_GPIO_Init+0x142>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800041a:	2101      	movs	r1, #1
 800041c:	4c26      	ldr	r4, [pc, #152]	; (80004b8 <HAL_GPIO_Init+0x148>)
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800041e:	2603      	movs	r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000420:	69a5      	ldr	r5, [r4, #24]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000422:	401e      	ands	r6, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000424:	430d      	orrs	r5, r1
 8000426:	61a5      	str	r5, [r4, #24]
 8000428:	69a4      	ldr	r4, [r4, #24]
        temp = SYSCFG->EXTICR[position >> 2];
 800042a:	089d      	lsrs	r5, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800042c:	400c      	ands	r4, r1
 800042e:	9405      	str	r4, [sp, #20]
 8000430:	9c05      	ldr	r4, [sp, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000432:	240f      	movs	r4, #15
 8000434:	4921      	ldr	r1, [pc, #132]	; (80004bc <HAL_GPIO_Init+0x14c>)
 8000436:	00ad      	lsls	r5, r5, #2
 8000438:	00b6      	lsls	r6, r6, #2
 800043a:	186d      	adds	r5, r5, r1
 800043c:	40b4      	lsls	r4, r6
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800043e:	2190      	movs	r1, #144	; 0x90
        temp = SYSCFG->EXTICR[position >> 2];
 8000440:	68af      	ldr	r7, [r5, #8]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000442:	05c9      	lsls	r1, r1, #23
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000444:	43a7      	bics	r7, r4
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000446:	2400      	movs	r4, #0
 8000448:	4288      	cmp	r0, r1
 800044a:	d00c      	beq.n	8000466 <HAL_GPIO_Init+0xf6>
 800044c:	491c      	ldr	r1, [pc, #112]	; (80004c0 <HAL_GPIO_Init+0x150>)
 800044e:	3401      	adds	r4, #1
 8000450:	4288      	cmp	r0, r1
 8000452:	d008      	beq.n	8000466 <HAL_GPIO_Init+0xf6>
 8000454:	491b      	ldr	r1, [pc, #108]	; (80004c4 <HAL_GPIO_Init+0x154>)
 8000456:	3401      	adds	r4, #1
 8000458:	4288      	cmp	r0, r1
 800045a:	d004      	beq.n	8000466 <HAL_GPIO_Init+0xf6>
 800045c:	491a      	ldr	r1, [pc, #104]	; (80004c8 <HAL_GPIO_Init+0x158>)
 800045e:	3403      	adds	r4, #3
 8000460:	4288      	cmp	r0, r1
 8000462:	d100      	bne.n	8000466 <HAL_GPIO_Init+0xf6>
 8000464:	3c02      	subs	r4, #2
 8000466:	40b4      	lsls	r4, r6
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000468:	9900      	ldr	r1, [sp, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800046a:	433c      	orrs	r4, r7
          SET_BIT(temp, iocurrent); 
 800046c:	000e      	movs	r6, r1
        SYSCFG->EXTICR[position >> 2] = temp;
 800046e:	60ac      	str	r4, [r5, #8]
        temp = EXTI->IMR;
 8000470:	4c16      	ldr	r4, [pc, #88]	; (80004cc <HAL_GPIO_Init+0x15c>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000472:	43cd      	mvns	r5, r1
        temp = EXTI->IMR;
 8000474:	6827      	ldr	r7, [r4, #0]
          SET_BIT(temp, iocurrent); 
 8000476:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000478:	03d1      	lsls	r1, r2, #15
 800047a:	d401      	bmi.n	8000480 <HAL_GPIO_Init+0x110>
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800047c:	003e      	movs	r6, r7
 800047e:	402e      	ands	r6, r5
        EXTI->IMR = temp;
 8000480:	6026      	str	r6, [r4, #0]
        temp = EXTI->EMR;
 8000482:	6867      	ldr	r7, [r4, #4]
          SET_BIT(temp, iocurrent); 
 8000484:	9e00      	ldr	r6, [sp, #0]
 8000486:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000488:	0391      	lsls	r1, r2, #14
 800048a:	d401      	bmi.n	8000490 <HAL_GPIO_Init+0x120>
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 800048c:	003e      	movs	r6, r7
 800048e:	402e      	ands	r6, r5
        EXTI->EMR = temp;
 8000490:	6066      	str	r6, [r4, #4]
        temp = EXTI->RTSR;
 8000492:	68a7      	ldr	r7, [r4, #8]
          SET_BIT(temp, iocurrent); 
 8000494:	9e00      	ldr	r6, [sp, #0]
 8000496:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000498:	02d1      	lsls	r1, r2, #11
 800049a:	d401      	bmi.n	80004a0 <HAL_GPIO_Init+0x130>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 800049c:	003e      	movs	r6, r7
 800049e:	402e      	ands	r6, r5
        EXTI->RTSR = temp;
 80004a0:	60a6      	str	r6, [r4, #8]
        temp = EXTI->FTSR;
 80004a2:	68e6      	ldr	r6, [r4, #12]
          SET_BIT(temp, iocurrent); 
 80004a4:	9f00      	ldr	r7, [sp, #0]
 80004a6:	4337      	orrs	r7, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80004a8:	0292      	lsls	r2, r2, #10
 80004aa:	d401      	bmi.n	80004b0 <HAL_GPIO_Init+0x140>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 80004ac:	402e      	ands	r6, r5
 80004ae:	0037      	movs	r7, r6
        EXTI->FTSR = temp;
 80004b0:	60e7      	str	r7, [r4, #12]
    position++;
 80004b2:	3301      	adds	r3, #1
 80004b4:	e762      	b.n	800037c <HAL_GPIO_Init+0xc>
 80004b6:	46c0      	nop			; (mov r8, r8)
 80004b8:	40021000 	.word	0x40021000
 80004bc:	40010000 	.word	0x40010000
 80004c0:	48000400 	.word	0x48000400
 80004c4:	48000800 	.word	0x48000800
 80004c8:	48000c00 	.word	0x48000c00
 80004cc:	40010400 	.word	0x40010400

080004d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80004d0:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80004d2:	6803      	ldr	r3, [r0, #0]
{
 80004d4:	b085      	sub	sp, #20
 80004d6:	0005      	movs	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80004d8:	07db      	lsls	r3, r3, #31
 80004da:	d42f      	bmi.n	800053c <HAL_RCC_OscConfig+0x6c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80004dc:	682b      	ldr	r3, [r5, #0]
 80004de:	079b      	lsls	r3, r3, #30
 80004e0:	d500      	bpl.n	80004e4 <HAL_RCC_OscConfig+0x14>
 80004e2:	e081      	b.n	80005e8 <HAL_RCC_OscConfig+0x118>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80004e4:	682b      	ldr	r3, [r5, #0]
 80004e6:	071b      	lsls	r3, r3, #28
 80004e8:	d500      	bpl.n	80004ec <HAL_RCC_OscConfig+0x1c>
 80004ea:	e0bc      	b.n	8000666 <HAL_RCC_OscConfig+0x196>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80004ec:	682b      	ldr	r3, [r5, #0]
 80004ee:	075b      	lsls	r3, r3, #29
 80004f0:	d500      	bpl.n	80004f4 <HAL_RCC_OscConfig+0x24>
 80004f2:	e0df      	b.n	80006b4 <HAL_RCC_OscConfig+0x1e4>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80004f4:	682b      	ldr	r3, [r5, #0]
 80004f6:	06db      	lsls	r3, r3, #27
 80004f8:	d51a      	bpl.n	8000530 <HAL_RCC_OscConfig+0x60>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80004fa:	696a      	ldr	r2, [r5, #20]
 80004fc:	4cb5      	ldr	r4, [pc, #724]	; (80007d4 <HAL_RCC_OscConfig+0x304>)
 80004fe:	2304      	movs	r3, #4
 8000500:	2a01      	cmp	r2, #1
 8000502:	d000      	beq.n	8000506 <HAL_RCC_OscConfig+0x36>
 8000504:	e14b      	b.n	800079e <HAL_RCC_OscConfig+0x2ce>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000506:	6b61      	ldr	r1, [r4, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000508:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 800050a:	430b      	orrs	r3, r1
 800050c:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 800050e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000510:	431a      	orrs	r2, r3
 8000512:	6362      	str	r2, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 8000514:	f7ff feb8 	bl	8000288 <HAL_GetTick>
 8000518:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800051a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800051c:	4233      	tst	r3, r6
 800051e:	d100      	bne.n	8000522 <HAL_RCC_OscConfig+0x52>
 8000520:	e136      	b.n	8000790 <HAL_RCC_OscConfig+0x2c0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000522:	21f8      	movs	r1, #248	; 0xf8
 8000524:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000526:	69ab      	ldr	r3, [r5, #24]
 8000528:	438a      	bics	r2, r1
 800052a:	00db      	lsls	r3, r3, #3
 800052c:	4313      	orrs	r3, r2
 800052e:	6363      	str	r3, [r4, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000530:	6a29      	ldr	r1, [r5, #32]
 8000532:	2900      	cmp	r1, #0
 8000534:	d000      	beq.n	8000538 <HAL_RCC_OscConfig+0x68>
 8000536:	e159      	b.n	80007ec <HAL_RCC_OscConfig+0x31c>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8000538:	2000      	movs	r0, #0
 800053a:	e013      	b.n	8000564 <HAL_RCC_OscConfig+0x94>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800053c:	210c      	movs	r1, #12
 800053e:	4ca5      	ldr	r4, [pc, #660]	; (80007d4 <HAL_RCC_OscConfig+0x304>)
 8000540:	6862      	ldr	r2, [r4, #4]
 8000542:	400a      	ands	r2, r1
 8000544:	2a04      	cmp	r2, #4
 8000546:	d006      	beq.n	8000556 <HAL_RCC_OscConfig+0x86>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000548:	6863      	ldr	r3, [r4, #4]
 800054a:	400b      	ands	r3, r1
 800054c:	2b08      	cmp	r3, #8
 800054e:	d10b      	bne.n	8000568 <HAL_RCC_OscConfig+0x98>
 8000550:	6863      	ldr	r3, [r4, #4]
 8000552:	03db      	lsls	r3, r3, #15
 8000554:	d508      	bpl.n	8000568 <HAL_RCC_OscConfig+0x98>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000556:	6823      	ldr	r3, [r4, #0]
 8000558:	039b      	lsls	r3, r3, #14
 800055a:	d5bf      	bpl.n	80004dc <HAL_RCC_OscConfig+0xc>
 800055c:	686b      	ldr	r3, [r5, #4]
 800055e:	2b00      	cmp	r3, #0
 8000560:	d1bc      	bne.n	80004dc <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8000562:	2001      	movs	r0, #1
}
 8000564:	b005      	add	sp, #20
 8000566:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000568:	686b      	ldr	r3, [r5, #4]
 800056a:	2b01      	cmp	r3, #1
 800056c:	d113      	bne.n	8000596 <HAL_RCC_OscConfig+0xc6>
 800056e:	2380      	movs	r3, #128	; 0x80
 8000570:	6822      	ldr	r2, [r4, #0]
 8000572:	025b      	lsls	r3, r3, #9
 8000574:	4313      	orrs	r3, r2
 8000576:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000578:	f7ff fe86 	bl	8000288 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800057c:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 800057e:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000580:	02b6      	lsls	r6, r6, #10
 8000582:	6823      	ldr	r3, [r4, #0]
 8000584:	4233      	tst	r3, r6
 8000586:	d1a9      	bne.n	80004dc <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000588:	f7ff fe7e 	bl	8000288 <HAL_GetTick>
 800058c:	1bc0      	subs	r0, r0, r7
 800058e:	2864      	cmp	r0, #100	; 0x64
 8000590:	d9f7      	bls.n	8000582 <HAL_RCC_OscConfig+0xb2>
            return HAL_TIMEOUT;
 8000592:	2003      	movs	r0, #3
 8000594:	e7e6      	b.n	8000564 <HAL_RCC_OscConfig+0x94>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000596:	2b00      	cmp	r3, #0
 8000598:	d116      	bne.n	80005c8 <HAL_RCC_OscConfig+0xf8>
 800059a:	6823      	ldr	r3, [r4, #0]
 800059c:	4a8e      	ldr	r2, [pc, #568]	; (80007d8 <HAL_RCC_OscConfig+0x308>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800059e:	2680      	movs	r6, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005a0:	4013      	ands	r3, r2
 80005a2:	6023      	str	r3, [r4, #0]
 80005a4:	6823      	ldr	r3, [r4, #0]
 80005a6:	4a8d      	ldr	r2, [pc, #564]	; (80007dc <HAL_RCC_OscConfig+0x30c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80005a8:	02b6      	lsls	r6, r6, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005aa:	4013      	ands	r3, r2
 80005ac:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80005ae:	f7ff fe6b 	bl	8000288 <HAL_GetTick>
 80005b2:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80005b4:	6823      	ldr	r3, [r4, #0]
 80005b6:	4233      	tst	r3, r6
 80005b8:	d100      	bne.n	80005bc <HAL_RCC_OscConfig+0xec>
 80005ba:	e78f      	b.n	80004dc <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80005bc:	f7ff fe64 	bl	8000288 <HAL_GetTick>
 80005c0:	1bc0      	subs	r0, r0, r7
 80005c2:	2864      	cmp	r0, #100	; 0x64
 80005c4:	d9f6      	bls.n	80005b4 <HAL_RCC_OscConfig+0xe4>
 80005c6:	e7e4      	b.n	8000592 <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005c8:	2b05      	cmp	r3, #5
 80005ca:	d105      	bne.n	80005d8 <HAL_RCC_OscConfig+0x108>
 80005cc:	2380      	movs	r3, #128	; 0x80
 80005ce:	6822      	ldr	r2, [r4, #0]
 80005d0:	02db      	lsls	r3, r3, #11
 80005d2:	4313      	orrs	r3, r2
 80005d4:	6023      	str	r3, [r4, #0]
 80005d6:	e7ca      	b.n	800056e <HAL_RCC_OscConfig+0x9e>
 80005d8:	6823      	ldr	r3, [r4, #0]
 80005da:	4a7f      	ldr	r2, [pc, #508]	; (80007d8 <HAL_RCC_OscConfig+0x308>)
 80005dc:	4013      	ands	r3, r2
 80005de:	6023      	str	r3, [r4, #0]
 80005e0:	6823      	ldr	r3, [r4, #0]
 80005e2:	4a7e      	ldr	r2, [pc, #504]	; (80007dc <HAL_RCC_OscConfig+0x30c>)
 80005e4:	4013      	ands	r3, r2
 80005e6:	e7c6      	b.n	8000576 <HAL_RCC_OscConfig+0xa6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80005e8:	220c      	movs	r2, #12
 80005ea:	4c7a      	ldr	r4, [pc, #488]	; (80007d4 <HAL_RCC_OscConfig+0x304>)
 80005ec:	6863      	ldr	r3, [r4, #4]
 80005ee:	4213      	tst	r3, r2
 80005f0:	d006      	beq.n	8000600 <HAL_RCC_OscConfig+0x130>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80005f2:	6863      	ldr	r3, [r4, #4]
 80005f4:	4013      	ands	r3, r2
 80005f6:	2b08      	cmp	r3, #8
 80005f8:	d110      	bne.n	800061c <HAL_RCC_OscConfig+0x14c>
 80005fa:	6863      	ldr	r3, [r4, #4]
 80005fc:	03db      	lsls	r3, r3, #15
 80005fe:	d40d      	bmi.n	800061c <HAL_RCC_OscConfig+0x14c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000600:	6823      	ldr	r3, [r4, #0]
 8000602:	079b      	lsls	r3, r3, #30
 8000604:	d502      	bpl.n	800060c <HAL_RCC_OscConfig+0x13c>
 8000606:	68eb      	ldr	r3, [r5, #12]
 8000608:	2b01      	cmp	r3, #1
 800060a:	d1aa      	bne.n	8000562 <HAL_RCC_OscConfig+0x92>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800060c:	21f8      	movs	r1, #248	; 0xf8
 800060e:	6822      	ldr	r2, [r4, #0]
 8000610:	692b      	ldr	r3, [r5, #16]
 8000612:	438a      	bics	r2, r1
 8000614:	00db      	lsls	r3, r3, #3
 8000616:	4313      	orrs	r3, r2
 8000618:	6023      	str	r3, [r4, #0]
 800061a:	e763      	b.n	80004e4 <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800061c:	68ea      	ldr	r2, [r5, #12]
 800061e:	2301      	movs	r3, #1
 8000620:	2a00      	cmp	r2, #0
 8000622:	d00f      	beq.n	8000644 <HAL_RCC_OscConfig+0x174>
        __HAL_RCC_HSI_ENABLE();
 8000624:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000626:	2602      	movs	r6, #2
        __HAL_RCC_HSI_ENABLE();
 8000628:	4313      	orrs	r3, r2
 800062a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800062c:	f7ff fe2c 	bl	8000288 <HAL_GetTick>
 8000630:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000632:	6823      	ldr	r3, [r4, #0]
 8000634:	4233      	tst	r3, r6
 8000636:	d1e9      	bne.n	800060c <HAL_RCC_OscConfig+0x13c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000638:	f7ff fe26 	bl	8000288 <HAL_GetTick>
 800063c:	1bc0      	subs	r0, r0, r7
 800063e:	2802      	cmp	r0, #2
 8000640:	d9f7      	bls.n	8000632 <HAL_RCC_OscConfig+0x162>
 8000642:	e7a6      	b.n	8000592 <HAL_RCC_OscConfig+0xc2>
        __HAL_RCC_HSI_DISABLE();
 8000644:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000646:	2602      	movs	r6, #2
        __HAL_RCC_HSI_DISABLE();
 8000648:	439a      	bics	r2, r3
 800064a:	6022      	str	r2, [r4, #0]
        tickstart = HAL_GetTick();
 800064c:	f7ff fe1c 	bl	8000288 <HAL_GetTick>
 8000650:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000652:	6823      	ldr	r3, [r4, #0]
 8000654:	4233      	tst	r3, r6
 8000656:	d100      	bne.n	800065a <HAL_RCC_OscConfig+0x18a>
 8000658:	e744      	b.n	80004e4 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800065a:	f7ff fe15 	bl	8000288 <HAL_GetTick>
 800065e:	1bc0      	subs	r0, r0, r7
 8000660:	2802      	cmp	r0, #2
 8000662:	d9f6      	bls.n	8000652 <HAL_RCC_OscConfig+0x182>
 8000664:	e795      	b.n	8000592 <HAL_RCC_OscConfig+0xc2>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000666:	69ea      	ldr	r2, [r5, #28]
 8000668:	2301      	movs	r3, #1
 800066a:	4c5a      	ldr	r4, [pc, #360]	; (80007d4 <HAL_RCC_OscConfig+0x304>)
 800066c:	2a00      	cmp	r2, #0
 800066e:	d010      	beq.n	8000692 <HAL_RCC_OscConfig+0x1c2>
      __HAL_RCC_LSI_ENABLE();
 8000670:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000672:	2602      	movs	r6, #2
      __HAL_RCC_LSI_ENABLE();
 8000674:	4313      	orrs	r3, r2
 8000676:	6263      	str	r3, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 8000678:	f7ff fe06 	bl	8000288 <HAL_GetTick>
 800067c:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800067e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000680:	4233      	tst	r3, r6
 8000682:	d000      	beq.n	8000686 <HAL_RCC_OscConfig+0x1b6>
 8000684:	e732      	b.n	80004ec <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000686:	f7ff fdff 	bl	8000288 <HAL_GetTick>
 800068a:	1bc0      	subs	r0, r0, r7
 800068c:	2802      	cmp	r0, #2
 800068e:	d9f6      	bls.n	800067e <HAL_RCC_OscConfig+0x1ae>
 8000690:	e77f      	b.n	8000592 <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_LSI_DISABLE();
 8000692:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000694:	2602      	movs	r6, #2
      __HAL_RCC_LSI_DISABLE();
 8000696:	439a      	bics	r2, r3
 8000698:	6262      	str	r2, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 800069a:	f7ff fdf5 	bl	8000288 <HAL_GetTick>
 800069e:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80006a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80006a2:	4233      	tst	r3, r6
 80006a4:	d100      	bne.n	80006a8 <HAL_RCC_OscConfig+0x1d8>
 80006a6:	e721      	b.n	80004ec <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80006a8:	f7ff fdee 	bl	8000288 <HAL_GetTick>
 80006ac:	1bc0      	subs	r0, r0, r7
 80006ae:	2802      	cmp	r0, #2
 80006b0:	d9f6      	bls.n	80006a0 <HAL_RCC_OscConfig+0x1d0>
 80006b2:	e76e      	b.n	8000592 <HAL_RCC_OscConfig+0xc2>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80006b4:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 80006b6:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80006b8:	4c46      	ldr	r4, [pc, #280]	; (80007d4 <HAL_RCC_OscConfig+0x304>)
 80006ba:	0552      	lsls	r2, r2, #21
 80006bc:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 80006be:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80006c0:	4213      	tst	r3, r2
 80006c2:	d108      	bne.n	80006d6 <HAL_RCC_OscConfig+0x206>
      __HAL_RCC_PWR_CLK_ENABLE();
 80006c4:	69e3      	ldr	r3, [r4, #28]
 80006c6:	4313      	orrs	r3, r2
 80006c8:	61e3      	str	r3, [r4, #28]
 80006ca:	69e3      	ldr	r3, [r4, #28]
 80006cc:	4013      	ands	r3, r2
 80006ce:	9303      	str	r3, [sp, #12]
 80006d0:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 80006d2:	2301      	movs	r3, #1
 80006d4:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80006d6:	2780      	movs	r7, #128	; 0x80
 80006d8:	4e41      	ldr	r6, [pc, #260]	; (80007e0 <HAL_RCC_OscConfig+0x310>)
 80006da:	007f      	lsls	r7, r7, #1
 80006dc:	6833      	ldr	r3, [r6, #0]
 80006de:	423b      	tst	r3, r7
 80006e0:	d006      	beq.n	80006f0 <HAL_RCC_OscConfig+0x220>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80006e2:	68ab      	ldr	r3, [r5, #8]
 80006e4:	2b01      	cmp	r3, #1
 80006e6:	d113      	bne.n	8000710 <HAL_RCC_OscConfig+0x240>
 80006e8:	6a22      	ldr	r2, [r4, #32]
 80006ea:	4313      	orrs	r3, r2
 80006ec:	6223      	str	r3, [r4, #32]
 80006ee:	e030      	b.n	8000752 <HAL_RCC_OscConfig+0x282>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80006f0:	6833      	ldr	r3, [r6, #0]
 80006f2:	433b      	orrs	r3, r7
 80006f4:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80006f6:	f7ff fdc7 	bl	8000288 <HAL_GetTick>
 80006fa:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80006fc:	6833      	ldr	r3, [r6, #0]
 80006fe:	423b      	tst	r3, r7
 8000700:	d1ef      	bne.n	80006e2 <HAL_RCC_OscConfig+0x212>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000702:	f7ff fdc1 	bl	8000288 <HAL_GetTick>
 8000706:	9b01      	ldr	r3, [sp, #4]
 8000708:	1ac0      	subs	r0, r0, r3
 800070a:	2864      	cmp	r0, #100	; 0x64
 800070c:	d9f6      	bls.n	80006fc <HAL_RCC_OscConfig+0x22c>
 800070e:	e740      	b.n	8000592 <HAL_RCC_OscConfig+0xc2>
 8000710:	2201      	movs	r2, #1
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000712:	2b00      	cmp	r3, #0
 8000714:	d114      	bne.n	8000740 <HAL_RCC_OscConfig+0x270>
 8000716:	6a23      	ldr	r3, [r4, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000718:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800071a:	4393      	bics	r3, r2
 800071c:	6223      	str	r3, [r4, #32]
 800071e:	6a23      	ldr	r3, [r4, #32]
 8000720:	3203      	adds	r2, #3
 8000722:	4393      	bics	r3, r2
 8000724:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000726:	f7ff fdaf 	bl	8000288 <HAL_GetTick>
 800072a:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800072c:	6a23      	ldr	r3, [r4, #32]
 800072e:	423b      	tst	r3, r7
 8000730:	d025      	beq.n	800077e <HAL_RCC_OscConfig+0x2ae>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000732:	f7ff fda9 	bl	8000288 <HAL_GetTick>
 8000736:	4b2b      	ldr	r3, [pc, #172]	; (80007e4 <HAL_RCC_OscConfig+0x314>)
 8000738:	1b80      	subs	r0, r0, r6
 800073a:	4298      	cmp	r0, r3
 800073c:	d9f6      	bls.n	800072c <HAL_RCC_OscConfig+0x25c>
 800073e:	e728      	b.n	8000592 <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000740:	2b05      	cmp	r3, #5
 8000742:	d10b      	bne.n	800075c <HAL_RCC_OscConfig+0x28c>
 8000744:	6a21      	ldr	r1, [r4, #32]
 8000746:	3b01      	subs	r3, #1
 8000748:	430b      	orrs	r3, r1
 800074a:	6223      	str	r3, [r4, #32]
 800074c:	6a23      	ldr	r3, [r4, #32]
 800074e:	431a      	orrs	r2, r3
 8000750:	6222      	str	r2, [r4, #32]
      tickstart = HAL_GetTick();
 8000752:	f7ff fd99 	bl	8000288 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000756:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 8000758:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800075a:	e00d      	b.n	8000778 <HAL_RCC_OscConfig+0x2a8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800075c:	6a23      	ldr	r3, [r4, #32]
 800075e:	4393      	bics	r3, r2
 8000760:	2204      	movs	r2, #4
 8000762:	6223      	str	r3, [r4, #32]
 8000764:	6a23      	ldr	r3, [r4, #32]
 8000766:	4393      	bics	r3, r2
 8000768:	e7c0      	b.n	80006ec <HAL_RCC_OscConfig+0x21c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800076a:	f7ff fd8d 	bl	8000288 <HAL_GetTick>
 800076e:	4b1d      	ldr	r3, [pc, #116]	; (80007e4 <HAL_RCC_OscConfig+0x314>)
 8000770:	1b80      	subs	r0, r0, r6
 8000772:	4298      	cmp	r0, r3
 8000774:	d900      	bls.n	8000778 <HAL_RCC_OscConfig+0x2a8>
 8000776:	e70c      	b.n	8000592 <HAL_RCC_OscConfig+0xc2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000778:	6a23      	ldr	r3, [r4, #32]
 800077a:	423b      	tst	r3, r7
 800077c:	d0f5      	beq.n	800076a <HAL_RCC_OscConfig+0x29a>
    if(pwrclkchanged == SET)
 800077e:	9b00      	ldr	r3, [sp, #0]
 8000780:	2b01      	cmp	r3, #1
 8000782:	d000      	beq.n	8000786 <HAL_RCC_OscConfig+0x2b6>
 8000784:	e6b6      	b.n	80004f4 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000786:	69e3      	ldr	r3, [r4, #28]
 8000788:	4a17      	ldr	r2, [pc, #92]	; (80007e8 <HAL_RCC_OscConfig+0x318>)
 800078a:	4013      	ands	r3, r2
 800078c:	61e3      	str	r3, [r4, #28]
 800078e:	e6b1      	b.n	80004f4 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000790:	f7ff fd7a 	bl	8000288 <HAL_GetTick>
 8000794:	1bc0      	subs	r0, r0, r7
 8000796:	2802      	cmp	r0, #2
 8000798:	d800      	bhi.n	800079c <HAL_RCC_OscConfig+0x2cc>
 800079a:	e6be      	b.n	800051a <HAL_RCC_OscConfig+0x4a>
 800079c:	e6f9      	b.n	8000592 <HAL_RCC_OscConfig+0xc2>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800079e:	3205      	adds	r2, #5
 80007a0:	d103      	bne.n	80007aa <HAL_RCC_OscConfig+0x2da>
      __HAL_RCC_HSI14ADC_ENABLE();
 80007a2:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80007a4:	439a      	bics	r2, r3
 80007a6:	6362      	str	r2, [r4, #52]	; 0x34
 80007a8:	e6bb      	b.n	8000522 <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSI14ADC_DISABLE();
 80007aa:	6b62      	ldr	r2, [r4, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80007ac:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 80007ae:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 80007b0:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 80007b2:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 80007b4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80007b6:	4393      	bics	r3, r2
 80007b8:	6363      	str	r3, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 80007ba:	f7ff fd65 	bl	8000288 <HAL_GetTick>
 80007be:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80007c0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80007c2:	4233      	tst	r3, r6
 80007c4:	d100      	bne.n	80007c8 <HAL_RCC_OscConfig+0x2f8>
 80007c6:	e6b3      	b.n	8000530 <HAL_RCC_OscConfig+0x60>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80007c8:	f7ff fd5e 	bl	8000288 <HAL_GetTick>
 80007cc:	1bc0      	subs	r0, r0, r7
 80007ce:	2802      	cmp	r0, #2
 80007d0:	d9f6      	bls.n	80007c0 <HAL_RCC_OscConfig+0x2f0>
 80007d2:	e6de      	b.n	8000592 <HAL_RCC_OscConfig+0xc2>
 80007d4:	40021000 	.word	0x40021000
 80007d8:	fffeffff 	.word	0xfffeffff
 80007dc:	fffbffff 	.word	0xfffbffff
 80007e0:	40007000 	.word	0x40007000
 80007e4:	00001388 	.word	0x00001388
 80007e8:	efffffff 	.word	0xefffffff
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80007ec:	220c      	movs	r2, #12
 80007ee:	4c26      	ldr	r4, [pc, #152]	; (8000888 <HAL_RCC_OscConfig+0x3b8>)
      return HAL_ERROR;
 80007f0:	2001      	movs	r0, #1
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80007f2:	6863      	ldr	r3, [r4, #4]
 80007f4:	4013      	ands	r3, r2
 80007f6:	2b08      	cmp	r3, #8
 80007f8:	d100      	bne.n	80007fc <HAL_RCC_OscConfig+0x32c>
 80007fa:	e6b3      	b.n	8000564 <HAL_RCC_OscConfig+0x94>
        __HAL_RCC_PLL_DISABLE();
 80007fc:	6823      	ldr	r3, [r4, #0]
 80007fe:	4a23      	ldr	r2, [pc, #140]	; (800088c <HAL_RCC_OscConfig+0x3bc>)
 8000800:	4013      	ands	r3, r2
 8000802:	6023      	str	r3, [r4, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000804:	2902      	cmp	r1, #2
 8000806:	d12f      	bne.n	8000868 <HAL_RCC_OscConfig+0x398>
        tickstart = HAL_GetTick();
 8000808:	f7ff fd3e 	bl	8000288 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800080c:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 800080e:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000810:	04b6      	lsls	r6, r6, #18
 8000812:	6823      	ldr	r3, [r4, #0]
 8000814:	4233      	tst	r3, r6
 8000816:	d121      	bne.n	800085c <HAL_RCC_OscConfig+0x38c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000818:	220f      	movs	r2, #15
 800081a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800081c:	4393      	bics	r3, r2
 800081e:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8000820:	4313      	orrs	r3, r2
 8000822:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000824:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8000826:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8000828:	6862      	ldr	r2, [r4, #4]
 800082a:	430b      	orrs	r3, r1
 800082c:	4918      	ldr	r1, [pc, #96]	; (8000890 <HAL_RCC_OscConfig+0x3c0>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800082e:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000830:	400a      	ands	r2, r1
 8000832:	4313      	orrs	r3, r2
 8000834:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000836:	2380      	movs	r3, #128	; 0x80
 8000838:	6822      	ldr	r2, [r4, #0]
 800083a:	045b      	lsls	r3, r3, #17
 800083c:	4313      	orrs	r3, r2
 800083e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000840:	f7ff fd22 	bl	8000288 <HAL_GetTick>
 8000844:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000846:	04ad      	lsls	r5, r5, #18
 8000848:	6823      	ldr	r3, [r4, #0]
 800084a:	422b      	tst	r3, r5
 800084c:	d000      	beq.n	8000850 <HAL_RCC_OscConfig+0x380>
 800084e:	e673      	b.n	8000538 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000850:	f7ff fd1a 	bl	8000288 <HAL_GetTick>
 8000854:	1b80      	subs	r0, r0, r6
 8000856:	2802      	cmp	r0, #2
 8000858:	d9f6      	bls.n	8000848 <HAL_RCC_OscConfig+0x378>
 800085a:	e69a      	b.n	8000592 <HAL_RCC_OscConfig+0xc2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800085c:	f7ff fd14 	bl	8000288 <HAL_GetTick>
 8000860:	1bc0      	subs	r0, r0, r7
 8000862:	2802      	cmp	r0, #2
 8000864:	d9d5      	bls.n	8000812 <HAL_RCC_OscConfig+0x342>
 8000866:	e694      	b.n	8000592 <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 8000868:	f7ff fd0e 	bl	8000288 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800086c:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 800086e:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000870:	04ad      	lsls	r5, r5, #18
 8000872:	6823      	ldr	r3, [r4, #0]
 8000874:	422b      	tst	r3, r5
 8000876:	d100      	bne.n	800087a <HAL_RCC_OscConfig+0x3aa>
 8000878:	e65e      	b.n	8000538 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800087a:	f7ff fd05 	bl	8000288 <HAL_GetTick>
 800087e:	1b80      	subs	r0, r0, r6
 8000880:	2802      	cmp	r0, #2
 8000882:	d9f6      	bls.n	8000872 <HAL_RCC_OscConfig+0x3a2>
 8000884:	e685      	b.n	8000592 <HAL_RCC_OscConfig+0xc2>
 8000886:	46c0      	nop			; (mov r8, r8)
 8000888:	40021000 	.word	0x40021000
 800088c:	feffffff 	.word	0xfeffffff
 8000890:	ffc2ffff 	.word	0xffc2ffff

08000894 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000894:	b570      	push	{r4, r5, r6, lr}
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8000896:	4c14      	ldr	r4, [pc, #80]	; (80008e8 <HAL_RCC_GetSysClockFreq+0x54>)
{
 8000898:	b088      	sub	sp, #32
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800089a:	2210      	movs	r2, #16
 800089c:	0021      	movs	r1, r4
 800089e:	4668      	mov	r0, sp
 80008a0:	f000 ff3c 	bl	800171c <memcpy>
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80008a4:	0021      	movs	r1, r4
 80008a6:	ad04      	add	r5, sp, #16
 80008a8:	2210      	movs	r2, #16
 80008aa:	3110      	adds	r1, #16
 80008ac:	0028      	movs	r0, r5
 80008ae:	f000 ff35 	bl	800171c <memcpy>
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80008b2:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 80008b4:	4e0d      	ldr	r6, [pc, #52]	; (80008ec <HAL_RCC_GetSysClockFreq+0x58>)
 80008b6:	6873      	ldr	r3, [r6, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80008b8:	401a      	ands	r2, r3
 80008ba:	2a08      	cmp	r2, #8
 80008bc:	d111      	bne.n	80008e2 <HAL_RCC_GetSysClockFreq+0x4e>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80008be:	200f      	movs	r0, #15
 80008c0:	466a      	mov	r2, sp
 80008c2:	0c99      	lsrs	r1, r3, #18
 80008c4:	4001      	ands	r1, r0
 80008c6:	5c54      	ldrb	r4, [r2, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80008c8:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 80008ca:	4002      	ands	r2, r0
 80008cc:	5ca9      	ldrb	r1, [r5, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80008ce:	03db      	lsls	r3, r3, #15
 80008d0:	d505      	bpl.n	80008de <HAL_RCC_GetSysClockFreq+0x4a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 80008d2:	4807      	ldr	r0, [pc, #28]	; (80008f0 <HAL_RCC_GetSysClockFreq+0x5c>)
 80008d4:	f7ff fc22 	bl	800011c <__udivsi3>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 80008d8:	4360      	muls	r0, r4
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80008da:	b008      	add	sp, #32
 80008dc:	bd70      	pop	{r4, r5, r6, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 80008de:	4805      	ldr	r0, [pc, #20]	; (80008f4 <HAL_RCC_GetSysClockFreq+0x60>)
 80008e0:	e7fa      	b.n	80008d8 <HAL_RCC_GetSysClockFreq+0x44>
      sysclockfreq = HSE_VALUE;
 80008e2:	4803      	ldr	r0, [pc, #12]	; (80008f0 <HAL_RCC_GetSysClockFreq+0x5c>)
  return sysclockfreq;
 80008e4:	e7f9      	b.n	80008da <HAL_RCC_GetSysClockFreq+0x46>
 80008e6:	46c0      	nop			; (mov r8, r8)
 80008e8:	08001748 	.word	0x08001748
 80008ec:	40021000 	.word	0x40021000
 80008f0:	007a1200 	.word	0x007a1200
 80008f4:	003d0900 	.word	0x003d0900

080008f8 <HAL_RCC_ClockConfig>:
{
 80008f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80008fa:	2201      	movs	r2, #1
 80008fc:	4c43      	ldr	r4, [pc, #268]	; (8000a0c <HAL_RCC_ClockConfig+0x114>)
{
 80008fe:	0006      	movs	r6, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000900:	6823      	ldr	r3, [r4, #0]
{
 8000902:	000f      	movs	r7, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000904:	4013      	ands	r3, r2
 8000906:	428b      	cmp	r3, r1
 8000908:	d31c      	bcc.n	8000944 <HAL_RCC_ClockConfig+0x4c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800090a:	6832      	ldr	r2, [r6, #0]
 800090c:	0793      	lsls	r3, r2, #30
 800090e:	d423      	bmi.n	8000958 <HAL_RCC_ClockConfig+0x60>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000910:	07d3      	lsls	r3, r2, #31
 8000912:	d429      	bmi.n	8000968 <HAL_RCC_ClockConfig+0x70>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000914:	2301      	movs	r3, #1
 8000916:	6822      	ldr	r2, [r4, #0]
 8000918:	401a      	ands	r2, r3
 800091a:	4297      	cmp	r7, r2
 800091c:	d367      	bcc.n	80009ee <HAL_RCC_ClockConfig+0xf6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800091e:	6833      	ldr	r3, [r6, #0]
 8000920:	4c3b      	ldr	r4, [pc, #236]	; (8000a10 <HAL_RCC_ClockConfig+0x118>)
 8000922:	075b      	lsls	r3, r3, #29
 8000924:	d46a      	bmi.n	80009fc <HAL_RCC_ClockConfig+0x104>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8000926:	f7ff ffb5 	bl	8000894 <HAL_RCC_GetSysClockFreq>
 800092a:	6863      	ldr	r3, [r4, #4]
 800092c:	4a39      	ldr	r2, [pc, #228]	; (8000a14 <HAL_RCC_ClockConfig+0x11c>)
 800092e:	061b      	lsls	r3, r3, #24
 8000930:	0f1b      	lsrs	r3, r3, #28
 8000932:	5cd3      	ldrb	r3, [r2, r3]
 8000934:	40d8      	lsrs	r0, r3
 8000936:	4b38      	ldr	r3, [pc, #224]	; (8000a18 <HAL_RCC_ClockConfig+0x120>)
 8000938:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800093a:	2000      	movs	r0, #0
 800093c:	f7ff fc7a 	bl	8000234 <HAL_InitTick>
  return HAL_OK;
 8000940:	2000      	movs	r0, #0
 8000942:	e008      	b.n	8000956 <HAL_RCC_ClockConfig+0x5e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000944:	6823      	ldr	r3, [r4, #0]
 8000946:	4393      	bics	r3, r2
 8000948:	430b      	orrs	r3, r1
 800094a:	6023      	str	r3, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800094c:	6823      	ldr	r3, [r4, #0]
 800094e:	4013      	ands	r3, r2
 8000950:	4299      	cmp	r1, r3
 8000952:	d0da      	beq.n	800090a <HAL_RCC_ClockConfig+0x12>
      return HAL_ERROR;
 8000954:	2001      	movs	r0, #1
}
 8000956:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000958:	20f0      	movs	r0, #240	; 0xf0
 800095a:	492d      	ldr	r1, [pc, #180]	; (8000a10 <HAL_RCC_ClockConfig+0x118>)
 800095c:	684b      	ldr	r3, [r1, #4]
 800095e:	4383      	bics	r3, r0
 8000960:	68b0      	ldr	r0, [r6, #8]
 8000962:	4303      	orrs	r3, r0
 8000964:	604b      	str	r3, [r1, #4]
 8000966:	e7d3      	b.n	8000910 <HAL_RCC_ClockConfig+0x18>
 8000968:	4d29      	ldr	r5, [pc, #164]	; (8000a10 <HAL_RCC_ClockConfig+0x118>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800096a:	6872      	ldr	r2, [r6, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800096c:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800096e:	2a01      	cmp	r2, #1
 8000970:	d11a      	bne.n	80009a8 <HAL_RCC_ClockConfig+0xb0>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000972:	039b      	lsls	r3, r3, #14
 8000974:	d5ee      	bpl.n	8000954 <HAL_RCC_ClockConfig+0x5c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000976:	2103      	movs	r1, #3
 8000978:	686b      	ldr	r3, [r5, #4]
 800097a:	438b      	bics	r3, r1
 800097c:	4313      	orrs	r3, r2
 800097e:	606b      	str	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8000980:	f7ff fc82 	bl	8000288 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000984:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8000986:	9001      	str	r0, [sp, #4]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000988:	2b01      	cmp	r3, #1
 800098a:	d115      	bne.n	80009b8 <HAL_RCC_ClockConfig+0xc0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800098c:	220c      	movs	r2, #12
 800098e:	686b      	ldr	r3, [r5, #4]
 8000990:	4013      	ands	r3, r2
 8000992:	2b04      	cmp	r3, #4
 8000994:	d0be      	beq.n	8000914 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000996:	f7ff fc77 	bl	8000288 <HAL_GetTick>
 800099a:	9b01      	ldr	r3, [sp, #4]
 800099c:	1ac0      	subs	r0, r0, r3
 800099e:	4b1f      	ldr	r3, [pc, #124]	; (8000a1c <HAL_RCC_ClockConfig+0x124>)
 80009a0:	4298      	cmp	r0, r3
 80009a2:	d9f3      	bls.n	800098c <HAL_RCC_ClockConfig+0x94>
          return HAL_TIMEOUT;
 80009a4:	2003      	movs	r0, #3
 80009a6:	e7d6      	b.n	8000956 <HAL_RCC_ClockConfig+0x5e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80009a8:	2a02      	cmp	r2, #2
 80009aa:	d102      	bne.n	80009b2 <HAL_RCC_ClockConfig+0xba>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80009ac:	019b      	lsls	r3, r3, #6
 80009ae:	d4e2      	bmi.n	8000976 <HAL_RCC_ClockConfig+0x7e>
 80009b0:	e7d0      	b.n	8000954 <HAL_RCC_ClockConfig+0x5c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80009b2:	079b      	lsls	r3, r3, #30
 80009b4:	d4df      	bmi.n	8000976 <HAL_RCC_ClockConfig+0x7e>
 80009b6:	e7cd      	b.n	8000954 <HAL_RCC_ClockConfig+0x5c>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80009b8:	2b02      	cmp	r3, #2
 80009ba:	d012      	beq.n	80009e2 <HAL_RCC_ClockConfig+0xea>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80009bc:	220c      	movs	r2, #12
 80009be:	686b      	ldr	r3, [r5, #4]
 80009c0:	4213      	tst	r3, r2
 80009c2:	d0a7      	beq.n	8000914 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80009c4:	f7ff fc60 	bl	8000288 <HAL_GetTick>
 80009c8:	9b01      	ldr	r3, [sp, #4]
 80009ca:	1ac0      	subs	r0, r0, r3
 80009cc:	4b13      	ldr	r3, [pc, #76]	; (8000a1c <HAL_RCC_ClockConfig+0x124>)
 80009ce:	4298      	cmp	r0, r3
 80009d0:	d9f4      	bls.n	80009bc <HAL_RCC_ClockConfig+0xc4>
 80009d2:	e7e7      	b.n	80009a4 <HAL_RCC_ClockConfig+0xac>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80009d4:	f7ff fc58 	bl	8000288 <HAL_GetTick>
 80009d8:	9b01      	ldr	r3, [sp, #4]
 80009da:	1ac0      	subs	r0, r0, r3
 80009dc:	4b0f      	ldr	r3, [pc, #60]	; (8000a1c <HAL_RCC_ClockConfig+0x124>)
 80009de:	4298      	cmp	r0, r3
 80009e0:	d8e0      	bhi.n	80009a4 <HAL_RCC_ClockConfig+0xac>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80009e2:	220c      	movs	r2, #12
 80009e4:	686b      	ldr	r3, [r5, #4]
 80009e6:	4013      	ands	r3, r2
 80009e8:	2b08      	cmp	r3, #8
 80009ea:	d1f3      	bne.n	80009d4 <HAL_RCC_ClockConfig+0xdc>
 80009ec:	e792      	b.n	8000914 <HAL_RCC_ClockConfig+0x1c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80009ee:	6822      	ldr	r2, [r4, #0]
 80009f0:	439a      	bics	r2, r3
 80009f2:	6022      	str	r2, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80009f4:	6822      	ldr	r2, [r4, #0]
 80009f6:	421a      	tst	r2, r3
 80009f8:	d1ac      	bne.n	8000954 <HAL_RCC_ClockConfig+0x5c>
 80009fa:	e790      	b.n	800091e <HAL_RCC_ClockConfig+0x26>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80009fc:	6863      	ldr	r3, [r4, #4]
 80009fe:	4a08      	ldr	r2, [pc, #32]	; (8000a20 <HAL_RCC_ClockConfig+0x128>)
 8000a00:	4013      	ands	r3, r2
 8000a02:	68f2      	ldr	r2, [r6, #12]
 8000a04:	4313      	orrs	r3, r2
 8000a06:	6063      	str	r3, [r4, #4]
 8000a08:	e78d      	b.n	8000926 <HAL_RCC_ClockConfig+0x2e>
 8000a0a:	46c0      	nop			; (mov r8, r8)
 8000a0c:	40022000 	.word	0x40022000
 8000a10:	40021000 	.word	0x40021000
 8000a14:	0800176c 	.word	0x0800176c
 8000a18:	20000000 	.word	0x20000000
 8000a1c:	00001388 	.word	0x00001388
 8000a20:	fffff8ff 	.word	0xfffff8ff

08000a24 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8000a24:	4b01      	ldr	r3, [pc, #4]	; (8000a2c <HAL_RCC_GetHCLKFreq+0x8>)
 8000a26:	6818      	ldr	r0, [r3, #0]
}
 8000a28:	4770      	bx	lr
 8000a2a:	46c0      	nop			; (mov r8, r8)
 8000a2c:	20000000 	.word	0x20000000

08000a30 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8000a30:	4b04      	ldr	r3, [pc, #16]	; (8000a44 <HAL_RCC_GetPCLK1Freq+0x14>)
 8000a32:	4a05      	ldr	r2, [pc, #20]	; (8000a48 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000a34:	685b      	ldr	r3, [r3, #4]
 8000a36:	055b      	lsls	r3, r3, #21
 8000a38:	0f5b      	lsrs	r3, r3, #29
 8000a3a:	5cd3      	ldrb	r3, [r2, r3]
 8000a3c:	4a03      	ldr	r2, [pc, #12]	; (8000a4c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000a3e:	6810      	ldr	r0, [r2, #0]
 8000a40:	40d8      	lsrs	r0, r3
}    
 8000a42:	4770      	bx	lr
 8000a44:	40021000 	.word	0x40021000
 8000a48:	0800177c 	.word	0x0800177c
 8000a4c:	20000000 	.word	0x20000000

08000a50 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8000a50:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8000a52:	6803      	ldr	r3, [r0, #0]
{
 8000a54:	b085      	sub	sp, #20
 8000a56:	0005      	movs	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8000a58:	03db      	lsls	r3, r3, #15
 8000a5a:	d528      	bpl.n	8000aae <HAL_RCCEx_PeriphCLKConfig+0x5e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000a5c:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8000a5e:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000a60:	4c37      	ldr	r4, [pc, #220]	; (8000b40 <HAL_RCCEx_PeriphCLKConfig+0xf0>)
 8000a62:	0552      	lsls	r2, r2, #21
 8000a64:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8000a66:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000a68:	4213      	tst	r3, r2
 8000a6a:	d108      	bne.n	8000a7e <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8000a6c:	69e3      	ldr	r3, [r4, #28]
 8000a6e:	4313      	orrs	r3, r2
 8000a70:	61e3      	str	r3, [r4, #28]
 8000a72:	69e3      	ldr	r3, [r4, #28]
 8000a74:	4013      	ands	r3, r2
 8000a76:	9303      	str	r3, [sp, #12]
 8000a78:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8000a7a:	2301      	movs	r3, #1
 8000a7c:	9300      	str	r3, [sp, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a7e:	2780      	movs	r7, #128	; 0x80
 8000a80:	4e30      	ldr	r6, [pc, #192]	; (8000b44 <HAL_RCCEx_PeriphCLKConfig+0xf4>)
 8000a82:	007f      	lsls	r7, r7, #1
 8000a84:	6833      	ldr	r3, [r6, #0]
 8000a86:	423b      	tst	r3, r7
 8000a88:	d026      	beq.n	8000ad8 <HAL_RCCEx_PeriphCLKConfig+0x88>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8000a8a:	22c0      	movs	r2, #192	; 0xc0
 8000a8c:	6a23      	ldr	r3, [r4, #32]
 8000a8e:	0092      	lsls	r2, r2, #2
 8000a90:	4013      	ands	r3, r2
 8000a92:	4e2d      	ldr	r6, [pc, #180]	; (8000b48 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000a94:	d132      	bne.n	8000afc <HAL_RCCEx_PeriphCLKConfig+0xac>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8000a96:	6a23      	ldr	r3, [r4, #32]
 8000a98:	401e      	ands	r6, r3
 8000a9a:	686b      	ldr	r3, [r5, #4]
 8000a9c:	431e      	orrs	r6, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000a9e:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8000aa0:	6226      	str	r6, [r4, #32]
    if(pwrclkchanged == SET)
 8000aa2:	2b01      	cmp	r3, #1
 8000aa4:	d103      	bne.n	8000aae <HAL_RCCEx_PeriphCLKConfig+0x5e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000aa6:	69e3      	ldr	r3, [r4, #28]
 8000aa8:	4a28      	ldr	r2, [pc, #160]	; (8000b4c <HAL_RCCEx_PeriphCLKConfig+0xfc>)
 8000aaa:	4013      	ands	r3, r2
 8000aac:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8000aae:	682a      	ldr	r2, [r5, #0]
 8000ab0:	07d3      	lsls	r3, r2, #31
 8000ab2:	d506      	bpl.n	8000ac2 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8000ab4:	2003      	movs	r0, #3
 8000ab6:	4922      	ldr	r1, [pc, #136]	; (8000b40 <HAL_RCCEx_PeriphCLKConfig+0xf0>)
 8000ab8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8000aba:	4383      	bics	r3, r0
 8000abc:	68a8      	ldr	r0, [r5, #8]
 8000abe:	4303      	orrs	r3, r0
 8000ac0:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8000ac2:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8000ac4:	0693      	lsls	r3, r2, #26
 8000ac6:	d517      	bpl.n	8000af8 <HAL_RCCEx_PeriphCLKConfig+0xa8>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8000ac8:	2110      	movs	r1, #16
 8000aca:	4a1d      	ldr	r2, [pc, #116]	; (8000b40 <HAL_RCCEx_PeriphCLKConfig+0xf0>)
 8000acc:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8000ace:	438b      	bics	r3, r1
 8000ad0:	68e9      	ldr	r1, [r5, #12]
 8000ad2:	430b      	orrs	r3, r1
 8000ad4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ad6:	e00f      	b.n	8000af8 <HAL_RCCEx_PeriphCLKConfig+0xa8>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000ad8:	6833      	ldr	r3, [r6, #0]
 8000ada:	433b      	orrs	r3, r7
 8000adc:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000ade:	f7ff fbd3 	bl	8000288 <HAL_GetTick>
 8000ae2:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ae4:	6833      	ldr	r3, [r6, #0]
 8000ae6:	423b      	tst	r3, r7
 8000ae8:	d1cf      	bne.n	8000a8a <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000aea:	f7ff fbcd 	bl	8000288 <HAL_GetTick>
 8000aee:	9b01      	ldr	r3, [sp, #4]
 8000af0:	1ac0      	subs	r0, r0, r3
 8000af2:	2864      	cmp	r0, #100	; 0x64
 8000af4:	d9f6      	bls.n	8000ae4 <HAL_RCCEx_PeriphCLKConfig+0x94>
          return HAL_TIMEOUT;
 8000af6:	2003      	movs	r0, #3
}
 8000af8:	b005      	add	sp, #20
 8000afa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000afc:	6869      	ldr	r1, [r5, #4]
 8000afe:	400a      	ands	r2, r1
 8000b00:	4293      	cmp	r3, r2
 8000b02:	d0c8      	beq.n	8000a96 <HAL_RCCEx_PeriphCLKConfig+0x46>
      __HAL_RCC_BACKUPRESET_FORCE();
 8000b04:	2380      	movs	r3, #128	; 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000b06:	6a22      	ldr	r2, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8000b08:	6a20      	ldr	r0, [r4, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000b0a:	0011      	movs	r1, r2
      __HAL_RCC_BACKUPRESET_FORCE();
 8000b0c:	025b      	lsls	r3, r3, #9
 8000b0e:	4303      	orrs	r3, r0
 8000b10:	6223      	str	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8000b12:	6a23      	ldr	r3, [r4, #32]
 8000b14:	480e      	ldr	r0, [pc, #56]	; (8000b50 <HAL_RCCEx_PeriphCLKConfig+0x100>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000b16:	4031      	ands	r1, r6
      __HAL_RCC_BACKUPRESET_RELEASE();
 8000b18:	4003      	ands	r3, r0
 8000b1a:	6223      	str	r3, [r4, #32]
      RCC->BDCR = temp_reg;
 8000b1c:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8000b1e:	07d3      	lsls	r3, r2, #31
 8000b20:	d5b9      	bpl.n	8000a96 <HAL_RCCEx_PeriphCLKConfig+0x46>
        tickstart = HAL_GetTick();
 8000b22:	f7ff fbb1 	bl	8000288 <HAL_GetTick>
 8000b26:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b28:	2202      	movs	r2, #2
 8000b2a:	6a23      	ldr	r3, [r4, #32]
 8000b2c:	4213      	tst	r3, r2
 8000b2e:	d1b2      	bne.n	8000a96 <HAL_RCCEx_PeriphCLKConfig+0x46>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000b30:	f7ff fbaa 	bl	8000288 <HAL_GetTick>
 8000b34:	4b07      	ldr	r3, [pc, #28]	; (8000b54 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8000b36:	1bc0      	subs	r0, r0, r7
 8000b38:	4298      	cmp	r0, r3
 8000b3a:	d9f5      	bls.n	8000b28 <HAL_RCCEx_PeriphCLKConfig+0xd8>
 8000b3c:	e7db      	b.n	8000af6 <HAL_RCCEx_PeriphCLKConfig+0xa6>
 8000b3e:	46c0      	nop			; (mov r8, r8)
 8000b40:	40021000 	.word	0x40021000
 8000b44:	40007000 	.word	0x40007000
 8000b48:	fffffcff 	.word	0xfffffcff
 8000b4c:	efffffff 	.word	0xefffffff
 8000b50:	fffeffff 	.word	0xfffeffff
 8000b54:	00001388 	.word	0x00001388

08000b58 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000b58:	2201      	movs	r2, #1
 8000b5a:	6a03      	ldr	r3, [r0, #32]
{
 8000b5c:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000b5e:	4393      	bics	r3, r2
 8000b60:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000b62:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000b64:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8000b66:	6985      	ldr	r5, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8000b68:	3272      	adds	r2, #114	; 0x72
 8000b6a:	4395      	bics	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8000b6c:	680a      	ldr	r2, [r1, #0]
 8000b6e:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8000b70:	2202      	movs	r2, #2
 8000b72:	4393      	bics	r3, r2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8000b74:	688a      	ldr	r2, [r1, #8]
 8000b76:	4313      	orrs	r3, r2

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8000b78:	4a11      	ldr	r2, [pc, #68]	; (8000bc0 <TIM_OC1_SetConfig+0x68>)
 8000b7a:	4290      	cmp	r0, r2
 8000b7c:	d005      	beq.n	8000b8a <TIM_OC1_SetConfig+0x32>
 8000b7e:	4e11      	ldr	r6, [pc, #68]	; (8000bc4 <TIM_OC1_SetConfig+0x6c>)
 8000b80:	42b0      	cmp	r0, r6
 8000b82:	d002      	beq.n	8000b8a <TIM_OC1_SetConfig+0x32>
 8000b84:	4e10      	ldr	r6, [pc, #64]	; (8000bc8 <TIM_OC1_SetConfig+0x70>)
 8000b86:	42b0      	cmp	r0, r6
 8000b88:	d113      	bne.n	8000bb2 <TIM_OC1_SetConfig+0x5a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8000b8a:	2608      	movs	r6, #8
 8000b8c:	43b3      	bics	r3, r6
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8000b8e:	68ce      	ldr	r6, [r1, #12]
 8000b90:	4333      	orrs	r3, r6
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8000b92:	2604      	movs	r6, #4
 8000b94:	43b3      	bics	r3, r6
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8000b96:	4290      	cmp	r0, r2
 8000b98:	d005      	beq.n	8000ba6 <TIM_OC1_SetConfig+0x4e>
 8000b9a:	4a0a      	ldr	r2, [pc, #40]	; (8000bc4 <TIM_OC1_SetConfig+0x6c>)
 8000b9c:	4290      	cmp	r0, r2
 8000b9e:	d002      	beq.n	8000ba6 <TIM_OC1_SetConfig+0x4e>
 8000ba0:	4a09      	ldr	r2, [pc, #36]	; (8000bc8 <TIM_OC1_SetConfig+0x70>)
 8000ba2:	4290      	cmp	r0, r2
 8000ba4:	d105      	bne.n	8000bb2 <TIM_OC1_SetConfig+0x5a>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8000ba6:	4a09      	ldr	r2, [pc, #36]	; (8000bcc <TIM_OC1_SetConfig+0x74>)
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8000ba8:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8000baa:	4022      	ands	r2, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 8000bac:	694c      	ldr	r4, [r1, #20]
 8000bae:	4334      	orrs	r4, r6
 8000bb0:	4314      	orrs	r4, r2

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8000bb2:	684a      	ldr	r2, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8000bb4:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8000bb6:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8000bb8:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000bba:	6203      	str	r3, [r0, #32]
}
 8000bbc:	bd70      	pop	{r4, r5, r6, pc}
 8000bbe:	46c0      	nop			; (mov r8, r8)
 8000bc0:	40012c00 	.word	0x40012c00
 8000bc4:	40014400 	.word	0x40014400
 8000bc8:	40014800 	.word	0x40014800
 8000bcc:	fffffcff 	.word	0xfffffcff

08000bd0 <TIM_OC3_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8000bd0:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8000bd2:	2573      	movs	r5, #115	; 0x73
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8000bd4:	6a03      	ldr	r3, [r0, #32]
 8000bd6:	4a16      	ldr	r2, [pc, #88]	; (8000c30 <TIM_OC3_SetConfig+0x60>)
 8000bd8:	4013      	ands	r3, r2
 8000bda:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8000bdc:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8000bde:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8000be0:	69c4      	ldr	r4, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8000be2:	43ac      	bics	r4, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8000be4:	680d      	ldr	r5, [r1, #0]
 8000be6:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8000be8:	4d12      	ldr	r5, [pc, #72]	; (8000c34 <TIM_OC3_SetConfig+0x64>)
 8000bea:	402b      	ands	r3, r5
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8000bec:	688d      	ldr	r5, [r1, #8]
 8000bee:	022d      	lsls	r5, r5, #8
 8000bf0:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8000bf2:	4d11      	ldr	r5, [pc, #68]	; (8000c38 <TIM_OC3_SetConfig+0x68>)
 8000bf4:	42a8      	cmp	r0, r5
 8000bf6:	d10e      	bne.n	8000c16 <TIM_OC3_SetConfig+0x46>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8000bf8:	4d10      	ldr	r5, [pc, #64]	; (8000c3c <TIM_OC3_SetConfig+0x6c>)
 8000bfa:	401d      	ands	r5, r3
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8000bfc:	68cb      	ldr	r3, [r1, #12]
 8000bfe:	021b      	lsls	r3, r3, #8
 8000c00:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8000c02:	4d0f      	ldr	r5, [pc, #60]	; (8000c40 <TIM_OC3_SetConfig+0x70>)
 8000c04:	402b      	ands	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8000c06:	4d0f      	ldr	r5, [pc, #60]	; (8000c44 <TIM_OC3_SetConfig+0x74>)
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8000c08:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8000c0a:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8000c0c:	698a      	ldr	r2, [r1, #24]
 8000c0e:	4332      	orrs	r2, r6
 8000c10:	0112      	lsls	r2, r2, #4
 8000c12:	432a      	orrs	r2, r5
 8000c14:	e005      	b.n	8000c22 <TIM_OC3_SetConfig+0x52>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8000c16:	4d0c      	ldr	r5, [pc, #48]	; (8000c48 <TIM_OC3_SetConfig+0x78>)
 8000c18:	42a8      	cmp	r0, r5
 8000c1a:	d0f4      	beq.n	8000c06 <TIM_OC3_SetConfig+0x36>
 8000c1c:	4d0b      	ldr	r5, [pc, #44]	; (8000c4c <TIM_OC3_SetConfig+0x7c>)
 8000c1e:	42a8      	cmp	r0, r5
 8000c20:	d0f1      	beq.n	8000c06 <TIM_OC3_SetConfig+0x36>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000c22:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8000c24:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8000c26:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8000c28:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000c2a:	6203      	str	r3, [r0, #32]
}
 8000c2c:	bd70      	pop	{r4, r5, r6, pc}
 8000c2e:	46c0      	nop			; (mov r8, r8)
 8000c30:	fffffeff 	.word	0xfffffeff
 8000c34:	fffffdff 	.word	0xfffffdff
 8000c38:	40012c00 	.word	0x40012c00
 8000c3c:	fffff7ff 	.word	0xfffff7ff
 8000c40:	fffffbff 	.word	0xfffffbff
 8000c44:	ffffcfff 	.word	0xffffcfff
 8000c48:	40014400 	.word	0x40014400
 8000c4c:	40014800 	.word	0x40014800

08000c50 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8000c50:	6a03      	ldr	r3, [r0, #32]
 8000c52:	4a12      	ldr	r2, [pc, #72]	; (8000c9c <TIM_OC4_SetConfig+0x4c>)
{
 8000c54:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8000c56:	4013      	ands	r3, r2
 8000c58:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000c5a:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8000c5c:	4c10      	ldr	r4, [pc, #64]	; (8000ca0 <TIM_OC4_SetConfig+0x50>)
  tmpcr2 =  TIMx->CR2;
 8000c5e:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8000c60:	69c5      	ldr	r5, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8000c62:	4025      	ands	r5, r4

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000c64:	680c      	ldr	r4, [r1, #0]
 8000c66:	0224      	lsls	r4, r4, #8
 8000c68:	4325      	orrs	r5, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8000c6a:	4c0e      	ldr	r4, [pc, #56]	; (8000ca4 <TIM_OC4_SetConfig+0x54>)
 8000c6c:	4022      	ands	r2, r4
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8000c6e:	688c      	ldr	r4, [r1, #8]
 8000c70:	0324      	lsls	r4, r4, #12
 8000c72:	4322      	orrs	r2, r4

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8000c74:	4c0c      	ldr	r4, [pc, #48]	; (8000ca8 <TIM_OC4_SetConfig+0x58>)
 8000c76:	42a0      	cmp	r0, r4
 8000c78:	d005      	beq.n	8000c86 <TIM_OC4_SetConfig+0x36>
 8000c7a:	4c0c      	ldr	r4, [pc, #48]	; (8000cac <TIM_OC4_SetConfig+0x5c>)
 8000c7c:	42a0      	cmp	r0, r4
 8000c7e:	d002      	beq.n	8000c86 <TIM_OC4_SetConfig+0x36>
 8000c80:	4c0b      	ldr	r4, [pc, #44]	; (8000cb0 <TIM_OC4_SetConfig+0x60>)
 8000c82:	42a0      	cmp	r0, r4
 8000c84:	d104      	bne.n	8000c90 <TIM_OC4_SetConfig+0x40>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8000c86:	4c0b      	ldr	r4, [pc, #44]	; (8000cb4 <TIM_OC4_SetConfig+0x64>)
 8000c88:	4023      	ands	r3, r4
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8000c8a:	694c      	ldr	r4, [r1, #20]
 8000c8c:	01a4      	lsls	r4, r4, #6
 8000c8e:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000c90:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8000c92:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8000c94:	61c5      	str	r5, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8000c96:	6403      	str	r3, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000c98:	6202      	str	r2, [r0, #32]
}
 8000c9a:	bd30      	pop	{r4, r5, pc}
 8000c9c:	ffffefff 	.word	0xffffefff
 8000ca0:	ffff8cff 	.word	0xffff8cff
 8000ca4:	ffffdfff 	.word	0xffffdfff
 8000ca8:	40012c00 	.word	0x40012c00
 8000cac:	40014400 	.word	0x40014400
 8000cb0:	40014800 	.word	0x40014800
 8000cb4:	ffffbfff 	.word	0xffffbfff

08000cb8 <HAL_TIM_PWM_MspInit>:
 8000cb8:	4770      	bx	lr

08000cba <HAL_TIM_ReadCapturedValue>:
{
 8000cba:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 8000cbc:	0004      	movs	r4, r0
 8000cbe:	343c      	adds	r4, #60	; 0x3c
{
 8000cc0:	0002      	movs	r2, r0
  __HAL_LOCK(htim);
 8000cc2:	7820      	ldrb	r0, [r4, #0]
 8000cc4:	2302      	movs	r3, #2
 8000cc6:	2801      	cmp	r0, #1
 8000cc8:	d00f      	beq.n	8000cea <HAL_TIM_ReadCapturedValue+0x30>
  switch (Channel)
 8000cca:	290c      	cmp	r1, #12
 8000ccc:	d818      	bhi.n	8000d00 <HAL_TIM_ReadCapturedValue+0x46>
 8000cce:	0008      	movs	r0, r1
 8000cd0:	f7ff fa1a 	bl	8000108 <__gnu_thumb1_case_uqi>
 8000cd4:	16161607 	.word	0x16161607
 8000cd8:	1616160d 	.word	0x1616160d
 8000cdc:	16161610 	.word	0x16161610
 8000ce0:	13          	.byte	0x13
 8000ce1:	00          	.byte	0x00
      tmpreg =  htim->Instance->CCR1;
 8000ce2:	6813      	ldr	r3, [r2, #0]
 8000ce4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  __HAL_UNLOCK(htim);
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	7022      	strb	r2, [r4, #0]
}
 8000cea:	0018      	movs	r0, r3
 8000cec:	bd10      	pop	{r4, pc}
      tmpreg =   htim->Instance->CCR2;
 8000cee:	6813      	ldr	r3, [r2, #0]
 8000cf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
      break;
 8000cf2:	e7f8      	b.n	8000ce6 <HAL_TIM_ReadCapturedValue+0x2c>
      tmpreg =   htim->Instance->CCR3;
 8000cf4:	6813      	ldr	r3, [r2, #0]
 8000cf6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      break;
 8000cf8:	e7f5      	b.n	8000ce6 <HAL_TIM_ReadCapturedValue+0x2c>
      tmpreg =   htim->Instance->CCR4;
 8000cfa:	6813      	ldr	r3, [r2, #0]
 8000cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
      break;
 8000cfe:	e7f2      	b.n	8000ce6 <HAL_TIM_ReadCapturedValue+0x2c>
  uint32_t tmpreg = 0U;
 8000d00:	2300      	movs	r3, #0
 8000d02:	e7f0      	b.n	8000ce6 <HAL_TIM_ReadCapturedValue+0x2c>

08000d04 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000d04:	4a19      	ldr	r2, [pc, #100]	; (8000d6c <TIM_Base_SetConfig+0x68>)
{
 8000d06:	b510      	push	{r4, lr}
  tmpcr1 = TIMx->CR1;
 8000d08:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000d0a:	4290      	cmp	r0, r2
 8000d0c:	d002      	beq.n	8000d14 <TIM_Base_SetConfig+0x10>
 8000d0e:	4c18      	ldr	r4, [pc, #96]	; (8000d70 <TIM_Base_SetConfig+0x6c>)
 8000d10:	42a0      	cmp	r0, r4
 8000d12:	d108      	bne.n	8000d26 <TIM_Base_SetConfig+0x22>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8000d14:	2470      	movs	r4, #112	; 0x70
 8000d16:	43a3      	bics	r3, r4
    tmpcr1 |= Structure->CounterMode;
 8000d18:	684c      	ldr	r4, [r1, #4]
 8000d1a:	4323      	orrs	r3, r4
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8000d1c:	4290      	cmp	r0, r2
 8000d1e:	d00b      	beq.n	8000d38 <TIM_Base_SetConfig+0x34>
 8000d20:	4c13      	ldr	r4, [pc, #76]	; (8000d70 <TIM_Base_SetConfig+0x6c>)
 8000d22:	42a0      	cmp	r0, r4
 8000d24:	d008      	beq.n	8000d38 <TIM_Base_SetConfig+0x34>
 8000d26:	4c13      	ldr	r4, [pc, #76]	; (8000d74 <TIM_Base_SetConfig+0x70>)
 8000d28:	42a0      	cmp	r0, r4
 8000d2a:	d005      	beq.n	8000d38 <TIM_Base_SetConfig+0x34>
 8000d2c:	4c12      	ldr	r4, [pc, #72]	; (8000d78 <TIM_Base_SetConfig+0x74>)
 8000d2e:	42a0      	cmp	r0, r4
 8000d30:	d002      	beq.n	8000d38 <TIM_Base_SetConfig+0x34>
 8000d32:	4c12      	ldr	r4, [pc, #72]	; (8000d7c <TIM_Base_SetConfig+0x78>)
 8000d34:	42a0      	cmp	r0, r4
 8000d36:	d103      	bne.n	8000d40 <TIM_Base_SetConfig+0x3c>
    tmpcr1 &= ~TIM_CR1_CKD;
 8000d38:	4c11      	ldr	r4, [pc, #68]	; (8000d80 <TIM_Base_SetConfig+0x7c>)
 8000d3a:	4023      	ands	r3, r4
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000d3c:	68cc      	ldr	r4, [r1, #12]
 8000d3e:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8000d40:	2480      	movs	r4, #128	; 0x80
 8000d42:	43a3      	bics	r3, r4
 8000d44:	694c      	ldr	r4, [r1, #20]
 8000d46:	4323      	orrs	r3, r4
  TIMx->CR1 = tmpcr1;
 8000d48:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8000d4a:	688b      	ldr	r3, [r1, #8]
 8000d4c:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8000d4e:	680b      	ldr	r3, [r1, #0]
 8000d50:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8000d52:	4290      	cmp	r0, r2
 8000d54:	d005      	beq.n	8000d62 <TIM_Base_SetConfig+0x5e>
 8000d56:	4b08      	ldr	r3, [pc, #32]	; (8000d78 <TIM_Base_SetConfig+0x74>)
 8000d58:	4298      	cmp	r0, r3
 8000d5a:	d002      	beq.n	8000d62 <TIM_Base_SetConfig+0x5e>
 8000d5c:	4b07      	ldr	r3, [pc, #28]	; (8000d7c <TIM_Base_SetConfig+0x78>)
 8000d5e:	4298      	cmp	r0, r3
 8000d60:	d101      	bne.n	8000d66 <TIM_Base_SetConfig+0x62>
    TIMx->RCR = Structure->RepetitionCounter;
 8000d62:	690b      	ldr	r3, [r1, #16]
 8000d64:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8000d66:	2301      	movs	r3, #1
 8000d68:	6143      	str	r3, [r0, #20]
}
 8000d6a:	bd10      	pop	{r4, pc}
 8000d6c:	40012c00 	.word	0x40012c00
 8000d70:	40000400 	.word	0x40000400
 8000d74:	40002000 	.word	0x40002000
 8000d78:	40014400 	.word	0x40014400
 8000d7c:	40014800 	.word	0x40014800
 8000d80:	fffffcff 	.word	0xfffffcff

08000d84 <HAL_TIM_Base_Init>:
{
 8000d84:	b570      	push	{r4, r5, r6, lr}
 8000d86:	0004      	movs	r4, r0
    return HAL_ERROR;
 8000d88:	2001      	movs	r0, #1
  if(htim == NULL)
 8000d8a:	2c00      	cmp	r4, #0
 8000d8c:	d014      	beq.n	8000db8 <HAL_TIM_Base_Init+0x34>
  if(htim->State == HAL_TIM_STATE_RESET)
 8000d8e:	0025      	movs	r5, r4
 8000d90:	353d      	adds	r5, #61	; 0x3d
 8000d92:	782b      	ldrb	r3, [r5, #0]
 8000d94:	b2db      	uxtb	r3, r3
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d105      	bne.n	8000da6 <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8000d9a:	0022      	movs	r2, r4
 8000d9c:	323c      	adds	r2, #60	; 0x3c
 8000d9e:	7013      	strb	r3, [r2, #0]
    HAL_TIM_Base_MspInit(htim);
 8000da0:	0020      	movs	r0, r4
 8000da2:	f000 fbe3 	bl	800156c <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8000da6:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000da8:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8000daa:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000dac:	1d21      	adds	r1, r4, #4
 8000dae:	f7ff ffa9 	bl	8000d04 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8000db2:	2301      	movs	r3, #1
  return HAL_OK;
 8000db4:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8000db6:	702b      	strb	r3, [r5, #0]
}
 8000db8:	bd70      	pop	{r4, r5, r6, pc}

08000dba <HAL_TIM_PWM_Init>:
{
 8000dba:	b570      	push	{r4, r5, r6, lr}
 8000dbc:	0004      	movs	r4, r0
    return HAL_ERROR;
 8000dbe:	2001      	movs	r0, #1
  if(htim == NULL)
 8000dc0:	2c00      	cmp	r4, #0
 8000dc2:	d014      	beq.n	8000dee <HAL_TIM_PWM_Init+0x34>
  if(htim->State == HAL_TIM_STATE_RESET)
 8000dc4:	0025      	movs	r5, r4
 8000dc6:	353d      	adds	r5, #61	; 0x3d
 8000dc8:	782b      	ldrb	r3, [r5, #0]
 8000dca:	b2db      	uxtb	r3, r3
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d105      	bne.n	8000ddc <HAL_TIM_PWM_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8000dd0:	0022      	movs	r2, r4
 8000dd2:	323c      	adds	r2, #60	; 0x3c
 8000dd4:	7013      	strb	r3, [r2, #0]
    HAL_TIM_PWM_MspInit(htim);
 8000dd6:	0020      	movs	r0, r4
 8000dd8:	f7ff ff6e 	bl	8000cb8 <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8000ddc:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000dde:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8000de0:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000de2:	1d21      	adds	r1, r4, #4
 8000de4:	f7ff ff8e 	bl	8000d04 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8000de8:	2301      	movs	r3, #1
  return HAL_OK;
 8000dea:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8000dec:	702b      	strb	r3, [r5, #0]
}
 8000dee:	bd70      	pop	{r4, r5, r6, pc}

08000df0 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000df0:	2210      	movs	r2, #16
 8000df2:	6a03      	ldr	r3, [r0, #32]
{
 8000df4:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000df6:	4393      	bics	r3, r2
 8000df8:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8000dfa:	6a02      	ldr	r2, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8000dfc:	4d15      	ldr	r5, [pc, #84]	; (8000e54 <TIM_OC2_SetConfig+0x64>)
  tmpcr2 =  TIMx->CR2;
 8000dfe:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8000e00:	6984      	ldr	r4, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8000e02:	402c      	ands	r4, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000e04:	680d      	ldr	r5, [r1, #0]
 8000e06:	022d      	lsls	r5, r5, #8
 8000e08:	432c      	orrs	r4, r5
  tmpccer &= ~TIM_CCER_CC2P;
 8000e0a:	2520      	movs	r5, #32
 8000e0c:	43aa      	bics	r2, r5
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8000e0e:	688d      	ldr	r5, [r1, #8]
 8000e10:	012d      	lsls	r5, r5, #4
 8000e12:	432a      	orrs	r2, r5
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8000e14:	4d10      	ldr	r5, [pc, #64]	; (8000e58 <TIM_OC2_SetConfig+0x68>)
 8000e16:	42a8      	cmp	r0, r5
 8000e18:	d10f      	bne.n	8000e3a <TIM_OC2_SetConfig+0x4a>
    tmpccer &= ~TIM_CCER_CC2NP;
 8000e1a:	2580      	movs	r5, #128	; 0x80
 8000e1c:	43aa      	bics	r2, r5
 8000e1e:	0015      	movs	r5, r2
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8000e20:	68ca      	ldr	r2, [r1, #12]
 8000e22:	0112      	lsls	r2, r2, #4
 8000e24:	432a      	orrs	r2, r5
    tmpccer &= ~TIM_CCER_CC2NE;
 8000e26:	2540      	movs	r5, #64	; 0x40
 8000e28:	43aa      	bics	r2, r5
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8000e2a:	4d0c      	ldr	r5, [pc, #48]	; (8000e5c <TIM_OC2_SetConfig+0x6c>)
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8000e2c:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8000e2e:	401d      	ands	r5, r3
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8000e30:	698b      	ldr	r3, [r1, #24]
 8000e32:	4333      	orrs	r3, r6
 8000e34:	009b      	lsls	r3, r3, #2
 8000e36:	432b      	orrs	r3, r5
 8000e38:	e005      	b.n	8000e46 <TIM_OC2_SetConfig+0x56>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8000e3a:	4d09      	ldr	r5, [pc, #36]	; (8000e60 <TIM_OC2_SetConfig+0x70>)
 8000e3c:	42a8      	cmp	r0, r5
 8000e3e:	d0f4      	beq.n	8000e2a <TIM_OC2_SetConfig+0x3a>
 8000e40:	4d08      	ldr	r5, [pc, #32]	; (8000e64 <TIM_OC2_SetConfig+0x74>)
 8000e42:	42a8      	cmp	r0, r5
 8000e44:	d0f1      	beq.n	8000e2a <TIM_OC2_SetConfig+0x3a>
  TIMx->CR2 = tmpcr2;
 8000e46:	6043      	str	r3, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8000e48:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8000e4a:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8000e4c:	6383      	str	r3, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8000e4e:	6202      	str	r2, [r0, #32]
}
 8000e50:	bd70      	pop	{r4, r5, r6, pc}
 8000e52:	46c0      	nop			; (mov r8, r8)
 8000e54:	ffff8cff 	.word	0xffff8cff
 8000e58:	40012c00 	.word	0x40012c00
 8000e5c:	fffff3ff 	.word	0xfffff3ff
 8000e60:	40014400 	.word	0x40014400
 8000e64:	40014800 	.word	0x40014800

08000e68 <HAL_TIM_PWM_ConfigChannel>:
{
 8000e68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8000e6a:	0006      	movs	r6, r0
 8000e6c:	2302      	movs	r3, #2
 8000e6e:	363c      	adds	r6, #60	; 0x3c
{
 8000e70:	000d      	movs	r5, r1
  __HAL_LOCK(htim);
 8000e72:	7831      	ldrb	r1, [r6, #0]
{
 8000e74:	0004      	movs	r4, r0
  __HAL_LOCK(htim);
 8000e76:	0018      	movs	r0, r3
 8000e78:	2901      	cmp	r1, #1
 8000e7a:	d025      	beq.n	8000ec8 <HAL_TIM_PWM_ConfigChannel+0x60>
  htim->State = HAL_TIM_STATE_BUSY;
 8000e7c:	0027      	movs	r7, r4
  __HAL_LOCK(htim);
 8000e7e:	2101      	movs	r1, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8000e80:	373d      	adds	r7, #61	; 0x3d
  __HAL_LOCK(htim);
 8000e82:	7031      	strb	r1, [r6, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8000e84:	703b      	strb	r3, [r7, #0]
  switch (Channel)
 8000e86:	2a0c      	cmp	r2, #12
 8000e88:	d81a      	bhi.n	8000ec0 <HAL_TIM_PWM_ConfigChannel+0x58>
 8000e8a:	0010      	movs	r0, r2
 8000e8c:	f7ff f93c 	bl	8000108 <__gnu_thumb1_case_uqi>
 8000e90:	18181807 	.word	0x18181807
 8000e94:	1818181d 	.word	0x1818181d
 8000e98:	1818182f 	.word	0x1818182f
 8000e9c:	41          	.byte	0x41
 8000e9d:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8000e9e:	0029      	movs	r1, r5
 8000ea0:	6820      	ldr	r0, [r4, #0]
 8000ea2:	f7ff fe59 	bl	8000b58 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8000ea6:	2208      	movs	r2, #8
 8000ea8:	6823      	ldr	r3, [r4, #0]
 8000eaa:	6999      	ldr	r1, [r3, #24]
 8000eac:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8000eae:	2104      	movs	r1, #4
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8000eb0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8000eb2:	699a      	ldr	r2, [r3, #24]
 8000eb4:	438a      	bics	r2, r1
 8000eb6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8000eb8:	699a      	ldr	r2, [r3, #24]
 8000eba:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8000ebc:	430a      	orrs	r2, r1
 8000ebe:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8000ec0:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8000ec2:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8000ec4:	703b      	strb	r3, [r7, #0]
  __HAL_UNLOCK(htim);
 8000ec6:	7030      	strb	r0, [r6, #0]
}
 8000ec8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8000eca:	0029      	movs	r1, r5
 8000ecc:	6820      	ldr	r0, [r4, #0]
 8000ece:	f7ff ff8f 	bl	8000df0 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8000ed2:	2280      	movs	r2, #128	; 0x80
 8000ed4:	6823      	ldr	r3, [r4, #0]
 8000ed6:	0112      	lsls	r2, r2, #4
 8000ed8:	6999      	ldr	r1, [r3, #24]
 8000eda:	430a      	orrs	r2, r1
 8000edc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8000ede:	699a      	ldr	r2, [r3, #24]
 8000ee0:	4915      	ldr	r1, [pc, #84]	; (8000f38 <HAL_TIM_PWM_ConfigChannel+0xd0>)
 8000ee2:	400a      	ands	r2, r1
 8000ee4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8000ee6:	692a      	ldr	r2, [r5, #16]
 8000ee8:	6999      	ldr	r1, [r3, #24]
 8000eea:	0212      	lsls	r2, r2, #8
 8000eec:	e7e6      	b.n	8000ebc <HAL_TIM_PWM_ConfigChannel+0x54>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8000eee:	0029      	movs	r1, r5
 8000ef0:	6820      	ldr	r0, [r4, #0]
 8000ef2:	f7ff fe6d 	bl	8000bd0 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8000ef6:	2208      	movs	r2, #8
 8000ef8:	6823      	ldr	r3, [r4, #0]
 8000efa:	69d9      	ldr	r1, [r3, #28]
 8000efc:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8000efe:	2104      	movs	r1, #4
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8000f00:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8000f02:	69da      	ldr	r2, [r3, #28]
 8000f04:	438a      	bics	r2, r1
 8000f06:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8000f08:	69da      	ldr	r2, [r3, #28]
 8000f0a:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8000f0c:	430a      	orrs	r2, r1
 8000f0e:	61da      	str	r2, [r3, #28]
    break;
 8000f10:	e7d6      	b.n	8000ec0 <HAL_TIM_PWM_ConfigChannel+0x58>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8000f12:	0029      	movs	r1, r5
 8000f14:	6820      	ldr	r0, [r4, #0]
 8000f16:	f7ff fe9b 	bl	8000c50 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8000f1a:	2280      	movs	r2, #128	; 0x80
 8000f1c:	6823      	ldr	r3, [r4, #0]
 8000f1e:	0112      	lsls	r2, r2, #4
 8000f20:	69d9      	ldr	r1, [r3, #28]
 8000f22:	430a      	orrs	r2, r1
 8000f24:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8000f26:	69da      	ldr	r2, [r3, #28]
 8000f28:	4903      	ldr	r1, [pc, #12]	; (8000f38 <HAL_TIM_PWM_ConfigChannel+0xd0>)
 8000f2a:	400a      	ands	r2, r1
 8000f2c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8000f2e:	692a      	ldr	r2, [r5, #16]
 8000f30:	69d9      	ldr	r1, [r3, #28]
 8000f32:	0212      	lsls	r2, r2, #8
 8000f34:	e7ea      	b.n	8000f0c <HAL_TIM_PWM_ConfigChannel+0xa4>
 8000f36:	46c0      	nop			; (mov r8, r8)
 8000f38:	fffffbff 	.word	0xfffffbff

08000f3c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8000f3c:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr = 0U;

  tmpsmcr = TIMx->SMCR;
 8000f3e:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000f40:	4d03      	ldr	r5, [pc, #12]	; (8000f50 <TIM_ETR_SetConfig+0x14>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000f42:	430a      	orrs	r2, r1
 8000f44:	021b      	lsls	r3, r3, #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000f46:	402c      	ands	r4, r5
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000f48:	4313      	orrs	r3, r2
 8000f4a:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8000f4c:	6083      	str	r3, [r0, #8]
}
 8000f4e:	bd30      	pop	{r4, r5, pc}
 8000f50:	ffff00ff 	.word	0xffff00ff

08000f54 <HAL_TIM_ConfigClockSource>:
{
 8000f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8000f56:	0005      	movs	r5, r0
 8000f58:	2302      	movs	r3, #2
 8000f5a:	353c      	adds	r5, #60	; 0x3c
 8000f5c:	782a      	ldrb	r2, [r5, #0]
{
 8000f5e:	0004      	movs	r4, r0
  __HAL_LOCK(htim);
 8000f60:	0018      	movs	r0, r3
 8000f62:	2a01      	cmp	r2, #1
 8000f64:	d019      	beq.n	8000f9a <HAL_TIM_ConfigClockSource+0x46>
  htim->State = HAL_TIM_STATE_BUSY;
 8000f66:	0026      	movs	r6, r4
  __HAL_LOCK(htim);
 8000f68:	2701      	movs	r7, #1
  tmpsmcr = htim->Instance->SMCR;
 8000f6a:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8000f6c:	363d      	adds	r6, #61	; 0x3d
  __HAL_LOCK(htim);
 8000f6e:	702f      	strb	r7, [r5, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8000f70:	7033      	strb	r3, [r6, #0]
  tmpsmcr = htim->Instance->SMCR;
 8000f72:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000f74:	4a4f      	ldr	r2, [pc, #316]	; (80010b4 <HAL_TIM_ConfigClockSource+0x160>)
 8000f76:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 8000f78:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8000f7a:	680b      	ldr	r3, [r1, #0]
 8000f7c:	2b40      	cmp	r3, #64	; 0x40
 8000f7e:	d100      	bne.n	8000f82 <HAL_TIM_ConfigClockSource+0x2e>
 8000f80:	e06f      	b.n	8001062 <HAL_TIM_ConfigClockSource+0x10e>
 8000f82:	d816      	bhi.n	8000fb2 <HAL_TIM_ConfigClockSource+0x5e>
 8000f84:	2b10      	cmp	r3, #16
 8000f86:	d100      	bne.n	8000f8a <HAL_TIM_ConfigClockSource+0x36>
 8000f88:	e087      	b.n	800109a <HAL_TIM_ConfigClockSource+0x146>
 8000f8a:	d807      	bhi.n	8000f9c <HAL_TIM_ConfigClockSource+0x48>
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d100      	bne.n	8000f92 <HAL_TIM_ConfigClockSource+0x3e>
 8000f90:	e07d      	b.n	800108e <HAL_TIM_ConfigClockSource+0x13a>
  htim->State = HAL_TIM_STATE_READY;
 8000f92:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8000f94:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8000f96:	7033      	strb	r3, [r6, #0]
  __HAL_UNLOCK(htim);
 8000f98:	7028      	strb	r0, [r5, #0]
}
 8000f9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 8000f9c:	2b20      	cmp	r3, #32
 8000f9e:	d100      	bne.n	8000fa2 <HAL_TIM_ConfigClockSource+0x4e>
 8000fa0:	e081      	b.n	80010a6 <HAL_TIM_ConfigClockSource+0x152>
 8000fa2:	2b30      	cmp	r3, #48	; 0x30
 8000fa4:	d1f5      	bne.n	8000f92 <HAL_TIM_ConfigClockSource+0x3e>
   tmpsmcr &= ~TIM_SMCR_TS;
 8000fa6:	2270      	movs	r2, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 8000fa8:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000faa:	4393      	bics	r3, r2
 8000fac:	001a      	movs	r2, r3
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000fae:	2337      	movs	r3, #55	; 0x37
 8000fb0:	e055      	b.n	800105e <HAL_TIM_ConfigClockSource+0x10a>
  switch (sClockSourceConfig->ClockSource)
 8000fb2:	2b70      	cmp	r3, #112	; 0x70
 8000fb4:	d033      	beq.n	800101e <HAL_TIM_ConfigClockSource+0xca>
 8000fb6:	d81b      	bhi.n	8000ff0 <HAL_TIM_ConfigClockSource+0x9c>
 8000fb8:	2b50      	cmp	r3, #80	; 0x50
 8000fba:	d03b      	beq.n	8001034 <HAL_TIM_ConfigClockSource+0xe0>
 8000fbc:	2b60      	cmp	r3, #96	; 0x60
 8000fbe:	d1e8      	bne.n	8000f92 <HAL_TIM_ConfigClockSource+0x3e>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000fc0:	2410      	movs	r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 8000fc2:	684b      	ldr	r3, [r1, #4]
 8000fc4:	68ca      	ldr	r2, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000fc6:	6a01      	ldr	r1, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8000fc8:	4f3b      	ldr	r7, [pc, #236]	; (80010b8 <HAL_TIM_ConfigClockSource+0x164>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000fca:	43a1      	bics	r1, r4
 8000fcc:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000fce:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8000fd0:	0312      	lsls	r2, r2, #12
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8000fd2:	403c      	ands	r4, r7
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8000fd4:	4322      	orrs	r2, r4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8000fd6:	24a0      	movs	r4, #160	; 0xa0
  tmpccer = TIMx->CCER;
 8000fd8:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCMR1 = tmpccmr1 ;
 8000fda:	6182      	str	r2, [r0, #24]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000fdc:	2270      	movs	r2, #112	; 0x70
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8000fde:	43a1      	bics	r1, r4
  tmpccer |= (TIM_ICPolarity << 4U);
 8000fe0:	011b      	lsls	r3, r3, #4
 8000fe2:	430b      	orrs	r3, r1
  TIMx->CCER = tmpccer;
 8000fe4:	6203      	str	r3, [r0, #32]
   tmpsmcr = TIMx->SMCR;
 8000fe6:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000fe8:	4393      	bics	r3, r2
 8000fea:	001a      	movs	r2, r3
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000fec:	2367      	movs	r3, #103	; 0x67
 8000fee:	e036      	b.n	800105e <HAL_TIM_ConfigClockSource+0x10a>
  switch (sClockSourceConfig->ClockSource)
 8000ff0:	2280      	movs	r2, #128	; 0x80
 8000ff2:	0152      	lsls	r2, r2, #5
 8000ff4:	4293      	cmp	r3, r2
 8000ff6:	d00d      	beq.n	8001014 <HAL_TIM_ConfigClockSource+0xc0>
 8000ff8:	2280      	movs	r2, #128	; 0x80
 8000ffa:	0192      	lsls	r2, r2, #6
 8000ffc:	4293      	cmp	r3, r2
 8000ffe:	d1c8      	bne.n	8000f92 <HAL_TIM_ConfigClockSource+0x3e>
      TIM_ETR_SetConfig(htim->Instance,
 8001000:	68cb      	ldr	r3, [r1, #12]
 8001002:	684a      	ldr	r2, [r1, #4]
 8001004:	6889      	ldr	r1, [r1, #8]
 8001006:	f7ff ff99 	bl	8000f3c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800100a:	2380      	movs	r3, #128	; 0x80
 800100c:	6822      	ldr	r2, [r4, #0]
 800100e:	01db      	lsls	r3, r3, #7
 8001010:	6891      	ldr	r1, [r2, #8]
 8001012:	e00c      	b.n	800102e <HAL_TIM_ConfigClockSource+0xda>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001014:	2207      	movs	r2, #7
 8001016:	6883      	ldr	r3, [r0, #8]
 8001018:	4393      	bics	r3, r2
   TIMx->SMCR = tmpsmcr;
 800101a:	6083      	str	r3, [r0, #8]
 800101c:	e7b9      	b.n	8000f92 <HAL_TIM_ConfigClockSource+0x3e>
      TIM_ETR_SetConfig(htim->Instance,
 800101e:	68cb      	ldr	r3, [r1, #12]
 8001020:	684a      	ldr	r2, [r1, #4]
 8001022:	6889      	ldr	r1, [r1, #8]
 8001024:	f7ff ff8a 	bl	8000f3c <TIM_ETR_SetConfig>
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001028:	2177      	movs	r1, #119	; 0x77
      tmpsmcr = htim->Instance->SMCR;
 800102a:	6822      	ldr	r2, [r4, #0]
 800102c:	6893      	ldr	r3, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800102e:	430b      	orrs	r3, r1
 8001030:	6093      	str	r3, [r2, #8]
    break;
 8001032:	e7ae      	b.n	8000f92 <HAL_TIM_ConfigClockSource+0x3e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001034:	684a      	ldr	r2, [r1, #4]
 8001036:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8001038:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800103a:	6a04      	ldr	r4, [r0, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800103c:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800103e:	43bc      	bics	r4, r7
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001040:	27f0      	movs	r7, #240	; 0xf0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001042:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001044:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001046:	43bc      	bics	r4, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001048:	4323      	orrs	r3, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800104a:	240a      	movs	r4, #10
 800104c:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 800104e:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8001050:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8001052:	6202      	str	r2, [r0, #32]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001054:	2270      	movs	r2, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 8001056:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001058:	4393      	bics	r3, r2
 800105a:	001a      	movs	r2, r3
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800105c:	2357      	movs	r3, #87	; 0x57
 800105e:	4313      	orrs	r3, r2
 8001060:	e7db      	b.n	800101a <HAL_TIM_ConfigClockSource+0xc6>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001062:	684a      	ldr	r2, [r1, #4]
 8001064:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8001066:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001068:	6a04      	ldr	r4, [r0, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800106a:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800106c:	43bc      	bics	r4, r7
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800106e:	27f0      	movs	r7, #240	; 0xf0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001070:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001072:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001074:	43bc      	bics	r4, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001076:	4323      	orrs	r3, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001078:	240a      	movs	r4, #10
 800107a:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 800107c:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 800107e:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8001080:	6202      	str	r2, [r0, #32]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001082:	2270      	movs	r2, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 8001084:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001086:	4393      	bics	r3, r2
 8001088:	001a      	movs	r2, r3
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800108a:	2347      	movs	r3, #71	; 0x47
 800108c:	e7e7      	b.n	800105e <HAL_TIM_ConfigClockSource+0x10a>
   tmpsmcr &= ~TIM_SMCR_TS;
 800108e:	2270      	movs	r2, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 8001090:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001092:	4393      	bics	r3, r2
 8001094:	001a      	movs	r2, r3
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001096:	2307      	movs	r3, #7
 8001098:	e7e1      	b.n	800105e <HAL_TIM_ConfigClockSource+0x10a>
   tmpsmcr &= ~TIM_SMCR_TS;
 800109a:	2270      	movs	r2, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 800109c:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800109e:	4393      	bics	r3, r2
 80010a0:	001a      	movs	r2, r3
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80010a2:	2317      	movs	r3, #23
 80010a4:	e7db      	b.n	800105e <HAL_TIM_ConfigClockSource+0x10a>
   tmpsmcr &= ~TIM_SMCR_TS;
 80010a6:	2270      	movs	r2, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 80010a8:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80010aa:	4393      	bics	r3, r2
 80010ac:	001a      	movs	r2, r3
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80010ae:	2327      	movs	r3, #39	; 0x27
 80010b0:	e7d5      	b.n	800105e <HAL_TIM_ConfigClockSource+0x10a>
 80010b2:	46c0      	nop			; (mov r8, r8)
 80010b4:	ffff0088 	.word	0xffff0088
 80010b8:	ffff0fff 	.word	0xffff0fff

080010bc <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80010bc:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 80010be:	2401      	movs	r4, #1
 80010c0:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80010c2:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 80010c4:	6a03      	ldr	r3, [r0, #32]
 80010c6:	43a3      	bics	r3, r4
 80010c8:	6203      	str	r3, [r0, #32]
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80010ca:	6a03      	ldr	r3, [r0, #32]
 80010cc:	431a      	orrs	r2, r3
 80010ce:	6202      	str	r2, [r0, #32]
}
 80010d0:	bd10      	pop	{r4, pc}
	...

080010d4 <HAL_TIM_PWM_Start>:
{
 80010d4:	b510      	push	{r4, lr}
 80010d6:	0004      	movs	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80010d8:	2201      	movs	r2, #1
 80010da:	6800      	ldr	r0, [r0, #0]
 80010dc:	f7ff ffee 	bl	80010bc <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80010e0:	6823      	ldr	r3, [r4, #0]
 80010e2:	4a0a      	ldr	r2, [pc, #40]	; (800110c <HAL_TIM_PWM_Start+0x38>)
 80010e4:	4293      	cmp	r3, r2
 80010e6:	d005      	beq.n	80010f4 <HAL_TIM_PWM_Start+0x20>
 80010e8:	4a09      	ldr	r2, [pc, #36]	; (8001110 <HAL_TIM_PWM_Start+0x3c>)
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d002      	beq.n	80010f4 <HAL_TIM_PWM_Start+0x20>
 80010ee:	4a09      	ldr	r2, [pc, #36]	; (8001114 <HAL_TIM_PWM_Start+0x40>)
 80010f0:	4293      	cmp	r3, r2
 80010f2:	d104      	bne.n	80010fe <HAL_TIM_PWM_Start+0x2a>
    __HAL_TIM_MOE_ENABLE(htim);
 80010f4:	2280      	movs	r2, #128	; 0x80
 80010f6:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80010f8:	0212      	lsls	r2, r2, #8
 80010fa:	430a      	orrs	r2, r1
 80010fc:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 80010fe:	2201      	movs	r2, #1
 8001100:	6819      	ldr	r1, [r3, #0]
}
 8001102:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 8001104:	430a      	orrs	r2, r1
 8001106:	601a      	str	r2, [r3, #0]
}
 8001108:	bd10      	pop	{r4, pc}
 800110a:	46c0      	nop			; (mov r8, r8)
 800110c:	40012c00 	.word	0x40012c00
 8001110:	40014400 	.word	0x40014400
 8001114:	40014800 	.word	0x40014800

08001118 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8001118:	b530      	push	{r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 800111a:	0004      	movs	r4, r0
 800111c:	343c      	adds	r4, #60	; 0x3c
 800111e:	7822      	ldrb	r2, [r4, #0]
{
 8001120:	0003      	movs	r3, r0
 8001122:	2002      	movs	r0, #2
  __HAL_LOCK(htim);
 8001124:	2a01      	cmp	r2, #1
 8001126:	d017      	beq.n	8001158 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 8001128:	001d      	movs	r5, r3

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800112a:	681b      	ldr	r3, [r3, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800112c:	353d      	adds	r5, #61	; 0x3d
 800112e:	7028      	strb	r0, [r5, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001130:	685a      	ldr	r2, [r3, #4]
 8001132:	306e      	adds	r0, #110	; 0x6e
 8001134:	4382      	bics	r2, r0
 8001136:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8001138:	685a      	ldr	r2, [r3, #4]
 800113a:	6808      	ldr	r0, [r1, #0]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800113c:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 800113e:	4302      	orrs	r2, r0
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8001140:	2080      	movs	r0, #128	; 0x80
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8001142:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8001144:	689a      	ldr	r2, [r3, #8]
 8001146:	4382      	bics	r2, r0
 8001148:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800114a:	689a      	ldr	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 800114c:	2000      	movs	r0, #0
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800114e:	430a      	orrs	r2, r1
 8001150:	609a      	str	r2, [r3, #8]
  htim->State = HAL_TIM_STATE_READY;
 8001152:	2301      	movs	r3, #1
 8001154:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 8001156:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8001158:	bd30      	pop	{r4, r5, pc}
	...

0800115c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800115c:	b570      	push	{r4, r5, r6, lr}
 800115e:	0004      	movs	r4, r0
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001160:	6805      	ldr	r5, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001162:	69c2      	ldr	r2, [r0, #28]
 8001164:	6883      	ldr	r3, [r0, #8]
 8001166:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001168:	6829      	ldr	r1, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800116a:	4303      	orrs	r3, r0
 800116c:	6960      	ldr	r0, [r4, #20]
 800116e:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001170:	4835      	ldr	r0, [pc, #212]	; (8001248 <UART_SetConfig+0xec>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001172:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001174:	4001      	ands	r1, r0
 8001176:	430b      	orrs	r3, r1
 8001178:	602b      	str	r3, [r5, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800117a:	686b      	ldr	r3, [r5, #4]
 800117c:	4933      	ldr	r1, [pc, #204]	; (800124c <UART_SetConfig+0xf0>)
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 800117e:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001180:	400b      	ands	r3, r1
 8001182:	68e1      	ldr	r1, [r4, #12]
 8001184:	430b      	orrs	r3, r1
 8001186:	606b      	str	r3, [r5, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001188:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800118a:	68a9      	ldr	r1, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 800118c:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800118e:	4830      	ldr	r0, [pc, #192]	; (8001250 <UART_SetConfig+0xf4>)
 8001190:	4001      	ands	r1, r0
 8001192:	430b      	orrs	r3, r1

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001194:	2103      	movs	r1, #3
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001196:	60ab      	str	r3, [r5, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001198:	4b2e      	ldr	r3, [pc, #184]	; (8001254 <UART_SetConfig+0xf8>)
 800119a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800119c:	400b      	ands	r3, r1
 800119e:	492e      	ldr	r1, [pc, #184]	; (8001258 <UART_SetConfig+0xfc>)
 80011a0:	5cc8      	ldrb	r0, [r1, r3]
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80011a2:	2380      	movs	r3, #128	; 0x80
 80011a4:	021b      	lsls	r3, r3, #8
 80011a6:	429a      	cmp	r2, r3
 80011a8:	d12c      	bne.n	8001204 <UART_SetConfig+0xa8>
  {
    switch (clocksource)
 80011aa:	2808      	cmp	r0, #8
 80011ac:	d827      	bhi.n	80011fe <UART_SetConfig+0xa2>
 80011ae:	f7fe ffab 	bl	8000108 <__gnu_thumb1_case_uqi>
 80011b2:	2605      	.short	0x2605
 80011b4:	261e260b 	.word	0x261e260b
 80011b8:	2626      	.short	0x2626
 80011ba:	21          	.byte	0x21
 80011bb:	00          	.byte	0x00
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80011bc:	f7ff fc38 	bl	8000a30 <HAL_RCC_GetPCLK1Freq>
        break;
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80011c0:	6863      	ldr	r3, [r4, #4]
 80011c2:	0040      	lsls	r0, r0, #1
 80011c4:	085b      	lsrs	r3, r3, #1
 80011c6:	e002      	b.n	80011ce <UART_SetConfig+0x72>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80011c8:	6863      	ldr	r3, [r4, #4]
 80011ca:	0858      	lsrs	r0, r3, #1
 80011cc:	4b23      	ldr	r3, [pc, #140]	; (800125c <UART_SetConfig+0x100>)
        break;
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80011ce:	18c0      	adds	r0, r0, r3
 80011d0:	6861      	ldr	r1, [r4, #4]
 80011d2:	f7fe ffa3 	bl	800011c <__udivsi3>
 80011d6:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 80011d8:	2000      	movs	r0, #0
      default:
        ret = HAL_ERROR;
        break;
    }

    brrtemp = usartdiv & 0xFFF0U;
 80011da:	220f      	movs	r2, #15
 80011dc:	0019      	movs	r1, r3
 80011de:	4391      	bics	r1, r2
 80011e0:	000a      	movs	r2, r1
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80011e2:	071b      	lsls	r3, r3, #28
    huart->Instance->BRR = brrtemp;
 80011e4:	6821      	ldr	r1, [r4, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80011e6:	0f5b      	lsrs	r3, r3, #29
    huart->Instance->BRR = brrtemp;
 80011e8:	4313      	orrs	r3, r2
 80011ea:	60cb      	str	r3, [r1, #12]
    }
  }

  return ret;

}
 80011ec:	bd70      	pop	{r4, r5, r6, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80011ee:	f7ff fb51 	bl	8000894 <HAL_RCC_GetSysClockFreq>
 80011f2:	e7e5      	b.n	80011c0 <UART_SetConfig+0x64>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80011f4:	6863      	ldr	r3, [r4, #4]
 80011f6:	0858      	lsrs	r0, r3, #1
 80011f8:	2380      	movs	r3, #128	; 0x80
 80011fa:	025b      	lsls	r3, r3, #9
 80011fc:	e7e7      	b.n	80011ce <UART_SetConfig+0x72>
        ret = HAL_ERROR;
 80011fe:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 8001200:	2300      	movs	r3, #0
 8001202:	e7ea      	b.n	80011da <UART_SetConfig+0x7e>
    switch (clocksource)
 8001204:	2808      	cmp	r0, #8
 8001206:	d81d      	bhi.n	8001244 <UART_SetConfig+0xe8>
 8001208:	f7fe ff7e 	bl	8000108 <__gnu_thumb1_case_uqi>
 800120c:	1c0a1c05 	.word	0x1c0a1c05
 8001210:	1c1c1c14 	.word	0x1c1c1c14
 8001214:	17          	.byte	0x17
 8001215:	00          	.byte	0x00
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001216:	f7ff fc0b 	bl	8000a30 <HAL_RCC_GetPCLK1Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800121a:	6861      	ldr	r1, [r4, #4]
 800121c:	084b      	lsrs	r3, r1, #1
 800121e:	e002      	b.n	8001226 <UART_SetConfig+0xca>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8001220:	6861      	ldr	r1, [r4, #4]
 8001222:	4b0f      	ldr	r3, [pc, #60]	; (8001260 <UART_SetConfig+0x104>)
 8001224:	0848      	lsrs	r0, r1, #1
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001226:	18c0      	adds	r0, r0, r3
 8001228:	f7fe ff78 	bl	800011c <__udivsi3>
 800122c:	b280      	uxth	r0, r0
 800122e:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8001230:	2000      	movs	r0, #0
        break;
 8001232:	e7db      	b.n	80011ec <UART_SetConfig+0x90>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001234:	f7ff fb2e 	bl	8000894 <HAL_RCC_GetSysClockFreq>
 8001238:	e7ef      	b.n	800121a <UART_SetConfig+0xbe>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800123a:	2380      	movs	r3, #128	; 0x80
 800123c:	6861      	ldr	r1, [r4, #4]
 800123e:	021b      	lsls	r3, r3, #8
 8001240:	0848      	lsrs	r0, r1, #1
 8001242:	e7f0      	b.n	8001226 <UART_SetConfig+0xca>
        ret = HAL_ERROR;
 8001244:	2001      	movs	r0, #1
 8001246:	e7d1      	b.n	80011ec <UART_SetConfig+0x90>
 8001248:	ffff69f3 	.word	0xffff69f3
 800124c:	ffffcfff 	.word	0xffffcfff
 8001250:	fffff4ff 	.word	0xfffff4ff
 8001254:	40021000 	.word	0x40021000
 8001258:	08001768 	.word	0x08001768
 800125c:	00f42400 	.word	0x00f42400
 8001260:	007a1200 	.word	0x007a1200

08001264 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001264:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8001266:	b530      	push	{r4, r5, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001268:	07da      	lsls	r2, r3, #31
 800126a:	d506      	bpl.n	800127a <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800126c:	6801      	ldr	r1, [r0, #0]
 800126e:	4c28      	ldr	r4, [pc, #160]	; (8001310 <UART_AdvFeatureConfig+0xac>)
 8001270:	684a      	ldr	r2, [r1, #4]
 8001272:	4022      	ands	r2, r4
 8001274:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8001276:	4322      	orrs	r2, r4
 8001278:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800127a:	079a      	lsls	r2, r3, #30
 800127c:	d506      	bpl.n	800128c <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800127e:	6801      	ldr	r1, [r0, #0]
 8001280:	4c24      	ldr	r4, [pc, #144]	; (8001314 <UART_AdvFeatureConfig+0xb0>)
 8001282:	684a      	ldr	r2, [r1, #4]
 8001284:	4022      	ands	r2, r4
 8001286:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8001288:	4322      	orrs	r2, r4
 800128a:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800128c:	075a      	lsls	r2, r3, #29
 800128e:	d506      	bpl.n	800129e <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001290:	6801      	ldr	r1, [r0, #0]
 8001292:	4c21      	ldr	r4, [pc, #132]	; (8001318 <UART_AdvFeatureConfig+0xb4>)
 8001294:	684a      	ldr	r2, [r1, #4]
 8001296:	4022      	ands	r2, r4
 8001298:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800129a:	4322      	orrs	r2, r4
 800129c:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800129e:	071a      	lsls	r2, r3, #28
 80012a0:	d506      	bpl.n	80012b0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80012a2:	6801      	ldr	r1, [r0, #0]
 80012a4:	4c1d      	ldr	r4, [pc, #116]	; (800131c <UART_AdvFeatureConfig+0xb8>)
 80012a6:	684a      	ldr	r2, [r1, #4]
 80012a8:	4022      	ands	r2, r4
 80012aa:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80012ac:	4322      	orrs	r2, r4
 80012ae:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80012b0:	06da      	lsls	r2, r3, #27
 80012b2:	d506      	bpl.n	80012c2 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80012b4:	6801      	ldr	r1, [r0, #0]
 80012b6:	4c1a      	ldr	r4, [pc, #104]	; (8001320 <UART_AdvFeatureConfig+0xbc>)
 80012b8:	688a      	ldr	r2, [r1, #8]
 80012ba:	4022      	ands	r2, r4
 80012bc:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80012be:	4322      	orrs	r2, r4
 80012c0:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80012c2:	069a      	lsls	r2, r3, #26
 80012c4:	d506      	bpl.n	80012d4 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80012c6:	6801      	ldr	r1, [r0, #0]
 80012c8:	4c16      	ldr	r4, [pc, #88]	; (8001324 <UART_AdvFeatureConfig+0xc0>)
 80012ca:	688a      	ldr	r2, [r1, #8]
 80012cc:	4022      	ands	r2, r4
 80012ce:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80012d0:	4322      	orrs	r2, r4
 80012d2:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80012d4:	065a      	lsls	r2, r3, #25
 80012d6:	d510      	bpl.n	80012fa <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80012d8:	6801      	ldr	r1, [r0, #0]
 80012da:	4d13      	ldr	r5, [pc, #76]	; (8001328 <UART_AdvFeatureConfig+0xc4>)
 80012dc:	684a      	ldr	r2, [r1, #4]
 80012de:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80012e0:	402a      	ands	r2, r5
 80012e2:	4322      	orrs	r2, r4
 80012e4:	604a      	str	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80012e6:	2280      	movs	r2, #128	; 0x80
 80012e8:	0352      	lsls	r2, r2, #13
 80012ea:	4294      	cmp	r4, r2
 80012ec:	d105      	bne.n	80012fa <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80012ee:	684a      	ldr	r2, [r1, #4]
 80012f0:	4c0e      	ldr	r4, [pc, #56]	; (800132c <UART_AdvFeatureConfig+0xc8>)
 80012f2:	4022      	ands	r2, r4
 80012f4:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80012f6:	4322      	orrs	r2, r4
 80012f8:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80012fa:	061b      	lsls	r3, r3, #24
 80012fc:	d506      	bpl.n	800130c <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80012fe:	6802      	ldr	r2, [r0, #0]
 8001300:	490b      	ldr	r1, [pc, #44]	; (8001330 <UART_AdvFeatureConfig+0xcc>)
 8001302:	6853      	ldr	r3, [r2, #4]
 8001304:	400b      	ands	r3, r1
 8001306:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8001308:	430b      	orrs	r3, r1
 800130a:	6053      	str	r3, [r2, #4]
  }
}
 800130c:	bd30      	pop	{r4, r5, pc}
 800130e:	46c0      	nop			; (mov r8, r8)
 8001310:	fffdffff 	.word	0xfffdffff
 8001314:	fffeffff 	.word	0xfffeffff
 8001318:	fffbffff 	.word	0xfffbffff
 800131c:	ffff7fff 	.word	0xffff7fff
 8001320:	ffffefff 	.word	0xffffefff
 8001324:	ffffdfff 	.word	0xffffdfff
 8001328:	ffefffff 	.word	0xffefffff
 800132c:	ff9fffff 	.word	0xff9fffff
 8001330:	fff7ffff 	.word	0xfff7ffff

08001334 <HAL_HalfDuplex_Init>:
{
 8001334:	b570      	push	{r4, r5, r6, lr}
 8001336:	1e04      	subs	r4, r0, #0
  if(huart == NULL)
 8001338:	d101      	bne.n	800133e <HAL_HalfDuplex_Init+0xa>
    return HAL_ERROR;
 800133a:	2001      	movs	r0, #1
}
 800133c:	bd70      	pop	{r4, r5, r6, pc}
  if(huart->gState == HAL_UART_STATE_RESET)
 800133e:	0005      	movs	r5, r0
 8001340:	3569      	adds	r5, #105	; 0x69
 8001342:	782b      	ldrb	r3, [r5, #0]
 8001344:	b2db      	uxtb	r3, r3
 8001346:	2b00      	cmp	r3, #0
 8001348:	d104      	bne.n	8001354 <HAL_HalfDuplex_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 800134a:	0002      	movs	r2, r0
 800134c:	3268      	adds	r2, #104	; 0x68
 800134e:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 8001350:	f000 f938 	bl	80015c4 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8001354:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8001356:	2101      	movs	r1, #1
 8001358:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800135a:	702b      	strb	r3, [r5, #0]
  __HAL_UART_DISABLE(huart);
 800135c:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800135e:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 8001360:	438b      	bics	r3, r1
 8001362:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001364:	f7ff fefa 	bl	800115c <UART_SetConfig>
 8001368:	2801      	cmp	r0, #1
 800136a:	d0e6      	beq.n	800133a <HAL_HalfDuplex_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800136c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800136e:	2b00      	cmp	r3, #0
 8001370:	d002      	beq.n	8001378 <HAL_HalfDuplex_Init+0x44>
    UART_AdvFeatureConfig(huart);
 8001372:	0020      	movs	r0, r4
 8001374:	f7ff ff76 	bl	8001264 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8001378:	6823      	ldr	r3, [r4, #0]
 800137a:	490b      	ldr	r1, [pc, #44]	; (80013a8 <HAL_HalfDuplex_Init+0x74>)
 800137c:	685a      	ldr	r2, [r3, #4]
#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  uint32_t tickstart = 0U;
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800137e:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8001380:	400a      	ands	r2, r1
 8001382:	605a      	str	r2, [r3, #4]
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8001384:	2208      	movs	r2, #8
 8001386:	6899      	ldr	r1, [r3, #8]
 8001388:	430a      	orrs	r2, r1
 800138a:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800138c:	2201      	movs	r2, #1
 800138e:	6819      	ldr	r1, [r3, #0]
 8001390:	430a      	orrs	r2, r1
 8001392:	601a      	str	r2, [r3, #0]
  }
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
  huart->RxState = HAL_UART_STATE_READY;
 8001394:	0022      	movs	r2, r4
  huart->gState  = HAL_UART_STATE_READY;
 8001396:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001398:	66e0      	str	r0, [r4, #108]	; 0x6c
  huart->RxState = HAL_UART_STATE_READY;
 800139a:	326a      	adds	r2, #106	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800139c:	3468      	adds	r4, #104	; 0x68
  huart->gState  = HAL_UART_STATE_READY;
 800139e:	702b      	strb	r3, [r5, #0]
  huart->RxState = HAL_UART_STATE_READY;
 80013a0:	7013      	strb	r3, [r2, #0]
  __HAL_UNLOCK(huart);
 80013a2:	7020      	strb	r0, [r4, #0]
  return (UART_CheckIdleState(huart));
 80013a4:	e7ca      	b.n	800133c <HAL_HalfDuplex_Init+0x8>
 80013a6:	46c0      	nop			; (mov r8, r8)
 80013a8:	fffff7ff 	.word	0xfffff7ff

080013ac <SystemClock_Config>:

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
 80013ac:	2310      	movs	r3, #16
{
 80013ae:	b530      	push	{r4, r5, lr}
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80013b0:	22a0      	movs	r2, #160	; 0xa0
{
 80013b2:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013b4:	2502      	movs	r5, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013b6:	2401      	movs	r4, #1
  RCC_OscInitStruct.HSICalibrationValue = 16;
 80013b8:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013ba:	2300      	movs	r3, #0
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80013bc:	0392      	lsls	r2, r2, #14
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013be:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013c0:	9508      	str	r5, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013c2:	940b      	str	r4, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013c4:	9510      	str	r5, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013c6:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80013c8:	9212      	str	r2, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80013ca:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013cc:	f7ff f880 	bl	80004d0 <HAL_RCC_OscConfig>
 80013d0:	2800      	cmp	r0, #0
 80013d2:	d000      	beq.n	80013d6 <SystemClock_Config+0x2a>
 80013d4:	e7fe      	b.n	80013d4 <SystemClock_Config+0x28>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013d6:	2307      	movs	r3, #7
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013d8:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013da:	9003      	str	r0, [sp, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80013dc:	0021      	movs	r1, r4
 80013de:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013e0:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013e2:	9501      	str	r5, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80013e4:	f7ff fa88 	bl	80008f8 <HAL_RCC_ClockConfig>
 80013e8:	2800      	cmp	r0, #0
 80013ea:	d000      	beq.n	80013ee <SystemClock_Config+0x42>
 80013ec:	e7fe      	b.n	80013ec <SystemClock_Config+0x40>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80013ee:	9006      	str	r0, [sp, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013f0:	a804      	add	r0, sp, #16
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80013f2:	9404      	str	r4, [sp, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013f4:	f7ff fb2c 	bl	8000a50 <HAL_RCCEx_PeriphCLKConfig>
 80013f8:	1e04      	subs	r4, r0, #0
 80013fa:	d000      	beq.n	80013fe <SystemClock_Config+0x52>
 80013fc:	e7fe      	b.n	80013fc <SystemClock_Config+0x50>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80013fe:	f7ff fb11 	bl	8000a24 <HAL_RCC_GetHCLKFreq>
 8001402:	21fa      	movs	r1, #250	; 0xfa
 8001404:	0089      	lsls	r1, r1, #2
 8001406:	f7fe fe89 	bl	800011c <__udivsi3>
 800140a:	f7fe ff83 	bl	8000314 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800140e:	2004      	movs	r0, #4
 8001410:	f7fe ff9a 	bl	8000348 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001414:	2001      	movs	r0, #1
 8001416:	0022      	movs	r2, r4
 8001418:	0021      	movs	r1, r4
 800141a:	4240      	negs	r0, r0
 800141c:	f7fe ff4a 	bl	80002b4 <HAL_NVIC_SetPriority>
}
 8001420:	b015      	add	sp, #84	; 0x54
 8001422:	bd30      	pop	{r4, r5, pc}

08001424 <main>:
{
 8001424:	b530      	push	{r4, r5, lr}
 8001426:	b08f      	sub	sp, #60	; 0x3c
  HAL_Init();
 8001428:	f7fe ff16 	bl	8000258 <HAL_Init>
  SystemClock_Config();
 800142c:	f7ff ffbe 	bl	80013ac <SystemClock_Config>
*/
static void MX_GPIO_Init(void)
{

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001430:	2080      	movs	r0, #128	; 0x80
 8001432:	4a3a      	ldr	r2, [pc, #232]	; (800151c <main+0xf8>)
 8001434:	0280      	lsls	r0, r0, #10
 8001436:	6951      	ldr	r1, [r2, #20]
 8001438:	4301      	orrs	r1, r0
 800143a:	6151      	str	r1, [r2, #20]
 800143c:	6953      	ldr	r3, [r2, #20]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800143e:	220c      	movs	r2, #12
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001440:	4003      	ands	r3, r0
 8001442:	9300      	str	r3, [sp, #0]
  huart1.Instance = USART1;
 8001444:	4836      	ldr	r0, [pc, #216]	; (8001520 <main+0xfc>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001446:	9b00      	ldr	r3, [sp, #0]
  huart1.Instance = USART1;
 8001448:	4b36      	ldr	r3, [pc, #216]	; (8001524 <main+0x100>)
  huart1.Init.Mode = UART_MODE_TX_RX;
 800144a:	6142      	str	r2, [r0, #20]
  huart1.Instance = USART1;
 800144c:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 38400;
 800144e:	2396      	movs	r3, #150	; 0x96
 8001450:	021b      	lsls	r3, r3, #8
 8001452:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001454:	2300      	movs	r3, #0
 8001456:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001458:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800145a:	6103      	str	r3, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800145c:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800145e:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001460:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001462:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 8001464:	f7ff ff66 	bl	8001334 <HAL_HalfDuplex_Init>
 8001468:	2800      	cmp	r0, #0
 800146a:	d000      	beq.n	800146e <main+0x4a>
 800146c:	e7fe      	b.n	800146c <main+0x48>
  htim3.Instance = TIM3;
 800146e:	4c2e      	ldr	r4, [pc, #184]	; (8001528 <main+0x104>)
 8001470:	4b2e      	ldr	r3, [pc, #184]	; (800152c <main+0x108>)
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001472:	60a0      	str	r0, [r4, #8]
  htim3.Instance = TIM3;
 8001474:	6023      	str	r3, [r4, #0]
  htim3.Init.Prescaler = 24;
 8001476:	2318      	movs	r3, #24
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001478:	6120      	str	r0, [r4, #16]
  htim3.Init.Prescaler = 24;
 800147a:	6063      	str	r3, [r4, #4]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800147c:	61a0      	str	r0, [r4, #24]
  htim3.Init.Period = 200;
 800147e:	33b0      	adds	r3, #176	; 0xb0
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001480:	0020      	movs	r0, r4
  htim3.Init.Period = 200;
 8001482:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001484:	f7ff fc7e 	bl	8000d84 <HAL_TIM_Base_Init>
 8001488:	2800      	cmp	r0, #0
 800148a:	d000      	beq.n	800148e <main+0x6a>
 800148c:	e7fe      	b.n	800148c <main+0x68>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800148e:	2380      	movs	r3, #128	; 0x80
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001490:	a903      	add	r1, sp, #12
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001492:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001494:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001496:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001498:	f7ff fd5c 	bl	8000f54 <HAL_TIM_ConfigClockSource>
 800149c:	2800      	cmp	r0, #0
 800149e:	d000      	beq.n	80014a2 <main+0x7e>
 80014a0:	e7fe      	b.n	80014a0 <main+0x7c>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80014a2:	0020      	movs	r0, r4
 80014a4:	f7ff fc89 	bl	8000dba <HAL_TIM_PWM_Init>
 80014a8:	2800      	cmp	r0, #0
 80014aa:	d000      	beq.n	80014ae <main+0x8a>
 80014ac:	e7fe      	b.n	80014ac <main+0x88>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014ae:	9001      	str	r0, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014b0:	9002      	str	r0, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80014b2:	a901      	add	r1, sp, #4
 80014b4:	0020      	movs	r0, r4
 80014b6:	f7ff fe2f 	bl	8001118 <HAL_TIMEx_MasterConfigSynchronization>
 80014ba:	1e02      	subs	r2, r0, #0
 80014bc:	d000      	beq.n	80014c0 <main+0x9c>
 80014be:	e7fe      	b.n	80014be <main+0x9a>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014c0:	2360      	movs	r3, #96	; 0x60
  sConfigOC.Pulse = 0;
 80014c2:	9008      	str	r0, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014c4:	9009      	str	r0, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014c6:	900b      	str	r0, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014c8:	a907      	add	r1, sp, #28
 80014ca:	0020      	movs	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014cc:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014ce:	f7ff fccb 	bl	8000e68 <HAL_TIM_PWM_ConfigChannel>
 80014d2:	1e05      	subs	r5, r0, #0
 80014d4:	d000      	beq.n	80014d8 <main+0xb4>
 80014d6:	e7fe      	b.n	80014d6 <main+0xb2>
  HAL_TIM_MspPostInit(&htim3);
 80014d8:	0020      	movs	r0, r4
 80014da:	f000 f85b 	bl	8001594 <HAL_TIM_MspPostInit>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80014de:	0029      	movs	r1, r5
 80014e0:	0020      	movs	r0, r4
 80014e2:	f7ff fdf7 	bl	80010d4 <HAL_TIM_PWM_Start>
  uint16_t dutyCycle = HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_1);
 80014e6:	0029      	movs	r1, r5
 80014e8:	0020      	movs	r0, r4
 80014ea:	f7ff fbe6 	bl	8000cba <HAL_TIM_ReadCapturedValue>
 80014ee:	b285      	uxth	r5, r0
	 while(dutyCycle < __HAL_TIM_GET_AUTORELOAD(&htim3)) {
 80014f0:	6823      	ldr	r3, [r4, #0]
 80014f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80014f4:	4295      	cmp	r5, r2
 80014f6:	d20d      	bcs.n	8001514 <main+0xf0>
		 __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, ++dutyCycle);
 80014f8:	3501      	adds	r5, #1
 80014fa:	b2ad      	uxth	r5, r5
 80014fc:	635d      	str	r5, [r3, #52]	; 0x34
		 HAL_Delay(1);
 80014fe:	2001      	movs	r0, #1
 8001500:	f7fe fec8 	bl	8000294 <HAL_Delay>
 8001504:	e7f4      	b.n	80014f0 <main+0xcc>
		 __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, --dutyCycle);
 8001506:	6823      	ldr	r3, [r4, #0]
 8001508:	3d01      	subs	r5, #1
 800150a:	b2ad      	uxth	r5, r5
 800150c:	635d      	str	r5, [r3, #52]	; 0x34
		 HAL_Delay(1);
 800150e:	2001      	movs	r0, #1
 8001510:	f7fe fec0 	bl	8000294 <HAL_Delay>
	 while(dutyCycle > 0) {
 8001514:	2d00      	cmp	r5, #0
 8001516:	d1f6      	bne.n	8001506 <main+0xe2>
 8001518:	e7ea      	b.n	80014f0 <main+0xcc>
 800151a:	46c0      	nop			; (mov r8, r8)
 800151c:	40021000 	.word	0x40021000
 8001520:	20000064 	.word	0x20000064
 8001524:	40013800 	.word	0x40013800
 8001528:	20000024 	.word	0x20000024
 800152c:	40000400 	.word	0x40000400

08001530 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001530:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001532:	2001      	movs	r0, #1
 8001534:	4a0c      	ldr	r2, [pc, #48]	; (8001568 <HAL_MspInit+0x38>)
 8001536:	6991      	ldr	r1, [r2, #24]
 8001538:	4301      	orrs	r1, r0
 800153a:	6191      	str	r1, [r2, #24]
 800153c:	6993      	ldr	r3, [r2, #24]

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 800153e:	2200      	movs	r2, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001540:	4003      	ands	r3, r0
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8001542:	0011      	movs	r1, r2
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001544:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8001546:	3806      	subs	r0, #6
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001548:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 800154a:	f7fe feb3 	bl	80002b4 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 800154e:	2200      	movs	r2, #0
 8001550:	2002      	movs	r0, #2
 8001552:	0011      	movs	r1, r2
 8001554:	4240      	negs	r0, r0
 8001556:	f7fe fead 	bl	80002b4 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800155a:	2200      	movs	r2, #0
 800155c:	2001      	movs	r0, #1
 800155e:	0011      	movs	r1, r2
 8001560:	4240      	negs	r0, r0
 8001562:	f7fe fea7 	bl	80002b4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001566:	bd07      	pop	{r0, r1, r2, pc}
 8001568:	40021000 	.word	0x40021000

0800156c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{

  if(htim_base->Instance==TIM3)
 800156c:	4b07      	ldr	r3, [pc, #28]	; (800158c <HAL_TIM_Base_MspInit+0x20>)
 800156e:	6802      	ldr	r2, [r0, #0]
{
 8001570:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM3)
 8001572:	429a      	cmp	r2, r3
 8001574:	d108      	bne.n	8001588 <HAL_TIM_Base_MspInit+0x1c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001576:	2002      	movs	r0, #2
 8001578:	4a05      	ldr	r2, [pc, #20]	; (8001590 <HAL_TIM_Base_MspInit+0x24>)
 800157a:	69d1      	ldr	r1, [r2, #28]
 800157c:	4301      	orrs	r1, r0
 800157e:	61d1      	str	r1, [r2, #28]
 8001580:	69d3      	ldr	r3, [r2, #28]
 8001582:	4003      	ands	r3, r0
 8001584:	9301      	str	r3, [sp, #4]
 8001586:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001588:	b002      	add	sp, #8
 800158a:	4770      	bx	lr
 800158c:	40000400 	.word	0x40000400
 8001590:	40021000 	.word	0x40021000

08001594 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001594:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM3)
 8001596:	4b0a      	ldr	r3, [pc, #40]	; (80015c0 <HAL_TIM_MspPostInit+0x2c>)
 8001598:	6802      	ldr	r2, [r0, #0]
 800159a:	429a      	cmp	r2, r3
 800159c:	d10d      	bne.n	80015ba <HAL_TIM_MspPostInit+0x26>
  /* USER CODE END TIM3_MspPostInit 0 */
  
    /**TIM3 GPIO Configuration    
    PA6     ------> TIM3_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800159e:	2340      	movs	r3, #64	; 0x40
 80015a0:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015a2:	3b3e      	subs	r3, #62	; 0x3e
 80015a4:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015a6:	2090      	movs	r0, #144	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a8:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015aa:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ac:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ae:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015b0:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 80015b2:	3301      	adds	r3, #1
 80015b4:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015b6:	f7fe fedb 	bl	8000370 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80015ba:	b007      	add	sp, #28
 80015bc:	bd00      	pop	{pc}
 80015be:	46c0      	nop			; (mov r8, r8)
 80015c0:	40000400 	.word	0x40000400

080015c4 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80015c4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 80015c6:	4b0f      	ldr	r3, [pc, #60]	; (8001604 <HAL_UART_MspInit+0x40>)
 80015c8:	6802      	ldr	r2, [r0, #0]
 80015ca:	429a      	cmp	r2, r3
 80015cc:	d117      	bne.n	80015fe <HAL_UART_MspInit+0x3a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80015ce:	2080      	movs	r0, #128	; 0x80
 80015d0:	4a0d      	ldr	r2, [pc, #52]	; (8001608 <HAL_UART_MspInit+0x44>)
 80015d2:	01c0      	lsls	r0, r0, #7
 80015d4:	6991      	ldr	r1, [r2, #24]
 80015d6:	4301      	orrs	r1, r0
 80015d8:	6191      	str	r1, [r2, #24]
 80015da:	6993      	ldr	r3, [r2, #24]
    PA2     ------> USART1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015dc:	2203      	movs	r2, #3
    __HAL_RCC_USART1_CLK_ENABLE();
 80015de:	4003      	ands	r3, r0
 80015e0:	9300      	str	r3, [sp, #0]
 80015e2:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80015e4:	2304      	movs	r3, #4
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015e6:	2090      	movs	r0, #144	; 0x90
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80015e8:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015ea:	330e      	adds	r3, #14
 80015ec:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ee:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015f0:	3b11      	subs	r3, #17
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015f2:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015f4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015f6:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80015f8:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015fa:	f7fe feb9 	bl	8000370 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80015fe:	b007      	add	sp, #28
 8001600:	bd00      	pop	{pc}
 8001602:	46c0      	nop			; (mov r8, r8)
 8001604:	40013800 	.word	0x40013800
 8001608:	40021000 	.word	0x40021000

0800160c <NMI_Handler>:
 800160c:	4770      	bx	lr

0800160e <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 800160e:	e7fe      	b.n	800160e <HardFault_Handler>

08001610 <SVC_Handler>:
 8001610:	4770      	bx	lr

08001612 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001612:	4770      	bx	lr

08001614 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8001614:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001616:	f7fe fe2f 	bl	8000278 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 800161a:	f7fe fea4 	bl	8000366 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800161e:	bd10      	pop	{r4, pc}

08001620 <SystemInit>:
  */
void SystemInit(void)
{
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8001620:	2101      	movs	r1, #1
 8001622:	4b11      	ldr	r3, [pc, #68]	; (8001668 <SystemInit+0x48>)
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8001624:	4811      	ldr	r0, [pc, #68]	; (800166c <SystemInit+0x4c>)
  RCC->CR |= (uint32_t)0x00000001U;
 8001626:	681a      	ldr	r2, [r3, #0]
 8001628:	430a      	orrs	r2, r1
 800162a:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 800162c:	685a      	ldr	r2, [r3, #4]
 800162e:	4002      	ands	r2, r0
 8001630:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8001632:	681a      	ldr	r2, [r3, #0]
 8001634:	480e      	ldr	r0, [pc, #56]	; (8001670 <SystemInit+0x50>)
 8001636:	4002      	ands	r2, r0
 8001638:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 800163a:	681a      	ldr	r2, [r3, #0]
 800163c:	480d      	ldr	r0, [pc, #52]	; (8001674 <SystemInit+0x54>)
 800163e:	4002      	ands	r2, r0
 8001640:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8001642:	685a      	ldr	r2, [r3, #4]
 8001644:	480c      	ldr	r0, [pc, #48]	; (8001678 <SystemInit+0x58>)
 8001646:	4002      	ands	r2, r0

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8001648:	200f      	movs	r0, #15
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 800164a:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 800164c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800164e:	4382      	bics	r2, r0
 8001650:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F091xC) || defined (STM32F098xx)
  /* Reset USART3SW[1:0], USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFF0FEACU;
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
 8001652:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001654:	4809      	ldr	r0, [pc, #36]	; (800167c <SystemInit+0x5c>)
 8001656:	4002      	ands	r2, r0
 8001658:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 800165a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800165c:	438a      	bics	r2, r1
 800165e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8001660:	2200      	movs	r2, #0
 8001662:	609a      	str	r2, [r3, #8]

}
 8001664:	4770      	bx	lr
 8001666:	46c0      	nop			; (mov r8, r8)
 8001668:	40021000 	.word	0x40021000
 800166c:	08ffb80c 	.word	0x08ffb80c
 8001670:	fef6ffff 	.word	0xfef6ffff
 8001674:	fffbffff 	.word	0xfffbffff
 8001678:	ffc0ffff 	.word	0xffc0ffff
 800167c:	fffffeec 	.word	0xfffffeec

08001680 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001680:	480d      	ldr	r0, [pc, #52]	; (80016b8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001682:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001684:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001686:	e003      	b.n	8001690 <LoopCopyDataInit>

08001688 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001688:	4b0c      	ldr	r3, [pc, #48]	; (80016bc <LoopForever+0x6>)
  ldr r3, [r3, r1]
 800168a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800168c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800168e:	3104      	adds	r1, #4

08001690 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001690:	480b      	ldr	r0, [pc, #44]	; (80016c0 <LoopForever+0xa>)
  ldr r3, =_edata
 8001692:	4b0c      	ldr	r3, [pc, #48]	; (80016c4 <LoopForever+0xe>)
  adds r2, r0, r1
 8001694:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001696:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001698:	d3f6      	bcc.n	8001688 <CopyDataInit>
  ldr r2, =_sbss
 800169a:	4a0b      	ldr	r2, [pc, #44]	; (80016c8 <LoopForever+0x12>)
  b LoopFillZerobss
 800169c:	e002      	b.n	80016a4 <LoopFillZerobss>

0800169e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800169e:	2300      	movs	r3, #0
  str  r3, [r2]
 80016a0:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016a2:	3204      	adds	r2, #4

080016a4 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 80016a4:	4b09      	ldr	r3, [pc, #36]	; (80016cc <LoopForever+0x16>)
  cmp r2, r3
 80016a6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80016a8:	d3f9      	bcc.n	800169e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80016aa:	f7ff ffb9 	bl	8001620 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80016ae:	f000 f811 	bl	80016d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80016b2:	f7ff feb7 	bl	8001424 <main>

080016b6 <LoopForever>:

LoopForever:
    b LoopForever
 80016b6:	e7fe      	b.n	80016b6 <LoopForever>
  ldr   r0, =_estack
 80016b8:	20001000 	.word	0x20001000
  ldr r3, =_sidata
 80016bc:	0800178c 	.word	0x0800178c
  ldr r0, =_sdata
 80016c0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80016c4:	20000004 	.word	0x20000004
  ldr r2, =_sbss
 80016c8:	20000004 	.word	0x20000004
  ldr r3, = _ebss
 80016cc:	200000d4 	.word	0x200000d4

080016d0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80016d0:	e7fe      	b.n	80016d0 <ADC1_IRQHandler>
	...

080016d4 <__libc_init_array>:
 80016d4:	b570      	push	{r4, r5, r6, lr}
 80016d6:	2600      	movs	r6, #0
 80016d8:	4d0c      	ldr	r5, [pc, #48]	; (800170c <__libc_init_array+0x38>)
 80016da:	4c0d      	ldr	r4, [pc, #52]	; (8001710 <__libc_init_array+0x3c>)
 80016dc:	1b64      	subs	r4, r4, r5
 80016de:	10a4      	asrs	r4, r4, #2
 80016e0:	42a6      	cmp	r6, r4
 80016e2:	d109      	bne.n	80016f8 <__libc_init_array+0x24>
 80016e4:	2600      	movs	r6, #0
 80016e6:	f000 f823 	bl	8001730 <_init>
 80016ea:	4d0a      	ldr	r5, [pc, #40]	; (8001714 <__libc_init_array+0x40>)
 80016ec:	4c0a      	ldr	r4, [pc, #40]	; (8001718 <__libc_init_array+0x44>)
 80016ee:	1b64      	subs	r4, r4, r5
 80016f0:	10a4      	asrs	r4, r4, #2
 80016f2:	42a6      	cmp	r6, r4
 80016f4:	d105      	bne.n	8001702 <__libc_init_array+0x2e>
 80016f6:	bd70      	pop	{r4, r5, r6, pc}
 80016f8:	00b3      	lsls	r3, r6, #2
 80016fa:	58eb      	ldr	r3, [r5, r3]
 80016fc:	4798      	blx	r3
 80016fe:	3601      	adds	r6, #1
 8001700:	e7ee      	b.n	80016e0 <__libc_init_array+0xc>
 8001702:	00b3      	lsls	r3, r6, #2
 8001704:	58eb      	ldr	r3, [r5, r3]
 8001706:	4798      	blx	r3
 8001708:	3601      	adds	r6, #1
 800170a:	e7f2      	b.n	80016f2 <__libc_init_array+0x1e>
 800170c:	08001784 	.word	0x08001784
 8001710:	08001784 	.word	0x08001784
 8001714:	08001784 	.word	0x08001784
 8001718:	08001788 	.word	0x08001788

0800171c <memcpy>:
 800171c:	2300      	movs	r3, #0
 800171e:	b510      	push	{r4, lr}
 8001720:	429a      	cmp	r2, r3
 8001722:	d100      	bne.n	8001726 <memcpy+0xa>
 8001724:	bd10      	pop	{r4, pc}
 8001726:	5ccc      	ldrb	r4, [r1, r3]
 8001728:	54c4      	strb	r4, [r0, r3]
 800172a:	3301      	adds	r3, #1
 800172c:	e7f8      	b.n	8001720 <memcpy+0x4>
	...

08001730 <_init>:
 8001730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001732:	46c0      	nop			; (mov r8, r8)
 8001734:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001736:	bc08      	pop	{r3}
 8001738:	469e      	mov	lr, r3
 800173a:	4770      	bx	lr

0800173c <_fini>:
 800173c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800173e:	46c0      	nop			; (mov r8, r8)
 8001740:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001742:	bc08      	pop	{r3}
 8001744:	469e      	mov	lr, r3
 8001746:	4770      	bx	lr
