Protel Design System Design Rule Check
PCB File : C:\Users\26498\Desktop\PCB1\PinWheelV2\PinWheelV2.PcbDoc
Date     : 2020/4/4
Time     : 14:59:49

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.127mm) (Max=2.54mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-1(74.119mm,154.774mm) on Top Layer And Pad U1-2(74.119mm,154.274mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-10(74.119mm,150.274mm) on Top Layer And Pad U1-11(74.119mm,149.774mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-100(75.669mm,156.324mm) on Top Layer And Pad U1-99(76.169mm,156.324mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-11(74.119mm,149.774mm) on Top Layer And Pad U1-12(74.119mm,149.274mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-13(74.119mm,148.774mm) on Top Layer And Pad U1-14(74.119mm,148.274mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-14(74.119mm,148.274mm) on Top Layer And Pad U1-15(74.119mm,147.774mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-16(74.119mm,147.274mm) on Top Layer And Pad U1-17(74.119mm,146.774mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-17(74.119mm,146.774mm) on Top Layer And Pad U1-18(74.119mm,146.274mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-19(74.119mm,145.774mm) on Top Layer And Pad U1-20(74.119mm,145.274mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-2(74.119mm,154.274mm) on Top Layer And Pad U1-3(74.119mm,153.774mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-20(74.119mm,145.274mm) on Top Layer And Pad U1-21(74.119mm,144.774mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-22(74.119mm,144.274mm) on Top Layer And Pad U1-23(74.119mm,143.774mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-23(74.119mm,143.774mm) on Top Layer And Pad U1-24(74.119mm,143.274mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-26(75.669mm,141.224mm) on Top Layer And Pad U1-27(76.169mm,141.224mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-28(76.669mm,141.224mm) on Top Layer And Pad U1-29(77.169mm,141.224mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-29(77.169mm,141.224mm) on Top Layer And Pad U1-30(77.669mm,141.224mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-31(78.169mm,141.224mm) on Top Layer And Pad U1-32(78.669mm,141.224mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-32(78.669mm,141.224mm) on Top Layer And Pad U1-33(79.169mm,141.224mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-33(79.169mm,141.224mm) on Top Layer And Pad U1-34(79.669mm,141.224mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-34(79.669mm,141.224mm) on Top Layer And Pad U1-35(80.169mm,141.224mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-35(80.169mm,141.224mm) on Top Layer And Pad U1-36(80.669mm,141.224mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-36(80.669mm,141.224mm) on Top Layer And Pad U1-37(81.169mm,141.224mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-37(81.169mm,141.224mm) on Top Layer And Pad U1-38(81.669mm,141.224mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-38(81.669mm,141.224mm) on Top Layer And Pad U1-39(82.169mm,141.224mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-39(82.169mm,141.224mm) on Top Layer And Pad U1-40(82.669mm,141.224mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-4(74.119mm,153.274mm) on Top Layer And Pad U1-5(74.119mm,152.774mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-40(82.669mm,141.224mm) on Top Layer And Pad U1-41(83.169mm,141.224mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-41(83.169mm,141.224mm) on Top Layer And Pad U1-42(83.669mm,141.224mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-42(83.669mm,141.224mm) on Top Layer And Pad U1-43(84.169mm,141.224mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-43(84.169mm,141.224mm) on Top Layer And Pad U1-44(84.669mm,141.224mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-44(84.669mm,141.224mm) on Top Layer And Pad U1-45(85.169mm,141.224mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-45(85.169mm,141.224mm) on Top Layer And Pad U1-46(85.669mm,141.224mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-46(85.669mm,141.224mm) on Top Layer And Pad U1-47(86.169mm,141.224mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-47(86.169mm,141.224mm) on Top Layer And Pad U1-48(86.669mm,141.224mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-48(86.669mm,141.224mm) on Top Layer And Pad U1-49(87.169mm,141.224mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-49(87.169mm,141.224mm) on Top Layer And Pad U1-50(87.669mm,141.224mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-5(74.119mm,152.774mm) on Top Layer And Pad U1-6(74.119mm,152.274mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-51(89.219mm,142.774mm) on Top Layer And Pad U1-52(89.219mm,143.274mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-52(89.219mm,143.274mm) on Top Layer And Pad U1-53(89.219mm,143.774mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-53(89.219mm,143.774mm) on Top Layer And Pad U1-54(89.219mm,144.274mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-54(89.219mm,144.274mm) on Top Layer And Pad U1-55(89.219mm,144.774mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-55(89.219mm,144.774mm) on Top Layer And Pad U1-56(89.219mm,145.274mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-56(89.219mm,145.274mm) on Top Layer And Pad U1-57(89.219mm,145.774mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-57(89.219mm,145.774mm) on Top Layer And Pad U1-58(89.219mm,146.274mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-58(89.219mm,146.274mm) on Top Layer And Pad U1-59(89.219mm,146.774mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-59(89.219mm,146.774mm) on Top Layer And Pad U1-60(89.219mm,147.274mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-60(89.219mm,147.274mm) on Top Layer And Pad U1-61(89.219mm,147.774mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-61(89.219mm,147.774mm) on Top Layer And Pad U1-62(89.219mm,148.274mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-62(89.219mm,148.274mm) on Top Layer And Pad U1-63(89.219mm,148.774mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-63(89.219mm,148.774mm) on Top Layer And Pad U1-64(89.219mm,149.274mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-64(89.219mm,149.274mm) on Top Layer And Pad U1-65(89.219mm,149.774mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-65(89.219mm,149.774mm) on Top Layer And Pad U1-66(89.219mm,150.274mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-66(89.219mm,150.274mm) on Top Layer And Pad U1-67(89.219mm,150.774mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-67(89.219mm,150.774mm) on Top Layer And Pad U1-68(89.219mm,151.274mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-68(89.219mm,151.274mm) on Top Layer And Pad U1-69(89.219mm,151.774mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-69(89.219mm,151.774mm) on Top Layer And Pad U1-70(89.219mm,152.274mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-7(74.119mm,151.774mm) on Top Layer And Pad U1-8(74.119mm,151.274mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-70(89.219mm,152.274mm) on Top Layer And Pad U1-71(89.219mm,152.774mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-71(89.219mm,152.774mm) on Top Layer And Pad U1-72(89.219mm,153.274mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-72(89.219mm,153.274mm) on Top Layer And Pad U1-73(89.219mm,153.774mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-73(89.219mm,153.774mm) on Top Layer And Pad U1-74(89.219mm,154.274mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-74(89.219mm,154.274mm) on Top Layer And Pad U1-75(89.219mm,154.774mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-76(87.669mm,156.324mm) on Top Layer And Pad U1-77(87.169mm,156.324mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-77(87.169mm,156.324mm) on Top Layer And Pad U1-78(86.669mm,156.324mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-78(86.669mm,156.324mm) on Top Layer And Pad U1-79(86.169mm,156.324mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-79(86.169mm,156.324mm) on Top Layer And Pad U1-80(85.669mm,156.324mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-8(74.119mm,151.274mm) on Top Layer And Pad U1-9(74.119mm,150.774mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-80(85.669mm,156.324mm) on Top Layer And Pad U1-81(85.169mm,156.324mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-81(85.169mm,156.324mm) on Top Layer And Pad U1-82(84.669mm,156.324mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-82(84.669mm,156.324mm) on Top Layer And Pad U1-83(84.169mm,156.324mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-83(84.169mm,156.324mm) on Top Layer And Pad U1-84(83.669mm,156.324mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-84(83.669mm,156.324mm) on Top Layer And Pad U1-85(83.169mm,156.324mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-85(83.169mm,156.324mm) on Top Layer And Pad U1-86(82.669mm,156.324mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-86(82.669mm,156.324mm) on Top Layer And Pad U1-87(82.169mm,156.324mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-87(82.169mm,156.324mm) on Top Layer And Pad U1-88(81.669mm,156.324mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-88(81.669mm,156.324mm) on Top Layer And Pad U1-89(81.169mm,156.324mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-89(81.169mm,156.324mm) on Top Layer And Pad U1-90(80.669mm,156.324mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-90(80.669mm,156.324mm) on Top Layer And Pad U1-91(80.169mm,156.324mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-91(80.169mm,156.324mm) on Top Layer And Pad U1-92(79.669mm,156.324mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-92(79.669mm,156.324mm) on Top Layer And Pad U1-93(79.169mm,156.324mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-93(79.169mm,156.324mm) on Top Layer And Pad U1-94(78.669mm,156.324mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-94(78.669mm,156.324mm) on Top Layer And Pad U1-95(78.169mm,156.324mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-95(78.169mm,156.324mm) on Top Layer And Pad U1-96(77.669mm,156.324mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-96(77.669mm,156.324mm) on Top Layer And Pad U1-97(77.169mm,156.324mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-97(77.169mm,156.324mm) on Top Layer And Pad U1-98(76.669mm,156.324mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-98(76.669mm,156.324mm) on Top Layer And Pad U1-99(76.169mm,156.324mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.225mm < 0.254mm) Between Pad Y1-1(66.716mm,151.943mm) on Top Layer And Pad Y1-4(66.675mm,150.368mm) on Top Layer [Top Solder] Mask Sliver [0.225mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad Y1-2(64.475mm,151.968mm) on Top Layer And Pad Y1-3(64.475mm,150.368mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
Rule Violations :88

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (117.704mm,134.061mm) on Top Overlay And Pad *-1(117.78mm,133.223mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (120.802mm,133.89mm) on Top Overlay And Pad *-9(120.853mm,131.318mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Arc (73.769mm,155.422mm) on Top Overlay And Pad U1-1(74.119mm,154.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (99.974mm,156.337mm) on Top Overlay And Pad CAN£¿-1(100.051mm,155.498mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad *-1(117.78mm,133.223mm) on Top Layer And Track (118.802mm,132.466mm)(118.802mm,132.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad *-1(117.78mm,133.223mm) on Top Layer And Track (118.802mm,133.736mm)(118.802mm,133.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad *-1(117.78mm,133.223mm) on Top Layer And Track (118.802mm,133.818mm)(120.202mm,133.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad *-2(117.78mm,131.953mm) on Top Layer And Track (118.802mm,131.196mm)(118.802mm,131.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad *-2(117.78mm,131.953mm) on Top Layer And Track (118.802mm,132.466mm)(118.802mm,132.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad *-3(117.78mm,130.683mm) on Top Layer And Track (118.802mm,129.926mm)(118.802mm,130.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad *-3(117.78mm,130.683mm) on Top Layer And Track (118.802mm,131.196mm)(118.802mm,131.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad *-4(117.78mm,129.413mm) on Top Layer And Track (118.802mm,128.818mm)(118.802mm,128.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad *-4(117.78mm,129.413mm) on Top Layer And Track (118.802mm,128.818mm)(122.802mm,128.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad *-4(117.78mm,129.413mm) on Top Layer And Track (118.802mm,129.926mm)(118.802mm,130.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad *-5(123.825mm,129.413mm) on Top Layer And Track (118.802mm,128.818mm)(122.802mm,128.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad *-5(123.825mm,129.413mm) on Top Layer And Track (122.802mm,128.818mm)(122.802mm,128.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad *-5(123.825mm,129.413mm) on Top Layer And Track (122.802mm,129.926mm)(122.802mm,130.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad *-6(123.825mm,130.683mm) on Top Layer And Track (122.802mm,129.926mm)(122.802mm,130.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad *-6(123.825mm,130.683mm) on Top Layer And Track (122.802mm,131.196mm)(122.802mm,131.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad *-7(123.825mm,131.953mm) on Top Layer And Track (122.802mm,131.196mm)(122.802mm,131.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad *-7(123.825mm,131.953mm) on Top Layer And Track (122.802mm,132.466mm)(122.802mm,132.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad *-8(123.825mm,133.223mm) on Top Layer And Track (121.402mm,133.818mm)(122.802mm,133.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad *-8(123.825mm,133.223mm) on Top Layer And Track (122.802mm,132.466mm)(122.802mm,132.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad *-8(123.825mm,133.223mm) on Top Layer And Track (122.802mm,133.736mm)(122.802mm,133.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C10-1(58.547mm,162.179mm) on Top Layer And Track (57.747mm,161.679mm)(57.747mm,162.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C10-1(58.547mm,162.179mm) on Top Layer And Track (57.747mm,162.929mm)(59.347mm,162.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C10-1(58.547mm,162.179mm) on Top Layer And Track (59.347mm,161.679mm)(59.347mm,162.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad C10-2(58.547mm,160.579mm) on Top Layer And Track (57.752mm,159.828mm)(57.752mm,161.078mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C10-2(58.547mm,160.579mm) on Top Layer And Track (57.752mm,159.828mm)(59.352mm,159.828mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad C10-2(58.547mm,160.579mm) on Top Layer And Track (59.352mm,159.828mm)(59.352mm,161.078mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C1-1(109.753mm,143.129mm) on Top Layer And Track (109.253mm,142.329mm)(110.503mm,142.329mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C1-1(109.753mm,143.129mm) on Top Layer And Track (109.253mm,143.929mm)(110.503mm,143.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C1-1(109.753mm,143.129mm) on Top Layer And Track (110.503mm,142.329mm)(110.503mm,143.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C11-1(90.754mm,158.75mm) on Top Layer And Track (90.254mm,157.95mm)(91.504mm,157.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C11-1(90.754mm,158.75mm) on Top Layer And Track (90.254mm,159.55mm)(91.504mm,159.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C11-1(90.754mm,158.75mm) on Top Layer And Track (91.504mm,157.95mm)(91.504mm,159.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C11-2(89.154mm,158.75mm) on Top Layer And Track (88.403mm,157.945mm)(88.403mm,159.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad C11-2(89.154mm,158.75mm) on Top Layer And Track (88.403mm,157.945mm)(89.653mm,157.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad C11-2(89.154mm,158.75mm) on Top Layer And Track (88.403mm,159.545mm)(89.653mm,159.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C1-2(108.153mm,143.129mm) on Top Layer And Track (107.402mm,142.324mm)(107.402mm,143.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad C1-2(108.153mm,143.129mm) on Top Layer And Track (107.402mm,142.324mm)(108.652mm,142.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad C1-2(108.153mm,143.129mm) on Top Layer And Track (107.402mm,143.924mm)(108.652mm,143.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad C12-2(98.806mm,137.668mm) on Top Layer And Track (98.001mm,137.168mm)(98.001mm,138.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad C12-2(98.806mm,137.668mm) on Top Layer And Track (99.601mm,137.168mm)(99.601mm,138.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad C15-2(87.14mm,138.303mm) on Top Layer And Track (86.335mm,137.804mm)(86.335mm,139.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C15-2(87.14mm,138.303mm) on Top Layer And Track (86.335mm,139.054mm)(87.935mm,139.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad C15-2(87.14mm,138.303mm) on Top Layer And Track (87.935mm,137.804mm)(87.935mm,139.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C16-1(114.3mm,133.223mm) on Top Layer And Track (113.5mm,132.473mm)(113.5mm,133.723mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C16-1(114.3mm,133.223mm) on Top Layer And Track (113.5mm,132.473mm)(115.1mm,132.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C16-1(114.3mm,133.223mm) on Top Layer And Track (115.1mm,132.473mm)(115.1mm,133.723mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad C16-2(114.3mm,134.823mm) on Top Layer And Track (113.495mm,134.324mm)(113.495mm,135.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C16-2(114.3mm,134.823mm) on Top Layer And Track (113.495mm,135.574mm)(115.095mm,135.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad C16-2(114.3mm,134.823mm) on Top Layer And Track (115.095mm,134.324mm)(115.095mm,135.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad C17-2(115.824mm,143.129mm) on Multi-Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad C18-2(107.126mm,135.506mm) on Multi-Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad C19-2(127.381mm,132.283mm) on Top Layer And Track (126.576mm,131.784mm)(126.576mm,133.034mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C19-2(127.381mm,132.283mm) on Top Layer And Track (126.576mm,133.034mm)(128.176mm,133.034mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad C19-2(127.381mm,132.283mm) on Top Layer And Track (128.176mm,131.784mm)(128.176mm,133.034mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C2-1(57.023mm,153.543mm) on Top Layer And Track (56.223mm,153.043mm)(56.223mm,154.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C2-1(57.023mm,153.543mm) on Top Layer And Track (56.223mm,154.293mm)(57.823mm,154.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C2-1(57.023mm,153.543mm) on Top Layer And Track (57.823mm,153.043mm)(57.823mm,154.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C3-1(91.821mm,154.432mm) on Top Layer And Track (91.021mm,153.682mm)(91.021mm,154.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C3-1(91.821mm,154.432mm) on Top Layer And Track (91.021mm,153.682mm)(92.621mm,153.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C3-1(91.821mm,154.432mm) on Top Layer And Track (92.621mm,153.682mm)(92.621mm,154.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad C3-2(91.821mm,156.032mm) on Top Layer And Track (91.016mm,155.533mm)(91.016mm,156.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C3-2(91.821mm,156.032mm) on Top Layer And Track (91.016mm,156.783mm)(92.616mm,156.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad C3-2(91.821mm,156.032mm) on Top Layer And Track (92.616mm,155.533mm)(92.616mm,156.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C4-1(70.739mm,137.211mm) on Top Layer And Track (69.939mm,136.461mm)(69.939mm,137.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C4-1(70.739mm,137.211mm) on Top Layer And Track (69.939mm,136.461mm)(71.539mm,136.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C4-1(70.739mm,137.211mm) on Top Layer And Track (71.539mm,136.461mm)(71.539mm,137.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C5-1(72.568mm,159.893mm) on Top Layer And Track (71.818mm,159.093mm)(71.818mm,160.693mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C5-1(72.568mm,159.893mm) on Top Layer And Track (71.818mm,159.093mm)(73.068mm,159.093mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C5-1(72.568mm,159.893mm) on Top Layer And Track (71.818mm,160.693mm)(73.068mm,160.693mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad C5-2(74.168mm,159.893mm) on Top Layer And Track (73.669mm,159.098mm)(74.919mm,159.098mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad C5-2(74.168mm,159.893mm) on Top Layer And Track (73.669mm,160.698mm)(74.919mm,160.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C5-2(74.168mm,159.893mm) on Top Layer And Track (74.919mm,159.098mm)(74.919mm,160.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C7-1(68.453mm,137.211mm) on Top Layer And Track (67.653mm,136.461mm)(67.653mm,137.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C7-1(68.453mm,137.211mm) on Top Layer And Track (67.653mm,136.461mm)(69.253mm,136.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C7-1(68.453mm,137.211mm) on Top Layer And Track (69.253mm,136.461mm)(69.253mm,137.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad C7-2(68.453mm,138.811mm) on Top Layer And Track (67.648mm,138.312mm)(67.648mm,139.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C7-2(68.453mm,138.811mm) on Top Layer And Track (67.648mm,139.562mm)(69.248mm,139.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad C7-2(68.453mm,138.811mm) on Top Layer And Track (69.248mm,138.312mm)(69.248mm,139.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C9-1(76.731mm,137.211mm) on Top Layer And Track (75.931mm,136.461mm)(75.931mm,137.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C9-1(76.731mm,137.211mm) on Top Layer And Track (75.931mm,136.461mm)(77.531mm,136.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad C9-1(76.731mm,137.211mm) on Top Layer And Track (77.531mm,136.461mm)(77.531mm,137.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad CAN£¿-1(100.051mm,155.498mm) on Top Layer And Track (101.073mm,154.741mm)(101.073mm,154.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad CAN£¿-1(100.051mm,155.498mm) on Top Layer And Track (101.073mm,156.011mm)(101.073mm,156.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad CAN£¿-1(100.051mm,155.498mm) on Top Layer And Track (101.073mm,156.094mm)(102.473mm,156.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad D11-1(98.638mm,112.978mm) on Top Layer And Track (97.238mm,111.742mm)(100.038mm,111.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D11-1(98.638mm,112.978mm) on Top Layer And Track (97.238mm,113.178mm)(97.407mm,113.178mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D11-1(98.638mm,112.978mm) on Top Layer And Track (99.869mm,113.178mm)(100.038mm,113.178mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D11-2(98.638mm,108.778mm) on Top Layer And Track (97.238mm,108.578mm)(97.407mm,108.578mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D11-2(98.638mm,108.778mm) on Top Layer And Track (99.869mm,108.578mm)(100.038mm,108.578mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad D12-1(118.237mm,113.03mm) on Top Layer And Track (116.837mm,111.794mm)(119.637mm,111.794mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D12-1(118.237mm,113.03mm) on Top Layer And Track (116.837mm,113.23mm)(117.006mm,113.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D12-1(118.237mm,113.03mm) on Top Layer And Track (119.468mm,113.23mm)(119.637mm,113.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D12-2(118.237mm,108.83mm) on Top Layer And Track (116.837mm,108.63mm)(117.006mm,108.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D12-2(118.237mm,108.83mm) on Top Layer And Track (119.468mm,108.63mm)(119.637mm,108.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad D13-1(53.362mm,179.832mm) on Top Layer And Track (52.385mm,179.838mm)(52.639mm,179.838mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad D13-1(53.362mm,179.832mm) on Top Layer And Track (52.639mm,179.451mm)(52.639mm,180.213mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D13-1(53.362mm,179.832mm) on Top Layer And Track (52.812mm,179.082mm)(54.062mm,179.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D13-1(53.362mm,179.832mm) on Top Layer And Track (52.812mm,180.582mm)(54.062mm,180.582mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D13-1(53.362mm,179.832mm) on Top Layer And Track (54.062mm,179.102mm)(54.062mm,180.582mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad D13-2(51.662mm,179.832mm) on Top Layer And Track (50.762mm,179.382mm)(51.062mm,179.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad D13-2(51.662mm,179.832mm) on Top Layer And Track (50.762mm,180.282mm)(51.062mm,180.582mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D13-2(51.662mm,179.832mm) on Top Layer And Track (51.062mm,179.082mm)(52.212mm,179.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D13-2(51.662mm,179.832mm) on Top Layer And Track (51.062mm,180.582mm)(52.212mm,180.582mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad D13-2(51.662mm,179.832mm) on Top Layer And Track (52.385mm,179.838mm)(52.639mm,179.838mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad D14-1(71.015mm,179.705mm) on Top Layer And Track (70.038mm,179.711mm)(70.292mm,179.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad D14-1(71.015mm,179.705mm) on Top Layer And Track (70.292mm,179.324mm)(70.292mm,180.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D14-1(71.015mm,179.705mm) on Top Layer And Track (70.465mm,178.955mm)(71.715mm,178.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D14-1(71.015mm,179.705mm) on Top Layer And Track (70.465mm,180.455mm)(71.715mm,180.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D14-1(71.015mm,179.705mm) on Top Layer And Track (71.715mm,178.975mm)(71.715mm,180.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad D14-2(69.315mm,179.705mm) on Top Layer And Track (68.415mm,179.255mm)(68.715mm,178.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad D14-2(69.315mm,179.705mm) on Top Layer And Track (68.415mm,180.155mm)(68.715mm,180.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D14-2(69.315mm,179.705mm) on Top Layer And Track (68.715mm,178.955mm)(69.865mm,178.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D14-2(69.315mm,179.705mm) on Top Layer And Track (68.715mm,180.455mm)(69.865mm,180.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad D14-2(69.315mm,179.705mm) on Top Layer And Track (70.038mm,179.711mm)(70.292mm,179.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D15-1(48.536mm,176.14mm) on Top Layer And Track (47.136mm,175.94mm)(47.305mm,175.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad D15-1(48.536mm,176.14mm) on Top Layer And Track (47.136mm,177.376mm)(49.936mm,177.376mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D15-1(48.536mm,176.14mm) on Top Layer And Track (49.767mm,175.94mm)(49.936mm,175.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D15-2(48.536mm,180.34mm) on Top Layer And Track (47.136mm,180.54mm)(47.305mm,180.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D15-2(48.536mm,180.34mm) on Top Layer And Track (49.767mm,180.54mm)(49.936mm,180.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D16-1(65.935mm,175.632mm) on Top Layer And Track (64.535mm,175.432mm)(64.704mm,175.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad D16-1(65.935mm,175.632mm) on Top Layer And Track (64.535mm,176.868mm)(67.335mm,176.868mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D16-1(65.935mm,175.632mm) on Top Layer And Track (67.166mm,175.432mm)(67.335mm,175.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D16-2(65.935mm,179.832mm) on Top Layer And Track (64.535mm,180.032mm)(64.704mm,180.032mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D16-2(65.935mm,179.832mm) on Top Layer And Track (67.166mm,180.032mm)(67.335mm,180.032mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad D17-1(88.011mm,179.451mm) on Top Layer And Track (87.034mm,179.457mm)(87.288mm,179.457mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad D17-1(88.011mm,179.451mm) on Top Layer And Track (87.288mm,179.07mm)(87.288mm,179.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D17-1(88.011mm,179.451mm) on Top Layer And Track (87.461mm,178.701mm)(88.711mm,178.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D17-1(88.011mm,179.451mm) on Top Layer And Track (87.461mm,180.201mm)(88.711mm,180.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D17-1(88.011mm,179.451mm) on Top Layer And Track (88.711mm,178.721mm)(88.711mm,180.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad D17-2(86.311mm,179.451mm) on Top Layer And Track (85.411mm,179.001mm)(85.711mm,178.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad D17-2(86.311mm,179.451mm) on Top Layer And Track (85.411mm,179.901mm)(85.711mm,180.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D17-2(86.311mm,179.451mm) on Top Layer And Track (85.711mm,178.701mm)(86.861mm,178.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D17-2(86.311mm,179.451mm) on Top Layer And Track (85.711mm,180.201mm)(86.861mm,180.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad D17-2(86.311mm,179.451mm) on Top Layer And Track (87.034mm,179.457mm)(87.288mm,179.457mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D19-1(83.185mm,175.387mm) on Top Layer And Track (81.785mm,175.187mm)(81.954mm,175.187mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad D19-1(83.185mm,175.387mm) on Top Layer And Track (81.785mm,176.623mm)(84.585mm,176.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D19-1(83.185mm,175.387mm) on Top Layer And Track (84.416mm,175.187mm)(84.585mm,175.187mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D19-2(83.185mm,179.587mm) on Top Layer And Track (81.785mm,179.787mm)(81.954mm,179.787mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D19-2(83.185mm,179.587mm) on Top Layer And Track (84.416mm,179.787mm)(84.585mm,179.787mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D20-1(101.473mm,175.378mm) on Top Layer And Track (100.073mm,175.178mm)(100.242mm,175.178mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad D20-1(101.473mm,175.378mm) on Top Layer And Track (100.073mm,176.614mm)(102.873mm,176.614mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D20-1(101.473mm,175.378mm) on Top Layer And Track (102.704mm,175.178mm)(102.873mm,175.178mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D2-1(49.657mm,132.256mm) on Top Layer And Track (48.907mm,131.706mm)(48.907mm,132.956mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D2-1(49.657mm,132.256mm) on Top Layer And Track (48.907mm,132.956mm)(50.387mm,132.956mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad D2-1(49.657mm,132.256mm) on Top Layer And Track (49.276mm,131.533mm)(50.038mm,131.533mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad D2-1(49.657mm,132.256mm) on Top Layer And Track (49.651mm,131.279mm)(49.651mm,131.533mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D2-1(49.657mm,132.256mm) on Top Layer And Track (50.407mm,131.706mm)(50.407mm,132.956mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D2-2(49.657mm,130.556mm) on Top Layer And Track (48.907mm,129.956mm)(48.907mm,131.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad D2-2(49.657mm,130.556mm) on Top Layer And Track (48.907mm,129.956mm)(49.207mm,129.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad D2-2(49.657mm,130.556mm) on Top Layer And Track (49.651mm,131.279mm)(49.651mm,131.533mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad D2-2(49.657mm,130.556mm) on Top Layer And Track (50.107mm,129.656mm)(50.407mm,129.956mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D2-2(49.657mm,130.556mm) on Top Layer And Track (50.407mm,129.956mm)(50.407mm,131.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D22-1(67.487mm,160.782mm) on Top Layer And Track (66.737mm,160.082mm)(66.737mm,161.332mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D22-1(67.487mm,160.782mm) on Top Layer And Track (66.758mm,160.082mm)(68.237mm,160.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad D22-1(67.487mm,160.782mm) on Top Layer And Track (67.107mm,161.505mm)(67.869mm,161.505mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad D22-1(67.487mm,160.782mm) on Top Layer And Track (67.494mm,161.505mm)(67.494mm,161.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D22-1(67.487mm,160.782mm) on Top Layer And Track (68.238mm,160.082mm)(68.238mm,161.332mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D22-2(67.487mm,162.482mm) on Top Layer And Track (66.737mm,161.932mm)(66.737mm,163.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad D22-2(67.487mm,162.482mm) on Top Layer And Track (66.737mm,163.082mm)(67.038mm,163.382mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad D22-2(67.487mm,162.482mm) on Top Layer And Track (67.494mm,161.505mm)(67.494mm,161.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad D22-2(67.487mm,162.482mm) on Top Layer And Track (67.938mm,163.382mm)(68.238mm,163.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D22-2(67.487mm,162.482mm) on Top Layer And Track (68.238mm,161.932mm)(68.238mm,163.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad D4-1(52.313mm,127.505mm) on Top Layer And Track (51.077mm,126.105mm)(51.077mm,128.905mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D4-1(52.313mm,127.505mm) on Top Layer And Track (52.513mm,126.105mm)(52.513mm,126.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D4-1(52.313mm,127.505mm) on Top Layer And Track (52.513mm,128.736mm)(52.513mm,128.905mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D4-2(48.113mm,127.505mm) on Top Layer And Track (47.913mm,126.105mm)(47.913mm,126.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D4-2(48.113mm,127.505mm) on Top Layer And Track (47.913mm,128.736mm)(47.913mm,128.905mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad D5-2(58.801mm,109.22mm) on Top Layer And Track (57.824mm,109.214mm)(58.078mm,109.214mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D5-2(58.801mm,109.22mm) on Top Layer And Track (58.251mm,108.47mm)(59.401mm,108.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D5-2(58.801mm,109.22mm) on Top Layer And Track (58.251mm,109.97mm)(59.401mm,109.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad D5-2(58.801mm,109.22mm) on Top Layer And Track (59.401mm,108.47mm)(59.701mm,108.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad D5-2(58.801mm,109.22mm) on Top Layer And Track (59.401mm,109.97mm)(59.701mm,109.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D6-1(76.405mm,108.712mm) on Top Layer And Track (75.705mm,107.962mm)(75.705mm,109.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D6-1(76.405mm,108.712mm) on Top Layer And Track (75.705mm,107.962mm)(76.955mm,107.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D6-1(76.405mm,108.712mm) on Top Layer And Track (75.705mm,109.462mm)(76.955mm,109.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad D6-1(76.405mm,108.712mm) on Top Layer And Track (77.128mm,108.331mm)(77.128mm,109.093mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad D6-1(76.405mm,108.712mm) on Top Layer And Track (77.128mm,108.706mm)(77.382mm,108.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad D6-2(78.105mm,108.712mm) on Top Layer And Track (77.128mm,108.706mm)(77.382mm,108.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D6-2(78.105mm,108.712mm) on Top Layer And Track (77.555mm,107.962mm)(78.705mm,107.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D6-2(78.105mm,108.712mm) on Top Layer And Track (77.555mm,109.462mm)(78.705mm,109.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad D6-2(78.105mm,108.712mm) on Top Layer And Track (78.705mm,107.962mm)(79.005mm,108.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad D6-2(78.105mm,108.712mm) on Top Layer And Track (78.705mm,109.462mm)(79.005mm,109.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D9-1(94.058mm,108.585mm) on Top Layer And Track (93.358mm,107.835mm)(93.358mm,109.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D9-1(94.058mm,108.585mm) on Top Layer And Track (93.358mm,107.835mm)(94.608mm,107.835mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D9-1(94.058mm,108.585mm) on Top Layer And Track (93.358mm,109.335mm)(94.608mm,109.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad D9-1(94.058mm,108.585mm) on Top Layer And Track (94.781mm,108.204mm)(94.781mm,108.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad D9-1(94.058mm,108.585mm) on Top Layer And Track (94.781mm,108.579mm)(95.035mm,108.579mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad D9-2(95.758mm,108.585mm) on Top Layer And Track (94.781mm,108.579mm)(95.035mm,108.579mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D9-2(95.758mm,108.585mm) on Top Layer And Track (95.208mm,107.835mm)(96.358mm,107.835mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D9-2(95.758mm,108.585mm) on Top Layer And Track (95.208mm,109.335mm)(96.358mm,109.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad D9-2(95.758mm,108.585mm) on Top Layer And Track (96.358mm,107.835mm)(96.658mm,108.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad D9-2(95.758mm,108.585mm) on Top Layer And Track (96.358mm,109.335mm)(96.658mm,109.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad GH1-1(111.966mm,153.11mm) on Top Layer And Track (112.366mm,150.835mm)(112.366mm,152.515mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad GH1-2(111.966mm,154.36mm) on Top Layer And Track (112.366mm,154.955mm)(112.366mm,156.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad GH1-3(115.316mm,156.21mm) on Top Layer And Track (116.536mm,152.035mm)(116.536mm,155.435mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad GH1-4(115.316mm,151.26mm) on Top Layer And Track (116.536mm,152.035mm)(116.536mm,155.435mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad K1-1(57.735mm,145.288mm) on Top Layer And Text "D3" (56.642mm,145.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad K1-1(57.735mm,145.288mm) on Top Layer And Track (58.935mm,143.538mm)(58.935mm,147.038mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad K1-2(66.135mm,145.288mm) on Top Layer And Track (64.935mm,143.538mm)(64.935mm,147.038mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad L1-1(123.952mm,144.145mm) on Top Layer And Track (122.302mm,145.149mm)(122.302mm,145.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad L1-1(123.952mm,144.145mm) on Top Layer And Track (125.602mm,145.149mm)(125.602mm,145.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad L1-2(123.952mm,146.745mm) on Top Layer And Track (122.302mm,145.149mm)(122.302mm,145.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad L1-2(123.952mm,146.745mm) on Top Layer And Track (125.602mm,145.149mm)(125.602mm,145.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Q3-1(54.925mm,111.211mm) on Top Layer And Track (53.675mm,110.862mm)(54.275mm,110.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Q3-2(53.025mm,111.211mm) on Top Layer And Track (53.675mm,110.862mm)(54.275mm,110.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Q4-1(74.356mm,110.957mm) on Top Layer And Track (73.106mm,110.608mm)(73.706mm,110.608mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Q4-2(72.456mm,110.957mm) on Top Layer And Track (73.106mm,110.608mm)(73.706mm,110.608mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Q5-1(92.197mm,111.252mm) on Top Layer And Track (90.947mm,110.902mm)(91.547mm,110.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Q5-2(90.297mm,111.252mm) on Top Layer And Track (90.947mm,110.902mm)(91.547mm,110.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Q6-1(111.125mm,110.49mm) on Top Layer And Track (109.875mm,110.14mm)(110.475mm,110.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Q7-1(55.399mm,177.546mm) on Top Layer And Track (56.049mm,177.896mm)(56.649mm,177.896mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Q7-2(57.299mm,177.546mm) on Top Layer And Track (56.049mm,177.896mm)(56.649mm,177.896mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Q8-1(73.555mm,178.054mm) on Top Layer And Track (74.205mm,178.404mm)(74.805mm,178.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad R10-2(58.801mm,112.776mm) on Top Layer And Track (58.302mm,111.981mm)(59.552mm,111.981mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R10-2(58.801mm,112.776mm) on Top Layer And Track (58.302mm,113.581mm)(59.552mm,113.581mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R10-2(58.801mm,112.776mm) on Top Layer And Track (59.552mm,111.981mm)(59.552mm,113.581mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R11-1(69.723mm,109.093mm) on Top Layer And Track (68.923mm,108.343mm)(68.923mm,109.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R11-1(69.723mm,109.093mm) on Top Layer And Track (68.923mm,108.343mm)(70.523mm,108.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R11-1(69.723mm,109.093mm) on Top Layer And Track (70.523mm,108.343mm)(70.523mm,109.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R11-2(69.723mm,110.693mm) on Top Layer And Track (68.918mm,110.194mm)(68.918mm,111.444mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R11-2(69.723mm,110.693mm) on Top Layer And Track (68.918mm,111.444mm)(70.518mm,111.444mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad R11-2(69.723mm,110.693mm) on Top Layer And Track (70.518mm,110.194mm)(70.518mm,111.444mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad R1-2(53.467mm,153.848mm) on Top Layer And Track (52.672mm,153.097mm)(52.672mm,154.347mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R1-2(53.467mm,153.848mm) on Top Layer And Track (52.672mm,153.097mm)(54.272mm,153.097mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R1-2(53.467mm,153.848mm) on Top Layer And Track (54.272mm,153.097mm)(54.272mm,154.347mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R14-1(109.398mm,114.3mm) on Top Layer And Track (108.648mm,113.5mm)(108.648mm,115.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R14-1(109.398mm,114.3mm) on Top Layer And Track (108.648mm,113.5mm)(109.898mm,113.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R14-1(109.398mm,114.3mm) on Top Layer And Track (108.648mm,115.1mm)(109.898mm,115.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad R14-2(110.998mm,114.3mm) on Top Layer And Track (110.499mm,113.505mm)(111.749mm,113.505mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R14-2(110.998mm,114.3mm) on Top Layer And Track (110.499mm,115.105mm)(111.749mm,115.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R14-2(110.998mm,114.3mm) on Top Layer And Track (111.749mm,113.505mm)(111.749mm,115.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R15-1(87.63mm,109.728mm) on Top Layer And Track (86.83mm,108.978mm)(86.83mm,110.228mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R15-1(87.63mm,109.728mm) on Top Layer And Track (86.83mm,108.978mm)(88.43mm,108.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R15-1(87.63mm,109.728mm) on Top Layer And Track (88.43mm,108.978mm)(88.43mm,110.228mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R16-1(94.158mm,112.141mm) on Top Layer And Track (93.408mm,111.341mm)(93.408mm,112.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R16-1(94.158mm,112.141mm) on Top Layer And Track (93.408mm,111.341mm)(94.658mm,111.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R16-1(94.158mm,112.141mm) on Top Layer And Track (93.408mm,112.941mm)(94.658mm,112.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad R16-2(95.758mm,112.141mm) on Top Layer And Track (95.259mm,111.346mm)(96.509mm,111.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R16-2(95.758mm,112.141mm) on Top Layer And Track (95.259mm,112.946mm)(96.509mm,112.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R16-2(95.758mm,112.141mm) on Top Layer And Track (96.509mm,111.346mm)(96.509mm,112.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R18-1(113.462mm,112.649mm) on Top Layer And Track (112.712mm,111.849mm)(112.712mm,113.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R18-1(113.462mm,112.649mm) on Top Layer And Track (112.712mm,111.849mm)(113.962mm,111.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R18-1(113.462mm,112.649mm) on Top Layer And Track (112.712mm,113.449mm)(113.962mm,113.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad R18-2(115.062mm,112.649mm) on Top Layer And Track (114.563mm,111.854mm)(115.813mm,111.854mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R18-2(115.062mm,112.649mm) on Top Layer And Track (114.563mm,113.454mm)(115.813mm,113.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R18-2(115.062mm,112.649mm) on Top Layer And Track (115.813mm,111.854mm)(115.813mm,113.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R19-1(57.426mm,173.863mm) on Top Layer And Track (56.926mm,173.063mm)(58.176mm,173.063mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R19-1(57.426mm,173.863mm) on Top Layer And Track (56.926mm,174.663mm)(58.176mm,174.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R19-1(57.426mm,173.863mm) on Top Layer And Track (58.176mm,173.063mm)(58.176mm,174.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R19-2(55.826mm,173.863mm) on Top Layer And Track (55.075mm,173.058mm)(55.075mm,174.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R19-2(55.826mm,173.863mm) on Top Layer And Track (55.075mm,173.058mm)(56.325mm,173.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad R19-2(55.826mm,173.863mm) on Top Layer And Track (55.075mm,174.658mm)(56.325mm,174.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R21-1(59.331mm,179.146mm) on Top Layer And Track (58.531mm,178.646mm)(58.531mm,179.896mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R21-1(59.331mm,179.146mm) on Top Layer And Track (58.531mm,179.896mm)(60.131mm,179.896mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R21-1(59.331mm,179.146mm) on Top Layer And Track (60.131mm,178.646mm)(60.131mm,179.896mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R22-1(53.108mm,176.276mm) on Top Layer And Track (52.608mm,175.476mm)(53.858mm,175.476mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R22-1(53.108mm,176.276mm) on Top Layer And Track (52.608mm,177.076mm)(53.858mm,177.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R22-1(53.108mm,176.276mm) on Top Layer And Track (53.858mm,175.476mm)(53.858mm,177.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R22-2(51.508mm,176.276mm) on Top Layer And Track (50.757mm,175.471mm)(50.757mm,177.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R22-2(51.508mm,176.276mm) on Top Layer And Track (50.757mm,175.471mm)(52.007mm,175.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad R22-2(51.508mm,176.276mm) on Top Layer And Track (50.757mm,177.071mm)(52.007mm,177.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R24-1(70.888mm,175.895mm) on Top Layer And Track (70.388mm,175.095mm)(71.638mm,175.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R24-1(70.888mm,175.895mm) on Top Layer And Track (70.388mm,176.695mm)(71.638mm,176.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R24-1(70.888mm,175.895mm) on Top Layer And Track (71.638mm,175.095mm)(71.638mm,176.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R24-2(69.288mm,175.895mm) on Top Layer And Track (68.537mm,175.09mm)(68.537mm,176.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R24-2(69.288mm,175.895mm) on Top Layer And Track (68.537mm,175.09mm)(69.787mm,175.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad R24-2(69.288mm,175.895mm) on Top Layer And Track (68.537mm,176.69mm)(69.787mm,176.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R25-1(94.742mm,173.99mm) on Top Layer And Track (94.242mm,173.19mm)(95.492mm,173.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R25-1(94.742mm,173.99mm) on Top Layer And Track (94.242mm,174.79mm)(95.492mm,174.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R25-1(94.742mm,173.99mm) on Top Layer And Track (95.492mm,173.19mm)(95.492mm,174.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R25-2(93.142mm,173.99mm) on Top Layer And Track (92.391mm,173.185mm)(92.391mm,174.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R25-2(93.142mm,173.99mm) on Top Layer And Track (92.391mm,173.185mm)(93.641mm,173.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad R25-2(93.142mm,173.99mm) on Top Layer And Track (92.391mm,174.785mm)(93.641mm,174.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R28-1(87.884mm,176.022mm) on Top Layer And Track (87.384mm,175.222mm)(88.634mm,175.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R28-1(87.884mm,176.022mm) on Top Layer And Track (87.384mm,176.822mm)(88.634mm,176.822mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R28-1(87.884mm,176.022mm) on Top Layer And Track (88.634mm,175.222mm)(88.634mm,176.822mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R28-2(86.284mm,176.022mm) on Top Layer And Track (85.533mm,175.217mm)(85.533mm,176.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R28-2(86.284mm,176.022mm) on Top Layer And Track (85.533mm,175.217mm)(86.783mm,175.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad R28-2(86.284mm,176.022mm) on Top Layer And Track (85.533mm,176.817mm)(86.783mm,176.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R29-1(113.157mm,178.765mm) on Top Layer And Track (112.357mm,178.265mm)(112.357mm,179.515mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R29-1(113.157mm,178.765mm) on Top Layer And Track (112.357mm,179.515mm)(113.957mm,179.515mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R29-1(113.157mm,178.765mm) on Top Layer And Track (113.957mm,178.265mm)(113.957mm,179.515mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad R29-2(113.157mm,177.165mm) on Top Layer And Track (112.362mm,176.414mm)(112.362mm,177.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R29-2(113.157mm,177.165mm) on Top Layer And Track (112.362mm,176.414mm)(113.962mm,176.414mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R29-2(113.157mm,177.165mm) on Top Layer And Track (113.962mm,176.414mm)(113.962mm,177.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R3-1(49.454mm,158.496mm) on Top Layer And Track (48.704mm,157.696mm)(48.704mm,159.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R3-1(49.454mm,158.496mm) on Top Layer And Track (48.704mm,157.696mm)(49.954mm,157.696mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R3-1(49.454mm,158.496mm) on Top Layer And Track (48.704mm,159.296mm)(49.954mm,159.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R31-2(76.505mm,160.909mm) on Top Layer And Track (75.754mm,160.104mm)(75.754mm,161.704mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R31-2(76.505mm,160.909mm) on Top Layer And Track (75.754mm,160.104mm)(77.004mm,160.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad R31-2(76.505mm,160.909mm) on Top Layer And Track (75.754mm,161.704mm)(77.004mm,161.704mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad R3-2(51.054mm,158.496mm) on Top Layer And Track (50.555mm,157.701mm)(51.805mm,157.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R3-2(51.054mm,158.496mm) on Top Layer And Track (50.555mm,159.301mm)(51.805mm,159.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R3-2(51.054mm,158.496mm) on Top Layer And Track (51.805mm,157.701mm)(51.805mm,159.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R33-1(82.042mm,135.001mm) on Top Layer And Track (81.242mm,134.251mm)(81.242mm,135.501mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R33-1(82.042mm,135.001mm) on Top Layer And Track (81.242mm,134.251mm)(82.842mm,134.251mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R33-1(82.042mm,135.001mm) on Top Layer And Track (82.842mm,134.251mm)(82.842mm,135.501mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R33-2(82.042mm,136.601mm) on Top Layer And Track (81.237mm,136.102mm)(81.237mm,137.352mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R33-2(82.042mm,136.601mm) on Top Layer And Track (81.237mm,137.352mm)(82.837mm,137.352mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad R33-2(82.042mm,136.601mm) on Top Layer And Track (82.837mm,136.102mm)(82.837mm,137.352mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R35-1(133.096mm,129.54mm) on Top Layer And Track (132.296mm,128.79mm)(132.296mm,130.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R35-1(133.096mm,129.54mm) on Top Layer And Track (132.296mm,128.79mm)(133.896mm,128.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R35-1(133.096mm,129.54mm) on Top Layer And Track (133.896mm,128.79mm)(133.896mm,130.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R37-1(119.38mm,126.619mm) on Top Layer And Track (118.88mm,125.819mm)(120.13mm,125.819mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R37-1(119.38mm,126.619mm) on Top Layer And Track (118.88mm,127.419mm)(120.13mm,127.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R37-1(119.38mm,126.619mm) on Top Layer And Track (120.13mm,125.819mm)(120.13mm,127.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R37-2(117.78mm,126.619mm) on Top Layer And Track (117.029mm,125.814mm)(117.029mm,127.414mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R37-2(117.78mm,126.619mm) on Top Layer And Track (117.029mm,125.814mm)(118.279mm,125.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad R37-2(117.78mm,126.619mm) on Top Layer And Track (117.029mm,127.414mm)(118.279mm,127.414mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R38-1(130.429mm,131.064mm) on Top Layer And Track (129.629mm,130.564mm)(129.629mm,131.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R38-1(130.429mm,131.064mm) on Top Layer And Track (129.629mm,131.814mm)(131.229mm,131.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R38-1(130.429mm,131.064mm) on Top Layer And Track (131.229mm,130.564mm)(131.229mm,131.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad R38-2(130.429mm,129.464mm) on Top Layer And Track (129.634mm,128.713mm)(129.634mm,129.963mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R38-2(130.429mm,129.464mm) on Top Layer And Track (129.634mm,128.713mm)(131.234mm,128.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R38-2(130.429mm,129.464mm) on Top Layer And Track (131.234mm,128.713mm)(131.234mm,129.963mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R39-1(67.487mm,164.846mm) on Top Layer And Track (66.687mm,164.096mm)(66.687mm,165.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R39-1(67.487mm,164.846mm) on Top Layer And Track (66.687mm,164.096mm)(68.288mm,164.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R39-1(67.487mm,164.846mm) on Top Layer And Track (68.288mm,164.096mm)(68.288mm,165.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R39-2(67.487mm,166.446mm) on Top Layer And Track (66.682mm,165.947mm)(66.682mm,167.197mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R39-2(67.487mm,166.446mm) on Top Layer And Track (66.682mm,167.197mm)(68.282mm,167.197mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad R39-2(67.487mm,166.446mm) on Top Layer And Track (68.282mm,165.947mm)(68.282mm,167.197mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R40-1(64.008mm,164.846mm) on Top Layer And Track (63.208mm,164.096mm)(63.208mm,165.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R40-1(64.008mm,164.846mm) on Top Layer And Track (63.208mm,164.096mm)(64.808mm,164.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R40-1(64.008mm,164.846mm) on Top Layer And Track (64.808mm,164.096mm)(64.808mm,165.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R40-2(64.008mm,166.446mm) on Top Layer And Track (63.203mm,165.947mm)(63.203mm,167.197mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R40-2(64.008mm,166.446mm) on Top Layer And Track (63.203mm,167.197mm)(64.803mm,167.197mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad R40-2(64.008mm,166.446mm) on Top Layer And Track (64.803mm,165.947mm)(64.803mm,167.197mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R41-1(108.865mm,152.857mm) on Top Layer And Track (108.065mm,152.107mm)(108.065mm,153.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R41-1(108.865mm,152.857mm) on Top Layer And Track (108.065mm,152.107mm)(109.665mm,152.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R41-1(108.865mm,152.857mm) on Top Layer And Track (109.665mm,152.107mm)(109.665mm,153.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R41-2(108.865mm,154.457mm) on Top Layer And Track (108.059mm,153.958mm)(108.059mm,155.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R41-2(108.865mm,154.457mm) on Top Layer And Track (108.059mm,155.208mm)(109.659mm,155.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad R41-2(108.865mm,154.457mm) on Top Layer And Track (109.659mm,153.958mm)(109.659mm,155.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R42-1(61.849mm,164.897mm) on Top Layer And Track (61.049mm,164.147mm)(61.049mm,165.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R42-1(61.849mm,164.897mm) on Top Layer And Track (61.049mm,164.147mm)(62.649mm,164.147mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R42-1(61.849mm,164.897mm) on Top Layer And Track (62.649mm,164.147mm)(62.649mm,165.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R42-2(61.849mm,166.497mm) on Top Layer And Track (61.044mm,165.998mm)(61.044mm,167.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R42-2(61.849mm,166.497mm) on Top Layer And Track (61.044mm,167.248mm)(62.644mm,167.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad R42-2(61.849mm,166.497mm) on Top Layer And Track (62.644mm,165.998mm)(62.644mm,167.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R43-1(89.662mm,129.032mm) on Top Layer And Track (88.862mm,128.282mm)(88.862mm,129.532mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R43-1(89.662mm,129.032mm) on Top Layer And Track (88.862mm,128.282mm)(90.462mm,128.282mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R43-1(89.662mm,129.032mm) on Top Layer And Track (90.462mm,128.282mm)(90.462mm,129.532mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R43-2(89.662mm,130.632mm) on Top Layer And Track (88.857mm,130.133mm)(88.857mm,131.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R43-2(89.662mm,130.632mm) on Top Layer And Track (88.857mm,131.383mm)(90.457mm,131.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad R43-2(89.662mm,130.632mm) on Top Layer And Track (90.457mm,130.133mm)(90.457mm,131.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R5-1(48.946mm,138.684mm) on Top Layer And Track (48.196mm,137.884mm)(48.196mm,139.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R5-1(48.946mm,138.684mm) on Top Layer And Track (48.196mm,137.884mm)(49.446mm,137.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R5-1(48.946mm,138.684mm) on Top Layer And Track (48.196mm,139.484mm)(49.446mm,139.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad R5-2(50.546mm,138.684mm) on Top Layer And Track (50.047mm,137.889mm)(51.297mm,137.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R5-2(50.546mm,138.684mm) on Top Layer And Track (50.047mm,139.489mm)(51.297mm,139.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R5-2(50.546mm,138.684mm) on Top Layer And Track (51.297mm,137.889mm)(51.297mm,139.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R6-1(52.197mm,132.156mm) on Top Layer And Track (51.397mm,131.656mm)(51.397mm,132.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R6-1(52.197mm,132.156mm) on Top Layer And Track (51.397mm,132.906mm)(52.997mm,132.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R6-1(52.197mm,132.156mm) on Top Layer And Track (52.997mm,131.656mm)(52.997mm,132.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad R6-2(52.197mm,130.556mm) on Top Layer And Track (51.402mm,129.805mm)(51.402mm,131.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R6-2(52.197mm,130.556mm) on Top Layer And Track (51.402mm,129.805mm)(53.002mm,129.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R6-2(52.197mm,130.556mm) on Top Layer And Track (53.002mm,129.805mm)(53.002mm,131.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R7-1(52.959mm,114.554mm) on Top Layer And Track (52.209mm,113.754mm)(52.209mm,115.354mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R7-1(52.959mm,114.554mm) on Top Layer And Track (52.209mm,113.754mm)(53.459mm,113.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R7-1(52.959mm,114.554mm) on Top Layer And Track (52.209mm,115.354mm)(53.459mm,115.354mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad R7-2(54.559mm,114.554mm) on Top Layer And Track (54.06mm,113.759mm)(55.31mm,113.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R7-2(54.559mm,114.554mm) on Top Layer And Track (54.06mm,115.359mm)(55.31mm,115.359mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R7-2(54.559mm,114.554mm) on Top Layer And Track (55.31mm,113.759mm)(55.31mm,115.359mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R8-1(72.39mm,113.792mm) on Top Layer And Track (71.89mm,112.992mm)(73.14mm,112.992mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R8-1(72.39mm,113.792mm) on Top Layer And Track (71.89mm,114.592mm)(73.14mm,114.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R8-1(72.39mm,113.792mm) on Top Layer And Track (73.14mm,112.992mm)(73.14mm,114.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R8-2(70.79mm,113.792mm) on Top Layer And Track (70.039mm,112.987mm)(70.039mm,114.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R8-2(70.79mm,113.792mm) on Top Layer And Track (70.039mm,112.987mm)(71.289mm,112.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad R8-2(70.79mm,113.792mm) on Top Layer And Track (70.039mm,114.587mm)(71.289mm,114.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad Relay1-1(30.911mm,158.369mm) on Multi-Layer And Track (30.843mm,152.682mm)(30.843mm,156.627mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad Relay1-4(43.111mm,146.37mm) on Multi-Layer And Track (40.303mm,146.37mm)(41.321mm,146.37mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad Relay1-5(45.111mm,152.37mm) on Multi-Layer And Track (46.711mm,144.569mm)(46.711mm,152.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad Relay1-5(45.111mm,152.37mm) on Multi-Layer And Track (46.711mm,152.664mm)(46.711mm,160.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad Relay2-1(30.757mm,139.071mm) on Multi-Layer And Track (30.688mm,133.384mm)(30.688mm,137.329mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad Relay2-2(30.757mm,127.072mm) on Multi-Layer And Track (30.757mm,128.825mm)(30.757mm,131.052mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad Relay2-3(42.957mm,139.072mm) on Multi-Layer And Track (40.149mm,139.072mm)(41.166mm,139.072mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad Relay2-4(42.957mm,127.072mm) on Multi-Layer And Track (40.149mm,127.072mm)(41.166mm,127.072mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad Relay2-5(44.957mm,133.072mm) on Multi-Layer And Track (46.556mm,125.272mm)(46.556mm,132.777mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad Relay2-5(44.957mm,133.072mm) on Multi-Layer And Track (46.556mm,133.366mm)(46.556mm,140.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad Relay5-1(87.188mm,91.051mm) on Multi-Layer And Track (88.93mm,90.983mm)(92.875mm,90.983mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad Relay5-2(99.186mm,91.051mm) on Multi-Layer And Track (95.206mm,91.052mm)(97.434mm,91.052mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad Relay5-3(87.187mm,103.251mm) on Multi-Layer And Track (87.187mm,101.461mm)(87.187mm,100.443mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad Relay5-4(99.187mm,103.251mm) on Multi-Layer And Track (99.187mm,100.443mm)(99.187mm,101.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad Relay5-5(93.187mm,105.251mm) on Multi-Layer And Track (85.387mm,106.85mm)(92.892mm,106.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad Relay5-5(93.187mm,105.251mm) on Multi-Layer And Track (93.482mm,106.85mm)(100.987mm,106.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad Relay6-1(106.111mm,90.932mm) on Multi-Layer And Track (107.853mm,90.864mm)(111.798mm,90.864mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad Relay6-5(112.111mm,105.132mm) on Multi-Layer And Track (104.311mm,106.731mm)(111.816mm,106.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad Relay6-5(112.111mm,105.132mm) on Multi-Layer And Track (112.405mm,106.731mm)(119.911mm,106.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad Relay7-1(60.282mm,197.747mm) on Multi-Layer And Track (54.594mm,197.815mm)(58.539mm,197.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad Relay7-2(48.283mm,197.747mm) on Multi-Layer And Track (50.035mm,197.746mm)(52.263mm,197.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad Relay7-3(60.282mm,185.547mm) on Multi-Layer And Track (60.282mm,187.337mm)(60.282mm,188.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad Relay7-4(48.282mm,185.547mm) on Multi-Layer And Track (48.282mm,187.337mm)(48.282mm,188.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad Relay7-5(54.282mm,183.547mm) on Multi-Layer And Track (46.482mm,181.948mm)(53.987mm,181.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad Relay7-5(54.282mm,183.547mm) on Multi-Layer And Track (54.577mm,181.948mm)(62.082mm,181.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad Relay9-1(95.534mm,197.588mm) on Multi-Layer And Track (89.847mm,197.656mm)(93.792mm,197.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad Relay9-2(83.536mm,197.588mm) on Multi-Layer And Track (85.288mm,197.587mm)(87.516mm,197.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad Relay9-3(95.535mm,185.388mm) on Multi-Layer And Track (95.535mm,188.196mm)(95.535mm,187.178mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad Relay9-4(83.535mm,185.388mm) on Multi-Layer And Track (83.535mm,187.178mm)(83.535mm,188.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad Relay9-5(89.535mm,183.388mm) on Multi-Layer And Track (81.735mm,181.789mm)(89.24mm,181.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad Relay9-5(89.535mm,183.388mm) on Multi-Layer And Track (89.83mm,181.789mm)(97.335mm,181.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad Y1-1(66.716mm,151.943mm) on Top Layer And Track (63.475mm,152.868mm)(67.675mm,152.868mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad Y1-1(66.716mm,151.943mm) on Top Layer And Track (67.675mm,149.468mm)(67.675mm,152.868mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad Y1-2(64.475mm,151.968mm) on Top Layer And Track (63.475mm,149.468mm)(63.475mm,152.868mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad Y1-2(64.475mm,151.968mm) on Top Layer And Track (63.475mm,152.868mm)(67.675mm,152.868mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad Y1-3(64.475mm,150.368mm) on Top Layer And Track (63.475mm,149.468mm)(63.475mm,152.868mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad Y1-3(64.475mm,150.368mm) on Top Layer And Track (63.475mm,149.468mm)(67.675mm,149.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad Y1-4(66.675mm,150.368mm) on Top Layer And Track (63.475mm,149.468mm)(67.675mm,149.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad Y1-4(66.675mm,150.368mm) on Top Layer And Track (67.675mm,149.468mm)(67.675mm,152.868mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
Rule Violations :412

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01