{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1693780539981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693780539981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 04 00:35:39 2023 " "Processing started: Mon Sep 04 00:35:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1693780539981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1693780539981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LED_8SEG -c LED_8SEG " "Command: quartus_map --read_settings_files=on --write_settings_files=off LED_8SEG -c LED_8SEG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1693780539981 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1693780540377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_8seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_8seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_8SEG-Behavioral " "Found design unit 1: LED_8SEG-Behavioral" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693780540805 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_8SEG " "Found entity 1: LED_8SEG" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693780540805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693780540805 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LED_8SEG " "Elaborating entity \"LED_8SEG\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1693780540837 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pulse LED_8SEG.vhd(120) " "VHDL Process Statement warning at LED_8SEG.vhd(120): signal \"pulse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693780540841 "|LED_8SEG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pulse LED_8SEG.vhd(123) " "VHDL Process Statement warning at LED_8SEG.vhd(123): signal \"pulse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1693780540841 "|LED_8SEG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DIGITindex LED_8SEG.vhd(117) " "VHDL Process Statement warning at LED_8SEG.vhd(117): inferring latch(es) for signal or variable \"DIGITindex\", which holds its previous value in one or more paths through the process" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 117 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1693780540841 "|LED_8SEG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Symbol LED_8SEG.vhd(117) " "VHDL Process Statement warning at LED_8SEG.vhd(117): inferring latch(es) for signal or variable \"Symbol\", which holds its previous value in one or more paths through the process" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 117 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1693780540841 "|LED_8SEG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDout LED_8SEG.vhd(117) " "VHDL Process Statement warning at LED_8SEG.vhd(117): inferring latch(es) for signal or variable \"LEDout\", which holds its previous value in one or more paths through the process" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 117 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1693780540841 "|LED_8SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDout\[0\] LED_8SEG.vhd(117) " "Inferred latch for \"LEDout\[0\]\" at LED_8SEG.vhd(117)" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693780540842 "|LED_8SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDout\[1\] LED_8SEG.vhd(117) " "Inferred latch for \"LEDout\[1\]\" at LED_8SEG.vhd(117)" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693780540842 "|LED_8SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDout\[2\] LED_8SEG.vhd(117) " "Inferred latch for \"LEDout\[2\]\" at LED_8SEG.vhd(117)" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693780540842 "|LED_8SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDout\[3\] LED_8SEG.vhd(117) " "Inferred latch for \"LEDout\[3\]\" at LED_8SEG.vhd(117)" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693780540842 "|LED_8SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDout\[4\] LED_8SEG.vhd(117) " "Inferred latch for \"LEDout\[4\]\" at LED_8SEG.vhd(117)" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693780540842 "|LED_8SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDout\[5\] LED_8SEG.vhd(117) " "Inferred latch for \"LEDout\[5\]\" at LED_8SEG.vhd(117)" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693780540842 "|LED_8SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDout\[6\] LED_8SEG.vhd(117) " "Inferred latch for \"LEDout\[6\]\" at LED_8SEG.vhd(117)" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693780540843 "|LED_8SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDout\[7\] LED_8SEG.vhd(117) " "Inferred latch for \"LEDout\[7\]\" at LED_8SEG.vhd(117)" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693780540843 "|LED_8SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Symbol\[0\] LED_8SEG.vhd(117) " "Inferred latch for \"Symbol\[0\]\" at LED_8SEG.vhd(117)" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693780540843 "|LED_8SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Symbol\[1\] LED_8SEG.vhd(117) " "Inferred latch for \"Symbol\[1\]\" at LED_8SEG.vhd(117)" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693780540843 "|LED_8SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Symbol\[2\] LED_8SEG.vhd(117) " "Inferred latch for \"Symbol\[2\]\" at LED_8SEG.vhd(117)" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693780540843 "|LED_8SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Symbol\[3\] LED_8SEG.vhd(117) " "Inferred latch for \"Symbol\[3\]\" at LED_8SEG.vhd(117)" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693780540843 "|LED_8SEG"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDout\[7\] LED_8SEG.vhd(94) " "Can't resolve multiple constant drivers for net \"LEDout\[7\]\" at LED_8SEG.vhd(94)" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 94 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693780540849 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "LED_8SEG.vhd(117) " "Constant driver at LED_8SEG.vhd(117)" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 117 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1693780540850 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDout\[6\] LED_8SEG.vhd(96) " "Can't resolve multiple constant drivers for net \"LEDout\[6\]\" at LED_8SEG.vhd(96)" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 96 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693780540850 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDout\[5\] LED_8SEG.vhd(96) " "Can't resolve multiple constant drivers for net \"LEDout\[5\]\" at LED_8SEG.vhd(96)" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 96 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693780540850 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDout\[4\] LED_8SEG.vhd(96) " "Can't resolve multiple constant drivers for net \"LEDout\[4\]\" at LED_8SEG.vhd(96)" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 96 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693780540850 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDout\[3\] LED_8SEG.vhd(96) " "Can't resolve multiple constant drivers for net \"LEDout\[3\]\" at LED_8SEG.vhd(96)" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 96 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693780540850 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDout\[2\] LED_8SEG.vhd(96) " "Can't resolve multiple constant drivers for net \"LEDout\[2\]\" at LED_8SEG.vhd(96)" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 96 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693780540850 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDout\[1\] LED_8SEG.vhd(96) " "Can't resolve multiple constant drivers for net \"LEDout\[1\]\" at LED_8SEG.vhd(96)" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 96 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693780540850 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDout\[0\] LED_8SEG.vhd(96) " "Can't resolve multiple constant drivers for net \"LEDout\[0\]\" at LED_8SEG.vhd(96)" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 96 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693780540850 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1693780540850 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 10 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1693780540980 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 04 00:35:40 2023 " "Processing ended: Mon Sep 04 00:35:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1693780540980 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1693780540980 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1693780540980 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1693780540980 ""}
