verilog xil_defaultlib "../../../../sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_group_io.v" 
verilog xil_defaultlib "../../../../sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_defs.v" 
verilog xil_defaultlib "../../../../sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_wr_po_adj.v" 
verilog xil_defaultlib "../../../../sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_wr_init_sm.v" 
verilog xil_defaultlib "../../../../sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal_rom.v" 
verilog xil_defaultlib "../../../../sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal_cntlr.v" 
verilog xil_defaultlib "../../../../sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_cntrl_init.v" 
verilog xil_defaultlib "../../../../sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_rdlvl.v" 
verilog xil_defaultlib "../../../../sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal.v" 
verilog xil_defaultlib "../../../../sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_wr_control_io.v" 
verilog xil_defaultlib "../../../../sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_poc_top.v" 
verilog xil_defaultlib "../../../../sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_byte_lane_map.v" 
verilog xil_defaultlib "../../../../sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_wr_po_cntlr.v" 
verilog xil_defaultlib "../../../../sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_mc_phy.v" 
verilog xil_defaultlib "../../../../sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_poc_tap_base.v" 
verilog xil_defaultlib "../../../../sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_read_data_align.v" 
verilog xil_defaultlib "../../../../sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_read_vld_gen.v" 
verilog xil_defaultlib "../../../../sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_top.v" 
verilog xil_defaultlib "../../../../sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_lane.v" 
verilog xil_defaultlib "../../../../sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_read_top.v" 
verilog xil_defaultlib "../../../../sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_if_post_fifo.v" 
verilog xil_defaultlib "../../../../sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_4lanes.v" 
verilog xil_defaultlib "../../../../sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_read_stage2_cal.v" 
verilog xil_defaultlib "../../../../sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_poc_edge_store.v" 
verilog xil_defaultlib "../../../../sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_wr_data_io.v" 
verilog xil_defaultlib "../../../../sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal_seq.v" 
verilog xil_defaultlib "../../../../sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_wr_top.v" 
verilog xil_defaultlib "../../../../sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_poc_cc.v" 
verilog xil_defaultlib "../../../../sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_poc_pd.v" 
verilog xil_defaultlib "../../../../sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_wr_po_init.v" 
verilog xil_defaultlib "../../../../sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_of_pre_fifo.v" 
verilog xil_defaultlib "../../../../sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_pi_comp_rom.v" 
verilog xil_defaultlib "../../../../sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_poc_meta.v" 
verilog xil_defaultlib "../../../../sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v" 
verilog xil_defaultlib "../../../../sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v" 
verilog xil_defaultlib "../../../../sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v" 
verilog xil_defaultlib "../../../../sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/mig_7a_0_mig_sim.v" 
verilog xil_defaultlib "../../../../sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/mig_7a_0.v" 

verilog xil_defaultlib "glbl.v"

nosort
