/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.01
Build    : 0.9.28
Hash     : 0207cc3
Date     : Jan 25 2024
Type     : Engineering
Log Time   : Wed Feb  7 14:20:04 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 6

#Path 1
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[6] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[6].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[6] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (inter-block routing)                                                                                       0.220     1.459
| (intra 'clb' routing)                                                                                       0.085     1.545
rq_a[6].in[1] (.names at (6,6))                                                                               0.000     1.545
| (primitive '.names' combinational delay)                                                                    0.218     1.763
rq_a[6].out[0] (.names at (6,6))                                                                              0.000     1.763
| (intra 'clb' routing)                                                                                       0.000     1.763
| (inter-block routing)                                                                                       0.399     2.162
| (intra 'io' routing)                                                                                        0.733     2.895
out:rq_a[6].outpad[0] (.output at (2,8))                                                                      0.000     2.895
data arrival time                                                                                                       2.895

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.895
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.395


#Path 2
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[7] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[7].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[7] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (inter-block routing)                                                                                       0.220     1.459
| (intra 'clb' routing)                                                                                       0.085     1.545
rq_a[7].in[1] (.names at (6,6))                                                                               0.000     1.545
| (primitive '.names' combinational delay)                                                                    0.218     1.763
rq_a[7].out[0] (.names at (6,6))                                                                              0.000     1.763
| (intra 'clb' routing)                                                                                       0.000     1.763
| (inter-block routing)                                                                                       0.399     2.162
| (intra 'io' routing)                                                                                        0.733     2.895
out:rq_a[7].outpad[0] (.output at (2,8))                                                                      0.000     2.895
data arrival time                                                                                                       2.895

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.895
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.395


#Path 3
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[9] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[10].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[9] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (inter-block routing)                                                                                       0.220     1.459
| (intra 'clb' routing)                                                                                       0.085     1.545
rq_a[10].in[1] (.names at (5,4))                                                                              0.000     1.545
| (primitive '.names' combinational delay)                                                                    0.218     1.763
rq_a[10].out[0] (.names at (5,4))                                                                             0.000     1.763
| (intra 'clb' routing)                                                                                       0.000     1.763
| (inter-block routing)                                                                                       0.399     2.162
| (intra 'io' routing)                                                                                        0.733     2.895
out:rq_a[10].outpad[0] (.output at (2,8))                                                                     0.000     2.895
data arrival time                                                                                                       2.895

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.895
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.395


#Path 4
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[3] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[3].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[3] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (inter-block routing)                                                                                       0.220     1.459
| (intra 'clb' routing)                                                                                       0.085     1.545
rq_a[3].in[1] (.names at (5,4))                                                                               0.000     1.545
| (primitive '.names' combinational delay)                                                                    0.197     1.741
rq_a[3].out[0] (.names at (5,4))                                                                              0.000     1.741
| (intra 'clb' routing)                                                                                       0.000     1.741
| (inter-block routing)                                                                                       0.399     2.141
| (intra 'io' routing)                                                                                        0.733     2.874
out:rq_a[3].outpad[0] (.output at (2,8))                                                                      0.000     2.874
data arrival time                                                                                                       2.874

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.874
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.374


#Path 5
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[15] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[16].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.345     1.240
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[15] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                       0.000     1.240
| (inter-block routing)                                                                                        0.220     1.459
| (intra 'clb' routing)                                                                                        0.085     1.545
rq_a[16].in[1] (.names at (5,5))                                                                               0.000     1.545
| (primitive '.names' combinational delay)                                                                     0.197     1.741
rq_a[16].out[0] (.names at (5,5))                                                                              0.000     1.741
| (intra 'clb' routing)                                                                                        0.000     1.741
| (inter-block routing)                                                                                        0.399     2.141
| (intra 'io' routing)                                                                                         0.733     2.874
out:rq_a[16].outpad[0] (.output at (3,8))                                                                      0.000     2.874
data arrival time                                                                                                        2.874

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.874
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.374


#Path 6
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[15] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[16].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.293     1.187
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[15] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                       0.000     1.187
| (inter-block routing)                                                                                        0.220     1.407
| (intra 'clb' routing)                                                                                        0.085     1.492
rq_b[16].in[1] (.names at (6,4))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                     0.218     1.710
rq_b[16].out[0] (.names at (6,4))                                                                              0.000     1.710
| (intra 'clb' routing)                                                                                        0.000     1.710
| (inter-block routing)                                                                                        0.399     2.109
| (intra 'io' routing)                                                                                         0.733     2.842
out:rq_b[16].outpad[0] (.output at (9,8))                                                                      0.000     2.842
data arrival time                                                                                                        2.842

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.842
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.342


#Path 7
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[13] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[14].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.293     1.187
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[13] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                       0.000     1.187
| (inter-block routing)                                                                                        0.220     1.407
| (intra 'clb' routing)                                                                                        0.085     1.492
rq_b[14].in[1] (.names at (6,4))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                     0.218     1.710
rq_b[14].out[0] (.names at (6,4))                                                                              0.000     1.710
| (intra 'clb' routing)                                                                                        0.000     1.710
| (inter-block routing)                                                                                        0.399     2.109
| (intra 'io' routing)                                                                                         0.733     2.842
out:rq_b[14].outpad[0] (.output at (9,8))                                                                      0.000     2.842
data arrival time                                                                                                        2.842

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.842
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.342


#Path 8
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[11] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[12].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.293     1.187
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[11] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                       0.000     1.187
| (inter-block routing)                                                                                        0.220     1.407
| (intra 'clb' routing)                                                                                        0.085     1.492
rq_b[12].in[1] (.names at (6,4))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                     0.218     1.710
rq_b[12].out[0] (.names at (6,4))                                                                              0.000     1.710
| (intra 'clb' routing)                                                                                        0.000     1.710
| (inter-block routing)                                                                                        0.399     2.109
| (intra 'io' routing)                                                                                         0.733     2.842
out:rq_b[12].outpad[0] (.output at (9,8))                                                                      0.000     2.842
data arrival time                                                                                                        2.842

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.842
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.342


#Path 9
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[1] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[1].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[1] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (inter-block routing)                                                                                       0.220     1.459
| (intra 'clb' routing)                                                                                       0.085     1.545
rq_a[1].in[1] (.names at (5,5))                                                                               0.000     1.545
| (primitive '.names' combinational delay)                                                                    0.218     1.763
rq_a[1].out[0] (.names at (5,5))                                                                              0.000     1.763
| (intra 'clb' routing)                                                                                       0.000     1.763
| (inter-block routing)                                                                                       0.342     2.104
| (intra 'io' routing)                                                                                        0.733     2.837
out:rq_a[1].outpad[0] (.output at (2,8))                                                                      0.000     2.837
data arrival time                                                                                                       2.837

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.837
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.337


#Path 10
Startpoint: $auto$memory_libmap.cc:2267:execute$3320.Q[0] (dffre at (3,6) clocked by clock0)
Endpoint  : out:rq_a[35].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                   0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
$auto$memory_libmap.cc:2267:execute$3320.C[0] (dffre at (3,6))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
$auto$memory_libmap.cc:2267:execute$3320.Q[0] (dffre at (3,6)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.342     1.390
| (intra 'clb' routing)                                                              0.085     1.475
rq_a[35].in[0] (.names at (6,4))                                                     0.000     1.475
| (primitive '.names' combinational delay)                                           0.218     1.693
rq_a[35].out[0] (.names at (6,4))                                                    0.000     1.693
| (intra 'clb' routing)                                                              0.000     1.693
| (inter-block routing)                                                              0.399     2.093
| (intra 'io' routing)                                                               0.733     2.825
out:rq_a[35].outpad[0] (.output at (3,8))                                            0.000     2.825
data arrival time                                                                              2.825

clock clock0 (rise edge)                                                             2.500     2.500
clock source latency                                                                 0.000     2.500
clock uncertainty                                                                    0.000     2.500
output external delay                                                               -1.000     1.500
data required time                                                                             1.500
----------------------------------------------------------------------------------------------------
data required time                                                                             1.500
data arrival time                                                                             -2.825
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.325


#Path 11
Startpoint: $auto$memory_libmap.cc:2267:execute$3320.Q[0] (dffre at (3,6) clocked by clock0)
Endpoint  : out:rq_a[8].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                   0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
$auto$memory_libmap.cc:2267:execute$3320.C[0] (dffre at (3,6))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
$auto$memory_libmap.cc:2267:execute$3320.Q[0] (dffre at (3,6)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.342     1.390
| (intra 'clb' routing)                                                              0.085     1.475
rq_a[8].in[0] (.names at (5,4))                                                      0.000     1.475
| (primitive '.names' combinational delay)                                           0.218     1.693
rq_a[8].out[0] (.names at (5,4))                                                     0.000     1.693
| (intra 'clb' routing)                                                              0.000     1.693
| (inter-block routing)                                                              0.399     2.093
| (intra 'io' routing)                                                               0.733     2.825
out:rq_a[8].outpad[0] (.output at (2,8))                                             0.000     2.825
data arrival time                                                                              2.825

clock clock0 (rise edge)                                                             2.500     2.500
clock source latency                                                                 0.000     2.500
clock uncertainty                                                                    0.000     2.500
output external delay                                                               -1.000     1.500
data required time                                                                             1.500
----------------------------------------------------------------------------------------------------
data required time                                                                             1.500
data arrival time                                                                             -2.825
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.325


#Path 12
Startpoint: $auto$memory_libmap.cc:2267:execute$3320.Q[0] (dffre at (3,6) clocked by clock0)
Endpoint  : out:rq_a[17].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                   0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
$auto$memory_libmap.cc:2267:execute$3320.C[0] (dffre at (3,6))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
$auto$memory_libmap.cc:2267:execute$3320.Q[0] (dffre at (3,6)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.342     1.390
| (intra 'clb' routing)                                                              0.085     1.475
rq_a[17].in[0] (.names at (6,4))                                                     0.000     1.475
| (primitive '.names' combinational delay)                                           0.218     1.693
rq_a[17].out[0] (.names at (6,4))                                                    0.000     1.693
| (intra 'clb' routing)                                                              0.000     1.693
| (inter-block routing)                                                              0.399     2.093
| (intra 'io' routing)                                                               0.733     2.825
out:rq_a[17].outpad[0] (.output at (3,8))                                            0.000     2.825
data arrival time                                                                              2.825

clock clock0 (rise edge)                                                             2.500     2.500
clock source latency                                                                 0.000     2.500
clock uncertainty                                                                    0.000     2.500
output external delay                                                               -1.000     1.500
data required time                                                                             1.500
----------------------------------------------------------------------------------------------------
data required time                                                                             1.500
data arrival time                                                                             -2.825
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.325


#Path 13
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[5] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[5].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[5] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (inter-block routing)                                                                                       0.220     1.407
| (intra 'clb' routing)                                                                                       0.085     1.492
rq_b[5].in[1] (.names at (5,6))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                    0.197     1.689
rq_b[5].out[0] (.names at (5,6))                                                                              0.000     1.689
| (intra 'clb' routing)                                                                                       0.000     1.689
| (inter-block routing)                                                                                       0.399     2.088
| (intra 'io' routing)                                                                                        0.733     2.821
out:rq_b[5].outpad[0] (.output at (9,8))                                                                      0.000     2.821
data arrival time                                                                                                       2.821

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.821
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.321


#Path 14
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[14] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[15].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.293     1.187
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[14] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                       0.000     1.187
| (inter-block routing)                                                                                        0.220     1.407
| (intra 'clb' routing)                                                                                        0.085     1.492
rq_b[15].in[1] (.names at (6,4))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                     0.197     1.689
rq_b[15].out[0] (.names at (6,4))                                                                              0.000     1.689
| (intra 'clb' routing)                                                                                        0.000     1.689
| (inter-block routing)                                                                                        0.399     2.088
| (intra 'io' routing)                                                                                         0.733     2.821
out:rq_b[15].outpad[0] (.output at (9,8))                                                                      0.000     2.821
data arrival time                                                                                                        2.821

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.821
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.321


#Path 15
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[16] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[8].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.293     1.187
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[16] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                       0.000     1.187
| (inter-block routing)                                                                                        0.220     1.407
| (intra 'clb' routing)                                                                                        0.085     1.492
rq_b[8].in[1] (.names at (6,4))                                                                                0.000     1.492
| (primitive '.names' combinational delay)                                                                     0.197     1.689
rq_b[8].out[0] (.names at (6,4))                                                                               0.000     1.689
| (intra 'clb' routing)                                                                                        0.000     1.689
| (inter-block routing)                                                                                        0.399     2.088
| (intra 'io' routing)                                                                                         0.733     2.821
out:rq_b[8].outpad[0] (.output at (9,8))                                                                       0.000     2.821
data arrival time                                                                                                        2.821

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.821
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.321


#Path 16
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[13] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[14].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.345     1.240
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[13] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                       0.000     1.240
| (inter-block routing)                                                                                        0.220     1.459
| (intra 'clb' routing)                                                                                        0.085     1.545
rq_a[14].in[1] (.names at (5,6))                                                                               0.000     1.545
| (primitive '.names' combinational delay)                                                                     0.197     1.741
rq_a[14].out[0] (.names at (5,6))                                                                              0.000     1.741
| (intra 'clb' routing)                                                                                        0.000     1.741
| (inter-block routing)                                                                                        0.342     2.083
| (intra 'io' routing)                                                                                         0.733     2.816
out:rq_a[14].outpad[0] (.output at (2,8))                                                                      0.000     2.816
data arrival time                                                                                                        2.816

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.816
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.316


#Path 17
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[5] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[5].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[5] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (inter-block routing)                                                                                       0.220     1.459
| (intra 'clb' routing)                                                                                       0.085     1.545
rq_a[5].in[1] (.names at (6,6))                                                                               0.000     1.545
| (primitive '.names' combinational delay)                                                                    0.136     1.680
rq_a[5].out[0] (.names at (6,6))                                                                              0.000     1.680
| (intra 'clb' routing)                                                                                       0.000     1.680
| (inter-block routing)                                                                                       0.399     2.079
| (intra 'io' routing)                                                                                        0.733     2.812
out:rq_a[5].outpad[0] (.output at (2,8))                                                                      0.000     2.812
data arrival time                                                                                                       2.812

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.812
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.312


#Path 18
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[4] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[4].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[4] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (inter-block routing)                                                                                       0.220     1.459
| (intra 'clb' routing)                                                                                       0.085     1.545
rq_a[4].in[1] (.names at (6,6))                                                                               0.000     1.545
| (primitive '.names' combinational delay)                                                                    0.136     1.680
rq_a[4].out[0] (.names at (6,6))                                                                              0.000     1.680
| (intra 'clb' routing)                                                                                       0.000     1.680
| (inter-block routing)                                                                                       0.399     2.079
| (intra 'io' routing)                                                                                        0.733     2.812
out:rq_a[4].outpad[0] (.output at (2,8))                                                                      0.000     2.812
data arrival time                                                                                                       2.812

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.812
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.312


#Path 19
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[11] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[12].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.345     1.240
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[11] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                       0.000     1.240
| (inter-block routing)                                                                                        0.220     1.459
| (intra 'clb' routing)                                                                                        0.085     1.545
rq_a[12].in[1] (.names at (6,6))                                                                               0.000     1.545
| (primitive '.names' combinational delay)                                                                     0.136     1.680
rq_a[12].out[0] (.names at (6,6))                                                                              0.000     1.680
| (intra 'clb' routing)                                                                                        0.000     1.680
| (inter-block routing)                                                                                        0.399     2.079
| (intra 'io' routing)                                                                                         0.733     2.812
out:rq_a[12].outpad[0] (.output at (2,8))                                                                      0.000     2.812
data arrival time                                                                                                        2.812

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.812
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.312


#Path 20
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[1] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[19].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.294     1.188
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[1] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                      0.000     1.188
| (inter-block routing)                                                                                       0.339     1.527
| (intra 'clb' routing)                                                                                       0.085     1.612
rq_a[19].in[1] (.names at (3,6))                                                                              0.000     1.612
| (primitive '.names' combinational delay)                                                                    0.099     1.711
rq_a[19].out[0] (.names at (3,6))                                                                             0.000     1.711
| (intra 'clb' routing)                                                                                       0.000     1.711
| (inter-block routing)                                                                                       0.342     2.053
| (intra 'io' routing)                                                                                        0.733     2.785
out:rq_a[19].outpad[0] (.output at (3,8))                                                                     0.000     2.785
data arrival time                                                                                                       2.785

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.785
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.285


#Path 21
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[10] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[11].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.293     1.187
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[10] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                       0.000     1.187
| (inter-block routing)                                                                                        0.220     1.407
| (intra 'clb' routing)                                                                                        0.085     1.492
rq_b[11].in[1] (.names at (6,6))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                     0.218     1.710
rq_b[11].out[0] (.names at (6,6))                                                                              0.000     1.710
| (intra 'clb' routing)                                                                                        0.000     1.710
| (inter-block routing)                                                                                        0.342     2.051
| (intra 'io' routing)                                                                                         0.733     2.784
out:rq_b[11].outpad[0] (.output at (9,8))                                                                      0.000     2.784
data arrival time                                                                                                        2.784

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.784
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.284


#Path 22
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[3] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[3].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[3] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (inter-block routing)                                                                                       0.220     1.407
| (intra 'clb' routing)                                                                                       0.085     1.492
rq_b[3].in[1] (.names at (6,6))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                    0.218     1.710
rq_b[3].out[0] (.names at (6,6))                                                                              0.000     1.710
| (intra 'clb' routing)                                                                                       0.000     1.710
| (inter-block routing)                                                                                       0.342     2.051
| (intra 'io' routing)                                                                                        0.733     2.784
out:rq_b[3].outpad[0] (.output at (3,8))                                                                      0.000     2.784
data arrival time                                                                                                       2.784

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.784
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.284


#Path 23
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[8] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[9].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[8] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (inter-block routing)                                                                                       0.220     1.459
| (intra 'clb' routing)                                                                                       0.085     1.545
rq_a[9].in[1] (.names at (5,4))                                                                               0.000     1.545
| (primitive '.names' combinational delay)                                                                    0.099     1.644
rq_a[9].out[0] (.names at (5,4))                                                                              0.000     1.644
| (intra 'clb' routing)                                                                                       0.000     1.644
| (inter-block routing)                                                                                       0.399     2.043
| (intra 'io' routing)                                                                                        0.733     2.776
out:rq_a[9].outpad[0] (.output at (2,8))                                                                      0.000     2.776
data arrival time                                                                                                       2.776

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.776
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.276


#Path 24
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[8] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[27].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.294     1.188
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[8] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                      0.000     1.188
| (inter-block routing)                                                                                       0.342     1.530
| (intra 'clb' routing)                                                                                       0.085     1.615
rq_a[27].in[1] (.names at (5,7))                                                                              0.000     1.615
| (primitive '.names' combinational delay)                                                                    0.197     1.812
rq_a[27].out[0] (.names at (5,7))                                                                             0.000     1.812
| (intra 'clb' routing)                                                                                       0.000     1.812
| (inter-block routing)                                                                                       0.220     2.031
| (intra 'io' routing)                                                                                        0.733     2.764
out:rq_a[27].outpad[0] (.output at (3,8))                                                                     0.000     2.764
data arrival time                                                                                                       2.764

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.764
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.264


#Path 25
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[2] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[20].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.294     1.188
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[2] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                      0.000     1.188
| (inter-block routing)                                                                                       0.399     1.588
| (intra 'clb' routing)                                                                                       0.085     1.673
rq_a[20].in[1] (.names at (3,7))                                                                              0.000     1.673
| (primitive '.names' combinational delay)                                                                    0.197     1.870
rq_a[20].out[0] (.names at (3,7))                                                                             0.000     1.870
| (intra 'clb' routing)                                                                                       0.000     1.870
| (inter-block routing)                                                                                       0.162     2.031
| (intra 'io' routing)                                                                                        0.733     2.764
out:rq_a[20].outpad[0] (.output at (3,8))                                                                     0.000     2.764
data arrival time                                                                                                       2.764

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.764
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.264


#Path 26
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[4] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[22].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.294     1.188
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[4] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                      0.000     1.188
| (inter-block routing)                                                                                       0.399     1.588
| (intra 'clb' routing)                                                                                       0.085     1.673
rq_a[22].in[1] (.names at (3,7))                                                                              0.000     1.673
| (primitive '.names' combinational delay)                                                                    0.197     1.870
rq_a[22].out[0] (.names at (3,7))                                                                             0.000     1.870
| (intra 'clb' routing)                                                                                       0.000     1.870
| (inter-block routing)                                                                                       0.162     2.031
| (intra 'io' routing)                                                                                        0.733     2.764
out:rq_a[22].outpad[0] (.output at (3,8))                                                                     0.000     2.764
data arrival time                                                                                                       2.764

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.764
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.264


#Path 27
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[10] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[29].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.294     1.188
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[10] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                       0.000     1.188
| (inter-block routing)                                                                                        0.342     1.530
| (intra 'clb' routing)                                                                                        0.085     1.615
rq_a[29].in[1] (.names at (5,7))                                                                               0.000     1.615
| (primitive '.names' combinational delay)                                                                     0.197     1.812
rq_a[29].out[0] (.names at (5,7))                                                                              0.000     1.812
| (intra 'clb' routing)                                                                                        0.000     1.812
| (inter-block routing)                                                                                        0.220     2.031
| (intra 'io' routing)                                                                                         0.733     2.764
out:rq_a[29].outpad[0] (.output at (3,8))                                                                      0.000     2.764
data arrival time                                                                                                        2.764

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.764
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.264


#Path 28
Startpoint: $auto$memory_libmap.cc:2266:execute$3312[26].Q[0] (dffre at (6,5) clocked by clock1)
Endpoint  : out:rq_b[26].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.894     0.894
| (inter-block routing)                                                                  0.000     0.894
| (intra 'clb' routing)                                                                  0.000     0.894
$auto$memory_libmap.cc:2266:execute$3312[26].C[0] (dffre at (6,5))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                            0.154     1.048
$auto$memory_libmap.cc:2266:execute$3312[26].Q[0] (dffre at (6,5)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                  0.000     1.048
| (inter-block routing)                                                                  0.220     1.268
| (intra 'clb' routing)                                                                  0.085     1.353
rq_b[26].in[2] (.names at (5,4))                                                         0.000     1.353
| (primitive '.names' combinational delay)                                               0.218     1.571
rq_b[26].out[0] (.names at (5,4))                                                        0.000     1.571
| (intra 'clb' routing)                                                                  0.000     1.571
| (inter-block routing)                                                                  0.457     2.029
| (intra 'io' routing)                                                                   0.733     2.761
out:rq_b[26].outpad[0] (.output at (9,8))                                                0.000     2.761
data arrival time                                                                                  2.761

clock clock0 (rise edge)                                                                 2.500     2.500
clock source latency                                                                     0.000     2.500
clock uncertainty                                                                        0.000     2.500
output external delay                                                                   -1.000     1.500
data required time                                                                                 1.500
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.500
data arrival time                                                                                 -2.761
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -1.261


#Path 29
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[7] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[7].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[7] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (inter-block routing)                                                                                       0.220     1.407
| (intra 'clb' routing)                                                                                       0.085     1.492
rq_b[7].in[1] (.names at (6,4))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                    0.136     1.627
rq_b[7].out[0] (.names at (6,4))                                                                              0.000     1.627
| (intra 'clb' routing)                                                                                       0.000     1.627
| (inter-block routing)                                                                                       0.399     2.027
| (intra 'io' routing)                                                                                        0.733     2.759
out:rq_b[7].outpad[0] (.output at (9,8))                                                                      0.000     2.759
data arrival time                                                                                                       2.759

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.759
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.259


#Path 30
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[4] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[4].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[4] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (inter-block routing)                                                                                       0.220     1.407
| (intra 'clb' routing)                                                                                       0.085     1.492
rq_b[4].in[1] (.names at (5,6))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                    0.136     1.627
rq_b[4].out[0] (.names at (5,6))                                                                              0.000     1.627
| (intra 'clb' routing)                                                                                       0.000     1.627
| (inter-block routing)                                                                                       0.399     2.027
| (intra 'io' routing)                                                                                        0.733     2.759
out:rq_b[4].outpad[0] (.output at (9,8))                                                                      0.000     2.759
data arrival time                                                                                                       2.759

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.759
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.259


#Path 31
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[12] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[13].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.293     1.187
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[12] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                       0.000     1.187
| (inter-block routing)                                                                                        0.220     1.407
| (intra 'clb' routing)                                                                                        0.085     1.492
rq_b[13].in[1] (.names at (6,4))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                     0.136     1.627
rq_b[13].out[0] (.names at (6,4))                                                                              0.000     1.627
| (intra 'clb' routing)                                                                                        0.000     1.627
| (inter-block routing)                                                                                        0.399     2.027
| (intra 'io' routing)                                                                                         0.733     2.759
out:rq_b[13].outpad[0] (.output at (9,8))                                                                      0.000     2.759
data arrival time                                                                                                        2.759

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.759
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.259


#Path 32
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[0] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[0].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[0] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (inter-block routing)                                                                                       0.220     1.407
| (intra 'clb' routing)                                                                                       0.085     1.492
rq_b[0].in[1] (.names at (6,4))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                    0.136     1.627
rq_b[0].out[0] (.names at (6,4))                                                                              0.000     1.627
| (intra 'clb' routing)                                                                                       0.000     1.627
| (inter-block routing)                                                                                       0.399     2.027
| (intra 'io' routing)                                                                                        0.733     2.759
out:rq_b[0].outpad[0] (.output at (3,8))                                                                      0.000     2.759
data arrival time                                                                                                       2.759

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.759
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.259


#Path 33
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[17] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[17].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.293     1.187
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[17] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                       0.000     1.187
| (inter-block routing)                                                                                        0.220     1.407
| (intra 'clb' routing)                                                                                        0.085     1.492
rq_b[17].in[1] (.names at (6,4))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                     0.136     1.627
rq_b[17].out[0] (.names at (6,4))                                                                              0.000     1.627
| (intra 'clb' routing)                                                                                        0.000     1.627
| (inter-block routing)                                                                                        0.399     2.027
| (intra 'io' routing)                                                                                         0.733     2.759
out:rq_b[17].outpad[0] (.output at (9,8))                                                                      0.000     2.759
data arrival time                                                                                                        2.759

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.759
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.259


#Path 34
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[10] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[11].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.345     1.240
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[10] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                       0.000     1.240
| (inter-block routing)                                                                                        0.220     1.459
| (intra 'clb' routing)                                                                                        0.085     1.545
rq_a[11].in[1] (.names at (5,6))                                                                               0.000     1.545
| (primitive '.names' combinational delay)                                                                     0.136     1.680
rq_a[11].out[0] (.names at (5,6))                                                                              0.000     1.680
| (intra 'clb' routing)                                                                                        0.000     1.680
| (inter-block routing)                                                                                        0.342     2.022
| (intra 'io' routing)                                                                                         0.733     2.754
out:rq_a[11].outpad[0] (.output at (2,8))                                                                      0.000     2.754
data arrival time                                                                                                        2.754

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.754
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.254


#Path 35
Startpoint: $auto$memory_libmap.cc:2266:execute$3312[24].Q[0] (dffre at (8,4) clocked by clock1)
Endpoint  : out:rq_b[24].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.894     0.894
| (inter-block routing)                                                                  0.000     0.894
| (intra 'clb' routing)                                                                  0.000     0.894
$auto$memory_libmap.cc:2266:execute$3312[24].C[0] (dffre at (8,4))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                            0.154     1.048
$auto$memory_libmap.cc:2266:execute$3312[24].Q[0] (dffre at (8,4)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                  0.000     1.048
| (inter-block routing)                                                                  0.220     1.268
| (intra 'clb' routing)                                                                  0.085     1.353
rq_b[24].in[2] (.names at (5,4))                                                         0.000     1.353
| (primitive '.names' combinational delay)                                               0.197     1.550
rq_b[24].out[0] (.names at (5,4))                                                        0.000     1.550
| (intra 'clb' routing)                                                                  0.000     1.550
| (inter-block routing)                                                                  0.457     2.007
| (intra 'io' routing)                                                                   0.733     2.740
out:rq_b[24].outpad[0] (.output at (9,8))                                                0.000     2.740
data arrival time                                                                                  2.740

clock clock0 (rise edge)                                                                 2.500     2.500
clock source latency                                                                     0.000     2.500
clock uncertainty                                                                        0.000     2.500
output external delay                                                                   -1.000     1.500
data required time                                                                                 1.500
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.500
data arrival time                                                                                 -2.740
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -1.240


#Path 36
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[1] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[1].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[1] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (inter-block routing)                                                                                       0.220     1.407
| (intra 'clb' routing)                                                                                       0.085     1.492
rq_b[1].in[1] (.names at (6,4))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                    0.099     1.591
rq_b[1].out[0] (.names at (6,4))                                                                              0.000     1.591
| (intra 'clb' routing)                                                                                       0.000     1.591
| (inter-block routing)                                                                                       0.399     1.990
| (intra 'io' routing)                                                                                        0.733     2.723
out:rq_b[1].outpad[0] (.output at (3,8))                                                                      0.000     2.723
data arrival time                                                                                                       2.723

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.723
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.223


#Path 37
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[6] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[6].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[6] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (inter-block routing)                                                                                       0.220     1.407
| (intra 'clb' routing)                                                                                       0.085     1.492
rq_b[6].in[1] (.names at (5,5))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                    0.099     1.591
rq_b[6].out[0] (.names at (5,5))                                                                              0.000     1.591
| (intra 'clb' routing)                                                                                       0.000     1.591
| (inter-block routing)                                                                                       0.399     1.990
| (intra 'io' routing)                                                                                        0.733     2.723
out:rq_b[6].outpad[0] (.output at (9,8))                                                                      0.000     2.723
data arrival time                                                                                                       2.723

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.723
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.223


#Path 38
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[9] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[10].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[9] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (inter-block routing)                                                                                       0.220     1.407
| (intra 'clb' routing)                                                                                       0.085     1.492
rq_b[10].in[1] (.names at (5,6))                                                                              0.000     1.492
| (primitive '.names' combinational delay)                                                                    0.099     1.591
rq_b[10].out[0] (.names at (5,6))                                                                             0.000     1.591
| (intra 'clb' routing)                                                                                       0.000     1.591
| (inter-block routing)                                                                                       0.399     1.990
| (intra 'io' routing)                                                                                        0.733     2.723
out:rq_b[10].outpad[0] (.output at (9,8))                                                                     0.000     2.723
data arrival time                                                                                                       2.723

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.723
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.223


#Path 39
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[2] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[2].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[2] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (inter-block routing)                                                                                       0.220     1.459
| (intra 'clb' routing)                                                                                       0.085     1.545
rq_a[2].in[1] (.names at (5,6))                                                                               0.000     1.545
| (primitive '.names' combinational delay)                                                                    0.099     1.644
rq_a[2].out[0] (.names at (5,6))                                                                              0.000     1.644
| (intra 'clb' routing)                                                                                       0.000     1.644
| (inter-block routing)                                                                                       0.342     1.985
| (intra 'io' routing)                                                                                        0.733     2.718
out:rq_a[2].outpad[0] (.output at (2,8))                                                                      0.000     2.718
data arrival time                                                                                                       2.718

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.718
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.218


#Path 40
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[0] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[0].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[0] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (inter-block routing)                                                                                       0.220     1.459
| (intra 'clb' routing)                                                                                       0.085     1.545
rq_a[0].in[1] (.names at (5,6))                                                                               0.000     1.545
| (primitive '.names' combinational delay)                                                                    0.099     1.644
rq_a[0].out[0] (.names at (5,6))                                                                              0.000     1.644
| (intra 'clb' routing)                                                                                       0.000     1.644
| (inter-block routing)                                                                                       0.342     1.985
| (intra 'io' routing)                                                                                        0.733     2.718
out:rq_a[0].outpad[0] (.output at (2,8))                                                                      0.000     2.718
data arrival time                                                                                                       2.718

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.718
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.218


#Path 41
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[12] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[13].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.345     1.240
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[12] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                       0.000     1.240
| (inter-block routing)                                                                                        0.342     1.581
| (intra 'clb' routing)                                                                                        0.085     1.666
rq_a[13].in[2] (.names at (5,7))                                                                               0.000     1.666
| (primitive '.names' combinational delay)                                                                     0.099     1.766
rq_a[13].out[0] (.names at (5,7))                                                                              0.000     1.766
| (intra 'clb' routing)                                                                                        0.000     1.766
| (inter-block routing)                                                                                        0.220     1.985
| (intra 'io' routing)                                                                                         0.733     2.718
out:rq_a[13].outpad[0] (.output at (2,8))                                                                     -0.000     2.718
data arrival time                                                                                                        2.718

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.718
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.218


#Path 42
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[14] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[15].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.345     1.240
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[14] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                       0.000     1.240
| (inter-block routing)                                                                                        0.220     1.459
| (intra 'clb' routing)                                                                                        0.085     1.545
rq_a[15].in[1] (.names at (5,5))                                                                               0.000     1.545
| (primitive '.names' combinational delay)                                                                     0.099     1.644
rq_a[15].out[0] (.names at (5,5))                                                                              0.000     1.644
| (intra 'clb' routing)                                                                                        0.000     1.644
| (inter-block routing)                                                                                        0.342     1.985
| (intra 'io' routing)                                                                                         0.733     2.718
out:rq_a[15].outpad[0] (.output at (2,8))                                                                      0.000     2.718
data arrival time                                                                                                        2.718

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.718
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.218


#Path 43
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[12] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[31].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.294     1.188
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[12] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                       0.000     1.188
| (inter-block routing)                                                                                        0.342     1.530
| (intra 'clb' routing)                                                                                        0.085     1.615
rq_a[31].in[1] (.names at (5,7))                                                                               0.000     1.615
| (primitive '.names' combinational delay)                                                                     0.148     1.763
rq_a[31].out[0] (.names at (5,7))                                                                              0.000     1.763
| (intra 'clb' routing)                                                                                        0.000     1.763
| (inter-block routing)                                                                                        0.220     1.982
| (intra 'io' routing)                                                                                         0.733     2.715
out:rq_a[31].outpad[0] (.output at (3,8))                                                                     -0.000     2.715
data arrival time                                                                                                        2.715

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.715
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.215


#Path 44
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[6] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[24].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.294     1.188
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[6] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                      0.000     1.188
| (inter-block routing)                                                                                       0.399     1.588
| (intra 'clb' routing)                                                                                       0.085     1.673
rq_a[24].in[1] (.names at (3,7))                                                                              0.000     1.673
| (primitive '.names' combinational delay)                                                                    0.148     1.821
rq_a[24].out[0] (.names at (3,7))                                                                             0.000     1.821
| (intra 'clb' routing)                                                                                       0.000     1.821
| (inter-block routing)                                                                                       0.162     1.982
| (intra 'io' routing)                                                                                        0.733     2.715
out:rq_a[24].outpad[0] (.output at (3,8))                                                                     0.000     2.715
data arrival time                                                                                                       2.715

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.715
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.215


#Path 45
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[9] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[28].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.294     1.188
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[9] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                      0.000     1.188
| (inter-block routing)                                                                                       0.342     1.530
| (intra 'clb' routing)                                                                                       0.085     1.615
rq_a[28].in[1] (.names at (5,7))                                                                              0.000     1.615
| (primitive '.names' combinational delay)                                                                    0.148     1.763
rq_a[28].out[0] (.names at (5,7))                                                                             0.000     1.763
| (intra 'clb' routing)                                                                                       0.000     1.763
| (inter-block routing)                                                                                       0.220     1.982
| (intra 'io' routing)                                                                                        0.733     2.715
out:rq_a[28].outpad[0] (.output at (3,8))                                                                    -0.000     2.715
data arrival time                                                                                                       2.715

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.715
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.215


#Path 46
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[3] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[21].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.294     1.188
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[3] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                      0.000     1.188
| (inter-block routing)                                                                                       0.399     1.588
| (intra 'clb' routing)                                                                                       0.085     1.673
rq_a[21].in[1] (.names at (3,7))                                                                              0.000     1.673
| (primitive '.names' combinational delay)                                                                    0.148     1.821
rq_a[21].out[0] (.names at (3,7))                                                                             0.000     1.821
| (intra 'clb' routing)                                                                                       0.000     1.821
| (inter-block routing)                                                                                       0.162     1.982
| (intra 'io' routing)                                                                                        0.733     2.715
out:rq_a[21].outpad[0] (.output at (3,8))                                                                     0.000     2.715
data arrival time                                                                                                       2.715

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.715
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.215


#Path 47
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[13] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[32].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.294     1.188
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[13] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                       0.000     1.188
| (inter-block routing)                                                                                        0.342     1.530
| (intra 'clb' routing)                                                                                        0.085     1.615
rq_a[32].in[1] (.names at (5,7))                                                                               0.000     1.615
| (primitive '.names' combinational delay)                                                                     0.136     1.750
rq_a[32].out[0] (.names at (5,7))                                                                              0.000     1.750
| (intra 'clb' routing)                                                                                        0.000     1.750
| (inter-block routing)                                                                                        0.220     1.970
| (intra 'io' routing)                                                                                         0.733     2.703
out:rq_a[32].outpad[0] (.output at (3,8))                                                                     -0.000     2.703
data arrival time                                                                                                        2.703

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.703
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.203


#Path 48
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[15] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[34].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.294     1.188
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[15] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                       0.000     1.188
| (inter-block routing)                                                                                        0.220     1.408
| (intra 'clb' routing)                                                                                        0.085     1.493
rq_a[34].in[1] (.names at (5,6))                                                                               0.000     1.493
| (primitive '.names' combinational delay)                                                                     0.136     1.628
rq_a[34].out[0] (.names at (5,6))                                                                              0.000     1.628
| (intra 'clb' routing)                                                                                        0.000     1.628
| (inter-block routing)                                                                                        0.342     1.970
| (intra 'io' routing)                                                                                         0.733     2.703
out:rq_a[34].outpad[0] (.output at (3,8))                                                                      0.000     2.703
data arrival time                                                                                                        2.703

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.703
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.203


#Path 49
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[11] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[30].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.294     1.188
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[11] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                       0.000     1.188
| (inter-block routing)                                                                                        0.342     1.530
| (intra 'clb' routing)                                                                                        0.085     1.615
rq_a[30].in[1] (.names at (5,7))                                                                               0.000     1.615
| (primitive '.names' combinational delay)                                                                     0.136     1.750
rq_a[30].out[0] (.names at (5,7))                                                                              0.000     1.750
| (intra 'clb' routing)                                                                                        0.000     1.750
| (inter-block routing)                                                                                        0.220     1.970
| (intra 'io' routing)                                                                                         0.733     2.703
out:rq_a[30].outpad[0] (.output at (3,8))                                                                     -0.000     2.703
data arrival time                                                                                                        2.703

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.703
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.203


#Path 50
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[7] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[25].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.294     1.188
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[7] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                      0.000     1.188
| (inter-block routing)                                                                                       0.399     1.588
| (intra 'clb' routing)                                                                                       0.085     1.673
rq_a[25].in[1] (.names at (3,7))                                                                              0.000     1.673
| (primitive '.names' combinational delay)                                                                    0.135     1.808
rq_a[25].out[0] (.names at (3,7))                                                                             0.000     1.808
| (intra 'clb' routing)                                                                                       0.000     1.808
| (inter-block routing)                                                                                       0.162     1.970
| (intra 'io' routing)                                                                                        0.733     2.703
out:rq_a[25].outpad[0] (.output at (3,8))                                                                     0.000     2.703
data arrival time                                                                                                       2.703

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.703
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.203


#Path 51
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[5] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[23].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.294     1.188
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[5] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                      0.000     1.188
| (inter-block routing)                                                                                       0.399     1.588
| (intra 'clb' routing)                                                                                       0.085     1.673
rq_a[23].in[1] (.names at (3,7))                                                                              0.000     1.673
| (primitive '.names' combinational delay)                                                                    0.135     1.808
rq_a[23].out[0] (.names at (3,7))                                                                             0.000     1.808
| (intra 'clb' routing)                                                                                       0.000     1.808
| (inter-block routing)                                                                                       0.162     1.970
| (intra 'io' routing)                                                                                        0.733     2.703
out:rq_a[23].outpad[0] (.output at (3,8))                                                                     0.000     2.703
data arrival time                                                                                                       2.703

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.703
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.203


#Path 52
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[2] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[2].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[2] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (inter-block routing)                                                                                       0.220     1.407
| (intra 'clb' routing)                                                                                       0.085     1.492
rq_b[2].in[1] (.names at (6,6))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                    0.136     1.627
rq_b[2].out[0] (.names at (6,6))                                                                              0.000     1.627
| (intra 'clb' routing)                                                                                       0.000     1.627
| (inter-block routing)                                                                                       0.342     1.969
| (intra 'io' routing)                                                                                        0.733     2.702
out:rq_b[2].outpad[0] (.output at (3,8))                                                                      0.000     2.702
data arrival time                                                                                                       2.702

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.702
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.202


#Path 53
Startpoint: $auto$memory_libmap.cc:2266:execute$3312[31].Q[0] (dffre at (6,3) clocked by clock1)
Endpoint  : out:rq_b[31].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.894     0.894
| (inter-block routing)                                                                  0.000     0.894
| (intra 'clb' routing)                                                                  0.000     0.894
$auto$memory_libmap.cc:2266:execute$3312[31].C[0] (dffre at (6,3))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                            0.154     1.048
$auto$memory_libmap.cc:2266:execute$3312[31].Q[0] (dffre at (6,3)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                  0.000     1.048
| (inter-block routing)                                                                  0.220     1.268
| (intra 'clb' routing)                                                                  0.085     1.353
rq_b[31].in[2] (.names at (5,4))                                                         0.000     1.353
| (primitive '.names' combinational delay)                                               0.197     1.550
rq_b[31].out[0] (.names at (5,4))                                                        0.000     1.550
| (intra 'clb' routing)                                                                  0.000     1.550
| (inter-block routing)                                                                  0.399     1.949
| (intra 'io' routing)                                                                   0.733     2.682
out:rq_b[31].outpad[0] (.output at (2,8))                                                0.000     2.682
data arrival time                                                                                  2.682

clock clock0 (rise edge)                                                                 2.500     2.500
clock source latency                                                                     0.000     2.500
clock uncertainty                                                                        0.000     2.500
output external delay                                                                   -1.000     1.500
data required time                                                                                 1.500
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.500
data arrival time                                                                                 -2.682
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -1.182


#Path 54
Startpoint: $auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5) clocked by clock1)
Endpoint  : out:rq_b[27].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                    0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
$auto$memory_libmap.cc:2267:execute$3313.C[0] (dffre at (5,5))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
$auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
rq_b[27].in[0] (.names at (5,4))                                                    -0.000     1.295
| (primitive '.names' combinational delay)                                           0.197     1.492
rq_b[27].out[0] (.names at (5,4))                                                    0.000     1.492
| (intra 'clb' routing)                                                              0.000     1.492
| (inter-block routing)                                                              0.457     1.949
| (intra 'io' routing)                                                               0.733     2.682
out:rq_b[27].outpad[0] (.output at (9,8))                                           -0.000     2.682
data arrival time                                                                              2.682

clock clock0 (rise edge)                                                             2.500     2.500
clock source latency                                                                 0.000     2.500
clock uncertainty                                                                    0.000     2.500
output external delay                                                               -1.000     1.500
data required time                                                                             1.500
----------------------------------------------------------------------------------------------------
data required time                                                                             1.500
data arrival time                                                                             -2.682
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.182


#Path 55
Startpoint: $auto$memory_libmap.cc:2266:execute$3312[30].Q[0] (dffre at (6,3) clocked by clock1)
Endpoint  : out:rq_b[30].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.894     0.894
| (inter-block routing)                                                                  0.000     0.894
| (intra 'clb' routing)                                                                  0.000     0.894
$auto$memory_libmap.cc:2266:execute$3312[30].C[0] (dffre at (6,3))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                            0.154     1.048
$auto$memory_libmap.cc:2266:execute$3312[30].Q[0] (dffre at (6,3)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                  0.000     1.048
| (inter-block routing)                                                                  0.162     1.210
| (intra 'clb' routing)                                                                  0.085     1.295
rq_b[30].in[2] (.names at (6,4))                                                        -0.000     1.295
| (primitive '.names' combinational delay)                                               0.197     1.492
rq_b[30].out[0] (.names at (6,4))                                                        0.000     1.492
| (intra 'clb' routing)                                                                  0.000     1.492
| (inter-block routing)                                                                  0.457     1.949
| (intra 'io' routing)                                                                   0.733     2.682
out:rq_b[30].outpad[0] (.output at (2,8))                                               -0.000     2.682
data arrival time                                                                                  2.682

clock clock0 (rise edge)                                                                 2.500     2.500
clock source latency                                                                     0.000     2.500
clock uncertainty                                                                        0.000     2.500
output external delay                                                                   -1.000     1.500
data required time                                                                                 1.500
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.500
data arrival time                                                                                 -2.682
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -1.182


#Path 56
Startpoint: $auto$memory_libmap.cc:2266:execute$3312[21].Q[0] (dffre at (6,3) clocked by clock1)
Endpoint  : out:rq_b[21].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.894     0.894
| (inter-block routing)                                                                  0.000     0.894
| (intra 'clb' routing)                                                                  0.000     0.894
$auto$memory_libmap.cc:2266:execute$3312[21].C[0] (dffre at (6,3))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                            0.154     1.048
$auto$memory_libmap.cc:2266:execute$3312[21].Q[0] (dffre at (6,3)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                  0.000     1.048
| (inter-block routing)                                                                  0.220     1.268
| (intra 'clb' routing)                                                                  0.085     1.353
rq_b[21].in[2] (.names at (5,4))                                                         0.000     1.353
| (primitive '.names' combinational delay)                                               0.136     1.489
rq_b[21].out[0] (.names at (5,4))                                                        0.000     1.489
| (intra 'clb' routing)                                                                  0.000     1.489
| (inter-block routing)                                                                  0.457     1.946
| (intra 'io' routing)                                                                   0.733     2.679
out:rq_b[21].outpad[0] (.output at (9,8))                                               -0.000     2.679
data arrival time                                                                                  2.679

clock clock0 (rise edge)                                                                 2.500     2.500
clock source latency                                                                     0.000     2.500
clock uncertainty                                                                        0.000     2.500
output external delay                                                                   -1.000     1.500
data required time                                                                                 1.500
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.500
data arrival time                                                                                 -2.679
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -1.179


#Path 57
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[16] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[26].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.294     1.188
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[16] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                       0.000     1.188
| (inter-block routing)                                                                                        0.399     1.588
| (intra 'clb' routing)                                                                                        0.085     1.673
rq_a[26].in[1] (.names at (3,7))                                                                               0.000     1.673
| (primitive '.names' combinational delay)                                                                     0.099     1.772
rq_a[26].out[0] (.names at (3,7))                                                                              0.000     1.772
| (intra 'clb' routing)                                                                                        0.000     1.772
| (inter-block routing)                                                                                        0.162     1.934
| (intra 'io' routing)                                                                                         0.733     2.666
out:rq_a[26].outpad[0] (.output at (3,8))                                                                      0.000     2.666
data arrival time                                                                                                        2.666

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.666
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.166


#Path 58
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[14] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[33].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.294     1.188
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[14] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                       0.000     1.188
| (inter-block routing)                                                                                        0.342     1.530
| (intra 'clb' routing)                                                                                        0.085     1.615
rq_a[33].in[1] (.names at (5,7))                                                                               0.000     1.615
| (primitive '.names' combinational delay)                                                                     0.099     1.714
rq_a[33].out[0] (.names at (5,7))                                                                              0.000     1.714
| (intra 'clb' routing)                                                                                        0.000     1.714
| (inter-block routing)                                                                                        0.220     1.934
| (intra 'io' routing)                                                                                         0.733     2.666
out:rq_a[33].outpad[0] (.output at (3,8))                                                                     -0.000     2.666
data arrival time                                                                                                        2.666

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.666
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.166


#Path 59
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[0] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[18].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.294     1.188
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[0] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                      0.000     1.188
| (inter-block routing)                                                                                       0.399     1.588
| (intra 'clb' routing)                                                                                       0.085     1.673
rq_a[18].in[1] (.names at (3,7))                                                                              0.000     1.673
| (primitive '.names' combinational delay)                                                                    0.099     1.772
rq_a[18].out[0] (.names at (3,7))                                                                             0.000     1.772
| (intra 'clb' routing)                                                                                       0.000     1.772
| (inter-block routing)                                                                                       0.162     1.934
| (intra 'io' routing)                                                                                        0.733     2.666
out:rq_a[18].outpad[0] (.output at (3,8))                                                                     0.000     2.666
data arrival time                                                                                                       2.666

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.666
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.166


#Path 60
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[8] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[9].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[8] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (inter-block routing)                                                                                       0.220     1.407
| (intra 'clb' routing)                                                                                       0.085     1.492
rq_b[9].in[1] (.names at (6,6))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                    0.099     1.591
rq_b[9].out[0] (.names at (6,6))                                                                              0.000     1.591
| (intra 'clb' routing)                                                                                       0.000     1.591
| (inter-block routing)                                                                                       0.342     1.932
| (intra 'io' routing)                                                                                        0.733     2.665
out:rq_b[9].outpad[0] (.output at (9,8))                                                                      0.000     2.665
data arrival time                                                                                                       2.665

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.665
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.165


#Path 61
Startpoint: $auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5) clocked by clock1)
Endpoint  : out:rq_b[20].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                    0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
$auto$memory_libmap.cc:2267:execute$3313.C[0] (dffre at (5,5))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
$auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
rq_b[20].in[0] (.names at (5,5))                                                    -0.000     1.295
| (primitive '.names' combinational delay)                                           0.218     1.513
rq_b[20].out[0] (.names at (5,5))                                                    0.000     1.513
| (intra 'clb' routing)                                                              0.000     1.513
| (inter-block routing)                                                              0.399     1.913
| (intra 'io' routing)                                                               0.733     2.645
out:rq_b[20].outpad[0] (.output at (9,8))                                            0.000     2.645
data arrival time                                                                              2.645

clock clock0 (rise edge)                                                             2.500     2.500
clock source latency                                                                 0.000     2.500
clock uncertainty                                                                    0.000     2.500
output external delay                                                               -1.000     1.500
data required time                                                                             1.500
----------------------------------------------------------------------------------------------------
data required time                                                                             1.500
data arrival time                                                                             -2.645
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.145


#Path 62
Startpoint: $auto$memory_libmap.cc:2266:execute$3312[25].Q[0] (dffre at (6,3) clocked by clock1)
Endpoint  : out:rq_b[25].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.894     0.894
| (inter-block routing)                                                                  0.000     0.894
| (intra 'clb' routing)                                                                  0.000     0.894
$auto$memory_libmap.cc:2266:execute$3312[25].C[0] (dffre at (6,3))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                            0.154     1.048
$auto$memory_libmap.cc:2266:execute$3312[25].Q[0] (dffre at (6,3)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                  0.000     1.048
| (inter-block routing)                                                                  0.162     1.210
| (intra 'clb' routing)                                                                  0.085     1.295
rq_b[25].in[2] (.names at (6,4))                                                        -0.000     1.295
| (primitive '.names' combinational delay)                                               0.218     1.513
rq_b[25].out[0] (.names at (6,4))                                                        0.000     1.513
| (intra 'clb' routing)                                                                  0.000     1.513
| (inter-block routing)                                                                  0.399     1.913
| (intra 'io' routing)                                                                   0.733     2.645
out:rq_b[25].outpad[0] (.output at (9,8))                                                0.000     2.645
data arrival time                                                                                  2.645

clock clock0 (rise edge)                                                                 2.500     2.500
clock source latency                                                                     0.000     2.500
clock uncertainty                                                                        0.000     2.500
output external delay                                                                   -1.000     1.500
data required time                                                                                 1.500
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.500
data arrival time                                                                                 -2.645
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -1.145


#Path 63
Startpoint: $auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5) clocked by clock1)
Endpoint  : out:rq_b[18].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                    0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
$auto$memory_libmap.cc:2267:execute$3313.C[0] (dffre at (5,5))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
$auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
rq_b[18].in[0] (.names at (5,6))                                                    -0.000     1.295
| (primitive '.names' combinational delay)                                           0.218     1.513
rq_b[18].out[0] (.names at (5,6))                                                    0.000     1.513
| (intra 'clb' routing)                                                              0.000     1.513
| (inter-block routing)                                                              0.399     1.913
| (intra 'io' routing)                                                               0.733     2.645
out:rq_b[18].outpad[0] (.output at (9,8))                                            0.000     2.645
data arrival time                                                                              2.645

clock clock0 (rise edge)                                                             2.500     2.500
clock source latency                                                                 0.000     2.500
clock uncertainty                                                                    0.000     2.500
output external delay                                                               -1.000     1.500
data required time                                                                             1.500
----------------------------------------------------------------------------------------------------
data required time                                                                             1.500
data arrival time                                                                             -2.645
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.145


#Path 64
Startpoint: $auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5) clocked by clock1)
Endpoint  : out:rq_b[34].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                    0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
$auto$memory_libmap.cc:2267:execute$3313.C[0] (dffre at (5,5))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
$auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
rq_b[34].in[0] (.names at (5,4))                                                    -0.000     1.295
| (primitive '.names' combinational delay)                                           0.218     1.513
rq_b[34].out[0] (.names at (5,4))                                                    0.000     1.513
| (intra 'clb' routing)                                                              0.000     1.513
| (inter-block routing)                                                              0.399     1.913
| (intra 'io' routing)                                                               0.733     2.645
out:rq_b[34].outpad[0] (.output at (2,8))                                            0.000     2.645
data arrival time                                                                              2.645

clock clock0 (rise edge)                                                             2.500     2.500
clock source latency                                                                 0.000     2.500
clock uncertainty                                                                    0.000     2.500
output external delay                                                               -1.000     1.500
data required time                                                                             1.500
----------------------------------------------------------------------------------------------------
data required time                                                                             1.500
data arrival time                                                                             -2.645
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.145


#Path 65
Startpoint: $auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5) clocked by clock1)
Endpoint  : out:rq_b[35].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                    0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
$auto$memory_libmap.cc:2267:execute$3313.C[0] (dffre at (5,5))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
$auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
rq_b[35].in[0] (.names at (5,4))                                                    -0.000     1.295
| (primitive '.names' combinational delay)                                           0.218     1.513
rq_b[35].out[0] (.names at (5,4))                                                    0.000     1.513
| (intra 'clb' routing)                                                              0.000     1.513
| (inter-block routing)                                                              0.399     1.913
| (intra 'io' routing)                                                               0.733     2.645
out:rq_b[35].outpad[0] (.output at (2,8))                                            0.000     2.645
data arrival time                                                                              2.645

clock clock0 (rise edge)                                                             2.500     2.500
clock source latency                                                                 0.000     2.500
clock uncertainty                                                                    0.000     2.500
output external delay                                                               -1.000     1.500
data required time                                                                             1.500
----------------------------------------------------------------------------------------------------
data required time                                                                             1.500
data arrival time                                                                             -2.645
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.145


#Path 66
Startpoint: $auto$memory_libmap.cc:2266:execute$3312[28].Q[0] (dffre at (6,5) clocked by clock1)
Endpoint  : out:rq_b[28].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.894     0.894
| (inter-block routing)                                                                  0.000     0.894
| (intra 'clb' routing)                                                                  0.000     0.894
$auto$memory_libmap.cc:2266:execute$3312[28].C[0] (dffre at (6,5))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                            0.154     1.048
$auto$memory_libmap.cc:2266:execute$3312[28].Q[0] (dffre at (6,5)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                  0.000     1.048
| (inter-block routing)                                                                  0.220     1.268
| (intra 'clb' routing)                                                                  0.085     1.353
rq_b[28].in[2] (.names at (5,4))                                                         0.000     1.353
| (primitive '.names' combinational delay)                                               0.148     1.501
rq_b[28].out[0] (.names at (5,4))                                                        0.000     1.501
| (intra 'clb' routing)                                                                  0.000     1.501
| (inter-block routing)                                                                  0.399     1.900
| (intra 'io' routing)                                                                   0.733     2.633
out:rq_b[28].outpad[0] (.output at (2,8))                                                0.000     2.633
data arrival time                                                                                  2.633

clock clock0 (rise edge)                                                                 2.500     2.500
clock source latency                                                                     0.000     2.500
clock uncertainty                                                                        0.000     2.500
output external delay                                                                   -1.000     1.500
data required time                                                                                 1.500
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.500
data arrival time                                                                                 -2.633
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -1.133


#Path 67
Startpoint: $auto$memory_libmap.cc:2266:execute$3312[29].Q[0] (dffre at (6,5) clocked by clock1)
Endpoint  : out:rq_b[29].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.894     0.894
| (inter-block routing)                                                                  0.000     0.894
| (intra 'clb' routing)                                                                  0.000     0.894
$auto$memory_libmap.cc:2266:execute$3312[29].C[0] (dffre at (6,5))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                            0.154     1.048
$auto$memory_libmap.cc:2266:execute$3312[29].Q[0] (dffre at (6,5)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                  0.000     1.048
| (inter-block routing)                                                                  0.220     1.268
| (intra 'clb' routing)                                                                  0.085     1.353
rq_b[29].in[2] (.names at (5,6))                                                         0.000     1.353
| (primitive '.names' combinational delay)                                               0.197     1.550
rq_b[29].out[0] (.names at (5,6))                                                        0.000     1.550
| (intra 'clb' routing)                                                                  0.000     1.550
| (inter-block routing)                                                                  0.342     1.891
| (intra 'io' routing)                                                                   0.733     2.624
out:rq_b[29].outpad[0] (.output at (2,8))                                                0.000     2.624
data arrival time                                                                                  2.624

clock clock0 (rise edge)                                                                 2.500     2.500
clock source latency                                                                     0.000     2.500
clock uncertainty                                                                        0.000     2.500
output external delay                                                                   -1.000     1.500
data required time                                                                                 1.500
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.500
data arrival time                                                                                 -2.624
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -1.124


#Path 68
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A2[13] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[32].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A2[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.051     0.945
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A2[13] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                                                       0.000     0.945
| (inter-block routing)                                                                                        0.339     1.284
| (intra 'clb' routing)                                                                                        0.085     1.369
rq_b[32].in[2] (.names at (3,6))                                                                               0.000     1.369
| (primitive '.names' combinational delay)                                                                     0.148     1.516
rq_b[32].out[0] (.names at (3,6))                                                                              0.000     1.516
| (intra 'clb' routing)                                                                                        0.000     1.516
| (inter-block routing)                                                                                        0.342     1.858
| (intra 'io' routing)                                                                                         0.733     2.591
out:rq_b[32].outpad[0] (.output at (2,8))                                                                      0.000     2.591
data arrival time                                                                                                        2.591

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.591
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.091


#Path 69
Startpoint: $auto$memory_libmap.cc:2266:execute$3312[23].Q[0] (dffre at (6,5) clocked by clock1)
Endpoint  : out:rq_b[23].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.894     0.894
| (inter-block routing)                                                                  0.000     0.894
| (intra 'clb' routing)                                                                  0.000     0.894
$auto$memory_libmap.cc:2266:execute$3312[23].C[0] (dffre at (6,5))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                            0.154     1.048
$auto$memory_libmap.cc:2266:execute$3312[23].Q[0] (dffre at (6,5)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                  0.000     1.048
| (inter-block routing)                                                                  0.162     1.210
| (intra 'clb' routing)                                                                  0.085     1.295
rq_b[23].in[2] (.names at (6,6))                                                        -0.000     1.295
| (primitive '.names' combinational delay)                                               0.218     1.513
rq_b[23].out[0] (.names at (6,6))                                                        0.000     1.513
| (intra 'clb' routing)                                                                  0.000     1.513
| (inter-block routing)                                                                  0.342     1.855
| (intra 'io' routing)                                                                   0.733     2.588
out:rq_b[23].outpad[0] (.output at (9,8))                                                0.000     2.588
data arrival time                                                                                  2.588

clock clock0 (rise edge)                                                                 2.500     2.500
clock source latency                                                                     0.000     2.500
clock uncertainty                                                                        0.000     2.500
output external delay                                                                   -1.000     1.500
data required time                                                                                 1.500
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.500
data arrival time                                                                                 -2.588
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -1.088


#Path 70
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A2[1] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[19].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.051     0.945
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A2[1] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                                                      0.000     0.945
| (inter-block routing)                                                                                       0.220     1.165
| (intra 'clb' routing)                                                                                       0.085     1.250
rq_b[19].in[1] (.names at (5,5))                                                                              0.000     1.250
| (primitive '.names' combinational delay)                                                                    0.197     1.447
rq_b[19].out[0] (.names at (5,5))                                                                             0.000     1.447
| (intra 'clb' routing)                                                                                       0.000     1.447
| (inter-block routing)                                                                                       0.399     1.846
| (intra 'io' routing)                                                                                        0.733     2.579
out:rq_b[19].outpad[0] (.output at (9,8))                                                                     0.000     2.579
data arrival time                                                                                                       2.579

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.579
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.079


#Path 71
Startpoint: $auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5) clocked by clock1)
Endpoint  : out:rq_b[22].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                    0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
$auto$memory_libmap.cc:2267:execute$3313.C[0] (dffre at (5,5))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
$auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.220     1.268
| (intra 'clb' routing)                                                              0.085     1.353
rq_b[22].in[0] (.names at (6,6))                                                     0.000     1.353
| (primitive '.names' combinational delay)                                           0.148     1.501
rq_b[22].out[0] (.names at (6,6))                                                    0.000     1.501
| (intra 'clb' routing)                                                              0.000     1.501
| (inter-block routing)                                                              0.342     1.842
| (intra 'io' routing)                                                               0.733     2.575
out:rq_b[22].outpad[0] (.output at (9,8))                                            0.000     2.575
data arrival time                                                                              2.575

clock clock0 (rise edge)                                                             2.500     2.500
clock source latency                                                                 0.000     2.500
clock uncertainty                                                                    0.000     2.500
output external delay                                                               -1.000     1.500
data required time                                                                             1.500
----------------------------------------------------------------------------------------------------
data required time                                                                             1.500
data arrival time                                                                             -2.575
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.075


#Path 72
Startpoint: $auto$memory_libmap.cc:2266:execute$3312[33].Q[0] (dffre at (6,5) clocked by clock1)
Endpoint  : out:rq_b[33].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.894     0.894
| (inter-block routing)                                                                  0.000     0.894
| (intra 'clb' routing)                                                                  0.000     0.894
$auto$memory_libmap.cc:2266:execute$3312[33].C[0] (dffre at (6,5))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                            0.154     1.048
$auto$memory_libmap.cc:2266:execute$3312[33].Q[0] (dffre at (6,5)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                  0.000     1.048
| (inter-block routing)                                                                  0.220     1.268
| (intra 'clb' routing)                                                                  0.085     1.353
rq_b[33].in[2] (.names at (5,6))                                                         0.000     1.353
| (primitive '.names' combinational delay)                                               0.136     1.489
rq_b[33].out[0] (.names at (5,6))                                                        0.000     1.489
| (intra 'clb' routing)                                                                  0.000     1.489
| (inter-block routing)                                                                  0.342     1.830
| (intra 'io' routing)                                                                   0.733     2.563
out:rq_b[33].outpad[0] (.output at (2,8))                                                0.000     2.563
data arrival time                                                                                  2.563

clock clock0 (rise edge)                                                                 2.500     2.500
clock source latency                                                                     0.000     2.500
clock uncertainty                                                                        0.000     2.500
output external delay                                                                   -1.000     1.500
data required time                                                                                 1.500
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.500
data arrival time                                                                                 -2.563
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -1.063


#Path 73
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2267:execute$3320.D[0] (dffre at (3,6) clocked by clock0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                       0.000     1.000
| (intra 'io' routing)                                                                  0.894     1.894
| (inter-block routing)                                                                 0.457     2.352
| (intra 'clb' routing)                                                                 0.085     2.437
genblk1[0].dpram_36x1024_submodule.rce_a.in[1] (.names at (5,5))                        0.000     2.437
| (primitive '.names' combinational delay)                                              0.197     2.634
genblk1[0].dpram_36x1024_submodule.rce_a.out[0] (.names at (5,5))                       0.000     2.634
| (intra 'clb' routing)                                                                 0.000     2.634
| (inter-block routing)                                                                 0.220     2.853
| (intra 'clb' routing)                                                                 0.282     3.135
$auto$memory_libmap.cc:2267:execute$3320.D[0] (dffre at (3,6))                          0.000     3.135
data arrival time                                                                                 3.135

clock clock0 (rise edge)                                                                2.500     2.500
clock source latency                                                                    0.000     2.500
clock0.inpad[0] (.input at (10,4))                                                      0.000     2.500
| (intra 'io' routing)                                                                  0.894     3.394
| (inter-block routing)                                                                 0.000     3.394
| (intra 'clb' routing)                                                                 0.000     3.394
$auto$memory_libmap.cc:2267:execute$3320.C[0] (dffre at (3,6))                          0.000     3.394
clock uncertainty                                                                       0.000     3.394
cell setup time                                                                        -0.032     3.363
data required time                                                                                3.363
-------------------------------------------------------------------------------------------------------
data required time                                                                                3.363
data arrival time                                                                                -3.135
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.227


#Path 74
Startpoint: wce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WEN_B1[0] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
wce_a.inpad[0] (.input at (5,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (inter-block routing)                                                                                     0.457     2.352
| (intra 'clb' routing)                                                                                     0.085     2.437
$abc$3886$auto$rtlil.cc:2388:ReduceOr$3329.in[0] (.names at (5,5))                                          0.000     2.437
| (primitive '.names' combinational delay)                                                                  0.218     2.655
$abc$3886$auto$rtlil.cc:2388:ReduceOr$3329.out[0] (.names at (5,5))                                         0.000     2.655
| (intra 'clb' routing)                                                                                     0.000     2.655
| (inter-block routing)                                                                                     0.220     2.875
| (intra 'bram' routing)                                                                                    0.000     2.875
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WEN_B1[0] (RS_TDP36K at (7,5))                       0.000     2.875
data arrival time                                                                                                     2.875

clock clock0 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock0.inpad[0] (.input at (10,4))                                                                          0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing)                                                                                     0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.231     3.164
data required time                                                                                                    3.164
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.164
data arrival time                                                                                                    -2.875
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.289


#Path 75
Startpoint: wce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WEN_B2[0] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
wce_a.inpad[0] (.input at (5,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (inter-block routing)                                                                                     0.457     2.352
| (intra 'clb' routing)                                                                                     0.085     2.437
$abc$3886$auto$rtlil.cc:2388:ReduceOr$3329.in[0] (.names at (5,5))                                          0.000     2.437
| (primitive '.names' combinational delay)                                                                  0.218     2.655
$abc$3886$auto$rtlil.cc:2388:ReduceOr$3329.out[0] (.names at (5,5))                                         0.000     2.655
| (intra 'clb' routing)                                                                                     0.000     2.655
| (inter-block routing)                                                                                     0.220     2.875
| (intra 'bram' routing)                                                                                    0.000     2.875
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].WEN_B2[0] (RS_TDP36K at (7,5))                       0.000     2.875
data arrival time                                                                                                     2.875

clock clock0 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock0.inpad[0] (.input at (10,4))                                                                          0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing)                                                                                     0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.228     3.167
data required time                                                                                                    3.167
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.167
data arrival time                                                                                                    -2.875
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.292


#Path 76
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[13].E[0] (dffre at (5,7) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.634
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.634
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.634
| (inter-block routing)                                                                                                                                                                                                                                        0.342     2.975
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.060
$auto$memory_libmap.cc:2266:execute$3319[13].E[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.060
data arrival time                                                                                                                                                                                                                                                        3.060

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (10,4))                                                                                                                                                                                                                             0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3319[13].C[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.060
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.302


#Path 77
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[35].E[0] (dffre at (6,3) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.634
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.634
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.634
| (inter-block routing)                                                                                                                                                                                                                                        0.342     2.975
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.060
$auto$memory_libmap.cc:2266:execute$3312[35].E[0] (dffre at (6,3))                                                                                                                                                                                             0.000     3.060
data arrival time                                                                                                                                                                                                                                                        3.060

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3312[35].C[0] (dffre at (6,3))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.060
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.302


#Path 78
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[0].E[0] (dffre at (6,3) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.634
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.634
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.634
| (inter-block routing)                                                                                                                                                                                                                                        0.342     2.975
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.060
$auto$memory_libmap.cc:2266:execute$3312[0].E[0] (dffre at (6,3))                                                                                                                                                                                              0.000     3.060
data arrival time                                                                                                                                                                                                                                                        3.060

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3312[0].C[0] (dffre at (6,3))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.060
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.302


#Path 79
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[1].E[0] (dffre at (6,3) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.634
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.634
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.634
| (inter-block routing)                                                                                                                                                                                                                                        0.342     2.975
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.060
$auto$memory_libmap.cc:2266:execute$3312[1].E[0] (dffre at (6,3))                                                                                                                                                                                              0.000     3.060
data arrival time                                                                                                                                                                                                                                                        3.060

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3312[1].C[0] (dffre at (6,3))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.060
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.302


#Path 80
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[7].E[0] (dffre at (6,3) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.634
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.634
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.634
| (inter-block routing)                                                                                                                                                                                                                                        0.342     2.975
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.060
$auto$memory_libmap.cc:2266:execute$3312[7].E[0] (dffre at (6,3))                                                                                                                                                                                              0.000     3.060
data arrival time                                                                                                                                                                                                                                                        3.060

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3312[7].C[0] (dffre at (6,3))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.060
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.302


#Path 81
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[8].E[0] (dffre at (6,3) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.634
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.634
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.634
| (inter-block routing)                                                                                                                                                                                                                                        0.342     2.975
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.060
$auto$memory_libmap.cc:2266:execute$3312[8].E[0] (dffre at (6,3))                                                                                                                                                                                              0.000     3.060
data arrival time                                                                                                                                                                                                                                                        3.060

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3312[8].C[0] (dffre at (6,3))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.060
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.302


#Path 82
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[12].E[0] (dffre at (6,3) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.634
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.634
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.634
| (inter-block routing)                                                                                                                                                                                                                                        0.342     2.975
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.060
$auto$memory_libmap.cc:2266:execute$3312[12].E[0] (dffre at (6,3))                                                                                                                                                                                             0.000     3.060
data arrival time                                                                                                                                                                                                                                                        3.060

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3312[12].C[0] (dffre at (6,3))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.060
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.302


#Path 83
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[13].E[0] (dffre at (6,3) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.634
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.634
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.634
| (inter-block routing)                                                                                                                                                                                                                                        0.342     2.975
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.060
$auto$memory_libmap.cc:2266:execute$3312[13].E[0] (dffre at (6,3))                                                                                                                                                                                             0.000     3.060
data arrival time                                                                                                                                                                                                                                                        3.060

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3312[13].C[0] (dffre at (6,3))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.060
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.302


#Path 84
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[14].E[0] (dffre at (6,3) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.634
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.634
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.634
| (inter-block routing)                                                                                                                                                                                                                                        0.342     2.975
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.060
$auto$memory_libmap.cc:2266:execute$3312[14].E[0] (dffre at (6,3))                                                                                                                                                                                             0.000     3.060
data arrival time                                                                                                                                                                                                                                                        3.060

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3312[14].C[0] (dffre at (6,3))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.060
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.302


#Path 85
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[15].E[0] (dffre at (6,3) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.634
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.634
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.634
| (inter-block routing)                                                                                                                                                                                                                                        0.342     2.975
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.060
$auto$memory_libmap.cc:2266:execute$3312[15].E[0] (dffre at (6,3))                                                                                                                                                                                             0.000     3.060
data arrival time                                                                                                                                                                                                                                                        3.060

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3312[15].C[0] (dffre at (6,3))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.060
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.302


#Path 86
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[16].E[0] (dffre at (6,3) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.634
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.634
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.634
| (inter-block routing)                                                                                                                                                                                                                                        0.342     2.975
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.060
$auto$memory_libmap.cc:2266:execute$3312[16].E[0] (dffre at (6,3))                                                                                                                                                                                             0.000     3.060
data arrival time                                                                                                                                                                                                                                                        3.060

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3312[16].C[0] (dffre at (6,3))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.060
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.302


#Path 87
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[17].E[0] (dffre at (6,3) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.634
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.634
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.634
| (inter-block routing)                                                                                                                                                                                                                                        0.342     2.975
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.060
$auto$memory_libmap.cc:2266:execute$3312[17].E[0] (dffre at (6,3))                                                                                                                                                                                             0.000     3.060
data arrival time                                                                                                                                                                                                                                                        3.060

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3312[17].C[0] (dffre at (6,3))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.060
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.302


#Path 88
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[21].E[0] (dffre at (6,3) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.634
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.634
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.634
| (inter-block routing)                                                                                                                                                                                                                                        0.342     2.975
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.060
$auto$memory_libmap.cc:2266:execute$3312[21].E[0] (dffre at (6,3))                                                                                                                                                                                             0.000     3.060
data arrival time                                                                                                                                                                                                                                                        3.060

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3312[21].C[0] (dffre at (6,3))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.060
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.302


#Path 89
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[25].E[0] (dffre at (6,3) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.634
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.634
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.634
| (inter-block routing)                                                                                                                                                                                                                                        0.342     2.975
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.060
$auto$memory_libmap.cc:2266:execute$3312[25].E[0] (dffre at (6,3))                                                                                                                                                                                             0.000     3.060
data arrival time                                                                                                                                                                                                                                                        3.060

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3312[25].C[0] (dffre at (6,3))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.060
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.302


#Path 90
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[30].E[0] (dffre at (6,3) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.634
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.634
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.634
| (inter-block routing)                                                                                                                                                                                                                                        0.342     2.975
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.060
$auto$memory_libmap.cc:2266:execute$3312[30].E[0] (dffre at (6,3))                                                                                                                                                                                             0.000     3.060
data arrival time                                                                                                                                                                                                                                                        3.060

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3312[30].C[0] (dffre at (6,3))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.060
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.302


#Path 91
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[31].E[0] (dffre at (6,3) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.634
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.634
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.634
| (inter-block routing)                                                                                                                                                                                                                                        0.342     2.975
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.060
$auto$memory_libmap.cc:2266:execute$3312[31].E[0] (dffre at (6,3))                                                                                                                                                                                             0.000     3.060
data arrival time                                                                                                                                                                                                                                                        3.060

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3312[31].C[0] (dffre at (6,3))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.060
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.302


#Path 92
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[34].E[0] (dffre at (6,3) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.634
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.634
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.634
| (inter-block routing)                                                                                                                                                                                                                                        0.342     2.975
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.060
$auto$memory_libmap.cc:2266:execute$3312[34].E[0] (dffre at (6,3))                                                                                                                                                                                             0.000     3.060
data arrival time                                                                                                                                                                                                                                                        3.060

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3312[34].C[0] (dffre at (6,3))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.060
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.302


#Path 93
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[25].E[0] (dffre at (3,7) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.634
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.634
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.634
| (inter-block routing)                                                                                                                                                                                                                                        0.342     2.975
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.060
$auto$memory_libmap.cc:2266:execute$3319[25].E[0] (dffre at (3,7))                                                                                                                                                                                             0.000     3.060
data arrival time                                                                                                                                                                                                                                                        3.060

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (10,4))                                                                                                                                                                                                                             0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3319[25].C[0] (dffre at (3,7))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.060
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.302


#Path 94
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[26].E[0] (dffre at (3,7) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.634
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.634
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.634
| (inter-block routing)                                                                                                                                                                                                                                        0.342     2.975
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.060
$auto$memory_libmap.cc:2266:execute$3319[26].E[0] (dffre at (3,7))                                                                                                                                                                                             0.000     3.060
data arrival time                                                                                                                                                                                                                                                        3.060

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (10,4))                                                                                                                                                                                                                             0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3319[26].C[0] (dffre at (3,7))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.060
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.302


#Path 95
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[27].E[0] (dffre at (5,7) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.634
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.634
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.634
| (inter-block routing)                                                                                                                                                                                                                                        0.342     2.975
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.060
$auto$memory_libmap.cc:2266:execute$3319[27].E[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.060
data arrival time                                                                                                                                                                                                                                                        3.060

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (10,4))                                                                                                                                                                                                                             0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3319[27].C[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.060
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.302


#Path 96
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[28].E[0] (dffre at (5,7) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.634
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.634
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.634
| (inter-block routing)                                                                                                                                                                                                                                        0.342     2.975
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.060
$auto$memory_libmap.cc:2266:execute$3319[28].E[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.060
data arrival time                                                                                                                                                                                                                                                        3.060

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (10,4))                                                                                                                                                                                                                             0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3319[28].C[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.060
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.302


#Path 97
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[18].E[0] (dffre at (3,7) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.634
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.634
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.634
| (inter-block routing)                                                                                                                                                                                                                                        0.342     2.975
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.060
$auto$memory_libmap.cc:2266:execute$3319[18].E[0] (dffre at (3,7))                                                                                                                                                                                             0.000     3.060
data arrival time                                                                                                                                                                                                                                                        3.060

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (10,4))                                                                                                                                                                                                                             0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3319[18].C[0] (dffre at (3,7))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.060
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.302


#Path 98
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[29].E[0] (dffre at (5,7) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.634
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.634
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.634
| (inter-block routing)                                                                                                                                                                                                                                        0.342     2.975
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.060
$auto$memory_libmap.cc:2266:execute$3319[29].E[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.060
data arrival time                                                                                                                                                                                                                                                        3.060

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (10,4))                                                                                                                                                                                                                             0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3319[29].C[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.060
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.302


#Path 99
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[30].E[0] (dffre at (5,7) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.634
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.634
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.634
| (inter-block routing)                                                                                                                                                                                                                                        0.342     2.975
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.060
$auto$memory_libmap.cc:2266:execute$3319[30].E[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.060
data arrival time                                                                                                                                                                                                                                                        3.060

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (10,4))                                                                                                                                                                                                                             0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3319[30].C[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.060
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.302


#Path 100
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[31].E[0] (dffre at (5,7) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.634
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.634
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.634
| (inter-block routing)                                                                                                                                                                                                                                        0.342     2.975
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.060
$auto$memory_libmap.cc:2266:execute$3319[31].E[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.060
data arrival time                                                                                                                                                                                                                                                        3.060

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (10,4))                                                                                                                                                                                                                             0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3319[31].C[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.060
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.302


#End of timing report
