import "primitives/std.lib";

component sub (a_out: 32, b_out: 32, in_done: 1) -> (in_write_data: 32, in_write_en: 1, in_addr0: 1) {
  cells {
    sub = prim std_sub(32);
    c0 = prim std_const(1, 0);
  }
  wires {
    group process_sub {
      in_addr0 = c0.out;
      sub.left = a_out;
      sub.right = b_out;
      in_write_en = 1'd1;
      in_write_data = sub.out;
      process_sub[done] = in_done ? 1'd1;
    }
  }
  control {
    seq {
      process_sub;
    }
  }
}
component add (c_out: 32, a_out: 32, in_done: 1) -> (in_write_data: 32, in_write_en: 1, in_addr0: 1) {
  cells {
    add = prim std_add(32);
    c0 = prim std_const(1, 0);
  }
  wires {
    group process_add {
      in_addr0 = c0.out;
      add.left = c_out;
      add.right = a_out;
      in_write_en = 1'd1;
      in_write_data = add.out;
      process_add[done] = in_done ? 1'd1;
    }
  }
  control {
    seq {
      process_add;
    }
  }
}
component mult (c_out: 32, d_out: 32, in_done: 1) -> (in_write_data: 32, in_write_en: 1, in_addr0: 1) {
  cells {
    mult = prim std_mult(32);
    c0 = prim std_const(1, 0);
  }
  wires {
    group process_mult {
      in_addr0 = c0.out;
      mult.left = c_out;
      mult.right = d_out;
      in_write_en = 1'd1;
      in_write_data = mult.out;
      process_mult[done] = in_done ? 1'd1;
    }
  }
  control {
    seq {
      process_mult;
    }
  }
}
component function0 (a_out: 32, b_out: 32, in_done: 1) -> (in_write_data: 32, in_write_en: 1, in_addr0: 1) {
  cells {
    mult_fn = mult;
    add_fn = add;
    sub_fn = sub;
    c = prim std_mem_d1(32, 1, 1);
    d = prim std_mem_d1(32, 1, 1);
    e = prim std_mem_d1(32, 1, 1);
    c0 = prim std_const(1, 0);
  }
  wires {
    group run_sub_fn {
      sub_fn.a_out = a_out;
      sub_fn.b_out = b_out;
      c.write_data = sub_fn.in_write_data;
      c.write_en = sub_fn.in_write_en;
      c.addr0 = sub_fn.in_addr0;
      sub_fn.in_done = c.done;
      sub_fn.go = 1'd1;
      run_sub_fn[done] = sub_fn.done ? 1'd1;
    }
    group run_add_fn {
      add_fn.c_out = c.read_data;
      add_fn.a_out = a_out;
      d.write_data = add_fn.in_write_data;
      d.write_en = add_fn.in_write_en;
      d.addr0 = add_fn.in_addr0;
      add_fn.in_done = d.done;
      add_fn.go = 1'd1;
      run_add_fn[done] = add_fn.done ? 1'd1;
    }
    group run_mult_fn {
      mult_fn.c_out = c.read_data;
      mult_fn.d_out = d.read_data;
      e.write_data = mult_fn.in_write_data;
      e.write_en = mult_fn.in_write_en;
      e.addr0 = mult_fn.in_addr0;
      mult_fn.in_done = e.done;
      mult_fn.go = 1'd1;
      run_mult_fn[done] = mult_fn.done ? 1'd1;
    }
    group save_return_value {
      e.addr0 = c0.out;
      in_addr0 = c0.out;
      in_write_en = 1'd1;
      in_write_data = e.read_data;
      save_return_value[done] = in_done ? 1'd1;
    }
  }
  control {
    seq {
      run_sub_fn;
      run_add_fn;
      run_mult_fn;
      save_return_value;
    }
  }
}

component main () -> () {
  cells {
    fn0 = function0;
    c0 = prim std_const(1, 0);
    main_ret = prim std_mem_d1(32, 1, 1);
    a = prim std_mem_d1(32, 1, 1);
    b = prim std_mem_d1(32, 1, 1);
  }
  wires {
    group run_fn0 {
      fn0.a_out = a.read_data;
      a.addr0 = fn0.in_addr0;
      fn0.b_out = b.read_data;
      b.addr0 = fn0.in_addr0;
      main_ret.addr0 = fn0.in_addr0;
      main_ret.write_data = fn0.in_write_data;
      main_ret.write_en = fn0.in_write_en;
      fn0.in_done = main_ret.done;
      fn0.go = 1'd1;
      run_fn0[done] = fn0.done ? 1'd1;
    }
  }
  control {
    seq {
      run_fn0;
    }
  }
}
