INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Codes/Verilog/test1/test1.srcs/sim_1/new/tb_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_full_adder
