--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1659 paths analyzed, 440 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.572ns.
--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_31 (SLICE_X26Y124.A4), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_24 (FF)
  Destination:          comm_fpga_fx2/count_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.530ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.152 - 0.159)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_24 to comm_fpga_fx2/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y123.CQ     Tcko                  0.447   comm_fpga_fx2/count<24>
                                                       comm_fpga_fx2/count_24
    SLICE_X6Y123.A4      net (fanout=4)        4.392   comm_fpga_fx2/count<24>
    SLICE_X6Y123.COUT    Topcya                0.379   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<27>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_lut<24>_INV_0
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X6Y124.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X6Y124.DMUX    Tcind                 0.302   comm_fpga_fx2/GND_6_o_GND_6_o_sub_18_OUT<31>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_xor<31>
    SLICE_X26Y124.A4     net (fanout=1)        4.718   comm_fpga_fx2/GND_6_o_GND_6_o_sub_18_OUT<31>
    SLICE_X26Y124.CLK    Tas                   0.289   comm_fpga_fx2/count<30>
                                                       comm_fpga_fx2/Mmux_count_next39
                                                       comm_fpga_fx2/count_31
    -------------------------------------------------  ---------------------------
    Total                                     10.530ns (1.417ns logic, 9.113ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_25 (FF)
  Destination:          comm_fpga_fx2/count_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.628ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.152 - 0.159)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_25 to comm_fpga_fx2/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y123.AQ     Tcko                  0.447   comm_fpga_fx2/count<24>
                                                       comm_fpga_fx2/count_25
    SLICE_X6Y123.B3      net (fanout=4)        2.489   comm_fpga_fx2/count<25>
    SLICE_X6Y123.COUT    Topcyb                0.380   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<27>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_lut<25>_INV_0
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X6Y124.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X6Y124.DMUX    Tcind                 0.302   comm_fpga_fx2/GND_6_o_GND_6_o_sub_18_OUT<31>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_xor<31>
    SLICE_X26Y124.A4     net (fanout=1)        4.718   comm_fpga_fx2/GND_6_o_GND_6_o_sub_18_OUT<31>
    SLICE_X26Y124.CLK    Tas                   0.289   comm_fpga_fx2/count<30>
                                                       comm_fpga_fx2/Mmux_count_next39
                                                       comm_fpga_fx2/count_31
    -------------------------------------------------  ---------------------------
    Total                                      8.628ns (1.418ns logic, 7.210ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_22 (FF)
  Destination:          comm_fpga_fx2/count_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.849ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.152 - 0.156)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_22 to comm_fpga_fx2/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y122.AQ     Tcko                  0.391   comm_fpga_fx2/count<23>
                                                       comm_fpga_fx2/count_22
    SLICE_X6Y122.C2      net (fanout=3)        1.790   comm_fpga_fx2/count<22>
    SLICE_X6Y122.COUT    Topcyc                0.277   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_lut<22>_INV_0
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X6Y123.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X6Y123.COUT    Tbyp                  0.076   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<27>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X6Y124.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X6Y124.DMUX    Tcind                 0.302   comm_fpga_fx2/GND_6_o_GND_6_o_sub_18_OUT<31>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_xor<31>
    SLICE_X26Y124.A4     net (fanout=1)        4.718   comm_fpga_fx2/GND_6_o_GND_6_o_sub_18_OUT<31>
    SLICE_X26Y124.CLK    Tas                   0.289   comm_fpga_fx2/count<30>
                                                       comm_fpga_fx2/Mmux_count_next39
                                                       comm_fpga_fx2/count_31
    -------------------------------------------------  ---------------------------
    Total                                      7.849ns (1.335ns logic, 6.514ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_30 (SLICE_X26Y124.B6), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_24 (FF)
  Destination:          comm_fpga_fx2/count_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.332ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.152 - 0.159)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_24 to comm_fpga_fx2/count_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y123.CQ     Tcko                  0.447   comm_fpga_fx2/count<24>
                                                       comm_fpga_fx2/count_24
    SLICE_X6Y123.A4      net (fanout=4)        4.392   comm_fpga_fx2/count<24>
    SLICE_X6Y123.COUT    Topcya                0.379   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<27>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_lut<24>_INV_0
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X6Y124.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X6Y124.CMUX    Tcinc                 0.261   comm_fpga_fx2/GND_6_o_GND_6_o_sub_18_OUT<31>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_xor<31>
    SLICE_X26Y124.B6     net (fanout=1)        4.561   comm_fpga_fx2/GND_6_o_GND_6_o_sub_18_OUT<30>
    SLICE_X26Y124.CLK    Tas                   0.289   comm_fpga_fx2/count<30>
                                                       comm_fpga_fx2/Mmux_count_next38
                                                       comm_fpga_fx2/count_30
    -------------------------------------------------  ---------------------------
    Total                                     10.332ns (1.376ns logic, 8.956ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_25 (FF)
  Destination:          comm_fpga_fx2/count_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.430ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.152 - 0.159)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_25 to comm_fpga_fx2/count_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y123.AQ     Tcko                  0.447   comm_fpga_fx2/count<24>
                                                       comm_fpga_fx2/count_25
    SLICE_X6Y123.B3      net (fanout=4)        2.489   comm_fpga_fx2/count<25>
    SLICE_X6Y123.COUT    Topcyb                0.380   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<27>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_lut<25>_INV_0
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X6Y124.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X6Y124.CMUX    Tcinc                 0.261   comm_fpga_fx2/GND_6_o_GND_6_o_sub_18_OUT<31>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_xor<31>
    SLICE_X26Y124.B6     net (fanout=1)        4.561   comm_fpga_fx2/GND_6_o_GND_6_o_sub_18_OUT<30>
    SLICE_X26Y124.CLK    Tas                   0.289   comm_fpga_fx2/count<30>
                                                       comm_fpga_fx2/Mmux_count_next38
                                                       comm_fpga_fx2/count_30
    -------------------------------------------------  ---------------------------
    Total                                      8.430ns (1.377ns logic, 7.053ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_22 (FF)
  Destination:          comm_fpga_fx2/count_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.651ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.152 - 0.156)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_22 to comm_fpga_fx2/count_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y122.AQ     Tcko                  0.391   comm_fpga_fx2/count<23>
                                                       comm_fpga_fx2/count_22
    SLICE_X6Y122.C2      net (fanout=3)        1.790   comm_fpga_fx2/count<22>
    SLICE_X6Y122.COUT    Topcyc                0.277   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_lut<22>_INV_0
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X6Y123.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X6Y123.COUT    Tbyp                  0.076   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<27>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X6Y124.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X6Y124.CMUX    Tcinc                 0.261   comm_fpga_fx2/GND_6_o_GND_6_o_sub_18_OUT<31>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_xor<31>
    SLICE_X26Y124.B6     net (fanout=1)        4.561   comm_fpga_fx2/GND_6_o_GND_6_o_sub_18_OUT<30>
    SLICE_X26Y124.CLK    Tas                   0.289   comm_fpga_fx2/count<30>
                                                       comm_fpga_fx2/Mmux_count_next38
                                                       comm_fpga_fx2/count_30
    -------------------------------------------------  ---------------------------
    Total                                      7.651ns (1.294ns logic, 6.357ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_27 (SLICE_X26Y122.A5), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_24 (FF)
  Destination:          comm_fpga_fx2/count_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.278ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.147 - 0.159)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_24 to comm_fpga_fx2/count_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y123.CQ     Tcko                  0.447   comm_fpga_fx2/count<24>
                                                       comm_fpga_fx2/count_24
    SLICE_X6Y123.A4      net (fanout=4)        4.392   comm_fpga_fx2/count<24>
    SLICE_X6Y123.DMUX    Topad                 0.566   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<27>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_lut<24>_INV_0
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X26Y122.A5     net (fanout=1)        4.584   comm_fpga_fx2/GND_6_o_GND_6_o_sub_18_OUT<27>
    SLICE_X26Y122.CLK    Tas                   0.289   comm_fpga_fx2/count<26>
                                                       comm_fpga_fx2/Mmux_count_next34
                                                       comm_fpga_fx2/count_27
    -------------------------------------------------  ---------------------------
    Total                                     10.278ns (1.302ns logic, 8.976ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_25 (FF)
  Destination:          comm_fpga_fx2/count_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.380ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.147 - 0.159)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_25 to comm_fpga_fx2/count_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y123.AQ     Tcko                  0.447   comm_fpga_fx2/count<24>
                                                       comm_fpga_fx2/count_25
    SLICE_X6Y123.B3      net (fanout=4)        2.489   comm_fpga_fx2/count<25>
    SLICE_X6Y123.DMUX    Topbd                 0.571   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<27>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_lut<25>_INV_0
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X26Y122.A5     net (fanout=1)        4.584   comm_fpga_fx2/GND_6_o_GND_6_o_sub_18_OUT<27>
    SLICE_X26Y122.CLK    Tas                   0.289   comm_fpga_fx2/count<26>
                                                       comm_fpga_fx2/Mmux_count_next34
                                                       comm_fpga_fx2/count_27
    -------------------------------------------------  ---------------------------
    Total                                      8.380ns (1.307ns logic, 7.073ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_22 (FF)
  Destination:          comm_fpga_fx2/count_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.636ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.147 - 0.156)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_22 to comm_fpga_fx2/count_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y122.AQ     Tcko                  0.391   comm_fpga_fx2/count<23>
                                                       comm_fpga_fx2/count_22
    SLICE_X6Y122.C2      net (fanout=3)        1.790   comm_fpga_fx2/count<22>
    SLICE_X6Y122.COUT    Topcyc                0.277   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_lut<22>_INV_0
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X6Y123.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X6Y123.DMUX    Tcind                 0.302   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<27>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X26Y122.A5     net (fanout=1)        4.584   comm_fpga_fx2/GND_6_o_GND_6_o_sub_18_OUT<27>
    SLICE_X26Y122.CLK    Tas                   0.289   comm_fpga_fx2/count<26>
                                                       comm_fpga_fx2/Mmux_count_next34
                                                       comm_fpga_fx2/count_27
    -------------------------------------------------  ---------------------------
    Total                                      7.636ns (1.259ns logic, 6.377ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point reg4_3 (SLICE_X26Y107.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comp/C_3 (FF)
  Destination:          reg4_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.038 - 0.036)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comp/C_3 to reg4_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y107.CQ     Tcko                  0.198   comp/C<4>
                                                       comp/C_3
    SLICE_X26Y107.DX     net (fanout=1)        0.158   comp/C<3>
    SLICE_X26Y107.CLK    Tckdi       (-Th)    -0.041   reg4<3>
                                                       reg4_3
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.239ns logic, 0.158ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------

Paths for end point reg2_4 (SLICE_X12Y92.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reg2_4 (FF)
  Destination:          reg2_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: reg2_4 to reg2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y92.AQ      Tcko                  0.200   reg2<7>
                                                       reg2_4
    SLICE_X12Y92.A6      net (fanout=2)        0.021   reg2<4>
    SLICE_X12Y92.CLK     Tah         (-Th)    -0.190   reg2<7>
                                                       reg2_4_dpot1
                                                       reg2_4
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point reg2_7 (SLICE_X12Y92.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reg2_7 (FF)
  Destination:          reg2_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: reg2_7 to reg2_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y92.DQ      Tcko                  0.200   reg2<7>
                                                       reg2_7
    SLICE_X12Y92.D6      net (fanout=2)        0.023   reg2<7>
    SLICE_X12Y92.CLK     Tah         (-Th)    -0.190   reg2<7>
                                                       reg2_7_dpot1
                                                       reg2_7
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: fx2Clk_in_BUFGP/BUFG/I0
  Logical resource: fx2Clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: fx2Clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: comm_fpga_fx2/count<13>/CLK
  Logical resource: comm_fpga_fx2/count_12/CK
  Location pin: SLICE_X4Y120.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: comm_fpga_fx2/count<13>/CLK
  Logical resource: comm_fpga_fx2/count_13/CK
  Location pin: SLICE_X4Y120.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |   10.572|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1659 paths, 0 nets, and 662 connections

Design statistics:
   Minimum period:  10.572ns{1}   (Maximum frequency:  94.589MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Feb 16 13:47:11 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 444 MB



