#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Jul 19 06:54:40 2025
# Process ID: 104255
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out20
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out20/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out20/vivado.jou
# Running On: coder-hftsoi-hls3, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 32, Host memory: 1081985 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2408.180 ; gain = 113.023 ; free physical = 672878 ; free virtual = 760468
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 104267
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2826.637 ; gain = 394.555 ; free physical = 658688 ; free virtual = 746278
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_30_1_20_4' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_30_1_20_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_30_1_20_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_30_1_20_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w16_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3438.012 ; gain = 1005.930 ; free physical = 662948 ; free virtual = 750546
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3438.012 ; gain = 1005.930 ; free physical = 671806 ; free virtual = 759404
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3446.016 ; gain = 1013.934 ; free physical = 671806 ; free virtual = 759404
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 4069.922 ; gain = 1637.840 ; free physical = 671207 ; free virtual = 758814
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 40    
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               16 Bit    Registers := 1770  
	               12 Bit    Registers := 190   
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 66    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1758  
	   2 Input   15 Bit        Muxes := 2624  
	   2 Input   12 Bit        Muxes := 2820  
	   2 Input   11 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 21    
	   2 Input    1 Bit        Muxes := 92    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i935_i_i_i_reg_90260_reg[15]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i2295_i_i_1_reg_90565_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i1093_i1093_i_i_reg_90850_reg[15]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i2295_i_i_1_reg_90565_reg[6]'
INFO: [Synth 8-3886] merging instance 'reg_31860_reg[15]' (FDE) to 'reg_31890_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31890_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i_i_i_1_reg_91415_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i2295_i_i_1_reg_90565_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i_i_i_1_reg_91415_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i2295_i_i_1_reg_90565_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i_i_i_1_reg_91415_reg[5]' (FDE) to 'agg_tmp_i_i145_i145_i145_i_i_i_1_reg_91415_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i_i_i_1_reg_91415_reg[6]' (FDE) to 'agg_tmp_i_i145_i145_i145_i_i_i_1_reg_91415_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i_i_i_1_reg_91415_reg[7]' (FDE) to 'agg_tmp_i_i145_i145_i145_i_i_i_1_reg_91415_reg[10]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i_i_i_i2367_i_i_reg_90530_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i_i_i_i_i_reg_91150_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i_i226_i_i_i_reg_91630_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i26_i_1_reg_91135_reg[3]' (FDE) to 'agg_tmp_i_i_i_i_i_i26_i_1_reg_91135_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i_i_1_reg_91175_reg[3]' (FDE) to 'agg_tmp_i_i_i_i_i_i26_i_1_reg_91135_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i_i_1_reg_91185_reg[3]' (FDE) to 'agg_tmp3_i_i147_i_i_i_i_i_1_reg_91185_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i_i_i_1_reg_91445_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i_i_i_1_reg_91445_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i26_i_1_reg_91135_reg[4]' (FDE) to 'agg_tmp_i_i_i_i_i_i26_i_1_reg_91135_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i_i_1_reg_91175_reg[4]' (FDE) to 'agg_tmp_i_i_i_i_i_i26_i_1_reg_91135_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i_i_1_reg_91185_reg[4]' (FDE) to 'agg_tmp_i_i_i_i_i_i26_i_1_reg_91135_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i_i_i_1_reg_91445_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i_i_i_1_reg_91445_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i26_i_1_reg_91135_reg[5]' (FDE) to 'agg_tmp_i_i_i_i_i_i26_i_1_reg_91135_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i_i_1_reg_91175_reg[5]' (FDE) to 'agg_tmp_i_i145_i_i_i_i_i_1_reg_91175_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i_i_1_reg_91185_reg[5]' (FDE) to 'agg_tmp3_i_i147_i_i_i_i_i_1_reg_91185_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i_i_i_1_reg_91445_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i_i_i_1_reg_91445_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i26_i_1_reg_91135_reg[6]' (FDE) to 'agg_tmp_i_i_i_i_i_i26_i_1_reg_91135_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i_i_1_reg_91175_reg[6]' (FDE) to 'agg_tmp_i_i_i_i_i_i26_i_1_reg_91135_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i_i_1_reg_91185_reg[6]' (FDE) to 'agg_tmp_i_i_i_i_i_i26_i_1_reg_91135_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i_i_i_1_reg_91445_reg[6]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i_i_i_1_reg_91445_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i26_i_1_reg_91135_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i_i26_i_1_reg_91135_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i_i_1_reg_91175_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i_i26_i_1_reg_91135_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i_i_1_reg_91185_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i_i26_i_1_reg_91135_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i_i_i_1_reg_91445_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i_i_i_1_reg_91445_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i26_i_1_reg_91135_reg[8]' (FDE) to 'agg_tmp_i_i_i_i_i_i26_i_1_reg_91135_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i_i_1_reg_91175_reg[8]' (FDE) to 'agg_tmp_i_i_i_i_i_i26_i_1_reg_91135_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i_i_1_reg_91185_reg[8]' (FDE) to 'agg_tmp_i_i_i_i_i_i26_i_1_reg_91135_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i_i_i_1_reg_91445_reg[8]' (FDE) to 'agg_tmp_i_i_i_i_i_i26_i_1_reg_91135_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i26_i_1_reg_91135_reg[9]' (FDE) to 'agg_tmp_i_i_i_i_i_i26_i_1_reg_91135_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i_i_1_reg_91175_reg[9]' (FDE) to 'agg_tmp_i_i_i_i_i_i26_i_1_reg_91135_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i_i_1_reg_91185_reg[9]' (FDE) to 'agg_tmp_i_i_i_i_i_i26_i_1_reg_91135_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i_i_i_1_reg_91445_reg[9]' (FDE) to 'agg_tmp_i_i_i_i_i_i26_i_1_reg_91135_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i26_i_1_reg_91135_reg[11]' (FDE) to 'agg_tmp_i_i145_i_i_i_i_i_1_reg_91175_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i_i_1_reg_91175_reg[11]' (FDE) to 'agg_tmp3_i_i147_i_i_i_i_i_1_reg_91185_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i_i_1_reg_91185_reg[11]' (FDE) to 'agg_tmp3_i73_i_i227_i227_i_i1501_i_i_reg_90760_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i_i_i_1_reg_91445_reg[11]' (FDE) to 'agg_tmp3_i73_i_i227_i227_i_i1501_i_i_reg_90760_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i_i_i_reg_91440_reg[15]' (FDE) to 'agg_tmp3_i73_i_i227_i227_i_i1501_i_i_reg_90760_reg[15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31940_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i227_i227_i_i1501_i_i_reg_90760_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i22_i_i_i_i_1_reg_91695_reg[3]' (FDE) to 'agg_tmp3_i_i_i_i615_i615_i615_i_i_reg_90980_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i24_i_i_i_i_1_reg_91705_reg[3]' (FDE) to 'agg_tmp3_i_i24_i_i_i_i_1_reg_91705_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i22_i_i_i_i_1_reg_91695_reg[4]' (FDE) to 'agg_tmp3_i_i_i_i615_i615_i615_i_i_reg_90980_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i24_i_i_i_i_1_reg_91705_reg[4]' (FDE) to 'agg_tmp3_i_i_i_i615_i615_i615_i_i_reg_90980_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i22_i_i_i_i_1_reg_91695_reg[5]' (FDE) to 'agg_tmp3_i_i_i_i615_i615_i615_i_i_reg_90980_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i24_i_i_i_i_1_reg_91705_reg[5]' (FDE) to 'agg_tmp3_i_i_i_i615_i615_i615_i_i_reg_90980_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i22_i_i_i_i_1_reg_91695_reg[6]' (FDE) to 'agg_tmp_i_i22_i_i_i_i_1_reg_91695_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i24_i_i_i_i_1_reg_91705_reg[6]' (FDE) to 'agg_tmp3_i_i24_i_i_i_i_1_reg_91705_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i22_i_i_i_i_1_reg_91695_reg[7]' (FDE) to 'agg_tmp_i_i22_i_i_i_i_1_reg_91695_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i24_i_i_i_i_1_reg_91705_reg[7]' (FDE) to 'agg_tmp3_i_i24_i_i_i_i_1_reg_91705_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i22_i_i_i_i_1_reg_91695_reg[8]' (FDE) to 'agg_tmp_i_i22_i_i_i_i_1_reg_91695_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i24_i_i_i_i_1_reg_91705_reg[8]' (FDE) to 'agg_tmp3_i_i24_i_i_i_i_1_reg_91705_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i22_i_i_i_i_1_reg_91695_reg[9]' (FDE) to 'agg_tmp3_i_i_i_i615_i615_i615_i_i_reg_90980_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i24_i_i_i_i_1_reg_91705_reg[9]' (FDE) to 'agg_tmp3_i_i_i_i615_i615_i615_i_i_reg_90980_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i22_i_i_i_i_1_reg_91695_reg[11]' (FDE) to 'agg_tmp3_i_i_i_i615_i615_i615_i_i_reg_90980_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i24_i_i_i_i_1_reg_91705_reg[11]' (FDE) to 'agg_tmp3_i_i_i_i615_i615_i615_i_i_reg_90980_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i24_i_i_i_i_reg_91700_reg[15]' (FDE) to 'agg_tmp3_i_i_i_i615_i615_i615_i_i_reg_90980_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i22_i_i_i_i_reg_91690_reg[15]' (FDE) to 'agg_tmp3_i_i_i_i615_i615_i615_i_i_reg_90980_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i615_i615_i_i_reg_90980_reg[15]' (FDE) to 'agg_tmp3_i_i_i_i615_i_i_i_reg_91300_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i859_i859_i_i_reg_90910_reg[15]' (FDE) to 'agg_tmp3_i_i_i_i615_i_i_i_reg_91300_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i615_i_i_i_reg_91300_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i2447_i_i_reg_90510_reg[15]' (FDE) to 'agg_tmp_i_i_i_i_i_i2521_i_i_1_reg_90495_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i2521_i_i_1_reg_90495_reg[3]' (FDE) to 'agg_tmp_i_i_i_i_i_i2521_i_i_1_reg_90495_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i2521_i_i_1_reg_90495_reg[4]' (FDE) to 'agg_tmp_i_i_i_i_i_i2521_i_i_1_reg_90495_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i2521_i_i_1_reg_90495_reg[5]' (FDE) to 'agg_tmp_i_i_i_i_i_i2521_i_i_1_reg_90495_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i2521_i_i_1_reg_90495_reg[6]' (FDE) to 'agg_tmp_i_i_i_i_i_i2521_i_i_1_reg_90495_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i2521_i_i_1_reg_90495_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i_i2521_i_i_1_reg_90495_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i2521_i_i_1_reg_90495_reg[8]' (FDE) to 'agg_tmp_i_i_i_i_i_i2521_i_i_1_reg_90495_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i2521_i_i_1_reg_90495_reg[10]' (FDE) to 'agg_tmp_i_i_i_i_i_i2521_i_i_1_reg_90495_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i2521_i_i_1_reg_90495_reg[11]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_reg_90350_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i613_i613_i_i_1_reg_90975_reg[3]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_reg_90350_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i613_i613_i_i_1_reg_90975_reg[4]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_reg_90350_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i613_i613_i_i_1_reg_90975_reg[5]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_reg_90350_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i613_i613_i_i_1_reg_90975_reg[6]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_reg_90350_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i613_i613_i_i_1_reg_90975_reg[7]' (FDE) to 'agg_tmp_i_i_i_i613_i613_i613_i_i_1_reg_90975_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i613_i613_i_i_1_reg_90975_reg[8]' (FDE) to 'agg_tmp_i_i_i_i613_i613_i613_i_i_1_reg_90975_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i613_i613_i_i_1_reg_90975_reg[10]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_reg_90350_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i613_i613_i_i_1_reg_90975_reg[11]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_reg_90350_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i613_i613_i_i_reg_90970_reg[15]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_reg_90350_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i2521_i_i_reg_90490_reg[15]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_reg_90350_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i_i_i_reg_90350_reg[15]' (FDE) to 'agg_tmp_i_i_i299_i_i933_i_i_i_reg_90250_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i_i_i_1_reg_90255_reg[3]' (FDE) to 'agg_tmp_i_i_i299_i_i933_i_i_i_reg_90250_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i_i_i_1_reg_90255_reg[4]' (FDE) to 'agg_tmp_i_i_i299_i_i933_i_i_i_reg_90250_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i_i_i_1_reg_90255_reg[5]' (FDE) to 'agg_tmp_i_i_i299_i_i933_i_i_i_reg_90250_reg[15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i73_i73_i_i1347_i_i_reg_90800_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i1247_i1247_i_i_1_reg_90815_reg[3]' (FDE) to 'agg_tmp3_i73_i_i227_i227_i227_i227_i_i_reg_91080_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_1_reg_90835_reg[3]' (FDE) to 'agg_tmp3_i73_i_i227_i227_i227_i227_i_i_reg_91080_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_1_reg_90845_reg[3]' (FDE) to 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_1_reg_90845_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i1247_i1247_i_i_1_reg_90815_reg[4]' (FDE) to 'agg_tmp3_i73_i_i227_i227_i227_i227_i_i_reg_91080_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_1_reg_90835_reg[4]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_1_reg_90835_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_1_reg_90845_reg[4]' (FDE) to 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_1_reg_90845_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i1247_i1247_i_i_1_reg_90815_reg[5]' (FDE) to 'agg_tmp3_i73_i_i227_i227_i227_i227_i_i_reg_91080_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_1_reg_90835_reg[5]' (FDE) to 'agg_tmp3_i73_i_i227_i227_i227_i227_i_i_reg_91080_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_1_reg_90845_reg[5]' (FDE) to 'agg_tmp3_i73_i_i227_i227_i227_i227_i_i_reg_91080_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i1247_i1247_i_i_1_reg_90815_reg[6]' (FDE) to 'agg_tmp3_i73_i_i227_i227_i227_i227_i_i_reg_91080_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_1_reg_90835_reg[6]' (FDE) to 'agg_tmp3_i73_i_i227_i227_i227_i227_i_i_reg_91080_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_1_reg_90845_reg[6]' (FDE) to 'agg_tmp3_i73_i_i227_i227_i227_i227_i_i_reg_91080_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i1247_i1247_i_i_1_reg_90815_reg[7]' (FDE) to 'agg_tmp3_i73_i_i227_i227_i227_i227_i_i_reg_91080_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_1_reg_90835_reg[7]' (FDE) to 'agg_tmp3_i73_i_i227_i227_i227_i227_i_i_reg_91080_reg[15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i_i_i386_i_i_reg_91510_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31900_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i_i1733_i_i_1_reg_90695_reg[3]' (FDE) to 'agg_tmp_i71_i71_i_i385_i385_i385_i_i_reg_91030_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_1_reg_90705_reg[3]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_1_reg_90705_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i_i385_i385_i_i_i_reg_90390_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31870_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i_i387_i387_i387_i_i_1_reg_91045_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31850_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i_i461_i461_i461_i_i_1_reg_91025_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i147_i_i781_i_i_i_reg_90300_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i147_i147_i147_i_i_i_reg_90460_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31980_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i_i_i540_i_i_reg_91470_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i30_i_i_i_i_reg_91730_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31810_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_0_copy_fu_18146_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_1_copy_fu_18142_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_19_copy_fu_18070_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_18_copy_fu_18074_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_17_copy_fu_18078_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_16_copy_fu_18082_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_6_copy_fu_18122_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i_i1249_i_i_i_reg_90180_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_15_copy_fu_18086_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_14_copy_fu_18090_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_8_copy_fu_18114_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_9_copy_fu_18110_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_10_copy_fu_18106_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_11_copy_fu_18102_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_12_copy_fu_18098_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31774_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_13_copy_fu_18094_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i_i72_i_i_i_reg_91670_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i73_i73_i_i_i_i_reg_90160_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:53 . Memory (MB): peak = 4215.871 ; gain = 1783.789 ; free physical = 651677 ; free virtual = 739370
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:02:11 . Memory (MB): peak = 4215.871 ; gain = 1783.789 ; free physical = 657939 ; free virtual = 745720
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:44 ; elapsed = 00:02:21 . Memory (MB): peak = 4231.883 ; gain = 1799.801 ; free physical = 652806 ; free virtual = 740597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:05 ; elapsed = 00:02:43 . Memory (MB): peak = 4282.992 ; gain = 1850.910 ; free physical = 652073 ; free virtual = 739938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:06 ; elapsed = 00:02:43 . Memory (MB): peak = 4282.992 ; gain = 1850.910 ; free physical = 652849 ; free virtual = 740713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:13 ; elapsed = 00:02:50 . Memory (MB): peak = 4282.992 ; gain = 1850.910 ; free physical = 644741 ; free virtual = 732605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:13 ; elapsed = 00:02:51 . Memory (MB): peak = 4282.992 ; gain = 1850.910 ; free physical = 644774 ; free virtual = 732639
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:07 ; elapsed = 00:03:45 . Memory (MB): peak = 4282.992 ; gain = 1850.910 ; free physical = 650446 ; free virtual = 738944
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:07 ; elapsed = 00:03:45 . Memory (MB): peak = 4282.992 ; gain = 1850.910 ; free physical = 650401 ; free virtual = 738898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  2624|
|3     |LUT1   |   451|
|4     |LUT2   |  7765|
|5     |LUT3   |  7140|
|6     |LUT4   | 30449|
|7     |LUT5   | 27749|
|8     |LUT6   | 24548|
|9     |MUXF7  |    72|
|10    |FDRE   | 28983|
|11    |FDSE   |    61|
|12    |IBUF   | 24004|
|13    |OBUF   |   343|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|      |Instance                                                             |Module                                                                    |Cells  |
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|1     |top                                                                  |                                                                          | 154190|
|2     |  Block_entry24_proc_U0                                              |hls_dummy_Block_entry24_proc                                              |    300|
|3     |  sparse_arr_feat_reduce_out_10_U                                    |hls_dummy_fifo_w16_d2_S                                                   |     72|
|4     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_96                                       |     61|
|5     |  sparse_arr_feat_reduce_out_11_U                                    |hls_dummy_fifo_w16_d2_S_0                                                 |     70|
|6     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_95                                       |     61|
|7     |  sparse_arr_feat_reduce_out_12_U                                    |hls_dummy_fifo_w16_d2_S_1                                                 |     70|
|8     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_94                                       |     61|
|9     |  sparse_arr_feat_reduce_out_13_U                                    |hls_dummy_fifo_w16_d2_S_2                                                 |     71|
|10    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_93                                       |     61|
|11    |  sparse_arr_feat_reduce_out_14_U                                    |hls_dummy_fifo_w16_d2_S_3                                                 |     72|
|12    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_92                                       |     61|
|13    |  sparse_arr_feat_reduce_out_15_U                                    |hls_dummy_fifo_w16_d2_S_4                                                 |     70|
|14    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_91                                       |     61|
|15    |  sparse_arr_feat_reduce_out_16_U                                    |hls_dummy_fifo_w16_d2_S_5                                                 |     70|
|16    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_90                                       |     61|
|17    |  sparse_arr_feat_reduce_out_17_U                                    |hls_dummy_fifo_w16_d2_S_6                                                 |     72|
|18    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_89                                       |     61|
|19    |  sparse_arr_feat_reduce_out_18_U                                    |hls_dummy_fifo_w16_d2_S_7                                                 |     71|
|20    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_88                                       |     61|
|21    |  sparse_arr_feat_reduce_out_19_U                                    |hls_dummy_fifo_w16_d2_S_8                                                 |     70|
|22    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_87                                       |     61|
|23    |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w16_d2_S_9                                                 |     72|
|24    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_86                                       |     61|
|25    |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w16_d2_S_10                                                |     70|
|26    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_85                                       |     61|
|27    |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w16_d2_S_11                                                |     73|
|28    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_84                                       |     61|
|29    |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w16_d2_S_12                                                |     70|
|30    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_83                                       |     61|
|31    |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w16_d2_S_13                                                |     71|
|32    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_82                                       |     61|
|33    |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w16_d2_S_14                                                |     71|
|34    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_81                                       |     61|
|35    |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w16_d2_S_15                                                |     72|
|36    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_80                                       |     61|
|37    |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w16_d2_S_16                                                |     70|
|38    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_79                                       |     61|
|39    |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w16_d2_S_17                                                |     71|
|40    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_78                                       |     61|
|41    |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w16_d2_S_18                                                |     70|
|42    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg                                          |     61|
|43    |  sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_30_1_20_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_30_1_20_4 | 128104|
|44    |    call_ret1102_operator_s_fu_26988                                 |hls_dummy_operator_s_21                                                   |      2|
|45    |    call_ret1103_operator_s_fu_26998                                 |hls_dummy_operator_s_22                                                   |      2|
|46    |    call_ret1104_operator_s_fu_27008                                 |hls_dummy_operator_s_23                                                   |      2|
|47    |    call_ret1105_operator_s_fu_27016                                 |hls_dummy_operator_s_24                                                   |      2|
|48    |    call_ret1106_operator_s_fu_27026                                 |hls_dummy_operator_s_25                                                   |      2|
|49    |    call_ret1107_operator_s_fu_27036                                 |hls_dummy_operator_s_26                                                   |      2|
|50    |    call_ret1108_operator_s_fu_27044                                 |hls_dummy_operator_s_27                                                   |      2|
|51    |    call_ret1229_operator_s_fu_28012                                 |hls_dummy_operator_s_28                                                   |      2|
|52    |    call_ret1230_operator_s_fu_28022                                 |hls_dummy_operator_s_29                                                   |      2|
|53    |    call_ret1231_operator_s_fu_28032                                 |hls_dummy_operator_s_30                                                   |      2|
|54    |    call_ret1232_operator_s_fu_28040                                 |hls_dummy_operator_s_31                                                   |      2|
|55    |    call_ret1233_operator_s_fu_28050                                 |hls_dummy_operator_s_32                                                   |      2|
|56    |    call_ret1234_operator_s_fu_28060                                 |hls_dummy_operator_s_33                                                   |      2|
|57    |    call_ret1235_operator_s_fu_28068                                 |hls_dummy_operator_s_34                                                   |      2|
|58    |    call_ret383_operator_s_fu_21228                                  |hls_dummy_operator_s_41                                                   |      2|
|59    |    call_ret384_operator_s_fu_21238                                  |hls_dummy_operator_s_42                                                   |      2|
|60    |    call_ret385_operator_s_fu_21248                                  |hls_dummy_operator_s_43                                                   |      2|
|61    |    call_ret386_operator_s_fu_21256                                  |hls_dummy_operator_s_44                                                   |      2|
|62    |    call_ret387_operator_s_fu_21266                                  |hls_dummy_operator_s_45                                                   |      2|
|63    |    call_ret388_operator_s_fu_21276                                  |hls_dummy_operator_s_46                                                   |      2|
|64    |    call_ret389_operator_s_fu_21284                                  |hls_dummy_operator_s_47                                                   |      2|
|65    |    call_ret468_operator_s_fu_21932                                  |hls_dummy_operator_s_48                                                   |      2|
|66    |    call_ret469_operator_s_fu_21942                                  |hls_dummy_operator_s_49                                                   |      2|
|67    |    call_ret470_operator_s_fu_21952                                  |hls_dummy_operator_s_50                                                   |      2|
|68    |    call_ret471_operator_s_fu_21960                                  |hls_dummy_operator_s_51                                                   |      2|
|69    |    call_ret472_operator_s_fu_21970                                  |hls_dummy_operator_s_52                                                   |      2|
|70    |    call_ret473_operator_s_fu_21980                                  |hls_dummy_operator_s_53                                                   |      2|
|71    |    call_ret474_operator_s_fu_21988                                  |hls_dummy_operator_s_54                                                   |      2|
|72    |    grp_operator_s_fu_19382                                          |hls_dummy_operator_s_77                                                   |     17|
|73    |    call_ret1013_operator_s_fu_26312                                 |hls_dummy_operator_s                                                      |      2|
|74    |    call_ret1014_operator_s_fu_26322                                 |hls_dummy_operator_s_19                                                   |      2|
|75    |    call_ret1015_operator_s_fu_26332                                 |hls_dummy_operator_s_20                                                   |      2|
|76    |    call_ret225_operator_s_fu_19976                                  |hls_dummy_operator_s_35                                                   |      2|
|77    |    call_ret226_operator_s_fu_19986                                  |hls_dummy_operator_s_36                                                   |      2|
|78    |    call_ret227_operator_s_fu_19996                                  |hls_dummy_operator_s_37                                                   |      2|
|79    |    call_ret232_operator_s_fu_20040                                  |hls_dummy_operator_s_38                                                   |      2|
|80    |    call_ret233_operator_s_fu_20050                                  |hls_dummy_operator_s_39                                                   |      2|
|81    |    call_ret234_operator_s_fu_20060                                  |hls_dummy_operator_s_40                                                   |      2|
|82    |    call_ret830_operator_s_fu_24812                                  |hls_dummy_operator_s_55                                                   |      2|
|83    |    call_ret831_operator_s_fu_24822                                  |hls_dummy_operator_s_56                                                   |      2|
|84    |    call_ret832_operator_s_fu_24832                                  |hls_dummy_operator_s_57                                                   |      2|
|85    |    call_ret833_operator_s_fu_24840                                  |hls_dummy_operator_s_58                                                   |      2|
|86    |    call_ret834_operator_s_fu_24850                                  |hls_dummy_operator_s_59                                                   |      2|
|87    |    call_ret835_operator_s_fu_24860                                  |hls_dummy_operator_s_60                                                   |      2|
|88    |    call_ret836_operator_s_fu_24868                                  |hls_dummy_operator_s_61                                                   |      2|
|89    |    call_ret837_operator_s_fu_24876                                  |hls_dummy_operator_s_62                                                   |      2|
|90    |    call_ret838_operator_s_fu_24886                                  |hls_dummy_operator_s_63                                                   |      2|
|91    |    call_ret839_operator_s_fu_24896                                  |hls_dummy_operator_s_64                                                   |      2|
|92    |    call_ret861_operator_s_fu_25068                                  |hls_dummy_operator_s_65                                                   |      2|
|93    |    call_ret862_operator_s_fu_25078                                  |hls_dummy_operator_s_66                                                   |      2|
|94    |    call_ret863_operator_s_fu_25088                                  |hls_dummy_operator_s_67                                                   |      2|
|95    |    call_ret868_operator_s_fu_25132                                  |hls_dummy_operator_s_68                                                   |      2|
|96    |    call_ret869_operator_s_fu_25142                                  |hls_dummy_operator_s_69                                                   |      2|
|97    |    call_ret870_operator_s_fu_25152                                  |hls_dummy_operator_s_70                                                   |      2|
|98    |    call_ret991_operator_s_fu_26120                                  |hls_dummy_operator_s_71                                                   |      2|
|99    |    call_ret992_operator_s_fu_26130                                  |hls_dummy_operator_s_72                                                   |      2|
|100   |    call_ret993_operator_s_fu_26140                                  |hls_dummy_operator_s_73                                                   |      2|
|101   |    call_ret995_operator_s_fu_26156                                  |hls_dummy_operator_s_74                                                   |      2|
|102   |    call_ret996_operator_s_fu_26166                                  |hls_dummy_operator_s_75                                                   |      2|
|103   |    call_ret997_operator_s_fu_26176                                  |hls_dummy_operator_s_76                                                   |      2|
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:08 ; elapsed = 00:03:46 . Memory (MB): peak = 4282.992 ; gain = 1850.910 ; free physical = 650386 ; free virtual = 738884
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:11 ; elapsed = 00:03:50 . Memory (MB): peak = 4286.902 ; gain = 1854.820 ; free physical = 669355 ; free virtual = 757855
Synthesis Optimization Complete : Time (s): cpu = 00:03:11 ; elapsed = 00:03:50 . Memory (MB): peak = 4286.902 ; gain = 1854.820 ; free physical = 669445 ; free virtual = 757931
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4305.070 ; gain = 0.000 ; free physical = 666913 ; free virtual = 755402
INFO: [Netlist 29-17] Analyzing 26701 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_30_1_20_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4595.805 ; gain = 0.000 ; free physical = 650645 ; free virtual = 739203
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 24004 instances

Synth Design complete | Checksum: 807201b3
INFO: [Common 17-83] Releasing license: Synthesis
172 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:51 ; elapsed = 00:04:29 . Memory (MB): peak = 4595.805 ; gain = 2187.625 ; free physical = 650135 ; free virtual = 738694
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 16742.859; main = 3884.654; forked = 13365.951
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 21820.449; main = 4595.809; forked = 17537.453
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4659.836 ; gain = 64.031 ; free physical = 669124 ; free virtual = 757683

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e98f7020

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 4786.227 ; gain = 126.391 ; free physical = 667727 ; free virtual = 756287

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 409 inverters resulting in an inversion of 889 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a0fe614b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4921.180 ; gain = 0.000 ; free physical = 663771 ; free virtual = 752333
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 409 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: a0fe614b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4921.180 ; gain = 0.000 ; free physical = 657200 ; free virtual = 745762
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12d845eb0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 4921.180 ; gain = 0.000 ; free physical = 657015 ; free virtual = 745579
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 4ba5e357

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 4921.180 ; gain = 0.000 ; free physical = 666657 ; free virtual = 755223
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 28d10f7e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 4921.180 ; gain = 0.000 ; free physical = 666636 ; free virtual = 755202
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |             409  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 5614173b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 4921.180 ; gain = 0.000 ; free physical = 668710 ; free virtual = 757277

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 5614173b

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 4921.180 ; gain = 0.000 ; free physical = 669383 ; free virtual = 757965

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 5614173b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4921.180 ; gain = 0.000 ; free physical = 669397 ; free virtual = 757981

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4921.180 ; gain = 0.000 ; free physical = 669383 ; free virtual = 757981
Ending Netlist Obfuscation Task | Checksum: 5614173b

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4921.180 ; gain = 0.000 ; free physical = 669406 ; free virtual = 757982
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:33 . Memory (MB): peak = 4921.180 ; gain = 325.375 ; free physical = 669406 ; free virtual = 757985
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Sat Jul 19 07:00:00 2025...
