m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/home/Documents/Fpga_proj/t_ff_beh_st/simulation/modelsim
vd_ff_beh
Z1 !s110 1571177968
!i10b 1
!s100 oBCbS7O;aDokiZ`XB9=zP1
Idz7HlLiPmMjG];MRCYU^I2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1571169784
8C:/Users/home/Documents/Fpga_proj/common/d_ff_beh.v
FC:/Users/home/Documents/Fpga_proj/common/d_ff_beh.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1571177968.000000
!s107 C:/Users/home/Documents/Fpga_proj/common/d_ff_beh.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/home/Documents/Fpga_proj/common|C:/Users/home/Documents/Fpga_proj/common/d_ff_beh.v|
!i113 1
Z5 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/common
Z6 tCvgOpt 0
vt_ff_beh_st
R1
!i10b 1
!s100 =R=L=kf[i6Y?;CWCG>T]@3
IU_4EZJnEHBVjUl2O]BLOa3
R2
R0
w1571177806
8C:/Users/home/Documents/Fpga_proj/t_ff_beh_st/t_ff_beh_st.v
FC:/Users/home/Documents/Fpga_proj/t_ff_beh_st/t_ff_beh_st.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/home/Documents/Fpga_proj/t_ff_beh_st/t_ff_beh_st.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/home/Documents/Fpga_proj/t_ff_beh_st|C:/Users/home/Documents/Fpga_proj/t_ff_beh_st/t_ff_beh_st.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/t_ff_beh_st
R6
vt_ff_beh_st_tb
!s110 1571177980
!i10b 1
!s100 jfO<KYTJzVAzDP;^m>l5G1
I]lY1cUg`>4cZjJm0TkUKA3
R2
R0
w1571177929
8C:/Users/home/Documents/Fpga_proj/t_ff_beh_st/t_ff_beh_st_tb.v
FC:/Users/home/Documents/Fpga_proj/t_ff_beh_st/t_ff_beh_st_tb.v
L0 1
R3
r1
!s85 0
31
!s108 1571177980.000000
!s107 C:/Users/home/Documents/Fpga_proj/t_ff_beh_st/t_ff_beh_st_tb.v|
!s90 -reportprogress|300|-work|work|C:/Users/home/Documents/Fpga_proj/t_ff_beh_st/t_ff_beh_st_tb.v|
!i113 1
o-work work
R6
