# https://github.com/intel/intel-xpu-backend-for-triton/issues/3921
test/unit/intel/test_block_load.py::test_block_load_dpas_layout[False-float16-128-32]
test/unit/intel/test_tensor_descriptor.py::test_tensor_descriptor_store[8-16-int8]
