Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date              : Fri Jun 14 14:09:54 2024
| Host              : fasic-beast2.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file cms_pix_28_fw_top_bd_wrapper_timing_summary_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_timing_summary_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : cms_pix_28_fw_top_bd_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-18  Warning           Missing input or output delay                   7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.306        0.000                      0                30534        0.012        0.000                      0                30534        0.975        0.000                       0                 10673  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 5.000}        10.000          100.000         
clk_pl_1  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            3.358        0.000                      0                18370        0.012        0.000                      0                18370        3.500        0.000                       0                  9097  
clk_pl_1            0.306        0.000                      0                 3903        0.018        0.000                      0                 3903        0.975        0.000                       0                  1576  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pl_1      clk_pl_0            0.543        0.000                      0                   34        0.103        0.000                      0                   34  
clk_pl_0      clk_pl_1            0.365        0.000                      0                 1578        0.056        0.000                      0                 1578  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 5.689        0.000                      0                 8240        1.857        0.000                      0                 8240  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pl_1                    
(none)                      clk_pl_1      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.358ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.466ns  (logic 0.416ns (6.434%)  route 6.050ns (93.566%))
  Logic Levels:           7  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 11.695 - 10.000 ) 
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.754ns (routing 0.393ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.352ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.754     1.917    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X44Y205        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y205        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     1.996 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__3/Q
                         net (fo=67, routed)          3.236     5.232    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[26]_i_55_0
    SLICE_X39Y392        MUXF7 (Prop_F7MUX_AB_SLICEL_S_O)
                                                      0.065     5.297 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[26]_i_62/O
                         net (fo=1, routed)           0.000     5.297    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[26]_i_62_n_0
    SLICE_X39Y392        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     5.323 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[26]_i_28/O
                         net (fo=1, routed)           0.742     6.065    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[26]_i_28_n_0
    SLICE_X44Y360        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     6.116 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[26]_i_13/O
                         net (fo=1, routed)           0.025     6.141    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[26]_i_13_n_0
    SLICE_X44Y360        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.062     6.203 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[26]_i_6/O
                         net (fo=1, routed)           0.000     6.203    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[26]_i_6_n_0
    SLICE_X44Y360        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     6.233 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[26]_i_3/O
                         net (fo=1, routed)           1.744     7.977    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[26]_0
    SLICE_X44Y182        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     8.030 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[26]_i_2/O
                         net (fo=1, routed)           0.254     8.284    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[26]_i_2_n_0
    SLICE_X42Y180        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     8.334 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.049     8.383    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[26]
    SLICE_X42Y180        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.565    11.695    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X42Y180        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.150    11.846    
                         clock uncertainty           -0.130    11.716    
    SLICE_X42Y180        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.741    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         11.741    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                  3.358    

Slack (MET) :             3.444ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__21/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.382ns  (logic 0.461ns (7.223%)  route 5.921ns (92.777%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 11.699 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.756ns (routing 0.393ns, distribution 1.363ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.352ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.756     1.919    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X44Y205        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__21/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y205        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     1.997 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__21/Q
                         net (fo=67, routed)          3.500     5.497    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[8]_i_56_0
    SLICE_X38Y390        MUXF7 (Prop_F7MUX_AB_SLICEL_S_O)
                                                      0.065     5.562 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[8]_i_63/O
                         net (fo=1, routed)           0.000     5.562    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[8]_i_63_n_0
    SLICE_X38Y390        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     5.588 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[8]_i_29/O
                         net (fo=1, routed)           0.593     6.181    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[8]_i_29_n_0
    SLICE_X41Y361        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     6.232 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[8]_i_14/O
                         net (fo=1, routed)           0.025     6.257    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[8]_i_14_n_0
    SLICE_X41Y361        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.062     6.319 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[8]_i_7/O
                         net (fo=1, routed)           0.000     6.319    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[8]_i_7_n_0
    SLICE_X41Y361        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     6.349 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[8]_i_4/O
                         net (fo=1, routed)           1.645     7.994    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/w_cfg_array_0_reg[8]
    SLICE_X41Y180        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     8.092 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[8]_i_2/O
                         net (fo=1, routed)           0.086     8.178    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[8]_i_2_n_0
    SLICE_X41Y180        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.229 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.072     8.301    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[8]
    SLICE_X41Y180        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.569    11.699    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X41Y180        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.150    11.850    
                         clock uncertainty           -0.130    11.720    
    SLICE_X41Y180        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.745    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         11.745    
                         arrival time                          -8.301    
  -------------------------------------------------------------------
                         slack                                  3.444    

Slack (MET) :             3.500ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__15/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 0.478ns (7.631%)  route 5.786ns (92.369%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 11.708 - 10.000 ) 
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.754ns (routing 0.393ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.352ns, distribution 1.226ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.754     1.917    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X44Y205        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y205        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.996 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__15/Q
                         net (fo=67, routed)          3.375     5.371    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[14]_i_55_0
    SLICE_X46Y396        MUXF7 (Prop_F7MUX_AB_SLICEM_S_O)
                                                      0.069     5.440 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[14]_i_64/O
                         net (fo=1, routed)           0.000     5.440    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[14]_i_64_n_0
    SLICE_X46Y396        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     5.468 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[14]_i_29/O
                         net (fo=1, routed)           0.582     6.050    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[14]_i_29_n_0
    SLICE_X44Y362        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     6.101 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[14]_i_13/O
                         net (fo=1, routed)           0.025     6.126    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[14]_i_13_n_0
    SLICE_X44Y362        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.062     6.188 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[14]_i_6/O
                         net (fo=1, routed)           0.000     6.188    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[14]_i_6_n_0
    SLICE_X44Y362        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     6.218 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[14]_i_3/O
                         net (fo=1, routed)           1.668     7.886    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/w_cfg_array_0_reg[14]
    SLICE_X45Y178        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     8.009 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[14]_i_2/O
                         net (fo=1, routed)           0.087     8.096    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[14]_i_2_n_0
    SLICE_X45Y178        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     8.132 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.049     8.181    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[14]
    SLICE_X45Y178        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.578    11.708    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X45Y178        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.078    11.786    
                         clock uncertainty           -0.130    11.656    
    SLICE_X45Y178        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.681    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         11.681    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                  3.500    

Slack (MET) :             3.629ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__20/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 0.481ns (7.756%)  route 5.720ns (92.244%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 11.699 - 10.000 ) 
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.393ns, distribution 1.358ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.352ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.751     1.914    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X44Y208        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__20/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y208        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.994 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__20/Q
                         net (fo=67, routed)          3.472     5.466    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[9]_i_56_0
    SLICE_X37Y393        MUXF7 (Prop_F7MUX_GH_SLICEM_S_O)
                                                      0.069     5.535 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[9]_i_62/O
                         net (fo=1, routed)           0.000     5.535    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[9]_i_62_n_0
    SLICE_X37Y393        MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.028     5.563 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[9]_i_29/O
                         net (fo=1, routed)           0.474     6.037    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[9]_i_29_n_0
    SLICE_X40Y367        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     6.088 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[9]_i_14/O
                         net (fo=1, routed)           0.025     6.113    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[9]_i_14_n_0
    SLICE_X40Y367        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.062     6.175 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[9]_i_7/O
                         net (fo=1, routed)           0.000     6.175    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[9]_i_7_n_0
    SLICE_X40Y367        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     6.205 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[9]_i_4/O
                         net (fo=1, routed)           1.643     7.848    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/w_cfg_array_0_reg[9]
    SLICE_X41Y180        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     7.972 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[9]_i_2/O
                         net (fo=1, routed)           0.040     8.012    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[9]_i_2_n_0
    SLICE_X41Y180        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.037     8.049 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.066     8.115    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[9]
    SLICE_X41Y180        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.569    11.699    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X41Y180        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.150    11.850    
                         clock uncertainty           -0.130    11.720    
    SLICE_X41Y180        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.745    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         11.745    
                         arrival time                          -8.115    
  -------------------------------------------------------------------
                         slack                                  3.629    

Slack (MET) :             3.643ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__27/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.175ns  (logic 0.518ns (8.389%)  route 5.657ns (91.611%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 11.691 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.756ns (routing 0.393ns, distribution 1.363ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.352ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.756     1.919    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X44Y205        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y205        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     1.996 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__27/Q
                         net (fo=67, routed)          3.433     5.429    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[2]_i_56_0
    SLICE_X38Y381        MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.063     5.492 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[2]_i_60/O
                         net (fo=1, routed)           0.000     5.492    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[2]_i_60_n_0
    SLICE_X38Y381        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.026     5.518 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[2]_i_28/O
                         net (fo=1, routed)           0.509     6.027    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[2]_i_28_n_0
    SLICE_X43Y366        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     6.149 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[2]_i_14/O
                         net (fo=1, routed)           0.025     6.174    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[2]_i_14_n_0
    SLICE_X43Y366        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.062     6.236 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[2]_i_7/O
                         net (fo=1, routed)           0.000     6.236    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[2]_i_7_n_0
    SLICE_X43Y366        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     6.266 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[2]_i_4/O
                         net (fo=1, routed)           1.507     7.773    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/w_cfg_array_0_reg[2]
    SLICE_X43Y181        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     7.861 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[2]_i_2/O
                         net (fo=1, routed)           0.134     7.995    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[2]_i_2_n_0
    SLICE_X42Y181        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     8.045 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.049     8.094    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[2]
    SLICE_X42Y181        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.561    11.691    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X42Y181        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.150    11.841    
                         clock uncertainty           -0.130    11.711    
    SLICE_X42Y181        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.736    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         11.736    
                         arrival time                          -8.094    
  -------------------------------------------------------------------
                         slack                                  3.643    

Slack (MET) :             3.647ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__12/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 0.563ns (9.041%)  route 5.664ns (90.959%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 11.696 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.756ns (routing 0.393ns, distribution 1.363ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.352ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.756     1.919    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X44Y205        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y205        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.996 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__12/Q
                         net (fo=67, routed)          3.360     5.356    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[17]_i_55_0
    SLICE_X37Y397        MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.070     5.426 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[17]_i_61/O
                         net (fo=1, routed)           0.000     5.426    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[17]_i_61_n_0
    SLICE_X37Y397        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     5.456 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[17]_i_28/O
                         net (fo=1, routed)           0.649     6.105    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[17]_i_28_n_0
    SLICE_X42Y361        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     6.251 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[17]_i_13/O
                         net (fo=1, routed)           0.009     6.260    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[17]_i_13_n_0
    SLICE_X42Y361        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.056     6.316 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[17]_i_6/O
                         net (fo=1, routed)           0.000     6.316    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[17]_i_6_n_0
    SLICE_X42Y361        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.026     6.342 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[17]_i_3/O
                         net (fo=1, routed)           1.510     7.852    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[17]_0
    SLICE_X45Y181        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     7.975 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[17]_i_2/O
                         net (fo=1, routed)           0.086     8.061    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[17]_i_2_n_0
    SLICE_X45Y181        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     8.096 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.050     8.146    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[17]
    SLICE_X45Y181        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.566    11.696    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X45Y181        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[17]/C
                         clock pessimism              0.202    11.897    
                         clock uncertainty           -0.130    11.768    
    SLICE_X45Y181        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.793    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         11.793    
                         arrival time                          -8.146    
  -------------------------------------------------------------------
                         slack                                  3.647    

Slack (MET) :             3.778ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.108ns  (logic 0.503ns (8.235%)  route 5.605ns (91.765%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 11.700 - 10.000 ) 
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.774ns (routing 0.393ns, distribution 1.381ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.352ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.774     1.937    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X43Y179        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y179        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.017 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__9/Q
                         net (fo=110, routed)         3.360     5.377    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[20]_i_55_0
    SLICE_X40Y352        MUXF7 (Prop_F7MUX_EF_SLICEM_S_O)
                                                      0.070     5.447 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[20]_i_78/O
                         net (fo=1, routed)           0.000     5.447    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[20]_i_78_n_0
    SLICE_X40Y352        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     5.475 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[20]_i_36/O
                         net (fo=1, routed)           0.423     5.898    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[20]_i_36_n_0
    SLICE_X43Y365        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     5.996 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[20]_i_15/O
                         net (fo=1, routed)           0.023     6.019    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[20]_i_15_n_0
    SLICE_X43Y365        MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.061     6.080 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[20]_i_7/O
                         net (fo=1, routed)           0.000     6.080    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[20]_i_7_n_0
    SLICE_X43Y365        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     6.108 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[20]_i_3/O
                         net (fo=1, routed)           1.633     7.741    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[20]_0
    SLICE_X43Y179        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     7.780 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[20]_i_2/O
                         net (fo=1, routed)           0.094     7.874    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[20]_i_2_n_0
    SLICE_X43Y179        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.099     7.973 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.072     8.045    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[20]
    SLICE_X43Y179        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.570    11.700    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X43Y179        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.228    11.928    
                         clock uncertainty           -0.130    11.798    
    SLICE_X43Y179        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.823    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         11.823    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                  3.778    

Slack (MET) :             3.806ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.353ns (5.921%)  route 5.609ns (94.079%))
  Logic Levels:           3  (LUT6=2 MUXF8=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 11.700 - 10.000 ) 
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.760ns (routing 0.393ns, distribution 1.367ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.352ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.760     1.923    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X36Y108        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.004 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[23]/Q
                         net (fo=98, routed)          3.583     5.587    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[31]_i_3[5]
    SLICE_X38Y367        MUXF8 (Prop_F8MUX_BOT_SLICEL_S_O)
                                                      0.069     5.656 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[23]_i_5/O
                         net (fo=1, routed)           1.756     7.412    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[23]_0
    SLICE_X43Y183        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     7.564 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[23]_i_4/O
                         net (fo=1, routed)           0.204     7.768    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[23]_i_4_n_0
    SLICE_X43Y176        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.051     7.819 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.066     7.885    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[23]
    SLICE_X43Y176        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.570    11.700    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X43Y176        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.096    11.796    
                         clock uncertainty           -0.130    11.666    
    SLICE_X43Y176        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.691    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         11.691    
                         arrival time                          -7.885    
  -------------------------------------------------------------------
                         slack                                  3.806    

Slack (MET) :             3.807ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.949ns  (logic 0.565ns (9.498%)  route 5.384ns (90.502%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 11.700 - 10.000 ) 
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.754ns (routing 0.393ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.352ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.754     1.917    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X44Y205        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y205        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.996 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__7/Q
                         net (fo=67, routed)          2.971     4.967    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[22]_i_55_0
    SLICE_X36Y383        MUXF7 (Prop_F7MUX_AB_SLICEL_S_O)
                                                      0.065     5.032 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[22]_i_60/O
                         net (fo=1, routed)           0.000     5.032    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[22]_i_60_n_0
    SLICE_X36Y383        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     5.058 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[22]_i_27/O
                         net (fo=1, routed)           0.610     5.668    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[22]_i_27_n_0
    SLICE_X42Y363        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     5.757 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[22]_i_13/O
                         net (fo=1, routed)           0.009     5.766    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[22]_i_13_n_0
    SLICE_X42Y363        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.056     5.822 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[22]_i_6/O
                         net (fo=1, routed)           0.000     5.822    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[22]_i_6_n_0
    SLICE_X42Y363        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.026     5.848 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[22]_i_3/O
                         net (fo=1, routed)           1.565     7.413    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[22]_0
    SLICE_X43Y180        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     7.538 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[22]_i_2/O
                         net (fo=1, routed)           0.157     7.695    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[22]_i_2_n_0
    SLICE_X43Y176        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.099     7.794 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.072     7.866    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[22]
    SLICE_X43Y176        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.570    11.700    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X43Y176        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[22]/C
                         clock pessimism              0.078    11.778    
                         clock uncertainty           -0.130    11.648    
    SLICE_X43Y176        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.673    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         11.673    
                         arrival time                          -7.866    
  -------------------------------------------------------------------
                         slack                                  3.807    

Slack (MET) :             3.895ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 0.384ns (6.564%)  route 5.466ns (93.436%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 11.695 - 10.000 ) 
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.760ns (routing 0.393ns, distribution 1.367ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.352ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.760     1.923    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X36Y108        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.004 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[23]/Q
                         net (fo=98, routed)          3.320     5.324    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[31]_i_3[5]
    SLICE_X47Y364        MUXF8 (Prop_F8MUX_BOT_SLICEL_S_O)
                                                      0.069     5.393 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[27]_i_3/O
                         net (fo=1, routed)           1.897     7.290    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[27]_0
    SLICE_X45Y183        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     7.414 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[27]_i_2/O
                         net (fo=1, routed)           0.234     7.648    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[27]_i_2_n_0
    SLICE_X42Y180        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.110     7.758 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.015     7.773    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[27]
    SLICE_X42Y180        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.565    11.695    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X42Y180        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[27]/C
                         clock pessimism              0.078    11.773    
                         clock uncertainty           -0.130    11.643    
    SLICE_X42Y180        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    11.668    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         11.668    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                  3.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_araddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.080ns (47.995%)  route 0.087ns (52.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.644ns (routing 0.352ns, distribution 1.292ns)
  Clock Net Delay (Destination): 1.862ns (routing 0.393ns, distribution 1.469ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.644     1.774    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X21Y184        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y184        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.832 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/Q
                         net (fo=3, routed)           0.065     1.897    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg_n_0_[4]
    SLICE_X23Y184        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     1.919 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_araddr[4]_INST_0/O
                         net (fo=1, routed)           0.022     1.941    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ARADDR[2]
    SLICE_X23Y184        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_araddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.862     2.025    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X23Y184        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_araddr_reg[4]/C
                         clock pessimism             -0.156     1.869    
    SLICE_X23Y184        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.929    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_araddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    1.134ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      1.041ns (routing 0.216ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.168ns (routing 0.245ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.041     1.134    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X12Y184        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y184        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.173 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[62]/Q
                         net (fo=1, routed)           0.023     1.196    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[62]
    SLICE_X12Y184        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     1.216 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[62]_i_1__0/O
                         net (fo=1, routed)           0.006     1.222    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[62]_i_1__0_n_0
    SLICE_X12Y184        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.168     1.284    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X12Y184        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[62]/C
                         clock pessimism             -0.140     1.144    
    SLICE_X12Y184        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.191    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.060ns (34.091%)  route 0.116ns (65.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.645ns (routing 0.352ns, distribution 1.293ns)
  Clock Net Delay (Destination): 1.880ns (routing 0.393ns, distribution 1.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.645     1.775    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X19Y187        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y187        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     1.835 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/Q
                         net (fo=1, routed)           0.116     1.951    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X20Y186        SRL16E                                       r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.880     2.043    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X20Y186        SRL16E                                       r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK
                         clock pessimism             -0.156     1.887    
    SLICE_X20Y186        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     1.919    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_awaddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.093ns (49.142%)  route 0.096ns (50.858%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.670ns (routing 0.352ns, distribution 1.318ns)
  Clock Net Delay (Destination): 1.890ns (routing 0.393ns, distribution 1.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.670     1.800    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X16Y187        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y187        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     1.858 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/Q
                         net (fo=7, routed)           0.072     1.931    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[4]
    SLICE_X15Y187        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     1.966 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_awaddr[4]_INST_0/O
                         net (fo=1, routed)           0.024     1.990    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_AWADDR[2]
    SLICE_X15Y187        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_awaddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.890     2.053    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X15Y187        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_awaddr_reg[4]/C
                         clock pessimism             -0.156     1.897    
    SLICE_X15Y187        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     1.957    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_awaddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.063ns (64.948%)  route 0.034ns (35.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      1.043ns (routing 0.216ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.176ns (routing 0.245ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.043     1.136    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X11Y184        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y184        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.175 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[74]/Q
                         net (fo=1, routed)           0.025     1.200    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[74]
    SLICE_X11Y184        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.024     1.224 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[74]_i_1__0/O
                         net (fo=1, routed)           0.009     1.233    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[74]_i_1__0_n_0
    SLICE_X11Y184        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.176     1.292    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X11Y184        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[74]/C
                         clock pessimism             -0.140     1.152    
    SLICE_X11Y184        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.199    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[74]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    1.085ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      0.992ns (routing 0.216ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.245ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        0.992     1.085    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X39Y40         FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.124 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[63]/Q
                         net (fo=1, routed)           0.058     1.182    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[15]_0[26]
    SLICE_X39Y40         FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.132     1.248    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X39Y40         FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                         clock pessimism             -0.148     1.100    
    SLICE_X39Y40         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.147    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.063ns (64.948%)  route 0.034ns (35.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      1.034ns (routing 0.216ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.165ns (routing 0.245ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.034     1.127    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X13Y182        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y182        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.166 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[64]/Q
                         net (fo=1, routed)           0.025     1.191    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[64]
    SLICE_X13Y182        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.024     1.215 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[64]_i_1__0/O
                         net (fo=1, routed)           0.009     1.224    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[64]_i_1__0_n_0
    SLICE_X13Y182        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.165     1.281    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X13Y182        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[64]/C
                         clock pessimism             -0.140     1.141    
    SLICE_X13Y182        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.188    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[64]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.063ns (64.948%)  route 0.034ns (35.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      1.036ns (routing 0.216ns, distribution 0.820ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.245ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.036     1.129    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X11Y181        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y181        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.168 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[68]/Q
                         net (fo=1, routed)           0.025     1.193    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[68]
    SLICE_X11Y181        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.024     1.217 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[68]_i_1__0/O
                         net (fo=1, routed)           0.009     1.226    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[68]_i_1__0_n_0
    SLICE_X11Y181        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.167     1.283    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X11Y181        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[68]/C
                         clock pessimism             -0.140     1.143    
    SLICE_X11Y181        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.190    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[68]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.063ns (64.948%)  route 0.034ns (35.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      1.034ns (routing 0.216ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.165ns (routing 0.245ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.034     1.127    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X13Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y183        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.166 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[70]/Q
                         net (fo=1, routed)           0.025     1.191    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[70]
    SLICE_X13Y183        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.024     1.215 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[70]_i_1__0/O
                         net (fo=1, routed)           0.009     1.224    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[70]_i_1__0_n_0
    SLICE_X13Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.165     1.281    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X13Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[70]/C
                         clock pessimism             -0.140     1.141    
    SLICE_X13Y183        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.188    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[70]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.063ns (64.948%)  route 0.034ns (35.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      1.036ns (routing 0.216ns, distribution 0.820ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.245ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.036     1.129    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X11Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y183        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.168 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[72]/Q
                         net (fo=1, routed)           0.025     1.193    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[72]
    SLICE_X11Y183        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.024     1.217 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[72]_i_1__0/O
                         net (fo=1, routed)           0.009     1.226    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[72]_i_1__0_n_0
    SLICE_X11Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.167     1.283    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X11Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[72]/C
                         clock pessimism             -0.140     1.143    
    SLICE_X11Y183        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.190    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[72]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP0ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0       cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X35Y181  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X37Y169  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X37Y137  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X37Y137  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X37Y137  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X40Y137  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X37Y147  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X37Y137  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X37Y137  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X35Y181  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X35Y181  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X37Y169  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X37Y169  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X37Y137  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X37Y137  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X37Y137  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X37Y137  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X35Y181  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X35Y181  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X37Y169  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X37Y169  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X37Y137  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X37Y137  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X37Y137  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X37Y137  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.975ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[650]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 0.203ns (10.377%)  route 1.753ns (89.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 4.172 - 2.500 ) 
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.679ns (routing 0.697ns, distribution 0.982ns)
  Clock Net Delay (Destination): 1.540ns (routing 0.629ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.679     1.842    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y280        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y280        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.922 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/Q
                         net (fo=12, routed)          0.549     2.471    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg_n_0
    SLICE_X43Y326        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     2.594 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1/O
                         net (fo=767, routed)         1.205     3.798    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1_n_0
    SLICE_X42Y393        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[650]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.540     4.172    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y393        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[650]/C
                         clock pessimism              0.099     4.271    
                         clock uncertainty           -0.107     4.164    
    SLICE_X42Y393        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     4.104    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[650]
  -------------------------------------------------------------------
                         required time                          4.104    
                         arrival time                          -3.798    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[652]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 0.203ns (10.377%)  route 1.753ns (89.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 4.172 - 2.500 ) 
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.679ns (routing 0.697ns, distribution 0.982ns)
  Clock Net Delay (Destination): 1.540ns (routing 0.629ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.679     1.842    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y280        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y280        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.922 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/Q
                         net (fo=12, routed)          0.549     2.471    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg_n_0
    SLICE_X43Y326        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     2.594 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1/O
                         net (fo=767, routed)         1.205     3.798    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1_n_0
    SLICE_X42Y393        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[652]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.540     4.172    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y393        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[652]/C
                         clock pessimism              0.099     4.271    
                         clock uncertainty           -0.107     4.164    
    SLICE_X42Y393        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     4.104    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[652]
  -------------------------------------------------------------------
                         required time                          4.104    
                         arrival time                          -3.798    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[654]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 0.203ns (10.377%)  route 1.753ns (89.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 4.172 - 2.500 ) 
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.679ns (routing 0.697ns, distribution 0.982ns)
  Clock Net Delay (Destination): 1.540ns (routing 0.629ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.679     1.842    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y280        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y280        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.922 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/Q
                         net (fo=12, routed)          0.549     2.471    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg_n_0
    SLICE_X43Y326        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     2.594 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1/O
                         net (fo=767, routed)         1.205     3.798    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1_n_0
    SLICE_X42Y393        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[654]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.540     4.172    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y393        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[654]/C
                         clock pessimism              0.099     4.271    
                         clock uncertainty           -0.107     4.164    
    SLICE_X42Y393        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     4.104    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[654]
  -------------------------------------------------------------------
                         required time                          4.104    
                         arrival time                          -3.798    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[651]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.203ns (10.372%)  route 1.754ns (89.628%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 4.172 - 2.500 ) 
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.679ns (routing 0.697ns, distribution 0.982ns)
  Clock Net Delay (Destination): 1.540ns (routing 0.629ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.679     1.842    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y280        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y280        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.922 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/Q
                         net (fo=12, routed)          0.549     2.471    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg_n_0
    SLICE_X43Y326        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     2.594 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1/O
                         net (fo=767, routed)         1.206     3.799    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1_n_0
    SLICE_X42Y393        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[651]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.540     4.172    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y393        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[651]/C
                         clock pessimism              0.099     4.271    
                         clock uncertainty           -0.107     4.164    
    SLICE_X42Y393        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059     4.105    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[651]
  -------------------------------------------------------------------
                         required time                          4.105    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[653]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.203ns (10.372%)  route 1.754ns (89.628%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 4.172 - 2.500 ) 
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.679ns (routing 0.697ns, distribution 0.982ns)
  Clock Net Delay (Destination): 1.540ns (routing 0.629ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.679     1.842    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y280        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y280        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.922 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/Q
                         net (fo=12, routed)          0.549     2.471    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg_n_0
    SLICE_X43Y326        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     2.594 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1/O
                         net (fo=767, routed)         1.206     3.799    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1_n_0
    SLICE_X42Y393        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[653]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.540     4.172    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y393        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[653]/C
                         clock pessimism              0.099     4.271    
                         clock uncertainty           -0.107     4.164    
    SLICE_X42Y393        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059     4.105    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[653]
  -------------------------------------------------------------------
                         required time                          4.105    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[655]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.203ns (10.372%)  route 1.754ns (89.628%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 4.172 - 2.500 ) 
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.679ns (routing 0.697ns, distribution 0.982ns)
  Clock Net Delay (Destination): 1.540ns (routing 0.629ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.679     1.842    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y280        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y280        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.922 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/Q
                         net (fo=12, routed)          0.549     2.471    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg_n_0
    SLICE_X43Y326        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     2.594 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1/O
                         net (fo=767, routed)         1.206     3.799    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1_n_0
    SLICE_X42Y393        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[655]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.540     4.172    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y393        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[655]/C
                         clock pessimism              0.099     4.271    
                         clock uncertainty           -0.107     4.164    
    SLICE_X42Y393        FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059     4.105    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[655]
  -------------------------------------------------------------------
                         required time                          4.105    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[538]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.203ns (10.351%)  route 1.758ns (89.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.679ns = ( 4.179 - 2.500 ) 
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.679ns (routing 0.697ns, distribution 0.982ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.629ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.679     1.842    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y280        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y280        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.922 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/Q
                         net (fo=12, routed)          0.549     2.471    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg_n_0
    SLICE_X43Y326        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     2.594 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1/O
                         net (fo=767, routed)         1.210     3.803    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1_n_0
    SLICE_X41Y393        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[538]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.547     4.179    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y393        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[538]/C
                         clock pessimism              0.099     4.278    
                         clock uncertainty           -0.107     4.171    
    SLICE_X41Y393        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     4.110    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[538]
  -------------------------------------------------------------------
                         required time                          4.110    
                         arrival time                          -3.803    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[540]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.203ns (10.351%)  route 1.758ns (89.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.679ns = ( 4.179 - 2.500 ) 
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.679ns (routing 0.697ns, distribution 0.982ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.629ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.679     1.842    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y280        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y280        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.922 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/Q
                         net (fo=12, routed)          0.549     2.471    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg_n_0
    SLICE_X43Y326        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     2.594 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1/O
                         net (fo=767, routed)         1.210     3.803    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1_n_0
    SLICE_X41Y393        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[540]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.547     4.179    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y393        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[540]/C
                         clock pessimism              0.099     4.278    
                         clock uncertainty           -0.107     4.171    
    SLICE_X41Y393        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061     4.110    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[540]
  -------------------------------------------------------------------
                         required time                          4.110    
                         arrival time                          -3.803    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[542]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.203ns (10.351%)  route 1.758ns (89.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.679ns = ( 4.179 - 2.500 ) 
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.679ns (routing 0.697ns, distribution 0.982ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.629ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.679     1.842    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y280        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y280        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.922 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/Q
                         net (fo=12, routed)          0.549     2.471    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg_n_0
    SLICE_X43Y326        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     2.594 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1/O
                         net (fo=767, routed)         1.210     3.803    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1_n_0
    SLICE_X41Y393        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[542]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.547     4.179    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y393        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[542]/C
                         clock pessimism              0.099     4.278    
                         clock uncertainty           -0.107     4.171    
    SLICE_X41Y393        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061     4.110    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[542]
  -------------------------------------------------------------------
                         required time                          4.110    
                         arrival time                          -3.803    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[539]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.203ns (10.351%)  route 1.758ns (89.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.679ns = ( 4.179 - 2.500 ) 
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.679ns (routing 0.697ns, distribution 0.982ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.629ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.679     1.842    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y280        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y280        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.922 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/Q
                         net (fo=12, routed)          0.549     2.471    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg_n_0
    SLICE_X43Y326        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     2.594 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1/O
                         net (fo=767, routed)         1.210     3.803    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg[766]_i_1_n_0
    SLICE_X41Y393        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[539]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.547     4.179    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y393        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[539]/C
                         clock pessimism              0.099     4.278    
                         clock uncertainty           -0.107     4.171    
    SLICE_X41Y393        FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060     4.111    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[539]
  -------------------------------------------------------------------
                         required time                          4.111    
                         arrival time                          -3.803    
  -------------------------------------------------------------------
                         slack                                  0.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[739]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[738]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.058ns (43.477%)  route 0.075ns (56.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Net Delay (Source):      1.504ns (routing 0.629ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.697ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.504     1.636    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y206        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[739]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y206        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.694 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[739]/Q
                         net (fo=2, routed)           0.075     1.769    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[738]
    SLICE_X45Y204        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[738]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.728     1.891    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y204        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[738]/C
                         clock pessimism             -0.202     1.689    
    SLICE_X45Y204        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.751    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[738]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[704]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[703]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.058ns (45.239%)  route 0.070ns (54.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Net Delay (Source):      1.515ns (routing 0.629ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.734ns (routing 0.697ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.515     1.647    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y200        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[704]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y200        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.705 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[704]/Q
                         net (fo=2, routed)           0.070     1.776    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[703]
    SLICE_X45Y199        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[703]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.734     1.897    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y199        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[703]/C
                         clock pessimism             -0.201     1.696    
    SLICE_X45Y199        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.758    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[703]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[674]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[673]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.061ns (46.071%)  route 0.071ns (53.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Net Delay (Source):      1.508ns (routing 0.629ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.697ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.508     1.640    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y204        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[674]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y204        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.701 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[674]/Q
                         net (fo=2, routed)           0.071     1.773    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[673]
    SLICE_X45Y202        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[673]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.731     1.894    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y202        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[673]/C
                         clock pessimism             -0.201     1.693    
    SLICE_X45Y202        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.755    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[673]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[191]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[190]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.060ns (45.764%)  route 0.071ns (54.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Net Delay (Source):      1.512ns (routing 0.629ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.697ns, distribution 1.036ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.512     1.644    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y201        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[191]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y201        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.704 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[191]/Q
                         net (fo=2, routed)           0.071     1.775    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[190]
    SLICE_X45Y200        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[190]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.733     1.896    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y200        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[190]/C
                         clock pessimism             -0.201     1.695    
    SLICE_X45Y200        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.757    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[190]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[751]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[750]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    1.046ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.953ns (routing 0.381ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.085ns (routing 0.431ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        0.953     1.046    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y191        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[751]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y191        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.085 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[751]/Q
                         net (fo=2, routed)           0.033     1.118    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[750]
    SLICE_X45Y191        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[750]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.085     1.201    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y191        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[750]/C
                         clock pessimism             -0.149     1.052    
    SLICE_X45Y191        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.099    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[750]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[527]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[526]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.058ns (44.139%)  route 0.073ns (55.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Net Delay (Source):      1.516ns (routing 0.629ns, distribution 0.887ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.697ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.516     1.648    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y199        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[527]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y199        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.706 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[527]/Q
                         net (fo=2, routed)           0.073     1.780    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[526]
    SLICE_X45Y197        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[526]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.736     1.899    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y197        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[526]/C
                         clock pessimism             -0.201     1.698    
    SLICE_X45Y197        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.760    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[526]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[607]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[606]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.060ns (44.642%)  route 0.074ns (55.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Net Delay (Source):      1.516ns (routing 0.629ns, distribution 0.887ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.697ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.516     1.648    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y199        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[607]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y199        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     1.708 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[607]/Q
                         net (fo=2, routed)           0.074     1.783    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[606]
    SLICE_X45Y196        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[606]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.737     1.900    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y196        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[606]/C
                         clock pessimism             -0.201     1.699    
    SLICE_X45Y196        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.761    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[606]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[578]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[577]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.059ns (44.358%)  route 0.074ns (55.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Net Delay (Source):      1.510ns (routing 0.629ns, distribution 0.881ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.697ns, distribution 1.033ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.510     1.642    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y204        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[578]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y204        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.701 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[578]/Q
                         net (fo=2, routed)           0.074     1.775    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[577]
    SLICE_X45Y203        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[577]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.730     1.893    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y203        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[577]/C
                         clock pessimism             -0.201     1.692    
    SLICE_X45Y203        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.752    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[577]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[280]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[279]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.057ns (29.780%)  route 0.134ns (70.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.512ns (routing 0.629ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.697ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.512     1.644    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y201        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[280]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y201        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.701 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[280]/Q
                         net (fo=2, routed)           0.134     1.835    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[279]
    SLICE_X44Y200        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[279]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.738     1.901    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X44Y200        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[279]/C
                         clock pessimism             -0.152     1.749    
    SLICE_X44Y200        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     1.811    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[279]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[574]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[573]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.204%)  route 0.039ns (49.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    1.048ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      0.955ns (routing 0.381ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.431ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        0.955     1.048    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y194        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[574]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y194        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.087 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[574]/Q
                         net (fo=2, routed)           0.039     1.125    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[573]
    SLICE_X45Y194        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[573]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.088     1.204    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y194        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[573]/C
                         clock pessimism             -0.150     1.054    
    SLICE_X45Y194        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.101    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[573]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.025    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X44Y224  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X44Y226  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X44Y227  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X44Y206  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X44Y215  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_load_iob_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X47Y201  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_out_iob_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X44Y226  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X44Y249  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/FSM_sequential_sm_test1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X44Y238  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/FSM_sequential_sm_test1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X44Y238  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/FSM_sequential_sm_test1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X44Y224  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X44Y224  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X44Y226  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X44Y226  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X44Y227  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X44Y227  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X44Y206  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X44Y206  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X44Y215  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_load_iob_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X44Y215  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_load_iob_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X44Y224  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X44Y224  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X44Y226  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X44Y226  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X44Y227  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X44Y227  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X44Y206  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X44Y206  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X44Y215  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_load_iob_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X44Y215  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_load_iob_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.543ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[703]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@7.500ns)
  Data Path Delay:        1.655ns  (logic 0.518ns (31.301%)  route 1.137ns (68.699%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 11.699 - 10.000 ) 
    Source Clock Delay      (SCD):    1.897ns = ( 9.397 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.697ns, distribution 1.037ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.352ns, distribution 1.217ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     7.635    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     7.663 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.734     9.397    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y199        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[703]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y199        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     9.477 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[703]/Q
                         net (fo=2, routed)           0.437     9.914    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[702]
    SLICE_X44Y189        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.125    10.039 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[31]_i_28/O
                         net (fo=1, routed)           0.011    10.050    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[31]_i_28_n_0
    SLICE_X44Y189        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.065    10.115 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[31]_i_16/O
                         net (fo=1, routed)           0.151    10.266    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_3_2
    SLICE_X43Y189        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.123    10.389 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_8/O
                         net (fo=1, routed)           0.280    10.669    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_8_n_0
    SLICE_X44Y180        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053    10.722 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_3/O
                         net (fo=1, routed)           0.232    10.954    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_3_n_0
    SLICE_X41Y180        LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.072    11.026 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_1/O
                         net (fo=1, routed)           0.026    11.052    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[31]
    SLICE_X41Y180        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.569    11.699    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X41Y180        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[31]/C
                         clock pessimism              0.000    11.699    
                         clock uncertainty           -0.130    11.569    
    SLICE_X41Y180        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    11.594    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         11.594    
                         arrival time                         -11.052    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[545]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@7.500ns)
  Data Path Delay:        1.663ns  (logic 0.489ns (29.404%)  route 1.174ns (70.596%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.692ns = ( 11.692 - 10.000 ) 
    Source Clock Delay      (SCD):    1.867ns = ( 9.367 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.704ns (routing 0.697ns, distribution 1.007ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.352ns, distribution 1.210ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     7.635    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     7.663 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.704     9.367    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y205        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[545]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y205        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     9.446 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[545]/Q
                         net (fo=2, routed)           0.380     9.826    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[544]
    SLICE_X46Y201        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     9.971 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[1]_i_22/O
                         net (fo=1, routed)           0.025     9.996    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[1]_i_22_n_0
    SLICE_X46Y201        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069    10.065 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[1]_i_11/O
                         net (fo=1, routed)           0.392    10.457    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[1]_i_2_2
    SLICE_X46Y191        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.123    10.580 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[1]_i_5/O
                         net (fo=1, routed)           0.236    10.816    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[1]_i_5_n_0
    SLICE_X43Y185        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037    10.853 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[1]_i_2/O
                         net (fo=1, routed)           0.090    10.943    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[1]_i_2_n_0
    SLICE_X42Y185        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036    10.979 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.051    11.030    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[1]
    SLICE_X42Y185        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.562    11.692    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X42Y185        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000    11.692    
                         clock uncertainty           -0.130    11.562    
    SLICE_X42Y185        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    11.587    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         11.587    
                         arrival time                         -11.030    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[517]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@7.500ns)
  Data Path Delay:        1.617ns  (logic 0.566ns (34.994%)  route 1.051ns (65.006%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 11.696 - 10.000 ) 
    Source Clock Delay      (SCD):    1.898ns = ( 9.398 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.697ns, distribution 1.038ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.352ns, distribution 1.214ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     7.635    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     7.663 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.735     9.398    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X44Y203        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[517]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y203        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     9.477 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[517]/Q
                         net (fo=2, routed)           0.225     9.702    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[516]
    SLICE_X42Y204        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.146     9.848 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[5]_i_22/O
                         net (fo=1, routed)           0.009     9.857    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[5]_i_22_n_0
    SLICE_X42Y204        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     9.920 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[5]_i_11/O
                         net (fo=1, routed)           0.419    10.339    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[5]_i_2_2
    SLICE_X43Y193        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152    10.491 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[5]_i_5/O
                         net (fo=1, routed)           0.259    10.750    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[5]_i_5_n_0
    SLICE_X42Y186        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090    10.840 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[5]_i_2/O
                         net (fo=1, routed)           0.088    10.928    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[5]_i_2_n_0
    SLICE_X42Y186        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036    10.964 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.051    11.015    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[5]
    SLICE_X42Y186        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.566    11.696    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X42Y186        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000    11.696    
                         clock uncertainty           -0.130    11.566    
    SLICE_X42Y186        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    11.591    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         11.591    
                         arrival time                         -11.015    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[413]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@7.500ns)
  Data Path Delay:        1.592ns  (logic 0.518ns (32.537%)  route 1.074ns (67.463%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.692ns = ( 11.692 - 10.000 ) 
    Source Clock Delay      (SCD):    1.906ns = ( 9.406 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.697ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.352ns, distribution 1.210ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     7.635    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     7.663 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.743     9.406    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X44Y195        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[413]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y195        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     9.485 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[413]/Q
                         net (fo=2, routed)           0.320     9.805    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[412]
    SLICE_X43Y194        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.145     9.950 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[29]_i_20/O
                         net (fo=1, routed)           0.021     9.971    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[29]_i_20_n_0
    SLICE_X43Y194        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068    10.039 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[29]_i_9/O
                         net (fo=1, routed)           0.196    10.235    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[29]_i_2_1
    SLICE_X45Y194        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123    10.358 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[29]_i_4/O
                         net (fo=1, routed)           0.263    10.621    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[29]_i_4_n_0
    SLICE_X45Y183        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035    10.656 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[29]_i_2/O
                         net (fo=1, routed)           0.247    10.903    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[29]_i_2_n_0
    SLICE_X43Y180        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.068    10.971 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.027    10.998    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[29]
    SLICE_X43Y180        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.562    11.692    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X43Y180        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[29]/C
                         clock pessimism              0.000    11.692    
                         clock uncertainty           -0.130    11.562    
    SLICE_X43Y180        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    11.587    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         11.587    
                         arrival time                         -10.998    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[466]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@7.500ns)
  Data Path Delay:        1.620ns  (logic 0.417ns (25.738%)  route 1.203ns (74.262%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 11.696 - 10.000 ) 
    Source Clock Delay      (SCD):    1.873ns = ( 9.373 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.710ns (routing 0.697ns, distribution 1.013ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.352ns, distribution 1.214ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     7.635    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     7.663 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.710     9.373    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X46Y204        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[466]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y204        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     9.449 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[466]/Q
                         net (fo=2, routed)           0.490     9.939    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[465]
    SLICE_X44Y198        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100    10.039 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[18]_i_20/O
                         net (fo=1, routed)           0.011    10.050    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[18]_i_20_n_0
    SLICE_X44Y198        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.065    10.115 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[18]_i_9/O
                         net (fo=1, routed)           0.235    10.350    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[18]_i_2_1
    SLICE_X45Y193        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    10.440 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[18]_i_4/O
                         net (fo=1, routed)           0.335    10.775    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[18]_i_4_n_0
    SLICE_X45Y182        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036    10.811 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[18]_i_2/O
                         net (fo=1, routed)           0.083    10.894    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[18]_i_2_n_0
    SLICE_X45Y182        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.050    10.944 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.049    10.993    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[18]
    SLICE_X45Y182        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.566    11.696    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X45Y182        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[18]/C
                         clock pessimism              0.000    11.696    
                         clock uncertainty           -0.130    11.566    
    SLICE_X45Y182        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.591    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         11.591    
                         arrival time                         -10.993    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@7.500ns)
  Data Path Delay:        1.622ns  (logic 0.502ns (30.944%)  route 1.120ns (69.056%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.692ns = ( 11.692 - 10.000 ) 
    Source Clock Delay      (SCD):    1.867ns = ( 9.367 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.704ns (routing 0.697ns, distribution 1.007ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.352ns, distribution 1.210ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     7.635    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     7.663 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.704     9.367    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y205        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y205        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     9.447 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[94]/Q
                         net (fo=2, routed)           0.269     9.717    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[93]
    SLICE_X46Y198        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     9.840 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[30]_i_17/O
                         net (fo=1, routed)           0.023     9.863    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[30]_i_17_n_0
    SLICE_X46Y198        MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.068     9.931 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[30]_i_8/O
                         net (fo=1, routed)           0.405    10.336    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[30]_i_2_0
    SLICE_X45Y187        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124    10.460 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[30]_i_4/O
                         net (fo=1, routed)           0.137    10.597    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[30]_i_4_n_0
    SLICE_X45Y183        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035    10.632 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[30]_i_2/O
                         net (fo=1, routed)           0.260    10.892    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[30]_i_2_n_0
    SLICE_X43Y180        LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.072    10.964 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.026    10.990    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[30]
    SLICE_X43Y180        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.562    11.692    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X43Y180        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[30]/C
                         clock pessimism              0.000    11.692    
                         clock uncertainty           -0.130    11.562    
    SLICE_X43Y180        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    11.587    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         11.587    
                         arrival time                         -10.990    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[220]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@7.500ns)
  Data Path Delay:        1.589ns  (logic 0.543ns (34.172%)  route 1.046ns (65.828%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.692ns = ( 11.692 - 10.000 ) 
    Source Clock Delay      (SCD):    1.883ns = ( 9.383 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.720ns (routing 0.697ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.352ns, distribution 1.210ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     7.635    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     7.663 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.720     9.383    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y198        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[220]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y198        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     9.459 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[220]/Q
                         net (fo=2, routed)           0.312     9.771    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[219]
    SLICE_X44Y196        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     9.869 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[28]_i_18/O
                         net (fo=1, routed)           0.021     9.890    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[28]_i_18_n_0
    SLICE_X44Y196        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     9.958 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[28]_i_8/O
                         net (fo=1, routed)           0.197    10.155    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[28]_i_2_1
    SLICE_X44Y194        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150    10.305 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[28]_i_4/O
                         net (fo=1, routed)           0.289    10.594    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[28]_i_4_n_0
    SLICE_X44Y181        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053    10.647 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[28]_i_2/O
                         net (fo=1, routed)           0.161    10.808    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[28]_i_2_n_0
    SLICE_X43Y180        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098    10.906 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.066    10.972    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[28]
    SLICE_X43Y180        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.562    11.692    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X43Y180        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[28]/C
                         clock pessimism              0.000    11.692    
                         clock uncertainty           -0.130    11.562    
    SLICE_X43Y180        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.587    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         11.587    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[373]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@7.500ns)
  Data Path Delay:        1.571ns  (logic 0.436ns (27.752%)  route 1.135ns (72.248%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 11.700 - 10.000 ) 
    Source Clock Delay      (SCD):    1.901ns = ( 9.401 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.738ns (routing 0.697ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.352ns, distribution 1.218ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     7.635    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     7.663 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.738     9.401    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X44Y201        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[373]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y201        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     9.481 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[373]/Q
                         net (fo=2, routed)           0.439     9.920    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[372]
    SLICE_X44Y191        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145    10.065 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[21]_i_19/O
                         net (fo=1, routed)           0.025    10.090    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[21]_i_19_n_0
    SLICE_X44Y191        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069    10.159 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[21]_i_9/O
                         net (fo=1, routed)           0.288    10.447    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[21]_i_2_1
    SLICE_X43Y189        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039    10.486 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[21]_i_4/O
                         net (fo=1, routed)           0.227    10.713    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[21]_i_4_n_0
    SLICE_X43Y179        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052    10.765 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[21]_i_2/O
                         net (fo=1, routed)           0.090    10.855    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[21]_i_2_n_0
    SLICE_X43Y179        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.051    10.906 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.066    10.972    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[21]
    SLICE_X43Y179        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.570    11.700    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X43Y179        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[21]/C
                         clock pessimism              0.000    11.700    
                         clock uncertainty           -0.130    11.570    
    SLICE_X43Y179        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.595    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         11.595    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@7.500ns)
  Data Path Delay:        1.578ns  (logic 0.374ns (23.698%)  route 1.204ns (76.302%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 11.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.905ns = ( 9.405 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.742ns (routing 0.697ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.352ns, distribution 1.230ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     7.635    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     7.663 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.742     9.405    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X44Y196        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y196        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     9.484 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[77]/Q
                         net (fo=2, routed)           0.270     9.754    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[76]
    SLICE_X45Y201        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     9.876 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[13]_i_17/O
                         net (fo=1, routed)           0.009     9.885    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[13]_i_17_n_0
    SLICE_X45Y201        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     9.948 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[13]_i_8/O
                         net (fo=1, routed)           0.406    10.354    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[13]_i_2_0
    SLICE_X46Y189        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.037    10.391 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[13]_i_4/O
                         net (fo=1, routed)           0.315    10.706    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[13]_i_4_n_0
    SLICE_X45Y178        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036    10.742 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[13]_i_2/O
                         net (fo=1, routed)           0.132    10.874    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[13]_i_2_n_0
    SLICE_X44Y178        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037    10.911 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.072    10.983    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[13]
    SLICE_X44Y178        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.582    11.712    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X44Y178        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.000    11.712    
                         clock uncertainty           -0.130    11.582    
    SLICE_X44Y178        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.607    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         11.607    
                         arrival time                         -10.983    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[662]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@7.500ns)
  Data Path Delay:        1.581ns  (logic 0.564ns (35.671%)  route 1.017ns (64.329%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 11.700 - 10.000 ) 
    Source Clock Delay      (SCD):    1.886ns = ( 9.386 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.697ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.352ns, distribution 1.218ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     7.635    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     7.663 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.723     9.386    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y195        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[662]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y195        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     9.462 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[662]/Q
                         net (fo=2, routed)           0.218     9.680    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[661]
    SLICE_X43Y193        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.145     9.825 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[22]_i_22/O
                         net (fo=1, routed)           0.021     9.846    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[22]_i_22_n_0
    SLICE_X43Y193        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     9.914 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[22]_i_10/O
                         net (fo=1, routed)           0.241    10.155    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[22]_i_2_2
    SLICE_X45Y191        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.123    10.278 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[22]_i_4/O
                         net (fo=1, routed)           0.308    10.586    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[22]_i_4_n_0
    SLICE_X43Y180        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053    10.639 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[22]_i_2/O
                         net (fo=1, routed)           0.157    10.796    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[22]_i_2_n_0
    SLICE_X43Y176        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.099    10.895 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.072    10.967    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[22]
    SLICE_X43Y176        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.570    11.700    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X43Y176        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[22]/C
                         clock pessimism              0.000    11.700    
                         clock uncertainty           -0.130    11.570    
    SLICE_X43Y176        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.595    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         11.595    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                  0.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/test4_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/error_w_execute_cfg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.062ns (14.072%)  route 0.379ns (85.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.028ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.935ns (routing 0.381ns, distribution 0.554ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.245ns, distribution 0.829ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        0.935     1.028    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y214        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/test4_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y214        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.068 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/test4_enable_reg/Q
                         net (fo=4, routed)           0.362     1.430    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/test4_enable
    SLICE_X42Y213        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.022     1.452 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/error_w_execute_cfg_i_1/O
                         net (fo=1, routed)           0.017     1.469    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/error_w_execute_cfg_i_1_n_0
    SLICE_X42Y213        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/error_w_execute_cfg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.074     1.190    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/S_AXI_ACLK
    SLICE_X42Y213        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/error_w_execute_cfg_reg/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.130     1.320    
    SLICE_X42Y213        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.366    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/error_w_execute_cfg_reg
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_status_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/fw_read_status32_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.039ns (8.385%)  route 0.426ns (91.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    1.028ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.935ns (routing 0.381ns, distribution 0.554ns)
  Clock Net Delay (Destination): 1.086ns (routing 0.245ns, distribution 0.841ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        0.935     1.028    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y242        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_status_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y242        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.067 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_status_done_reg/Q
                         net (fo=2, routed)           0.426     1.493    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_status_done_reg_0[0]
    SLICE_X42Y199        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/fw_read_status32_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.086     1.202    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/S_AXI_ACLK
    SLICE_X42Y199        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/fw_read_status32_reg_reg[12]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.130     1.332    
    SLICE_X42Y199        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.378    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/fw_read_status32_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[243]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.114ns (24.692%)  route 0.348ns (75.308%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    1.044ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.951ns (routing 0.381ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.094ns (routing 0.245ns, distribution 0.849ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        0.951     1.044    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y195        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[243]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y195        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.083 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[243]/Q
                         net (fo=2, routed)           0.050     1.132    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[242]
    SLICE_X44Y195        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     1.146 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[19]_i_18/O
                         net (fo=1, routed)           0.014     1.160    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[19]_i_18_n_0
    SLICE_X44Y195        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.011     1.171 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[19]_i_8/O
                         net (fo=1, routed)           0.083     1.254    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[19]_i_2_0
    SLICE_X45Y193        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.014     1.268 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[19]_i_4/O
                         net (fo=1, routed)           0.141     1.409    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[19]_i_4_n_0
    SLICE_X45Y182        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     1.431 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[19]_i_2/O
                         net (fo=1, routed)           0.043     1.474    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[19]_i_2_n_0
    SLICE_X45Y182        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     1.488 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.017     1.505    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[19]
    SLICE_X45Y182        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.094     1.210    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X45Y182        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[19]/C
                         clock pessimism              0.000     1.210    
                         clock uncertainty            0.130     1.340    
    SLICE_X45Y182        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.386    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[565]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.129ns (26.893%)  route 0.351ns (73.107%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.958ns (routing 0.381ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.245ns, distribution 0.860ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        0.958     1.051    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X44Y192        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[565]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y192        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.089 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[565]/Q
                         net (fo=2, routed)           0.055     1.143    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[564]
    SLICE_X44Y190        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.014     1.157 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[21]_i_21/O
                         net (fo=1, routed)           0.012     1.169    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[21]_i_21_n_0
    SLICE_X44Y190        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.010     1.179 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[21]_i_10/O
                         net (fo=1, routed)           0.098     1.277    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[21]_i_2_2
    SLICE_X43Y189        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.023     1.300 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[21]_i_4/O
                         net (fo=1, routed)           0.118     1.418    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[21]_i_4_n_0
    SLICE_X43Y179        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.022     1.440 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[21]_i_2/O
                         net (fo=1, routed)           0.044     1.484    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[21]_i_2_n_0
    SLICE_X43Y179        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.022     1.506 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.024     1.530    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[21]
    SLICE_X43Y179        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.105     1.221    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X43Y179        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[21]/C
                         clock pessimism              0.000     1.221    
                         clock uncertainty            0.130     1.351    
    SLICE_X43Y179        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.397    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[360]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.166ns (34.108%)  route 0.321ns (65.892%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    1.043ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.950ns (routing 0.381ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.245ns, distribution 0.855ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        0.950     1.043    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y200        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[360]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y200        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.083 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[360]/Q
                         net (fo=2, routed)           0.054     1.136    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[359]
    SLICE_X42Y200        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     1.158 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[8]_i_20/O
                         net (fo=1, routed)           0.007     1.165    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[8]_i_20_n_0
    SLICE_X42Y200        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.010     1.175 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[8]_i_10/O
                         net (fo=1, routed)           0.067     1.242    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[8]_i_2_1
    SLICE_X42Y197        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.050     1.292 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[8]_i_5/O
                         net (fo=1, routed)           0.126     1.418    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[8]_i_5_n_0
    SLICE_X41Y180        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.022     1.440 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[8]_i_2/O
                         net (fo=1, routed)           0.041     1.481    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[8]_i_2_n_0
    SLICE_X41Y180        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.022     1.503 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.026     1.529    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[8]
    SLICE_X41Y180        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.100     1.216    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X41Y180        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000     1.216    
                         clock uncertainty            0.130     1.346    
    SLICE_X41Y180        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.392    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[227]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.148ns (30.473%)  route 0.338ns (69.527%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    1.043ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.950ns (routing 0.381ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.245ns, distribution 0.851ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        0.950     1.043    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X46Y199        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[227]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y199        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.080 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[227]/Q
                         net (fo=2, routed)           0.034     1.114    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[226]
    SLICE_X46Y199        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.050     1.164 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[3]_i_19/O
                         net (fo=1, routed)           0.014     1.178    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[3]_i_19_n_0
    SLICE_X46Y199        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.011     1.189 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[3]_i_9/O
                         net (fo=1, routed)           0.086     1.275    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[3]_i_2_0
    SLICE_X45Y197        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.014     1.289 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[3]_i_5/O
                         net (fo=1, routed)           0.139     1.428    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[3]_i_5_n_0
    SLICE_X43Y185        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.014     1.442 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[3]_i_2/O
                         net (fo=1, routed)           0.041     1.483    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[3]_i_2_n_0
    SLICE_X43Y185        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.022     1.505 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.024     1.529    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[3]
    SLICE_X43Y185        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.096     1.212    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X43Y185        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000     1.212    
                         clock uncertainty            0.130     1.342    
    SLICE_X43Y185        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.388    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[558]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.114ns (23.045%)  route 0.381ns (76.955%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.956ns (routing 0.381ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.245ns, distribution 0.866ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        0.956     1.049    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y191        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[558]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y191        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.088 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[558]/Q
                         net (fo=2, routed)           0.102     1.189    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[557]
    SLICE_X46Y190        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.022     1.211 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[14]_i_21/O
                         net (fo=1, routed)           0.016     1.227    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[14]_i_21_n_0
    SLICE_X46Y190        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.011     1.238 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[14]_i_10/O
                         net (fo=1, routed)           0.063     1.301    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[14]_i_2_2
    SLICE_X46Y189        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.014     1.315 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[14]_i_4/O
                         net (fo=1, routed)           0.141     1.456    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[14]_i_4_n_0
    SLICE_X45Y178        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.014     1.470 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[14]_i_2/O
                         net (fo=1, routed)           0.043     1.513    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[14]_i_2_n_0
    SLICE_X45Y178        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     1.527 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.016     1.543    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[14]
    SLICE_X45Y178        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.111     1.227    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X45Y178        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.000     1.227    
                         clock uncertainty            0.130     1.356    
    SLICE_X45Y178        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.402    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[137]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.113ns (22.631%)  route 0.386ns (77.369%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    1.043ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.950ns (routing 0.381ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.245ns, distribution 0.855ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        0.950     1.043    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y199        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y199        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.082 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[137]/Q
                         net (fo=2, routed)           0.076     1.158    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[136]
    SLICE_X43Y199        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.014     1.172 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[9]_i_19/O
                         net (fo=1, routed)           0.010     1.182    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[9]_i_19_n_0
    SLICE_X43Y199        MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.010     1.192 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[9]_i_9/O
                         net (fo=1, routed)           0.095     1.287    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[9]_i_2_0
    SLICE_X43Y194        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.014     1.301 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[9]_i_5/O
                         net (fo=1, routed)           0.157     1.458    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[9]_i_5_n_0
    SLICE_X41Y180        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.022     1.480 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[9]_i_2/O
                         net (fo=1, routed)           0.024     1.504    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[9]_i_2_n_0
    SLICE_X41Y180        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.014     1.518 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.024     1.542    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[9]
    SLICE_X41Y180        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.100     1.216    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X41Y180        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.000     1.216    
                         clock uncertainty            0.130     1.346    
    SLICE_X41Y180        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.392    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[529]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.134ns (27.477%)  route 0.354ns (72.523%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.956ns (routing 0.381ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.094ns (routing 0.245ns, distribution 0.849ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        0.956     1.049    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y191        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[529]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y191        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.089 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[529]/Q
                         net (fo=2, routed)           0.054     1.142    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[528]
    SLICE_X46Y191        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.014     1.156 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[17]_i_21/O
                         net (fo=1, routed)           0.016     1.172    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[17]_i_21_n_0
    SLICE_X46Y191        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.011     1.183 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[17]_i_10/O
                         net (fo=1, routed)           0.091     1.274    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[17]_i_2_2
    SLICE_X46Y188        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     1.315 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[17]_i_4/O
                         net (fo=1, routed)           0.133     1.448    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[17]_i_4_n_0
    SLICE_X45Y181        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.014     1.462 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[17]_i_2/O
                         net (fo=1, routed)           0.043     1.505    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[17]_i_2_n_0
    SLICE_X45Y181        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     1.519 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.017     1.536    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[17]
    SLICE_X45Y181        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.094     1.210    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X45Y181        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[17]/C
                         clock pessimism              0.000     1.210    
                         clock uncertainty            0.130     1.340    
    SLICE_X45Y181        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.386    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.129ns (25.920%)  route 0.369ns (74.080%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.949ns (routing 0.381ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.245ns, distribution 0.851ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        0.949     1.042    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y202        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y202        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.080 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[106]/Q
                         net (fo=2, routed)           0.076     1.155    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in[105]
    SLICE_X42Y201        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     1.177 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[10]_i_18/O
                         net (fo=1, routed)           0.007     1.184    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[10]_i_18_n_0
    SLICE_X42Y201        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.010     1.194 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[10]_i_9/O
                         net (fo=1, routed)           0.065     1.259    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[10]_i_2_0
    SLICE_X43Y200        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.015     1.274 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[10]_i_5/O
                         net (fo=1, routed)           0.151     1.425    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[10]_i_5_n_0
    SLICE_X43Y186        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.022     1.447 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[10]_i_2/O
                         net (fo=1, routed)           0.044     1.491    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[10]_i_2_n_0
    SLICE_X43Y186        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.022     1.513 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.026     1.539    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[10]
    SLICE_X43Y186        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.096     1.212    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X43Y186        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.000     1.212    
                         clock uncertainty            0.130     1.342    
    SLICE_X43Y186        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.388    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.151    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        0.365ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.346ns (20.914%)  route 1.308ns (79.086%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 4.125 - 2.500 ) 
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.752ns (routing 0.393ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.493ns (routing 0.629ns, distribution 0.864ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.752     1.915    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X44Y224        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y224        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.995 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/Q
                         net (fo=7, routed)           0.364     2.359    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[29]
    SLICE_X43Y227        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.090     2.449 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/w_cfg_static_0_reg[23]_i_3/O
                         net (fo=23, routed)          0.068     2.517    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_dev_id_enable[0]
    SLICE_X43Y226        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.642 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/test3_enable_i_1/O
                         net (fo=596, routed)         0.402     3.045    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/SR[0]
    SLICE_X43Y252        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     3.096 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_i_1/O
                         net (fo=5, routed)           0.474     3.569    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_i_1_n_0
    SLICE_X43Y292        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.493     4.125    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y292        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg/C
                         clock pessimism              0.000     4.125    
                         clock uncertainty           -0.130     3.995    
    SLICE_X43Y292        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     3.934    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_reg
  -------------------------------------------------------------------
                         required time                          3.934    
                         arrival time                          -3.569    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.346ns (21.913%)  route 1.233ns (78.087%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.617ns = ( 4.117 - 2.500 ) 
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.752ns (routing 0.393ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.485ns (routing 0.629ns, distribution 0.856ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.752     1.915    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X44Y224        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y224        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.995 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/Q
                         net (fo=7, routed)           0.364     2.359    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[29]
    SLICE_X43Y227        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.090     2.449 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/w_cfg_static_0_reg[23]_i_3/O
                         net (fo=23, routed)          0.068     2.517    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_dev_id_enable[0]
    SLICE_X43Y226        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.642 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/test3_enable_i_1/O
                         net (fo=596, routed)         0.402     3.045    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/SR[0]
    SLICE_X43Y252        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     3.096 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_i_1/O
                         net (fo=5, routed)           0.398     3.494    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_i_1_n_0
    SLICE_X43Y280        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.485     4.117    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y280        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg/C
                         clock pessimism              0.000     4.117    
                         clock uncertainty           -0.130     3.987    
    SLICE_X43Y280        FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060     3.927    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_shift_right_reg
  -------------------------------------------------------------------
                         required time                          3.927    
                         arrival time                          -3.494    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_reset_not_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.346ns (22.273%)  route 1.207ns (77.727%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 4.147 - 2.500 ) 
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.752ns (routing 0.393ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.515ns (routing 0.629ns, distribution 0.886ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.752     1.915    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X44Y224        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y224        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.995 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/Q
                         net (fo=7, routed)           0.364     2.359    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[29]
    SLICE_X43Y227        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.090     2.449 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/w_cfg_static_0_reg[23]_i_3/O
                         net (fo=23, routed)          0.068     2.517    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_dev_id_enable[0]
    SLICE_X43Y226        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.642 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/test3_enable_i_1/O
                         net (fo=596, routed)         0.402     3.045    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/SR[0]
    SLICE_X43Y252        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     3.096 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_i_1/O
                         net (fo=5, routed)           0.373     3.468    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_i_1_n_0
    SLICE_X43Y238        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_reset_not_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.515     4.147    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y238        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_reset_not_reg/C
                         clock pessimism              0.000     4.147    
                         clock uncertainty           -0.130     4.017    
    SLICE_X43Y238        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     3.956    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_reset_not_reg
  -------------------------------------------------------------------
                         required time                          3.956    
                         arrival time                          -3.468    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scan_in_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.346ns (22.273%)  route 1.207ns (77.727%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 4.147 - 2.500 ) 
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.752ns (routing 0.393ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.515ns (routing 0.629ns, distribution 0.886ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.752     1.915    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X44Y224        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y224        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.995 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/Q
                         net (fo=7, routed)           0.364     2.359    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[29]
    SLICE_X43Y227        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.090     2.449 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/w_cfg_static_0_reg[23]_i_3/O
                         net (fo=23, routed)          0.068     2.517    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_dev_id_enable[0]
    SLICE_X43Y226        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.642 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/test3_enable_i_1/O
                         net (fo=596, routed)         0.402     3.045    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/SR[0]
    SLICE_X43Y252        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     3.096 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_i_1/O
                         net (fo=5, routed)           0.373     3.468    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scanchain_reg_load_i_1_n_0
    SLICE_X43Y238        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scan_in_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.515     4.147    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y238        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scan_in_reg/C
                         clock pessimism              0.000     4.147    
                         clock uncertainty           -0.130     4.017    
    SLICE_X43Y238        FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060     3.957    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_test1_o_scan_in_reg
  -------------------------------------------------------------------
                         required time                          3.957    
                         arrival time                          -3.468    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.295ns (19.125%)  route 1.247ns (80.875%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 4.150 - 2.500 ) 
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.393ns, distribution 1.372ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.629ns, distribution 0.889ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.765     1.928    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X44Y232        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y232        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.006 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[11]/Q
                         net (fo=5, routed)           0.175     2.181    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[11]
    SLICE_X44Y232        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     2.271 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_5/O
                         net (fo=1, routed)           0.041     2.312    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[0]_0
    SLICE_X44Y232        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     2.400 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_4/O
                         net (fo=1, routed)           0.236     2.636    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg
    SLICE_X44Y215        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     2.675 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_2/O
                         net (fo=768, routed)         0.795     3.470    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_2_n_0
    SLICE_X45Y194        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.518     4.150    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y194        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[13]/C
                         clock pessimism              0.000     4.150    
                         clock uncertainty           -0.130     4.021    
    SLICE_X45Y194        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     3.961    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          3.961    
                         arrival time                          -3.470    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[141]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 0.295ns (19.113%)  route 1.248ns (80.887%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 4.150 - 2.500 ) 
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.393ns, distribution 1.372ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.629ns, distribution 0.889ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.765     1.928    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X44Y232        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y232        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.006 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[11]/Q
                         net (fo=5, routed)           0.175     2.181    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[11]
    SLICE_X44Y232        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     2.271 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_5/O
                         net (fo=1, routed)           0.041     2.312    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[0]_0
    SLICE_X44Y232        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     2.400 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_4/O
                         net (fo=1, routed)           0.236     2.636    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg
    SLICE_X44Y215        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     2.675 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_2/O
                         net (fo=768, routed)         0.796     3.471    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_2_n_0
    SLICE_X45Y194        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[141]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.518     4.150    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y194        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[141]/C
                         clock pessimism              0.000     4.150    
                         clock uncertainty           -0.130     4.021    
    SLICE_X45Y194        FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059     3.962    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[141]
  -------------------------------------------------------------------
                         required time                          3.962    
                         arrival time                          -3.471    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.295ns (19.125%)  route 1.247ns (80.875%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 4.150 - 2.500 ) 
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.393ns, distribution 1.372ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.629ns, distribution 0.889ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.765     1.928    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X44Y232        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y232        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.006 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[11]/Q
                         net (fo=5, routed)           0.175     2.181    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[11]
    SLICE_X44Y232        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     2.271 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_5/O
                         net (fo=1, routed)           0.041     2.312    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[0]_0
    SLICE_X44Y232        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     2.400 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_4/O
                         net (fo=1, routed)           0.236     2.636    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg
    SLICE_X44Y215        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     2.675 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_2/O
                         net (fo=768, routed)         0.795     3.470    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_2_n_0
    SLICE_X45Y194        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.518     4.150    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y194        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[17]/C
                         clock pessimism              0.000     4.150    
                         clock uncertainty           -0.130     4.021    
    SLICE_X45Y194        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     3.961    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          3.961    
                         arrival time                          -3.470    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[203]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 0.295ns (19.113%)  route 1.248ns (80.887%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 4.150 - 2.500 ) 
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.393ns, distribution 1.372ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.629ns, distribution 0.889ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.765     1.928    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X44Y232        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y232        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.006 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[11]/Q
                         net (fo=5, routed)           0.175     2.181    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[11]
    SLICE_X44Y232        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     2.271 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_5/O
                         net (fo=1, routed)           0.041     2.312    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[0]_0
    SLICE_X44Y232        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     2.400 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_4/O
                         net (fo=1, routed)           0.236     2.636    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg
    SLICE_X44Y215        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     2.675 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_2/O
                         net (fo=768, routed)         0.796     3.471    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_2_n_0
    SLICE_X45Y194        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[203]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.518     4.150    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y194        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[203]/C
                         clock pessimism              0.000     4.150    
                         clock uncertainty           -0.130     4.021    
    SLICE_X45Y194        FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059     3.962    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[203]
  -------------------------------------------------------------------
                         required time                          3.962    
                         arrival time                          -3.471    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[600]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.295ns (19.125%)  route 1.247ns (80.875%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 4.150 - 2.500 ) 
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.393ns, distribution 1.372ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.629ns, distribution 0.889ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.765     1.928    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X44Y232        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y232        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.006 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[11]/Q
                         net (fo=5, routed)           0.175     2.181    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[11]
    SLICE_X44Y232        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     2.271 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_5/O
                         net (fo=1, routed)           0.041     2.312    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[0]_0
    SLICE_X44Y232        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     2.400 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_4/O
                         net (fo=1, routed)           0.236     2.636    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg
    SLICE_X44Y215        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     2.675 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_2/O
                         net (fo=768, routed)         0.795     3.470    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_2_n_0
    SLICE_X45Y194        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[600]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.518     4.150    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y194        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[600]/C
                         clock pessimism              0.000     4.150    
                         clock uncertainty           -0.130     4.021    
    SLICE_X45Y194        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     3.961    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[600]
  -------------------------------------------------------------------
                         required time                          3.961    
                         arrival time                          -3.470    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[701]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 0.295ns (19.113%)  route 1.248ns (80.887%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 4.150 - 2.500 ) 
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.393ns, distribution 1.372ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.629ns, distribution 0.889ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.765     1.928    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X44Y232        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y232        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.006 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[11]/Q
                         net (fo=5, routed)           0.175     2.181    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[11]
    SLICE_X44Y232        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     2.271 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_5/O
                         net (fo=1, routed)           0.041     2.312    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[0]_0
    SLICE_X44Y232        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     2.400 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_4/O
                         net (fo=1, routed)           0.236     2.636    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg
    SLICE_X44Y215        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     2.675 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_2/O
                         net (fo=768, routed)         0.796     3.471    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[767]_i_2_n_0
    SLICE_X45Y194        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[701]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.518     4.150    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y194        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[701]/C
                         clock pessimism              0.000     4.150    
                         clock uncertainty           -0.130     4.021    
    SLICE_X45Y194        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059     3.962    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[701]
  -------------------------------------------------------------------
                         required time                          3.962    
                         arrival time                          -3.471    
  -------------------------------------------------------------------
                         slack                                  0.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[40][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[653]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.060ns (17.488%)  route 0.283ns (82.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    1.103ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.010ns (routing 0.216ns, distribution 0.794ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.431ns, distribution 0.666ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.010     1.103    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X42Y393        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[40][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y393        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.143 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[40][13]/Q
                         net (fo=3, routed)           0.277     1.420    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg[40]_215[13]
    SLICE_X42Y393        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.020     1.440 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[653]_i_1/O
                         net (fo=1, routed)           0.006     1.446    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst_n_136
    SLICE_X42Y393        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[653]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.097     1.213    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y393        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[653]/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.130     1.343    
    SLICE_X42Y393        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.390    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[653]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[44][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[710]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.061ns (17.033%)  route 0.297ns (82.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.005ns (routing 0.216ns, distribution 0.789ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.431ns, distribution 0.671ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.005     1.098    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X40Y389        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[44][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y389        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.137 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[44][6]/Q
                         net (fo=3, routed)           0.273     1.410    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg[44]_211[6]
    SLICE_X40Y389        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.022     1.432 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[710]_i_1/O
                         net (fo=1, routed)           0.024     1.456    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst_n_79
    SLICE_X40Y389        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[710]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.102     1.218    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y389        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[710]/C
                         clock pessimism              0.000     1.218    
                         clock uncertainty            0.130     1.348    
    SLICE_X40Y389        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.394    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[710]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[25][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[404]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.060ns (17.109%)  route 0.291ns (82.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    1.104ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.011ns (routing 0.216ns, distribution 0.795ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.431ns, distribution 0.668ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.011     1.104    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X44Y391        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[25][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y391        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.142 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[25][4]/Q
                         net (fo=3, routed)           0.265     1.406    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg[25]_230[4]
    SLICE_X44Y391        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     1.428 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[404]_i_1/O
                         net (fo=1, routed)           0.026     1.454    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst_n_385
    SLICE_X44Y391        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[404]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.099     1.215    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X44Y391        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[404]/C
                         clock pessimism              0.000     1.215    
                         clock uncertainty            0.130     1.345    
    SLICE_X44Y391        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.391    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[404]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[12][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[207]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.076ns (21.748%)  route 0.273ns (78.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.018ns (routing 0.216ns, distribution 0.802ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.431ns, distribution 0.672ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.018     1.111    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X46Y383        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[12][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y383        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.151 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[12][15]/Q
                         net (fo=3, routed)           0.265     1.416    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg[12]__0[15]
    SLICE_X46Y383        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.036     1.452 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[207]_i_1/O
                         net (fo=1, routed)           0.008     1.460    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst_n_582
    SLICE_X46Y383        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[207]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.103     1.219    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X46Y383        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[207]/C
                         clock pessimism              0.000     1.219    
                         clock uncertainty            0.130     1.349    
    SLICE_X46Y383        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.396    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[207]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[146]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.079ns (22.151%)  route 0.278ns (77.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    1.103ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.010ns (routing 0.216ns, distribution 0.794ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.431ns, distribution 0.671ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.010     1.103    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X43Y386        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y386        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.141 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[9][2]/Q
                         net (fo=3, routed)           0.252     1.393    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg[9]__0[2]
    SLICE_X43Y386        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.041     1.434 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[146]_i_1/O
                         net (fo=1, routed)           0.026     1.460    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst_n_643
    SLICE_X43Y386        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[146]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.102     1.218    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y386        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[146]/C
                         clock pessimism              0.000     1.218    
                         clock uncertainty            0.130     1.348    
    SLICE_X43Y386        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.394    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[146]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.063ns (17.327%)  route 0.301ns (82.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    1.109ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.016ns (routing 0.216ns, distribution 0.800ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.431ns, distribution 0.682ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.016     1.109    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X41Y385        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y385        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.148 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[0][5]/Q
                         net (fo=3, routed)           0.292     1.440    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg[0]__0[5]
    SLICE_X43Y375        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.024     1.464 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[5]_i_1/O
                         net (fo=1, routed)           0.009     1.473    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst_n_784
    SLICE_X43Y375        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.113     1.229    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y375        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[5]/C
                         clock pessimism              0.000     1.229    
                         clock uncertainty            0.130     1.359    
    SLICE_X43Y375        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.406    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[22][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[355]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.063ns (18.115%)  route 0.285ns (81.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.018ns (routing 0.216ns, distribution 0.802ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.431ns, distribution 0.668ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.018     1.111    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X46Y395        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[22][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y395        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.150 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[22][3]/Q
                         net (fo=3, routed)           0.276     1.426    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg[22]_233[3]
    SLICE_X40Y390        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.024     1.450 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[355]_i_1/O
                         net (fo=1, routed)           0.009     1.459    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst_n_434
    SLICE_X40Y390        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[355]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.099     1.215    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y390        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[355]/C
                         clock pessimism              0.000     1.215    
                         clock uncertainty            0.130     1.345    
    SLICE_X40Y390        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.392    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[355]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[13][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.060ns (17.259%)  route 0.288ns (82.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    1.112ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.019ns (routing 0.216ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.431ns, distribution 0.667ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.019     1.112    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X48Y382        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[13][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y382        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.152 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[13][11]/Q
                         net (fo=3, routed)           0.282     1.434    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg[13]__0[11]
    SLICE_X48Y382        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.020     1.454 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[219]_i_1/O
                         net (fo=1, routed)           0.006     1.460    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst_n_570
    SLICE_X48Y382        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.098     1.214    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X48Y382        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[219]/C
                         clock pessimism              0.000     1.214    
                         clock uncertainty            0.130     1.344    
    SLICE_X48Y382        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.391    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[219]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[44][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[715]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.078ns (20.708%)  route 0.299ns (79.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.005ns (routing 0.216ns, distribution 0.789ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.431ns, distribution 0.675ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.005     1.098    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X40Y389        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[44][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y389        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.137 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[44][11]/Q
                         net (fo=3, routed)           0.292     1.429    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg[44]_211[11]
    SLICE_X44Y388        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.039     1.468 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[715]_i_1/O
                         net (fo=1, routed)           0.007     1.475    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst_n_74
    SLICE_X44Y388        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[715]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.106     1.222    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X44Y388        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[715]/C
                         clock pessimism              0.000     1.222    
                         clock uncertainty            0.130     1.352    
    SLICE_X44Y388        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     1.399    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[715]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[12][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[203]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.081ns (22.099%)  route 0.286ns (77.901%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.018ns (routing 0.216ns, distribution 0.802ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.431ns, distribution 0.676ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.018     1.111    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X49Y382        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[12][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y382        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.150 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[12][11]/Q
                         net (fo=3, routed)           0.277     1.427    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg[12]__0[11]
    SLICE_X49Y382        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.042     1.469 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/sm_testx_i_scanchain_reg[203]_i_1/O
                         net (fo=1, routed)           0.009     1.478    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst_n_586
    SLICE_X49Y382        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[203]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.107     1.223    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X49Y382        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[203]/C
                         clock pessimism              0.000     1.223    
                         clock uncertainty            0.130     1.353    
    SLICE_X49Y382        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.400    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[203]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.078    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.857ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[145][11]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 0.107ns (2.699%)  route 3.858ns (97.301%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.771ns = ( 11.771 - 10.000 ) 
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.832ns (routing 0.393ns, distribution 1.439ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.352ns, distribution 1.289ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.832     1.995    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y189        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y189        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.074 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.836     3.910    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.938 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8458, routed)        2.022     5.960    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X35Y363        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[145][11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.641    11.771    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X35Y363        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[145][11]/C
                         clock pessimism              0.074    11.845    
                         clock uncertainty           -0.130    11.716    
    SLICE_X35Y363        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.650    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[145][11]
  -------------------------------------------------------------------
                         required time                         11.650    
                         arrival time                          -5.960    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[150][12]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 0.107ns (2.699%)  route 3.858ns (97.301%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.771ns = ( 11.771 - 10.000 ) 
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.832ns (routing 0.393ns, distribution 1.439ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.352ns, distribution 1.289ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.832     1.995    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y189        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y189        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.074 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.836     3.910    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.938 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8458, routed)        2.022     5.960    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X35Y361        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[150][12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.641    11.771    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X35Y361        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[150][12]/C
                         clock pessimism              0.074    11.845    
                         clock uncertainty           -0.130    11.716    
    SLICE_X35Y361        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.650    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[150][12]
  -------------------------------------------------------------------
                         required time                         11.650    
                         arrival time                          -5.960    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[150][13]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 0.107ns (2.699%)  route 3.858ns (97.301%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.771ns = ( 11.771 - 10.000 ) 
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.832ns (routing 0.393ns, distribution 1.439ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.352ns, distribution 1.289ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.832     1.995    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y189        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y189        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.074 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.836     3.910    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.938 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8458, routed)        2.022     5.960    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X35Y361        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[150][13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.641    11.771    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X35Y361        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[150][13]/C
                         clock pessimism              0.074    11.845    
                         clock uncertainty           -0.130    11.716    
    SLICE_X35Y361        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    11.650    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[150][13]
  -------------------------------------------------------------------
                         required time                         11.650    
                         arrival time                          -5.960    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[152][12]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 0.107ns (2.699%)  route 3.858ns (97.301%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.771ns = ( 11.771 - 10.000 ) 
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.832ns (routing 0.393ns, distribution 1.439ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.352ns, distribution 1.289ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.832     1.995    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y189        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y189        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.074 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.836     3.910    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.938 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8458, routed)        2.022     5.960    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X35Y360        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[152][12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.641    11.771    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X35Y360        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[152][12]/C
                         clock pessimism              0.074    11.845    
                         clock uncertainty           -0.130    11.716    
    SLICE_X35Y360        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.650    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[152][12]
  -------------------------------------------------------------------
                         required time                         11.650    
                         arrival time                          -5.960    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[153][12]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 0.107ns (2.699%)  route 3.858ns (97.301%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.771ns = ( 11.771 - 10.000 ) 
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.832ns (routing 0.393ns, distribution 1.439ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.352ns, distribution 1.289ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.832     1.995    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y189        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y189        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.074 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.836     3.910    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.938 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8458, routed)        2.022     5.960    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X35Y360        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[153][12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.641    11.771    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X35Y360        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[153][12]/C
                         clock pessimism              0.074    11.845    
                         clock uncertainty           -0.130    11.716    
    SLICE_X35Y360        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.650    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[153][12]
  -------------------------------------------------------------------
                         required time                         11.650    
                         arrival time                          -5.960    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[153][13]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 0.107ns (2.699%)  route 3.858ns (97.301%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.771ns = ( 11.771 - 10.000 ) 
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.832ns (routing 0.393ns, distribution 1.439ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.352ns, distribution 1.289ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.832     1.995    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y189        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y189        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.074 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.836     3.910    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.938 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8458, routed)        2.022     5.960    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X35Y361        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[153][13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.641    11.771    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X35Y361        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[153][13]/C
                         clock pessimism              0.074    11.845    
                         clock uncertainty           -0.130    11.716    
    SLICE_X35Y361        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.650    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[153][13]
  -------------------------------------------------------------------
                         required time                         11.650    
                         arrival time                          -5.960    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[156][11]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 0.107ns (2.699%)  route 3.858ns (97.301%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.771ns = ( 11.771 - 10.000 ) 
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.832ns (routing 0.393ns, distribution 1.439ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.352ns, distribution 1.289ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.832     1.995    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y189        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y189        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.074 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.836     3.910    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.938 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8458, routed)        2.022     5.960    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X35Y363        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[156][11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.641    11.771    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X35Y363        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[156][11]/C
                         clock pessimism              0.074    11.845    
                         clock uncertainty           -0.130    11.716    
    SLICE_X35Y363        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.650    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[156][11]
  -------------------------------------------------------------------
                         required time                         11.650    
                         arrival time                          -5.960    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[149][3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 0.107ns (2.699%)  route 3.857ns (97.301%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.770ns = ( 11.770 - 10.000 ) 
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.832ns (routing 0.393ns, distribution 1.439ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.352ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.832     1.995    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y189        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y189        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.074 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.836     3.910    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.938 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8458, routed)        2.021     5.959    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X35Y365        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[149][3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.640    11.770    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X35Y365        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[149][3]/C
                         clock pessimism              0.074    11.844    
                         clock uncertainty           -0.130    11.715    
    SLICE_X35Y365        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.649    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[149][3]
  -------------------------------------------------------------------
                         required time                         11.649    
                         arrival time                          -5.959    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[153][3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 0.107ns (2.699%)  route 3.857ns (97.301%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.770ns = ( 11.770 - 10.000 ) 
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.832ns (routing 0.393ns, distribution 1.439ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.352ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.832     1.995    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y189        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y189        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.074 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.836     3.910    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.938 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8458, routed)        2.021     5.959    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X35Y365        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[153][3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.640    11.770    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X35Y365        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[153][3]/C
                         clock pessimism              0.074    11.844    
                         clock uncertainty           -0.130    11.715    
    SLICE_X35Y365        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.649    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[153][3]
  -------------------------------------------------------------------
                         required time                         11.649    
                         arrival time                          -5.959    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[81][1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.107ns (2.701%)  route 3.854ns (97.299%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.767ns = ( 11.767 - 10.000 ) 
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.832ns (routing 0.393ns, distribution 1.439ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.352ns, distribution 1.285ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.832     1.995    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y189        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y189        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.074 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.836     3.910    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.938 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8458, routed)        2.018     5.956    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X35Y373        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[81][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.637    11.767    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X35Y373        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[81][1]/C
                         clock pessimism              0.074    11.841    
                         clock uncertainty           -0.130    11.712    
    SLICE_X35Y373        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.646    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[81][1]
  -------------------------------------------------------------------
                         required time                         11.646    
                         arrival time                          -5.956    
  -------------------------------------------------------------------
                         slack                                  5.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.857ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[16]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.853ns  (logic 0.056ns (3.023%)  route 1.797ns (96.977%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      1.007ns (routing 0.216ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.245ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.007     1.100    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y189        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y189        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.139 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.958     2.097    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.114 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8458, routed)        0.839     2.952    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X45Y181        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[16]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.098     1.214    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X45Y181        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[16]/C
                         clock pessimism             -0.099     1.115    
    SLICE_X45Y181        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.095    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           2.952    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.857ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[17]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.853ns  (logic 0.056ns (3.023%)  route 1.797ns (96.977%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      1.007ns (routing 0.216ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.245ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.007     1.100    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y189        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y189        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.139 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.958     2.097    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.114 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8458, routed)        0.839     2.952    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X45Y181        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.098     1.214    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X45Y181        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[17]/C
                         clock pessimism             -0.099     1.115    
    SLICE_X45Y181        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.095    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           2.952    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.857ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[18]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.853ns  (logic 0.056ns (3.023%)  route 1.797ns (96.977%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      1.007ns (routing 0.216ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.245ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.007     1.100    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y189        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y189        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.139 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.958     2.097    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.114 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8458, routed)        0.839     2.952    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X45Y182        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.098     1.214    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X45Y182        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[18]/C
                         clock pessimism             -0.099     1.115    
    SLICE_X45Y182        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.095    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           2.952    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.857ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[19]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.853ns  (logic 0.056ns (3.023%)  route 1.797ns (96.977%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      1.007ns (routing 0.216ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.245ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.007     1.100    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y189        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y189        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.139 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.958     2.097    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.114 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8458, routed)        0.839     2.952    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X45Y182        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.098     1.214    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X45Y182        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[19]/C
                         clock pessimism             -0.099     1.115    
    SLICE_X45Y182        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.095    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           2.952    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.857ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_1_reg_reg[16]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.853ns  (logic 0.056ns (3.023%)  route 1.797ns (96.977%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      1.007ns (routing 0.216ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.245ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.007     1.100    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y189        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y189        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.139 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.958     2.097    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.114 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8458, routed)        0.839     2.952    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X45Y181        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_1_reg_reg[16]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.098     1.214    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X45Y181        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_1_reg_reg[16]/C
                         clock pessimism             -0.099     1.115    
    SLICE_X45Y181        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.095    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_1_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           2.952    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.857ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_1_reg_reg[17]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.853ns  (logic 0.056ns (3.023%)  route 1.797ns (96.977%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      1.007ns (routing 0.216ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.245ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.007     1.100    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y189        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y189        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.139 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.958     2.097    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.114 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8458, routed)        0.839     2.952    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X45Y181        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_1_reg_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.098     1.214    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X45Y181        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_1_reg_reg[17]/C
                         clock pessimism             -0.099     1.115    
    SLICE_X45Y181        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.095    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_1_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           2.952    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.857ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_1_reg_reg[18]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.853ns  (logic 0.056ns (3.023%)  route 1.797ns (96.977%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      1.007ns (routing 0.216ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.245ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.007     1.100    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y189        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y189        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.139 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.958     2.097    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.114 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8458, routed)        0.839     2.952    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X45Y182        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_1_reg_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.098     1.214    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X45Y182        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_1_reg_reg[18]/C
                         clock pessimism             -0.099     1.115    
    SLICE_X45Y182        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.095    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_1_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           2.952    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.857ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_1_reg_reg[19]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.853ns  (logic 0.056ns (3.023%)  route 1.797ns (96.977%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      1.007ns (routing 0.216ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.245ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.007     1.100    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y189        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y189        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.139 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.958     2.097    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.114 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8458, routed)        0.839     2.952    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X45Y182        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_1_reg_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.098     1.214    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X45Y182        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_1_reg_reg[19]/C
                         clock pessimism             -0.099     1.115    
    SLICE_X45Y182        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.095    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_1_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           2.952    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.865ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.056ns (3.031%)  route 1.792ns (96.969%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      1.007ns (routing 0.216ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.085ns (routing 0.245ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.007     1.100    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y189        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y189        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.139 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.958     2.097    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.114 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8458, routed)        0.834     2.947    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X44Y208        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.085     1.201    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X44Y208        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[1]/C
                         clock pessimism             -0.099     1.102    
    SLICE_X44Y208        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.082    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           2.947    
  -------------------------------------------------------------------
                         slack                                  1.865    

Slack (MET) :             1.865ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[9]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.056ns (3.031%)  route 1.792ns (96.969%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      1.007ns (routing 0.216ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.085ns (routing 0.245ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.007     1.100    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y189        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y189        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.139 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.958     2.097    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.114 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8458, routed)        0.834     2.947    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X44Y208        FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.085     1.201    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X44Y208        FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[9]/C
                         clock pessimism             -0.099     1.102    
    SLICE_X44Y208        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     1.082    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           2.947    
  -------------------------------------------------------------------
                         slack                                  1.865    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.115ns  (logic 0.123ns (11.031%)  route 0.992ns (88.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.626ns (routing 0.352ns, distribution 1.274ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.697     0.697    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X23Y189        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     0.820 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.295     1.115    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X23Y189        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.626     1.756    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X23Y189        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.518ns  (logic 0.050ns (9.653%)  route 0.468ns (90.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.134ns (routing 0.245ns, distribution 0.889ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.365     0.365    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X23Y189        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     0.415 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.103     0.518    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X23Y189        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=9097, routed)        1.134     1.250    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X23Y189        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_1
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bxclk_ana
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.603ns  (logic 0.962ns (26.703%)  route 2.641ns (73.297%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.705ns (routing 0.697ns, distribution 1.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.705     1.868    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X44Y224        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y224        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.944 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/Q
                         net (fo=1, routed)           2.641     4.585    bxclk_ana_OBUF
    Y4                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.886     5.471 r  bxclk_ana_OBUF_inst/O
                         net (fo=0)                   0.000     5.471    bxclk_ana
    Y4                                                                r  bxclk_ana (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            super_pixel_sel
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.485ns  (logic 0.979ns (28.085%)  route 2.506ns (71.915%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.717ns (routing 0.697ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.717     1.880    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X44Y226        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y226        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.959 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/Q
                         net (fo=1, routed)           2.506     4.465    super_pixel_sel_OBUF
    W2                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.900     5.365 r  super_pixel_sel_OBUF_inst/O
                         net (fo=0)                   0.000     5.365    super_pixel_sel
    W2                                                                r  super_pixel_sel (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            reset_not
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.431ns  (logic 0.980ns (28.564%)  route 2.451ns (71.436%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.719ns (routing 0.697ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.719     1.882    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X44Y227        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y227        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     1.959 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/reset_not_iob_reg/Q
                         net (fo=1, routed)           2.451     4.410    reset_not_OBUF
    W1                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.903     5.313 r  reset_not_OBUF_inst/O
                         net (fo=0)                   0.000     5.313    reset_not
    W1                                                                r  reset_not (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bxclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.429ns  (logic 0.970ns (28.292%)  route 2.459ns (71.708%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.717ns (routing 0.697ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.717     1.880    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X44Y226        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y226        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.956 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_iob_reg/Q
                         net (fo=1, routed)           2.459     4.415    bxclk_OBUF
    AB4                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.894     5.310 r  bxclk_OBUF_inst/O
                         net (fo=0)                   0.000     5.310    bxclk
    AB4                                                               r  bxclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_load_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            scan_load
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.372ns  (logic 0.987ns (29.275%)  route 2.385ns (70.725%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.706ns (routing 0.697ns, distribution 1.009ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.706     1.869    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X44Y215        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_load_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y215        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.949 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_load_iob_reg/Q
                         net (fo=1, routed)           2.385     4.334    scan_load_OBUF
    AB3                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.907     5.242 r  scan_load_OBUF_inst/O
                         net (fo=0)                   0.000     5.242    scan_load
    AB3                                                               r  scan_load (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            scan_in
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.349ns  (logic 0.992ns (29.626%)  route 2.357ns (70.374%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.720ns (routing 0.697ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.720     1.883    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X44Y206        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y206        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.960 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_in_iob_reg/Q
                         net (fo=1, routed)           2.357     4.317    scan_in_OBUF
    AC3                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.915     5.232 r  scan_in_OBUF_inst/O
                         net (fo=0)                   0.000     5.232    scan_in
    AC3                                                               r  scan_in (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_load_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            scan_load
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.582ns  (logic 0.440ns (27.818%)  route 1.142ns (72.183%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.943ns (routing 0.381ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        0.943     1.036    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X44Y215        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_load_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y215        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.077 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_load_iob_reg/Q
                         net (fo=1, routed)           1.142     2.219    scan_load_OBUF
    AB3                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.399     2.618 r  scan_load_OBUF_inst/O
                         net (fo=0)                   0.000     2.618    scan_load
    AB3                                                               r  scan_load (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            scan_in
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.579ns  (logic 0.445ns (28.186%)  route 1.134ns (71.814%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.947ns (routing 0.381ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        0.947     1.040    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X44Y206        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y206        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.078 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_in_iob_reg/Q
                         net (fo=1, routed)           1.134     2.212    scan_in_OBUF
    AC3                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.407     2.619 r  scan_in_OBUF_inst/O
                         net (fo=0)                   0.000     2.619    scan_in
    AC3                                                               r  scan_in (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bxclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.609ns  (logic 0.424ns (26.361%)  route 1.185ns (73.639%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.948ns (routing 0.381ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        0.948     1.041    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X44Y226        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y226        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.079 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_iob_reg/Q
                         net (fo=1, routed)           1.185     2.264    bxclk_OBUF
    AB4                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.386     2.650 r  bxclk_OBUF_inst/O
                         net (fo=0)                   0.000     2.650    bxclk
    AB4                                                               r  bxclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            reset_not
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.614ns  (logic 0.434ns (26.889%)  route 1.180ns (73.111%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.949ns (routing 0.381ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        0.949     1.042    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X44Y227        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y227        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.081 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/reset_not_iob_reg/Q
                         net (fo=1, routed)           1.180     2.261    reset_not_OBUF
    W1                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.395     2.656 r  reset_not_OBUF_inst/O
                         net (fo=0)                   0.000     2.656    reset_not
    W1                                                                r  reset_not (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            super_pixel_sel
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.637ns  (logic 0.431ns (26.311%)  route 1.206ns (73.689%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.948ns (routing 0.381ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        0.948     1.041    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X44Y226        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y226        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.080 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/Q
                         net (fo=1, routed)           1.206     2.286    super_pixel_sel_OBUF
    W2                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.392     2.677 r  super_pixel_sel_OBUF_inst/O
                         net (fo=0)                   0.000     2.677    super_pixel_sel
    W2                                                                r  super_pixel_sel (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bxclk_ana
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.693ns  (logic 0.416ns (24.582%)  route 1.277ns (75.418%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.943ns (routing 0.381ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        0.943     1.036    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X44Y224        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y224        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.074 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/Q
                         net (fo=1, routed)           1.277     2.351    bxclk_ana_OBUF
    Y4                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.378     2.729 r  bxclk_ana_OBUF_inst/O
                         net (fo=0)                   0.000     2.729    bxclk_ana
    Y4                                                                r  bxclk_ana (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 scan_out
                            (input port)
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_out_iob_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.708ns  (logic 0.538ns (19.880%)  route 2.170ns (80.120%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.514ns (routing 0.629ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC1                                               0.000     0.000 r  scan_out (IN)
                         net (fo=0)                   0.000     0.000    scan_out_IBUF_inst/I
    AC1                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.538     0.538 r  scan_out_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    scan_out_IBUF_inst/OUT
    AC1                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.538 r  scan_out_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.170     2.708    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_out
    SLICE_X47Y201        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_out_iob_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.514     1.646    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X47Y201        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_out_iob_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 scan_out
                            (input port)
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_out_iob_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.172ns  (logic 0.173ns (14.778%)  route 0.999ns (85.222%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.085ns (routing 0.431ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC1                                               0.000     0.000 r  scan_out (IN)
                         net (fo=0)                   0.000     0.000    scan_out_IBUF_inst/I
    AC1                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.173     0.173 r  scan_out_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.173    scan_out_IBUF_inst/OUT
    AC1                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.173 r  scan_out_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.999     1.172    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_out
    SLICE_X47Y201        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_out_iob_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y4 (CLOCK_ROOT)    net (fo=1576, routed)        1.085     1.201    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X47Y201        FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_out_iob_reg/C





