// Seed: 1648383410
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  supply1 id_11 = 1, id_12, id_13;
  assign id_9 = id_2 - -1;
  wire id_14, id_15, id_16, id_17, id_18, id_19, id_20;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
  wire id_8;
  or primCall (id_2, id_11, id_7, id_4, id_13);
  wire id_9, id_10, id_11, id_12;
  id_13(
      -1'h0, -1, 1
  );
  module_0 modCall_1 (
      id_12,
      id_12,
      id_8,
      id_7,
      id_12,
      id_9,
      id_7,
      id_11,
      id_11,
      id_8
  );
  tri0 id_14 = -1;
  wire id_15;
  wire id_16;
  wire id_17, id_18;
endmodule
