###############################################################
#  Generated by:      Cadence Innovus 19.16-s053_1
#  OS:                Linux x86_64(Host ID auto.ece.pdx.edu)
#  Generated on:      Thu May 25 00:11:46 2023
#  Design:            ORCA_TOP
#  Command:           report_ccopt_clock_trees -summary -file ../reports/ORCA_TOP.innovus.postcts.ccopt_clock_trees.rpt
###############################################################

Clock DAG stats:
================

--------------------------------------------------------------
Cell type                     Count    Area        Capacitance
--------------------------------------------------------------
Buffers                          0        0.000        0.000
Inverters                      173     1488.013      174.497
Integrated Clock Gates          31      199.503       21.683
Non-Integrated Clock Gates       0        0.000        0.000
Clock Logic                     37      102.928       32.822
All                            241     1790.444      229.001
--------------------------------------------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top           0.000
Trunk     23777.422
Leaf      48641.956
Total     72419.378
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top            0.000
Trunk      22083.472
Leaf       32668.828
Total      54752.300
-----------------------


Clock DAG capacitances:
=======================

------------------------------------------
Type     Gate        Wire        Total
------------------------------------------
Top         0.000       0.000        0.000
Trunk     215.333    2412.544     2627.877
Leaf     3797.372    4509.261     8306.633
Total    4012.705    6921.805    10934.510
------------------------------------------


Clock DAG sink capacitances:
============================

------------------------------------------------------------
Count    Total       Average    Std. Dev.    Min      Max
------------------------------------------------------------
5228     3783.022     0.724       0.734      0.000    10.000
------------------------------------------------------------


Clock DAG net violations:
=========================

--------------------------------------------------------------------------------------------
Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
--------------------------------------------------------------------------------------------
Remaining Transition    ns         1       0.003       0.000      0.003    [0.003]
--------------------------------------------------------------------------------------------


Clock DAG primary half-corner transition distribution:
======================================================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.075       1       0.056       0.000      0.056    0.056    {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}                                       -
Trunk       0.137       1       0.074       0.000      0.074    0.074    {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}                                       -
Trunk       0.138       1       0.038       0.000      0.038    0.038    {1 <= 0.083ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.131ns, 0 <= 0.138ns}                                       -
Trunk       0.145      66       0.067       0.020      0.041    0.118    {58 <= 0.087ns, 6 <= 0.116ns, 2 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}                                      -
Trunk       0.177       4       0.101       0.038      0.061    0.135    {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}                                       -
Trunk       0.180       4       0.056       0.005      0.054    0.063    {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}                                       -
Trunk       0.184       5       0.156       0.024      0.116    0.176    {0 <= 0.111ns, 1 <= 0.148ns, 2 <= 0.166ns, 1 <= 0.175ns, 1 <= 0.184ns}                                       -
Trunk       0.185       7       0.091       0.028      0.060    0.125    {5 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}                                       -
Trunk       0.209       2       0.064       0.015      0.053    0.075    {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}                                       -
Trunk       0.235       1       0.143       0.000      0.143    0.143    {0 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}                                       -
Trunk       0.300      38       0.225       0.055      0.000    0.380    {4 <= 0.180ns, 24 <= 0.240ns, 6 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}    {1 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
Leaf        0.110       4       0.082       0.018      0.070    0.108    {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}                                       -
Leaf        0.130      12       0.095       0.011      0.071    0.109    {2 <= 0.078ns, 8 <= 0.104ns, 2 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}                                       -
Leaf        0.140       1       0.124       0.000      0.124    0.124    {0 <= 0.084ns, 0 <= 0.112ns, 1 <= 0.126ns, 0 <= 0.133ns, 0 <= 0.140ns}                                       -
Leaf        0.145      36       0.086       0.016      0.042    0.116    {6 <= 0.087ns, 29 <= 0.116ns, 1 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}                                      -
Leaf        0.180       2       0.102       0.004      0.099    0.105    {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}                                       -
Leaf        0.185      57       0.123       0.014      0.062    0.148    {3 <= 0.111ns, 53 <= 0.148ns, 1 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}                                      -
Leaf        0.300       5       0.287       0.014      0.269    0.303    {0 <= 0.180ns, 0 <= 0.240ns, 1 <= 0.270ns, 2 <= 0.285ns, 1 <= 0.300ns}     {1 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

-----------------------------------------------
Name            Type        Inst     Inst Area 
                            Count    (um^2)
-----------------------------------------------
IBUFFX32_RVT    inverter      69      806.653
IBUFFX16_LVT    inverter     102      673.990
IBUFFX8_HVT     inverter       1        4.320
IBUFFX4_HVT     inverter       1        3.050
CGLNPRX8_LVT    icg            5       39.392
CGLPPRX8_LVT    icg            4       29.481
CGLPPRX2_LVT    icg            6       35.072
CGLNPRX2_LVT    icg            4       25.414
CGLPPRX2_HVT    icg           12       70.144
LSUPX8_LVT      logic          1       11.182
AO21X2_LVT      logic          1        2.796
AO21X1_LVT      logic          2        5.083
AO21X1_RVT      logic          1        2.541
AO22X1_HVT      logic         32       81.326
-----------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

----------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max      Max          Standard   Wire      Gate      Clock Tree Root
Name        Gates              Clock  Non-leaf  Leaf    Length   Source-sink  cell area  cap       cap       
                               Cells  Fanout    Fanout  (um)     Resistance   (um^2)     (fF)      (fF)      
                                                                 (Ohms)                                      
----------------------------------------------------------------------------------------------------------------------------------------
PCI_CLK       2     0     11     1        4      100    744.192   10293.1      107.757    419.536   283.272  pclk
SDRAM_CLK     3     0    105    33       32      100    992.721   17782.2      980.996   4434.802  2340.095  sdram_clk
SYS_2x_CLK   22     0     41     3       17       98    717.099    9468.77     557.338   1896.377  1363.930  sys_2x_clk
SYS_CLK       5     0     31     1        9       98    681.371    9468.77     355.547   1503.238  1200.310  I_CLOCKING/sys_clk_in_reg/Q
ate_clk      27     0    155    37       32      100    992.721   17782.2     1605.936   6045.214  3970.220  ate_clk
----------------------------------------------------------------------------------------------------------------------------------------

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                          Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------
PCI_CLK          0             0             0            0           0          0        394        0       0      0         0         0
SDRAM_CLK        0             0            34            0           0          0       1481     1375       4      0         0        34
SYS_2x_CLK       0             0             0            0           0          0       1868        0      60      0         0         0
SYS_CLK          0             0             0            0           0          0       1672        0      52      0         0         0
ate_clk          0             0             0            0           0          0       3715     1383      64      0         0        34
-------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

------------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire      Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap       cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (fF)      (fF)
                                                                        (Ohms)                            
------------------------------------------------------------------------------------------------------------------
 31     0    173    37       32     1.89147    100    44.9744  992.721   1778.216    1790.444   6921.805  4012.705
------------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0            34            0           0          0       3747     1383      64      0         0        34
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

------------------------------------------------------------------------
Metric                               Minimum  Average  Maximum   Std.dev
------------------------------------------------------------------------
Source-sink routed net length (um)    2.432   209.248   992.721  220.747
Source-sink manhattan distance (um)   2.584   204.169   985.872  218.970
Source-sink resistance (Ohm)          4.579   303.355  1778.216  348.081
------------------------------------------------------------------------

Transition distribution for half-corner worst_corner:setup.late:
================================================================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.075       1       0.056       0.000      0.056    0.056    {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}                                       -
Trunk       0.137       1       0.074       0.000      0.074    0.074    {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}                                       -
Trunk       0.138       1       0.038       0.000      0.038    0.038    {1 <= 0.083ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.131ns, 0 <= 0.138ns}                                       -
Trunk       0.145      66       0.067       0.020      0.041    0.118    {58 <= 0.087ns, 6 <= 0.116ns, 2 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}                                      -
Trunk       0.177       4       0.101       0.038      0.061    0.135    {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}                                       -
Trunk       0.180       4       0.056       0.005      0.054    0.063    {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}                                       -
Trunk       0.184       5       0.156       0.024      0.116    0.176    {0 <= 0.111ns, 1 <= 0.148ns, 2 <= 0.166ns, 1 <= 0.175ns, 1 <= 0.184ns}                                       -
Trunk       0.185       7       0.091       0.028      0.060    0.125    {5 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}                                       -
Trunk       0.209       2       0.064       0.015      0.053    0.075    {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}                                       -
Trunk       0.235       1       0.143       0.000      0.143    0.143    {0 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}                                       -
Trunk       0.300      37       0.231       0.041      0.143    0.380    {3 <= 0.180ns, 24 <= 0.240ns, 6 <= 0.270ns, 2 <= 0.285ns, 0 <= 0.300ns}    {1 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
Leaf        0.110       4       0.082       0.018      0.070    0.108    {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}                                       -
Leaf        0.130      12       0.095       0.011      0.071    0.109    {2 <= 0.078ns, 8 <= 0.104ns, 2 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}                                       -
Leaf        0.140       1       0.124       0.000      0.124    0.124    {0 <= 0.084ns, 0 <= 0.112ns, 1 <= 0.126ns, 0 <= 0.133ns, 0 <= 0.140ns}                                       -
Leaf        0.145      36       0.086       0.016      0.042    0.116    {6 <= 0.087ns, 29 <= 0.116ns, 1 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}                                      -
Leaf        0.180       2       0.102       0.004      0.099    0.105    {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}                                       -
Leaf        0.185      57       0.123       0.014      0.062    0.148    {3 <= 0.111ns, 53 <= 0.148ns, 1 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}                                      -
Leaf        0.300       5       0.287       0.014      0.269    0.303    {0 <= 0.180ns, 0 <= 0.240ns, 1 <= 0.270ns, 2 <= 0.285ns, 1 <= 0.300ns}     {1 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
PCI_CLK             0                 0               0             0            0
SDRAM_CLK           0                 0               0             0            5
SYS_2x_CLK          0                 0               0             0            0
SYS_CLK             0                 0               0             0            0
ate_clk             0                 0               0             0            0
---------------------------------------------------------------------------------------
Total               0                 0               0             0            5
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 5 clock tree pins with a slew violation.

Slew violation summary across all clock trees - Top 5 violating pins:
=====================================================================

Target and measured clock slews (in ns):

-----------------------------------------------------------------------------------------------------------------------------
Half corner              Violation  Slew    Slew      Dont   Ideal  Target    Pin
                         amount     target  achieved  touch  net?   source    
                                                      net?                    
-----------------------------------------------------------------------------------------------------------------------------
worst_corner:setup.late    0.080    0.300    0.380    N      N      explicit  CTS_cmf_inv_02766/A
worst_corner:setup.late    0.080    0.300    0.380    N      N      explicit  I_SDRAM_TOP/I_SDRAM_IF/U13008/Y
worst_corner:setup.late    0.011    0.300    0.311    N      N      explicit  CTS_cmf_inv_02522/A
worst_corner:setup.late    0.011    0.300    0.311    N      N      explicit  I_SDRAM_TOP/I_SDRAM_IF/U13010/Y
worst_corner:setup.late    0.003    0.300    0.303    N      N      explicit  I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CE1
-----------------------------------------------------------------------------------------------------------------------------

Target sources:
auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.
explicit - target is explicitly set via target_max_trans property.
pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
liberty explicit - target is explicitly set via max_transition from liberty library.

Found 0 pins on nets marked dont_touch that have slew violations.
Found 0 pins on nets marked dont_touch that do not have slew violations.
Found 0 pins on nets marked ideal_network that have slew violations.
Found 0 pins on nets marked ideal_network that do not have slew violations.


Clock Timing Summary:
=====================

Target and measured clock slews (in ns):

-----------------------------------------------------------------------------------------------------------------------------------------------
Clock tree  Timing Corner             Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                                      Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
-----------------------------------------------------------------------------------------------------------------------------------------------
PCI_CLK     worst_corner:setup.early     0.129          0.111         0.139          0.150      ignored          -      ignored          -
PCI_CLK     worst_corner:setup.late      0.144          0.117         0.141          0.152      explicit      0.300     explicit      0.300
PCI_CLK     best_corner:hold.early       0.042          0.042         0.037          0.037      ignored          -      ignored          -
PCI_CLK     best_corner:hold.late        0.044          0.044         0.037          0.037      ignored          -      ignored          -
SDRAM_CLK   worst_corner:setup.early     0.273          0.181         0.339          0.297      ignored          -      ignored          -
SDRAM_CLK   worst_corner:setup.late      0.303          0.187         0.380          0.321      explicit     *0.300     explicit     *0.300
SDRAM_CLK   best_corner:hold.early       0.118          0.106         0.067          0.067      ignored          -      ignored          -
SDRAM_CLK   best_corner:hold.late        0.133          0.106         0.073          0.073      ignored          -      ignored          -
SYS_2x_CLK  worst_corner:setup.early     0.286          0.183         0.155          0.175      ignored          -      ignored          -
SYS_2x_CLK  worst_corner:setup.late      0.284          0.188         0.192          0.175      explicit      0.300     explicit      0.300
SYS_2x_CLK  best_corner:hold.early       0.103          0.059         0.035          0.039      ignored          -      ignored          -
SYS_2x_CLK  best_corner:hold.late        0.109          0.060         0.036          0.039      ignored          -      ignored          -
SYS_CLK     worst_corner:setup.early     0.286          0.183         0.155          0.175      ignored          -      ignored          -
SYS_CLK     worst_corner:setup.late      0.284          0.188         0.155          0.175      explicit      0.300     explicit      0.300
SYS_CLK     best_corner:hold.early       0.103          0.051         0.034          0.039      ignored          -      ignored          -
SYS_CLK     best_corner:hold.late        0.109          0.054         0.034          0.039      ignored          -      ignored          -
ate_clk     worst_corner:setup.early     0.286          0.183         0.339          0.297      ignored          -      ignored          -
ate_clk     worst_corner:setup.late      0.303          0.188         0.380          0.321      explicit     *0.300     explicit     *0.300
ate_clk     best_corner:hold.early       0.118          0.106         0.067          0.067      ignored          -      ignored          -
ate_clk     best_corner:hold.late        0.133          0.106         0.073          0.073      ignored          -      ignored          -
-----------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

Total Transition Slacks Summary:
================================

-------------------------------------------------------------------------------------------------
Total       Total Leaf    Total        Total Leaf    Mean        Median      Std.Dev     Worst
Overslew    Overslew      Underslew    Underslew     Overslew    Overslew    Overslew    Overslew
-------------------------------------------------------------------------------------------------
 0.094        0.003        -16.451       -6.389       0.023       0.007       0.038       0.080
-------------------------------------------------------------------------------------------------

Transition times measured in the half-corner worst_corner:setup.late

Top Overslews:

------------------------------------------------
Driving node                       Overslew (ns)
------------------------------------------------
I_SDRAM_TOP/I_SDRAM_IF/U13008          0.080
I_SDRAM_TOP/I_SDRAM_IF/U13010          0.011
I_SDRAM_TOP/CTS_ccl_a_inv_00277        0.003
A1e66d                                 0.000
------------------------------------------------

Top Underslews:

---------------------------------------------------------------------------
Driving node                                                 Underslew (ns)
---------------------------------------------------------------------------
SDRAM_CLK                                                        -0.157
I_CLOCKING/occ_int1/U1                                           -0.156
SYS_2x_CLK                                                       -0.148
PCI_CLK                                                          -0.148
occ_int2/U1                                                      -0.135
I_BLENDER_0/clk_gate_rem_green_reg/latch                         -0.126
I_BLENDER_1/clk_gate_rem_green_reg/latch                         -0.126
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch        -0.125
CTS_ccl_a_inv_00401                                              -0.125
occ_int2/CTS_ccd_inv_00430                                       -0.124
---------------------------------------------------------------------------

