Classic Timing Analyzer report for lab2
Mon Sep 24 18:50:56 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. Clock Setup: 'N3'
  8. Clock Setup: 'M3'
  9. Clock Setup: 'M2'
 10. Clock Setup: 'N2'
 11. Clock Setup: 'M1'
 12. Clock Setup: 'N1'
 13. Clock Setup: 'M0'
 14. Clock Setup: 'N0'
 15. Clock Hold: 'CLK'
 16. Clock Hold: 'N3'
 17. Clock Hold: 'M3'
 18. Clock Hold: 'M2'
 19. Clock Hold: 'N2'
 20. Clock Hold: 'M1'
 21. Clock Hold: 'N1'
 22. Clock Hold: 'M0'
 23. Clock Hold: 'N0'
 24. tsu
 25. tco
 26. th
 27. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------+----------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                    ; To                   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------+----------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 2.186 ns                         ; N2                      ; lab2:inst|inst7      ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 16.113 ns                        ; DCA:inst3|74160:inst6|8 ; DCa[0]               ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -0.484 ns                        ; M1                      ; lab2:inst|inst7      ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 232.77 MHz ( period = 4.296 ns ) ; lab2:inst|inst3         ; lab2:inst|inst7      ; CLK        ; CLK      ; 0            ;
; Clock Setup: 'N0'            ; N/A                                      ; None          ; 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|inst32    ; DIVIDER:inst2|inst11 ; N0         ; N0       ; 0            ;
; Clock Setup: 'M0'            ; N/A                                      ; None          ; 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|inst32    ; DIVIDER:inst2|inst11 ; M0         ; M0       ; 0            ;
; Clock Setup: 'N1'            ; N/A                                      ; None          ; 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|inst32    ; DIVIDER:inst2|inst11 ; N1         ; N1       ; 0            ;
; Clock Setup: 'M1'            ; N/A                                      ; None          ; 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|inst32    ; DIVIDER:inst2|inst11 ; M1         ; M1       ; 0            ;
; Clock Setup: 'N2'            ; N/A                                      ; None          ; 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|inst32    ; DIVIDER:inst2|inst11 ; N2         ; N2       ; 0            ;
; Clock Setup: 'M2'            ; N/A                                      ; None          ; 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|inst32    ; DIVIDER:inst2|inst11 ; M2         ; M2       ; 0            ;
; Clock Setup: 'M3'            ; N/A                                      ; None          ; 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|inst32    ; DIVIDER:inst2|inst11 ; M3         ; M3       ; 0            ;
; Clock Setup: 'N3'            ; N/A                                      ; None          ; 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|inst32    ; DIVIDER:inst2|inst11 ; N3         ; N3       ; 0            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; DIVIDER:inst2|inst32    ; DIVIDER:inst2|inst32 ; CLK        ; CLK      ; 16           ;
; Clock Hold: 'N3'             ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; DIVIDER:inst2|inst32    ; DIVIDER:inst2|inst32 ; N3         ; N3       ; 9            ;
; Clock Hold: 'M3'             ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; DIVIDER:inst2|inst32    ; DIVIDER:inst2|inst32 ; M3         ; M3       ; 9            ;
; Clock Hold: 'M2'             ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; DIVIDER:inst2|inst32    ; DIVIDER:inst2|inst32 ; M2         ; M2       ; 9            ;
; Clock Hold: 'N2'             ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; DIVIDER:inst2|inst32    ; DIVIDER:inst2|inst32 ; N2         ; N2       ; 9            ;
; Clock Hold: 'M1'             ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; DIVIDER:inst2|inst32    ; DIVIDER:inst2|inst32 ; M1         ; M1       ; 9            ;
; Clock Hold: 'N1'             ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; DIVIDER:inst2|inst32    ; DIVIDER:inst2|inst32 ; N1         ; N1       ; 9            ;
; Clock Hold: 'M0'             ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; DIVIDER:inst2|inst32    ; DIVIDER:inst2|inst32 ; M0         ; M0       ; 9            ;
; Clock Hold: 'N0'             ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; DIVIDER:inst2|inst32    ; DIVIDER:inst2|inst32 ; N0         ; N0       ; 9            ;
; Total number of failed paths ;                                          ;               ;                                  ;                         ;                      ;            ;          ; 88           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------+----------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; N3              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; M3              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; M2              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; N2              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; M1              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; N1              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; M0              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; N0              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                  ; To                                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 232.77 MHz ( period = 4.296 ns )               ; lab2:inst|inst3                                                                                       ; lab2:inst|inst7                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.314 ns                ;
; N/A   ; 426.08 MHz ( period = 2.347 ns )               ; DIVIDER:inst2|inst32                                                                                  ; DIVIDER:inst2|inst11                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 0.274 ns                ;
; N/A   ; 432.71 MHz ( period = 2.311 ns )               ; lab2:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]       ; lab2:inst|inst7                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.141 ns                ;
; N/A   ; 446.03 MHz ( period = 2.242 ns )               ; lab2:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]       ; lab2:inst|inst7                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.072 ns                ;
; N/A   ; 452.69 MHz ( period = 2.209 ns )               ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|9                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.052 ns                ;
; N/A   ; 454.13 MHz ( period = 2.202 ns )               ; lab2:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]       ; lab2:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]       ; CLK        ; CLK      ; None                        ; None                      ; 2.018 ns                ;
; N/A   ; 482.86 MHz ( period = 2.071 ns )               ; lab2:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]       ; lab2:inst|inst7                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 0.901 ns                ;
; N/A   ; 484.03 MHz ( period = 2.066 ns )               ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|8                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 0.909 ns                ;
; N/A   ; 486.14 MHz ( period = 2.057 ns )               ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|7                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 0.900 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]       ; lab2:inst|inst7                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 0.794 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]       ; lab2:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]       ; CLK        ; CLK      ; None                        ; None                      ; 1.755 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]       ; lab2:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]       ; CLK        ; CLK      ; None                        ; None                      ; 1.737 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]       ; lab2:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]       ; CLK        ; CLK      ; None                        ; None                      ; 1.705 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|8                                                                               ; DCA:inst3|74160:inst6|9                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 0.724 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]       ; lab2:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]       ; CLK        ; CLK      ; None                        ; None                      ; 1.669 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]       ; lab2:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]       ; CLK        ; CLK      ; None                        ; None                      ; 1.533 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|9                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 0.544 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|8                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|9                                                                               ; DCA:inst3|74160:inst6|7                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 0.507 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|6                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|8                                                                               ; DCA:inst3|74160:inst6|8                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|7                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]       ; lab2:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]       ; CLK        ; CLK      ; None                        ; None                      ; 1.446 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]       ; lab2:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]       ; CLK        ; CLK      ; None                        ; None                      ; 1.406 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]       ; lab2:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]       ; CLK        ; CLK      ; None                        ; None                      ; 1.372 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]       ; lab2:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]       ; CLK        ; CLK      ; None                        ; None                      ; 1.372 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|inst32                                                                                  ; DIVIDER:inst2|inst32                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|inst10                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 0.885 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|inst10                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 0.876 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2:inst|inst3                                                                                       ; lab2:inst|inst3                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2:inst|inst32                                                                                      ; lab2:inst|inst32                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DIVIDER:inst2|inst10                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 0.727 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|inst10                                                                                  ; CLK        ; CLK      ; None                        ; None                      ; 0.622 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'N3'                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                  ; To                                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 500.00 MHz ( period = 2.000 ns )               ; DIVIDER:inst2|inst32                                                                                  ; DIVIDER:inst2|inst11                                                                                  ; N3         ; N3       ; None                        ; None                      ; 0.274 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|9                                                                               ; N3         ; N3       ; None                        ; None                      ; 1.052 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|8                                                                               ; N3         ; N3       ; None                        ; None                      ; 0.909 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|7                                                                               ; N3         ; N3       ; None                        ; None                      ; 0.900 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|8                                                                               ; DCA:inst3|74160:inst6|9                                                                               ; N3         ; N3       ; None                        ; None                      ; 0.724 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|9                                                                               ; N3         ; N3       ; None                        ; None                      ; 0.544 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|8                                                                               ; N3         ; N3       ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|9                                                                               ; DCA:inst3|74160:inst6|7                                                                               ; N3         ; N3       ; None                        ; None                      ; 0.507 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|6                                                                               ; N3         ; N3       ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|8                                                                               ; DCA:inst3|74160:inst6|8                                                                               ; N3         ; N3       ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|7                                                                               ; N3         ; N3       ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|inst32                                                                                  ; DIVIDER:inst2|inst32                                                                                  ; N3         ; N3       ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; N3         ; N3       ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; N3         ; N3       ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; N3         ; N3       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; N3         ; N3       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; N3         ; N3       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; N3         ; N3       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; N3         ; N3       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; N3         ; N3       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; N3         ; N3       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; N3         ; N3       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; N3         ; N3       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; N3         ; N3       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; N3         ; N3       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; N3         ; N3       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; N3         ; N3       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; N3         ; N3       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; N3         ; N3       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; N3         ; N3       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; N3         ; N3       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; N3         ; N3       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|inst10                                                                                  ; N3         ; N3       ; None                        ; None                      ; 0.885 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|inst10                                                                                  ; N3         ; N3       ; None                        ; None                      ; 0.876 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2:inst|inst3                                                                                       ; lab2:inst|inst3                                                                                       ; N3         ; N3       ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2:inst|inst32                                                                                      ; lab2:inst|inst32                                                                                      ; N3         ; N3       ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DIVIDER:inst2|inst10                                                                                  ; N3         ; N3       ; None                        ; None                      ; 0.727 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|inst10                                                                                  ; N3         ; N3       ; None                        ; None                      ; 0.622 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'M3'                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                  ; To                                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 500.00 MHz ( period = 2.000 ns )               ; DIVIDER:inst2|inst32                                                                                  ; DIVIDER:inst2|inst11                                                                                  ; M3         ; M3       ; None                        ; None                      ; 0.274 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|9                                                                               ; M3         ; M3       ; None                        ; None                      ; 1.052 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|8                                                                               ; M3         ; M3       ; None                        ; None                      ; 0.909 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|7                                                                               ; M3         ; M3       ; None                        ; None                      ; 0.900 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|8                                                                               ; DCA:inst3|74160:inst6|9                                                                               ; M3         ; M3       ; None                        ; None                      ; 0.724 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|9                                                                               ; M3         ; M3       ; None                        ; None                      ; 0.544 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|8                                                                               ; M3         ; M3       ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|9                                                                               ; DCA:inst3|74160:inst6|7                                                                               ; M3         ; M3       ; None                        ; None                      ; 0.507 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|6                                                                               ; M3         ; M3       ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|8                                                                               ; DCA:inst3|74160:inst6|8                                                                               ; M3         ; M3       ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|7                                                                               ; M3         ; M3       ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|inst32                                                                                  ; DIVIDER:inst2|inst32                                                                                  ; M3         ; M3       ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; M3         ; M3       ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; M3         ; M3       ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; M3         ; M3       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; M3         ; M3       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; M3         ; M3       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; M3         ; M3       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; M3         ; M3       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; M3         ; M3       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; M3         ; M3       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; M3         ; M3       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; M3         ; M3       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; M3         ; M3       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; M3         ; M3       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; M3         ; M3       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; M3         ; M3       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; M3         ; M3       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; M3         ; M3       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; M3         ; M3       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; M3         ; M3       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; M3         ; M3       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|inst10                                                                                  ; M3         ; M3       ; None                        ; None                      ; 0.885 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|inst10                                                                                  ; M3         ; M3       ; None                        ; None                      ; 0.876 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2:inst|inst3                                                                                       ; lab2:inst|inst3                                                                                       ; M3         ; M3       ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2:inst|inst32                                                                                      ; lab2:inst|inst32                                                                                      ; M3         ; M3       ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DIVIDER:inst2|inst10                                                                                  ; M3         ; M3       ; None                        ; None                      ; 0.727 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|inst10                                                                                  ; M3         ; M3       ; None                        ; None                      ; 0.622 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'M2'                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                  ; To                                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 500.00 MHz ( period = 2.000 ns )               ; DIVIDER:inst2|inst32                                                                                  ; DIVIDER:inst2|inst11                                                                                  ; M2         ; M2       ; None                        ; None                      ; 0.274 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|9                                                                               ; M2         ; M2       ; None                        ; None                      ; 1.052 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|8                                                                               ; M2         ; M2       ; None                        ; None                      ; 0.909 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|7                                                                               ; M2         ; M2       ; None                        ; None                      ; 0.900 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|8                                                                               ; DCA:inst3|74160:inst6|9                                                                               ; M2         ; M2       ; None                        ; None                      ; 0.724 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|9                                                                               ; M2         ; M2       ; None                        ; None                      ; 0.544 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|8                                                                               ; M2         ; M2       ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|9                                                                               ; DCA:inst3|74160:inst6|7                                                                               ; M2         ; M2       ; None                        ; None                      ; 0.507 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|6                                                                               ; M2         ; M2       ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|8                                                                               ; DCA:inst3|74160:inst6|8                                                                               ; M2         ; M2       ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|7                                                                               ; M2         ; M2       ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|inst32                                                                                  ; DIVIDER:inst2|inst32                                                                                  ; M2         ; M2       ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; M2         ; M2       ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; M2         ; M2       ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; M2         ; M2       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; M2         ; M2       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; M2         ; M2       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; M2         ; M2       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; M2         ; M2       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; M2         ; M2       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; M2         ; M2       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; M2         ; M2       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; M2         ; M2       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; M2         ; M2       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; M2         ; M2       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; M2         ; M2       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; M2         ; M2       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; M2         ; M2       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; M2         ; M2       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; M2         ; M2       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; M2         ; M2       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; M2         ; M2       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|inst10                                                                                  ; M2         ; M2       ; None                        ; None                      ; 0.885 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|inst10                                                                                  ; M2         ; M2       ; None                        ; None                      ; 0.876 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2:inst|inst3                                                                                       ; lab2:inst|inst3                                                                                       ; M2         ; M2       ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2:inst|inst32                                                                                      ; lab2:inst|inst32                                                                                      ; M2         ; M2       ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DIVIDER:inst2|inst10                                                                                  ; M2         ; M2       ; None                        ; None                      ; 0.727 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|inst10                                                                                  ; M2         ; M2       ; None                        ; None                      ; 0.622 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'N2'                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                  ; To                                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 500.00 MHz ( period = 2.000 ns )               ; DIVIDER:inst2|inst32                                                                                  ; DIVIDER:inst2|inst11                                                                                  ; N2         ; N2       ; None                        ; None                      ; 0.274 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|9                                                                               ; N2         ; N2       ; None                        ; None                      ; 1.052 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|8                                                                               ; N2         ; N2       ; None                        ; None                      ; 0.909 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|7                                                                               ; N2         ; N2       ; None                        ; None                      ; 0.900 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|8                                                                               ; DCA:inst3|74160:inst6|9                                                                               ; N2         ; N2       ; None                        ; None                      ; 0.724 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|9                                                                               ; N2         ; N2       ; None                        ; None                      ; 0.544 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|8                                                                               ; N2         ; N2       ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|9                                                                               ; DCA:inst3|74160:inst6|7                                                                               ; N2         ; N2       ; None                        ; None                      ; 0.507 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|6                                                                               ; N2         ; N2       ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|8                                                                               ; DCA:inst3|74160:inst6|8                                                                               ; N2         ; N2       ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|7                                                                               ; N2         ; N2       ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|inst32                                                                                  ; DIVIDER:inst2|inst32                                                                                  ; N2         ; N2       ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; N2         ; N2       ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; N2         ; N2       ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; N2         ; N2       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; N2         ; N2       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; N2         ; N2       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; N2         ; N2       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; N2         ; N2       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; N2         ; N2       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; N2         ; N2       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; N2         ; N2       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; N2         ; N2       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; N2         ; N2       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; N2         ; N2       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; N2         ; N2       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; N2         ; N2       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; N2         ; N2       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; N2         ; N2       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; N2         ; N2       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; N2         ; N2       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; N2         ; N2       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|inst10                                                                                  ; N2         ; N2       ; None                        ; None                      ; 0.885 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|inst10                                                                                  ; N2         ; N2       ; None                        ; None                      ; 0.876 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2:inst|inst3                                                                                       ; lab2:inst|inst3                                                                                       ; N2         ; N2       ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2:inst|inst32                                                                                      ; lab2:inst|inst32                                                                                      ; N2         ; N2       ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DIVIDER:inst2|inst10                                                                                  ; N2         ; N2       ; None                        ; None                      ; 0.727 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|inst10                                                                                  ; N2         ; N2       ; None                        ; None                      ; 0.622 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'M1'                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                  ; To                                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 500.00 MHz ( period = 2.000 ns )               ; DIVIDER:inst2|inst32                                                                                  ; DIVIDER:inst2|inst11                                                                                  ; M1         ; M1       ; None                        ; None                      ; 0.274 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|9                                                                               ; M1         ; M1       ; None                        ; None                      ; 1.052 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|8                                                                               ; M1         ; M1       ; None                        ; None                      ; 0.909 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|7                                                                               ; M1         ; M1       ; None                        ; None                      ; 0.900 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|8                                                                               ; DCA:inst3|74160:inst6|9                                                                               ; M1         ; M1       ; None                        ; None                      ; 0.724 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|9                                                                               ; M1         ; M1       ; None                        ; None                      ; 0.544 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|8                                                                               ; M1         ; M1       ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|9                                                                               ; DCA:inst3|74160:inst6|7                                                                               ; M1         ; M1       ; None                        ; None                      ; 0.507 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|6                                                                               ; M1         ; M1       ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|8                                                                               ; DCA:inst3|74160:inst6|8                                                                               ; M1         ; M1       ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|7                                                                               ; M1         ; M1       ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|inst32                                                                                  ; DIVIDER:inst2|inst32                                                                                  ; M1         ; M1       ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; M1         ; M1       ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; M1         ; M1       ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; M1         ; M1       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; M1         ; M1       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; M1         ; M1       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; M1         ; M1       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; M1         ; M1       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; M1         ; M1       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; M1         ; M1       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; M1         ; M1       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; M1         ; M1       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; M1         ; M1       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; M1         ; M1       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; M1         ; M1       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; M1         ; M1       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; M1         ; M1       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; M1         ; M1       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; M1         ; M1       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; M1         ; M1       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; M1         ; M1       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|inst10                                                                                  ; M1         ; M1       ; None                        ; None                      ; 0.885 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|inst10                                                                                  ; M1         ; M1       ; None                        ; None                      ; 0.876 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2:inst|inst3                                                                                       ; lab2:inst|inst3                                                                                       ; M1         ; M1       ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2:inst|inst32                                                                                      ; lab2:inst|inst32                                                                                      ; M1         ; M1       ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DIVIDER:inst2|inst10                                                                                  ; M1         ; M1       ; None                        ; None                      ; 0.727 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|inst10                                                                                  ; M1         ; M1       ; None                        ; None                      ; 0.622 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'N1'                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                  ; To                                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 500.00 MHz ( period = 2.000 ns )               ; DIVIDER:inst2|inst32                                                                                  ; DIVIDER:inst2|inst11                                                                                  ; N1         ; N1       ; None                        ; None                      ; 0.274 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|9                                                                               ; N1         ; N1       ; None                        ; None                      ; 1.052 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|8                                                                               ; N1         ; N1       ; None                        ; None                      ; 0.909 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|7                                                                               ; N1         ; N1       ; None                        ; None                      ; 0.900 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|8                                                                               ; DCA:inst3|74160:inst6|9                                                                               ; N1         ; N1       ; None                        ; None                      ; 0.724 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|9                                                                               ; N1         ; N1       ; None                        ; None                      ; 0.544 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|8                                                                               ; N1         ; N1       ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|9                                                                               ; DCA:inst3|74160:inst6|7                                                                               ; N1         ; N1       ; None                        ; None                      ; 0.507 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|6                                                                               ; N1         ; N1       ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|8                                                                               ; DCA:inst3|74160:inst6|8                                                                               ; N1         ; N1       ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|7                                                                               ; N1         ; N1       ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|inst32                                                                                  ; DIVIDER:inst2|inst32                                                                                  ; N1         ; N1       ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; N1         ; N1       ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; N1         ; N1       ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; N1         ; N1       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; N1         ; N1       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; N1         ; N1       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; N1         ; N1       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; N1         ; N1       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; N1         ; N1       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; N1         ; N1       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; N1         ; N1       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; N1         ; N1       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; N1         ; N1       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; N1         ; N1       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; N1         ; N1       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; N1         ; N1       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; N1         ; N1       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; N1         ; N1       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; N1         ; N1       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; N1         ; N1       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; N1         ; N1       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|inst10                                                                                  ; N1         ; N1       ; None                        ; None                      ; 0.885 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|inst10                                                                                  ; N1         ; N1       ; None                        ; None                      ; 0.876 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2:inst|inst3                                                                                       ; lab2:inst|inst3                                                                                       ; N1         ; N1       ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2:inst|inst32                                                                                      ; lab2:inst|inst32                                                                                      ; N1         ; N1       ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DIVIDER:inst2|inst10                                                                                  ; N1         ; N1       ; None                        ; None                      ; 0.727 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|inst10                                                                                  ; N1         ; N1       ; None                        ; None                      ; 0.622 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'M0'                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                  ; To                                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 500.00 MHz ( period = 2.000 ns )               ; DIVIDER:inst2|inst32                                                                                  ; DIVIDER:inst2|inst11                                                                                  ; M0         ; M0       ; None                        ; None                      ; 0.274 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|9                                                                               ; M0         ; M0       ; None                        ; None                      ; 1.052 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|8                                                                               ; M0         ; M0       ; None                        ; None                      ; 0.909 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|7                                                                               ; M0         ; M0       ; None                        ; None                      ; 0.900 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|8                                                                               ; DCA:inst3|74160:inst6|9                                                                               ; M0         ; M0       ; None                        ; None                      ; 0.724 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|9                                                                               ; M0         ; M0       ; None                        ; None                      ; 0.544 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|8                                                                               ; M0         ; M0       ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|9                                                                               ; DCA:inst3|74160:inst6|7                                                                               ; M0         ; M0       ; None                        ; None                      ; 0.507 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|6                                                                               ; M0         ; M0       ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|8                                                                               ; DCA:inst3|74160:inst6|8                                                                               ; M0         ; M0       ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|7                                                                               ; M0         ; M0       ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|inst32                                                                                  ; DIVIDER:inst2|inst32                                                                                  ; M0         ; M0       ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; M0         ; M0       ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; M0         ; M0       ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; M0         ; M0       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; M0         ; M0       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; M0         ; M0       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; M0         ; M0       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; M0         ; M0       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; M0         ; M0       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; M0         ; M0       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; M0         ; M0       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; M0         ; M0       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; M0         ; M0       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; M0         ; M0       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; M0         ; M0       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; M0         ; M0       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; M0         ; M0       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; M0         ; M0       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; M0         ; M0       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; M0         ; M0       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; M0         ; M0       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|inst10                                                                                  ; M0         ; M0       ; None                        ; None                      ; 0.885 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|inst10                                                                                  ; M0         ; M0       ; None                        ; None                      ; 0.876 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2:inst|inst3                                                                                       ; lab2:inst|inst3                                                                                       ; M0         ; M0       ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2:inst|inst32                                                                                      ; lab2:inst|inst32                                                                                      ; M0         ; M0       ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DIVIDER:inst2|inst10                                                                                  ; M0         ; M0       ; None                        ; None                      ; 0.727 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|inst10                                                                                  ; M0         ; M0       ; None                        ; None                      ; 0.622 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'N0'                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                  ; To                                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 500.00 MHz ( period = 2.000 ns )               ; DIVIDER:inst2|inst32                                                                                  ; DIVIDER:inst2|inst11                                                                                  ; N0         ; N0       ; None                        ; None                      ; 0.274 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|9                                                                               ; N0         ; N0       ; None                        ; None                      ; 1.052 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|8                                                                               ; N0         ; N0       ; None                        ; None                      ; 0.909 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|7                                                                               ; N0         ; N0       ; None                        ; None                      ; 0.900 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|8                                                                               ; DCA:inst3|74160:inst6|9                                                                               ; N0         ; N0       ; None                        ; None                      ; 0.724 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|9                                                                               ; N0         ; N0       ; None                        ; None                      ; 0.544 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|8                                                                               ; N0         ; N0       ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|9                                                                               ; DCA:inst3|74160:inst6|7                                                                               ; N0         ; N0       ; None                        ; None                      ; 0.507 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|6                                                                               ; N0         ; N0       ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|8                                                                               ; DCA:inst3|74160:inst6|8                                                                               ; N0         ; N0       ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|7                                                                               ; N0         ; N0       ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|inst32                                                                                  ; DIVIDER:inst2|inst32                                                                                  ; N0         ; N0       ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; N0         ; N0       ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; N0         ; N0       ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; N0         ; N0       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; N0         ; N0       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; N0         ; N0       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; N0         ; N0       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; N0         ; N0       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; N0         ; N0       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; N0         ; N0       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; N0         ; N0       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; N0         ; N0       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; N0         ; N0       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; N0         ; N0       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; N0         ; N0       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; N0         ; N0       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; N0         ; N0       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; N0         ; N0       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; N0         ; N0       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; N0         ; N0       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; N0         ; N0       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|inst10                                                                                  ; N0         ; N0       ; None                        ; None                      ; 0.885 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|inst10                                                                                  ; N0         ; N0       ; None                        ; None                      ; 0.876 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2:inst|inst3                                                                                       ; lab2:inst|inst3                                                                                       ; N0         ; N0       ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2:inst|inst32                                                                                      ; lab2:inst|inst32                                                                                      ; N0         ; N0       ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DIVIDER:inst2|inst10                                                                                  ; N0         ; N0       ; None                        ; None                      ; 0.727 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|inst10                                                                                  ; N0         ; N0       ; None                        ; None                      ; 0.622 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                                                                                                                                       ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                  ; To                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; DIVIDER:inst2|inst32                                                                                  ; DIVIDER:inst2|inst32    ; CLK        ; CLK      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|6 ; CLK        ; CLK      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|8                                                                               ; DCA:inst3|74160:inst6|8 ; CLK        ; CLK      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|7 ; CLK        ; CLK      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|9                                                                               ; DCA:inst3|74160:inst6|7 ; CLK        ; CLK      ; None                       ; None                       ; 0.507 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|8 ; CLK        ; CLK      ; None                       ; None                       ; 0.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|9 ; CLK        ; CLK      ; None                       ; None                       ; 0.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|inst10    ; CLK        ; CLK      ; None                       ; None                       ; 0.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DIVIDER:inst2|inst10    ; CLK        ; CLK      ; None                       ; None                       ; 0.727 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|8                                                                               ; DCA:inst3|74160:inst6|9 ; CLK        ; CLK      ; None                       ; None                       ; 0.724 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DIVIDER:inst2|inst10    ; CLK        ; CLK      ; None                       ; None                       ; 0.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DIVIDER:inst2|inst10    ; CLK        ; CLK      ; None                       ; None                       ; 0.885 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|7 ; CLK        ; CLK      ; None                       ; None                       ; 0.900 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|8 ; CLK        ; CLK      ; None                       ; None                       ; 0.909 ns                 ;
; Not operational: Clock Skew > Data Delay ; lab2:inst|inst3                                                                                       ; lab2:inst|inst3         ; CLK        ; CLK      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; lab2:inst|inst32                                                                                      ; lab2:inst|inst32        ; CLK        ; CLK      ; None                       ; None                       ; 0.396 ns                 ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'N3'                                                                                                                                                                                                                                                                        ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                  ; To                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; DIVIDER:inst2|inst32                                                                                  ; DIVIDER:inst2|inst32    ; N3         ; N3       ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|6 ; N3         ; N3       ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|8                                                                               ; DCA:inst3|74160:inst6|8 ; N3         ; N3       ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|7 ; N3         ; N3       ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|9                                                                               ; DCA:inst3|74160:inst6|7 ; N3         ; N3       ; None                       ; None                       ; 0.507 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|8 ; N3         ; N3       ; None                       ; None                       ; 0.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|9 ; N3         ; N3       ; None                       ; None                       ; 0.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|inst10    ; N3         ; N3       ; None                       ; None                       ; 0.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DIVIDER:inst2|inst10    ; N3         ; N3       ; None                       ; None                       ; 0.727 ns                 ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'M3'                                                                                                                                                                                                                                                                        ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                  ; To                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; DIVIDER:inst2|inst32                                                                                  ; DIVIDER:inst2|inst32    ; M3         ; M3       ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|6 ; M3         ; M3       ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|8                                                                               ; DCA:inst3|74160:inst6|8 ; M3         ; M3       ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|7 ; M3         ; M3       ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|9                                                                               ; DCA:inst3|74160:inst6|7 ; M3         ; M3       ; None                       ; None                       ; 0.507 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|8 ; M3         ; M3       ; None                       ; None                       ; 0.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|9 ; M3         ; M3       ; None                       ; None                       ; 0.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|inst10    ; M3         ; M3       ; None                       ; None                       ; 0.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DIVIDER:inst2|inst10    ; M3         ; M3       ; None                       ; None                       ; 0.727 ns                 ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'M2'                                                                                                                                                                                                                                                                        ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                  ; To                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; DIVIDER:inst2|inst32                                                                                  ; DIVIDER:inst2|inst32    ; M2         ; M2       ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|6 ; M2         ; M2       ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|8                                                                               ; DCA:inst3|74160:inst6|8 ; M2         ; M2       ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|7 ; M2         ; M2       ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|9                                                                               ; DCA:inst3|74160:inst6|7 ; M2         ; M2       ; None                       ; None                       ; 0.507 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|8 ; M2         ; M2       ; None                       ; None                       ; 0.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|9 ; M2         ; M2       ; None                       ; None                       ; 0.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|inst10    ; M2         ; M2       ; None                       ; None                       ; 0.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DIVIDER:inst2|inst10    ; M2         ; M2       ; None                       ; None                       ; 0.727 ns                 ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'N2'                                                                                                                                                                                                                                                                        ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                  ; To                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; DIVIDER:inst2|inst32                                                                                  ; DIVIDER:inst2|inst32    ; N2         ; N2       ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|6 ; N2         ; N2       ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|8                                                                               ; DCA:inst3|74160:inst6|8 ; N2         ; N2       ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|7 ; N2         ; N2       ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|9                                                                               ; DCA:inst3|74160:inst6|7 ; N2         ; N2       ; None                       ; None                       ; 0.507 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|8 ; N2         ; N2       ; None                       ; None                       ; 0.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|9 ; N2         ; N2       ; None                       ; None                       ; 0.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|inst10    ; N2         ; N2       ; None                       ; None                       ; 0.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DIVIDER:inst2|inst10    ; N2         ; N2       ; None                       ; None                       ; 0.727 ns                 ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'M1'                                                                                                                                                                                                                                                                        ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                  ; To                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; DIVIDER:inst2|inst32                                                                                  ; DIVIDER:inst2|inst32    ; M1         ; M1       ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|6 ; M1         ; M1       ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|8                                                                               ; DCA:inst3|74160:inst6|8 ; M1         ; M1       ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|7 ; M1         ; M1       ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|9                                                                               ; DCA:inst3|74160:inst6|7 ; M1         ; M1       ; None                       ; None                       ; 0.507 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|8 ; M1         ; M1       ; None                       ; None                       ; 0.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|9 ; M1         ; M1       ; None                       ; None                       ; 0.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|inst10    ; M1         ; M1       ; None                       ; None                       ; 0.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DIVIDER:inst2|inst10    ; M1         ; M1       ; None                       ; None                       ; 0.727 ns                 ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'N1'                                                                                                                                                                                                                                                                        ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                  ; To                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; DIVIDER:inst2|inst32                                                                                  ; DIVIDER:inst2|inst32    ; N1         ; N1       ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|6 ; N1         ; N1       ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|8                                                                               ; DCA:inst3|74160:inst6|8 ; N1         ; N1       ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|7 ; N1         ; N1       ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|9                                                                               ; DCA:inst3|74160:inst6|7 ; N1         ; N1       ; None                       ; None                       ; 0.507 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|8 ; N1         ; N1       ; None                       ; None                       ; 0.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|9 ; N1         ; N1       ; None                       ; None                       ; 0.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|inst10    ; N1         ; N1       ; None                       ; None                       ; 0.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DIVIDER:inst2|inst10    ; N1         ; N1       ; None                       ; None                       ; 0.727 ns                 ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'M0'                                                                                                                                                                                                                                                                        ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                  ; To                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; DIVIDER:inst2|inst32                                                                                  ; DIVIDER:inst2|inst32    ; M0         ; M0       ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|6 ; M0         ; M0       ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|8                                                                               ; DCA:inst3|74160:inst6|8 ; M0         ; M0       ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|7 ; M0         ; M0       ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|9                                                                               ; DCA:inst3|74160:inst6|7 ; M0         ; M0       ; None                       ; None                       ; 0.507 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|8 ; M0         ; M0       ; None                       ; None                       ; 0.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|9 ; M0         ; M0       ; None                       ; None                       ; 0.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|inst10    ; M0         ; M0       ; None                       ; None                       ; 0.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DIVIDER:inst2|inst10    ; M0         ; M0       ; None                       ; None                       ; 0.727 ns                 ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'N0'                                                                                                                                                                                                                                                                        ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                  ; To                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; DIVIDER:inst2|inst32                                                                                  ; DIVIDER:inst2|inst32    ; N0         ; N0       ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|6                                                                               ; DCA:inst3|74160:inst6|6 ; N0         ; N0       ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|8                                                                               ; DCA:inst3|74160:inst6|8 ; N0         ; N0       ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|7 ; N0         ; N0       ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|9                                                                               ; DCA:inst3|74160:inst6|7 ; N0         ; N0       ; None                       ; None                       ; 0.507 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|8 ; N0         ; N0       ; None                       ; None                       ; 0.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; DCA:inst3|74160:inst6|7                                                                               ; DCA:inst3|74160:inst6|9 ; N0         ; N0       ; None                       ; None                       ; 0.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DIVIDER:inst2|inst10    ; N0         ; N0       ; None                       ; None                       ; 0.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DIVIDER:inst2|inst10    ; N0         ; N0       ; None                       ; None                       ; 0.727 ns                 ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------+
; tsu                                                                   ;
+-------+--------------+------------+------+-----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To              ; To Clock ;
+-------+--------------+------------+------+-----------------+----------+
; N/A   ; None         ; 2.186 ns   ; N2   ; lab2:inst|inst7 ; CLK      ;
; N/A   ; None         ; 1.694 ns   ; N1   ; lab2:inst|inst7 ; CLK      ;
; N/A   ; None         ; 1.670 ns   ; M2   ; lab2:inst|inst7 ; CLK      ;
; N/A   ; None         ; 1.518 ns   ; M3   ; lab2:inst|inst7 ; CLK      ;
; N/A   ; None         ; 1.514 ns   ; N3   ; lab2:inst|inst7 ; CLK      ;
; N/A   ; None         ; 1.468 ns   ; M0   ; lab2:inst|inst7 ; CLK      ;
; N/A   ; None         ; 1.449 ns   ; N0   ; lab2:inst|inst7 ; CLK      ;
; N/A   ; None         ; 1.186 ns   ; M1   ; lab2:inst|inst7 ; CLK      ;
+-------+--------------+------------+------+-----------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------+---------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                    ; To      ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------+---------+------------+
; N/A                                     ; None                                                ; 16.113 ns  ; DCA:inst3|74160:inst6|8 ; DCa[0]  ; CLK        ;
; N/A                                     ; None                                                ; 16.094 ns  ; DCA:inst3|74160:inst6|6 ; DCa[0]  ; CLK        ;
; N/A                                     ; None                                                ; 16.087 ns  ; DCA:inst3|74160:inst6|9 ; DCa[0]  ; CLK        ;
; N/A                                     ; None                                                ; 15.988 ns  ; DCA:inst3|74160:inst6|8 ; DCa[0]  ; N2         ;
; N/A                                     ; None                                                ; 15.969 ns  ; DCA:inst3|74160:inst6|6 ; DCa[0]  ; N2         ;
; N/A                                     ; None                                                ; 15.962 ns  ; DCA:inst3|74160:inst6|9 ; DCa[0]  ; N2         ;
; N/A                                     ; None                                                ; 15.741 ns  ; DCA:inst3|74160:inst6|7 ; DCa[0]  ; CLK        ;
; N/A                                     ; None                                                ; 15.714 ns  ; DCA:inst3|74160:inst6|6 ; DCa[9]  ; CLK        ;
; N/A                                     ; None                                                ; 15.711 ns  ; DCA:inst3|74160:inst6|6 ; DCa[7]  ; CLK        ;
; N/A                                     ; None                                                ; 15.695 ns  ; DCA:inst3|74160:inst6|6 ; DCa[15] ; CLK        ;
; N/A                                     ; None                                                ; 15.643 ns  ; DCA:inst3|74160:inst6|9 ; DCa[7]  ; CLK        ;
; N/A                                     ; None                                                ; 15.622 ns  ; DCA:inst3|74160:inst6|9 ; DCa[15] ; CLK        ;
; N/A                                     ; None                                                ; 15.616 ns  ; DCA:inst3|74160:inst6|7 ; DCa[0]  ; N2         ;
; N/A                                     ; None                                                ; 15.589 ns  ; DCA:inst3|74160:inst6|6 ; DCa[9]  ; N2         ;
; N/A                                     ; None                                                ; 15.586 ns  ; DCA:inst3|74160:inst6|6 ; DCa[7]  ; N2         ;
; N/A                                     ; None                                                ; 15.570 ns  ; DCA:inst3|74160:inst6|7 ; DCa[9]  ; CLK        ;
; N/A                                     ; None                                                ; 15.570 ns  ; DCA:inst3|74160:inst6|6 ; DCa[15] ; N2         ;
; N/A                                     ; None                                                ; 15.519 ns  ; DCA:inst3|74160:inst6|8 ; DCa[9]  ; CLK        ;
; N/A                                     ; None                                                ; 15.518 ns  ; DCA:inst3|74160:inst6|9 ; DCa[7]  ; N2         ;
; N/A                                     ; None                                                ; 15.499 ns  ; DCA:inst3|74160:inst6|6 ; DCa[4]  ; CLK        ;
; N/A                                     ; None                                                ; 15.497 ns  ; DCA:inst3|74160:inst6|9 ; DCa[15] ; N2         ;
; N/A                                     ; None                                                ; 15.496 ns  ; DCA:inst3|74160:inst6|8 ; DCa[0]  ; N1         ;
; N/A                                     ; None                                                ; 15.494 ns  ; DCA:inst3|74160:inst6|8 ; DCa[7]  ; CLK        ;
; N/A                                     ; None                                                ; 15.477 ns  ; DCA:inst3|74160:inst6|6 ; DCa[0]  ; N1         ;
; N/A                                     ; None                                                ; 15.472 ns  ; DCA:inst3|74160:inst6|8 ; DCa[0]  ; M2         ;
; N/A                                     ; None                                                ; 15.470 ns  ; DCA:inst3|74160:inst6|9 ; DCa[0]  ; N1         ;
; N/A                                     ; None                                                ; 15.469 ns  ; DCA:inst3|74160:inst6|8 ; DCa[15] ; CLK        ;
; N/A                                     ; None                                                ; 15.453 ns  ; DCA:inst3|74160:inst6|6 ; DCa[0]  ; M2         ;
; N/A                                     ; None                                                ; 15.446 ns  ; DCA:inst3|74160:inst6|9 ; DCa[0]  ; M2         ;
; N/A                                     ; None                                                ; 15.446 ns  ; DCA:inst3|74160:inst6|6 ; DCa[5]  ; CLK        ;
; N/A                                     ; None                                                ; 15.445 ns  ; DCA:inst3|74160:inst6|7 ; DCa[9]  ; N2         ;
; N/A                                     ; None                                                ; 15.438 ns  ; DCA:inst3|74160:inst6|6 ; DCa[13] ; CLK        ;
; N/A                                     ; None                                                ; 15.437 ns  ; DCA:inst3|74160:inst6|9 ; DCa[4]  ; CLK        ;
; N/A                                     ; None                                                ; 15.417 ns  ; DCA:inst3|74160:inst6|8 ; DCa[12] ; CLK        ;
; N/A                                     ; None                                                ; 15.398 ns  ; DCA:inst3|74160:inst6|7 ; DCa[12] ; CLK        ;
; N/A                                     ; None                                                ; 15.394 ns  ; DCA:inst3|74160:inst6|8 ; DCa[9]  ; N2         ;
; N/A                                     ; None                                                ; 15.387 ns  ; DCA:inst3|74160:inst6|9 ; DCa[13] ; CLK        ;
; N/A                                     ; None                                                ; 15.384 ns  ; DCA:inst3|74160:inst6|9 ; DCa[5]  ; CLK        ;
; N/A                                     ; None                                                ; 15.374 ns  ; DCA:inst3|74160:inst6|6 ; DCa[4]  ; N2         ;
; N/A                                     ; None                                                ; 15.369 ns  ; DCA:inst3|74160:inst6|8 ; DCa[7]  ; N2         ;
; N/A                                     ; None                                                ; 15.344 ns  ; DCA:inst3|74160:inst6|7 ; DCa[7]  ; CLK        ;
; N/A                                     ; None                                                ; 15.344 ns  ; DCA:inst3|74160:inst6|8 ; DCa[15] ; N2         ;
; N/A                                     ; None                                                ; 15.329 ns  ; DCA:inst3|74160:inst6|7 ; DCa[15] ; CLK        ;
; N/A                                     ; None                                                ; 15.328 ns  ; DCA:inst3|74160:inst6|9 ; DCa[9]  ; CLK        ;
; N/A                                     ; None                                                ; 15.321 ns  ; DCA:inst3|74160:inst6|6 ; DCa[5]  ; N2         ;
; N/A                                     ; None                                                ; 15.320 ns  ; DCA:inst3|74160:inst6|8 ; DCa[0]  ; M3         ;
; N/A                                     ; None                                                ; 15.316 ns  ; DCA:inst3|74160:inst6|8 ; DCa[0]  ; N3         ;
; N/A                                     ; None                                                ; 15.313 ns  ; DCA:inst3|74160:inst6|6 ; DCa[13] ; N2         ;
; N/A                                     ; None                                                ; 15.312 ns  ; DCA:inst3|74160:inst6|9 ; DCa[4]  ; N2         ;
; N/A                                     ; None                                                ; 15.301 ns  ; DCA:inst3|74160:inst6|6 ; DCa[0]  ; M3         ;
; N/A                                     ; None                                                ; 15.297 ns  ; DCA:inst3|74160:inst6|6 ; DCa[0]  ; N3         ;
; N/A                                     ; None                                                ; 15.294 ns  ; DCA:inst3|74160:inst6|9 ; DCa[0]  ; M3         ;
; N/A                                     ; None                                                ; 15.292 ns  ; DCA:inst3|74160:inst6|8 ; DCa[12] ; N2         ;
; N/A                                     ; None                                                ; 15.290 ns  ; DCA:inst3|74160:inst6|9 ; DCa[0]  ; N3         ;
; N/A                                     ; None                                                ; 15.285 ns  ; DCA:inst3|74160:inst6|8 ; DCa[4]  ; CLK        ;
; N/A                                     ; None                                                ; 15.273 ns  ; DCA:inst3|74160:inst6|7 ; DCa[12] ; N2         ;
; N/A                                     ; None                                                ; 15.272 ns  ; DCA:inst3|74160:inst6|6 ; DCa[3]  ; CLK        ;
; N/A                                     ; None                                                ; 15.270 ns  ; DCA:inst3|74160:inst6|8 ; DCa[0]  ; M0         ;
; N/A                                     ; None                                                ; 15.262 ns  ; DCA:inst3|74160:inst6|9 ; DCa[13] ; N2         ;
; N/A                                     ; None                                                ; 15.259 ns  ; DCA:inst3|74160:inst6|9 ; DCa[5]  ; N2         ;
; N/A                                     ; None                                                ; 15.251 ns  ; DCA:inst3|74160:inst6|6 ; DCa[0]  ; M0         ;
; N/A                                     ; None                                                ; 15.251 ns  ; DCA:inst3|74160:inst6|8 ; DCa[0]  ; N0         ;
; N/A                                     ; None                                                ; 15.244 ns  ; DCA:inst3|74160:inst6|9 ; DCa[0]  ; M0         ;
; N/A                                     ; None                                                ; 15.236 ns  ; DCA:inst3|74160:inst6|8 ; DCa[13] ; CLK        ;
; N/A                                     ; None                                                ; 15.234 ns  ; DCA:inst3|74160:inst6|9 ; DCa[3]  ; CLK        ;
; N/A                                     ; None                                                ; 15.234 ns  ; DCA:inst3|74160:inst6|6 ; DCa[12] ; CLK        ;
; N/A                                     ; None                                                ; 15.233 ns  ; DCA:inst3|74160:inst6|8 ; DCa[5]  ; CLK        ;
; N/A                                     ; None                                                ; 15.232 ns  ; DCA:inst3|74160:inst6|6 ; DCa[0]  ; N0         ;
; N/A                                     ; None                                                ; 15.230 ns  ; DCA:inst3|74160:inst6|9 ; DCa[12] ; CLK        ;
; N/A                                     ; None                                                ; 15.225 ns  ; DCA:inst3|74160:inst6|9 ; DCa[0]  ; N0         ;
; N/A                                     ; None                                                ; 15.223 ns  ; DCA:inst3|74160:inst6|6 ; DCa[1]  ; CLK        ;
; N/A                                     ; None                                                ; 15.219 ns  ; DCA:inst3|74160:inst6|7 ; DCa[7]  ; N2         ;
; N/A                                     ; None                                                ; 15.204 ns  ; DCA:inst3|74160:inst6|7 ; DCa[15] ; N2         ;
; N/A                                     ; None                                                ; 15.203 ns  ; DCA:inst3|74160:inst6|9 ; DCa[9]  ; N2         ;
; N/A                                     ; None                                                ; 15.189 ns  ; DCA:inst3|74160:inst6|6 ; DCa[10] ; CLK        ;
; N/A                                     ; None                                                ; 15.185 ns  ; DCA:inst3|74160:inst6|9 ; DCa[1]  ; CLK        ;
; N/A                                     ; None                                                ; 15.160 ns  ; DCA:inst3|74160:inst6|8 ; DCa[4]  ; N2         ;
; N/A                                     ; None                                                ; 15.147 ns  ; DCA:inst3|74160:inst6|6 ; DCa[3]  ; N2         ;
; N/A                                     ; None                                                ; 15.144 ns  ; DCA:inst3|74160:inst6|9 ; DCa[10] ; CLK        ;
; N/A                                     ; None                                                ; 15.133 ns  ; DCA:inst3|74160:inst6|7 ; DCa[4]  ; CLK        ;
; N/A                                     ; None                                                ; 15.124 ns  ; DCA:inst3|74160:inst6|7 ; DCa[0]  ; N1         ;
; N/A                                     ; None                                                ; 15.111 ns  ; DCA:inst3|74160:inst6|8 ; DCa[13] ; N2         ;
; N/A                                     ; None                                                ; 15.109 ns  ; DCA:inst3|74160:inst6|9 ; DCa[3]  ; N2         ;
; N/A                                     ; None                                                ; 15.109 ns  ; DCA:inst3|74160:inst6|6 ; DCa[12] ; N2         ;
; N/A                                     ; None                                                ; 15.108 ns  ; DCA:inst3|74160:inst6|8 ; DCa[5]  ; N2         ;
; N/A                                     ; None                                                ; 15.105 ns  ; DCA:inst3|74160:inst6|9 ; DCa[12] ; N2         ;
; N/A                                     ; None                                                ; 15.103 ns  ; DCA:inst3|74160:inst6|8 ; DCa[3]  ; CLK        ;
; N/A                                     ; None                                                ; 15.100 ns  ; DCA:inst3|74160:inst6|7 ; DCa[0]  ; M2         ;
; N/A                                     ; None                                                ; 15.098 ns  ; DCA:inst3|74160:inst6|6 ; DCa[1]  ; N2         ;
; N/A                                     ; None                                                ; 15.097 ns  ; DCA:inst3|74160:inst6|6 ; DCa[9]  ; N1         ;
; N/A                                     ; None                                                ; 15.094 ns  ; DCA:inst3|74160:inst6|6 ; DCa[7]  ; N1         ;
; N/A                                     ; None                                                ; 15.091 ns  ; DCA:inst3|74160:inst6|6 ; DCa[11] ; CLK        ;
; N/A                                     ; None                                                ; 15.078 ns  ; DCA:inst3|74160:inst6|7 ; DCa[5]  ; CLK        ;
; N/A                                     ; None                                                ; 15.078 ns  ; DCA:inst3|74160:inst6|6 ; DCa[15] ; N1         ;
; N/A                                     ; None                                                ; 15.073 ns  ; DCA:inst3|74160:inst6|6 ; DCa[9]  ; M2         ;
; N/A                                     ; None                                                ; 15.070 ns  ; DCA:inst3|74160:inst6|6 ; DCa[7]  ; M2         ;
; N/A                                     ; None                                                ; 15.070 ns  ; DCA:inst3|74160:inst6|7 ; DCa[13] ; CLK        ;
; N/A                                     ; None                                                ; 15.064 ns  ; DCA:inst3|74160:inst6|6 ; DCa[10] ; N2         ;
; N/A                                     ; None                                                ; 15.060 ns  ; DCA:inst3|74160:inst6|9 ; DCa[1]  ; N2         ;
; N/A                                     ; None                                                ; 15.054 ns  ; DCA:inst3|74160:inst6|6 ; DCa[15] ; M2         ;
; N/A                                     ; None                                                ; 15.046 ns  ; DCA:inst3|74160:inst6|9 ; DCa[11] ; CLK        ;
; N/A                                     ; None                                                ; 15.034 ns  ; DCA:inst3|74160:inst6|8 ; DCa[2]  ; CLK        ;
; N/A                                     ; None                                                ; 15.026 ns  ; DCA:inst3|74160:inst6|9 ; DCa[7]  ; N1         ;
; N/A                                     ; None                                                ; 15.025 ns  ; DCA:inst3|74160:inst6|7 ; DCa[10] ; CLK        ;
; N/A                                     ; None                                                ; 15.019 ns  ; DCA:inst3|74160:inst6|8 ; DCa[1]  ; CLK        ;
; N/A                                     ; None                                                ; 15.019 ns  ; DCA:inst3|74160:inst6|9 ; DCa[10] ; N2         ;
; N/A                                     ; None                                                ; 15.008 ns  ; DCA:inst3|74160:inst6|9 ; DCa[2]  ; CLK        ;
; N/A                                     ; None                                                ; 15.008 ns  ; DCA:inst3|74160:inst6|7 ; DCa[4]  ; N2         ;
; N/A                                     ; None                                                ; 15.005 ns  ; DCA:inst3|74160:inst6|9 ; DCa[15] ; N1         ;
; N/A                                     ; None                                                ; 15.002 ns  ; DCA:inst3|74160:inst6|9 ; DCa[7]  ; M2         ;
; N/A                                     ; None                                                ; 14.996 ns  ; DCA:inst3|74160:inst6|8 ; DCa[10] ; CLK        ;
; N/A                                     ; None                                                ; 14.988 ns  ; DCA:inst3|74160:inst6|8 ; DCa[0]  ; M1         ;
; N/A                                     ; None                                                ; 14.981 ns  ; DCA:inst3|74160:inst6|9 ; DCa[15] ; M2         ;
; N/A                                     ; None                                                ; 14.978 ns  ; DCA:inst3|74160:inst6|8 ; DCa[3]  ; N2         ;
; N/A                                     ; None                                                ; 14.972 ns  ; DCA:inst3|74160:inst6|6 ; DCa[6]  ; CLK        ;
; N/A                                     ; None                                                ; 14.969 ns  ; DCA:inst3|74160:inst6|6 ; DCa[0]  ; M1         ;
; N/A                                     ; None                                                ; 14.966 ns  ; DCA:inst3|74160:inst6|6 ; DCa[11] ; N2         ;
; N/A                                     ; None                                                ; 14.962 ns  ; DCA:inst3|74160:inst6|9 ; DCa[0]  ; M1         ;
; N/A                                     ; None                                                ; 14.953 ns  ; DCA:inst3|74160:inst6|7 ; DCa[5]  ; N2         ;
; N/A                                     ; None                                                ; 14.953 ns  ; DCA:inst3|74160:inst6|7 ; DCa[9]  ; N1         ;
; N/A                                     ; None                                                ; 14.948 ns  ; DCA:inst3|74160:inst6|7 ; DCa[0]  ; M3         ;
; N/A                                     ; None                                                ; 14.945 ns  ; DCA:inst3|74160:inst6|7 ; DCa[13] ; N2         ;
; N/A                                     ; None                                                ; 14.944 ns  ; DCA:inst3|74160:inst6|7 ; DCa[0]  ; N3         ;
; N/A                                     ; None                                                ; 14.935 ns  ; DCA:inst3|74160:inst6|8 ; DCa[11] ; CLK        ;
; N/A                                     ; None                                                ; 14.929 ns  ; DCA:inst3|74160:inst6|7 ; DCa[9]  ; M2         ;
; N/A                                     ; None                                                ; 14.921 ns  ; DCA:inst3|74160:inst6|6 ; DCa[8]  ; CLK        ;
; N/A                                     ; None                                                ; 14.921 ns  ; DCA:inst3|74160:inst6|6 ; DCa[9]  ; M3         ;
; N/A                                     ; None                                                ; 14.921 ns  ; DCA:inst3|74160:inst6|9 ; DCa[11] ; N2         ;
; N/A                                     ; None                                                ; 14.918 ns  ; DCA:inst3|74160:inst6|6 ; DCa[7]  ; M3         ;
; N/A                                     ; None                                                ; 14.917 ns  ; DCA:inst3|74160:inst6|6 ; DCa[9]  ; N3         ;
; N/A                                     ; None                                                ; 14.914 ns  ; DCA:inst3|74160:inst6|6 ; DCa[7]  ; N3         ;
; N/A                                     ; None                                                ; 14.909 ns  ; DCA:inst3|74160:inst6|8 ; DCa[2]  ; N2         ;
; N/A                                     ; None                                                ; 14.904 ns  ; DCA:inst3|74160:inst6|9 ; DCa[6]  ; CLK        ;
; N/A                                     ; None                                                ; 14.902 ns  ; DCA:inst3|74160:inst6|8 ; DCa[9]  ; N1         ;
; N/A                                     ; None                                                ; 14.902 ns  ; DCA:inst3|74160:inst6|6 ; DCa[15] ; M3         ;
; N/A                                     ; None                                                ; 14.900 ns  ; DCA:inst3|74160:inst6|7 ; DCa[10] ; N2         ;
; N/A                                     ; None                                                ; 14.898 ns  ; DCA:inst3|74160:inst6|7 ; DCa[0]  ; M0         ;
; N/A                                     ; None                                                ; 14.898 ns  ; DCA:inst3|74160:inst6|6 ; DCa[15] ; N3         ;
; N/A                                     ; None                                                ; 14.894 ns  ; DCA:inst3|74160:inst6|8 ; DCa[1]  ; N2         ;
; N/A                                     ; None                                                ; 14.890 ns  ; DCA:inst3|74160:inst6|7 ; DCa[3]  ; CLK        ;
; N/A                                     ; None                                                ; 14.886 ns  ; DCA:inst3|74160:inst6|6 ; DCa[2]  ; CLK        ;
; N/A                                     ; None                                                ; 14.883 ns  ; DCA:inst3|74160:inst6|9 ; DCa[2]  ; N2         ;
; N/A                                     ; None                                                ; 14.882 ns  ; DCA:inst3|74160:inst6|6 ; DCa[4]  ; N1         ;
; N/A                                     ; None                                                ; 14.879 ns  ; DCA:inst3|74160:inst6|7 ; DCa[0]  ; N0         ;
; N/A                                     ; None                                                ; 14.878 ns  ; DCA:inst3|74160:inst6|8 ; DCa[9]  ; M2         ;
; N/A                                     ; None                                                ; 14.877 ns  ; DCA:inst3|74160:inst6|8 ; DCa[7]  ; N1         ;
; N/A                                     ; None                                                ; 14.872 ns  ; DCA:inst3|74160:inst6|6 ; DCa[14] ; CLK        ;
; N/A                                     ; None                                                ; 14.871 ns  ; DCA:inst3|74160:inst6|6 ; DCa[9]  ; M0         ;
; N/A                                     ; None                                                ; 14.871 ns  ; DCA:inst3|74160:inst6|8 ; DCa[10] ; N2         ;
; N/A                                     ; None                                                ; 14.868 ns  ; DCA:inst3|74160:inst6|6 ; DCa[7]  ; M0         ;
; N/A                                     ; None                                                ; 14.858 ns  ; DCA:inst3|74160:inst6|6 ; DCa[4]  ; M2         ;
; N/A                                     ; None                                                ; 14.853 ns  ; DCA:inst3|74160:inst6|8 ; DCa[7]  ; M2         ;
; N/A                                     ; None                                                ; 14.852 ns  ; DCA:inst3|74160:inst6|6 ; DCa[9]  ; N0         ;
; N/A                                     ; None                                                ; 14.852 ns  ; DCA:inst3|74160:inst6|6 ; DCa[15] ; M0         ;
; N/A                                     ; None                                                ; 14.852 ns  ; DCA:inst3|74160:inst6|8 ; DCa[15] ; N1         ;
; N/A                                     ; None                                                ; 14.850 ns  ; DCA:inst3|74160:inst6|9 ; DCa[7]  ; M3         ;
; N/A                                     ; None                                                ; 14.849 ns  ; DCA:inst3|74160:inst6|6 ; DCa[7]  ; N0         ;
; N/A                                     ; None                                                ; 14.847 ns  ; DCA:inst3|74160:inst6|6 ; DCa[6]  ; N2         ;
; N/A                                     ; None                                                ; 14.846 ns  ; DCA:inst3|74160:inst6|9 ; DCa[7]  ; N3         ;
; N/A                                     ; None                                                ; 14.840 ns  ; DCA:inst3|74160:inst6|7 ; DCa[1]  ; CLK        ;
; N/A                                     ; None                                                ; 14.833 ns  ; DCA:inst3|74160:inst6|6 ; DCa[15] ; N0         ;
; N/A                                     ; None                                                ; 14.829 ns  ; DCA:inst3|74160:inst6|6 ; DCa[5]  ; N1         ;
; N/A                                     ; None                                                ; 14.829 ns  ; DCA:inst3|74160:inst6|9 ; DCa[14] ; CLK        ;
; N/A                                     ; None                                                ; 14.829 ns  ; DCA:inst3|74160:inst6|9 ; DCa[15] ; M3         ;
; N/A                                     ; None                                                ; 14.828 ns  ; DCA:inst3|74160:inst6|8 ; DCa[15] ; M2         ;
; N/A                                     ; None                                                ; 14.825 ns  ; DCA:inst3|74160:inst6|9 ; DCa[15] ; N3         ;
; N/A                                     ; None                                                ; 14.821 ns  ; DCA:inst3|74160:inst6|6 ; DCa[13] ; N1         ;
; N/A                                     ; None                                                ; 14.820 ns  ; DCA:inst3|74160:inst6|9 ; DCa[4]  ; N1         ;
; N/A                                     ; None                                                ; 14.810 ns  ; DCA:inst3|74160:inst6|8 ; DCa[11] ; N2         ;
; N/A                                     ; None                                                ; 14.805 ns  ; DCA:inst3|74160:inst6|6 ; DCa[5]  ; M2         ;
; N/A                                     ; None                                                ; 14.800 ns  ; DCA:inst3|74160:inst6|9 ; DCa[7]  ; M0         ;
; N/A                                     ; None                                                ; 14.800 ns  ; DCA:inst3|74160:inst6|8 ; DCa[12] ; N1         ;
; N/A                                     ; None                                                ; 14.797 ns  ; DCA:inst3|74160:inst6|6 ; DCa[13] ; M2         ;
; N/A                                     ; None                                                ; 14.796 ns  ; DCA:inst3|74160:inst6|9 ; DCa[4]  ; M2         ;
; N/A                                     ; None                                                ; 14.796 ns  ; DCA:inst3|74160:inst6|6 ; DCa[8]  ; N2         ;
; N/A                                     ; None                                                ; 14.791 ns  ; DCA:inst3|74160:inst6|8 ; DCa[6]  ; CLK        ;
; N/A                                     ; None                                                ; 14.781 ns  ; DCA:inst3|74160:inst6|9 ; DCa[7]  ; N0         ;
; N/A                                     ; None                                                ; 14.781 ns  ; DCA:inst3|74160:inst6|7 ; DCa[12] ; N1         ;
; N/A                                     ; None                                                ; 14.779 ns  ; DCA:inst3|74160:inst6|9 ; DCa[6]  ; N2         ;
; N/A                                     ; None                                                ; 14.779 ns  ; DCA:inst3|74160:inst6|9 ; DCa[15] ; M0         ;
; N/A                                     ; None                                                ; 14.777 ns  ; DCA:inst3|74160:inst6|7 ; DCa[9]  ; M3         ;
; N/A                                     ; None                                                ; 14.776 ns  ; DCA:inst3|74160:inst6|8 ; DCa[12] ; M2         ;
; N/A                                     ; None                                                ; 14.773 ns  ; DCA:inst3|74160:inst6|7 ; DCa[9]  ; N3         ;
; N/A                                     ; None                                                ; 14.770 ns  ; DCA:inst3|74160:inst6|9 ; DCa[13] ; N1         ;
; N/A                                     ; None                                                ; 14.767 ns  ; DCA:inst3|74160:inst6|9 ; DCa[5]  ; N1         ;
; N/A                                     ; None                                                ; 14.765 ns  ; DCA:inst3|74160:inst6|7 ; DCa[3]  ; N2         ;
; N/A                                     ; None                                                ; 14.761 ns  ; DCA:inst3|74160:inst6|6 ; DCa[2]  ; N2         ;
; N/A                                     ; None                                                ; 14.760 ns  ; DCA:inst3|74160:inst6|9 ; DCa[15] ; N0         ;
; N/A                                     ; None                                                ; 14.757 ns  ; DCA:inst3|74160:inst6|7 ; DCa[12] ; M2         ;
; N/A                                     ; None                                                ; 14.747 ns  ; DCA:inst3|74160:inst6|6 ; DCa[14] ; N2         ;
; N/A                                     ; None                                                ; 14.746 ns  ; DCA:inst3|74160:inst6|9 ; DCa[13] ; M2         ;
; N/A                                     ; None                                                ; 14.744 ns  ; DCA:inst3|74160:inst6|9 ; DCa[8]  ; CLK        ;
; N/A                                     ; None                                                ; 14.743 ns  ; DCA:inst3|74160:inst6|9 ; DCa[5]  ; M2         ;
; N/A                                     ; None                                                ; 14.732 ns  ; DCA:inst3|74160:inst6|7 ; DCa[11] ; CLK        ;
; N/A                                     ; None                                                ; 14.728 ns  ; DCA:inst3|74160:inst6|8 ; DCa[8]  ; CLK        ;
; N/A                                     ; None                                                ; 14.727 ns  ; DCA:inst3|74160:inst6|7 ; DCa[7]  ; N1         ;
; N/A                                     ; None                                                ; 14.727 ns  ; DCA:inst3|74160:inst6|7 ; DCa[9]  ; M0         ;
; N/A                                     ; None                                                ; 14.726 ns  ; DCA:inst3|74160:inst6|8 ; DCa[9]  ; M3         ;
; N/A                                     ; None                                                ; 14.722 ns  ; DCA:inst3|74160:inst6|8 ; DCa[9]  ; N3         ;
; N/A                                     ; None                                                ; 14.715 ns  ; DCA:inst3|74160:inst6|7 ; DCa[1]  ; N2         ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                         ;         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------+---------+------------+


+-----------------------------------------------------------------------------+
; th                                                                          ;
+---------------+-------------+-----------+------+-----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To              ; To Clock ;
+---------------+-------------+-----------+------+-----------------+----------+
; N/A           ; None        ; -0.484 ns ; M1   ; lab2:inst|inst7 ; CLK      ;
; N/A           ; None        ; -0.747 ns ; N0   ; lab2:inst|inst7 ; CLK      ;
; N/A           ; None        ; -0.766 ns ; M0   ; lab2:inst|inst7 ; CLK      ;
; N/A           ; None        ; -0.812 ns ; N3   ; lab2:inst|inst7 ; CLK      ;
; N/A           ; None        ; -0.816 ns ; M3   ; lab2:inst|inst7 ; CLK      ;
; N/A           ; None        ; -0.968 ns ; M2   ; lab2:inst|inst7 ; CLK      ;
; N/A           ; None        ; -0.992 ns ; N1   ; lab2:inst|inst7 ; CLK      ;
; N/A           ; None        ; -1.484 ns ; N2   ; lab2:inst|inst7 ; CLK      ;
+---------------+-------------+-----------+------+-----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Mon Sep 24 18:50:55 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab2 -c lab2 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "lab2:inst|inst7" is a latch
    Warning: Node "DIVIDER:inst2|inst10" is a latch
    Warning: Node "DIVIDER:inst2|inst11" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
    Info: Assuming node "N3" is an undefined clock
    Info: Assuming node "M3" is an undefined clock
    Info: Assuming node "M2" is an undefined clock
    Info: Assuming node "N2" is an undefined clock
    Info: Assuming node "M1" is an undefined clock
    Info: Assuming node "N1" is an undefined clock
    Info: Assuming node "M0" is an undefined clock
    Info: Assuming node "N0" is an undefined clock
Warning: Found 23 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "DIVIDER:inst2|inst24" as buffer
    Info: Detected ripple clock "DIVIDER:inst2|inst32" as buffer
    Info: Detected ripple clock "DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "DIVIDER:inst2|lpm_compare2:inst6|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]" as buffer
    Info: Detected ripple clock "lab2:inst|inst32" as buffer
    Info: Detected ripple clock "DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "lab2:inst|inst22~0" as buffer
    Info: Detected ripple clock "lab2:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "lab2:inst|inst21~0" as buffer
    Info: Detected ripple clock "lab2:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "lab2:inst|inst3" as buffer
    Info: Detected gated clock "lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0" as buffer
    Info: Detected gated clock "lab2:inst|inst20~0" as buffer
    Info: Detected gated clock "lab2:inst|inst19~0" as buffer
    Info: Detected ripple clock "lab2:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]" as buffer
    Info: Detected ripple clock "lab2:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]" as buffer
Info: Clock "CLK" has Internal fmax of 232.77 MHz between source register "lab2:inst|inst3" and destination register "lab2:inst|inst7" (period= 4.296 ns)
    Info: + Longest register to register delay is 1.314 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y8_N15; Fanout = 5; REG Node = 'lab2:inst|inst3'
        Info: 2: + IC(0.310 ns) + CELL(0.225 ns) = 0.535 ns; Loc. = LCCOMB_X14_Y8_N28; Fanout = 1; COMB Node = 'lab2:inst|inst19~0'
        Info: 3: + IC(0.239 ns) + CELL(0.272 ns) = 1.046 ns; Loc. = LCCOMB_X14_Y8_N26; Fanout = 3; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
        Info: 4: + IC(0.215 ns) + CELL(0.053 ns) = 1.314 ns; Loc. = LCCOMB_X14_Y8_N8; Fanout = 1; REG Node = 'lab2:inst|inst7'
        Info: Total cell delay = 0.550 ns ( 41.86 % )
        Info: Total interconnect delay = 0.764 ns ( 58.14 % )
    Info: - Smallest clock skew is -2.186 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 2.192 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V11; Fanout = 5; CLK Node = 'CLK'
            Info: 2: + IC(1.140 ns) + CELL(0.225 ns) = 2.192 ns; Loc. = LCCOMB_X14_Y8_N8; Fanout = 1; REG Node = 'lab2:inst|inst7'
            Info: Total cell delay = 1.052 ns ( 47.99 % )
            Info: Total interconnect delay = 1.140 ns ( 52.01 % )
        Info: - Longest clock path from clock "CLK" to source register is 4.378 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V11; Fanout = 5; CLK Node = 'CLK'
            Info: 2: + IC(1.121 ns) + CELL(0.712 ns) = 2.660 ns; Loc. = LCFF_X14_Y8_N25; Fanout = 2; REG Node = 'lab2:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]'
            Info: 3: + IC(0.260 ns) + CELL(0.346 ns) = 3.266 ns; Loc. = LCCOMB_X14_Y8_N10; Fanout = 1; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0'
            Info: 4: + IC(0.214 ns) + CELL(0.053 ns) = 3.533 ns; Loc. = LCCOMB_X14_Y8_N26; Fanout = 3; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
            Info: 5: + IC(0.227 ns) + CELL(0.618 ns) = 4.378 ns; Loc. = LCFF_X14_Y8_N15; Fanout = 5; REG Node = 'lab2:inst|inst3'
            Info: Total cell delay = 2.556 ns ( 58.38 % )
            Info: Total interconnect delay = 1.822 ns ( 41.62 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.702 ns
Info: Clock "N3" Internal fmax is restricted to 500.0 MHz between source register "DIVIDER:inst2|inst32" and destination register "DIVIDER:inst2|inst11"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.274 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
            Info: 2: + IC(0.221 ns) + CELL(0.053 ns) = 0.274 ns; Loc. = LCCOMB_X2_Y10_N8; Fanout = 1; REG Node = 'DIVIDER:inst2|inst11'
            Info: Total cell delay = 0.053 ns ( 19.34 % )
            Info: Total interconnect delay = 0.221 ns ( 80.66 % )
        Info: - Smallest clock skew is -0.961 ns
            Info: + Shortest clock path from clock "N3" to destination register is 6.418 ns
                Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_AB16; Fanout = 1; CLK Node = 'N3'
                Info: 2: + IC(1.115 ns) + CELL(0.225 ns) = 2.207 ns; Loc. = LCCOMB_X14_Y8_N30; Fanout = 1; COMB Node = 'lab2:inst|inst22~0'
                Info: 3: + IC(0.209 ns) + CELL(0.053 ns) = 2.469 ns; Loc. = LCCOMB_X14_Y8_N10; Fanout = 1; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0'
                Info: 4: + IC(0.214 ns) + CELL(0.053 ns) = 2.736 ns; Loc. = LCCOMB_X14_Y8_N26; Fanout = 3; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
                Info: 5: + IC(0.227 ns) + CELL(0.712 ns) = 3.675 ns; Loc. = LCFF_X14_Y8_N7; Fanout = 11; REG Node = 'lab2:inst|inst32'
                Info: 6: + IC(1.704 ns) + CELL(0.000 ns) = 5.379 ns; Loc. = CLKCTRL_G5; Fanout = 2; COMB Node = 'lab2:inst|inst32~clkctrl'
                Info: 7: + IC(0.885 ns) + CELL(0.154 ns) = 6.418 ns; Loc. = LCCOMB_X2_Y10_N8; Fanout = 1; REG Node = 'DIVIDER:inst2|inst11'
                Info: Total cell delay = 2.064 ns ( 32.16 % )
                Info: Total interconnect delay = 4.354 ns ( 67.84 % )
            Info: - Longest clock path from clock "N3" to source register is 7.379 ns
                Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_AB16; Fanout = 1; CLK Node = 'N3'
                Info: 2: + IC(1.115 ns) + CELL(0.225 ns) = 2.207 ns; Loc. = LCCOMB_X14_Y8_N30; Fanout = 1; COMB Node = 'lab2:inst|inst22~0'
                Info: 3: + IC(0.209 ns) + CELL(0.053 ns) = 2.469 ns; Loc. = LCCOMB_X14_Y8_N10; Fanout = 1; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0'
                Info: 4: + IC(0.214 ns) + CELL(0.053 ns) = 2.736 ns; Loc. = LCCOMB_X14_Y8_N26; Fanout = 3; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
                Info: 5: + IC(0.227 ns) + CELL(0.712 ns) = 3.675 ns; Loc. = LCFF_X14_Y8_N7; Fanout = 11; REG Node = 'lab2:inst|inst32'
                Info: 6: + IC(1.180 ns) + CELL(0.712 ns) = 5.567 ns; Loc. = LCFF_X3_Y10_N3; Fanout = 3; REG Node = 'DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]'
                Info: 7: + IC(0.247 ns) + CELL(0.272 ns) = 6.086 ns; Loc. = LCCOMB_X3_Y10_N28; Fanout = 2; COMB Node = 'DIVIDER:inst2|lpm_compare2:inst6|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]'
                Info: 8: + IC(0.213 ns) + CELL(0.154 ns) = 6.453 ns; Loc. = LCCOMB_X3_Y10_N8; Fanout = 1; COMB Node = 'DIVIDER:inst2|inst24'
                Info: 9: + IC(0.308 ns) + CELL(0.618 ns) = 7.379 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
                Info: Total cell delay = 3.666 ns ( 49.68 % )
                Info: Total interconnect delay = 3.713 ns ( 50.32 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.671 ns
Info: Clock "M3" Internal fmax is restricted to 500.0 MHz between source register "DIVIDER:inst2|inst32" and destination register "DIVIDER:inst2|inst11"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.274 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
            Info: 2: + IC(0.221 ns) + CELL(0.053 ns) = 0.274 ns; Loc. = LCCOMB_X2_Y10_N8; Fanout = 1; REG Node = 'DIVIDER:inst2|inst11'
            Info: Total cell delay = 0.053 ns ( 19.34 % )
            Info: Total interconnect delay = 0.221 ns ( 80.66 % )
        Info: - Smallest clock skew is -0.961 ns
            Info: + Shortest clock path from clock "M3" to destination register is 6.422 ns
                Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB15; Fanout = 1; CLK Node = 'M3'
                Info: 2: + IC(1.126 ns) + CELL(0.228 ns) = 2.211 ns; Loc. = LCCOMB_X14_Y8_N30; Fanout = 1; COMB Node = 'lab2:inst|inst22~0'
                Info: 3: + IC(0.209 ns) + CELL(0.053 ns) = 2.473 ns; Loc. = LCCOMB_X14_Y8_N10; Fanout = 1; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0'
                Info: 4: + IC(0.214 ns) + CELL(0.053 ns) = 2.740 ns; Loc. = LCCOMB_X14_Y8_N26; Fanout = 3; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
                Info: 5: + IC(0.227 ns) + CELL(0.712 ns) = 3.679 ns; Loc. = LCFF_X14_Y8_N7; Fanout = 11; REG Node = 'lab2:inst|inst32'
                Info: 6: + IC(1.704 ns) + CELL(0.000 ns) = 5.383 ns; Loc. = CLKCTRL_G5; Fanout = 2; COMB Node = 'lab2:inst|inst32~clkctrl'
                Info: 7: + IC(0.885 ns) + CELL(0.154 ns) = 6.422 ns; Loc. = LCCOMB_X2_Y10_N8; Fanout = 1; REG Node = 'DIVIDER:inst2|inst11'
                Info: Total cell delay = 2.057 ns ( 32.03 % )
                Info: Total interconnect delay = 4.365 ns ( 67.97 % )
            Info: - Longest clock path from clock "M3" to source register is 7.383 ns
                Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB15; Fanout = 1; CLK Node = 'M3'
                Info: 2: + IC(1.126 ns) + CELL(0.228 ns) = 2.211 ns; Loc. = LCCOMB_X14_Y8_N30; Fanout = 1; COMB Node = 'lab2:inst|inst22~0'
                Info: 3: + IC(0.209 ns) + CELL(0.053 ns) = 2.473 ns; Loc. = LCCOMB_X14_Y8_N10; Fanout = 1; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0'
                Info: 4: + IC(0.214 ns) + CELL(0.053 ns) = 2.740 ns; Loc. = LCCOMB_X14_Y8_N26; Fanout = 3; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
                Info: 5: + IC(0.227 ns) + CELL(0.712 ns) = 3.679 ns; Loc. = LCFF_X14_Y8_N7; Fanout = 11; REG Node = 'lab2:inst|inst32'
                Info: 6: + IC(1.180 ns) + CELL(0.712 ns) = 5.571 ns; Loc. = LCFF_X3_Y10_N3; Fanout = 3; REG Node = 'DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]'
                Info: 7: + IC(0.247 ns) + CELL(0.272 ns) = 6.090 ns; Loc. = LCCOMB_X3_Y10_N28; Fanout = 2; COMB Node = 'DIVIDER:inst2|lpm_compare2:inst6|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]'
                Info: 8: + IC(0.213 ns) + CELL(0.154 ns) = 6.457 ns; Loc. = LCCOMB_X3_Y10_N8; Fanout = 1; COMB Node = 'DIVIDER:inst2|inst24'
                Info: 9: + IC(0.308 ns) + CELL(0.618 ns) = 7.383 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
                Info: Total cell delay = 3.659 ns ( 49.56 % )
                Info: Total interconnect delay = 3.724 ns ( 50.44 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.671 ns
Info: Clock "M2" Internal fmax is restricted to 500.0 MHz between source register "DIVIDER:inst2|inst32" and destination register "DIVIDER:inst2|inst11"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.274 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
            Info: 2: + IC(0.221 ns) + CELL(0.053 ns) = 0.274 ns; Loc. = LCCOMB_X2_Y10_N8; Fanout = 1; REG Node = 'DIVIDER:inst2|inst11'
            Info: Total cell delay = 0.053 ns ( 19.34 % )
            Info: Total interconnect delay = 0.221 ns ( 80.66 % )
        Info: - Smallest clock skew is -0.961 ns
            Info: + Shortest clock path from clock "M2" to destination register is 6.574 ns
                Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T20; Fanout = 1; CLK Node = 'M2'
                Info: 2: + IC(1.128 ns) + CELL(0.225 ns) = 2.163 ns; Loc. = LCCOMB_X14_Y8_N0; Fanout = 1; COMB Node = 'lab2:inst|inst21~0'
                Info: 3: + IC(0.234 ns) + CELL(0.228 ns) = 2.625 ns; Loc. = LCCOMB_X14_Y8_N10; Fanout = 1; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0'
                Info: 4: + IC(0.214 ns) + CELL(0.053 ns) = 2.892 ns; Loc. = LCCOMB_X14_Y8_N26; Fanout = 3; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
                Info: 5: + IC(0.227 ns) + CELL(0.712 ns) = 3.831 ns; Loc. = LCFF_X14_Y8_N7; Fanout = 11; REG Node = 'lab2:inst|inst32'
                Info: 6: + IC(1.704 ns) + CELL(0.000 ns) = 5.535 ns; Loc. = CLKCTRL_G5; Fanout = 2; COMB Node = 'lab2:inst|inst32~clkctrl'
                Info: 7: + IC(0.885 ns) + CELL(0.154 ns) = 6.574 ns; Loc. = LCCOMB_X2_Y10_N8; Fanout = 1; REG Node = 'DIVIDER:inst2|inst11'
                Info: Total cell delay = 2.182 ns ( 33.19 % )
                Info: Total interconnect delay = 4.392 ns ( 66.81 % )
            Info: - Longest clock path from clock "M2" to source register is 7.535 ns
                Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T20; Fanout = 1; CLK Node = 'M2'
                Info: 2: + IC(1.128 ns) + CELL(0.225 ns) = 2.163 ns; Loc. = LCCOMB_X14_Y8_N0; Fanout = 1; COMB Node = 'lab2:inst|inst21~0'
                Info: 3: + IC(0.234 ns) + CELL(0.228 ns) = 2.625 ns; Loc. = LCCOMB_X14_Y8_N10; Fanout = 1; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0'
                Info: 4: + IC(0.214 ns) + CELL(0.053 ns) = 2.892 ns; Loc. = LCCOMB_X14_Y8_N26; Fanout = 3; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
                Info: 5: + IC(0.227 ns) + CELL(0.712 ns) = 3.831 ns; Loc. = LCFF_X14_Y8_N7; Fanout = 11; REG Node = 'lab2:inst|inst32'
                Info: 6: + IC(1.180 ns) + CELL(0.712 ns) = 5.723 ns; Loc. = LCFF_X3_Y10_N3; Fanout = 3; REG Node = 'DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]'
                Info: 7: + IC(0.247 ns) + CELL(0.272 ns) = 6.242 ns; Loc. = LCCOMB_X3_Y10_N28; Fanout = 2; COMB Node = 'DIVIDER:inst2|lpm_compare2:inst6|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]'
                Info: 8: + IC(0.213 ns) + CELL(0.154 ns) = 6.609 ns; Loc. = LCCOMB_X3_Y10_N8; Fanout = 1; COMB Node = 'DIVIDER:inst2|inst24'
                Info: 9: + IC(0.308 ns) + CELL(0.618 ns) = 7.535 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
                Info: Total cell delay = 3.784 ns ( 50.22 % )
                Info: Total interconnect delay = 3.751 ns ( 49.78 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.671 ns
Info: Clock "N2" Internal fmax is restricted to 500.0 MHz between source register "DIVIDER:inst2|inst32" and destination register "DIVIDER:inst2|inst11"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.274 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
            Info: 2: + IC(0.221 ns) + CELL(0.053 ns) = 0.274 ns; Loc. = LCCOMB_X2_Y10_N8; Fanout = 1; REG Node = 'DIVIDER:inst2|inst11'
            Info: Total cell delay = 0.053 ns ( 19.34 % )
            Info: Total interconnect delay = 0.221 ns ( 80.66 % )
        Info: - Smallest clock skew is -0.961 ns
            Info: + Shortest clock path from clock "N2" to destination register is 7.090 ns
                Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E12; Fanout = 1; CLK Node = 'N2'
                Info: 2: + IC(1.624 ns) + CELL(0.228 ns) = 2.679 ns; Loc. = LCCOMB_X14_Y8_N0; Fanout = 1; COMB Node = 'lab2:inst|inst21~0'
                Info: 3: + IC(0.234 ns) + CELL(0.228 ns) = 3.141 ns; Loc. = LCCOMB_X14_Y8_N10; Fanout = 1; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0'
                Info: 4: + IC(0.214 ns) + CELL(0.053 ns) = 3.408 ns; Loc. = LCCOMB_X14_Y8_N26; Fanout = 3; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
                Info: 5: + IC(0.227 ns) + CELL(0.712 ns) = 4.347 ns; Loc. = LCFF_X14_Y8_N7; Fanout = 11; REG Node = 'lab2:inst|inst32'
                Info: 6: + IC(1.704 ns) + CELL(0.000 ns) = 6.051 ns; Loc. = CLKCTRL_G5; Fanout = 2; COMB Node = 'lab2:inst|inst32~clkctrl'
                Info: 7: + IC(0.885 ns) + CELL(0.154 ns) = 7.090 ns; Loc. = LCCOMB_X2_Y10_N8; Fanout = 1; REG Node = 'DIVIDER:inst2|inst11'
                Info: Total cell delay = 2.202 ns ( 31.06 % )
                Info: Total interconnect delay = 4.888 ns ( 68.94 % )
            Info: - Longest clock path from clock "N2" to source register is 8.051 ns
                Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E12; Fanout = 1; CLK Node = 'N2'
                Info: 2: + IC(1.624 ns) + CELL(0.228 ns) = 2.679 ns; Loc. = LCCOMB_X14_Y8_N0; Fanout = 1; COMB Node = 'lab2:inst|inst21~0'
                Info: 3: + IC(0.234 ns) + CELL(0.228 ns) = 3.141 ns; Loc. = LCCOMB_X14_Y8_N10; Fanout = 1; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0'
                Info: 4: + IC(0.214 ns) + CELL(0.053 ns) = 3.408 ns; Loc. = LCCOMB_X14_Y8_N26; Fanout = 3; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
                Info: 5: + IC(0.227 ns) + CELL(0.712 ns) = 4.347 ns; Loc. = LCFF_X14_Y8_N7; Fanout = 11; REG Node = 'lab2:inst|inst32'
                Info: 6: + IC(1.180 ns) + CELL(0.712 ns) = 6.239 ns; Loc. = LCFF_X3_Y10_N3; Fanout = 3; REG Node = 'DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]'
                Info: 7: + IC(0.247 ns) + CELL(0.272 ns) = 6.758 ns; Loc. = LCCOMB_X3_Y10_N28; Fanout = 2; COMB Node = 'DIVIDER:inst2|lpm_compare2:inst6|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]'
                Info: 8: + IC(0.213 ns) + CELL(0.154 ns) = 7.125 ns; Loc. = LCCOMB_X3_Y10_N8; Fanout = 1; COMB Node = 'DIVIDER:inst2|inst24'
                Info: 9: + IC(0.308 ns) + CELL(0.618 ns) = 8.051 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
                Info: Total cell delay = 3.804 ns ( 47.25 % )
                Info: Total interconnect delay = 4.247 ns ( 52.75 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.671 ns
Info: Clock "M1" Internal fmax is restricted to 500.0 MHz between source register "DIVIDER:inst2|inst32" and destination register "DIVIDER:inst2|inst11"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.274 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
            Info: 2: + IC(0.221 ns) + CELL(0.053 ns) = 0.274 ns; Loc. = LCCOMB_X2_Y10_N8; Fanout = 1; REG Node = 'DIVIDER:inst2|inst11'
            Info: Total cell delay = 0.053 ns ( 19.34 % )
            Info: Total interconnect delay = 0.221 ns ( 80.66 % )
        Info: - Smallest clock skew is -0.961 ns
            Info: + Shortest clock path from clock "M1" to destination register is 6.090 ns
                Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_U20; Fanout = 1; CLK Node = 'M1'
                Info: 2: + IC(1.163 ns) + CELL(0.053 ns) = 2.036 ns; Loc. = LCCOMB_X14_Y8_N2; Fanout = 1; COMB Node = 'lab2:inst|inst20~0'
                Info: 3: + IC(0.218 ns) + CELL(0.154 ns) = 2.408 ns; Loc. = LCCOMB_X14_Y8_N26; Fanout = 3; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.227 ns) + CELL(0.712 ns) = 3.347 ns; Loc. = LCFF_X14_Y8_N7; Fanout = 11; REG Node = 'lab2:inst|inst32'
                Info: 5: + IC(1.704 ns) + CELL(0.000 ns) = 5.051 ns; Loc. = CLKCTRL_G5; Fanout = 2; COMB Node = 'lab2:inst|inst32~clkctrl'
                Info: 6: + IC(0.885 ns) + CELL(0.154 ns) = 6.090 ns; Loc. = LCCOMB_X2_Y10_N8; Fanout = 1; REG Node = 'DIVIDER:inst2|inst11'
                Info: Total cell delay = 1.893 ns ( 31.08 % )
                Info: Total interconnect delay = 4.197 ns ( 68.92 % )
            Info: - Longest clock path from clock "M1" to source register is 7.051 ns
                Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_U20; Fanout = 1; CLK Node = 'M1'
                Info: 2: + IC(1.163 ns) + CELL(0.053 ns) = 2.036 ns; Loc. = LCCOMB_X14_Y8_N2; Fanout = 1; COMB Node = 'lab2:inst|inst20~0'
                Info: 3: + IC(0.218 ns) + CELL(0.154 ns) = 2.408 ns; Loc. = LCCOMB_X14_Y8_N26; Fanout = 3; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.227 ns) + CELL(0.712 ns) = 3.347 ns; Loc. = LCFF_X14_Y8_N7; Fanout = 11; REG Node = 'lab2:inst|inst32'
                Info: 5: + IC(1.180 ns) + CELL(0.712 ns) = 5.239 ns; Loc. = LCFF_X3_Y10_N3; Fanout = 3; REG Node = 'DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]'
                Info: 6: + IC(0.247 ns) + CELL(0.272 ns) = 5.758 ns; Loc. = LCCOMB_X3_Y10_N28; Fanout = 2; COMB Node = 'DIVIDER:inst2|lpm_compare2:inst6|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]'
                Info: 7: + IC(0.213 ns) + CELL(0.154 ns) = 6.125 ns; Loc. = LCCOMB_X3_Y10_N8; Fanout = 1; COMB Node = 'DIVIDER:inst2|inst24'
                Info: 8: + IC(0.308 ns) + CELL(0.618 ns) = 7.051 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
                Info: Total cell delay = 3.495 ns ( 49.57 % )
                Info: Total interconnect delay = 3.556 ns ( 50.43 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.671 ns
Info: Clock "N1" Internal fmax is restricted to 500.0 MHz between source register "DIVIDER:inst2|inst32" and destination register "DIVIDER:inst2|inst11"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.274 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
            Info: 2: + IC(0.221 ns) + CELL(0.053 ns) = 0.274 ns; Loc. = LCCOMB_X2_Y10_N8; Fanout = 1; REG Node = 'DIVIDER:inst2|inst11'
            Info: Total cell delay = 0.053 ns ( 19.34 % )
            Info: Total interconnect delay = 0.221 ns ( 80.66 % )
        Info: - Smallest clock skew is -0.961 ns
            Info: + Shortest clock path from clock "N1" to destination register is 6.598 ns
                Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_V18; Fanout = 1; CLK Node = 'N1'
                Info: 2: + IC(1.499 ns) + CELL(0.225 ns) = 2.544 ns; Loc. = LCCOMB_X14_Y8_N2; Fanout = 1; COMB Node = 'lab2:inst|inst20~0'
                Info: 3: + IC(0.218 ns) + CELL(0.154 ns) = 2.916 ns; Loc. = LCCOMB_X14_Y8_N26; Fanout = 3; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.227 ns) + CELL(0.712 ns) = 3.855 ns; Loc. = LCFF_X14_Y8_N7; Fanout = 11; REG Node = 'lab2:inst|inst32'
                Info: 5: + IC(1.704 ns) + CELL(0.000 ns) = 5.559 ns; Loc. = CLKCTRL_G5; Fanout = 2; COMB Node = 'lab2:inst|inst32~clkctrl'
                Info: 6: + IC(0.885 ns) + CELL(0.154 ns) = 6.598 ns; Loc. = LCCOMB_X2_Y10_N8; Fanout = 1; REG Node = 'DIVIDER:inst2|inst11'
                Info: Total cell delay = 2.065 ns ( 31.30 % )
                Info: Total interconnect delay = 4.533 ns ( 68.70 % )
            Info: - Longest clock path from clock "N1" to source register is 7.559 ns
                Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_V18; Fanout = 1; CLK Node = 'N1'
                Info: 2: + IC(1.499 ns) + CELL(0.225 ns) = 2.544 ns; Loc. = LCCOMB_X14_Y8_N2; Fanout = 1; COMB Node = 'lab2:inst|inst20~0'
                Info: 3: + IC(0.218 ns) + CELL(0.154 ns) = 2.916 ns; Loc. = LCCOMB_X14_Y8_N26; Fanout = 3; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.227 ns) + CELL(0.712 ns) = 3.855 ns; Loc. = LCFF_X14_Y8_N7; Fanout = 11; REG Node = 'lab2:inst|inst32'
                Info: 5: + IC(1.180 ns) + CELL(0.712 ns) = 5.747 ns; Loc. = LCFF_X3_Y10_N3; Fanout = 3; REG Node = 'DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]'
                Info: 6: + IC(0.247 ns) + CELL(0.272 ns) = 6.266 ns; Loc. = LCCOMB_X3_Y10_N28; Fanout = 2; COMB Node = 'DIVIDER:inst2|lpm_compare2:inst6|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]'
                Info: 7: + IC(0.213 ns) + CELL(0.154 ns) = 6.633 ns; Loc. = LCCOMB_X3_Y10_N8; Fanout = 1; COMB Node = 'DIVIDER:inst2|inst24'
                Info: 8: + IC(0.308 ns) + CELL(0.618 ns) = 7.559 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
                Info: Total cell delay = 3.667 ns ( 48.51 % )
                Info: Total interconnect delay = 3.892 ns ( 51.49 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.671 ns
Info: Clock "M0" Internal fmax is restricted to 500.0 MHz between source register "DIVIDER:inst2|inst32" and destination register "DIVIDER:inst2|inst11"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.274 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
            Info: 2: + IC(0.221 ns) + CELL(0.053 ns) = 0.274 ns; Loc. = LCCOMB_X2_Y10_N8; Fanout = 1; REG Node = 'DIVIDER:inst2|inst11'
            Info: Total cell delay = 0.053 ns ( 19.34 % )
            Info: Total interconnect delay = 0.221 ns ( 80.66 % )
        Info: - Smallest clock skew is -0.961 ns
            Info: + Shortest clock path from clock "M0" to destination register is 6.372 ns
                Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_W12; Fanout = 1; CLK Node = 'M0'
                Info: 2: + IC(1.299 ns) + CELL(0.053 ns) = 2.179 ns; Loc. = LCCOMB_X14_Y8_N28; Fanout = 1; COMB Node = 'lab2:inst|inst19~0'
                Info: 3: + IC(0.239 ns) + CELL(0.272 ns) = 2.690 ns; Loc. = LCCOMB_X14_Y8_N26; Fanout = 3; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.227 ns) + CELL(0.712 ns) = 3.629 ns; Loc. = LCFF_X14_Y8_N7; Fanout = 11; REG Node = 'lab2:inst|inst32'
                Info: 5: + IC(1.704 ns) + CELL(0.000 ns) = 5.333 ns; Loc. = CLKCTRL_G5; Fanout = 2; COMB Node = 'lab2:inst|inst32~clkctrl'
                Info: 6: + IC(0.885 ns) + CELL(0.154 ns) = 6.372 ns; Loc. = LCCOMB_X2_Y10_N8; Fanout = 1; REG Node = 'DIVIDER:inst2|inst11'
                Info: Total cell delay = 2.018 ns ( 31.67 % )
                Info: Total interconnect delay = 4.354 ns ( 68.33 % )
            Info: - Longest clock path from clock "M0" to source register is 7.333 ns
                Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_W12; Fanout = 1; CLK Node = 'M0'
                Info: 2: + IC(1.299 ns) + CELL(0.053 ns) = 2.179 ns; Loc. = LCCOMB_X14_Y8_N28; Fanout = 1; COMB Node = 'lab2:inst|inst19~0'
                Info: 3: + IC(0.239 ns) + CELL(0.272 ns) = 2.690 ns; Loc. = LCCOMB_X14_Y8_N26; Fanout = 3; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.227 ns) + CELL(0.712 ns) = 3.629 ns; Loc. = LCFF_X14_Y8_N7; Fanout = 11; REG Node = 'lab2:inst|inst32'
                Info: 5: + IC(1.180 ns) + CELL(0.712 ns) = 5.521 ns; Loc. = LCFF_X3_Y10_N3; Fanout = 3; REG Node = 'DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]'
                Info: 6: + IC(0.247 ns) + CELL(0.272 ns) = 6.040 ns; Loc. = LCCOMB_X3_Y10_N28; Fanout = 2; COMB Node = 'DIVIDER:inst2|lpm_compare2:inst6|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]'
                Info: 7: + IC(0.213 ns) + CELL(0.154 ns) = 6.407 ns; Loc. = LCCOMB_X3_Y10_N8; Fanout = 1; COMB Node = 'DIVIDER:inst2|inst24'
                Info: 8: + IC(0.308 ns) + CELL(0.618 ns) = 7.333 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
                Info: Total cell delay = 3.620 ns ( 49.37 % )
                Info: Total interconnect delay = 3.713 ns ( 50.63 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.671 ns
Info: Clock "N0" Internal fmax is restricted to 500.0 MHz between source register "DIVIDER:inst2|inst32" and destination register "DIVIDER:inst2|inst11"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.274 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
            Info: 2: + IC(0.221 ns) + CELL(0.053 ns) = 0.274 ns; Loc. = LCCOMB_X2_Y10_N8; Fanout = 1; REG Node = 'DIVIDER:inst2|inst11'
            Info: Total cell delay = 0.053 ns ( 19.34 % )
            Info: Total interconnect delay = 0.221 ns ( 80.66 % )
        Info: - Smallest clock skew is -0.961 ns
            Info: + Shortest clock path from clock "N0" to destination register is 6.353 ns
                Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W13; Fanout = 1; CLK Node = 'N0'
                Info: 2: + IC(1.095 ns) + CELL(0.228 ns) = 2.160 ns; Loc. = LCCOMB_X14_Y8_N28; Fanout = 1; COMB Node = 'lab2:inst|inst19~0'
                Info: 3: + IC(0.239 ns) + CELL(0.272 ns) = 2.671 ns; Loc. = LCCOMB_X14_Y8_N26; Fanout = 3; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.227 ns) + CELL(0.712 ns) = 3.610 ns; Loc. = LCFF_X14_Y8_N7; Fanout = 11; REG Node = 'lab2:inst|inst32'
                Info: 5: + IC(1.704 ns) + CELL(0.000 ns) = 5.314 ns; Loc. = CLKCTRL_G5; Fanout = 2; COMB Node = 'lab2:inst|inst32~clkctrl'
                Info: 6: + IC(0.885 ns) + CELL(0.154 ns) = 6.353 ns; Loc. = LCCOMB_X2_Y10_N8; Fanout = 1; REG Node = 'DIVIDER:inst2|inst11'
                Info: Total cell delay = 2.203 ns ( 34.68 % )
                Info: Total interconnect delay = 4.150 ns ( 65.32 % )
            Info: - Longest clock path from clock "N0" to source register is 7.314 ns
                Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W13; Fanout = 1; CLK Node = 'N0'
                Info: 2: + IC(1.095 ns) + CELL(0.228 ns) = 2.160 ns; Loc. = LCCOMB_X14_Y8_N28; Fanout = 1; COMB Node = 'lab2:inst|inst19~0'
                Info: 3: + IC(0.239 ns) + CELL(0.272 ns) = 2.671 ns; Loc. = LCCOMB_X14_Y8_N26; Fanout = 3; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.227 ns) + CELL(0.712 ns) = 3.610 ns; Loc. = LCFF_X14_Y8_N7; Fanout = 11; REG Node = 'lab2:inst|inst32'
                Info: 5: + IC(1.180 ns) + CELL(0.712 ns) = 5.502 ns; Loc. = LCFF_X3_Y10_N3; Fanout = 3; REG Node = 'DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]'
                Info: 6: + IC(0.247 ns) + CELL(0.272 ns) = 6.021 ns; Loc. = LCCOMB_X3_Y10_N28; Fanout = 2; COMB Node = 'DIVIDER:inst2|lpm_compare2:inst6|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]'
                Info: 7: + IC(0.213 ns) + CELL(0.154 ns) = 6.388 ns; Loc. = LCCOMB_X3_Y10_N8; Fanout = 1; COMB Node = 'DIVIDER:inst2|inst24'
                Info: 8: + IC(0.308 ns) + CELL(0.618 ns) = 7.314 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
                Info: Total cell delay = 3.805 ns ( 52.02 % )
                Info: Total interconnect delay = 3.509 ns ( 47.98 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.671 ns
Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "DIVIDER:inst2|inst32" and destination pin or register "DIVIDER:inst2|inst32" for clock "CLK" (Hold time is 632 ps)
    Info: + Largest clock skew is 0.973 ns
        Info: + Longest clock path from clock "CLK" to destination register is 8.176 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V11; Fanout = 5; CLK Node = 'CLK'
            Info: 2: + IC(1.121 ns) + CELL(0.712 ns) = 2.660 ns; Loc. = LCFF_X14_Y8_N25; Fanout = 2; REG Node = 'lab2:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]'
            Info: 3: + IC(0.260 ns) + CELL(0.346 ns) = 3.266 ns; Loc. = LCCOMB_X14_Y8_N10; Fanout = 1; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0'
            Info: 4: + IC(0.214 ns) + CELL(0.053 ns) = 3.533 ns; Loc. = LCCOMB_X14_Y8_N26; Fanout = 3; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
            Info: 5: + IC(0.227 ns) + CELL(0.712 ns) = 4.472 ns; Loc. = LCFF_X14_Y8_N7; Fanout = 11; REG Node = 'lab2:inst|inst32'
            Info: 6: + IC(1.180 ns) + CELL(0.712 ns) = 6.364 ns; Loc. = LCFF_X3_Y10_N3; Fanout = 3; REG Node = 'DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]'
            Info: 7: + IC(0.247 ns) + CELL(0.272 ns) = 6.883 ns; Loc. = LCCOMB_X3_Y10_N28; Fanout = 2; COMB Node = 'DIVIDER:inst2|lpm_compare2:inst6|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]'
            Info: 8: + IC(0.213 ns) + CELL(0.154 ns) = 7.250 ns; Loc. = LCCOMB_X3_Y10_N8; Fanout = 1; COMB Node = 'DIVIDER:inst2|inst24'
            Info: 9: + IC(0.308 ns) + CELL(0.618 ns) = 8.176 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
            Info: Total cell delay = 4.406 ns ( 53.89 % )
            Info: Total interconnect delay = 3.770 ns ( 46.11 % )
        Info: - Shortest clock path from clock "CLK" to source register is 7.203 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V11; Fanout = 5; CLK Node = 'CLK'
            Info: 2: + IC(1.121 ns) + CELL(0.712 ns) = 2.660 ns; Loc. = LCFF_X14_Y8_N13; Fanout = 3; REG Node = 'lab2:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]'
            Info: 3: + IC(0.254 ns) + CELL(0.272 ns) = 3.186 ns; Loc. = LCCOMB_X14_Y8_N26; Fanout = 3; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(0.227 ns) + CELL(0.712 ns) = 4.125 ns; Loc. = LCFF_X14_Y8_N7; Fanout = 11; REG Node = 'lab2:inst|inst32'
            Info: 5: + IC(1.180 ns) + CELL(0.712 ns) = 6.017 ns; Loc. = LCFF_X3_Y10_N21; Fanout = 3; REG Node = 'DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]'
            Info: 6: + IC(0.207 ns) + CELL(0.053 ns) = 6.277 ns; Loc. = LCCOMB_X3_Y10_N8; Fanout = 1; COMB Node = 'DIVIDER:inst2|inst24'
            Info: 7: + IC(0.308 ns) + CELL(0.618 ns) = 7.203 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
            Info: Total cell delay = 3.906 ns ( 54.23 % )
            Info: Total interconnect delay = 3.297 ns ( 45.77 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.396 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X2_Y10_N30; Fanout = 1; COMB Node = 'DIVIDER:inst2|inst32~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
        Info: Total cell delay = 0.396 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 9 non-operational path(s) clocked by clock "N3" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "DIVIDER:inst2|inst32" and destination pin or register "DIVIDER:inst2|inst32" for clock "N3" (Hold time is 285 ps)
    Info: + Largest clock skew is 0.626 ns
        Info: + Longest clock path from clock "N3" to destination register is 7.379 ns
            Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_AB16; Fanout = 1; CLK Node = 'N3'
            Info: 2: + IC(1.115 ns) + CELL(0.225 ns) = 2.207 ns; Loc. = LCCOMB_X14_Y8_N30; Fanout = 1; COMB Node = 'lab2:inst|inst22~0'
            Info: 3: + IC(0.209 ns) + CELL(0.053 ns) = 2.469 ns; Loc. = LCCOMB_X14_Y8_N10; Fanout = 1; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0'
            Info: 4: + IC(0.214 ns) + CELL(0.053 ns) = 2.736 ns; Loc. = LCCOMB_X14_Y8_N26; Fanout = 3; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
            Info: 5: + IC(0.227 ns) + CELL(0.712 ns) = 3.675 ns; Loc. = LCFF_X14_Y8_N7; Fanout = 11; REG Node = 'lab2:inst|inst32'
            Info: 6: + IC(1.180 ns) + CELL(0.712 ns) = 5.567 ns; Loc. = LCFF_X3_Y10_N3; Fanout = 3; REG Node = 'DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]'
            Info: 7: + IC(0.247 ns) + CELL(0.272 ns) = 6.086 ns; Loc. = LCCOMB_X3_Y10_N28; Fanout = 2; COMB Node = 'DIVIDER:inst2|lpm_compare2:inst6|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]'
            Info: 8: + IC(0.213 ns) + CELL(0.154 ns) = 6.453 ns; Loc. = LCCOMB_X3_Y10_N8; Fanout = 1; COMB Node = 'DIVIDER:inst2|inst24'
            Info: 9: + IC(0.308 ns) + CELL(0.618 ns) = 7.379 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
            Info: Total cell delay = 3.666 ns ( 49.68 % )
            Info: Total interconnect delay = 3.713 ns ( 50.32 % )
        Info: - Shortest clock path from clock "N3" to source register is 6.753 ns
            Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_AB16; Fanout = 1; CLK Node = 'N3'
            Info: 2: + IC(1.115 ns) + CELL(0.225 ns) = 2.207 ns; Loc. = LCCOMB_X14_Y8_N30; Fanout = 1; COMB Node = 'lab2:inst|inst22~0'
            Info: 3: + IC(0.209 ns) + CELL(0.053 ns) = 2.469 ns; Loc. = LCCOMB_X14_Y8_N10; Fanout = 1; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0'
            Info: 4: + IC(0.214 ns) + CELL(0.053 ns) = 2.736 ns; Loc. = LCCOMB_X14_Y8_N26; Fanout = 3; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
            Info: 5: + IC(0.227 ns) + CELL(0.712 ns) = 3.675 ns; Loc. = LCFF_X14_Y8_N7; Fanout = 11; REG Node = 'lab2:inst|inst32'
            Info: 6: + IC(1.180 ns) + CELL(0.712 ns) = 5.567 ns; Loc. = LCFF_X3_Y10_N21; Fanout = 3; REG Node = 'DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]'
            Info: 7: + IC(0.207 ns) + CELL(0.053 ns) = 5.827 ns; Loc. = LCCOMB_X3_Y10_N8; Fanout = 1; COMB Node = 'DIVIDER:inst2|inst24'
            Info: 8: + IC(0.308 ns) + CELL(0.618 ns) = 6.753 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
            Info: Total cell delay = 3.293 ns ( 48.76 % )
            Info: Total interconnect delay = 3.460 ns ( 51.24 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.396 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X2_Y10_N30; Fanout = 1; COMB Node = 'DIVIDER:inst2|inst32~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
        Info: Total cell delay = 0.396 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 9 non-operational path(s) clocked by clock "M3" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "DIVIDER:inst2|inst32" and destination pin or register "DIVIDER:inst2|inst32" for clock "M3" (Hold time is 285 ps)
    Info: + Largest clock skew is 0.626 ns
        Info: + Longest clock path from clock "M3" to destination register is 7.383 ns
            Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB15; Fanout = 1; CLK Node = 'M3'
            Info: 2: + IC(1.126 ns) + CELL(0.228 ns) = 2.211 ns; Loc. = LCCOMB_X14_Y8_N30; Fanout = 1; COMB Node = 'lab2:inst|inst22~0'
            Info: 3: + IC(0.209 ns) + CELL(0.053 ns) = 2.473 ns; Loc. = LCCOMB_X14_Y8_N10; Fanout = 1; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0'
            Info: 4: + IC(0.214 ns) + CELL(0.053 ns) = 2.740 ns; Loc. = LCCOMB_X14_Y8_N26; Fanout = 3; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
            Info: 5: + IC(0.227 ns) + CELL(0.712 ns) = 3.679 ns; Loc. = LCFF_X14_Y8_N7; Fanout = 11; REG Node = 'lab2:inst|inst32'
            Info: 6: + IC(1.180 ns) + CELL(0.712 ns) = 5.571 ns; Loc. = LCFF_X3_Y10_N3; Fanout = 3; REG Node = 'DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]'
            Info: 7: + IC(0.247 ns) + CELL(0.272 ns) = 6.090 ns; Loc. = LCCOMB_X3_Y10_N28; Fanout = 2; COMB Node = 'DIVIDER:inst2|lpm_compare2:inst6|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]'
            Info: 8: + IC(0.213 ns) + CELL(0.154 ns) = 6.457 ns; Loc. = LCCOMB_X3_Y10_N8; Fanout = 1; COMB Node = 'DIVIDER:inst2|inst24'
            Info: 9: + IC(0.308 ns) + CELL(0.618 ns) = 7.383 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
            Info: Total cell delay = 3.659 ns ( 49.56 % )
            Info: Total interconnect delay = 3.724 ns ( 50.44 % )
        Info: - Shortest clock path from clock "M3" to source register is 6.757 ns
            Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB15; Fanout = 1; CLK Node = 'M3'
            Info: 2: + IC(1.126 ns) + CELL(0.228 ns) = 2.211 ns; Loc. = LCCOMB_X14_Y8_N30; Fanout = 1; COMB Node = 'lab2:inst|inst22~0'
            Info: 3: + IC(0.209 ns) + CELL(0.053 ns) = 2.473 ns; Loc. = LCCOMB_X14_Y8_N10; Fanout = 1; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0'
            Info: 4: + IC(0.214 ns) + CELL(0.053 ns) = 2.740 ns; Loc. = LCCOMB_X14_Y8_N26; Fanout = 3; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
            Info: 5: + IC(0.227 ns) + CELL(0.712 ns) = 3.679 ns; Loc. = LCFF_X14_Y8_N7; Fanout = 11; REG Node = 'lab2:inst|inst32'
            Info: 6: + IC(1.180 ns) + CELL(0.712 ns) = 5.571 ns; Loc. = LCFF_X3_Y10_N21; Fanout = 3; REG Node = 'DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]'
            Info: 7: + IC(0.207 ns) + CELL(0.053 ns) = 5.831 ns; Loc. = LCCOMB_X3_Y10_N8; Fanout = 1; COMB Node = 'DIVIDER:inst2|inst24'
            Info: 8: + IC(0.308 ns) + CELL(0.618 ns) = 6.757 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
            Info: Total cell delay = 3.286 ns ( 48.63 % )
            Info: Total interconnect delay = 3.471 ns ( 51.37 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.396 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X2_Y10_N30; Fanout = 1; COMB Node = 'DIVIDER:inst2|inst32~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
        Info: Total cell delay = 0.396 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 9 non-operational path(s) clocked by clock "M2" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "DIVIDER:inst2|inst32" and destination pin or register "DIVIDER:inst2|inst32" for clock "M2" (Hold time is 285 ps)
    Info: + Largest clock skew is 0.626 ns
        Info: + Longest clock path from clock "M2" to destination register is 7.535 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T20; Fanout = 1; CLK Node = 'M2'
            Info: 2: + IC(1.128 ns) + CELL(0.225 ns) = 2.163 ns; Loc. = LCCOMB_X14_Y8_N0; Fanout = 1; COMB Node = 'lab2:inst|inst21~0'
            Info: 3: + IC(0.234 ns) + CELL(0.228 ns) = 2.625 ns; Loc. = LCCOMB_X14_Y8_N10; Fanout = 1; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0'
            Info: 4: + IC(0.214 ns) + CELL(0.053 ns) = 2.892 ns; Loc. = LCCOMB_X14_Y8_N26; Fanout = 3; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
            Info: 5: + IC(0.227 ns) + CELL(0.712 ns) = 3.831 ns; Loc. = LCFF_X14_Y8_N7; Fanout = 11; REG Node = 'lab2:inst|inst32'
            Info: 6: + IC(1.180 ns) + CELL(0.712 ns) = 5.723 ns; Loc. = LCFF_X3_Y10_N3; Fanout = 3; REG Node = 'DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]'
            Info: 7: + IC(0.247 ns) + CELL(0.272 ns) = 6.242 ns; Loc. = LCCOMB_X3_Y10_N28; Fanout = 2; COMB Node = 'DIVIDER:inst2|lpm_compare2:inst6|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]'
            Info: 8: + IC(0.213 ns) + CELL(0.154 ns) = 6.609 ns; Loc. = LCCOMB_X3_Y10_N8; Fanout = 1; COMB Node = 'DIVIDER:inst2|inst24'
            Info: 9: + IC(0.308 ns) + CELL(0.618 ns) = 7.535 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
            Info: Total cell delay = 3.784 ns ( 50.22 % )
            Info: Total interconnect delay = 3.751 ns ( 49.78 % )
        Info: - Shortest clock path from clock "M2" to source register is 6.909 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T20; Fanout = 1; CLK Node = 'M2'
            Info: 2: + IC(1.128 ns) + CELL(0.225 ns) = 2.163 ns; Loc. = LCCOMB_X14_Y8_N0; Fanout = 1; COMB Node = 'lab2:inst|inst21~0'
            Info: 3: + IC(0.234 ns) + CELL(0.228 ns) = 2.625 ns; Loc. = LCCOMB_X14_Y8_N10; Fanout = 1; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0'
            Info: 4: + IC(0.214 ns) + CELL(0.053 ns) = 2.892 ns; Loc. = LCCOMB_X14_Y8_N26; Fanout = 3; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
            Info: 5: + IC(0.227 ns) + CELL(0.712 ns) = 3.831 ns; Loc. = LCFF_X14_Y8_N7; Fanout = 11; REG Node = 'lab2:inst|inst32'
            Info: 6: + IC(1.180 ns) + CELL(0.712 ns) = 5.723 ns; Loc. = LCFF_X3_Y10_N21; Fanout = 3; REG Node = 'DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]'
            Info: 7: + IC(0.207 ns) + CELL(0.053 ns) = 5.983 ns; Loc. = LCCOMB_X3_Y10_N8; Fanout = 1; COMB Node = 'DIVIDER:inst2|inst24'
            Info: 8: + IC(0.308 ns) + CELL(0.618 ns) = 6.909 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
            Info: Total cell delay = 3.411 ns ( 49.37 % )
            Info: Total interconnect delay = 3.498 ns ( 50.63 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.396 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X2_Y10_N30; Fanout = 1; COMB Node = 'DIVIDER:inst2|inst32~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
        Info: Total cell delay = 0.396 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 9 non-operational path(s) clocked by clock "N2" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "DIVIDER:inst2|inst32" and destination pin or register "DIVIDER:inst2|inst32" for clock "N2" (Hold time is 285 ps)
    Info: + Largest clock skew is 0.626 ns
        Info: + Longest clock path from clock "N2" to destination register is 8.051 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E12; Fanout = 1; CLK Node = 'N2'
            Info: 2: + IC(1.624 ns) + CELL(0.228 ns) = 2.679 ns; Loc. = LCCOMB_X14_Y8_N0; Fanout = 1; COMB Node = 'lab2:inst|inst21~0'
            Info: 3: + IC(0.234 ns) + CELL(0.228 ns) = 3.141 ns; Loc. = LCCOMB_X14_Y8_N10; Fanout = 1; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0'
            Info: 4: + IC(0.214 ns) + CELL(0.053 ns) = 3.408 ns; Loc. = LCCOMB_X14_Y8_N26; Fanout = 3; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
            Info: 5: + IC(0.227 ns) + CELL(0.712 ns) = 4.347 ns; Loc. = LCFF_X14_Y8_N7; Fanout = 11; REG Node = 'lab2:inst|inst32'
            Info: 6: + IC(1.180 ns) + CELL(0.712 ns) = 6.239 ns; Loc. = LCFF_X3_Y10_N3; Fanout = 3; REG Node = 'DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]'
            Info: 7: + IC(0.247 ns) + CELL(0.272 ns) = 6.758 ns; Loc. = LCCOMB_X3_Y10_N28; Fanout = 2; COMB Node = 'DIVIDER:inst2|lpm_compare2:inst6|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]'
            Info: 8: + IC(0.213 ns) + CELL(0.154 ns) = 7.125 ns; Loc. = LCCOMB_X3_Y10_N8; Fanout = 1; COMB Node = 'DIVIDER:inst2|inst24'
            Info: 9: + IC(0.308 ns) + CELL(0.618 ns) = 8.051 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
            Info: Total cell delay = 3.804 ns ( 47.25 % )
            Info: Total interconnect delay = 4.247 ns ( 52.75 % )
        Info: - Shortest clock path from clock "N2" to source register is 7.425 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E12; Fanout = 1; CLK Node = 'N2'
            Info: 2: + IC(1.624 ns) + CELL(0.228 ns) = 2.679 ns; Loc. = LCCOMB_X14_Y8_N0; Fanout = 1; COMB Node = 'lab2:inst|inst21~0'
            Info: 3: + IC(0.234 ns) + CELL(0.228 ns) = 3.141 ns; Loc. = LCCOMB_X14_Y8_N10; Fanout = 1; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0'
            Info: 4: + IC(0.214 ns) + CELL(0.053 ns) = 3.408 ns; Loc. = LCCOMB_X14_Y8_N26; Fanout = 3; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
            Info: 5: + IC(0.227 ns) + CELL(0.712 ns) = 4.347 ns; Loc. = LCFF_X14_Y8_N7; Fanout = 11; REG Node = 'lab2:inst|inst32'
            Info: 6: + IC(1.180 ns) + CELL(0.712 ns) = 6.239 ns; Loc. = LCFF_X3_Y10_N21; Fanout = 3; REG Node = 'DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]'
            Info: 7: + IC(0.207 ns) + CELL(0.053 ns) = 6.499 ns; Loc. = LCCOMB_X3_Y10_N8; Fanout = 1; COMB Node = 'DIVIDER:inst2|inst24'
            Info: 8: + IC(0.308 ns) + CELL(0.618 ns) = 7.425 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
            Info: Total cell delay = 3.431 ns ( 46.21 % )
            Info: Total interconnect delay = 3.994 ns ( 53.79 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.396 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X2_Y10_N30; Fanout = 1; COMB Node = 'DIVIDER:inst2|inst32~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
        Info: Total cell delay = 0.396 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 9 non-operational path(s) clocked by clock "M1" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "DIVIDER:inst2|inst32" and destination pin or register "DIVIDER:inst2|inst32" for clock "M1" (Hold time is 285 ps)
    Info: + Largest clock skew is 0.626 ns
        Info: + Longest clock path from clock "M1" to destination register is 7.051 ns
            Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_U20; Fanout = 1; CLK Node = 'M1'
            Info: 2: + IC(1.163 ns) + CELL(0.053 ns) = 2.036 ns; Loc. = LCCOMB_X14_Y8_N2; Fanout = 1; COMB Node = 'lab2:inst|inst20~0'
            Info: 3: + IC(0.218 ns) + CELL(0.154 ns) = 2.408 ns; Loc. = LCCOMB_X14_Y8_N26; Fanout = 3; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(0.227 ns) + CELL(0.712 ns) = 3.347 ns; Loc. = LCFF_X14_Y8_N7; Fanout = 11; REG Node = 'lab2:inst|inst32'
            Info: 5: + IC(1.180 ns) + CELL(0.712 ns) = 5.239 ns; Loc. = LCFF_X3_Y10_N3; Fanout = 3; REG Node = 'DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]'
            Info: 6: + IC(0.247 ns) + CELL(0.272 ns) = 5.758 ns; Loc. = LCCOMB_X3_Y10_N28; Fanout = 2; COMB Node = 'DIVIDER:inst2|lpm_compare2:inst6|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]'
            Info: 7: + IC(0.213 ns) + CELL(0.154 ns) = 6.125 ns; Loc. = LCCOMB_X3_Y10_N8; Fanout = 1; COMB Node = 'DIVIDER:inst2|inst24'
            Info: 8: + IC(0.308 ns) + CELL(0.618 ns) = 7.051 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
            Info: Total cell delay = 3.495 ns ( 49.57 % )
            Info: Total interconnect delay = 3.556 ns ( 50.43 % )
        Info: - Shortest clock path from clock "M1" to source register is 6.425 ns
            Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_U20; Fanout = 1; CLK Node = 'M1'
            Info: 2: + IC(1.163 ns) + CELL(0.053 ns) = 2.036 ns; Loc. = LCCOMB_X14_Y8_N2; Fanout = 1; COMB Node = 'lab2:inst|inst20~0'
            Info: 3: + IC(0.218 ns) + CELL(0.154 ns) = 2.408 ns; Loc. = LCCOMB_X14_Y8_N26; Fanout = 3; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(0.227 ns) + CELL(0.712 ns) = 3.347 ns; Loc. = LCFF_X14_Y8_N7; Fanout = 11; REG Node = 'lab2:inst|inst32'
            Info: 5: + IC(1.180 ns) + CELL(0.712 ns) = 5.239 ns; Loc. = LCFF_X3_Y10_N21; Fanout = 3; REG Node = 'DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]'
            Info: 6: + IC(0.207 ns) + CELL(0.053 ns) = 5.499 ns; Loc. = LCCOMB_X3_Y10_N8; Fanout = 1; COMB Node = 'DIVIDER:inst2|inst24'
            Info: 7: + IC(0.308 ns) + CELL(0.618 ns) = 6.425 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
            Info: Total cell delay = 3.122 ns ( 48.59 % )
            Info: Total interconnect delay = 3.303 ns ( 51.41 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.396 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X2_Y10_N30; Fanout = 1; COMB Node = 'DIVIDER:inst2|inst32~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
        Info: Total cell delay = 0.396 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 9 non-operational path(s) clocked by clock "N1" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "DIVIDER:inst2|inst32" and destination pin or register "DIVIDER:inst2|inst32" for clock "N1" (Hold time is 285 ps)
    Info: + Largest clock skew is 0.626 ns
        Info: + Longest clock path from clock "N1" to destination register is 7.559 ns
            Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_V18; Fanout = 1; CLK Node = 'N1'
            Info: 2: + IC(1.499 ns) + CELL(0.225 ns) = 2.544 ns; Loc. = LCCOMB_X14_Y8_N2; Fanout = 1; COMB Node = 'lab2:inst|inst20~0'
            Info: 3: + IC(0.218 ns) + CELL(0.154 ns) = 2.916 ns; Loc. = LCCOMB_X14_Y8_N26; Fanout = 3; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(0.227 ns) + CELL(0.712 ns) = 3.855 ns; Loc. = LCFF_X14_Y8_N7; Fanout = 11; REG Node = 'lab2:inst|inst32'
            Info: 5: + IC(1.180 ns) + CELL(0.712 ns) = 5.747 ns; Loc. = LCFF_X3_Y10_N3; Fanout = 3; REG Node = 'DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]'
            Info: 6: + IC(0.247 ns) + CELL(0.272 ns) = 6.266 ns; Loc. = LCCOMB_X3_Y10_N28; Fanout = 2; COMB Node = 'DIVIDER:inst2|lpm_compare2:inst6|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]'
            Info: 7: + IC(0.213 ns) + CELL(0.154 ns) = 6.633 ns; Loc. = LCCOMB_X3_Y10_N8; Fanout = 1; COMB Node = 'DIVIDER:inst2|inst24'
            Info: 8: + IC(0.308 ns) + CELL(0.618 ns) = 7.559 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
            Info: Total cell delay = 3.667 ns ( 48.51 % )
            Info: Total interconnect delay = 3.892 ns ( 51.49 % )
        Info: - Shortest clock path from clock "N1" to source register is 6.933 ns
            Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_V18; Fanout = 1; CLK Node = 'N1'
            Info: 2: + IC(1.499 ns) + CELL(0.225 ns) = 2.544 ns; Loc. = LCCOMB_X14_Y8_N2; Fanout = 1; COMB Node = 'lab2:inst|inst20~0'
            Info: 3: + IC(0.218 ns) + CELL(0.154 ns) = 2.916 ns; Loc. = LCCOMB_X14_Y8_N26; Fanout = 3; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(0.227 ns) + CELL(0.712 ns) = 3.855 ns; Loc. = LCFF_X14_Y8_N7; Fanout = 11; REG Node = 'lab2:inst|inst32'
            Info: 5: + IC(1.180 ns) + CELL(0.712 ns) = 5.747 ns; Loc. = LCFF_X3_Y10_N21; Fanout = 3; REG Node = 'DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]'
            Info: 6: + IC(0.207 ns) + CELL(0.053 ns) = 6.007 ns; Loc. = LCCOMB_X3_Y10_N8; Fanout = 1; COMB Node = 'DIVIDER:inst2|inst24'
            Info: 7: + IC(0.308 ns) + CELL(0.618 ns) = 6.933 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
            Info: Total cell delay = 3.294 ns ( 47.51 % )
            Info: Total interconnect delay = 3.639 ns ( 52.49 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.396 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X2_Y10_N30; Fanout = 1; COMB Node = 'DIVIDER:inst2|inst32~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
        Info: Total cell delay = 0.396 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 9 non-operational path(s) clocked by clock "M0" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "DIVIDER:inst2|inst32" and destination pin or register "DIVIDER:inst2|inst32" for clock "M0" (Hold time is 285 ps)
    Info: + Largest clock skew is 0.626 ns
        Info: + Longest clock path from clock "M0" to destination register is 7.333 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_W12; Fanout = 1; CLK Node = 'M0'
            Info: 2: + IC(1.299 ns) + CELL(0.053 ns) = 2.179 ns; Loc. = LCCOMB_X14_Y8_N28; Fanout = 1; COMB Node = 'lab2:inst|inst19~0'
            Info: 3: + IC(0.239 ns) + CELL(0.272 ns) = 2.690 ns; Loc. = LCCOMB_X14_Y8_N26; Fanout = 3; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(0.227 ns) + CELL(0.712 ns) = 3.629 ns; Loc. = LCFF_X14_Y8_N7; Fanout = 11; REG Node = 'lab2:inst|inst32'
            Info: 5: + IC(1.180 ns) + CELL(0.712 ns) = 5.521 ns; Loc. = LCFF_X3_Y10_N3; Fanout = 3; REG Node = 'DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]'
            Info: 6: + IC(0.247 ns) + CELL(0.272 ns) = 6.040 ns; Loc. = LCCOMB_X3_Y10_N28; Fanout = 2; COMB Node = 'DIVIDER:inst2|lpm_compare2:inst6|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]'
            Info: 7: + IC(0.213 ns) + CELL(0.154 ns) = 6.407 ns; Loc. = LCCOMB_X3_Y10_N8; Fanout = 1; COMB Node = 'DIVIDER:inst2|inst24'
            Info: 8: + IC(0.308 ns) + CELL(0.618 ns) = 7.333 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
            Info: Total cell delay = 3.620 ns ( 49.37 % )
            Info: Total interconnect delay = 3.713 ns ( 50.63 % )
        Info: - Shortest clock path from clock "M0" to source register is 6.707 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_W12; Fanout = 1; CLK Node = 'M0'
            Info: 2: + IC(1.299 ns) + CELL(0.053 ns) = 2.179 ns; Loc. = LCCOMB_X14_Y8_N28; Fanout = 1; COMB Node = 'lab2:inst|inst19~0'
            Info: 3: + IC(0.239 ns) + CELL(0.272 ns) = 2.690 ns; Loc. = LCCOMB_X14_Y8_N26; Fanout = 3; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(0.227 ns) + CELL(0.712 ns) = 3.629 ns; Loc. = LCFF_X14_Y8_N7; Fanout = 11; REG Node = 'lab2:inst|inst32'
            Info: 5: + IC(1.180 ns) + CELL(0.712 ns) = 5.521 ns; Loc. = LCFF_X3_Y10_N21; Fanout = 3; REG Node = 'DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]'
            Info: 6: + IC(0.207 ns) + CELL(0.053 ns) = 5.781 ns; Loc. = LCCOMB_X3_Y10_N8; Fanout = 1; COMB Node = 'DIVIDER:inst2|inst24'
            Info: 7: + IC(0.308 ns) + CELL(0.618 ns) = 6.707 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
            Info: Total cell delay = 3.247 ns ( 48.41 % )
            Info: Total interconnect delay = 3.460 ns ( 51.59 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.396 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X2_Y10_N30; Fanout = 1; COMB Node = 'DIVIDER:inst2|inst32~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
        Info: Total cell delay = 0.396 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 9 non-operational path(s) clocked by clock "N0" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "DIVIDER:inst2|inst32" and destination pin or register "DIVIDER:inst2|inst32" for clock "N0" (Hold time is 285 ps)
    Info: + Largest clock skew is 0.626 ns
        Info: + Longest clock path from clock "N0" to destination register is 7.314 ns
            Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W13; Fanout = 1; CLK Node = 'N0'
            Info: 2: + IC(1.095 ns) + CELL(0.228 ns) = 2.160 ns; Loc. = LCCOMB_X14_Y8_N28; Fanout = 1; COMB Node = 'lab2:inst|inst19~0'
            Info: 3: + IC(0.239 ns) + CELL(0.272 ns) = 2.671 ns; Loc. = LCCOMB_X14_Y8_N26; Fanout = 3; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(0.227 ns) + CELL(0.712 ns) = 3.610 ns; Loc. = LCFF_X14_Y8_N7; Fanout = 11; REG Node = 'lab2:inst|inst32'
            Info: 5: + IC(1.180 ns) + CELL(0.712 ns) = 5.502 ns; Loc. = LCFF_X3_Y10_N3; Fanout = 3; REG Node = 'DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]'
            Info: 6: + IC(0.247 ns) + CELL(0.272 ns) = 6.021 ns; Loc. = LCCOMB_X3_Y10_N28; Fanout = 2; COMB Node = 'DIVIDER:inst2|lpm_compare2:inst6|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]'
            Info: 7: + IC(0.213 ns) + CELL(0.154 ns) = 6.388 ns; Loc. = LCCOMB_X3_Y10_N8; Fanout = 1; COMB Node = 'DIVIDER:inst2|inst24'
            Info: 8: + IC(0.308 ns) + CELL(0.618 ns) = 7.314 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
            Info: Total cell delay = 3.805 ns ( 52.02 % )
            Info: Total interconnect delay = 3.509 ns ( 47.98 % )
        Info: - Shortest clock path from clock "N0" to source register is 6.688 ns
            Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W13; Fanout = 1; CLK Node = 'N0'
            Info: 2: + IC(1.095 ns) + CELL(0.228 ns) = 2.160 ns; Loc. = LCCOMB_X14_Y8_N28; Fanout = 1; COMB Node = 'lab2:inst|inst19~0'
            Info: 3: + IC(0.239 ns) + CELL(0.272 ns) = 2.671 ns; Loc. = LCCOMB_X14_Y8_N26; Fanout = 3; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(0.227 ns) + CELL(0.712 ns) = 3.610 ns; Loc. = LCFF_X14_Y8_N7; Fanout = 11; REG Node = 'lab2:inst|inst32'
            Info: 5: + IC(1.180 ns) + CELL(0.712 ns) = 5.502 ns; Loc. = LCFF_X3_Y10_N21; Fanout = 3; REG Node = 'DIVIDER:inst2|lpm_counter5:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]'
            Info: 6: + IC(0.207 ns) + CELL(0.053 ns) = 5.762 ns; Loc. = LCCOMB_X3_Y10_N8; Fanout = 1; COMB Node = 'DIVIDER:inst2|inst24'
            Info: 7: + IC(0.308 ns) + CELL(0.618 ns) = 6.688 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
            Info: Total cell delay = 3.432 ns ( 51.32 % )
            Info: Total interconnect delay = 3.256 ns ( 48.68 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.396 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X2_Y10_N30; Fanout = 1; COMB Node = 'DIVIDER:inst2|inst32~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
        Info: Total cell delay = 0.396 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Info: tsu for register "lab2:inst|inst7" (data pin = "N2", clock pin = "CLK") is 2.186 ns
    Info: + Longest pin to register delay is 3.676 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E12; Fanout = 1; CLK Node = 'N2'
        Info: 2: + IC(1.624 ns) + CELL(0.228 ns) = 2.679 ns; Loc. = LCCOMB_X14_Y8_N0; Fanout = 1; COMB Node = 'lab2:inst|inst21~0'
        Info: 3: + IC(0.234 ns) + CELL(0.228 ns) = 3.141 ns; Loc. = LCCOMB_X14_Y8_N10; Fanout = 1; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0'
        Info: 4: + IC(0.214 ns) + CELL(0.053 ns) = 3.408 ns; Loc. = LCCOMB_X14_Y8_N26; Fanout = 3; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
        Info: 5: + IC(0.215 ns) + CELL(0.053 ns) = 3.676 ns; Loc. = LCCOMB_X14_Y8_N8; Fanout = 1; REG Node = 'lab2:inst|inst7'
        Info: Total cell delay = 1.389 ns ( 37.79 % )
        Info: Total interconnect delay = 2.287 ns ( 62.21 % )
    Info: + Micro setup delay of destination is 0.702 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.192 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V11; Fanout = 5; CLK Node = 'CLK'
        Info: 2: + IC(1.140 ns) + CELL(0.225 ns) = 2.192 ns; Loc. = LCCOMB_X14_Y8_N8; Fanout = 1; REG Node = 'lab2:inst|inst7'
        Info: Total cell delay = 1.052 ns ( 47.99 % )
        Info: Total interconnect delay = 1.140 ns ( 52.01 % )
Info: tco from clock "CLK" to destination pin "DCa[0]" through register "DCA:inst3|74160:inst6|8" is 16.113 ns
    Info: + Longest clock path from clock "CLK" to source register is 10.960 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V11; Fanout = 5; CLK Node = 'CLK'
        Info: 2: + IC(1.121 ns) + CELL(0.712 ns) = 2.660 ns; Loc. = LCFF_X14_Y8_N25; Fanout = 2; REG Node = 'lab2:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]'
        Info: 3: + IC(0.260 ns) + CELL(0.346 ns) = 3.266 ns; Loc. = LCCOMB_X14_Y8_N10; Fanout = 1; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0'
        Info: 4: + IC(0.214 ns) + CELL(0.053 ns) = 3.533 ns; Loc. = LCCOMB_X14_Y8_N26; Fanout = 3; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
        Info: 5: + IC(0.227 ns) + CELL(0.712 ns) = 4.472 ns; Loc. = LCFF_X14_Y8_N7; Fanout = 11; REG Node = 'lab2:inst|inst32'
        Info: 6: + IC(1.180 ns) + CELL(0.712 ns) = 6.364 ns; Loc. = LCFF_X3_Y10_N3; Fanout = 3; REG Node = 'DIVIDER:inst2|lpm_counter4:inst21|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]'
        Info: 7: + IC(0.247 ns) + CELL(0.272 ns) = 6.883 ns; Loc. = LCCOMB_X3_Y10_N28; Fanout = 2; COMB Node = 'DIVIDER:inst2|lpm_compare2:inst6|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]'
        Info: 8: + IC(0.213 ns) + CELL(0.154 ns) = 7.250 ns; Loc. = LCCOMB_X3_Y10_N8; Fanout = 1; COMB Node = 'DIVIDER:inst2|inst24'
        Info: 9: + IC(0.308 ns) + CELL(0.712 ns) = 8.270 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 20; REG Node = 'DIVIDER:inst2|inst32'
        Info: 10: + IC(1.422 ns) + CELL(0.000 ns) = 9.692 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'DIVIDER:inst2|inst32~clkctrl'
        Info: 11: + IC(0.650 ns) + CELL(0.618 ns) = 10.960 ns; Loc. = LCFF_X18_Y10_N7; Fanout = 18; REG Node = 'DCA:inst3|74160:inst6|8'
        Info: Total cell delay = 5.118 ns ( 46.70 % )
        Info: Total interconnect delay = 5.842 ns ( 53.30 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 5.059 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y10_N7; Fanout = 18; REG Node = 'DCA:inst3|74160:inst6|8'
        Info: 2: + IC(1.155 ns) + CELL(0.366 ns) = 1.521 ns; Loc. = LCCOMB_X15_Y2_N22; Fanout = 1; COMB Node = 'DCA:inst3|74154:inst3|32'
        Info: 3: + IC(1.404 ns) + CELL(2.134 ns) = 5.059 ns; Loc. = PIN_U17; Fanout = 0; PIN Node = 'DCa[0]'
        Info: Total cell delay = 2.500 ns ( 49.42 % )
        Info: Total interconnect delay = 2.559 ns ( 50.58 % )
Info: th for register "lab2:inst|inst7" (data pin = "M1", clock pin = "CLK") is -0.484 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.192 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V11; Fanout = 5; CLK Node = 'CLK'
        Info: 2: + IC(1.140 ns) + CELL(0.225 ns) = 2.192 ns; Loc. = LCCOMB_X14_Y8_N8; Fanout = 1; REG Node = 'lab2:inst|inst7'
        Info: Total cell delay = 1.052 ns ( 47.99 % )
        Info: Total interconnect delay = 1.140 ns ( 52.01 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 2.676 ns
        Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_U20; Fanout = 1; CLK Node = 'M1'
        Info: 2: + IC(1.163 ns) + CELL(0.053 ns) = 2.036 ns; Loc. = LCCOMB_X14_Y8_N2; Fanout = 1; COMB Node = 'lab2:inst|inst20~0'
        Info: 3: + IC(0.218 ns) + CELL(0.154 ns) = 2.408 ns; Loc. = LCCOMB_X14_Y8_N26; Fanout = 3; COMB Node = 'lab2:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
        Info: 4: + IC(0.215 ns) + CELL(0.053 ns) = 2.676 ns; Loc. = LCCOMB_X14_Y8_N8; Fanout = 1; REG Node = 'lab2:inst|inst7'
        Info: Total cell delay = 1.080 ns ( 40.36 % )
        Info: Total interconnect delay = 1.596 ns ( 59.64 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 194 megabytes
    Info: Processing ended: Mon Sep 24 18:50:56 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


