# Dynamic-Instruction-Scheduling

Simulator for Out-Of-Order Superscalar processor that fetches and issues multiple instructions per cycle.
