// ----------------------------------------------------------------------
//  HLS HDL:        Verilog Netlister
//  HLS Version:    2024.1_2/1117371 Production Release
//  HLS Date:       Fri Jun 28 23:58:31 PDT 2024
// 
//  Generated by:   as4329@ecelinux-16.ece.cornell.edu
//  Generated date: Mon Dec  2 19:02:21 2024
// ----------------------------------------------------------------------

// 
// ------------------------------------------------------------------
//  Design Unit:    dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_22_9_40_384_1_384_40_1_gen
// ------------------------------------------------------------------


module dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_22_9_40_384_1_384_40_1_gen (
  clken, q, re, radr, we, d, wadr, clken_d, d_d, q_d, radr_d, re_d, wadr_d, we_d,
      writeA_w_ram_ir_internal_WMASK_B_d, readA_r_ram_ir_internal_RMASK_B_d
);
  output clken;
  input [39:0] q;
  output re;
  output [8:0] radr;
  output we;
  output [39:0] d;
  output [8:0] wadr;
  input clken_d;
  input [39:0] d_d;
  output [39:0] q_d;
  input [8:0] radr_d;
  input re_d;
  input [8:0] wadr_d;
  input we_d;
  input writeA_w_ram_ir_internal_WMASK_B_d;
  input readA_r_ram_ir_internal_RMASK_B_d;



  // Interconnect Declarations for Component Instantiations 
  assign clken = (clken_d);
  assign q_d = q;
  assign re = (readA_r_ram_ir_internal_RMASK_B_d);
  assign radr = (radr_d);
  assign we = (writeA_w_ram_ir_internal_WMASK_B_d);
  assign d = (d_d);
  assign wadr = (wadr_d);
endmodule

// ------------------------------------------------------------------
//  Design Unit:    dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_21_9_40_384_1_384_40_1_gen
// ------------------------------------------------------------------


module dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_21_9_40_384_1_384_40_1_gen (
  clken, q, re, radr, we, d, wadr, clken_d, d_d, q_d, radr_d, re_d, wadr_d, we_d,
      writeA_w_ram_ir_internal_WMASK_B_d, readA_r_ram_ir_internal_RMASK_B_d
);
  output clken;
  input [39:0] q;
  output re;
  output [8:0] radr;
  output we;
  output [39:0] d;
  output [8:0] wadr;
  input clken_d;
  input [39:0] d_d;
  output [39:0] q_d;
  input [8:0] radr_d;
  input re_d;
  input [8:0] wadr_d;
  input we_d;
  input writeA_w_ram_ir_internal_WMASK_B_d;
  input readA_r_ram_ir_internal_RMASK_B_d;



  // Interconnect Declarations for Component Instantiations 
  assign clken = (clken_d);
  assign q_d = q;
  assign re = (readA_r_ram_ir_internal_RMASK_B_d);
  assign radr = (radr_d);
  assign we = (writeA_w_ram_ir_internal_WMASK_B_d);
  assign d = (d_d);
  assign wadr = (wadr_d);
endmodule

// ------------------------------------------------------------------
//  Design Unit:    dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_20_9_8_384_1_384_8_1_gen
// ------------------------------------------------------------------


module dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_20_9_8_384_1_384_8_1_gen (
  clken, q, re, radr, we, d, wadr, clken_d, d_d, q_d, radr_d, re_d, wadr_d, we_d,
      writeA_w_ram_ir_internal_WMASK_B_d, readA_r_ram_ir_internal_RMASK_B_d
);
  output clken;
  input [7:0] q;
  output re;
  output [8:0] radr;
  output we;
  output [7:0] d;
  output [8:0] wadr;
  input clken_d;
  input [7:0] d_d;
  output [7:0] q_d;
  input [8:0] radr_d;
  input re_d;
  input [8:0] wadr_d;
  input we_d;
  input writeA_w_ram_ir_internal_WMASK_B_d;
  input readA_r_ram_ir_internal_RMASK_B_d;



  // Interconnect Declarations for Component Instantiations 
  assign clken = (clken_d);
  assign q_d = q;
  assign re = (readA_r_ram_ir_internal_RMASK_B_d);
  assign radr = (radr_d);
  assign we = (writeA_w_ram_ir_internal_WMASK_B_d);
  assign d = (d_d);
  assign wadr = (wadr_d);
endmodule

// ------------------------------------------------------------------
//  Design Unit:    dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_19_9_40_384_1_384_40_1_gen
// ------------------------------------------------------------------


module dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_19_9_40_384_1_384_40_1_gen (
  clken, q, re, radr, we, d, wadr, clken_d, d_d, q_d, radr_d, re_d, wadr_d, we_d,
      writeA_w_ram_ir_internal_WMASK_B_d, readA_r_ram_ir_internal_RMASK_B_d
);
  output clken;
  input [39:0] q;
  output re;
  output [8:0] radr;
  output we;
  output [39:0] d;
  output [8:0] wadr;
  input clken_d;
  input [39:0] d_d;
  output [39:0] q_d;
  input [8:0] radr_d;
  input re_d;
  input [8:0] wadr_d;
  input we_d;
  input writeA_w_ram_ir_internal_WMASK_B_d;
  input readA_r_ram_ir_internal_RMASK_B_d;



  // Interconnect Declarations for Component Instantiations 
  assign clken = (clken_d);
  assign q_d = q;
  assign re = (readA_r_ram_ir_internal_RMASK_B_d);
  assign radr = (radr_d);
  assign we = (writeA_w_ram_ir_internal_WMASK_B_d);
  assign d = (d_d);
  assign wadr = (wadr_d);
endmodule

// ------------------------------------------------------------------
//  Design Unit:    dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_18_9_40_384_1_384_40_1_gen
// ------------------------------------------------------------------


module dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_18_9_40_384_1_384_40_1_gen (
  clken, q, re, radr, we, d, wadr, clken_d, d_d, q_d, radr_d, re_d, wadr_d, we_d,
      writeA_w_ram_ir_internal_WMASK_B_d, readA_r_ram_ir_internal_RMASK_B_d
);
  output clken;
  input [39:0] q;
  output re;
  output [8:0] radr;
  output we;
  output [39:0] d;
  output [8:0] wadr;
  input clken_d;
  input [39:0] d_d;
  output [39:0] q_d;
  input [8:0] radr_d;
  input re_d;
  input [8:0] wadr_d;
  input we_d;
  input writeA_w_ram_ir_internal_WMASK_B_d;
  input readA_r_ram_ir_internal_RMASK_B_d;



  // Interconnect Declarations for Component Instantiations 
  assign clken = (clken_d);
  assign q_d = q;
  assign re = (readA_r_ram_ir_internal_RMASK_B_d);
  assign radr = (radr_d);
  assign we = (writeA_w_ram_ir_internal_WMASK_B_d);
  assign d = (d_d);
  assign wadr = (wadr_d);
endmodule

// ------------------------------------------------------------------
//  Design Unit:    dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_17_6_40_48_1_48_40_1_gen
// ------------------------------------------------------------------


module dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_17_6_40_48_1_48_40_1_gen (
  clken, q, re, radr, we, d, wadr, clken_d, d_d, q_d, radr_d, re_d, wadr_d, we_d,
      writeA_w_ram_ir_internal_WMASK_B_d, readA_r_ram_ir_internal_RMASK_B_d
);
  output clken;
  input [39:0] q;
  output re;
  output [5:0] radr;
  output we;
  output [39:0] d;
  output [5:0] wadr;
  input clken_d;
  input [39:0] d_d;
  output [39:0] q_d;
  input [5:0] radr_d;
  input re_d;
  input [5:0] wadr_d;
  input we_d;
  input writeA_w_ram_ir_internal_WMASK_B_d;
  input readA_r_ram_ir_internal_RMASK_B_d;



  // Interconnect Declarations for Component Instantiations 
  assign clken = (clken_d);
  assign q_d = q;
  assign re = (readA_r_ram_ir_internal_RMASK_B_d);
  assign radr = (radr_d);
  assign we = (writeA_w_ram_ir_internal_WMASK_B_d);
  assign d = (d_d);
  assign wadr = (wadr_d);
endmodule

// ------------------------------------------------------------------
//  Design Unit:    dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_16_12_40_2304_1_2304_40_1_gen
// ------------------------------------------------------------------


module dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_16_12_40_2304_1_2304_40_1_gen (
  clken, q, re, radr, we, d, wadr, clken_d, d_d, q_d, radr_d, re_d, wadr_d, we_d,
      writeA_w_ram_ir_internal_WMASK_B_d, readA_r_ram_ir_internal_RMASK_B_d
);
  output clken;
  input [39:0] q;
  output re;
  output [11:0] radr;
  output we;
  output [39:0] d;
  output [11:0] wadr;
  input clken_d;
  input [39:0] d_d;
  output [39:0] q_d;
  input [11:0] radr_d;
  input re_d;
  input [11:0] wadr_d;
  input we_d;
  input writeA_w_ram_ir_internal_WMASK_B_d;
  input readA_r_ram_ir_internal_RMASK_B_d;



  // Interconnect Declarations for Component Instantiations 
  assign clken = (clken_d);
  assign q_d = q;
  assign re = (readA_r_ram_ir_internal_RMASK_B_d);
  assign radr = (radr_d);
  assign we = (writeA_w_ram_ir_internal_WMASK_B_d);
  assign d = (d_d);
  assign wadr = (wadr_d);
endmodule

// ------------------------------------------------------------------
//  Design Unit:    dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_15_12_40_2304_1_2304_40_1_gen
// ------------------------------------------------------------------


module dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_15_12_40_2304_1_2304_40_1_gen (
  clken, q, re, radr, we, d, wadr, clken_d, d_d, q_d, radr_d, re_d, wadr_d, we_d,
      writeA_w_ram_ir_internal_WMASK_B_d, readA_r_ram_ir_internal_RMASK_B_d
);
  output clken;
  input [39:0] q;
  output re;
  output [11:0] radr;
  output we;
  output [39:0] d;
  output [11:0] wadr;
  input clken_d;
  input [39:0] d_d;
  output [39:0] q_d;
  input [11:0] radr_d;
  input re_d;
  input [11:0] wadr_d;
  input we_d;
  input writeA_w_ram_ir_internal_WMASK_B_d;
  input readA_r_ram_ir_internal_RMASK_B_d;



  // Interconnect Declarations for Component Instantiations 
  assign clken = (clken_d);
  assign q_d = q;
  assign re = (readA_r_ram_ir_internal_RMASK_B_d);
  assign radr = (radr_d);
  assign we = (writeA_w_ram_ir_internal_WMASK_B_d);
  assign d = (d_d);
  assign wadr = (wadr_d);
endmodule

// ------------------------------------------------------------------
//  Design Unit:    dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_14_12_40_2304_1_2304_40_1_gen
// ------------------------------------------------------------------


module dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_14_12_40_2304_1_2304_40_1_gen (
  clken, q, re, radr, we, d, wadr, clken_d, d_d, q_d, radr_d, re_d, wadr_d, we_d,
      writeA_w_ram_ir_internal_WMASK_B_d, readA_r_ram_ir_internal_RMASK_B_d
);
  output clken;
  input [39:0] q;
  output re;
  output [11:0] radr;
  output we;
  output [39:0] d;
  output [11:0] wadr;
  input clken_d;
  input [39:0] d_d;
  output [39:0] q_d;
  input [11:0] radr_d;
  input re_d;
  input [11:0] wadr_d;
  input we_d;
  input writeA_w_ram_ir_internal_WMASK_B_d;
  input readA_r_ram_ir_internal_RMASK_B_d;



  // Interconnect Declarations for Component Instantiations 
  assign clken = (clken_d);
  assign q_d = q;
  assign re = (readA_r_ram_ir_internal_RMASK_B_d);
  assign radr = (radr_d);
  assign we = (writeA_w_ram_ir_internal_WMASK_B_d);
  assign d = (d_d);
  assign wadr = (wadr_d);
endmodule

// ------------------------------------------------------------------
//  Design Unit:    dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_13_9_40_384_1_384_40_1_gen
// ------------------------------------------------------------------


module dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_13_9_40_384_1_384_40_1_gen (
  clken, q, re, radr, we, d, wadr, clken_d, d_d, q_d, radr_d, re_d, wadr_d, we_d,
      writeA_w_ram_ir_internal_WMASK_B_d, readA_r_ram_ir_internal_RMASK_B_d
);
  output clken;
  input [39:0] q;
  output re;
  output [8:0] radr;
  output we;
  output [39:0] d;
  output [8:0] wadr;
  input clken_d;
  input [39:0] d_d;
  output [39:0] q_d;
  input [8:0] radr_d;
  input re_d;
  input [8:0] wadr_d;
  input we_d;
  input writeA_w_ram_ir_internal_WMASK_B_d;
  input readA_r_ram_ir_internal_RMASK_B_d;



  // Interconnect Declarations for Component Instantiations 
  assign clken = (clken_d);
  assign q_d = q;
  assign re = (readA_r_ram_ir_internal_RMASK_B_d);
  assign radr = (radr_d);
  assign we = (writeA_w_ram_ir_internal_WMASK_B_d);
  assign d = (d_d);
  assign wadr = (wadr_d);
endmodule

// ------------------------------------------------------------------
//  Design Unit:    dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_12_9_40_384_1_384_40_1_gen
// ------------------------------------------------------------------


module dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_12_9_40_384_1_384_40_1_gen (
  clken, q, re, radr, we, d, wadr, clken_d, d_d, q_d, radr_d, re_d, wadr_d, we_d,
      writeA_w_ram_ir_internal_WMASK_B_d, readA_r_ram_ir_internal_RMASK_B_d
);
  output clken;
  input [39:0] q;
  output re;
  output [8:0] radr;
  output we;
  output [39:0] d;
  output [8:0] wadr;
  input clken_d;
  input [39:0] d_d;
  output [39:0] q_d;
  input [8:0] radr_d;
  input re_d;
  input [8:0] wadr_d;
  input we_d;
  input writeA_w_ram_ir_internal_WMASK_B_d;
  input readA_r_ram_ir_internal_RMASK_B_d;



  // Interconnect Declarations for Component Instantiations 
  assign clken = (clken_d);
  assign q_d = q;
  assign re = (readA_r_ram_ir_internal_RMASK_B_d);
  assign radr = (radr_d);
  assign we = (writeA_w_ram_ir_internal_WMASK_B_d);
  assign d = (d_d);
  assign wadr = (wadr_d);
endmodule

// ------------------------------------------------------------------
//  Design Unit:    dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_11_9_40_384_1_384_40_1_gen
// ------------------------------------------------------------------


module dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_11_9_40_384_1_384_40_1_gen (
  clken, q, re, radr, we, d, wadr, clken_d, d_d, q_d, radr_d, re_d, wadr_d, we_d,
      writeA_w_ram_ir_internal_WMASK_B_d, readA_r_ram_ir_internal_RMASK_B_d
);
  output clken;
  input [39:0] q;
  output re;
  output [8:0] radr;
  output we;
  output [39:0] d;
  output [8:0] wadr;
  input clken_d;
  input [39:0] d_d;
  output [39:0] q_d;
  input [8:0] radr_d;
  input re_d;
  input [8:0] wadr_d;
  input we_d;
  input writeA_w_ram_ir_internal_WMASK_B_d;
  input readA_r_ram_ir_internal_RMASK_B_d;



  // Interconnect Declarations for Component Instantiations 
  assign clken = (clken_d);
  assign q_d = q;
  assign re = (readA_r_ram_ir_internal_RMASK_B_d);
  assign radr = (radr_d);
  assign we = (writeA_w_ram_ir_internal_WMASK_B_d);
  assign d = (d_d);
  assign wadr = (wadr_d);
endmodule

// ------------------------------------------------------------------
//  Design Unit:    dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_10_9_40_384_1_384_40_1_gen
// ------------------------------------------------------------------


module dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_10_9_40_384_1_384_40_1_gen (
  clken, q, re, radr, we, d, wadr, clken_d, d_d, q_d, radr_d, re_d, wadr_d, we_d,
      writeA_w_ram_ir_internal_WMASK_B_d, readA_r_ram_ir_internal_RMASK_B_d
);
  output clken;
  input [39:0] q;
  output re;
  output [8:0] radr;
  output we;
  output [39:0] d;
  output [8:0] wadr;
  input clken_d;
  input [39:0] d_d;
  output [39:0] q_d;
  input [8:0] radr_d;
  input re_d;
  input [8:0] wadr_d;
  input we_d;
  input writeA_w_ram_ir_internal_WMASK_B_d;
  input readA_r_ram_ir_internal_RMASK_B_d;



  // Interconnect Declarations for Component Instantiations 
  assign clken = (clken_d);
  assign q_d = q;
  assign re = (readA_r_ram_ir_internal_RMASK_B_d);
  assign radr = (radr_d);
  assign we = (writeA_w_ram_ir_internal_WMASK_B_d);
  assign d = (d_d);
  assign wadr = (wadr_d);
endmodule

// ------------------------------------------------------------------
//  Design Unit:    dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_9_9_40_384_1_384_40_1_gen
// ------------------------------------------------------------------


module dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_9_9_40_384_1_384_40_1_gen (
  clken, q, re, radr, we, d, wadr, clken_d, d_d, q_d, radr_d, re_d, wadr_d, we_d,
      writeA_w_ram_ir_internal_WMASK_B_d, readA_r_ram_ir_internal_RMASK_B_d
);
  output clken;
  input [39:0] q;
  output re;
  output [8:0] radr;
  output we;
  output [39:0] d;
  output [8:0] wadr;
  input clken_d;
  input [39:0] d_d;
  output [39:0] q_d;
  input [8:0] radr_d;
  input re_d;
  input [8:0] wadr_d;
  input we_d;
  input writeA_w_ram_ir_internal_WMASK_B_d;
  input readA_r_ram_ir_internal_RMASK_B_d;



  // Interconnect Declarations for Component Instantiations 
  assign clken = (clken_d);
  assign q_d = q;
  assign re = (readA_r_ram_ir_internal_RMASK_B_d);
  assign radr = (radr_d);
  assign we = (writeA_w_ram_ir_internal_WMASK_B_d);
  assign d = (d_d);
  assign wadr = (wadr_d);
endmodule

// ------------------------------------------------------------------
//  Design Unit:    dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_8_9_40_384_1_384_40_1_gen
// ------------------------------------------------------------------


module dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_8_9_40_384_1_384_40_1_gen (
  clken, q, re, radr, we, d, wadr, clken_d, d_d, q_d, radr_d, re_d, wadr_d, we_d,
      writeA_w_ram_ir_internal_WMASK_B_d, readA_r_ram_ir_internal_RMASK_B_d
);
  output clken;
  input [39:0] q;
  output re;
  output [8:0] radr;
  output we;
  output [39:0] d;
  output [8:0] wadr;
  input clken_d;
  input [39:0] d_d;
  output [39:0] q_d;
  input [8:0] radr_d;
  input re_d;
  input [8:0] wadr_d;
  input we_d;
  input writeA_w_ram_ir_internal_WMASK_B_d;
  input readA_r_ram_ir_internal_RMASK_B_d;



  // Interconnect Declarations for Component Instantiations 
  assign clken = (clken_d);
  assign q_d = q;
  assign re = (readA_r_ram_ir_internal_RMASK_B_d);
  assign radr = (radr_d);
  assign we = (writeA_w_ram_ir_internal_WMASK_B_d);
  assign d = (d_d);
  assign wadr = (wadr_d);
endmodule

// ------------------------------------------------------------------
//  Design Unit:    dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_7_9_40_384_1_384_40_1_gen
// ------------------------------------------------------------------


module dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_7_9_40_384_1_384_40_1_gen (
  clken, q, re, radr, we, d, wadr, clken_d, d_d, q_d, radr_d, re_d, wadr_d, we_d,
      writeA_w_ram_ir_internal_WMASK_B_d, readA_r_ram_ir_internal_RMASK_B_d
);
  output clken;
  input [39:0] q;
  output re;
  output [8:0] radr;
  output we;
  output [39:0] d;
  output [8:0] wadr;
  input clken_d;
  input [39:0] d_d;
  output [39:0] q_d;
  input [8:0] radr_d;
  input re_d;
  input [8:0] wadr_d;
  input we_d;
  input writeA_w_ram_ir_internal_WMASK_B_d;
  input readA_r_ram_ir_internal_RMASK_B_d;



  // Interconnect Declarations for Component Instantiations 
  assign clken = (clken_d);
  assign q_d = q;
  assign re = (readA_r_ram_ir_internal_RMASK_B_d);
  assign radr = (radr_d);
  assign we = (writeA_w_ram_ir_internal_WMASK_B_d);
  assign d = (d_d);
  assign wadr = (wadr_d);
endmodule

// ------------------------------------------------------------------
//  Design Unit:    dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_6_9_40_384_1_384_40_1_gen
// ------------------------------------------------------------------


module dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_6_9_40_384_1_384_40_1_gen (
  clken, q, re, radr, we, d, wadr, clken_d, d_d, q_d, radr_d, re_d, wadr_d, we_d,
      writeA_w_ram_ir_internal_WMASK_B_d, readA_r_ram_ir_internal_RMASK_B_d
);
  output clken;
  input [39:0] q;
  output re;
  output [8:0] radr;
  output we;
  output [39:0] d;
  output [8:0] wadr;
  input clken_d;
  input [39:0] d_d;
  output [39:0] q_d;
  input [8:0] radr_d;
  input re_d;
  input [8:0] wadr_d;
  input we_d;
  input writeA_w_ram_ir_internal_WMASK_B_d;
  input readA_r_ram_ir_internal_RMASK_B_d;



  // Interconnect Declarations for Component Instantiations 
  assign clken = (clken_d);
  assign q_d = q;
  assign re = (readA_r_ram_ir_internal_RMASK_B_d);
  assign radr = (radr_d);
  assign we = (writeA_w_ram_ir_internal_WMASK_B_d);
  assign d = (d_d);
  assign wadr = (wadr_d);
endmodule

// ------------------------------------------------------------------
//  Design Unit:    dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_5_9_8_384_1_384_8_1_gen
// ------------------------------------------------------------------


module dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_5_9_8_384_1_384_8_1_gen (
  clken, q, re, radr, we, d, wadr, clken_d, d_d, q_d, radr_d, re_d, wadr_d, we_d,
      writeA_w_ram_ir_internal_WMASK_B_d, readA_r_ram_ir_internal_RMASK_B_d
);
  output clken;
  input [7:0] q;
  output re;
  output [8:0] radr;
  output we;
  output [7:0] d;
  output [8:0] wadr;
  input clken_d;
  input [7:0] d_d;
  output [7:0] q_d;
  input [8:0] radr_d;
  input re_d;
  input [8:0] wadr_d;
  input we_d;
  input writeA_w_ram_ir_internal_WMASK_B_d;
  input readA_r_ram_ir_internal_RMASK_B_d;



  // Interconnect Declarations for Component Instantiations 
  assign clken = (clken_d);
  assign q_d = q;
  assign re = (readA_r_ram_ir_internal_RMASK_B_d);
  assign radr = (radr_d);
  assign we = (writeA_w_ram_ir_internal_WMASK_B_d);
  assign d = (d_d);
  assign wadr = (wadr_d);
endmodule

// ------------------------------------------------------------------
//  Design Unit:    dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_4_9_40_384_1_384_40_1_gen
// ------------------------------------------------------------------


module dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_4_9_40_384_1_384_40_1_gen (
  clken, q, re, radr, we, d, wadr, clken_d, d_d, q_d, radr_d, re_d, wadr_d, we_d,
      writeA_w_ram_ir_internal_WMASK_B_d, readA_r_ram_ir_internal_RMASK_B_d
);
  output clken;
  input [39:0] q;
  output re;
  output [8:0] radr;
  output we;
  output [39:0] d;
  output [8:0] wadr;
  input clken_d;
  input [39:0] d_d;
  output [39:0] q_d;
  input [8:0] radr_d;
  input re_d;
  input [8:0] wadr_d;
  input we_d;
  input writeA_w_ram_ir_internal_WMASK_B_d;
  input readA_r_ram_ir_internal_RMASK_B_d;



  // Interconnect Declarations for Component Instantiations 
  assign clken = (clken_d);
  assign q_d = q;
  assign re = (readA_r_ram_ir_internal_RMASK_B_d);
  assign radr = (radr_d);
  assign we = (writeA_w_ram_ir_internal_WMASK_B_d);
  assign d = (d_d);
  assign wadr = (wadr_d);
endmodule

// ------------------------------------------------------------------
//  Design Unit:    dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_40_384_1_384_40_1_gen
// ------------------------------------------------------------------


module dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_40_384_1_384_40_1_gen (
  clken, q, re, radr, we, d, wadr, clken_d, d_d, q_d, radr_d, re_d, wadr_d, we_d,
      writeA_w_ram_ir_internal_WMASK_B_d, readA_r_ram_ir_internal_RMASK_B_d
);
  output clken;
  input [39:0] q;
  output re;
  output [8:0] radr;
  output we;
  output [39:0] d;
  output [8:0] wadr;
  input clken_d;
  input [39:0] d_d;
  output [39:0] q_d;
  input [8:0] radr_d;
  input re_d;
  input [8:0] wadr_d;
  input we_d;
  input writeA_w_ram_ir_internal_WMASK_B_d;
  input readA_r_ram_ir_internal_RMASK_B_d;



  // Interconnect Declarations for Component Instantiations 
  assign clken = (clken_d);
  assign q_d = q;
  assign re = (readA_r_ram_ir_internal_RMASK_B_d);
  assign radr = (radr_d);
  assign we = (writeA_w_ram_ir_internal_WMASK_B_d);
  assign d = (d_d);
  assign wadr = (wadr_d);
endmodule

// ------------------------------------------------------------------
//  Design Unit:    dut_core_core_fsm
//  FSM Module
// ------------------------------------------------------------------


module dut_core_core_fsm (
  clk, rst, input_rsc_clken_d_1, fsm_output, for_for_C_2_tr0, compute_sqrt_for_C_15_tr0,
      RMS_NORM_LOOP_2_C_5_tr0, QUANTIZE_ACTIVATION_LOOP_5_C_4_tr0, QUANTIZE_ACTIVATION_LOOP_4_C_0_tr0,
      QUANTIZE_ACTIVATION_LOOP_3_C_0_tr0, attention_5_1_384_384_8_48_q_proj_re_vinit_C_1_tr0,
      LINEAR_FORWARD_NO_MUL_LOOP_5_C_5_tr0, LINEAR_FORWARD_NO_MUL_LOOP_4_C_1_tr0,
      LINEAR_FORWARD_NO_MUL_LOOP_3_C_0_tr0, LINEAR_FORWARD_NO_MUL_LOOP_2_C_65_tr0,
      RESHAPE_2D_TO_3D_LOOP_3_C_2_tr0, RESHAPE_2D_TO_3D_LOOP_2_C_0_tr0, RESHAPE_2D_TO_3D_LOOP_3_2_C_3_tr0,
      RESHAPE_2D_TO_3D_LOOP_2_2_C_0_tr0, APPLY_ROTARY_POS_EMB_LOOP_6_C_4_tr0, APPLY_ROTARY_POS_EMB_LOOP_4_C_0_tr0,
      CACHE_UPDATE_LOOP_3_C_2_tr0, CACHE_UPDATE_LOOP_2_C_0_tr0, CACHE_UPDATE_LOOP_1_C_0_tr0,
      TRANSPOSE_LAST_TWO_DIMS_LOOP_3_C_2_tr0, TRANSPOSE_LAST_TWO_DIMS_LOOP_2_C_0_tr0,
      TRANSPOSE_LAST_TWO_DIMS_LOOP_1_C_0_tr0, GEMM_3D_FLOAT_LOOP_4_C_4_tr0, GEMM_3D_FLOAT_LOOP_3_C_2_tr0,
      GEMM_3D_FLOAT_LOOP_1_C_0_tr0, SF_LOOP_3_C_12_tr0, SF_LOOP_1_C_0_tr0, SOFTMAX_LOOP_3_C_1_tr0,
      SOFTMAX_LOOP_4_C_4_tr0, SOFTMAX_LOOP_5_C_21_tr0, SOFTMAX_LOOP_1_C_2_tr0, GEMM_3D_FLOAT_LOOP_4_1_C_4_tr0,
      GEMM_3D_FLOAT_LOOP_3_1_C_2_tr0, GEMM_3D_FLOAT_LOOP_1_1_C_0_tr0, ATTN_2D_LOOP_3_C_2_tr0,
      ATTN_2D_LOOP_2_C_0_tr0, RMS_NORM_LOOP_1_2_C_3_tr0, compute_sqrt_1_for_C_15_tr0,
      RMS_NORM_LOOP_2_2_C_5_tr0, QUANTIZE_ACTIVATION_LOOP_5_1_C_4_tr0, QUANTIZE_ACTIVATION_LOOP_4_1_C_0_tr0,
      QUANTIZE_ACTIVATION_LOOP_3_1_C_0_tr0, output_vinit_C_1_tr0, LINEAR_FORWARD_NO_MUL_LOOP_5_3_C_3_tr0,
      LINEAR_FORWARD_NO_MUL_LOOP_4_3_C_1_tr0, LINEAR_FORWARD_NO_MUL_LOOP_3_3_C_0_tr0,
      LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_33_tr0, for_1_for_C_2_tr0
);
  input clk;
  input rst;
  input input_rsc_clken_d_1;
  output [8:0] fsm_output;
  reg [8:0] fsm_output;
  input for_for_C_2_tr0;
  input compute_sqrt_for_C_15_tr0;
  input RMS_NORM_LOOP_2_C_5_tr0;
  input QUANTIZE_ACTIVATION_LOOP_5_C_4_tr0;
  input QUANTIZE_ACTIVATION_LOOP_4_C_0_tr0;
  input QUANTIZE_ACTIVATION_LOOP_3_C_0_tr0;
  input attention_5_1_384_384_8_48_q_proj_re_vinit_C_1_tr0;
  input LINEAR_FORWARD_NO_MUL_LOOP_5_C_5_tr0;
  input LINEAR_FORWARD_NO_MUL_LOOP_4_C_1_tr0;
  input LINEAR_FORWARD_NO_MUL_LOOP_3_C_0_tr0;
  input LINEAR_FORWARD_NO_MUL_LOOP_2_C_65_tr0;
  input RESHAPE_2D_TO_3D_LOOP_3_C_2_tr0;
  input RESHAPE_2D_TO_3D_LOOP_2_C_0_tr0;
  input RESHAPE_2D_TO_3D_LOOP_3_2_C_3_tr0;
  input RESHAPE_2D_TO_3D_LOOP_2_2_C_0_tr0;
  input APPLY_ROTARY_POS_EMB_LOOP_6_C_4_tr0;
  input APPLY_ROTARY_POS_EMB_LOOP_4_C_0_tr0;
  input CACHE_UPDATE_LOOP_3_C_2_tr0;
  input CACHE_UPDATE_LOOP_2_C_0_tr0;
  input CACHE_UPDATE_LOOP_1_C_0_tr0;
  input TRANSPOSE_LAST_TWO_DIMS_LOOP_3_C_2_tr0;
  input TRANSPOSE_LAST_TWO_DIMS_LOOP_2_C_0_tr0;
  input TRANSPOSE_LAST_TWO_DIMS_LOOP_1_C_0_tr0;
  input GEMM_3D_FLOAT_LOOP_4_C_4_tr0;
  input GEMM_3D_FLOAT_LOOP_3_C_2_tr0;
  input GEMM_3D_FLOAT_LOOP_1_C_0_tr0;
  input SF_LOOP_3_C_12_tr0;
  input SF_LOOP_1_C_0_tr0;
  input SOFTMAX_LOOP_3_C_1_tr0;
  input SOFTMAX_LOOP_4_C_4_tr0;
  input SOFTMAX_LOOP_5_C_21_tr0;
  input SOFTMAX_LOOP_1_C_2_tr0;
  input GEMM_3D_FLOAT_LOOP_4_1_C_4_tr0;
  input GEMM_3D_FLOAT_LOOP_3_1_C_2_tr0;
  input GEMM_3D_FLOAT_LOOP_1_1_C_0_tr0;
  input ATTN_2D_LOOP_3_C_2_tr0;
  input ATTN_2D_LOOP_2_C_0_tr0;
  input RMS_NORM_LOOP_1_2_C_3_tr0;
  input compute_sqrt_1_for_C_15_tr0;
  input RMS_NORM_LOOP_2_2_C_5_tr0;
  input QUANTIZE_ACTIVATION_LOOP_5_1_C_4_tr0;
  input QUANTIZE_ACTIVATION_LOOP_4_1_C_0_tr0;
  input QUANTIZE_ACTIVATION_LOOP_3_1_C_0_tr0;
  input output_vinit_C_1_tr0;
  input LINEAR_FORWARD_NO_MUL_LOOP_5_3_C_3_tr0;
  input LINEAR_FORWARD_NO_MUL_LOOP_4_3_C_1_tr0;
  input LINEAR_FORWARD_NO_MUL_LOOP_3_3_C_0_tr0;
  input LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_33_tr0;
  input for_1_for_C_2_tr0;


  // FSM State Type Declaration for dut_core_core_fsm_1
  parameter
    main_C_0 = 9'd0,
    for_for_C_0 = 9'd1,
    for_for_C_1 = 9'd2,
    for_for_C_2 = 9'd3,
    main_C_1 = 9'd4,
    main_C_2 = 9'd5,
    main_C_3 = 9'd6,
    main_C_4 = 9'd7,
    main_C_5 = 9'd8,
    main_C_6 = 9'd9,
    compute_sqrt_for_C_0 = 9'd10,
    compute_sqrt_for_C_1 = 9'd11,
    compute_sqrt_for_C_2 = 9'd12,
    compute_sqrt_for_C_3 = 9'd13,
    compute_sqrt_for_C_4 = 9'd14,
    compute_sqrt_for_C_5 = 9'd15,
    compute_sqrt_for_C_6 = 9'd16,
    compute_sqrt_for_C_7 = 9'd17,
    compute_sqrt_for_C_8 = 9'd18,
    compute_sqrt_for_C_9 = 9'd19,
    compute_sqrt_for_C_10 = 9'd20,
    compute_sqrt_for_C_11 = 9'd21,
    compute_sqrt_for_C_12 = 9'd22,
    compute_sqrt_for_C_13 = 9'd23,
    compute_sqrt_for_C_14 = 9'd24,
    compute_sqrt_for_C_15 = 9'd25,
    main_C_7 = 9'd26,
    main_C_8 = 9'd27,
    main_C_9 = 9'd28,
    main_C_10 = 9'd29,
    main_C_11 = 9'd30,
    main_C_12 = 9'd31,
    main_C_13 = 9'd32,
    main_C_14 = 9'd33,
    main_C_15 = 9'd34,
    main_C_16 = 9'd35,
    main_C_17 = 9'd36,
    main_C_18 = 9'd37,
    main_C_19 = 9'd38,
    main_C_20 = 9'd39,
    main_C_21 = 9'd40,
    main_C_22 = 9'd41,
    main_C_23 = 9'd42,
    main_C_24 = 9'd43,
    main_C_25 = 9'd44,
    main_C_26 = 9'd45,
    main_C_27 = 9'd46,
    main_C_28 = 9'd47,
    main_C_29 = 9'd48,
    main_C_30 = 9'd49,
    main_C_31 = 9'd50,
    main_C_32 = 9'd51,
    main_C_33 = 9'd52,
    main_C_34 = 9'd53,
    main_C_35 = 9'd54,
    main_C_36 = 9'd55,
    main_C_37 = 9'd56,
    main_C_38 = 9'd57,
    RMS_NORM_LOOP_2_C_0 = 9'd58,
    RMS_NORM_LOOP_2_C_1 = 9'd59,
    RMS_NORM_LOOP_2_C_2 = 9'd60,
    RMS_NORM_LOOP_2_C_3 = 9'd61,
    RMS_NORM_LOOP_2_C_4 = 9'd62,
    RMS_NORM_LOOP_2_C_5 = 9'd63,
    main_C_39 = 9'd64,
    main_C_40 = 9'd65,
    main_C_41 = 9'd66,
    main_C_42 = 9'd67,
    main_C_43 = 9'd68,
    main_C_44 = 9'd69,
    main_C_45 = 9'd70,
    main_C_46 = 9'd71,
    main_C_47 = 9'd72,
    main_C_48 = 9'd73,
    main_C_49 = 9'd74,
    main_C_50 = 9'd75,
    main_C_51 = 9'd76,
    main_C_52 = 9'd77,
    main_C_53 = 9'd78,
    QUANTIZE_ACTIVATION_LOOP_5_C_0 = 9'd79,
    QUANTIZE_ACTIVATION_LOOP_5_C_1 = 9'd80,
    QUANTIZE_ACTIVATION_LOOP_5_C_2 = 9'd81,
    QUANTIZE_ACTIVATION_LOOP_5_C_3 = 9'd82,
    QUANTIZE_ACTIVATION_LOOP_5_C_4 = 9'd83,
    QUANTIZE_ACTIVATION_LOOP_4_C_0 = 9'd84,
    QUANTIZE_ACTIVATION_LOOP_3_C_0 = 9'd85,
    attention_5_1_384_384_8_48_q_proj_re_vinit_C_0 = 9'd86,
    attention_5_1_384_384_8_48_q_proj_re_vinit_C_1 = 9'd87,
    LINEAR_FORWARD_NO_MUL_LOOP_4_C_0 = 9'd88,
    LINEAR_FORWARD_NO_MUL_LOOP_5_C_0 = 9'd89,
    LINEAR_FORWARD_NO_MUL_LOOP_5_C_1 = 9'd90,
    LINEAR_FORWARD_NO_MUL_LOOP_5_C_2 = 9'd91,
    LINEAR_FORWARD_NO_MUL_LOOP_5_C_3 = 9'd92,
    LINEAR_FORWARD_NO_MUL_LOOP_5_C_4 = 9'd93,
    LINEAR_FORWARD_NO_MUL_LOOP_5_C_5 = 9'd94,
    LINEAR_FORWARD_NO_MUL_LOOP_4_C_1 = 9'd95,
    LINEAR_FORWARD_NO_MUL_LOOP_3_C_0 = 9'd96,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_0 = 9'd97,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_1 = 9'd98,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_2 = 9'd99,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_3 = 9'd100,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_4 = 9'd101,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_5 = 9'd102,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_6 = 9'd103,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_7 = 9'd104,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_8 = 9'd105,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_9 = 9'd106,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_10 = 9'd107,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_11 = 9'd108,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_12 = 9'd109,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_13 = 9'd110,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_14 = 9'd111,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_15 = 9'd112,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_16 = 9'd113,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_17 = 9'd114,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_18 = 9'd115,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_19 = 9'd116,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_20 = 9'd117,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_21 = 9'd118,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_22 = 9'd119,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_23 = 9'd120,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_24 = 9'd121,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_25 = 9'd122,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_26 = 9'd123,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_27 = 9'd124,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_28 = 9'd125,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_29 = 9'd126,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_30 = 9'd127,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_31 = 9'd128,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_32 = 9'd129,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_33 = 9'd130,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_34 = 9'd131,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_35 = 9'd132,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_36 = 9'd133,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_37 = 9'd134,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_38 = 9'd135,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_39 = 9'd136,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_40 = 9'd137,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_41 = 9'd138,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_42 = 9'd139,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_43 = 9'd140,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_44 = 9'd141,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_45 = 9'd142,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_46 = 9'd143,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_47 = 9'd144,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_48 = 9'd145,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_49 = 9'd146,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_50 = 9'd147,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_51 = 9'd148,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_52 = 9'd149,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_53 = 9'd150,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_54 = 9'd151,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_55 = 9'd152,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_56 = 9'd153,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_57 = 9'd154,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_58 = 9'd155,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_59 = 9'd156,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_60 = 9'd157,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_61 = 9'd158,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_62 = 9'd159,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_63 = 9'd160,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_64 = 9'd161,
    LINEAR_FORWARD_NO_MUL_LOOP_2_C_65 = 9'd162,
    RESHAPE_2D_TO_3D_LOOP_3_C_0 = 9'd163,
    RESHAPE_2D_TO_3D_LOOP_3_C_1 = 9'd164,
    RESHAPE_2D_TO_3D_LOOP_3_C_2 = 9'd165,
    RESHAPE_2D_TO_3D_LOOP_2_C_0 = 9'd166,
    RESHAPE_2D_TO_3D_LOOP_3_2_C_0 = 9'd167,
    RESHAPE_2D_TO_3D_LOOP_3_2_C_1 = 9'd168,
    RESHAPE_2D_TO_3D_LOOP_3_2_C_2 = 9'd169,
    RESHAPE_2D_TO_3D_LOOP_3_2_C_3 = 9'd170,
    RESHAPE_2D_TO_3D_LOOP_2_2_C_0 = 9'd171,
    APPLY_ROTARY_POS_EMB_LOOP_6_C_0 = 9'd172,
    APPLY_ROTARY_POS_EMB_LOOP_6_C_1 = 9'd173,
    APPLY_ROTARY_POS_EMB_LOOP_6_C_2 = 9'd174,
    APPLY_ROTARY_POS_EMB_LOOP_6_C_3 = 9'd175,
    APPLY_ROTARY_POS_EMB_LOOP_6_C_4 = 9'd176,
    APPLY_ROTARY_POS_EMB_LOOP_4_C_0 = 9'd177,
    CACHE_UPDATE_LOOP_3_C_0 = 9'd178,
    CACHE_UPDATE_LOOP_3_C_1 = 9'd179,
    CACHE_UPDATE_LOOP_3_C_2 = 9'd180,
    CACHE_UPDATE_LOOP_2_C_0 = 9'd181,
    CACHE_UPDATE_LOOP_1_C_0 = 9'd182,
    TRANSPOSE_LAST_TWO_DIMS_LOOP_3_C_0 = 9'd183,
    TRANSPOSE_LAST_TWO_DIMS_LOOP_3_C_1 = 9'd184,
    TRANSPOSE_LAST_TWO_DIMS_LOOP_3_C_2 = 9'd185,
    TRANSPOSE_LAST_TWO_DIMS_LOOP_2_C_0 = 9'd186,
    TRANSPOSE_LAST_TWO_DIMS_LOOP_1_C_0 = 9'd187,
    GEMM_3D_FLOAT_LOOP_3_C_0 = 9'd188,
    GEMM_3D_FLOAT_LOOP_3_C_1 = 9'd189,
    GEMM_3D_FLOAT_LOOP_4_C_0 = 9'd190,
    GEMM_3D_FLOAT_LOOP_4_C_1 = 9'd191,
    GEMM_3D_FLOAT_LOOP_4_C_2 = 9'd192,
    GEMM_3D_FLOAT_LOOP_4_C_3 = 9'd193,
    GEMM_3D_FLOAT_LOOP_4_C_4 = 9'd194,
    GEMM_3D_FLOAT_LOOP_3_C_2 = 9'd195,
    GEMM_3D_FLOAT_LOOP_1_C_0 = 9'd196,
    SF_LOOP_3_C_0 = 9'd197,
    SF_LOOP_3_C_1 = 9'd198,
    SF_LOOP_3_C_2 = 9'd199,
    SF_LOOP_3_C_3 = 9'd200,
    SF_LOOP_3_C_4 = 9'd201,
    SF_LOOP_3_C_5 = 9'd202,
    SF_LOOP_3_C_6 = 9'd203,
    SF_LOOP_3_C_7 = 9'd204,
    SF_LOOP_3_C_8 = 9'd205,
    SF_LOOP_3_C_9 = 9'd206,
    SF_LOOP_3_C_10 = 9'd207,
    SF_LOOP_3_C_11 = 9'd208,
    SF_LOOP_3_C_12 = 9'd209,
    SF_LOOP_1_C_0 = 9'd210,
    SOFTMAX_LOOP_1_C_0 = 9'd211,
    SOFTMAX_LOOP_1_C_1 = 9'd212,
    SOFTMAX_LOOP_3_C_0 = 9'd213,
    SOFTMAX_LOOP_3_C_1 = 9'd214,
    SOFTMAX_LOOP_4_C_0 = 9'd215,
    SOFTMAX_LOOP_4_C_1 = 9'd216,
    SOFTMAX_LOOP_4_C_2 = 9'd217,
    SOFTMAX_LOOP_4_C_3 = 9'd218,
    SOFTMAX_LOOP_4_C_4 = 9'd219,
    SOFTMAX_LOOP_5_C_0 = 9'd220,
    SOFTMAX_LOOP_5_C_1 = 9'd221,
    SOFTMAX_LOOP_5_C_2 = 9'd222,
    SOFTMAX_LOOP_5_C_3 = 9'd223,
    SOFTMAX_LOOP_5_C_4 = 9'd224,
    SOFTMAX_LOOP_5_C_5 = 9'd225,
    SOFTMAX_LOOP_5_C_6 = 9'd226,
    SOFTMAX_LOOP_5_C_7 = 9'd227,
    SOFTMAX_LOOP_5_C_8 = 9'd228,
    SOFTMAX_LOOP_5_C_9 = 9'd229,
    SOFTMAX_LOOP_5_C_10 = 9'd230,
    SOFTMAX_LOOP_5_C_11 = 9'd231,
    SOFTMAX_LOOP_5_C_12 = 9'd232,
    SOFTMAX_LOOP_5_C_13 = 9'd233,
    SOFTMAX_LOOP_5_C_14 = 9'd234,
    SOFTMAX_LOOP_5_C_15 = 9'd235,
    SOFTMAX_LOOP_5_C_16 = 9'd236,
    SOFTMAX_LOOP_5_C_17 = 9'd237,
    SOFTMAX_LOOP_5_C_18 = 9'd238,
    SOFTMAX_LOOP_5_C_19 = 9'd239,
    SOFTMAX_LOOP_5_C_20 = 9'd240,
    SOFTMAX_LOOP_5_C_21 = 9'd241,
    SOFTMAX_LOOP_1_C_2 = 9'd242,
    GEMM_3D_FLOAT_LOOP_3_1_C_0 = 9'd243,
    GEMM_3D_FLOAT_LOOP_3_1_C_1 = 9'd244,
    GEMM_3D_FLOAT_LOOP_4_1_C_0 = 9'd245,
    GEMM_3D_FLOAT_LOOP_4_1_C_1 = 9'd246,
    GEMM_3D_FLOAT_LOOP_4_1_C_2 = 9'd247,
    GEMM_3D_FLOAT_LOOP_4_1_C_3 = 9'd248,
    GEMM_3D_FLOAT_LOOP_4_1_C_4 = 9'd249,
    GEMM_3D_FLOAT_LOOP_3_1_C_2 = 9'd250,
    GEMM_3D_FLOAT_LOOP_1_1_C_0 = 9'd251,
    ATTN_2D_LOOP_3_C_0 = 9'd252,
    ATTN_2D_LOOP_3_C_1 = 9'd253,
    ATTN_2D_LOOP_3_C_2 = 9'd254,
    ATTN_2D_LOOP_2_C_0 = 9'd255,
    RMS_NORM_LOOP_1_2_C_0 = 9'd256,
    RMS_NORM_LOOP_1_2_C_1 = 9'd257,
    RMS_NORM_LOOP_1_2_C_2 = 9'd258,
    RMS_NORM_LOOP_1_2_C_3 = 9'd259,
    main_C_54 = 9'd260,
    main_C_55 = 9'd261,
    main_C_56 = 9'd262,
    main_C_57 = 9'd263,
    main_C_58 = 9'd264,
    main_C_59 = 9'd265,
    compute_sqrt_1_for_C_0 = 9'd266,
    compute_sqrt_1_for_C_1 = 9'd267,
    compute_sqrt_1_for_C_2 = 9'd268,
    compute_sqrt_1_for_C_3 = 9'd269,
    compute_sqrt_1_for_C_4 = 9'd270,
    compute_sqrt_1_for_C_5 = 9'd271,
    compute_sqrt_1_for_C_6 = 9'd272,
    compute_sqrt_1_for_C_7 = 9'd273,
    compute_sqrt_1_for_C_8 = 9'd274,
    compute_sqrt_1_for_C_9 = 9'd275,
    compute_sqrt_1_for_C_10 = 9'd276,
    compute_sqrt_1_for_C_11 = 9'd277,
    compute_sqrt_1_for_C_12 = 9'd278,
    compute_sqrt_1_for_C_13 = 9'd279,
    compute_sqrt_1_for_C_14 = 9'd280,
    compute_sqrt_1_for_C_15 = 9'd281,
    main_C_60 = 9'd282,
    main_C_61 = 9'd283,
    main_C_62 = 9'd284,
    main_C_63 = 9'd285,
    main_C_64 = 9'd286,
    main_C_65 = 9'd287,
    main_C_66 = 9'd288,
    main_C_67 = 9'd289,
    main_C_68 = 9'd290,
    main_C_69 = 9'd291,
    main_C_70 = 9'd292,
    main_C_71 = 9'd293,
    main_C_72 = 9'd294,
    main_C_73 = 9'd295,
    main_C_74 = 9'd296,
    main_C_75 = 9'd297,
    main_C_76 = 9'd298,
    main_C_77 = 9'd299,
    main_C_78 = 9'd300,
    RMS_NORM_LOOP_2_2_C_0 = 9'd301,
    RMS_NORM_LOOP_2_2_C_1 = 9'd302,
    RMS_NORM_LOOP_2_2_C_2 = 9'd303,
    RMS_NORM_LOOP_2_2_C_3 = 9'd304,
    RMS_NORM_LOOP_2_2_C_4 = 9'd305,
    RMS_NORM_LOOP_2_2_C_5 = 9'd306,
    main_C_79 = 9'd307,
    main_C_80 = 9'd308,
    main_C_81 = 9'd309,
    main_C_82 = 9'd310,
    main_C_83 = 9'd311,
    main_C_84 = 9'd312,
    main_C_85 = 9'd313,
    main_C_86 = 9'd314,
    main_C_87 = 9'd315,
    main_C_88 = 9'd316,
    main_C_89 = 9'd317,
    main_C_90 = 9'd318,
    main_C_91 = 9'd319,
    main_C_92 = 9'd320,
    main_C_93 = 9'd321,
    main_C_94 = 9'd322,
    main_C_95 = 9'd323,
    main_C_96 = 9'd324,
    main_C_97 = 9'd325,
    main_C_98 = 9'd326,
    main_C_99 = 9'd327,
    main_C_100 = 9'd328,
    main_C_101 = 9'd329,
    main_C_102 = 9'd330,
    main_C_103 = 9'd331,
    main_C_104 = 9'd332,
    main_C_105 = 9'd333,
    main_C_106 = 9'd334,
    main_C_107 = 9'd335,
    main_C_108 = 9'd336,
    main_C_109 = 9'd337,
    main_C_110 = 9'd338,
    QUANTIZE_ACTIVATION_LOOP_5_1_C_0 = 9'd339,
    QUANTIZE_ACTIVATION_LOOP_5_1_C_1 = 9'd340,
    QUANTIZE_ACTIVATION_LOOP_5_1_C_2 = 9'd341,
    QUANTIZE_ACTIVATION_LOOP_5_1_C_3 = 9'd342,
    QUANTIZE_ACTIVATION_LOOP_5_1_C_4 = 9'd343,
    QUANTIZE_ACTIVATION_LOOP_4_1_C_0 = 9'd344,
    QUANTIZE_ACTIVATION_LOOP_3_1_C_0 = 9'd345,
    output_vinit_C_0 = 9'd346,
    output_vinit_C_1 = 9'd347,
    LINEAR_FORWARD_NO_MUL_LOOP_4_3_C_0 = 9'd348,
    LINEAR_FORWARD_NO_MUL_LOOP_5_3_C_0 = 9'd349,
    LINEAR_FORWARD_NO_MUL_LOOP_5_3_C_1 = 9'd350,
    LINEAR_FORWARD_NO_MUL_LOOP_5_3_C_2 = 9'd351,
    LINEAR_FORWARD_NO_MUL_LOOP_5_3_C_3 = 9'd352,
    LINEAR_FORWARD_NO_MUL_LOOP_4_3_C_1 = 9'd353,
    LINEAR_FORWARD_NO_MUL_LOOP_3_3_C_0 = 9'd354,
    LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_0 = 9'd355,
    LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_1 = 9'd356,
    LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_2 = 9'd357,
    LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_3 = 9'd358,
    LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_4 = 9'd359,
    LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_5 = 9'd360,
    LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_6 = 9'd361,
    LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_7 = 9'd362,
    LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_8 = 9'd363,
    LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_9 = 9'd364,
    LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_10 = 9'd365,
    LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_11 = 9'd366,
    LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_12 = 9'd367,
    LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_13 = 9'd368,
    LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_14 = 9'd369,
    LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_15 = 9'd370,
    LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_16 = 9'd371,
    LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_17 = 9'd372,
    LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_18 = 9'd373,
    LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_19 = 9'd374,
    LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_20 = 9'd375,
    LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_21 = 9'd376,
    LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_22 = 9'd377,
    LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_23 = 9'd378,
    LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_24 = 9'd379,
    LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_25 = 9'd380,
    LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_26 = 9'd381,
    LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_27 = 9'd382,
    LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_28 = 9'd383,
    LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_29 = 9'd384,
    LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_30 = 9'd385,
    LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_31 = 9'd386,
    LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_32 = 9'd387,
    LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_33 = 9'd388,
    for_1_for_C_0 = 9'd389,
    for_1_for_C_1 = 9'd390,
    for_1_for_C_2 = 9'd391;

  reg [8:0] state_var;
  reg [8:0] state_var_NS;


  // Interconnect Declarations for Component Instantiations 
  always @(*)
  begin : dut_core_core_fsm_1
    case (state_var)
      for_for_C_0 : begin
        fsm_output = 9'b000000001;
        state_var_NS = for_for_C_1;
      end
      for_for_C_1 : begin
        fsm_output = 9'b000000010;
        state_var_NS = for_for_C_2;
      end
      for_for_C_2 : begin
        fsm_output = 9'b000000011;
        if ( for_for_C_2_tr0 ) begin
          state_var_NS = main_C_1;
        end
        else begin
          state_var_NS = for_for_C_0;
        end
      end
      main_C_1 : begin
        fsm_output = 9'b000000100;
        state_var_NS = main_C_2;
      end
      main_C_2 : begin
        fsm_output = 9'b000000101;
        state_var_NS = main_C_3;
      end
      main_C_3 : begin
        fsm_output = 9'b000000110;
        state_var_NS = main_C_4;
      end
      main_C_4 : begin
        fsm_output = 9'b000000111;
        state_var_NS = main_C_5;
      end
      main_C_5 : begin
        fsm_output = 9'b000001000;
        state_var_NS = main_C_6;
      end
      main_C_6 : begin
        fsm_output = 9'b000001001;
        state_var_NS = compute_sqrt_for_C_0;
      end
      compute_sqrt_for_C_0 : begin
        fsm_output = 9'b000001010;
        state_var_NS = compute_sqrt_for_C_1;
      end
      compute_sqrt_for_C_1 : begin
        fsm_output = 9'b000001011;
        state_var_NS = compute_sqrt_for_C_2;
      end
      compute_sqrt_for_C_2 : begin
        fsm_output = 9'b000001100;
        state_var_NS = compute_sqrt_for_C_3;
      end
      compute_sqrt_for_C_3 : begin
        fsm_output = 9'b000001101;
        state_var_NS = compute_sqrt_for_C_4;
      end
      compute_sqrt_for_C_4 : begin
        fsm_output = 9'b000001110;
        state_var_NS = compute_sqrt_for_C_5;
      end
      compute_sqrt_for_C_5 : begin
        fsm_output = 9'b000001111;
        state_var_NS = compute_sqrt_for_C_6;
      end
      compute_sqrt_for_C_6 : begin
        fsm_output = 9'b000010000;
        state_var_NS = compute_sqrt_for_C_7;
      end
      compute_sqrt_for_C_7 : begin
        fsm_output = 9'b000010001;
        state_var_NS = compute_sqrt_for_C_8;
      end
      compute_sqrt_for_C_8 : begin
        fsm_output = 9'b000010010;
        state_var_NS = compute_sqrt_for_C_9;
      end
      compute_sqrt_for_C_9 : begin
        fsm_output = 9'b000010011;
        state_var_NS = compute_sqrt_for_C_10;
      end
      compute_sqrt_for_C_10 : begin
        fsm_output = 9'b000010100;
        state_var_NS = compute_sqrt_for_C_11;
      end
      compute_sqrt_for_C_11 : begin
        fsm_output = 9'b000010101;
        state_var_NS = compute_sqrt_for_C_12;
      end
      compute_sqrt_for_C_12 : begin
        fsm_output = 9'b000010110;
        state_var_NS = compute_sqrt_for_C_13;
      end
      compute_sqrt_for_C_13 : begin
        fsm_output = 9'b000010111;
        state_var_NS = compute_sqrt_for_C_14;
      end
      compute_sqrt_for_C_14 : begin
        fsm_output = 9'b000011000;
        state_var_NS = compute_sqrt_for_C_15;
      end
      compute_sqrt_for_C_15 : begin
        fsm_output = 9'b000011001;
        if ( compute_sqrt_for_C_15_tr0 ) begin
          state_var_NS = main_C_7;
        end
        else begin
          state_var_NS = compute_sqrt_for_C_0;
        end
      end
      main_C_7 : begin
        fsm_output = 9'b000011010;
        state_var_NS = main_C_8;
      end
      main_C_8 : begin
        fsm_output = 9'b000011011;
        state_var_NS = main_C_9;
      end
      main_C_9 : begin
        fsm_output = 9'b000011100;
        state_var_NS = main_C_10;
      end
      main_C_10 : begin
        fsm_output = 9'b000011101;
        state_var_NS = main_C_11;
      end
      main_C_11 : begin
        fsm_output = 9'b000011110;
        state_var_NS = main_C_12;
      end
      main_C_12 : begin
        fsm_output = 9'b000011111;
        state_var_NS = main_C_13;
      end
      main_C_13 : begin
        fsm_output = 9'b000100000;
        state_var_NS = main_C_14;
      end
      main_C_14 : begin
        fsm_output = 9'b000100001;
        state_var_NS = main_C_15;
      end
      main_C_15 : begin
        fsm_output = 9'b000100010;
        state_var_NS = main_C_16;
      end
      main_C_16 : begin
        fsm_output = 9'b000100011;
        state_var_NS = main_C_17;
      end
      main_C_17 : begin
        fsm_output = 9'b000100100;
        state_var_NS = main_C_18;
      end
      main_C_18 : begin
        fsm_output = 9'b000100101;
        state_var_NS = main_C_19;
      end
      main_C_19 : begin
        fsm_output = 9'b000100110;
        state_var_NS = main_C_20;
      end
      main_C_20 : begin
        fsm_output = 9'b000100111;
        state_var_NS = main_C_21;
      end
      main_C_21 : begin
        fsm_output = 9'b000101000;
        state_var_NS = main_C_22;
      end
      main_C_22 : begin
        fsm_output = 9'b000101001;
        state_var_NS = main_C_23;
      end
      main_C_23 : begin
        fsm_output = 9'b000101010;
        state_var_NS = main_C_24;
      end
      main_C_24 : begin
        fsm_output = 9'b000101011;
        state_var_NS = main_C_25;
      end
      main_C_25 : begin
        fsm_output = 9'b000101100;
        state_var_NS = main_C_26;
      end
      main_C_26 : begin
        fsm_output = 9'b000101101;
        state_var_NS = main_C_27;
      end
      main_C_27 : begin
        fsm_output = 9'b000101110;
        state_var_NS = main_C_28;
      end
      main_C_28 : begin
        fsm_output = 9'b000101111;
        state_var_NS = main_C_29;
      end
      main_C_29 : begin
        fsm_output = 9'b000110000;
        state_var_NS = main_C_30;
      end
      main_C_30 : begin
        fsm_output = 9'b000110001;
        state_var_NS = main_C_31;
      end
      main_C_31 : begin
        fsm_output = 9'b000110010;
        state_var_NS = main_C_32;
      end
      main_C_32 : begin
        fsm_output = 9'b000110011;
        state_var_NS = main_C_33;
      end
      main_C_33 : begin
        fsm_output = 9'b000110100;
        state_var_NS = main_C_34;
      end
      main_C_34 : begin
        fsm_output = 9'b000110101;
        state_var_NS = main_C_35;
      end
      main_C_35 : begin
        fsm_output = 9'b000110110;
        state_var_NS = main_C_36;
      end
      main_C_36 : begin
        fsm_output = 9'b000110111;
        state_var_NS = main_C_37;
      end
      main_C_37 : begin
        fsm_output = 9'b000111000;
        state_var_NS = main_C_38;
      end
      main_C_38 : begin
        fsm_output = 9'b000111001;
        state_var_NS = RMS_NORM_LOOP_2_C_0;
      end
      RMS_NORM_LOOP_2_C_0 : begin
        fsm_output = 9'b000111010;
        state_var_NS = RMS_NORM_LOOP_2_C_1;
      end
      RMS_NORM_LOOP_2_C_1 : begin
        fsm_output = 9'b000111011;
        state_var_NS = RMS_NORM_LOOP_2_C_2;
      end
      RMS_NORM_LOOP_2_C_2 : begin
        fsm_output = 9'b000111100;
        state_var_NS = RMS_NORM_LOOP_2_C_3;
      end
      RMS_NORM_LOOP_2_C_3 : begin
        fsm_output = 9'b000111101;
        state_var_NS = RMS_NORM_LOOP_2_C_4;
      end
      RMS_NORM_LOOP_2_C_4 : begin
        fsm_output = 9'b000111110;
        state_var_NS = RMS_NORM_LOOP_2_C_5;
      end
      RMS_NORM_LOOP_2_C_5 : begin
        fsm_output = 9'b000111111;
        if ( RMS_NORM_LOOP_2_C_5_tr0 ) begin
          state_var_NS = main_C_39;
        end
        else begin
          state_var_NS = RMS_NORM_LOOP_2_C_0;
        end
      end
      main_C_39 : begin
        fsm_output = 9'b001000000;
        state_var_NS = main_C_40;
      end
      main_C_40 : begin
        fsm_output = 9'b001000001;
        state_var_NS = main_C_41;
      end
      main_C_41 : begin
        fsm_output = 9'b001000010;
        state_var_NS = main_C_42;
      end
      main_C_42 : begin
        fsm_output = 9'b001000011;
        state_var_NS = main_C_43;
      end
      main_C_43 : begin
        fsm_output = 9'b001000100;
        state_var_NS = main_C_44;
      end
      main_C_44 : begin
        fsm_output = 9'b001000101;
        state_var_NS = main_C_45;
      end
      main_C_45 : begin
        fsm_output = 9'b001000110;
        state_var_NS = main_C_46;
      end
      main_C_46 : begin
        fsm_output = 9'b001000111;
        state_var_NS = main_C_47;
      end
      main_C_47 : begin
        fsm_output = 9'b001001000;
        state_var_NS = main_C_48;
      end
      main_C_48 : begin
        fsm_output = 9'b001001001;
        state_var_NS = main_C_49;
      end
      main_C_49 : begin
        fsm_output = 9'b001001010;
        state_var_NS = main_C_50;
      end
      main_C_50 : begin
        fsm_output = 9'b001001011;
        state_var_NS = main_C_51;
      end
      main_C_51 : begin
        fsm_output = 9'b001001100;
        state_var_NS = main_C_52;
      end
      main_C_52 : begin
        fsm_output = 9'b001001101;
        state_var_NS = main_C_53;
      end
      main_C_53 : begin
        fsm_output = 9'b001001110;
        state_var_NS = QUANTIZE_ACTIVATION_LOOP_5_C_0;
      end
      QUANTIZE_ACTIVATION_LOOP_5_C_0 : begin
        fsm_output = 9'b001001111;
        state_var_NS = QUANTIZE_ACTIVATION_LOOP_5_C_1;
      end
      QUANTIZE_ACTIVATION_LOOP_5_C_1 : begin
        fsm_output = 9'b001010000;
        state_var_NS = QUANTIZE_ACTIVATION_LOOP_5_C_2;
      end
      QUANTIZE_ACTIVATION_LOOP_5_C_2 : begin
        fsm_output = 9'b001010001;
        state_var_NS = QUANTIZE_ACTIVATION_LOOP_5_C_3;
      end
      QUANTIZE_ACTIVATION_LOOP_5_C_3 : begin
        fsm_output = 9'b001010010;
        state_var_NS = QUANTIZE_ACTIVATION_LOOP_5_C_4;
      end
      QUANTIZE_ACTIVATION_LOOP_5_C_4 : begin
        fsm_output = 9'b001010011;
        if ( QUANTIZE_ACTIVATION_LOOP_5_C_4_tr0 ) begin
          state_var_NS = QUANTIZE_ACTIVATION_LOOP_4_C_0;
        end
        else begin
          state_var_NS = QUANTIZE_ACTIVATION_LOOP_5_C_0;
        end
      end
      QUANTIZE_ACTIVATION_LOOP_4_C_0 : begin
        fsm_output = 9'b001010100;
        if ( QUANTIZE_ACTIVATION_LOOP_4_C_0_tr0 ) begin
          state_var_NS = QUANTIZE_ACTIVATION_LOOP_3_C_0;
        end
        else begin
          state_var_NS = QUANTIZE_ACTIVATION_LOOP_5_C_0;
        end
      end
      QUANTIZE_ACTIVATION_LOOP_3_C_0 : begin
        fsm_output = 9'b001010101;
        if ( QUANTIZE_ACTIVATION_LOOP_3_C_0_tr0 ) begin
          state_var_NS = attention_5_1_384_384_8_48_q_proj_re_vinit_C_0;
        end
        else begin
          state_var_NS = QUANTIZE_ACTIVATION_LOOP_5_C_0;
        end
      end
      attention_5_1_384_384_8_48_q_proj_re_vinit_C_0 : begin
        fsm_output = 9'b001010110;
        state_var_NS = attention_5_1_384_384_8_48_q_proj_re_vinit_C_1;
      end
      attention_5_1_384_384_8_48_q_proj_re_vinit_C_1 : begin
        fsm_output = 9'b001010111;
        if ( attention_5_1_384_384_8_48_q_proj_re_vinit_C_1_tr0 ) begin
          state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_4_C_0;
        end
        else begin
          state_var_NS = attention_5_1_384_384_8_48_q_proj_re_vinit_C_0;
        end
      end
      LINEAR_FORWARD_NO_MUL_LOOP_4_C_0 : begin
        fsm_output = 9'b001011000;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_5_C_0;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_5_C_0 : begin
        fsm_output = 9'b001011001;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_5_C_1;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_5_C_1 : begin
        fsm_output = 9'b001011010;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_5_C_2;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_5_C_2 : begin
        fsm_output = 9'b001011011;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_5_C_3;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_5_C_3 : begin
        fsm_output = 9'b001011100;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_5_C_4;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_5_C_4 : begin
        fsm_output = 9'b001011101;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_5_C_5;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_5_C_5 : begin
        fsm_output = 9'b001011110;
        if ( LINEAR_FORWARD_NO_MUL_LOOP_5_C_5_tr0 ) begin
          state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_4_C_1;
        end
        else begin
          state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_5_C_0;
        end
      end
      LINEAR_FORWARD_NO_MUL_LOOP_4_C_1 : begin
        fsm_output = 9'b001011111;
        if ( LINEAR_FORWARD_NO_MUL_LOOP_4_C_1_tr0 ) begin
          state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_3_C_0;
        end
        else begin
          state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_4_C_0;
        end
      end
      LINEAR_FORWARD_NO_MUL_LOOP_3_C_0 : begin
        fsm_output = 9'b001100000;
        if ( LINEAR_FORWARD_NO_MUL_LOOP_3_C_0_tr0 ) begin
          state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_0;
        end
        else begin
          state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_4_C_0;
        end
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_0 : begin
        fsm_output = 9'b001100001;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_1;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_1 : begin
        fsm_output = 9'b001100010;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_2;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_2 : begin
        fsm_output = 9'b001100011;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_3;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_3 : begin
        fsm_output = 9'b001100100;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_4;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_4 : begin
        fsm_output = 9'b001100101;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_5;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_5 : begin
        fsm_output = 9'b001100110;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_6;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_6 : begin
        fsm_output = 9'b001100111;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_7;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_7 : begin
        fsm_output = 9'b001101000;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_8;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_8 : begin
        fsm_output = 9'b001101001;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_9;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_9 : begin
        fsm_output = 9'b001101010;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_10;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_10 : begin
        fsm_output = 9'b001101011;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_11;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_11 : begin
        fsm_output = 9'b001101100;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_12;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_12 : begin
        fsm_output = 9'b001101101;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_13;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_13 : begin
        fsm_output = 9'b001101110;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_14;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_14 : begin
        fsm_output = 9'b001101111;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_15;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_15 : begin
        fsm_output = 9'b001110000;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_16;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_16 : begin
        fsm_output = 9'b001110001;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_17;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_17 : begin
        fsm_output = 9'b001110010;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_18;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_18 : begin
        fsm_output = 9'b001110011;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_19;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_19 : begin
        fsm_output = 9'b001110100;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_20;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_20 : begin
        fsm_output = 9'b001110101;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_21;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_21 : begin
        fsm_output = 9'b001110110;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_22;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_22 : begin
        fsm_output = 9'b001110111;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_23;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_23 : begin
        fsm_output = 9'b001111000;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_24;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_24 : begin
        fsm_output = 9'b001111001;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_25;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_25 : begin
        fsm_output = 9'b001111010;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_26;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_26 : begin
        fsm_output = 9'b001111011;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_27;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_27 : begin
        fsm_output = 9'b001111100;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_28;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_28 : begin
        fsm_output = 9'b001111101;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_29;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_29 : begin
        fsm_output = 9'b001111110;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_30;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_30 : begin
        fsm_output = 9'b001111111;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_31;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_31 : begin
        fsm_output = 9'b010000000;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_32;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_32 : begin
        fsm_output = 9'b010000001;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_33;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_33 : begin
        fsm_output = 9'b010000010;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_34;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_34 : begin
        fsm_output = 9'b010000011;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_35;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_35 : begin
        fsm_output = 9'b010000100;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_36;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_36 : begin
        fsm_output = 9'b010000101;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_37;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_37 : begin
        fsm_output = 9'b010000110;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_38;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_38 : begin
        fsm_output = 9'b010000111;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_39;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_39 : begin
        fsm_output = 9'b010001000;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_40;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_40 : begin
        fsm_output = 9'b010001001;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_41;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_41 : begin
        fsm_output = 9'b010001010;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_42;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_42 : begin
        fsm_output = 9'b010001011;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_43;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_43 : begin
        fsm_output = 9'b010001100;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_44;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_44 : begin
        fsm_output = 9'b010001101;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_45;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_45 : begin
        fsm_output = 9'b010001110;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_46;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_46 : begin
        fsm_output = 9'b010001111;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_47;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_47 : begin
        fsm_output = 9'b010010000;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_48;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_48 : begin
        fsm_output = 9'b010010001;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_49;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_49 : begin
        fsm_output = 9'b010010010;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_50;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_50 : begin
        fsm_output = 9'b010010011;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_51;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_51 : begin
        fsm_output = 9'b010010100;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_52;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_52 : begin
        fsm_output = 9'b010010101;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_53;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_53 : begin
        fsm_output = 9'b010010110;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_54;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_54 : begin
        fsm_output = 9'b010010111;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_55;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_55 : begin
        fsm_output = 9'b010011000;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_56;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_56 : begin
        fsm_output = 9'b010011001;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_57;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_57 : begin
        fsm_output = 9'b010011010;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_58;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_58 : begin
        fsm_output = 9'b010011011;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_59;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_59 : begin
        fsm_output = 9'b010011100;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_60;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_60 : begin
        fsm_output = 9'b010011101;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_61;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_61 : begin
        fsm_output = 9'b010011110;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_62;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_62 : begin
        fsm_output = 9'b010011111;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_63;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_63 : begin
        fsm_output = 9'b010100000;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_64;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_64 : begin
        fsm_output = 9'b010100001;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_C_65;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_C_65 : begin
        fsm_output = 9'b010100010;
        if ( LINEAR_FORWARD_NO_MUL_LOOP_2_C_65_tr0 ) begin
          state_var_NS = RESHAPE_2D_TO_3D_LOOP_3_C_0;
        end
        else begin
          state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_4_C_0;
        end
      end
      RESHAPE_2D_TO_3D_LOOP_3_C_0 : begin
        fsm_output = 9'b010100011;
        state_var_NS = RESHAPE_2D_TO_3D_LOOP_3_C_1;
      end
      RESHAPE_2D_TO_3D_LOOP_3_C_1 : begin
        fsm_output = 9'b010100100;
        state_var_NS = RESHAPE_2D_TO_3D_LOOP_3_C_2;
      end
      RESHAPE_2D_TO_3D_LOOP_3_C_2 : begin
        fsm_output = 9'b010100101;
        if ( RESHAPE_2D_TO_3D_LOOP_3_C_2_tr0 ) begin
          state_var_NS = RESHAPE_2D_TO_3D_LOOP_2_C_0;
        end
        else begin
          state_var_NS = RESHAPE_2D_TO_3D_LOOP_3_C_0;
        end
      end
      RESHAPE_2D_TO_3D_LOOP_2_C_0 : begin
        fsm_output = 9'b010100110;
        if ( RESHAPE_2D_TO_3D_LOOP_2_C_0_tr0 ) begin
          state_var_NS = RESHAPE_2D_TO_3D_LOOP_3_2_C_0;
        end
        else begin
          state_var_NS = RESHAPE_2D_TO_3D_LOOP_3_C_0;
        end
      end
      RESHAPE_2D_TO_3D_LOOP_3_2_C_0 : begin
        fsm_output = 9'b010100111;
        state_var_NS = RESHAPE_2D_TO_3D_LOOP_3_2_C_1;
      end
      RESHAPE_2D_TO_3D_LOOP_3_2_C_1 : begin
        fsm_output = 9'b010101000;
        state_var_NS = RESHAPE_2D_TO_3D_LOOP_3_2_C_2;
      end
      RESHAPE_2D_TO_3D_LOOP_3_2_C_2 : begin
        fsm_output = 9'b010101001;
        state_var_NS = RESHAPE_2D_TO_3D_LOOP_3_2_C_3;
      end
      RESHAPE_2D_TO_3D_LOOP_3_2_C_3 : begin
        fsm_output = 9'b010101010;
        if ( RESHAPE_2D_TO_3D_LOOP_3_2_C_3_tr0 ) begin
          state_var_NS = RESHAPE_2D_TO_3D_LOOP_2_2_C_0;
        end
        else begin
          state_var_NS = RESHAPE_2D_TO_3D_LOOP_3_2_C_0;
        end
      end
      RESHAPE_2D_TO_3D_LOOP_2_2_C_0 : begin
        fsm_output = 9'b010101011;
        if ( RESHAPE_2D_TO_3D_LOOP_2_2_C_0_tr0 ) begin
          state_var_NS = APPLY_ROTARY_POS_EMB_LOOP_6_C_0;
        end
        else begin
          state_var_NS = RESHAPE_2D_TO_3D_LOOP_3_2_C_0;
        end
      end
      APPLY_ROTARY_POS_EMB_LOOP_6_C_0 : begin
        fsm_output = 9'b010101100;
        state_var_NS = APPLY_ROTARY_POS_EMB_LOOP_6_C_1;
      end
      APPLY_ROTARY_POS_EMB_LOOP_6_C_1 : begin
        fsm_output = 9'b010101101;
        state_var_NS = APPLY_ROTARY_POS_EMB_LOOP_6_C_2;
      end
      APPLY_ROTARY_POS_EMB_LOOP_6_C_2 : begin
        fsm_output = 9'b010101110;
        state_var_NS = APPLY_ROTARY_POS_EMB_LOOP_6_C_3;
      end
      APPLY_ROTARY_POS_EMB_LOOP_6_C_3 : begin
        fsm_output = 9'b010101111;
        state_var_NS = APPLY_ROTARY_POS_EMB_LOOP_6_C_4;
      end
      APPLY_ROTARY_POS_EMB_LOOP_6_C_4 : begin
        fsm_output = 9'b010110000;
        if ( APPLY_ROTARY_POS_EMB_LOOP_6_C_4_tr0 ) begin
          state_var_NS = APPLY_ROTARY_POS_EMB_LOOP_4_C_0;
        end
        else begin
          state_var_NS = APPLY_ROTARY_POS_EMB_LOOP_6_C_0;
        end
      end
      APPLY_ROTARY_POS_EMB_LOOP_4_C_0 : begin
        fsm_output = 9'b010110001;
        if ( APPLY_ROTARY_POS_EMB_LOOP_4_C_0_tr0 ) begin
          state_var_NS = CACHE_UPDATE_LOOP_3_C_0;
        end
        else begin
          state_var_NS = APPLY_ROTARY_POS_EMB_LOOP_6_C_0;
        end
      end
      CACHE_UPDATE_LOOP_3_C_0 : begin
        fsm_output = 9'b010110010;
        state_var_NS = CACHE_UPDATE_LOOP_3_C_1;
      end
      CACHE_UPDATE_LOOP_3_C_1 : begin
        fsm_output = 9'b010110011;
        state_var_NS = CACHE_UPDATE_LOOP_3_C_2;
      end
      CACHE_UPDATE_LOOP_3_C_2 : begin
        fsm_output = 9'b010110100;
        if ( CACHE_UPDATE_LOOP_3_C_2_tr0 ) begin
          state_var_NS = CACHE_UPDATE_LOOP_2_C_0;
        end
        else begin
          state_var_NS = CACHE_UPDATE_LOOP_3_C_0;
        end
      end
      CACHE_UPDATE_LOOP_2_C_0 : begin
        fsm_output = 9'b010110101;
        if ( CACHE_UPDATE_LOOP_2_C_0_tr0 ) begin
          state_var_NS = CACHE_UPDATE_LOOP_1_C_0;
        end
        else begin
          state_var_NS = CACHE_UPDATE_LOOP_3_C_0;
        end
      end
      CACHE_UPDATE_LOOP_1_C_0 : begin
        fsm_output = 9'b010110110;
        if ( CACHE_UPDATE_LOOP_1_C_0_tr0 ) begin
          state_var_NS = TRANSPOSE_LAST_TWO_DIMS_LOOP_3_C_0;
        end
        else begin
          state_var_NS = CACHE_UPDATE_LOOP_3_C_0;
        end
      end
      TRANSPOSE_LAST_TWO_DIMS_LOOP_3_C_0 : begin
        fsm_output = 9'b010110111;
        state_var_NS = TRANSPOSE_LAST_TWO_DIMS_LOOP_3_C_1;
      end
      TRANSPOSE_LAST_TWO_DIMS_LOOP_3_C_1 : begin
        fsm_output = 9'b010111000;
        state_var_NS = TRANSPOSE_LAST_TWO_DIMS_LOOP_3_C_2;
      end
      TRANSPOSE_LAST_TWO_DIMS_LOOP_3_C_2 : begin
        fsm_output = 9'b010111001;
        if ( TRANSPOSE_LAST_TWO_DIMS_LOOP_3_C_2_tr0 ) begin
          state_var_NS = TRANSPOSE_LAST_TWO_DIMS_LOOP_2_C_0;
        end
        else begin
          state_var_NS = TRANSPOSE_LAST_TWO_DIMS_LOOP_3_C_0;
        end
      end
      TRANSPOSE_LAST_TWO_DIMS_LOOP_2_C_0 : begin
        fsm_output = 9'b010111010;
        if ( TRANSPOSE_LAST_TWO_DIMS_LOOP_2_C_0_tr0 ) begin
          state_var_NS = TRANSPOSE_LAST_TWO_DIMS_LOOP_1_C_0;
        end
        else begin
          state_var_NS = TRANSPOSE_LAST_TWO_DIMS_LOOP_3_C_0;
        end
      end
      TRANSPOSE_LAST_TWO_DIMS_LOOP_1_C_0 : begin
        fsm_output = 9'b010111011;
        if ( TRANSPOSE_LAST_TWO_DIMS_LOOP_1_C_0_tr0 ) begin
          state_var_NS = GEMM_3D_FLOAT_LOOP_3_C_0;
        end
        else begin
          state_var_NS = TRANSPOSE_LAST_TWO_DIMS_LOOP_3_C_0;
        end
      end
      GEMM_3D_FLOAT_LOOP_3_C_0 : begin
        fsm_output = 9'b010111100;
        state_var_NS = GEMM_3D_FLOAT_LOOP_3_C_1;
      end
      GEMM_3D_FLOAT_LOOP_3_C_1 : begin
        fsm_output = 9'b010111101;
        state_var_NS = GEMM_3D_FLOAT_LOOP_4_C_0;
      end
      GEMM_3D_FLOAT_LOOP_4_C_0 : begin
        fsm_output = 9'b010111110;
        state_var_NS = GEMM_3D_FLOAT_LOOP_4_C_1;
      end
      GEMM_3D_FLOAT_LOOP_4_C_1 : begin
        fsm_output = 9'b010111111;
        state_var_NS = GEMM_3D_FLOAT_LOOP_4_C_2;
      end
      GEMM_3D_FLOAT_LOOP_4_C_2 : begin
        fsm_output = 9'b011000000;
        state_var_NS = GEMM_3D_FLOAT_LOOP_4_C_3;
      end
      GEMM_3D_FLOAT_LOOP_4_C_3 : begin
        fsm_output = 9'b011000001;
        state_var_NS = GEMM_3D_FLOAT_LOOP_4_C_4;
      end
      GEMM_3D_FLOAT_LOOP_4_C_4 : begin
        fsm_output = 9'b011000010;
        if ( GEMM_3D_FLOAT_LOOP_4_C_4_tr0 ) begin
          state_var_NS = GEMM_3D_FLOAT_LOOP_3_C_2;
        end
        else begin
          state_var_NS = GEMM_3D_FLOAT_LOOP_4_C_0;
        end
      end
      GEMM_3D_FLOAT_LOOP_3_C_2 : begin
        fsm_output = 9'b011000011;
        if ( GEMM_3D_FLOAT_LOOP_3_C_2_tr0 ) begin
          state_var_NS = GEMM_3D_FLOAT_LOOP_1_C_0;
        end
        else begin
          state_var_NS = GEMM_3D_FLOAT_LOOP_3_C_0;
        end
      end
      GEMM_3D_FLOAT_LOOP_1_C_0 : begin
        fsm_output = 9'b011000100;
        if ( GEMM_3D_FLOAT_LOOP_1_C_0_tr0 ) begin
          state_var_NS = SF_LOOP_3_C_0;
        end
        else begin
          state_var_NS = GEMM_3D_FLOAT_LOOP_3_C_0;
        end
      end
      SF_LOOP_3_C_0 : begin
        fsm_output = 9'b011000101;
        state_var_NS = SF_LOOP_3_C_1;
      end
      SF_LOOP_3_C_1 : begin
        fsm_output = 9'b011000110;
        state_var_NS = SF_LOOP_3_C_2;
      end
      SF_LOOP_3_C_2 : begin
        fsm_output = 9'b011000111;
        state_var_NS = SF_LOOP_3_C_3;
      end
      SF_LOOP_3_C_3 : begin
        fsm_output = 9'b011001000;
        state_var_NS = SF_LOOP_3_C_4;
      end
      SF_LOOP_3_C_4 : begin
        fsm_output = 9'b011001001;
        state_var_NS = SF_LOOP_3_C_5;
      end
      SF_LOOP_3_C_5 : begin
        fsm_output = 9'b011001010;
        state_var_NS = SF_LOOP_3_C_6;
      end
      SF_LOOP_3_C_6 : begin
        fsm_output = 9'b011001011;
        state_var_NS = SF_LOOP_3_C_7;
      end
      SF_LOOP_3_C_7 : begin
        fsm_output = 9'b011001100;
        state_var_NS = SF_LOOP_3_C_8;
      end
      SF_LOOP_3_C_8 : begin
        fsm_output = 9'b011001101;
        state_var_NS = SF_LOOP_3_C_9;
      end
      SF_LOOP_3_C_9 : begin
        fsm_output = 9'b011001110;
        state_var_NS = SF_LOOP_3_C_10;
      end
      SF_LOOP_3_C_10 : begin
        fsm_output = 9'b011001111;
        state_var_NS = SF_LOOP_3_C_11;
      end
      SF_LOOP_3_C_11 : begin
        fsm_output = 9'b011010000;
        state_var_NS = SF_LOOP_3_C_12;
      end
      SF_LOOP_3_C_12 : begin
        fsm_output = 9'b011010001;
        if ( SF_LOOP_3_C_12_tr0 ) begin
          state_var_NS = SF_LOOP_1_C_0;
        end
        else begin
          state_var_NS = SF_LOOP_3_C_0;
        end
      end
      SF_LOOP_1_C_0 : begin
        fsm_output = 9'b011010010;
        if ( SF_LOOP_1_C_0_tr0 ) begin
          state_var_NS = SOFTMAX_LOOP_1_C_0;
        end
        else begin
          state_var_NS = SF_LOOP_3_C_0;
        end
      end
      SOFTMAX_LOOP_1_C_0 : begin
        fsm_output = 9'b011010011;
        state_var_NS = SOFTMAX_LOOP_1_C_1;
      end
      SOFTMAX_LOOP_1_C_1 : begin
        fsm_output = 9'b011010100;
        state_var_NS = SOFTMAX_LOOP_3_C_0;
      end
      SOFTMAX_LOOP_3_C_0 : begin
        fsm_output = 9'b011010101;
        state_var_NS = SOFTMAX_LOOP_3_C_1;
      end
      SOFTMAX_LOOP_3_C_1 : begin
        fsm_output = 9'b011010110;
        if ( SOFTMAX_LOOP_3_C_1_tr0 ) begin
          state_var_NS = SOFTMAX_LOOP_4_C_0;
        end
        else begin
          state_var_NS = SOFTMAX_LOOP_3_C_0;
        end
      end
      SOFTMAX_LOOP_4_C_0 : begin
        fsm_output = 9'b011010111;
        state_var_NS = SOFTMAX_LOOP_4_C_1;
      end
      SOFTMAX_LOOP_4_C_1 : begin
        fsm_output = 9'b011011000;
        state_var_NS = SOFTMAX_LOOP_4_C_2;
      end
      SOFTMAX_LOOP_4_C_2 : begin
        fsm_output = 9'b011011001;
        state_var_NS = SOFTMAX_LOOP_4_C_3;
      end
      SOFTMAX_LOOP_4_C_3 : begin
        fsm_output = 9'b011011010;
        state_var_NS = SOFTMAX_LOOP_4_C_4;
      end
      SOFTMAX_LOOP_4_C_4 : begin
        fsm_output = 9'b011011011;
        if ( SOFTMAX_LOOP_4_C_4_tr0 ) begin
          state_var_NS = SOFTMAX_LOOP_5_C_0;
        end
        else begin
          state_var_NS = SOFTMAX_LOOP_4_C_0;
        end
      end
      SOFTMAX_LOOP_5_C_0 : begin
        fsm_output = 9'b011011100;
        state_var_NS = SOFTMAX_LOOP_5_C_1;
      end
      SOFTMAX_LOOP_5_C_1 : begin
        fsm_output = 9'b011011101;
        state_var_NS = SOFTMAX_LOOP_5_C_2;
      end
      SOFTMAX_LOOP_5_C_2 : begin
        fsm_output = 9'b011011110;
        state_var_NS = SOFTMAX_LOOP_5_C_3;
      end
      SOFTMAX_LOOP_5_C_3 : begin
        fsm_output = 9'b011011111;
        state_var_NS = SOFTMAX_LOOP_5_C_4;
      end
      SOFTMAX_LOOP_5_C_4 : begin
        fsm_output = 9'b011100000;
        state_var_NS = SOFTMAX_LOOP_5_C_5;
      end
      SOFTMAX_LOOP_5_C_5 : begin
        fsm_output = 9'b011100001;
        state_var_NS = SOFTMAX_LOOP_5_C_6;
      end
      SOFTMAX_LOOP_5_C_6 : begin
        fsm_output = 9'b011100010;
        state_var_NS = SOFTMAX_LOOP_5_C_7;
      end
      SOFTMAX_LOOP_5_C_7 : begin
        fsm_output = 9'b011100011;
        state_var_NS = SOFTMAX_LOOP_5_C_8;
      end
      SOFTMAX_LOOP_5_C_8 : begin
        fsm_output = 9'b011100100;
        state_var_NS = SOFTMAX_LOOP_5_C_9;
      end
      SOFTMAX_LOOP_5_C_9 : begin
        fsm_output = 9'b011100101;
        state_var_NS = SOFTMAX_LOOP_5_C_10;
      end
      SOFTMAX_LOOP_5_C_10 : begin
        fsm_output = 9'b011100110;
        state_var_NS = SOFTMAX_LOOP_5_C_11;
      end
      SOFTMAX_LOOP_5_C_11 : begin
        fsm_output = 9'b011100111;
        state_var_NS = SOFTMAX_LOOP_5_C_12;
      end
      SOFTMAX_LOOP_5_C_12 : begin
        fsm_output = 9'b011101000;
        state_var_NS = SOFTMAX_LOOP_5_C_13;
      end
      SOFTMAX_LOOP_5_C_13 : begin
        fsm_output = 9'b011101001;
        state_var_NS = SOFTMAX_LOOP_5_C_14;
      end
      SOFTMAX_LOOP_5_C_14 : begin
        fsm_output = 9'b011101010;
        state_var_NS = SOFTMAX_LOOP_5_C_15;
      end
      SOFTMAX_LOOP_5_C_15 : begin
        fsm_output = 9'b011101011;
        state_var_NS = SOFTMAX_LOOP_5_C_16;
      end
      SOFTMAX_LOOP_5_C_16 : begin
        fsm_output = 9'b011101100;
        state_var_NS = SOFTMAX_LOOP_5_C_17;
      end
      SOFTMAX_LOOP_5_C_17 : begin
        fsm_output = 9'b011101101;
        state_var_NS = SOFTMAX_LOOP_5_C_18;
      end
      SOFTMAX_LOOP_5_C_18 : begin
        fsm_output = 9'b011101110;
        state_var_NS = SOFTMAX_LOOP_5_C_19;
      end
      SOFTMAX_LOOP_5_C_19 : begin
        fsm_output = 9'b011101111;
        state_var_NS = SOFTMAX_LOOP_5_C_20;
      end
      SOFTMAX_LOOP_5_C_20 : begin
        fsm_output = 9'b011110000;
        state_var_NS = SOFTMAX_LOOP_5_C_21;
      end
      SOFTMAX_LOOP_5_C_21 : begin
        fsm_output = 9'b011110001;
        if ( SOFTMAX_LOOP_5_C_21_tr0 ) begin
          state_var_NS = SOFTMAX_LOOP_1_C_2;
        end
        else begin
          state_var_NS = SOFTMAX_LOOP_5_C_0;
        end
      end
      SOFTMAX_LOOP_1_C_2 : begin
        fsm_output = 9'b011110010;
        if ( SOFTMAX_LOOP_1_C_2_tr0 ) begin
          state_var_NS = GEMM_3D_FLOAT_LOOP_3_1_C_0;
        end
        else begin
          state_var_NS = SOFTMAX_LOOP_1_C_0;
        end
      end
      GEMM_3D_FLOAT_LOOP_3_1_C_0 : begin
        fsm_output = 9'b011110011;
        state_var_NS = GEMM_3D_FLOAT_LOOP_3_1_C_1;
      end
      GEMM_3D_FLOAT_LOOP_3_1_C_1 : begin
        fsm_output = 9'b011110100;
        state_var_NS = GEMM_3D_FLOAT_LOOP_4_1_C_0;
      end
      GEMM_3D_FLOAT_LOOP_4_1_C_0 : begin
        fsm_output = 9'b011110101;
        state_var_NS = GEMM_3D_FLOAT_LOOP_4_1_C_1;
      end
      GEMM_3D_FLOAT_LOOP_4_1_C_1 : begin
        fsm_output = 9'b011110110;
        state_var_NS = GEMM_3D_FLOAT_LOOP_4_1_C_2;
      end
      GEMM_3D_FLOAT_LOOP_4_1_C_2 : begin
        fsm_output = 9'b011110111;
        state_var_NS = GEMM_3D_FLOAT_LOOP_4_1_C_3;
      end
      GEMM_3D_FLOAT_LOOP_4_1_C_3 : begin
        fsm_output = 9'b011111000;
        state_var_NS = GEMM_3D_FLOAT_LOOP_4_1_C_4;
      end
      GEMM_3D_FLOAT_LOOP_4_1_C_4 : begin
        fsm_output = 9'b011111001;
        if ( GEMM_3D_FLOAT_LOOP_4_1_C_4_tr0 ) begin
          state_var_NS = GEMM_3D_FLOAT_LOOP_3_1_C_2;
        end
        else begin
          state_var_NS = GEMM_3D_FLOAT_LOOP_4_1_C_0;
        end
      end
      GEMM_3D_FLOAT_LOOP_3_1_C_2 : begin
        fsm_output = 9'b011111010;
        if ( GEMM_3D_FLOAT_LOOP_3_1_C_2_tr0 ) begin
          state_var_NS = GEMM_3D_FLOAT_LOOP_1_1_C_0;
        end
        else begin
          state_var_NS = GEMM_3D_FLOAT_LOOP_3_1_C_0;
        end
      end
      GEMM_3D_FLOAT_LOOP_1_1_C_0 : begin
        fsm_output = 9'b011111011;
        if ( GEMM_3D_FLOAT_LOOP_1_1_C_0_tr0 ) begin
          state_var_NS = ATTN_2D_LOOP_3_C_0;
        end
        else begin
          state_var_NS = GEMM_3D_FLOAT_LOOP_3_1_C_0;
        end
      end
      ATTN_2D_LOOP_3_C_0 : begin
        fsm_output = 9'b011111100;
        state_var_NS = ATTN_2D_LOOP_3_C_1;
      end
      ATTN_2D_LOOP_3_C_1 : begin
        fsm_output = 9'b011111101;
        state_var_NS = ATTN_2D_LOOP_3_C_2;
      end
      ATTN_2D_LOOP_3_C_2 : begin
        fsm_output = 9'b011111110;
        if ( ATTN_2D_LOOP_3_C_2_tr0 ) begin
          state_var_NS = ATTN_2D_LOOP_2_C_0;
        end
        else begin
          state_var_NS = ATTN_2D_LOOP_3_C_0;
        end
      end
      ATTN_2D_LOOP_2_C_0 : begin
        fsm_output = 9'b011111111;
        if ( ATTN_2D_LOOP_2_C_0_tr0 ) begin
          state_var_NS = RMS_NORM_LOOP_1_2_C_0;
        end
        else begin
          state_var_NS = ATTN_2D_LOOP_3_C_0;
        end
      end
      RMS_NORM_LOOP_1_2_C_0 : begin
        fsm_output = 9'b100000000;
        state_var_NS = RMS_NORM_LOOP_1_2_C_1;
      end
      RMS_NORM_LOOP_1_2_C_1 : begin
        fsm_output = 9'b100000001;
        state_var_NS = RMS_NORM_LOOP_1_2_C_2;
      end
      RMS_NORM_LOOP_1_2_C_2 : begin
        fsm_output = 9'b100000010;
        state_var_NS = RMS_NORM_LOOP_1_2_C_3;
      end
      RMS_NORM_LOOP_1_2_C_3 : begin
        fsm_output = 9'b100000011;
        if ( RMS_NORM_LOOP_1_2_C_3_tr0 ) begin
          state_var_NS = main_C_54;
        end
        else begin
          state_var_NS = RMS_NORM_LOOP_1_2_C_0;
        end
      end
      main_C_54 : begin
        fsm_output = 9'b100000100;
        state_var_NS = main_C_55;
      end
      main_C_55 : begin
        fsm_output = 9'b100000101;
        state_var_NS = main_C_56;
      end
      main_C_56 : begin
        fsm_output = 9'b100000110;
        state_var_NS = main_C_57;
      end
      main_C_57 : begin
        fsm_output = 9'b100000111;
        state_var_NS = main_C_58;
      end
      main_C_58 : begin
        fsm_output = 9'b100001000;
        state_var_NS = main_C_59;
      end
      main_C_59 : begin
        fsm_output = 9'b100001001;
        state_var_NS = compute_sqrt_1_for_C_0;
      end
      compute_sqrt_1_for_C_0 : begin
        fsm_output = 9'b100001010;
        state_var_NS = compute_sqrt_1_for_C_1;
      end
      compute_sqrt_1_for_C_1 : begin
        fsm_output = 9'b100001011;
        state_var_NS = compute_sqrt_1_for_C_2;
      end
      compute_sqrt_1_for_C_2 : begin
        fsm_output = 9'b100001100;
        state_var_NS = compute_sqrt_1_for_C_3;
      end
      compute_sqrt_1_for_C_3 : begin
        fsm_output = 9'b100001101;
        state_var_NS = compute_sqrt_1_for_C_4;
      end
      compute_sqrt_1_for_C_4 : begin
        fsm_output = 9'b100001110;
        state_var_NS = compute_sqrt_1_for_C_5;
      end
      compute_sqrt_1_for_C_5 : begin
        fsm_output = 9'b100001111;
        state_var_NS = compute_sqrt_1_for_C_6;
      end
      compute_sqrt_1_for_C_6 : begin
        fsm_output = 9'b100010000;
        state_var_NS = compute_sqrt_1_for_C_7;
      end
      compute_sqrt_1_for_C_7 : begin
        fsm_output = 9'b100010001;
        state_var_NS = compute_sqrt_1_for_C_8;
      end
      compute_sqrt_1_for_C_8 : begin
        fsm_output = 9'b100010010;
        state_var_NS = compute_sqrt_1_for_C_9;
      end
      compute_sqrt_1_for_C_9 : begin
        fsm_output = 9'b100010011;
        state_var_NS = compute_sqrt_1_for_C_10;
      end
      compute_sqrt_1_for_C_10 : begin
        fsm_output = 9'b100010100;
        state_var_NS = compute_sqrt_1_for_C_11;
      end
      compute_sqrt_1_for_C_11 : begin
        fsm_output = 9'b100010101;
        state_var_NS = compute_sqrt_1_for_C_12;
      end
      compute_sqrt_1_for_C_12 : begin
        fsm_output = 9'b100010110;
        state_var_NS = compute_sqrt_1_for_C_13;
      end
      compute_sqrt_1_for_C_13 : begin
        fsm_output = 9'b100010111;
        state_var_NS = compute_sqrt_1_for_C_14;
      end
      compute_sqrt_1_for_C_14 : begin
        fsm_output = 9'b100011000;
        state_var_NS = compute_sqrt_1_for_C_15;
      end
      compute_sqrt_1_for_C_15 : begin
        fsm_output = 9'b100011001;
        if ( compute_sqrt_1_for_C_15_tr0 ) begin
          state_var_NS = main_C_60;
        end
        else begin
          state_var_NS = compute_sqrt_1_for_C_0;
        end
      end
      main_C_60 : begin
        fsm_output = 9'b100011010;
        state_var_NS = main_C_61;
      end
      main_C_61 : begin
        fsm_output = 9'b100011011;
        state_var_NS = main_C_62;
      end
      main_C_62 : begin
        fsm_output = 9'b100011100;
        state_var_NS = main_C_63;
      end
      main_C_63 : begin
        fsm_output = 9'b100011101;
        state_var_NS = main_C_64;
      end
      main_C_64 : begin
        fsm_output = 9'b100011110;
        state_var_NS = main_C_65;
      end
      main_C_65 : begin
        fsm_output = 9'b100011111;
        state_var_NS = main_C_66;
      end
      main_C_66 : begin
        fsm_output = 9'b100100000;
        state_var_NS = main_C_67;
      end
      main_C_67 : begin
        fsm_output = 9'b100100001;
        state_var_NS = main_C_68;
      end
      main_C_68 : begin
        fsm_output = 9'b100100010;
        state_var_NS = main_C_69;
      end
      main_C_69 : begin
        fsm_output = 9'b100100011;
        state_var_NS = main_C_70;
      end
      main_C_70 : begin
        fsm_output = 9'b100100100;
        state_var_NS = main_C_71;
      end
      main_C_71 : begin
        fsm_output = 9'b100100101;
        state_var_NS = main_C_72;
      end
      main_C_72 : begin
        fsm_output = 9'b100100110;
        state_var_NS = main_C_73;
      end
      main_C_73 : begin
        fsm_output = 9'b100100111;
        state_var_NS = main_C_74;
      end
      main_C_74 : begin
        fsm_output = 9'b100101000;
        state_var_NS = main_C_75;
      end
      main_C_75 : begin
        fsm_output = 9'b100101001;
        state_var_NS = main_C_76;
      end
      main_C_76 : begin
        fsm_output = 9'b100101010;
        state_var_NS = main_C_77;
      end
      main_C_77 : begin
        fsm_output = 9'b100101011;
        state_var_NS = main_C_78;
      end
      main_C_78 : begin
        fsm_output = 9'b100101100;
        state_var_NS = RMS_NORM_LOOP_2_2_C_0;
      end
      RMS_NORM_LOOP_2_2_C_0 : begin
        fsm_output = 9'b100101101;
        state_var_NS = RMS_NORM_LOOP_2_2_C_1;
      end
      RMS_NORM_LOOP_2_2_C_1 : begin
        fsm_output = 9'b100101110;
        state_var_NS = RMS_NORM_LOOP_2_2_C_2;
      end
      RMS_NORM_LOOP_2_2_C_2 : begin
        fsm_output = 9'b100101111;
        state_var_NS = RMS_NORM_LOOP_2_2_C_3;
      end
      RMS_NORM_LOOP_2_2_C_3 : begin
        fsm_output = 9'b100110000;
        state_var_NS = RMS_NORM_LOOP_2_2_C_4;
      end
      RMS_NORM_LOOP_2_2_C_4 : begin
        fsm_output = 9'b100110001;
        state_var_NS = RMS_NORM_LOOP_2_2_C_5;
      end
      RMS_NORM_LOOP_2_2_C_5 : begin
        fsm_output = 9'b100110010;
        if ( RMS_NORM_LOOP_2_2_C_5_tr0 ) begin
          state_var_NS = main_C_79;
        end
        else begin
          state_var_NS = RMS_NORM_LOOP_2_2_C_0;
        end
      end
      main_C_79 : begin
        fsm_output = 9'b100110011;
        state_var_NS = main_C_80;
      end
      main_C_80 : begin
        fsm_output = 9'b100110100;
        state_var_NS = main_C_81;
      end
      main_C_81 : begin
        fsm_output = 9'b100110101;
        state_var_NS = main_C_82;
      end
      main_C_82 : begin
        fsm_output = 9'b100110110;
        state_var_NS = main_C_83;
      end
      main_C_83 : begin
        fsm_output = 9'b100110111;
        state_var_NS = main_C_84;
      end
      main_C_84 : begin
        fsm_output = 9'b100111000;
        state_var_NS = main_C_85;
      end
      main_C_85 : begin
        fsm_output = 9'b100111001;
        state_var_NS = main_C_86;
      end
      main_C_86 : begin
        fsm_output = 9'b100111010;
        state_var_NS = main_C_87;
      end
      main_C_87 : begin
        fsm_output = 9'b100111011;
        state_var_NS = main_C_88;
      end
      main_C_88 : begin
        fsm_output = 9'b100111100;
        state_var_NS = main_C_89;
      end
      main_C_89 : begin
        fsm_output = 9'b100111101;
        state_var_NS = main_C_90;
      end
      main_C_90 : begin
        fsm_output = 9'b100111110;
        state_var_NS = main_C_91;
      end
      main_C_91 : begin
        fsm_output = 9'b100111111;
        state_var_NS = main_C_92;
      end
      main_C_92 : begin
        fsm_output = 9'b101000000;
        state_var_NS = main_C_93;
      end
      main_C_93 : begin
        fsm_output = 9'b101000001;
        state_var_NS = main_C_94;
      end
      main_C_94 : begin
        fsm_output = 9'b101000010;
        state_var_NS = main_C_95;
      end
      main_C_95 : begin
        fsm_output = 9'b101000011;
        state_var_NS = main_C_96;
      end
      main_C_96 : begin
        fsm_output = 9'b101000100;
        state_var_NS = main_C_97;
      end
      main_C_97 : begin
        fsm_output = 9'b101000101;
        state_var_NS = main_C_98;
      end
      main_C_98 : begin
        fsm_output = 9'b101000110;
        state_var_NS = main_C_99;
      end
      main_C_99 : begin
        fsm_output = 9'b101000111;
        state_var_NS = main_C_100;
      end
      main_C_100 : begin
        fsm_output = 9'b101001000;
        state_var_NS = main_C_101;
      end
      main_C_101 : begin
        fsm_output = 9'b101001001;
        state_var_NS = main_C_102;
      end
      main_C_102 : begin
        fsm_output = 9'b101001010;
        state_var_NS = main_C_103;
      end
      main_C_103 : begin
        fsm_output = 9'b101001011;
        state_var_NS = main_C_104;
      end
      main_C_104 : begin
        fsm_output = 9'b101001100;
        state_var_NS = main_C_105;
      end
      main_C_105 : begin
        fsm_output = 9'b101001101;
        state_var_NS = main_C_106;
      end
      main_C_106 : begin
        fsm_output = 9'b101001110;
        state_var_NS = main_C_107;
      end
      main_C_107 : begin
        fsm_output = 9'b101001111;
        state_var_NS = main_C_108;
      end
      main_C_108 : begin
        fsm_output = 9'b101010000;
        state_var_NS = main_C_109;
      end
      main_C_109 : begin
        fsm_output = 9'b101010001;
        state_var_NS = main_C_110;
      end
      main_C_110 : begin
        fsm_output = 9'b101010010;
        state_var_NS = QUANTIZE_ACTIVATION_LOOP_5_1_C_0;
      end
      QUANTIZE_ACTIVATION_LOOP_5_1_C_0 : begin
        fsm_output = 9'b101010011;
        state_var_NS = QUANTIZE_ACTIVATION_LOOP_5_1_C_1;
      end
      QUANTIZE_ACTIVATION_LOOP_5_1_C_1 : begin
        fsm_output = 9'b101010100;
        state_var_NS = QUANTIZE_ACTIVATION_LOOP_5_1_C_2;
      end
      QUANTIZE_ACTIVATION_LOOP_5_1_C_2 : begin
        fsm_output = 9'b101010101;
        state_var_NS = QUANTIZE_ACTIVATION_LOOP_5_1_C_3;
      end
      QUANTIZE_ACTIVATION_LOOP_5_1_C_3 : begin
        fsm_output = 9'b101010110;
        state_var_NS = QUANTIZE_ACTIVATION_LOOP_5_1_C_4;
      end
      QUANTIZE_ACTIVATION_LOOP_5_1_C_4 : begin
        fsm_output = 9'b101010111;
        if ( QUANTIZE_ACTIVATION_LOOP_5_1_C_4_tr0 ) begin
          state_var_NS = QUANTIZE_ACTIVATION_LOOP_4_1_C_0;
        end
        else begin
          state_var_NS = QUANTIZE_ACTIVATION_LOOP_5_1_C_0;
        end
      end
      QUANTIZE_ACTIVATION_LOOP_4_1_C_0 : begin
        fsm_output = 9'b101011000;
        if ( QUANTIZE_ACTIVATION_LOOP_4_1_C_0_tr0 ) begin
          state_var_NS = QUANTIZE_ACTIVATION_LOOP_3_1_C_0;
        end
        else begin
          state_var_NS = QUANTIZE_ACTIVATION_LOOP_5_1_C_0;
        end
      end
      QUANTIZE_ACTIVATION_LOOP_3_1_C_0 : begin
        fsm_output = 9'b101011001;
        if ( QUANTIZE_ACTIVATION_LOOP_3_1_C_0_tr0 ) begin
          state_var_NS = output_vinit_C_0;
        end
        else begin
          state_var_NS = QUANTIZE_ACTIVATION_LOOP_5_1_C_0;
        end
      end
      output_vinit_C_0 : begin
        fsm_output = 9'b101011010;
        state_var_NS = output_vinit_C_1;
      end
      output_vinit_C_1 : begin
        fsm_output = 9'b101011011;
        if ( output_vinit_C_1_tr0 ) begin
          state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_4_3_C_0;
        end
        else begin
          state_var_NS = output_vinit_C_0;
        end
      end
      LINEAR_FORWARD_NO_MUL_LOOP_4_3_C_0 : begin
        fsm_output = 9'b101011100;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_5_3_C_0;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_5_3_C_0 : begin
        fsm_output = 9'b101011101;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_5_3_C_1;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_5_3_C_1 : begin
        fsm_output = 9'b101011110;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_5_3_C_2;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_5_3_C_2 : begin
        fsm_output = 9'b101011111;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_5_3_C_3;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_5_3_C_3 : begin
        fsm_output = 9'b101100000;
        if ( LINEAR_FORWARD_NO_MUL_LOOP_5_3_C_3_tr0 ) begin
          state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_4_3_C_1;
        end
        else begin
          state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_5_3_C_0;
        end
      end
      LINEAR_FORWARD_NO_MUL_LOOP_4_3_C_1 : begin
        fsm_output = 9'b101100001;
        if ( LINEAR_FORWARD_NO_MUL_LOOP_4_3_C_1_tr0 ) begin
          state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_3_3_C_0;
        end
        else begin
          state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_4_3_C_0;
        end
      end
      LINEAR_FORWARD_NO_MUL_LOOP_3_3_C_0 : begin
        fsm_output = 9'b101100010;
        if ( LINEAR_FORWARD_NO_MUL_LOOP_3_3_C_0_tr0 ) begin
          state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_0;
        end
        else begin
          state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_4_3_C_0;
        end
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_0 : begin
        fsm_output = 9'b101100011;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_1;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_1 : begin
        fsm_output = 9'b101100100;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_2;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_2 : begin
        fsm_output = 9'b101100101;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_3;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_3 : begin
        fsm_output = 9'b101100110;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_4;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_4 : begin
        fsm_output = 9'b101100111;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_5;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_5 : begin
        fsm_output = 9'b101101000;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_6;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_6 : begin
        fsm_output = 9'b101101001;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_7;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_7 : begin
        fsm_output = 9'b101101010;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_8;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_8 : begin
        fsm_output = 9'b101101011;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_9;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_9 : begin
        fsm_output = 9'b101101100;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_10;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_10 : begin
        fsm_output = 9'b101101101;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_11;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_11 : begin
        fsm_output = 9'b101101110;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_12;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_12 : begin
        fsm_output = 9'b101101111;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_13;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_13 : begin
        fsm_output = 9'b101110000;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_14;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_14 : begin
        fsm_output = 9'b101110001;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_15;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_15 : begin
        fsm_output = 9'b101110010;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_16;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_16 : begin
        fsm_output = 9'b101110011;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_17;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_17 : begin
        fsm_output = 9'b101110100;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_18;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_18 : begin
        fsm_output = 9'b101110101;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_19;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_19 : begin
        fsm_output = 9'b101110110;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_20;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_20 : begin
        fsm_output = 9'b101110111;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_21;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_21 : begin
        fsm_output = 9'b101111000;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_22;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_22 : begin
        fsm_output = 9'b101111001;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_23;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_23 : begin
        fsm_output = 9'b101111010;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_24;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_24 : begin
        fsm_output = 9'b101111011;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_25;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_25 : begin
        fsm_output = 9'b101111100;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_26;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_26 : begin
        fsm_output = 9'b101111101;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_27;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_27 : begin
        fsm_output = 9'b101111110;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_28;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_28 : begin
        fsm_output = 9'b101111111;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_29;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_29 : begin
        fsm_output = 9'b110000000;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_30;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_30 : begin
        fsm_output = 9'b110000001;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_31;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_31 : begin
        fsm_output = 9'b110000010;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_32;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_32 : begin
        fsm_output = 9'b110000011;
        state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_33;
      end
      LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_33 : begin
        fsm_output = 9'b110000100;
        if ( LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_33_tr0 ) begin
          state_var_NS = for_1_for_C_0;
        end
        else begin
          state_var_NS = LINEAR_FORWARD_NO_MUL_LOOP_4_3_C_0;
        end
      end
      for_1_for_C_0 : begin
        fsm_output = 9'b110000101;
        state_var_NS = for_1_for_C_1;
      end
      for_1_for_C_1 : begin
        fsm_output = 9'b110000110;
        state_var_NS = for_1_for_C_2;
      end
      for_1_for_C_2 : begin
        fsm_output = 9'b110000111;
        if ( for_1_for_C_2_tr0 ) begin
          state_var_NS = main_C_0;
        end
        else begin
          state_var_NS = for_1_for_C_0;
        end
      end
      // main_C_0
      default : begin
        fsm_output = 9'b000000000;
        state_var_NS = for_for_C_0;
      end
    endcase
  end

  always @(posedge clk) begin
    if ( rst ) begin
      state_var <= main_C_0;
    end
    else if ( input_rsc_clken_d_1 ) begin
      state_var <= state_var_NS;
    end
  end

endmodule

// ------------------------------------------------------------------
//  Design Unit:    dut_core_wait_dp
// ------------------------------------------------------------------


module dut_core_wait_dp (
  clk, rst, rms_norm_384_div_cmp_z, core_wen1, rms_norm_384_div_cmp_z_oreg
);
  input clk;
  input rst;
  input [71:0] rms_norm_384_div_cmp_z;
  input core_wen1;
  output [39:0] rms_norm_384_div_cmp_z_oreg;


  // Interconnect Declarations
  reg [39:0] rms_norm_384_div_cmp_z_oreg_pconst_39_0;


  // Interconnect Declarations for Component Instantiations 
  assign rms_norm_384_div_cmp_z_oreg = rms_norm_384_div_cmp_z_oreg_pconst_39_0;
  always @(posedge clk) begin
    if ( rst ) begin
      rms_norm_384_div_cmp_z_oreg_pconst_39_0 <= 40'b0000000000000000000000000000000000000000;
    end
    else if ( core_wen1 ) begin
      rms_norm_384_div_cmp_z_oreg_pconst_39_0 <= rms_norm_384_div_cmp_z[39:0];
    end
  end
endmodule

// ------------------------------------------------------------------
//  Design Unit:    dut_core_staller
// ------------------------------------------------------------------


module dut_core_staller (
  en, core_wen1, strm_in_rsci_wen_comp, strm_out_rsci_wen_comp, input_rsc_clken_d_1
);
  input en;
  output core_wen1;
  input strm_in_rsci_wen_comp;
  input strm_out_rsci_wen_comp;
  output input_rsc_clken_d_1;



  // Interconnect Declarations for Component Instantiations 
  assign input_rsc_clken_d_1 = core_wen1 & en;
  assign core_wen1 = strm_in_rsci_wen_comp & strm_out_rsci_wen_comp;
endmodule

// ------------------------------------------------------------------
//  Design Unit:    dut_core_strm_out_rsci_strm_out_wait_ctrl
// ------------------------------------------------------------------


module dut_core_strm_out_rsci_strm_out_wait_ctrl (
  strm_out_rsci_iswt0, strm_out_rsci_biwt, strm_out_rsci_irdy
);
  input strm_out_rsci_iswt0;
  output strm_out_rsci_biwt;
  input strm_out_rsci_irdy;



  // Interconnect Declarations for Component Instantiations 
  assign strm_out_rsci_biwt = strm_out_rsci_iswt0 & strm_out_rsci_irdy;
endmodule

// ------------------------------------------------------------------
//  Design Unit:    dut_core_strm_in_rsci_strm_in_wait_ctrl
// ------------------------------------------------------------------


module dut_core_strm_in_rsci_strm_in_wait_ctrl (
  strm_in_rsci_iswt0, strm_in_rsci_biwt, strm_in_rsci_ivld
);
  input strm_in_rsci_iswt0;
  output strm_in_rsci_biwt;
  input strm_in_rsci_ivld;



  // Interconnect Declarations for Component Instantiations 
  assign strm_in_rsci_biwt = strm_in_rsci_iswt0 & strm_in_rsci_ivld;
endmodule

// ------------------------------------------------------------------
//  Design Unit:    dut_core_strm_out_rsci
// ------------------------------------------------------------------


module dut_core_strm_out_rsci (
  strm_out_rsc_dat, strm_out_rsc_vld, strm_out_rsc_rdy, strm_out_rsci_oswt, strm_out_rsci_wen_comp,
      strm_out_rsci_idat
);
  output [31:0] strm_out_rsc_dat;
  output strm_out_rsc_vld;
  input strm_out_rsc_rdy;
  input strm_out_rsci_oswt;
  output strm_out_rsci_wen_comp;
  input [31:0] strm_out_rsci_idat;


  // Interconnect Declarations
  wire strm_out_rsci_biwt;
  wire strm_out_rsci_irdy;


  // Interconnect Declarations for Component Instantiations 
  wire [31:0] nl_strm_out_rsci_idat;
  assign nl_strm_out_rsci_idat = {(strm_out_rsci_idat[31:2]) , 2'b00};
  ccs_out_wait_v1 #(.rscid(32'sd2),
  .width(32'sd32)) strm_out_rsci (
      .irdy(strm_out_rsci_irdy),
      .ivld(strm_out_rsci_oswt),
      .idat(nl_strm_out_rsci_idat[31:0]),
      .rdy(strm_out_rsc_rdy),
      .vld(strm_out_rsc_vld),
      .dat(strm_out_rsc_dat)
    );
  dut_core_strm_out_rsci_strm_out_wait_ctrl dut_core_strm_out_rsci_strm_out_wait_ctrl_inst
      (
      .strm_out_rsci_iswt0(strm_out_rsci_oswt),
      .strm_out_rsci_biwt(strm_out_rsci_biwt),
      .strm_out_rsci_irdy(strm_out_rsci_irdy)
    );
  assign strm_out_rsci_wen_comp = (~ strm_out_rsci_oswt) | strm_out_rsci_biwt;
endmodule

// ------------------------------------------------------------------
//  Design Unit:    dut_core_strm_in_rsci
// ------------------------------------------------------------------


module dut_core_strm_in_rsci (
  strm_in_rsc_dat, strm_in_rsc_vld, strm_in_rsc_rdy, strm_in_rsci_oswt, strm_in_rsci_wen_comp,
      strm_in_rsci_idat_mxwt
);
  input [31:0] strm_in_rsc_dat;
  input strm_in_rsc_vld;
  output strm_in_rsc_rdy;
  input strm_in_rsci_oswt;
  output strm_in_rsci_wen_comp;
  output [29:0] strm_in_rsci_idat_mxwt;


  // Interconnect Declarations
  wire strm_in_rsci_biwt;
  wire strm_in_rsci_ivld;
  wire [31:0] strm_in_rsci_idat;


  // Interconnect Declarations for Component Instantiations 
  ccs_in_wait_v1 #(.rscid(32'sd1),
  .width(32'sd32)) strm_in_rsci (
      .rdy(strm_in_rsc_rdy),
      .vld(strm_in_rsc_vld),
      .dat(strm_in_rsc_dat),
      .irdy(strm_in_rsci_oswt),
      .ivld(strm_in_rsci_ivld),
      .idat(strm_in_rsci_idat)
    );
  dut_core_strm_in_rsci_strm_in_wait_ctrl dut_core_strm_in_rsci_strm_in_wait_ctrl_inst
      (
      .strm_in_rsci_iswt0(strm_in_rsci_oswt),
      .strm_in_rsci_biwt(strm_in_rsci_biwt),
      .strm_in_rsci_ivld(strm_in_rsci_ivld)
    );
  assign strm_in_rsci_idat_mxwt = strm_in_rsci_idat[31:2];
  assign strm_in_rsci_wen_comp = (~ strm_in_rsci_oswt) | strm_in_rsci_biwt;
endmodule

// ------------------------------------------------------------------
//  Design Unit:    dut_core
// ------------------------------------------------------------------


module dut_core (
  clk, en, rst, strm_in_rsc_dat, strm_in_rsc_vld, strm_in_rsc_rdy, strm_out_rsc_dat,
      strm_out_rsc_vld, strm_out_rsc_rdy, input_rsci_clken_d, input_rsci_d_d, input_rsci_q_d,
      input_rsci_radr_d, input_rsci_wadr_d, output_rsci_d_d, output_rsci_q_d, output_rsci_radr_d,
      output_rsci_wadr_d, attention_5_1_384_384_8_48_quantized_hidden_states_rsci_d_d,
      attention_5_1_384_384_8_48_quantized_hidden_states_rsci_q_d, attention_5_1_384_384_8_48_quantized_hidden_states_rsci_radr_d,
      attention_5_1_384_384_8_48_quantized_hidden_states_rsci_wadr_d, attention_5_1_384_384_8_48_q_proj_re_rsci_d_d,
      attention_5_1_384_384_8_48_q_proj_re_rsci_q_d, attention_5_1_384_384_8_48_q_proj_re_rsci_radr_d,
      attention_5_1_384_384_8_48_q_proj_re_rsci_wadr_d, attention_5_1_384_384_8_48_k_proj_re_rsci_d_d,
      attention_5_1_384_384_8_48_k_proj_re_rsci_q_d, attention_5_1_384_384_8_48_k_proj_re_rsci_radr_d,
      attention_5_1_384_384_8_48_k_proj_re_rsci_wadr_d, attention_5_1_384_384_8_48_v_proj_re_rsci_d_d,
      attention_5_1_384_384_8_48_v_proj_re_rsci_q_d, attention_5_1_384_384_8_48_v_proj_re_rsci_radr_d,
      attention_5_1_384_384_8_48_v_proj_re_rsci_wadr_d, attention_5_1_384_384_8_48_q_proj_rsci_q_d,
      attention_5_1_384_384_8_48_q_proj_rsci_radr_d, attention_5_1_384_384_8_48_q_proj_rsci_wadr_d,
      attention_5_1_384_384_8_48_k_proj_rsci_q_d, attention_5_1_384_384_8_48_k_proj_rsci_radr_d,
      attention_5_1_384_384_8_48_k_proj_rsci_wadr_d, attention_5_1_384_384_8_48_v_proj_rsci_q_d,
      attention_5_1_384_384_8_48_v_proj_rsci_radr_d, attention_5_1_384_384_8_48_v_proj_rsci_wadr_d,
      attention_5_1_384_384_8_48_q_embed_rsci_d_d, attention_5_1_384_384_8_48_q_embed_rsci_q_d,
      attention_5_1_384_384_8_48_q_embed_rsci_radr_d, attention_5_1_384_384_8_48_q_embed_rsci_wadr_d,
      attention_5_1_384_384_8_48_k_embed_rsci_d_d, attention_5_1_384_384_8_48_k_embed_rsci_q_d,
      attention_5_1_384_384_8_48_k_embed_rsci_radr_d, attention_5_1_384_384_8_48_k_embed_rsci_wadr_d,
      attention_5_1_384_384_8_48_k_cache_upd_rsci_d_d, attention_5_1_384_384_8_48_k_cache_upd_rsci_radr_d,
      attention_5_1_384_384_8_48_k_cache_upd_rsci_wadr_d, attention_5_1_384_384_8_48_v_cache_upd_rsci_d_d,
      attention_5_1_384_384_8_48_v_cache_upd_rsci_q_d, attention_5_1_384_384_8_48_v_cache_upd_rsci_radr_d,
      attention_5_1_384_384_8_48_v_cache_upd_rsci_wadr_d, attention_5_1_384_384_8_48_k_proj_transposed_rsci_q_d,
      attention_5_1_384_384_8_48_k_proj_transposed_rsci_radr_d, attention_5_1_384_384_8_48_k_proj_transposed_rsci_wadr_d,
      attention_5_1_384_384_8_48_attn_weights_rsci_d_d, attention_5_1_384_384_8_48_attn_weights_rsci_q_d,
      attention_5_1_384_384_8_48_attn_weights_rsci_radr_d, attention_5_1_384_384_8_48_attn_weights_rsci_wadr_d,
      attention_5_1_384_384_8_48_attn_output_rsci_d_d, attention_5_1_384_384_8_48_attn_output_rsci_q_d,
      attention_5_1_384_384_8_48_attn_output_rsci_radr_d, attention_5_1_384_384_8_48_attn_output_rsci_wadr_d,
      attention_5_1_384_384_8_48_attn_output_2D_rsci_d_d, attention_5_1_384_384_8_48_attn_output_2D_rsci_q_d,
      attention_5_1_384_384_8_48_attn_output_2D_rsci_radr_d, attention_5_1_384_384_8_48_attn_output_2D_rsci_wadr_d,
      attention_5_1_384_384_8_48_quantized_final_output_rsci_d_d, attention_5_1_384_384_8_48_quantized_final_output_rsci_q_d,
      attention_5_1_384_384_8_48_quantized_final_output_rsci_radr_d, attention_5_1_384_384_8_48_quantized_final_output_rsci_wadr_d,
      apply_rotary_pos_emb_1_8_48_rotated_q_rsci_d_d, apply_rotary_pos_emb_1_8_48_rotated_q_rsci_q_d,
      apply_rotary_pos_emb_1_8_48_rotated_q_rsci_radr_d, apply_rotary_pos_emb_1_8_48_rotated_q_rsci_wadr_d,
      apply_rotary_pos_emb_1_8_48_rotated_k_rsci_d_d, apply_rotary_pos_emb_1_8_48_rotated_k_rsci_q_d,
      apply_rotary_pos_emb_1_8_48_rotated_k_rsci_radr_d, apply_rotary_pos_emb_1_8_48_rotated_k_rsci_wadr_d,
      rms_norm_384_div_cmp_a, rms_norm_384_div_cmp_b, rms_norm_384_div_cmp_z, input_rsci_re_d_pff,
      input_rsci_we_d_pff, output_rsci_re_d_pff, output_rsci_we_d_pff, attention_5_1_384_384_8_48_quantized_hidden_states_rsci_re_d_pff,
      attention_5_1_384_384_8_48_quantized_hidden_states_rsci_we_d_pff, attention_5_1_384_384_8_48_q_proj_re_rsci_re_d_pff,
      attention_5_1_384_384_8_48_q_proj_re_rsci_we_d_pff, attention_5_1_384_384_8_48_k_proj_re_rsci_we_d_pff,
      attention_5_1_384_384_8_48_v_proj_re_rsci_re_d_pff, attention_5_1_384_384_8_48_v_proj_re_rsci_we_d_pff,
      attention_5_1_384_384_8_48_q_proj_rsci_re_d_pff, attention_5_1_384_384_8_48_q_proj_rsci_we_d_pff,
      attention_5_1_384_384_8_48_v_proj_rsci_re_d_pff, attention_5_1_384_384_8_48_v_proj_rsci_we_d_pff,
      attention_5_1_384_384_8_48_q_embed_rsci_re_d_pff, attention_5_1_384_384_8_48_q_embed_rsci_we_d_pff,
      attention_5_1_384_384_8_48_k_embed_rsci_re_d_pff, attention_5_1_384_384_8_48_k_cache_upd_rsci_re_d_pff,
      attention_5_1_384_384_8_48_k_cache_upd_rsci_we_d_pff, attention_5_1_384_384_8_48_v_cache_upd_rsci_re_d_pff,
      attention_5_1_384_384_8_48_k_proj_transposed_rsci_we_d_pff, attention_5_1_384_384_8_48_attn_weights_rsci_re_d_pff,
      attention_5_1_384_384_8_48_attn_weights_rsci_we_d_pff, attention_5_1_384_384_8_48_attn_output_rsci_re_d_pff,
      attention_5_1_384_384_8_48_attn_output_rsci_we_d_pff, attention_5_1_384_384_8_48_attn_output_2D_rsci_re_d_pff,
      attention_5_1_384_384_8_48_attn_output_2D_rsci_we_d_pff, attention_5_1_384_384_8_48_quantized_final_output_rsci_re_d_pff,
      attention_5_1_384_384_8_48_quantized_final_output_rsci_we_d_pff, apply_rotary_pos_emb_1_8_48_rotated_q_rsci_re_d_pff,
      apply_rotary_pos_emb_1_8_48_rotated_q_rsci_we_d_pff
);
  input clk;
  input en;
  input rst;
  input [31:0] strm_in_rsc_dat;
  input strm_in_rsc_vld;
  output strm_in_rsc_rdy;
  output [31:0] strm_out_rsc_dat;
  output strm_out_rsc_vld;
  input strm_out_rsc_rdy;
  output input_rsci_clken_d;
  output [39:0] input_rsci_d_d;
  input [39:0] input_rsci_q_d;
  output [8:0] input_rsci_radr_d;
  output [8:0] input_rsci_wadr_d;
  output [39:0] output_rsci_d_d;
  input [39:0] output_rsci_q_d;
  output [8:0] output_rsci_radr_d;
  output [8:0] output_rsci_wadr_d;
  output [7:0] attention_5_1_384_384_8_48_quantized_hidden_states_rsci_d_d;
  input [7:0] attention_5_1_384_384_8_48_quantized_hidden_states_rsci_q_d;
  output [8:0] attention_5_1_384_384_8_48_quantized_hidden_states_rsci_radr_d;
  output [8:0] attention_5_1_384_384_8_48_quantized_hidden_states_rsci_wadr_d;
  output [39:0] attention_5_1_384_384_8_48_q_proj_re_rsci_d_d;
  input [39:0] attention_5_1_384_384_8_48_q_proj_re_rsci_q_d;
  output [8:0] attention_5_1_384_384_8_48_q_proj_re_rsci_radr_d;
  output [8:0] attention_5_1_384_384_8_48_q_proj_re_rsci_wadr_d;
  output [39:0] attention_5_1_384_384_8_48_k_proj_re_rsci_d_d;
  input [39:0] attention_5_1_384_384_8_48_k_proj_re_rsci_q_d;
  output [8:0] attention_5_1_384_384_8_48_k_proj_re_rsci_radr_d;
  output [8:0] attention_5_1_384_384_8_48_k_proj_re_rsci_wadr_d;
  output [39:0] attention_5_1_384_384_8_48_v_proj_re_rsci_d_d;
  input [39:0] attention_5_1_384_384_8_48_v_proj_re_rsci_q_d;
  output [8:0] attention_5_1_384_384_8_48_v_proj_re_rsci_radr_d;
  output [8:0] attention_5_1_384_384_8_48_v_proj_re_rsci_wadr_d;
  input [39:0] attention_5_1_384_384_8_48_q_proj_rsci_q_d;
  output [8:0] attention_5_1_384_384_8_48_q_proj_rsci_radr_d;
  output [8:0] attention_5_1_384_384_8_48_q_proj_rsci_wadr_d;
  input [39:0] attention_5_1_384_384_8_48_k_proj_rsci_q_d;
  output [8:0] attention_5_1_384_384_8_48_k_proj_rsci_radr_d;
  output [8:0] attention_5_1_384_384_8_48_k_proj_rsci_wadr_d;
  input [39:0] attention_5_1_384_384_8_48_v_proj_rsci_q_d;
  output [8:0] attention_5_1_384_384_8_48_v_proj_rsci_radr_d;
  output [8:0] attention_5_1_384_384_8_48_v_proj_rsci_wadr_d;
  output [39:0] attention_5_1_384_384_8_48_q_embed_rsci_d_d;
  input [39:0] attention_5_1_384_384_8_48_q_embed_rsci_q_d;
  output [8:0] attention_5_1_384_384_8_48_q_embed_rsci_radr_d;
  output [8:0] attention_5_1_384_384_8_48_q_embed_rsci_wadr_d;
  output [39:0] attention_5_1_384_384_8_48_k_embed_rsci_d_d;
  input [39:0] attention_5_1_384_384_8_48_k_embed_rsci_q_d;
  output [8:0] attention_5_1_384_384_8_48_k_embed_rsci_radr_d;
  output [8:0] attention_5_1_384_384_8_48_k_embed_rsci_wadr_d;
  output [39:0] attention_5_1_384_384_8_48_k_cache_upd_rsci_d_d;
  output [11:0] attention_5_1_384_384_8_48_k_cache_upd_rsci_radr_d;
  output [11:0] attention_5_1_384_384_8_48_k_cache_upd_rsci_wadr_d;
  output [39:0] attention_5_1_384_384_8_48_v_cache_upd_rsci_d_d;
  input [39:0] attention_5_1_384_384_8_48_v_cache_upd_rsci_q_d;
  output [11:0] attention_5_1_384_384_8_48_v_cache_upd_rsci_radr_d;
  output [11:0] attention_5_1_384_384_8_48_v_cache_upd_rsci_wadr_d;
  input [39:0] attention_5_1_384_384_8_48_k_proj_transposed_rsci_q_d;
  output [11:0] attention_5_1_384_384_8_48_k_proj_transposed_rsci_radr_d;
  output [11:0] attention_5_1_384_384_8_48_k_proj_transposed_rsci_wadr_d;
  output [39:0] attention_5_1_384_384_8_48_attn_weights_rsci_d_d;
  input [39:0] attention_5_1_384_384_8_48_attn_weights_rsci_q_d;
  output [5:0] attention_5_1_384_384_8_48_attn_weights_rsci_radr_d;
  output [5:0] attention_5_1_384_384_8_48_attn_weights_rsci_wadr_d;
  output [39:0] attention_5_1_384_384_8_48_attn_output_rsci_d_d;
  input [39:0] attention_5_1_384_384_8_48_attn_output_rsci_q_d;
  output [8:0] attention_5_1_384_384_8_48_attn_output_rsci_radr_d;
  output [8:0] attention_5_1_384_384_8_48_attn_output_rsci_wadr_d;
  output [39:0] attention_5_1_384_384_8_48_attn_output_2D_rsci_d_d;
  input [39:0] attention_5_1_384_384_8_48_attn_output_2D_rsci_q_d;
  output [8:0] attention_5_1_384_384_8_48_attn_output_2D_rsci_radr_d;
  output [8:0] attention_5_1_384_384_8_48_attn_output_2D_rsci_wadr_d;
  output [7:0] attention_5_1_384_384_8_48_quantized_final_output_rsci_d_d;
  input [7:0] attention_5_1_384_384_8_48_quantized_final_output_rsci_q_d;
  output [8:0] attention_5_1_384_384_8_48_quantized_final_output_rsci_radr_d;
  output [8:0] attention_5_1_384_384_8_48_quantized_final_output_rsci_wadr_d;
  output [39:0] apply_rotary_pos_emb_1_8_48_rotated_q_rsci_d_d;
  input [39:0] apply_rotary_pos_emb_1_8_48_rotated_q_rsci_q_d;
  output [8:0] apply_rotary_pos_emb_1_8_48_rotated_q_rsci_radr_d;
  output [8:0] apply_rotary_pos_emb_1_8_48_rotated_q_rsci_wadr_d;
  output [39:0] apply_rotary_pos_emb_1_8_48_rotated_k_rsci_d_d;
  input [39:0] apply_rotary_pos_emb_1_8_48_rotated_k_rsci_q_d;
  output [8:0] apply_rotary_pos_emb_1_8_48_rotated_k_rsci_radr_d;
  output [8:0] apply_rotary_pos_emb_1_8_48_rotated_k_rsci_wadr_d;
  output [71:0] rms_norm_384_div_cmp_a;
  output [60:0] rms_norm_384_div_cmp_b;
  input [71:0] rms_norm_384_div_cmp_z;
  output input_rsci_re_d_pff;
  output input_rsci_we_d_pff;
  output output_rsci_re_d_pff;
  output output_rsci_we_d_pff;
  output attention_5_1_384_384_8_48_quantized_hidden_states_rsci_re_d_pff;
  output attention_5_1_384_384_8_48_quantized_hidden_states_rsci_we_d_pff;
  output attention_5_1_384_384_8_48_q_proj_re_rsci_re_d_pff;
  output attention_5_1_384_384_8_48_q_proj_re_rsci_we_d_pff;
  output attention_5_1_384_384_8_48_k_proj_re_rsci_we_d_pff;
  output attention_5_1_384_384_8_48_v_proj_re_rsci_re_d_pff;
  output attention_5_1_384_384_8_48_v_proj_re_rsci_we_d_pff;
  output attention_5_1_384_384_8_48_q_proj_rsci_re_d_pff;
  output attention_5_1_384_384_8_48_q_proj_rsci_we_d_pff;
  output attention_5_1_384_384_8_48_v_proj_rsci_re_d_pff;
  output attention_5_1_384_384_8_48_v_proj_rsci_we_d_pff;
  output attention_5_1_384_384_8_48_q_embed_rsci_re_d_pff;
  output attention_5_1_384_384_8_48_q_embed_rsci_we_d_pff;
  output attention_5_1_384_384_8_48_k_embed_rsci_re_d_pff;
  output attention_5_1_384_384_8_48_k_cache_upd_rsci_re_d_pff;
  output attention_5_1_384_384_8_48_k_cache_upd_rsci_we_d_pff;
  output attention_5_1_384_384_8_48_v_cache_upd_rsci_re_d_pff;
  output attention_5_1_384_384_8_48_k_proj_transposed_rsci_we_d_pff;
  output attention_5_1_384_384_8_48_attn_weights_rsci_re_d_pff;
  output attention_5_1_384_384_8_48_attn_weights_rsci_we_d_pff;
  output attention_5_1_384_384_8_48_attn_output_rsci_re_d_pff;
  output attention_5_1_384_384_8_48_attn_output_rsci_we_d_pff;
  output attention_5_1_384_384_8_48_attn_output_2D_rsci_re_d_pff;
  output attention_5_1_384_384_8_48_attn_output_2D_rsci_we_d_pff;
  output attention_5_1_384_384_8_48_quantized_final_output_rsci_re_d_pff;
  output attention_5_1_384_384_8_48_quantized_final_output_rsci_we_d_pff;
  output apply_rotary_pos_emb_1_8_48_rotated_q_rsci_re_d_pff;
  output apply_rotary_pos_emb_1_8_48_rotated_q_rsci_we_d_pff;


  // Interconnect Declarations
  wire core_wen1;
  wire strm_in_rsci_wen_comp;
  wire [29:0] strm_in_rsci_idat_mxwt;
  wire strm_out_rsci_wen_comp;
  wire input_rsc_clken_d_1;
  wire [55:0] SOFTMAX_LOOP_5_SOFTMAX_LOOP_5_div_1_cmp_z;
  wire [71:0] LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_div_1_cmp_z;
  wire [39:0] rms_norm_384_div_cmp_z_oreg;
  wire [39:0] operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z;
  reg [29:0] strm_out_rsci_idat_31_2;
  reg [39:0] LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_div_1_cmp_a_71_32;
  reg [29:0] operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_b_29_0;
  wire [8:0] fsm_output;
  wire [1:0] LINEAR_FORWARD_NO_MUL_LOOP_5_3_weight_val_mux_tmp;
  wire RMS_NORM_LOOP_2_2_and_2_tmp;
  wire LINEAR_FORWARD_NO_MUL_LOOP_5_LINEAR_FORWARD_NO_MUL_LOOP_5_and_1_tmp;
  wire [1:0] LINEAR_FORWARD_NO_MUL_LOOP_5_2_weight_val_mux_tmp;
  wire RMS_NORM_LOOP_2_and_2_tmp;
  wire nor_tmp;
  wire or_tmp_28;
  wire and_dcpl_7;
  wire and_dcpl_8;
  wire nor_tmp_11;
  wire or_tmp_62;
  wire or_tmp_63;
  wire and_dcpl_26;
  wire and_dcpl_27;
  wire and_dcpl_36;
  wire not_tmp_125;
  wire or_tmp_130;
  wire mux_tmp_220;
  wire or_tmp_178;
  wire and_dcpl_80;
  wire mux_tmp_241;
  wire and_dcpl_100;
  wire and_dcpl_101;
  wire and_dcpl_103;
  wire and_dcpl_104;
  wire and_dcpl_106;
  wire and_dcpl_107;
  wire and_dcpl_111;
  wire and_dcpl_112;
  wire and_dcpl_113;
  wire and_dcpl_114;
  wire and_dcpl_115;
  wire or_tmp_210;
  wire and_tmp_15;
  wire or_tmp_211;
  wire and_tmp_16;
  wire mux_tmp_266;
  wire and_dcpl_117;
  wire and_dcpl_118;
  wire and_dcpl_119;
  wire and_dcpl_120;
  wire and_dcpl_121;
  wire or_dcpl_85;
  wire or_dcpl_87;
  wire or_dcpl_88;
  wire or_dcpl_89;
  wire or_dcpl_90;
  wire or_dcpl_91;
  wire mux_tmp_283;
  wire and_dcpl_125;
  wire and_dcpl_126;
  wire and_dcpl_127;
  wire and_dcpl_128;
  wire and_dcpl_131;
  wire and_dcpl_134;
  wire and_dcpl_137;
  wire and_dcpl_138;
  wire and_dcpl_139;
  wire and_dcpl_140;
  wire and_dcpl_144;
  wire and_dcpl_145;
  wire and_dcpl_146;
  wire or_tmp_225;
  wire mux_tmp_298;
  wire and_dcpl_152;
  wire and_dcpl_154;
  wire and_dcpl_155;
  wire or_tmp_231;
  wire nor_tmp_79;
  wire or_tmp_233;
  wire mux_tmp_303;
  wire nand_tmp_14;
  wire mux_tmp_305;
  wire or_tmp_234;
  wire mux_tmp_306;
  wire mux_tmp_307;
  wire mux_tmp_308;
  wire and_dcpl_156;
  wire or_tmp_236;
  wire and_dcpl_157;
  wire and_dcpl_161;
  wire and_dcpl_162;
  wire and_dcpl_163;
  wire and_dcpl_165;
  wire and_dcpl_166;
  wire and_dcpl_168;
  wire mux_tmp_319;
  wire mux_tmp_320;
  wire and_dcpl_170;
  wire and_dcpl_171;
  wire and_dcpl_172;
  wire or_tmp_242;
  wire or_tmp_243;
  wire mux_tmp_323;
  wire or_tmp_244;
  wire and_dcpl_178;
  wire or_dcpl_96;
  wire mux_tmp_334;
  wire and_dcpl_181;
  wire and_dcpl_183;
  wire and_dcpl_185;
  wire and_dcpl_186;
  wire and_dcpl_190;
  wire and_dcpl_191;
  wire and_dcpl_192;
  wire and_dcpl_193;
  wire and_dcpl_198;
  wire and_dcpl_201;
  wire and_dcpl_204;
  wire and_dcpl_207;
  wire and_dcpl_209;
  wire and_dcpl_210;
  wire and_dcpl_211;
  wire and_dcpl_212;
  wire and_dcpl_213;
  wire and_dcpl_214;
  wire and_dcpl_216;
  wire and_dcpl_217;
  wire and_dcpl_222;
  wire or_tmp_265;
  wire and_dcpl_225;
  wire and_dcpl_227;
  wire and_dcpl_228;
  wire or_tmp_272;
  wire nor_tmp_90;
  wire and_dcpl_232;
  wire and_dcpl_233;
  wire and_dcpl_234;
  wire and_dcpl_239;
  wire and_dcpl_240;
  wire and_dcpl_241;
  wire and_dcpl_242;
  wire and_dcpl_243;
  wire and_dcpl_244;
  wire and_dcpl_245;
  wire and_dcpl_246;
  wire and_dcpl_248;
  wire and_dcpl_249;
  wire and_dcpl_250;
  wire and_dcpl_251;
  wire and_dcpl_255;
  wire and_dcpl_257;
  wire and_dcpl_258;
  wire and_dcpl_261;
  wire and_dcpl_267;
  wire and_dcpl_275;
  wire and_dcpl_283;
  wire and_dcpl_285;
  wire or_tmp_296;
  wire mux_tmp_359;
  wire or_tmp_299;
  wire and_dcpl_289;
  wire and_dcpl_290;
  wire and_dcpl_295;
  wire or_tmp_304;
  wire or_tmp_305;
  wire and_dcpl_298;
  wire and_dcpl_299;
  wire or_tmp_306;
  wire and_dcpl_303;
  wire or_tmp_310;
  wire and_dcpl_306;
  wire and_dcpl_310;
  wire mux_tmp_376;
  wire mux_tmp_377;
  wire mux_tmp_378;
  wire mux_tmp_379;
  wire and_dcpl_319;
  wire and_dcpl_320;
  wire mux_tmp_383;
  wire mux_tmp_385;
  wire and_dcpl_325;
  wire and_dcpl_331;
  wire and_dcpl_341;
  wire and_dcpl_343;
  wire or_tmp_350;
  wire mux_tmp_402;
  wire mux_tmp_404;
  wire mux_tmp_405;
  wire mux_tmp_408;
  wire or_tmp_353;
  wire mux_tmp_409;
  wire mux_tmp_410;
  wire mux_tmp_414;
  wire mux_tmp_416;
  wire mux_tmp_418;
  wire mux_tmp_422;
  wire and_dcpl_350;
  wire and_dcpl_351;
  wire and_dcpl_352;
  wire and_dcpl_354;
  wire and_dcpl_355;
  wire mux_tmp_448;
  wire and_dcpl_359;
  wire and_dcpl_360;
  wire not_tmp_307;
  wire and_dcpl_368;
  wire and_dcpl_369;
  wire or_tmp_422;
  wire mux_tmp_482;
  wire and_dcpl_374;
  wire and_dcpl_375;
  wire and_dcpl_378;
  wire and_dcpl_381;
  wire and_dcpl_382;
  wire and_dcpl_384;
  wire and_dcpl_386;
  wire xor_dcpl_7;
  wire or_dcpl_120;
  wire or_dcpl_121;
  wire and_dcpl_394;
  wire and_dcpl_395;
  wire and_dcpl_396;
  wire not_tmp_316;
  wire or_tmp_446;
  wire mux_tmp_505;
  wire or_tmp_449;
  wire mux_tmp_509;
  wire mux_tmp_512;
  wire mux_tmp_514;
  wire or_tmp_454;
  wire or_tmp_456;
  wire or_tmp_463;
  wire nor_tmp_118;
  wire and_dcpl_400;
  wire and_dcpl_403;
  wire and_dcpl_409;
  wire mux_tmp_547;
  wire mux_tmp_550;
  wire mux_tmp_552;
  wire and_dcpl_414;
  wire and_dcpl_417;
  wire or_tmp_529;
  wire mux_tmp_592;
  wire nor_tmp_128;
  wire and_dcpl_435;
  wire and_dcpl_443;
  wire and_dcpl_447;
  wire and_dcpl_448;
  wire or_dcpl_125;
  wire or_dcpl_127;
  wire or_dcpl_128;
  wire or_tmp_598;
  wire or_tmp_599;
  wire or_dcpl_130;
  wire or_dcpl_133;
  wire or_tmp_652;
  wire or_tmp_656;
  wire not_tmp_405;
  wire and_dcpl_458;
  wire and_dcpl_460;
  wire or_tmp_697;
  wire or_tmp_700;
  wire or_tmp_701;
  wire and_tmp_26;
  wire or_tmp_716;
  wire and_dcpl_468;
  wire and_dcpl_469;
  wire nor_tmp_174;
  wire or_tmp_768;
  wire or_tmp_776;
  wire not_tmp_447;
  wire mux_tmp_785;
  wire mux_tmp_786;
  wire or_tmp_792;
  wire nor_tmp_191;
  wire and_dcpl_484;
  wire or_tmp_831;
  wire mux_tmp_853;
  wire or_tmp_834;
  wire and_dcpl_487;
  wire or_tmp_835;
  wire nand_tmp_55;
  wire mux_tmp_861;
  wire and_dcpl_493;
  wire and_dcpl_506;
  wire or_dcpl_150;
  wire and_dcpl_513;
  wire and_dcpl_526;
  wire mux_tmp_928;
  wire mux_tmp_933;
  wire or_dcpl_154;
  wire or_dcpl_157;
  wire or_dcpl_158;
  wire or_dcpl_163;
  wire or_dcpl_170;
  wire mux_tmp_950;
  wire mux_tmp_952;
  wire mux_tmp_954;
  wire mux_tmp_955;
  wire LINEAR_FORWARD_NO_MUL_LOOP_5_1_LINEAR_FORWARD_NO_MUL_LOOP_5_1_and_3_cse;
  wire CACHE_UPDATE_LOOP_1_and_cse;
  reg CACHE_UPDATE_LOOP_3_CACHE_UPDATE_LOOP_3_nor_itm;
  reg INIT_2D_MEM_LOOP_2_3_INIT_2D_MEM_LOOP_2_3_nor_itm;
  reg QUANTIZE_ACTIVATION_LOOP_2_1_slc_40_1_svs;
  wire [31:0] rms_norm_384_1_val_acc_psp_sva_1;
  wire [33:0] nl_rms_norm_384_1_val_acc_psp_sva_1;
  wire [3:0] GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2;
  wire [4:0] nl_GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2;
  wire [3:0] APPLY_ROTARY_POS_EMB_LOOP_1_i_3_0_sva_2;
  wire [4:0] nl_APPLY_ROTARY_POS_EMB_LOOP_1_i_3_0_sva_2;
  reg APPLY_ROTARY_POS_EMB_LOOP_6_slc_APPLY_ROTARY_POS_EMB_LOOP_6_acc_2_itm;
  reg LINEAR_FORWARD_NO_MUL_LOOP_5_or_itm;
  reg QUANTIZE_ACTIVATION_LOOP_2_slc_40_1_svs;
  wire [31:0] rms_norm_384_val_acc_psp_sva_1;
  wire [33:0] nl_rms_norm_384_val_acc_psp_sva_1;
  reg [39:0] RMS_NORM_LOOP_2_slc_RMS_NORM_LOOP_2_mul_67_28_ncse_sva;
  reg exit_QUANTIZE_ACTIVATION_LOOP_2_1_sva_dfm;
  reg exit_QUANTIZE_ACTIVATION_LOOP_2_sva_dfm;
  reg [2:0] APPLY_ROTARY_POS_EMB_LOOP_1_i_3_0_sva_2_0;
  reg [1:0] LINEAR_FORWARD_NO_MUL_LOOP_5_weight_val_LINEAR_FORWARD_NO_MUL_LOOP_5_weight_val_slc_LINEAR_FORWARD_NO_MUL_LOOP_4_packed_val_LINEAR_FORWARD_NO_MUL_LOOP_5_weight_val_conc_1_1_1_0_svs;
  reg exit_APPLY_ROTARY_POS_EMB_LOOP_3_sva_dfm;
  reg [2:0] GEMM_3D_FLOAT_LOOP_4_1_l_2_0_sva;
  reg [39:0] RMS_NORM_LOOP_2_2_RMS_NORM_LOOP_2_2_slc_71_32_1_ncse_sva;
  reg QUANTIZE_ACTIVATION_LOOP_1_1_max_val_lpi_2_dfm_1_39;
  reg [38:0] QUANTIZE_ACTIVATION_LOOP_1_1_max_val_lpi_2_dfm_1_38_0;
  reg [52:0] RMS_NORM_LOOP_2_2_mul_1_itm;
  reg QUANTIZE_ACTIVATION_LOOP_1_max_val_lpi_2_dfm_1_39;
  reg [38:0] QUANTIZE_ACTIVATION_LOOP_1_max_val_lpi_2_dfm_1_38_0;
  reg [51:0] RMS_NORM_LOOP_2_mul_1_itm;
  reg [1:0] LINEAR_FORWARD_NO_MUL_LOOP_5_2_weight_val_LINEAR_FORWARD_NO_MUL_LOOP_5_2_weight_val_slc_LINEAR_FORWARD_NO_MUL_LOOP_4_2_packed_val_LINEAR_FORWARD_NO_MUL_LOOP_5_2_weight_val_conc_1_1_1_0_svs;
  wire and_191_ssc;
  wire and_192_ssc;
  reg [20:0] LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_div_1_cmp_b_59_39;
  reg [38:0] LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_div_1_cmp_b_38_0;
  wire and_168_ssc;
  wire nor_512_seb;
  reg operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_b_39;
  reg [8:0] operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_b_38_30;
  wire RMS_NORM_LOOP_2_2_and_ssc;
  reg RMS_NORM_LOOP_2_2_dfr_sva_9;
  reg [8:0] RMS_NORM_LOOP_2_2_dfr_sva_8_0;
  reg operator_40_24_true_AC_TRN_AC_WRAP_1_slc_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z_17_0_itm_17;
  wire [18:0] SF_LOOP_3_acc_17_sdt;
  wire [19:0] nl_SF_LOOP_3_acc_17_sdt;
  reg [9:0] SF_LOOP_3_acc_17_itm_18_9;
  reg [8:0] SF_LOOP_3_acc_17_itm_8_0;
  wire SF_LOOP_3_and_11_ssc;
  wire SF_LOOP_3_and_12_ssc;
  wire SF_LOOP_3_and_14_ssc;
  wire SF_LOOP_3_and_4_ssc;
  wire QUANTIZE_ACTIVATION_LOOP_1_max_val_and_cse;
  wire QUANTIZE_ACTIVATION_LOOP_1_1_max_val_and_cse;
  wire and_610_cse;
  wire or_272_cse;
  reg reg_strm_out_rsci_iswt0_cse;
  reg reg_strm_in_rsci_iswt0_cse;
  wire or_349_cse;
  wire and_706_cse;
  wire or_531_cse;
  wire or_550_cse;
  wire nand_181_cse;
  wire nor_360_cse;
  wire nor_412_cse;
  wire nor_413_cse;
  wire or_701_cse;
  wire or_318_cse;
  wire or_551_cse;
  wire or_1114_cse;
  wire and_745_cse;
  wire or_518_cse;
  wire nor_78_cse;
  wire or_814_cse;
  wire or_800_cse;
  wire or_798_cse;
  wire nor_444_cse;
  wire or_746_cse;
  wire and_732_cse;
  wire and_704_cse;
  wire LINEAR_FORWARD_NO_MUL_LOOP_4_2_packed_val_and_cse;
  wire and_729_cse;
  wire nor_143_cse;
  wire LINEAR_FORWARD_NO_MUL_LOOP_2_and_cse;
  wire or_44_cse;
  wire SF_LOOP_3_and_2_cse;
  reg [5:0] reg_operator_40_24_true_AC_TRN_AC_WRAP_acc_20_cse;
  wire [8:0] nl_reg_operator_40_24_true_AC_TRN_AC_WRAP_acc_20_cse;
  wire nand_170_cse;
  wire mux_883_cse;
  wire nor_387_cse;
  wire and_584_cse;
  wire or_831_cse;
  wire and_602_cse;
  wire mux_834_cse;
  wire or_197_cse;
  wire or_196_cse;
  wire or_319_cse;
  wire nor_226_cse;
  wire nor_252_cse;
  wire or_59_cse;
  wire nor_434_cse;
  wire and_582_cse;
  wire nor_456_cse;
  wire and_768_cse;
  wire nor_411_cse;
  wire and_73_cse;
  wire and_71_cse;
  wire nor_206_cse;
  wire nor_500_cse;
  wire or_173_cse;
  wire and_731_cse;
  wire or_213_cse;
  wire or_577_cse;
  wire or_722_cse;
  wire or_677_cse;
  wire or_471_cse;
  wire or_177_cse;
  wire nor_342_cse;
  wire nand_2_cse;
  wire or_194_cse;
  wire or_490_cse;
  wire nor_419_cse;
  wire nor_507_cse;
  wire GEMM_3D_FLOAT_LOOP_3_or_3_cse;
  wire or_314_ssc;
  reg reg_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_a_32_0_ftd;
  reg reg_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_a_32_0_ftd_1;
  reg [39:0] reg_rms_norm_384_div_cmp_a_ftd;
  reg [3:0] CACHE_UPDATE_LOOP_3_k_5_0_sva_1_5_2;
  reg [1:0] CACHE_UPDATE_LOOP_3_k_5_0_sva_1_1_0;
  reg [3:0] APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva_1_5_2;
  reg [1:0] APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva_1_1_0;
  wire RESHAPE_2D_TO_3D_LOOP_3_2_and_ssc;
  wire [19:0] SF_LOOP_3_acc_26_sdt;
  wire [20:0] nl_SF_LOOP_3_acc_26_sdt;
  wire SF_LOOP_3_and_ssc;
  wire or_529_cse;
  wire LINEAR_FORWARD_NO_MUL_LOOP_5_1_or_cse;
  wire nor_414_cse;
  wire nand_1_cse;
  wire and_743_cse;
  wire or_475_cse;
  wire and_707_cse;
  wire mux_158_cse;
  wire or_199_cse;
  wire RMS_NORM_LOOP_2_2_dfr_sva_mx0c0;
  wire mux_159_cse;
  wire RESHAPE_2D_TO_3D_LOOP_3_1_mux1h_9_rmff;
  wire RESHAPE_2D_TO_3D_LOOP_3_1_mux1h_7_rmff;
  wire APPLY_ROTARY_POS_EMB_LOOP_3_APPLY_ROTARY_POS_EMB_LOOP_3_mux_1_rmff;
  wire and_359_ssc;
  wire for_for_and_seb;
  wire and_350_ssc;
  wire INIT_2D_MEM_LOOP_2_3_nor_seb;
  wire and_328_ssc;
  wire INIT_2D_MEM_LOOP_2_and_3_seb;
  wire and_325_ssc;
  wire INIT_2D_MEM_LOOP_2_1_nor_seb;
  wire and_317_ssc;
  wire INIT_2D_MEM_LOOP_2_2_nor_seb;
  wire and_232_ssc;
  wire ATTN_2D_LOOP_3_and_seb;
  reg [8:0] INIT_2D_MEM_LOOP_2_2_acc_itm;
  wire [8:0] GEMM_3D_FLOAT_LOOP_4_acc_17_sdt_1;
  wire [9:0] nl_GEMM_3D_FLOAT_LOOP_4_acc_17_sdt_1;
  reg [2:0] GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2_0;
  reg [3:0] CACHE_UPDATE_LOOP_3_1_acc_18_psp_1;
  reg [2:0] RESHAPE_2D_TO_3D_LOOP_3_2_mux_3_itm_2_0;
  reg [3:0] CACHE_UPDATE_LOOP_3_acc_18_psp_1;
  reg [4:0] APPLY_ROTARY_POS_EMB_LOOP_3_acc_37_cse_sva;
  reg [2:0] CACHE_UPDATE_LOOP_3_qif_acc_3_psp;
  wire [3:0] RESHAPE_2D_TO_3D_LOOP_3_acc_11_psp_1_mx0w0;
  wire [4:0] nl_RESHAPE_2D_TO_3D_LOOP_3_acc_11_psp_1_mx0w0;
  reg [5:0] APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva;
  reg [3:0] RESHAPE_2D_TO_3D_LOOP_3_acc_11_psp_1;
  reg [3:0] LINEAR_FORWARD_NO_MUL_LOOP_4_ki_4_0_sva_3_0;
  reg [3:0] APPLY_ROTARY_POS_EMB_LOOP_6_acc_29_psp_4;
  reg [3:0] APPLY_ROTARY_POS_EMB_LOOP_6_acc_28_sdt;
  wire attention_5_1_384_384_8_48_attn_weights_rsci_radr_d_mx0c2;
  wire attention_5_1_384_384_8_48_attn_output_rsci_radr_d_mx0c1;
  reg [55:0] APPLY_ROTARY_POS_EMB_LOOP_6_mul_3_itm;
  reg [55:0] APPLY_ROTARY_POS_EMB_LOOP_6_mul_4_itm;
  wire signed [56:0] nl_APPLY_ROTARY_POS_EMB_LOOP_6_mul_4_itm;
  reg [55:0] APPLY_ROTARY_POS_EMB_LOOP_6_mul_8_itm;
  reg [55:0] APPLY_ROTARY_POS_EMB_LOOP_6_mul_9_itm;
  reg [39:0] CACHE_UPDATE_LOOP_3_qr_sva_1;
  reg [39:0] CACHE_UPDATE_LOOP_3_1_qr_sva_1;
  reg [39:0] GEMM_3D_FLOAT_LOOP_4_1_asn_itm;
  reg [37:0] SF_LOOP_3_acc_58_itm;
  wire [38:0] nl_SF_LOOP_3_acc_58_itm;
  reg [39:0] INIT_2D_MEM_LOOP_2_1_asn_psp;
  reg [39:0] INIT_2D_MEM_LOOP_2_2_asn_psp;
  wire and_197_itm;
  wire [16:0] APPLY_ROTARY_POS_EMB_LOOP_6_cosval_read_rom_cos_tab_rom_map_1_itm;
  wire and_392_itm;
  wire operator_40_24_true_AC_TRN_AC_WRAP_1_and_itm;
  wire [1:0] operator_40_24_true_AC_TRN_AC_WRAP_acc_66_itm;
  wire [2:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_66_itm;
  wire and_447_itm;
  wire and_448_itm;
  wire and_451_itm;
  wire and_452_itm;
  wire and_453_itm;
  wire [11:0] RMS_NORM_LOOP_2_read_rom_ln_weight_in_rom_map_1_itm;
  wire [16:0] APPLY_ROTARY_POS_EMB_LOOP_6_sinval_read_rom_sin_tab_rom_map_1_itm;
  wire [12:0] RMS_NORM_LOOP_2_2_read_rom_ln_weight_rom_map_1_itm;
  wire and_357_itm;
  wire and_475_itm;
  wire [7:0] LINEAR_FORWARD_NO_MUL_LOOP_4_2_packed_val_read_rom_v_weights_rom_map_1_itm;
  wire [7:0] LINEAR_FORWARD_NO_MUL_LOOP_4_1_packed_val_read_rom_k_weights_rom_map_1_itm;
  wire [7:0] LINEAR_FORWARD_NO_MUL_LOOP_4_packed_val_read_rom_q_weights_rom_map_1_itm;
  wire [4:0] SF_LOOP_3_acc_87_itm;
  wire [5:0] nl_SF_LOOP_3_acc_87_itm;
  wire and_564_itm;
  wire [39:0] CACHE_UPDATE_LOOP_3_qif_read_rom_k_cache_rom_map_1_itm;
  wire [39:0] CACHE_UPDATE_LOOP_3_1_qif_read_rom_v_cache_rom_map_1_itm;
  wire [7:0] LINEAR_FORWARD_NO_MUL_LOOP_4_3_packed_val_read_rom_o_weights_rom_map_1_itm;
  wire mux_290_itm;
  wire and_dcpl_549;
  wire and_dcpl_550;
  wire and_dcpl_551;
  wire and_dcpl_554;
  wire [17:0] z_out;
  wire signed [19:0] nl_z_out;
  wire and_dcpl_565;
  wire and_dcpl_566;
  wire and_dcpl_567;
  wire and_dcpl_568;
  wire and_dcpl_572;
  wire and_dcpl_576;
  wire and_dcpl_578;
  wire and_dcpl_583;
  wire and_dcpl_586;
  wire and_dcpl_588;
  wire and_dcpl_592;
  wire and_dcpl_596;
  wire and_dcpl_600;
  wire and_dcpl_603;
  wire and_dcpl_607;
  wire [60:0] z_out_1;
  wire signed [79:0] nl_z_out_1;
  wire and_dcpl_615;
  wire and_dcpl_622;
  wire [59:0] z_out_2;
  wire signed [60:0] nl_z_out_2;
  wire and_dcpl_641;
  wire [59:0] z_out_3;
  wire signed [60:0] nl_z_out_3;
  wire and_dcpl_650;
  wire and_dcpl_654;
  wire and_dcpl_658;
  wire [2:0] z_out_4;
  wire and_dcpl_669;
  wire and_dcpl_676;
  wire and_dcpl_683;
  wire and_dcpl_686;
  wire and_dcpl_687;
  wire and_dcpl_689;
  wire and_dcpl_692;
  wire and_dcpl_693;
  wire and_dcpl_694;
  wire and_dcpl_695;
  wire and_dcpl_699;
  wire [4:0] z_out_6;
  wire and_dcpl_705;
  wire and_dcpl_707;
  wire and_dcpl_712;
  wire and_dcpl_718;
  wire [4:0] z_out_7;
  wire [5:0] nl_z_out_7;
  wire [3:0] z_out_8;
  wire [4:0] nl_z_out_8;
  wire [2:0] z_out_9;
  wire [5:0] z_out_10;
  wire and_dcpl_786;
  wire and_dcpl_787;
  wire and_dcpl_788;
  wire and_dcpl_791;
  wire and_dcpl_795;
  wire and_dcpl_798;
  wire and_dcpl_800;
  wire [8:0] z_out_13;
  wire [9:0] nl_z_out_13;
  wire and_dcpl_826;
  wire [8:0] z_out_14;
  wire [9:0] nl_z_out_14;
  wire [8:0] z_out_15;
  wire [9:0] nl_z_out_15;
  wire and_dcpl_863;
  wire [71:0] z_out_17;
  wire signed [92:0] nl_z_out_17;
  wire and_dcpl_879;
  wire [5:0] z_out_19;
  wire [6:0] nl_z_out_19;
  wire and_dcpl_893;
  wire and_dcpl_894;
  wire and_dcpl_898;
  wire and_dcpl_901;
  wire and_dcpl_907;
  wire and_dcpl_908;
  wire and_dcpl_911;
  wire and_dcpl_918;
  wire and_dcpl_921;
  wire [39:0] z_out_20;
  wire and_dcpl_935;
  wire [16:0] z_out_21;
  wire [17:0] nl_z_out_21;
  wire and_dcpl_949;
  wire [23:0] z_out_22;
  wire [24:0] nl_z_out_22;
  wire and_dcpl_963;
  wire [17:0] z_out_23;
  wire [55:0] z_out_25;
  wire signed [56:0] nl_z_out_25;
  wire and_dcpl_1003;
  wire [55:0] z_out_26;
  wire signed [56:0] nl_z_out_26;
  wire [55:0] z_out_27;
  wire signed [56:0] nl_z_out_27;
  wire not_tmp_775;
  wire or_tmp_962;
  wire and_dcpl_1051;
  wire and_dcpl_1056;
  wire and_dcpl_1069;
  wire and_dcpl_1077;
  wire [3:0] z_out_31;
  wire [4:0] nl_z_out_31;
  wire and_dcpl_1083;
  wire [3:0] z_out_32;
  wire [4:0] nl_z_out_32;
  wire [3:0] z_out_33;
  wire [4:0] nl_z_out_33;
  wire [3:0] z_out_35;
  wire [4:0] nl_z_out_35;
  wire [3:0] z_out_37;
  wire [4:0] nl_z_out_37;
  wire [3:0] z_out_38;
  wire [4:0] nl_z_out_38;
  reg [30:0] attention_abs_qif_acc_pmx_lpi_1_dfm;
  reg [39:0] attention_abs_3_qr_sva;
  reg [7:0] LINEAR_FORWARD_NO_MUL_LOOP_4_packed_val_sva;
  reg [7:0] LINEAR_FORWARD_NO_MUL_LOOP_4_1_packed_val_sva;
  reg [7:0] LINEAR_FORWARD_NO_MUL_LOOP_4_2_packed_val_sva;
  reg [21:0] SF_LOOP_3_acc_5_psp_sva;
  wire [22:0] nl_SF_LOOP_3_acc_5_psp_sva;
  reg [39:0] softmax_1_8_6_sum_sva_1;
  wire [40:0] nl_softmax_1_8_6_sum_sva_1;
  reg [30:0] attention_abs_4_qif_acc_pmx_lpi_1_dfm;
  reg [39:0] attention_abs_7_qr_sva;
  reg [39:0] QUANTIZE_ACTIVATION_LOOP_1_1_scale_sva;
  reg [7:0] LINEAR_FORWARD_NO_MUL_LOOP_4_3_packed_val_sva;
  reg [39:0] RMS_NORM_LOOP_1_1_slc_RMS_NORM_LOOP_1_1_RMS_NORM_LOOP_1_1_mul_55_16_itm;
  reg [59:0] LINEAR_FORWARD_NO_MUL_LOOP_2_mul_1_itm;
  reg [60:0] LINEAR_FORWARD_NO_MUL_LOOP_2_1_mul_1_itm;
  reg [59:0] LINEAR_FORWARD_NO_MUL_LOOP_2_2_mul_1_itm;
  reg [18:0] SF_LOOP_3_acc_16_itm;
  wire [19:0] nl_SF_LOOP_3_acc_16_itm;
  reg [18:0] SF_LOOP_3_acc_15_itm;
  wire [19:0] nl_SF_LOOP_3_acc_15_itm;
  reg [18:0] SF_LOOP_3_mul_17_itm;
  reg [19:0] SF_LOOP_3_acc_28_itm;
  wire [21:0] nl_SF_LOOP_3_acc_28_itm;
  reg [17:0] SF_LOOP_3_acc_35_itm;
  wire [18:0] nl_SF_LOOP_3_acc_35_itm;
  reg [30:0] SF_LOOP_3_mul_6_itm;
  reg [9:0] SF_LOOP_3_mul_7_itm;
  reg [6:0] SF_LOOP_3_acc_39_itm;
  wire [8:0] nl_SF_LOOP_3_acc_39_itm;
  reg [10:0] SF_LOOP_3_acc_40_itm;
  wire [12:0] nl_SF_LOOP_3_acc_40_itm;
  reg [18:0] SF_LOOP_3_acc_46_itm;
  wire [19:0] nl_SF_LOOP_3_acc_46_itm;
  reg [25:0] SF_LOOP_3_acc_50_itm;
  wire [26:0] nl_SF_LOOP_3_acc_50_itm;
  reg [31:0] SF_LOOP_3_acc_54_itm;
  wire [32:0] nl_SF_LOOP_3_acc_54_itm;
  reg [59:0] LINEAR_FORWARD_NO_MUL_LOOP_2_3_mul_1_itm;
  reg [8:0] operator_40_24_true_AC_TRN_AC_WRAP_acc_30_itm;
  wire [10:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_30_itm;
  reg [16:0] operator_40_24_true_AC_TRN_AC_WRAP_acc_38_itm;
  wire [17:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_38_itm;
  reg [24:0] operator_40_24_true_AC_TRN_AC_WRAP_acc_46_itm;
  wire [25:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_46_itm;
  reg [30:0] operator_40_24_true_AC_TRN_AC_WRAP_acc_52_itm;
  wire [31:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_52_itm;
  reg [7:0] operator_40_24_true_AC_TRN_AC_WRAP_acc_29_itm;
  wire [9:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_29_itm;
  reg operator_40_24_true_AC_TRN_AC_WRAP_and_1_itm;
  reg [15:0] operator_40_24_true_AC_TRN_AC_WRAP_acc_37_itm;
  wire [16:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_37_itm;
  reg [23:0] operator_40_24_true_AC_TRN_AC_WRAP_acc_45_itm;
  wire [24:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_45_itm;
  reg [29:0] operator_40_24_true_AC_TRN_AC_WRAP_acc_51_itm;
  wire [30:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_51_itm;
  reg [8:0] operator_40_24_true_AC_TRN_AC_WRAP_2_acc_30_itm;
  wire [10:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_30_itm;
  reg [16:0] operator_40_24_true_AC_TRN_AC_WRAP_2_acc_38_itm;
  wire [17:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_38_itm;
  reg [24:0] operator_40_24_true_AC_TRN_AC_WRAP_2_acc_46_itm;
  wire [25:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_46_itm;
  reg [30:0] operator_40_24_true_AC_TRN_AC_WRAP_2_acc_52_itm;
  wire [31:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_52_itm;
  reg [7:0] operator_40_24_true_AC_TRN_AC_WRAP_2_acc_29_itm;
  wire [9:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_29_itm;
  reg [15:0] operator_40_24_true_AC_TRN_AC_WRAP_2_acc_37_itm;
  wire [16:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_37_itm;
  reg [23:0] operator_40_24_true_AC_TRN_AC_WRAP_2_acc_45_itm;
  wire [24:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_45_itm;
  reg [29:0] operator_40_24_true_AC_TRN_AC_WRAP_2_acc_51_itm;
  wire [30:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_51_itm;
  reg QUANTIZE_ACTIVATION_LOOP_1_max_val_lpi_2_39;
  reg [38:0] QUANTIZE_ACTIVATION_LOOP_1_max_val_lpi_2_38_0;
  reg QUANTIZE_ACTIVATION_LOOP_1_1_max_val_lpi_2_39;
  reg [38:0] QUANTIZE_ACTIVATION_LOOP_1_1_max_val_lpi_2_38_0;
  reg [29:0] for_for_strm_in_tmp_sva_31_2;
  reg [29:0] compute_sqrt_guess_sva_29_0;
  reg [29:0] compute_sqrt_1_guess_sva_29_0;
  reg [3:0] SF_LOOP_3_acc_93_psp;
  wire [4:0] nl_SF_LOOP_3_acc_93_psp;
  reg [10:0] SF_LOOP_3_acc_96_psp;
  wire [11:0] nl_SF_LOOP_3_acc_96_psp;
  reg [19:0] SF_LOOP_3_acc_30_psp;
  wire [20:0] nl_SF_LOOP_3_acc_30_psp;
  wire QUANTIZE_ACTIVATION_LOOP_1_max_val_lpi_2_39_mx0w2;
  wire [38:0] QUANTIZE_ACTIVATION_LOOP_1_max_val_lpi_2_38_0_mx0w2;
  wire QUANTIZE_ACTIVATION_LOOP_1_1_max_val_lpi_2_39_mx0w2;
  wire [38:0] QUANTIZE_ACTIVATION_LOOP_1_1_max_val_lpi_2_38_0_mx0w2;
  wire [8:0] TRANSPOSE_LAST_TWO_DIMS_LOOP_3_acc_17_sdt_mx0w5;
  wire [9:0] nl_TRANSPOSE_LAST_TWO_DIMS_LOOP_3_acc_17_sdt_mx0w5;
  wire CACHE_UPDATE_LOOP_3_CACHE_UPDATE_LOOP_3_nor_itm_mx0c6;
  wire [2:0] operator_40_24_true_AC_TRN_AC_WRAP_acc_3_psp_sva_1;
  wire [4:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_3_psp_sva_1;
  wire [30:0] attention_abs_qif_acc_pmx_lpi_1_dfm_mx0w0;
  wire [31:0] nl_attention_abs_qif_acc_pmx_lpi_1_dfm_mx0w0;
  wire RMS_NORM_LOOP_2_2_dfr_sva_mx0c2;
  wire RMS_NORM_LOOP_2_2_dfr_sva_mx0c3;
  wire APPLY_ROTARY_POS_EMB_LOOP_6_slc_APPLY_ROTARY_POS_EMB_LOOP_6_acc_2_itm_mx0c1;
  wire APPLY_ROTARY_POS_EMB_LOOP_6_slc_APPLY_ROTARY_POS_EMB_LOOP_6_acc_2_itm_mx0c2;
  wire APPLY_ROTARY_POS_EMB_LOOP_6_slc_APPLY_ROTARY_POS_EMB_LOOP_6_acc_2_itm_mx0c4;
  wire APPLY_ROTARY_POS_EMB_LOOP_6_slc_APPLY_ROTARY_POS_EMB_LOOP_6_acc_2_itm_mx0c6;
  wire exit_QUANTIZE_ACTIVATION_LOOP_2_1_sva_dfm_mx0w0;
  wire [39:0] attention_abs_2_mux_2;
  wire [40:0] nl_attention_abs_2_mux_2;
  wire [39:0] attention_abs_1_qr_sva_1;
  wire [40:0] nl_attention_abs_1_qr_sva_1;
  wire RMS_NORM_LOOP_2_and_4_ssc_1;
  wire RMS_NORM_LOOP_2_and_1_ssc_1;
  wire RMS_NORM_LOOP_2_and_6_ssc_1;
  wire RMS_NORM_LOOP_2_RMS_NORM_LOOP_2_nor_ssc_1;
  wire RMS_NORM_LOOP_2_and_5_ssc_1;
  wire [2:0] LINEAR_FORWARD_NO_MUL_LOOP_3_2_ko_2_0_sva_1_mx0w2;
  wire [3:0] nl_LINEAR_FORWARD_NO_MUL_LOOP_3_2_ko_2_0_sva_1_mx0w2;
  wire [2:0] QUANTIZE_ACTIVATION_LOOP_3_jo_2_0_sva_3;
  wire [3:0] nl_QUANTIZE_ACTIVATION_LOOP_3_jo_2_0_sva_3;
  wire [5:0] RESHAPE_2D_TO_3D_LOOP_3_1_k_5_0_sva_2;
  wire [6:0] nl_RESHAPE_2D_TO_3D_LOOP_3_1_k_5_0_sva_2;
  wire [2:0] SF_LOOP_3_acc_61_cse_mx0w4;
  wire [3:0] nl_SF_LOOP_3_acc_61_cse_mx0w4;
  wire GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2_0_mx0c0;
  wire GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2_0_mx0c1;
  wire GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2_0_mx0c2;
  wire GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2_0_mx0c3;
  wire [2:0] LINEAR_FORWARD_NO_MUL_LOOP_3_ko_2_0_sva_2;
  wire [3:0] nl_LINEAR_FORWARD_NO_MUL_LOOP_3_ko_2_0_sva_2;
  wire CACHE_UPDATE_LOOP_2_1_j_2_0_sva_mx0c0;
  wire CACHE_UPDATE_LOOP_2_1_j_2_0_sva_mx0c1;
  wire CACHE_UPDATE_LOOP_2_1_j_2_0_sva_mx0c3;
  wire CACHE_UPDATE_LOOP_2_1_j_2_0_sva_mx0c5;
  wire [2:0] APPLY_ROTARY_POS_EMB_LOOP_3_acc_30_psp_sva_1;
  wire [3:0] nl_APPLY_ROTARY_POS_EMB_LOOP_3_acc_30_psp_sva_1;
  wire [3:0] SF_LOOP_3_acc_63_cse_mx0w6;
  wire [4:0] nl_SF_LOOP_3_acc_63_cse_mx0w6;
  wire APPLY_ROTARY_POS_EMB_LOOP_3_acc_36_cse_sva_mx0c0;
  wire [5:0] RESHAPE_2D_TO_3D_LOOP_3_k_5_0_sva_2;
  wire [6:0] nl_RESHAPE_2D_TO_3D_LOOP_3_k_5_0_sva_2;
  wire [4:0] APPLY_ROTARY_POS_EMB_LOOP_3_k_4_0_sva_2;
  wire [5:0] nl_APPLY_ROTARY_POS_EMB_LOOP_3_k_4_0_sva_2;
  wire LINEAR_FORWARD_NO_MUL_LOOP_5_or_itm_mx0c1;
  wire LINEAR_FORWARD_NO_MUL_LOOP_5_2_LINEAR_FORWARD_NO_MUL_LOOP_5_2_and_1_cse_1;
  wire [4:0] LINEAR_FORWARD_NO_MUL_LOOP_4_ki_4_0_sva_2;
  wire [5:0] nl_LINEAR_FORWARD_NO_MUL_LOOP_4_ki_4_0_sva_2;
  wire [4:0] LINEAR_FORWARD_NO_MUL_LOOP_4_2_ki_4_0_sva_2;
  wire [5:0] nl_LINEAR_FORWARD_NO_MUL_LOOP_4_2_ki_4_0_sva_2;
  wire [5:0] CACHE_UPDATE_LOOP_3_qif_acc_5_sdt_1;
  wire [6:0] nl_CACHE_UPDATE_LOOP_3_qif_acc_5_sdt_1;
  wire [5:0] CACHE_UPDATE_LOOP_3_1_qif_acc_5_sdt_1;
  wire [6:0] nl_CACHE_UPDATE_LOOP_3_1_qif_acc_5_sdt_1;
  wire [1:0] SF_LOOP_3_acc_64_ncse_1;
  wire [2:0] nl_SF_LOOP_3_acc_64_ncse_1;
  wire [17:0] SF_LOOP_3_acc_11_itm_1;
  wire [18:0] nl_SF_LOOP_3_acc_11_itm_1;
  wire [16:0] SF_LOOP_3_mul_15_itm_1;
  wire [17:0] nl_SF_LOOP_3_mul_15_itm_1;
  wire [18:0] SF_LOOP_3_acc_6_psp_sva_1;
  wire [19:0] nl_SF_LOOP_3_acc_6_psp_sva_1;
  wire [17:0] SF_LOOP_3_acc_7_psp_sva_1;
  wire [18:0] nl_SF_LOOP_3_acc_7_psp_sva_1;
  wire [2:0] operator_40_24_true_AC_TRN_AC_WRAP_2_acc_3_psp_sva_1;
  wire [4:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_3_psp_sva_1;
  wire [30:0] attention_abs_4_qif_acc_pmx_lpi_1_dfm_mx0w0;
  wire [31:0] nl_attention_abs_4_qif_acc_pmx_lpi_1_dfm_mx0w0;
  wire [39:0] attention_abs_6_mux_2;
  wire [40:0] nl_attention_abs_6_mux_2;
  wire [39:0] attention_abs_5_qr_sva_1;
  wire [40:0] nl_attention_abs_5_qr_sva_1;
  wire RMS_NORM_LOOP_2_2_and_4_ssc_1;
  wire RMS_NORM_LOOP_2_2_and_1_ssc_1;
  wire RMS_NORM_LOOP_2_2_and_6_ssc_1;
  wire RMS_NORM_LOOP_2_2_RMS_NORM_LOOP_2_2_nor_ssc_1;
  wire RMS_NORM_LOOP_2_2_and_5_ssc_1;
  wire INIT_2D_MEM_LOOP_2_3_INIT_2D_MEM_LOOP_2_3_nor_itm_1;
  reg [1:0] SF_LOOP_3_acc_6_psp_sva_18_17;
  reg [2:0] SF_LOOP_3_acc_11_itm_17_15;
  reg [13:0] SF_LOOP_3_acc_11_itm_13_0;
  reg [1:0] SF_LOOP_3_mul_12_itm_16_15;
  reg [3:0] SF_LOOP_3_mul_12_itm_3_0;
  reg [6:0] SF_LOOP_3_mul_15_itm_16_10;
  reg [6:0] SF_LOOP_3_mul_15_itm_6_0;
  reg [1:0] SF_LOOP_3_mul_19_itm_12_11;
  reg [5:0] SF_LOOP_3_mul_19_itm_9_4;
  wire [29:0] attention_abs_qif_acc_pmx_lpi_1_dfm_mx1_30_1;
  wire attention_max_attn_fixed_t_attention_max_attn_fixed_t_and_mut_mx0w2_39;
  wire [38:0] attention_max_attn_fixed_t_attention_max_attn_fixed_t_and_mut_mx0w2_38_0;
  wire attention_max_attn_fixed_t_1_conc_psp_mx0w11_39;
  wire [38:0] attention_max_attn_fixed_t_1_conc_psp_mx0w11_38_0;
  wire [4:0] APPLY_ROTARY_POS_EMB_LOOP_6_cosval_APPLY_ROTARY_POS_EMB_LOOP_6_cosval_conc_2_9_5;
  wire [5:0] nl_APPLY_ROTARY_POS_EMB_LOOP_6_cosval_APPLY_ROTARY_POS_EMB_LOOP_6_cosval_conc_2_9_5;
  wire [29:0] attention_abs_4_qif_acc_pmx_lpi_1_dfm_mx1_30_1;
  wire [8:0] LINEAR_FORWARD_NO_MUL_LOOP_4_1_packed_val_LINEAR_FORWARD_NO_MUL_LOOP_4_1_packed_val_LINEAR_FORWARD_NO_MUL_LOOP_4_1_packed_val_conc_2_15_7;
  wire [9:0] nl_LINEAR_FORWARD_NO_MUL_LOOP_4_1_packed_val_LINEAR_FORWARD_NO_MUL_LOOP_4_1_packed_val_LINEAR_FORWARD_NO_MUL_LOOP_4_1_packed_val_conc_2_15_7;
  reg [1:0] SF_LOOP_3_mul_sdt_sva_35_34;
  reg [15:0] SF_LOOP_3_mul_sdt_sva_32_17;
  reg [15:0] SF_LOOP_3_mul_sdt_sva_15_0;
  reg [1:0] SF_LOOP_3_mul_itm_10_9;
  reg [7:0] SF_LOOP_3_mul_itm_7_0;
  reg [1:0] SF_LOOP_3_mul_1_itm_12_11;
  reg [9:0] SF_LOOP_3_mul_1_itm_9_0;
  reg [1:0] SF_LOOP_3_mul_2_itm_18_17;
  reg [15:0] SF_LOOP_3_mul_2_itm_15_0;
  reg [1:0] SF_LOOP_3_mul_3_itm_21_20;
  reg [15:0] SF_LOOP_3_mul_3_itm_18_3;
  reg [1:0] SF_LOOP_3_mul_3_itm_1_0;
  reg [1:0] SF_LOOP_3_mul_4_itm_23_22;
  reg [15:0] SF_LOOP_3_mul_4_itm_20_5;
  reg [3:0] SF_LOOP_3_mul_4_itm_3_0;
  reg [1:0] SF_LOOP_3_mul_5_itm_31_30;
  reg [15:0] SF_LOOP_3_mul_5_itm_28_13;
  reg [11:0] SF_LOOP_3_mul_5_itm_11_0;
  reg [1:0] RESHAPE_2D_TO_3D_LOOP_3_2_mux_3_itm_4_3;
  reg [10:0] SF_LOOP_3_acc_26_itm_19_9;
  reg [8:0] SF_LOOP_3_acc_26_itm_8_0;
  wire [19:0] operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_conc_2_itm_19_0;
  wire RMS_NORM_LOOP_1_1_or_ssc;
  reg reg_rms_norm_384_div_cmp_b_ftd_1;
  wire operator_40_24_true_AC_TRN_AC_WRAP_1_and_2_ssc;
  reg [7:0] reg_operator_40_24_true_AC_TRN_AC_WRAP_1_slc_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z_17_0_1_ftd;
  reg [8:0] reg_operator_40_24_true_AC_TRN_AC_WRAP_1_slc_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z_17_0_1_ftd_1;
  wire GEMM_3D_FLOAT_LOOP_3_and_ssc;
  reg reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd;
  reg [38:0] reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1;
  reg [3:0] reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd;
  reg [2:0] reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_1;
  reg [3:0] reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_2;
  reg reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_3;
  reg [2:0] reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_4;
  reg [8:0] reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_5;
  wire APPLY_ROTARY_POS_EMB_LOOP_3_and_ssc;
  reg [2:0] reg_APPLY_ROTARY_POS_EMB_LOOP_3_acc_36_ftd;
  wire operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_or_3_cse;
  wire operator_40_24_true_AC_TRN_AC_WRAP_operator_40_24_true_AC_TRN_AC_WRAP_nand_cse;
  wire nor_cse;
  wire compute_sqrt_for_or_2_cse;
  wire or_544_cse;
  wire nor_562_cse;
  wire and_1258_cse;
  wire nand_216_cse;
  wire nor_470_cse;
  wire nor_571_cse;
  wire mux_988_cse;
  wire nor_573_cse;
  wire xor_6_cse;
  wire compute_sqrt_for_guess_inv_or_cse;
  wire LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_or_cse;
  wire and_193_ssc;
  wire and_194_ssc;
  reg SOFTMAX_LOOP_5_SOFTMAX_LOOP_5_div_1_cmp_b_39;
  reg [38:0] SOFTMAX_LOOP_5_SOFTMAX_LOOP_5_div_1_cmp_b_38_0;
  wire and_184_ssc;
  wire and_186_ssc;
  reg SOFTMAX_LOOP_5_SOFTMAX_LOOP_5_div_1_cmp_a_55;
  reg [38:0] SOFTMAX_LOOP_5_SOFTMAX_LOOP_5_div_1_cmp_a_54_16;
  wire [2:0] RESHAPE_2D_TO_3D_LOOP_3_1_mux1h_4_rmff_3_1;
  wire RESHAPE_2D_TO_3D_LOOP_3_1_mux1h_4_rmff_0;
  wire [2:0] APPLY_ROTARY_POS_EMB_LOOP_3_APPLY_ROTARY_POS_EMB_LOOP_3_mux_rmff_4_2;
  reg [21:0] reg_rms_norm_384_div_cmp_b_ftd_59_38;
  reg [37:0] reg_rms_norm_384_div_cmp_b_ftd_37_0;
  wire and_841_cse;
  wire and_1280_cse;
  wire and_1019_cse;
  wire operator_40_24_true_AC_TRN_AC_WRAP_8_true_2_or_cse;
  wire mux_973_cse;
  wire and_1285_cse;
  wire and_1288_cse;
  wire APPLY_ROTARY_POS_EMB_LOOP_6_nor_cse;
  wire [3:0] APPLY_ROTARY_POS_EMB_LOOP_3_mux1h_7_itm_4_1;
  wire [4:0] nl_APPLY_ROTARY_POS_EMB_LOOP_3_mux1h_7_itm_4_1;
  wire APPLY_ROTARY_POS_EMB_LOOP_3_or_2_cse;
  reg [4:0] operator_80_48_true_AC_TRN_AC_WRAP_operator_80_48_true_AC_TRN_AC_WRAP_slc_SOFTMAX_LOOP_4_sqr_56_1_itm_slc;
  reg [2:0] SF_LOOP_3_mul_12_itm_12_9_slc;
  reg [3:0] reg_attention_round_a_cse_slc;
  wire [5:0] SF_LOOP_3_acc_88_itm;
  wire [6:0] nl_SF_LOOP_3_acc_88_itm;
  wire and_548_itm;
  wire and_554_itm;
  wire nor_529_itm;
  wire and_558_itm;
  wire and_561_itm;
  wire CACHE_UPDATE_LOOP_3_k_nand_1_itm;
  wire compute_sqrt_for_guess_inv_or_2_itm;
  wire compute_sqrt_for_guess_inv_or_4_itm;
  wire compute_sqrt_for_guess_inv_or_3_itm;
  wire RMS_NORM_LOOP_1_1_or_1_itm;
  wire [39:0] compute_sqrt_1_for_acc_1_itm_40_1_1;
  wire QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_acc_itm_25_1;
  wire QUANTIZE_ACTIVATION_LOOP_5_quantized_value_clamped_acc_itm_25_1;
  wire [39:0] compute_sqrt_for_acc_1_itm_40_1_1;
  wire attention_max_attn_fixed_t_acc_itm_40_1;
  wire attention_max_attn_fixed_t_1_acc_itm_40_1;
  wire RMS_NORM_LOOP_1_1_acc_3_itm_2_1;
  wire SOFTMAX_LOOP_3_acc_3_itm_40_1;
  wire operator_40_24_true_AC_TRN_AC_WRAP_or_2_cse_1;
  wire CACHE_UPDATE_LOOP_2_1_j_and_ssc;
  reg [1:0] reg_CACHE_UPDATE_LOOP_2_1_j_2_0_ftd;
  reg reg_CACHE_UPDATE_LOOP_2_1_j_2_0_ftd_1;
  reg reg_APPLY_ROTARY_POS_EMB_LOOP_3_acc_36_1_ftd;
  reg reg_APPLY_ROTARY_POS_EMB_LOOP_3_acc_36_1_ftd_1;
  wire CACHE_UPDATE_LOOP_3_k_and_ssc;
  reg reg_CACHE_UPDATE_LOOP_3_k_5_0_1_ftd;
  wire compute_sqrt_for_guess_inv_nor_seb;
  wire APPLY_ROTARY_POS_EMB_LOOP_6_k_and_3_cse;
  wire CACHE_UPDATE_LOOP_3_k_and_1_cse;
  reg [1:0] reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_1;
  wire APPLY_ROTARY_POS_EMB_LOOP_3_APPLY_ROTARY_POS_EMB_LOOP_3_mux_rmff_1;
  wire APPLY_ROTARY_POS_EMB_LOOP_3_APPLY_ROTARY_POS_EMB_LOOP_3_mux_rmff_0;
  wire nor_527_seb;
  reg [1:0] reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_2_1;
  reg reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_0;
  wire or_1134_ssc;
  wire RESHAPE_2D_TO_3D_LOOP_3_1_mux1h_8_rmff_2;
  wire [1:0] RESHAPE_2D_TO_3D_LOOP_3_1_mux1h_8_rmff_1_0;
  wire [1:0] z_out_5_1_0;
  wire [4:0] z_out_11_4_0;
  wire [5:0] nl_z_out_11_4_0;
  wire [23:0] z_out_12_23_0;
  wire [24:0] nl_z_out_12_23_0;
  wire [51:0] z_out_18_67_16;
  wire z_out_28_2;
  wire z_out_29_2;
  wire z_out_30_2;
  wire [2:0] z_out_34_2_0;
  wire [3:0] nl_z_out_34_2_0;
  wire [2:0] z_out_36_2_0;
  wire [3:0] nl_z_out_36_2_0;
  wire and_1347_cse;
  wire mux_1008_cse;
  wire or_1239_tmp;
  wire LINEAR_FORWARD_NO_MUL_LOOP_5_2_mux1h_1_tmp;

  wire mux_265_nl;
  wire or_1088_nl;
  wire nand_142_nl;
  wire mux_275_nl;
  wire mux_274_nl;
  wire mux_273_nl;
  wire mux_272_nl;
  wire mux_271_nl;
  wire mux_270_nl;
  wire mux_269_nl;
  wire mux_268_nl;
  wire mux_267_nl;
  wire mux_289_nl;
  wire mux_288_nl;
  wire mux_287_nl;
  wire or_313_nl;
  wire mux_286_nl;
  wire mux_285_nl;
  wire mux_284_nl;
  wire mux_282_nl;
  wire or_310_nl;
  wire and_149_nl;
  wire compute_sqrt_guess_and_1_nl;
  wire and_164_nl;
  wire compute_sqrt_guess_and_3_nl;
  wire mux_302_nl;
  wire mux_301_nl;
  wire mux_300_nl;
  wire or_323_nl;
  wire mux_299_nl;
  wire mux_296_nl;
  wire mux_295_nl;
  wire mux_294_nl;
  wire mux_293_nl;
  wire mux_292_nl;
  wire or_316_nl;
  wire operator_40_24_true_AC_TRN_AC_WRAP_mux1h_nl;
  wire[8:0] operator_40_24_true_AC_TRN_AC_WRAP_mux1h_2_nl;
  wire mux_312_nl;
  wire or_1091_nl;
  wire mux_311_nl;
  wire nand_15_nl;
  wire mux_310_nl;
  wire nor_309_nl;
  wire nor_310_nl;
  wire or_333_nl;
  wire and_176_nl;
  wire and_177_nl;
  wire mux_315_nl;
  wire mux_314_nl;
  wire mux_313_nl;
  wire mux_317_nl;
  wire mux_321_nl;
  wire GEMM_3D_FLOAT_LOOP_3_mux_nl;
  wire and_181_nl;
  wire mux_328_nl;
  wire mux_327_nl;
  wire mux_326_nl;
  wire nand_156_nl;
  wire mux_325_nl;
  wire mux_324_nl;
  wire mux_329_nl;
  wire mux_330_nl;
  wire mux_331_nl;
  wire mux_333_nl;
  wire mux_332_nl;
  wire mux_335_nl;
  wire rms_norm_384_mux1h_7_nl;
  wire and_201_nl;
  wire mux_336_nl;
  wire or_166_nl;
  wire mux_343_nl;
  wire nor_317_nl;
  wire mux_342_nl;
  wire or_365_nl;
  wire mux_341_nl;
  wire or_364_nl;
  wire or_363_nl;
  wire nor_318_nl;
  wire mux_365_nl;
  wire mux_364_nl;
  wire mux_371_nl;
  wire or_426_nl;
  wire mux_370_nl;
  wire or_424_nl;
  wire mux_375_nl;
  wire mux_374_nl;
  wire nor_331_nl;
  wire nor_332_nl;
  wire nor_333_nl;
  wire mux_388_nl;
  wire mux_392_nl;
  wire nor_340_nl;
  wire nor_341_nl;
  wire mux_391_nl;
  wire or_460_nl;
  wire or_459_nl;
  wire[39:0] rms_norm_384_variance_mux1h_nl;
  wire rms_norm_384_variance_or_nl;
  wire and_365_nl;
  wire and_366_nl;
  wire and_375_nl;
  wire GEMM_3D_FLOAT_LOOP_4_1_or_nl;
  wire mux_437_nl;
  wire or_1096_nl;
  wire mux_436_nl;
  wire or_1097_nl;
  wire nand_174_nl;
  wire mux_435_nl;
  wire mux_434_nl;
  wire mux_433_nl;
  wire mux_432_nl;
  wire mux_431_nl;
  wire mux_430_nl;
  wire or_478_nl;
  wire mux_429_nl;
  wire mux_428_nl;
  wire mux_427_nl;
  wire mux_426_nl;
  wire mux_425_nl;
  wire mux_424_nl;
  wire mux_423_nl;
  wire mux_421_nl;
  wire mux_420_nl;
  wire mux_419_nl;
  wire mux_417_nl;
  wire mux_415_nl;
  wire mux_413_nl;
  wire mux_412_nl;
  wire or_474_nl;
  wire mux_411_nl;
  wire mux_406_nl;
  wire mux_403_nl;
  wire[8:0] INIT_2D_MEM_LOOP_2_2_mux1h_15_nl;
  wire[8:0] SF_LOOP_3_acc_82_nl;
  wire[9:0] nl_SF_LOOP_3_acc_82_nl;
  wire INIT_2D_MEM_LOOP_2_2_or_4_nl;
  wire nor_355_nl;
  wire mux_450_nl;
  wire or_1099_nl;
  wire mux_449_nl;
  wire or_1100_nl;
  wire or_1101_nl;
  wire INIT_2D_MEM_LOOP_2_2_or_nl;
  wire mux_454_nl;
  wire or_1103_nl;
  wire mux_453_nl;
  wire or_511_nl;
  wire mux_452_nl;
  wire or_1102_nl;
  wire nand_176_nl;
  wire or_509_nl;
  wire or_1104_nl;
  wire mux_451_nl;
  wire or_507_nl;
  wire mux_447_nl;
  wire mux_446_nl;
  wire mux_445_nl;
  wire mux_444_nl;
  wire nor_347_nl;
  wire and_722_nl;
  wire nor_348_nl;
  wire mux_443_nl;
  wire mux_442_nl;
  wire or_493_nl;
  wire mux_441_nl;
  wire nor_349_nl;
  wire mux_440_nl;
  wire nor_350_nl;
  wire mux_439_nl;
  wire or_487_nl;
  wire nor_351_nl;
  wire mux_438_nl;
  wire or_484_nl;
  wire or_483_nl;
  wire[8:0] for_for_j_and_nl;
  wire[8:0] for_for_j_mux1h_nl;
  wire for_for_j_or_nl;
  wire mux_473_nl;
  wire mux_472_nl;
  wire mux_471_nl;
  wire or_534_nl;
  wire mux_470_nl;
  wire nand_179_nl;
  wire mux_469_nl;
  wire mux_468_nl;
  wire or_530_nl;
  wire mux_467_nl;
  wire nand_23_nl;
  wire mux_466_nl;
  wire or_528_nl;
  wire or_526_nl;
  wire mux_465_nl;
  wire or_525_nl;
  wire INIT_2D_MEM_LOOP_2_not_1_nl;
  wire mux_464_nl;
  wire mux_463_nl;
  wire mux_462_nl;
  wire or_524_nl;
  wire mux_461_nl;
  wire nand_178_nl;
  wire mux_460_nl;
  wire mux_459_nl;
  wire mux_458_nl;
  wire nand_22_nl;
  wire mux_457_nl;
  wire nand_21_nl;
  wire mux_456_nl;
  wire nor_362_nl;
  wire nor_363_nl;
  wire or_514_nl;
  wire mux_455_nl;
  wire or_513_nl;
  wire mux_493_nl;
  wire mux_492_nl;
  wire mux_491_nl;
  wire mux_490_nl;
  wire or_547_nl;
  wire mux_489_nl;
  wire mux_488_nl;
  wire mux_487_nl;
  wire mux_486_nl;
  wire mux_485_nl;
  wire mux_484_nl;
  wire mux_483_nl;
  wire mux_481_nl;
  wire mux_480_nl;
  wire mux_479_nl;
  wire mux_478_nl;
  wire mux_477_nl;
  wire mux_475_nl;
  wire for_for_for_for_nor_nl;
  wire INIT_2D_MEM_LOOP_2_and_1_nl;
  wire LINEAR_FORWARD_NO_MUL_LOOP_5_and_1_nl;
  wire LINEAR_FORWARD_NO_MUL_LOOP_2_LINEAR_FORWARD_NO_MUL_LOOP_2_nor_nl;
  wire CACHE_UPDATE_LOOP_3_CACHE_UPDATE_LOOP_3_nor_nl;
  wire[3:0] operator_40_24_true_AC_TRN_AC_WRAP_acc_82_nl;
  wire[5:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_82_nl;
  wire[2:0] operator_40_24_true_AC_TRN_AC_WRAP_acc_62_nl;
  wire[4:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_62_nl;
  wire[1:0] operator_40_24_true_AC_TRN_AC_WRAP_acc_56_nl;
  wire[3:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_56_nl;
  wire[1:0] operator_40_24_true_AC_TRN_AC_WRAP_acc_58_nl;
  wire[3:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_58_nl;
  wire[2:0] operator_40_24_true_AC_TRN_AC_WRAP_acc_80_nl;
  wire[4:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_80_nl;
  wire[1:0] operator_40_24_true_AC_TRN_AC_WRAP_acc_60_nl;
  wire[3:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_60_nl;
  wire[1:0] operator_40_24_true_AC_TRN_AC_WRAP_acc_78_nl;
  wire[3:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_78_nl;
  wire[2:0] operator_40_24_true_AC_TRN_AC_WRAP_acc_74_nl;
  wire[4:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_74_nl;
  wire[1:0] operator_40_24_true_AC_TRN_AC_WRAP_acc_72_nl;
  wire[3:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_72_nl;
  wire[1:0] operator_40_24_true_AC_TRN_AC_WRAP_acc_54_nl;
  wire[3:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_54_nl;
  wire[1:0] operator_40_24_true_AC_TRN_AC_WRAP_acc_64_nl;
  wire[3:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_64_nl;
  wire[5:0] operator_40_24_true_AC_TRN_AC_WRAP_acc_27_nl;
  wire[7:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_27_nl;
  wire[3:0] operator_40_24_true_AC_TRN_AC_WRAP_acc_25_nl;
  wire[5:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_25_nl;
  wire[7:0] operator_40_24_true_AC_TRN_AC_WRAP_acc_28_nl;
  wire[9:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_28_nl;
  wire[13:0] operator_40_24_true_AC_TRN_AC_WRAP_acc_35_nl;
  wire[14:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_35_nl;
  wire[11:0] operator_40_24_true_AC_TRN_AC_WRAP_acc_33_nl;
  wire[12:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_33_nl;
  wire[9:0] operator_40_24_true_AC_TRN_AC_WRAP_acc_31_nl;
  wire[11:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_31_nl;
  wire[14:0] operator_40_24_true_AC_TRN_AC_WRAP_acc_36_nl;
  wire[15:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_36_nl;
  wire[12:0] operator_40_24_true_AC_TRN_AC_WRAP_acc_34_nl;
  wire[13:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_34_nl;
  wire[10:0] operator_40_24_true_AC_TRN_AC_WRAP_acc_32_nl;
  wire[11:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_32_nl;
  wire[21:0] operator_40_24_true_AC_TRN_AC_WRAP_acc_43_nl;
  wire[22:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_43_nl;
  wire[19:0] operator_40_24_true_AC_TRN_AC_WRAP_acc_41_nl;
  wire[20:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_41_nl;
  wire[17:0] operator_40_24_true_AC_TRN_AC_WRAP_acc_39_nl;
  wire[18:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_39_nl;
  wire[22:0] operator_40_24_true_AC_TRN_AC_WRAP_acc_44_nl;
  wire[23:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_44_nl;
  wire[20:0] operator_40_24_true_AC_TRN_AC_WRAP_acc_42_nl;
  wire[21:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_42_nl;
  wire[18:0] operator_40_24_true_AC_TRN_AC_WRAP_acc_40_nl;
  wire[19:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_40_nl;
  wire[28:0] operator_40_24_true_AC_TRN_AC_WRAP_acc_50_nl;
  wire[29:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_50_nl;
  wire[26:0] operator_40_24_true_AC_TRN_AC_WRAP_acc_48_nl;
  wire[27:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_48_nl;
  wire[27:0] operator_40_24_true_AC_TRN_AC_WRAP_acc_49_nl;
  wire[28:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_49_nl;
  wire[25:0] operator_40_24_true_AC_TRN_AC_WRAP_acc_47_nl;
  wire[26:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_47_nl;
  wire and_410_nl;
  wire[3:0] compute_sqrt_for_i_mux1h_nl;
  wire compute_sqrt_for_i_or_1_nl;
  wire mux_534_nl;
  wire mux_533_nl;
  wire mux_532_nl;
  wire or_589_nl;
  wire or_586_nl;
  wire or_585_nl;
  wire compute_sqrt_for_i_or_nl;
  wire mux_542_nl;
  wire mux_541_nl;
  wire mux_540_nl;
  wire mux_539_nl;
  wire or_1216_nl;
  wire or_1217_nl;
  wire or_1218_nl;
  wire or_1219_nl;
  wire mux_538_nl;
  wire or_601_nl;
  wire mux_537_nl;
  wire or_599_nl;
  wire or_598_nl;
  wire or_1220_nl;
  wire mux_536_nl;
  wire or_594_nl;
  wire mux_535_nl;
  wire or_593_nl;
  wire or_591_nl;
  wire mux_531_nl;
  wire mux_530_nl;
  wire mux_529_nl;
  wire mux_528_nl;
  wire mux_527_nl;
  wire nand_27_nl;
  wire mux_526_nl;
  wire mux_525_nl;
  wire or_583_nl;
  wire mux_524_nl;
  wire mux_523_nl;
  wire mux_522_nl;
  wire or_582_nl;
  wire mux_521_nl;
  wire mux_520_nl;
  wire mux_519_nl;
  wire mux_518_nl;
  wire mux_517_nl;
  wire mux_516_nl;
  wire mux_515_nl;
  wire mux_513_nl;
  wire mux_508_nl;
  wire mux_507_nl;
  wire or_573_nl;
  wire mux_506_nl;
  wire mux_504_nl;
  wire mux_503_nl;
  wire or_570_nl;
  wire operator_40_24_true_AC_TRN_AC_WRAP_mux_nl;
  wire[8:0] operator_40_24_true_AC_TRN_AC_WRAP_and_1_nl;
  wire[8:0] operator_40_24_true_AC_TRN_AC_WRAP_mux1h_1_nl;
  wire operator_40_24_true_AC_TRN_AC_WRAP_and_2_nl;
  wire RMS_NORM_LOOP_2_2_not_5_nl;
  wire compute_sqrt_for_or_3_nl;
  wire compute_sqrt_for_or_4_nl;
  wire compute_sqrt_for_or_5_nl;
  wire mux_606_nl;
  wire nor_397_nl;
  wire nor_398_nl;
  wire mux_605_nl;
  wire mux_608_nl;
  wire mux_607_nl;
  wire nor_399_nl;
  wire nor_400_nl;
  wire nor_401_nl;
  wire mux_604_nl;
  wire mux_603_nl;
  wire mux_602_nl;
  wire mux_601_nl;
  wire mux_600_nl;
  wire and_740_nl;
  wire mux_599_nl;
  wire mux_598_nl;
  wire mux_597_nl;
  wire mux_596_nl;
  wire mux_595_nl;
  wire mux_594_nl;
  wire mux_593_nl;
  wire mux_591_nl;
  wire and_742_nl;
  wire mux_590_nl;
  wire mux_589_nl;
  wire mux_588_nl;
  wire mux_587_nl;
  wire mux_586_nl;
  wire or_657_nl;
  wire mux_585_nl;
  wire mux_584_nl;
  wire mux_583_nl;
  wire mux_582_nl;
  wire mux_581_nl;
  wire mux_580_nl;
  wire[8:0] RMS_NORM_LOOP_2_2_asn_SF_LOOP_3_acc_17_itm_1_8_RMS_NORM_LOOP_2_and_nl;
  wire[8:0] RMS_NORM_LOOP_2_mux1h_nl;
  wire RMS_NORM_LOOP_2_or_nl;
  wire and_460_nl;
  wire mux_622_nl;
  wire mux_621_nl;
  wire mux_620_nl;
  wire or_685_nl;
  wire mux_619_nl;
  wire or_684_nl;
  wire mux_618_nl;
  wire nand_29_nl;
  wire mux_617_nl;
  wire nor_402_nl;
  wire nor_403_nl;
  wire mux_616_nl;
  wire mux_615_nl;
  wire mux_614_nl;
  wire mux_613_nl;
  wire mux_612_nl;
  wire mux_611_nl;
  wire mux_610_nl;
  wire mux_609_nl;
  wire or_673_nl;
  wire and_464_nl;
  wire not_1934_nl;
  wire mux_633_nl;
  wire mux_632_nl;
  wire mux_631_nl;
  wire nand_32_nl;
  wire nand_31_nl;
  wire mux_630_nl;
  wire and_750_nl;
  wire mux_629_nl;
  wire mux_628_nl;
  wire or_696_nl;
  wire mux_627_nl;
  wire nand_185_nl;
  wire nand_186_nl;
  wire mux_626_nl;
  wire nand_30_nl;
  wire or_691_nl;
  wire mux_625_nl;
  wire or_690_nl;
  wire mux_624_nl;
  wire nor_409_nl;
  wire mux_643_nl;
  wire mux_642_nl;
  wire mux_641_nl;
  wire or_714_nl;
  wire nand_35_nl;
  wire mux_640_nl;
  wire and_755_nl;
  wire mux_639_nl;
  wire mux_638_nl;
  wire nand_34_nl;
  wire mux_637_nl;
  wire nand_33_nl;
  wire mux_636_nl;
  wire nor_415_nl;
  wire or_704_nl;
  wire mux_635_nl;
  wire or_703_nl;
  wire mux_634_nl;
  wire[19:0] SF_LOOP_3_acc_22_nl;
  wire[20:0] nl_SF_LOOP_3_acc_22_nl;
  wire[1:0] SF_LOOP_3_acc_60_nl;
  wire[2:0] nl_SF_LOOP_3_acc_60_nl;
  wire[9:0] SF_LOOP_3_acc_65_nl;
  wire[10:0] nl_SF_LOOP_3_acc_65_nl;
  wire[19:0] SF_LOOP_3_acc_24_nl;
  wire[20:0] nl_SF_LOOP_3_acc_24_nl;
  wire mux_657_nl;
  wire[1:0] SF_LOOP_3_acc_71_nl;
  wire[2:0] nl_SF_LOOP_3_acc_71_nl;
  wire[1:0] SF_LOOP_3_acc_72_nl;
  wire[2:0] nl_SF_LOOP_3_acc_72_nl;
  wire[2:0] SF_LOOP_3_acc_73_nl;
  wire[3:0] nl_SF_LOOP_3_acc_73_nl;
  wire[5:0] SF_LOOP_3_acc_74_nl;
  wire[6:0] nl_SF_LOOP_3_acc_74_nl;
  wire[3:0] SF_LOOP_3_acc_75_nl;
  wire[4:0] nl_SF_LOOP_3_acc_75_nl;
  wire[1:0] SF_LOOP_3_acc_76_nl;
  wire[2:0] nl_SF_LOOP_3_acc_76_nl;
  wire[1:0] SF_LOOP_3_acc_77_nl;
  wire[2:0] nl_SF_LOOP_3_acc_77_nl;
  wire[4:0] SF_LOOP_3_acc_78_nl;
  wire[5:0] nl_SF_LOOP_3_acc_78_nl;
  wire[4:0] SF_LOOP_3_acc_79_nl;
  wire[5:0] nl_SF_LOOP_3_acc_79_nl;
  wire mux_665_nl;
  wire mux_664_nl;
  wire and_769_nl;
  wire mux_663_nl;
  wire and_764_nl;
  wire mux_662_nl;
  wire mux_661_nl;
  wire and_765_nl;
  wire nor_421_nl;
  wire and_770_nl;
  wire mux_660_nl;
  wire or_735_nl;
  wire or_734_nl;
  wire nor_422_nl;
  wire mux_659_nl;
  wire mux_658_nl;
  wire or_170_nl;
  wire or_730_nl;
  wire mux_656_nl;
  wire mux_655_nl;
  wire or_727_nl;
  wire mux_654_nl;
  wire mux_653_nl;
  wire or_725_nl;
  wire mux_652_nl;
  wire mux_651_nl;
  wire mux_650_nl;
  wire or_723_nl;
  wire mux_649_nl;
  wire mux_648_nl;
  wire mux_647_nl;
  wire mux_646_nl;
  wire and_758_nl;
  wire mux_645_nl;
  wire mux_644_nl;
  wire[40:0] QUANTIZE_ACTIVATION_LOOP_2_acc_4_nl;
  wire[41:0] nl_QUANTIZE_ACTIVATION_LOOP_2_acc_4_nl;
  wire QUANTIZE_ACTIVATION_LOOP_2_attention_abs_2_nand_nl;
  wire[38:0] attention_abs_2_mux_3_nl;
  wire[2:0] GEMM_3D_FLOAT_LOOP_4_1_l_mux1h_4_nl;
  wire mux_680_nl;
  wire nor_429_nl;
  wire mux_679_nl;
  wire or_766_nl;
  wire or_765_nl;
  wire nor_430_nl;
  wire mux_678_nl;
  wire nand_41_nl;
  wire mux_677_nl;
  wire nor_427_nl;
  wire nor_428_nl;
  wire or_761_nl;
  wire mux_702_nl;
  wire nand_45_nl;
  wire mux_701_nl;
  wire mux_700_nl;
  wire mux_699_nl;
  wire mux_698_nl;
  wire mux_697_nl;
  wire mux_696_nl;
  wire and_777_nl;
  wire mux_695_nl;
  wire or_790_nl;
  wire mux_694_nl;
  wire or_789_nl;
  wire mux_693_nl;
  wire mux_692_nl;
  wire mux_691_nl;
  wire nand_203_nl;
  wire mux_690_nl;
  wire nor_443_nl;
  wire or_783_nl;
  wire or_782_nl;
  wire mux_689_nl;
  wire mux_688_nl;
  wire mux_687_nl;
  wire nand_nl;
  wire mux_686_nl;
  wire nor_431_nl;
  wire nor_432_nl;
  wire or_nl;
  wire or_1132_nl;
  wire mux_685_nl;
  wire or_776_nl;
  wire mux_684_nl;
  wire nand_200_nl;
  wire nand_43_nl;
  wire mux_683_nl;
  wire nor_433_nl;
  wire nand_240_nl;
  wire mux_682_nl;
  wire mux_681_nl;
  wire nor_435_nl;
  wire nor_436_nl;
  wire nor_437_nl;
  wire mux_740_nl;
  wire mux_739_nl;
  wire mux_738_nl;
  wire mux_737_nl;
  wire mux_736_nl;
  wire or_838_nl;
  wire mux_735_nl;
  wire[1:0] QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_qif_and_nl;
  wire[1:0] QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_qif_mux1h_nl;
  wire[1:0] SF_LOOP_3_acc_70_nl;
  wire[2:0] nl_SF_LOOP_3_acc_70_nl;
  wire[1:0] SF_LOOP_3_acc_89_nl;
  wire[2:0] nl_SF_LOOP_3_acc_89_nl;
  wire and_481_nl;
  wire mux_717_nl;
  wire mux_716_nl;
  wire mux_715_nl;
  wire or_816_nl;
  wire mux_714_nl;
  wire nand_47_nl;
  wire mux_713_nl;
  wire mux_712_nl;
  wire or_809_nl;
  wire and_482_nl;
  wire mux_720_nl;
  wire or_821_nl;
  wire mux_719_nl;
  wire or_820_nl;
  wire mux_718_nl;
  wire or_818_nl;
  wire and_825_nl;
  wire mux_711_nl;
  wire mux_710_nl;
  wire mux_709_nl;
  wire mux_708_nl;
  wire nor_445_nl;
  wire mux_707_nl;
  wire nor_446_nl;
  wire nor_447_nl;
  wire nor_448_nl;
  wire nor_449_nl;
  wire nor_450_nl;
  wire mux_706_nl;
  wire nand_46_nl;
  wire mux_705_nl;
  wire mux_704_nl;
  wire mux_722_nl;
  wire or_797_nl;
  wire and_487_nl;
  wire mux_734_nl;
  wire or_835_nl;
  wire mux_733_nl;
  wire or_834_nl;
  wire[2:0] QUANTIZE_ACTIVATION_LOOP_5_1_k_mux1h_1_nl;
  wire[2:0] QUANTIZE_ACTIVATION_LOOP_5_1_acc_3_nl;
  wire[3:0] nl_QUANTIZE_ACTIVATION_LOOP_5_1_acc_3_nl;
  wire and_492_nl;
  wire mux_743_nl;
  wire mux_742_nl;
  wire nor_451_nl;
  wire mux_741_nl;
  wire nor_452_nl;
  wire nor_453_nl;
  wire and_496_nl;
  wire mux_767_nl;
  wire mux_766_nl;
  wire nor_461_nl;
  wire nor_462_nl;
  wire mux_765_nl;
  wire or_869_nl;
  wire and_495_nl;
  wire mux_764_nl;
  wire nor_464_nl;
  wire APPLY_ROTARY_POS_EMB_LOOP_1_i_nand_nl;
  wire mux_763_nl;
  wire mux_762_nl;
  wire mux_761_nl;
  wire and_789_nl;
  wire nor_458_nl;
  wire mux_760_nl;
  wire or_81_nl;
  wire or_862_nl;
  wire nor_459_nl;
  wire nor_460_nl;
  wire mux_759_nl;
  wire nor_457_nl;
  wire mux_758_nl;
  wire mux_757_nl;
  wire nand_50_nl;
  wire mux_756_nl;
  wire mux_755_nl;
  wire or_856_nl;
  wire or_855_nl;
  wire nand_49_nl;
  wire mux_754_nl;
  wire or_854_nl;
  wire mux_753_nl;
  wire mux_752_nl;
  wire mux_751_nl;
  wire mux_750_nl;
  wire mux_749_nl;
  wire or_850_nl;
  wire mux_748_nl;
  wire mux_747_nl;
  wire or_848_nl;
  wire mux_746_nl;
  wire or_846_nl;
  wire mux_744_nl;
  wire or_843_nl;
  wire[3:0] LINEAR_FORWARD_NO_MUL_LOOP_4_ki_mux1h_2_nl;
  wire not_1935_nl;
  wire[2:0] GEMM_3D_FLOAT_LOOP_4_1_l_mux1h_5_nl;
  wire GEMM_3D_FLOAT_LOOP_1_1_i_not_1_nl;
  wire[1:0] GEMM_3D_FLOAT_LOOP_4_1_l_mux1h_6_nl;
  wire CACHE_UPDATE_LOOP_2_1_j_not_1_nl;
  wire GEMM_3D_FLOAT_LOOP_4_1_l_mux1h_7_nl;
  wire[3:0] APPLY_ROTARY_POS_EMB_LOOP_6_mux1h_15_nl;
  wire APPLY_ROTARY_POS_EMB_LOOP_6_or_nl;
  wire not_1936_nl;
  wire mux_849_nl;
  wire mux_848_nl;
  wire or_967_nl;
  wire or_965_nl;
  wire mux_847_nl;
  wire mux_846_nl;
  wire mux_845_nl;
  wire mux_844_nl;
  wire mux_843_nl;
  wire mux_842_nl;
  wire mux_841_nl;
  wire or_963_nl;
  wire mux_840_nl;
  wire mux_839_nl;
  wire mux_838_nl;
  wire mux_837_nl;
  wire mux_836_nl;
  wire mux_835_nl;
  wire mux_851_nl;
  wire mux_850_nl;
  wire or_968_nl;
  wire QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_qif_QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_qif_and_nl;
  wire QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_qif_mux_nl;
  wire QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_qif_QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_qif_and_4_nl;
  wire QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_qif_mux_1_nl;
  wire mux_872_nl;
  wire or_1127_nl;
  wire or_1128_nl;
  wire[1:0] QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_qif_and_1_nl;
  wire[1:0] QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_qif_mux1h_2_nl;
  wire[1:0] SF_LOOP_3_acc_83_nl;
  wire[2:0] nl_SF_LOOP_3_acc_83_nl;
  wire QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_qif_and_2_nl;
  wire QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_qif_and_3_nl;
  wire QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_qif_and_4_nl;
  wire QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_qif_and_5_nl;
  wire and_518_nl;
  wire mux_863_nl;
  wire mux_862_nl;
  wire mux_860_nl;
  wire and_519_nl;
  wire nor_528_nl;
  wire mux_859_nl;
  wire mux_858_nl;
  wire mux_857_nl;
  wire nand_54_nl;
  wire mux_856_nl;
  wire mux_855_nl;
  wire mux_854_nl;
  wire or_974_nl;
  wire mux_852_nl;
  wire or_972_nl;
  wire[1:0] SF_LOOP_3_acc_90_nl;
  wire[2:0] nl_SF_LOOP_3_acc_90_nl;
  wire[2:0] LINEAR_FORWARD_NO_MUL_LOOP_5_acc_2_nl;
  wire[3:0] nl_LINEAR_FORWARD_NO_MUL_LOOP_5_acc_2_nl;
  wire[2:0] SF_LOOP_3_acc_81_nl;
  wire[3:0] nl_SF_LOOP_3_acc_81_nl;
  wire mux_882_nl;
  wire mux_881_nl;
  wire mux_880_nl;
  wire mux_879_nl;
  wire[2:0] LINEAR_FORWARD_NO_MUL_LOOP_5_2_acc_2_nl;
  wire[3:0] nl_LINEAR_FORWARD_NO_MUL_LOOP_5_2_acc_2_nl;
  wire[2:0] SF_LOOP_3_acc_69_nl;
  wire[3:0] nl_SF_LOOP_3_acc_69_nl;
  wire[2:0] SF_LOOP_3_acc_91_nl;
  wire[3:0] nl_SF_LOOP_3_acc_91_nl;
  wire mux_878_nl;
  wire mux_877_nl;
  wire and_811_nl;
  wire mux_876_nl;
  wire nor_493_nl;
  wire and_812_nl;
  wire mux_875_nl;
  wire or_993_nl;
  wire mux_874_nl;
  wire mux_873_nl;
  wire nor_494_nl;
  wire nor_495_nl;
  wire LINEAR_FORWARD_NO_MUL_LOOP_5_mux_1_nl;
  wire LINEAR_FORWARD_NO_MUL_LOOP_5_or_nl;
  wire and_541_nl;
  wire and_545_nl;
  wire mux_903_nl;
  wire nor_502_nl;
  wire nor_503_nl;
  wire mux_902_nl;
  wire nand_241_nl;
  wire mux_901_nl;
  wire nor_498_nl;
  wire or_1014_nl;
  wire mux_900_nl;
  wire or_1012_nl;
  wire mux_899_nl;
  wire or_1133_nl;
  wire nand_242_nl;
  wire mux_898_nl;
  wire and_813_nl;
  wire mux_897_nl;
  wire or_1007_nl;
  wire mux_912_nl;
  wire mux_911_nl;
  wire or_1031_nl;
  wire or_1030_nl;
  wire mux_910_nl;
  wire[3:0] APPLY_ROTARY_POS_EMB_LOOP_6_k_mux1h_10_nl;
  wire[1:0] APPLY_ROTARY_POS_EMB_LOOP_6_k_mux1h_13_nl;
  wire APPLY_ROTARY_POS_EMB_LOOP_6_k_nand_1_nl;
  wire mux_909_nl;
  wire and_816_nl;
  wire mux_908_nl;
  wire mux_907_nl;
  wire or_1028_nl;
  wire mux_906_nl;
  wire mux_922_nl;
  wire and_821_nl;
  wire mux_921_nl;
  wire mux_920_nl;
  wire nand_238_nl;
  wire mux_919_nl;
  wire nor_505_nl;
  wire and_819_nl;
  wire mux_918_nl;
  wire nor_508_nl;
  wire mux_917_nl;
  wire mux_916_nl;
  wire and_822_nl;
  wire mux_915_nl;
  wire mux_914_nl;
  wire or_137_nl;
  wire mux_913_nl;
  wire mux_942_nl;
  wire mux_941_nl;
  wire mux_940_nl;
  wire mux_939_nl;
  wire mux_938_nl;
  wire mux_934_nl;
  wire mux_932_nl;
  wire mux_931_nl;
  wire mux_930_nl;
  wire mux_929_nl;
  wire mux_926_nl;
  wire nor_509_nl;
  wire mux_925_nl;
  wire mux_924_nl;
  wire mux_923_nl;
  wire nor_510_nl;
  wire mux_936_nl;
  wire mux_935_nl;
  wire APPLY_ROTARY_POS_EMB_LOOP_6_k_APPLY_ROTARY_POS_EMB_LOOP_6_k_mux_1_nl;
  wire[1:0] APPLY_ROTARY_POS_EMB_LOOP_6_k_mux1h_12_nl;
  wire[1:0] SOFTMAX_LOOP_2_and_nl;
  wire[1:0] SOFTMAX_LOOP_2_mux1h_nl;
  wire APPLY_ROTARY_POS_EMB_LOOP_6_k_mux1h_15_nl;
  wire SOFTMAX_LOOP_2_and_1_nl;
  wire SOFTMAX_LOOP_2_mux1h_1_nl;
  wire[1:0] APPLY_ROTARY_POS_EMB_LOOP_6_k_mux1h_14_nl;
  wire[1:0] SOFTMAX_LOOP_2_and_2_nl;
  wire[1:0] SOFTMAX_LOOP_2_mux1h_2_nl;
  wire[3:0] SF_LOOP_3_acc_92_nl;
  wire[4:0] nl_SF_LOOP_3_acc_92_nl;
  wire mux_946_nl;
  wire mux_945_nl;
  wire mux_944_nl;
  wire mux_157_nl;
  wire[3:0] APPLY_ROTARY_POS_EMB_LOOP_6_mux_29_nl;
  wire APPLY_ROTARY_POS_EMB_LOOP_6_APPLY_ROTARY_POS_EMB_LOOP_6_or_2_nl;
  wire[2:0] APPLY_ROTARY_POS_EMB_LOOP_6_mux_30_nl;
  wire[8:0] APPLY_ROTARY_POS_EMB_LOOP_6_mux_31_nl;
  wire[37:0] APPLY_ROTARY_POS_EMB_LOOP_6_APPLY_ROTARY_POS_EMB_LOOP_6_and_8_nl;
  wire not_2463_nl;
  wire[1:0] APPLY_ROTARY_POS_EMB_LOOP_6_mux_32_nl;
  wire[9:0] SF_LOOP_3_acc_102_nl;
  wire[10:0] nl_SF_LOOP_3_acc_102_nl;
  wire[7:0] SF_LOOP_3_acc_97_nl;
  wire[8:0] nl_SF_LOOP_3_acc_97_nl;
  wire[4:0] SF_LOOP_3_acc_98_nl;
  wire[5:0] nl_SF_LOOP_3_acc_98_nl;
  wire[19:0] SF_LOOP_3_acc_27_nl;
  wire[20:0] nl_SF_LOOP_3_acc_27_nl;
  wire[19:0] SF_LOOP_3_acc_21_nl;
  wire[20:0] nl_SF_LOOP_3_acc_21_nl;
  wire[7:0] SF_LOOP_3_acc_99_nl;
  wire[8:0] nl_SF_LOOP_3_acc_99_nl;
  wire[7:0] SF_LOOP_3_acc_100_nl;
  wire[8:0] nl_SF_LOOP_3_acc_100_nl;
  wire[20:0] SF_LOOP_3_acc_31_nl;
  wire[21:0] nl_SF_LOOP_3_acc_31_nl;
  wire[19:0] SF_LOOP_3_acc_29_nl;
  wire[21:0] nl_SF_LOOP_3_acc_29_nl;
  wire[5:0] SF_LOOP_3_acc_38_nl;
  wire[8:0] nl_SF_LOOP_3_acc_38_nl;
  wire[16:0] SF_LOOP_3_acc_44_nl;
  wire[17:0] nl_SF_LOOP_3_acc_44_nl;
  wire[3:0] SF_LOOP_3_acc_95_nl;
  wire[5:0] nl_SF_LOOP_3_acc_95_nl;
  wire SF_LOOP_3_and_1_nl;
  wire[14:0] SF_LOOP_3_acc_42_nl;
  wire[16:0] nl_SF_LOOP_3_acc_42_nl;
  wire[12:0] SF_LOOP_3_acc_41_nl;
  wire[14:0] nl_SF_LOOP_3_acc_41_nl;
  wire SF_LOOP_3_SF_LOOP_3_nand_nl;
  wire[23:0] SF_LOOP_3_acc_49_nl;
  wire[24:0] nl_SF_LOOP_3_acc_49_nl;
  wire[21:0] SF_LOOP_3_acc_48_nl;
  wire[22:0] nl_SF_LOOP_3_acc_48_nl;
  wire[20:0] SF_LOOP_3_acc_47_nl;
  wire[21:0] nl_SF_LOOP_3_acc_47_nl;
  wire[28:0] SF_LOOP_3_acc_53_nl;
  wire[29:0] nl_SF_LOOP_3_acc_53_nl;
  wire[27:0] SF_LOOP_3_acc_52_nl;
  wire[28:0] nl_SF_LOOP_3_acc_52_nl;
  wire[35:0] SF_LOOP_3_acc_57_nl;
  wire[36:0] nl_SF_LOOP_3_acc_57_nl;
  wire[33:0] SF_LOOP_3_acc_55_nl;
  wire[34:0] nl_SF_LOOP_3_acc_55_nl;
  wire mux_949_nl;
  wire mux_948_nl;
  wire mux_947_nl;
  wire[5:0] operator_40_24_true_AC_TRN_AC_WRAP_2_acc_27_nl;
  wire[7:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_27_nl;
  wire[3:0] operator_40_24_true_AC_TRN_AC_WRAP_2_acc_25_nl;
  wire[5:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_25_nl;
  wire[7:0] operator_40_24_true_AC_TRN_AC_WRAP_2_acc_28_nl;
  wire[9:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_28_nl;
  wire[13:0] operator_40_24_true_AC_TRN_AC_WRAP_2_acc_35_nl;
  wire[14:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_35_nl;
  wire[11:0] operator_40_24_true_AC_TRN_AC_WRAP_2_acc_33_nl;
  wire[12:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_33_nl;
  wire[9:0] operator_40_24_true_AC_TRN_AC_WRAP_2_acc_31_nl;
  wire[11:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_31_nl;
  wire[14:0] operator_40_24_true_AC_TRN_AC_WRAP_2_acc_36_nl;
  wire[15:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_36_nl;
  wire[12:0] operator_40_24_true_AC_TRN_AC_WRAP_2_acc_34_nl;
  wire[13:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_34_nl;
  wire[10:0] operator_40_24_true_AC_TRN_AC_WRAP_2_acc_32_nl;
  wire[11:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_32_nl;
  wire[21:0] operator_40_24_true_AC_TRN_AC_WRAP_2_acc_43_nl;
  wire[22:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_43_nl;
  wire[19:0] operator_40_24_true_AC_TRN_AC_WRAP_2_acc_41_nl;
  wire[20:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_41_nl;
  wire[17:0] operator_40_24_true_AC_TRN_AC_WRAP_2_acc_39_nl;
  wire[18:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_39_nl;
  wire[22:0] operator_40_24_true_AC_TRN_AC_WRAP_2_acc_44_nl;
  wire[23:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_44_nl;
  wire[20:0] operator_40_24_true_AC_TRN_AC_WRAP_2_acc_42_nl;
  wire[21:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_42_nl;
  wire[18:0] operator_40_24_true_AC_TRN_AC_WRAP_2_acc_40_nl;
  wire[19:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_40_nl;
  wire[28:0] operator_40_24_true_AC_TRN_AC_WRAP_2_acc_50_nl;
  wire[29:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_50_nl;
  wire[26:0] operator_40_24_true_AC_TRN_AC_WRAP_2_acc_48_nl;
  wire[27:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_48_nl;
  wire[27:0] operator_40_24_true_AC_TRN_AC_WRAP_2_acc_49_nl;
  wire[28:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_49_nl;
  wire[25:0] operator_40_24_true_AC_TRN_AC_WRAP_2_acc_47_nl;
  wire[26:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_47_nl;
  wire and_572_nl;
  wire[40:0] QUANTIZE_ACTIVATION_LOOP_2_1_acc_4_nl;
  wire[41:0] nl_QUANTIZE_ACTIVATION_LOOP_2_1_acc_4_nl;
  wire QUANTIZE_ACTIVATION_LOOP_2_1_attention_abs_6_nand_nl;
  wire[38:0] attention_abs_6_mux_3_nl;
  wire mux_959_nl;
  wire mux_958_nl;
  wire mux_957_nl;
  wire mux_956_nl;
  wire mux_953_nl;
  wire mux_960_nl;
  wire nor_530_nl;
  wire nor_531_nl;
  wire RMS_NORM_LOOP_2_RMS_NORM_LOOP_2_mux1h_nl;
  wire RMS_NORM_LOOP_2_2_RMS_NORM_LOOP_2_2_mux1h_nl;
  wire[40:0] compute_sqrt_1_for_acc_1_nl;
  wire[41:0] nl_compute_sqrt_1_for_acc_1_nl;
  wire[25:0] QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_acc_nl;
  wire[26:0] nl_QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_acc_nl;
  wire[16:0] attention_round_1_mux_nl;
  wire[23:0] attention_round_1_qif_acc_nl;
  wire[24:0] nl_attention_round_1_qif_acc_nl;
  wire[40:0] attention_round_1_acc_nl;
  wire[41:0] nl_attention_round_1_acc_nl;
  wire[25:0] QUANTIZE_ACTIVATION_LOOP_5_quantized_value_clamped_acc_nl;
  wire[26:0] nl_QUANTIZE_ACTIVATION_LOOP_5_quantized_value_clamped_acc_nl;
  wire[16:0] attention_round_mux_nl;
  wire[23:0] attention_round_qif_acc_nl;
  wire[24:0] nl_attention_round_qif_acc_nl;
  wire[40:0] attention_round_acc_nl;
  wire[41:0] nl_attention_round_acc_nl;
  wire[3:0] TRANSPOSE_LAST_TWO_DIMS_LOOP_3_acc_22_nl;
  wire[4:0] nl_TRANSPOSE_LAST_TWO_DIMS_LOOP_3_acc_22_nl;
  wire[5:0] TRANSPOSE_LAST_TWO_DIMS_LOOP_3_acc_15_nl;
  wire[6:0] nl_TRANSPOSE_LAST_TWO_DIMS_LOOP_3_acc_15_nl;
  wire[40:0] compute_sqrt_for_acc_1_nl;
  wire[41:0] nl_compute_sqrt_for_acc_1_nl;
  wire[40:0] attention_max_attn_fixed_t_acc_nl;
  wire[41:0] nl_attention_max_attn_fixed_t_acc_nl;
  wire[4:0] CACHE_UPDATE_LOOP_3_qif_acc_4_nl;
  wire[5:0] nl_CACHE_UPDATE_LOOP_3_qif_acc_4_nl;
  wire[4:0] CACHE_UPDATE_LOOP_3_1_qif_acc_4_nl;
  wire[5:0] nl_CACHE_UPDATE_LOOP_3_1_qif_acc_4_nl;
  wire[3:0] GEMM_3D_FLOAT_LOOP_4_acc_19_nl;
  wire[4:0] nl_GEMM_3D_FLOAT_LOOP_4_acc_19_nl;
  wire[5:0] GEMM_3D_FLOAT_LOOP_4_acc_15_nl;
  wire[6:0] nl_GEMM_3D_FLOAT_LOOP_4_acc_15_nl;
  wire[16:0] SF_LOOP_3_mul_8_nl;
  wire[17:0] nl_SF_LOOP_3_mul_8_nl;
  wire[18:0] SF_LOOP_3_acc_34_nl;
  wire[19:0] nl_SF_LOOP_3_acc_34_nl;
  wire[17:0] SF_LOOP_3_acc_32_nl;
  wire[18:0] nl_SF_LOOP_3_acc_32_nl;
  wire[40:0] attention_max_attn_fixed_t_1_acc_nl;
  wire[41:0] nl_attention_max_attn_fixed_t_1_acc_nl;
  wire[6:0] LINEAR_FORWARD_NO_MUL_LOOP_4_1_packed_val_acc_2_nl;
  wire[7:0] nl_LINEAR_FORWARD_NO_MUL_LOOP_4_1_packed_val_acc_2_nl;
  wire[2:0] RMS_NORM_LOOP_1_1_acc_3_nl;
  wire[3:0] nl_RMS_NORM_LOOP_1_1_acc_3_nl;
  wire[40:0] SOFTMAX_LOOP_3_acc_3_nl;
  wire[41:0] nl_SOFTMAX_LOOP_3_acc_3_nl;
  wire mux_95_nl;
  wire mux_279_nl;
  wire mux_277_nl;
  wire or_43_nl;
  wire mux_291_nl;
  wire nor_290_nl;
  wire mux_297_nl;
  wire or_322_nl;
  wire or_321_nl;
  wire mux_309_nl;
  wire mux_304_nl;
  wire mux_322_nl;
  wire or_404_nl;
  wire nand_144_nl;
  wire or_438_nl;
  wire or_437_nl;
  wire or_439_nl;
  wire or_86_nl;
  wire mux_407_nl;
  wire or_477_nl;
  wire and_682_nl;
  wire nor_298_nl;
  wire mux_476_nl;
  wire or_575_nl;
  wire mux_511_nl;
  wire mux_510_nl;
  wire mux_544_nl;
  wire mux_551_nl;
  wire mux_555_nl;
  wire mux_554_nl;
  wire mux_553_nl;
  wire mux_549_nl;
  wire mux_548_nl;
  wire mux_397_nl;
  wire mux_396_nl;
  wire mux_623_nl;
  wire mux_769_nl;
  wire nor_303_nl;
  wire mux_768_nl;
  wire nor_304_nl;
  wire nor_305_nl;
  wire mux_905_nl;
  wire or_1040_nl;
  wire or_1045_nl;
  wire mux_951_nl;
  wire mux_545_nl;
  wire or_1106_nl;
  wire or_1107_nl;
  wire mux_546_nl;
  wire or_1108_nl;
  wire or_1109_nl;
  wire mux_566_nl;
  wire nor_388_nl;
  wire mux_565_nl;
  wire nor_389_nl;
  wire nor_390_nl;
  wire mux_567_nl;
  wire mux_568_nl;
  wire mux_778_nl;
  wire or_1119_nl;
  wire mux_777_nl;
  wire or_898_nl;
  wire or_896_nl;
  wire mux_776_nl;
  wire mux_775_nl;
  wire nand_214_nl;
  wire or_1120_nl;
  wire mux_774_nl;
  wire or_892_nl;
  wire mux_773_nl;
  wire nor_465_nl;
  wire or_890_nl;
  wire or_1121_nl;
  wire mux_779_nl;
  wire nor_471_nl;
  wire mux_784_nl;
  wire nor_473_nl;
  wire mux_783_nl;
  wire nand_215_nl;
  wire mux_782_nl;
  wire mux_781_nl;
  wire or_909_nl;
  wire or_908_nl;
  wire nor_474_nl;
  wire mux_780_nl;
  wire mux_800_nl;
  wire mux_799_nl;
  wire mux_798_nl;
  wire and_798_nl;
  wire mux_797_nl;
  wire mux_796_nl;
  wire nor_475_nl;
  wire mux_795_nl;
  wire and_797_nl;
  wire mux_794_nl;
  wire mux_793_nl;
  wire mux_792_nl;
  wire or_916_nl;
  wire mux_791_nl;
  wire mux_790_nl;
  wire mux_789_nl;
  wire mux_788_nl;
  wire mux_787_nl;
  wire mux_819_nl;
  wire nand_228_nl;
  wire mux_818_nl;
  wire nand_226_nl;
  wire mux_817_nl;
  wire mux_816_nl;
  wire or_935_nl;
  wire nand_227_nl;
  wire or_1123_nl;
  wire mux_815_nl;
  wire nand_51_nl;
  wire mux_814_nl;
  wire nor_478_nl;
  wire mux_813_nl;
  wire or_929_nl;
  wire mux_822_nl;
  wire or_1124_nl;
  wire mux_821_nl;
  wire or_946_nl;
  wire or_944_nl;
  wire or_1125_nl;
  wire mux_820_nl;
  wire nand_230_nl;
  wire or_939_nl;
  wire mux_864_nl;
  wire mux_893_nl;
  wire mux_353_nl;
  wire nor_209_nl;
  wire and_361_nl;
  wire[2:0] INIT_2D_MEM_LOOP_2_2_and_3_nl;
  wire[2:0] INIT_2D_MEM_LOOP_2_2_INIT_2D_MEM_LOOP_2_2_mux_5_nl;
  wire[3:0] INIT_2D_MEM_LOOP_2_2_and_5_nl;
  wire[3:0] INIT_2D_MEM_LOOP_2_2_INIT_2D_MEM_LOOP_2_2_mux_6_nl;
  wire[1:0] INIT_2D_MEM_LOOP_2_2_and_6_nl;
  wire[1:0] INIT_2D_MEM_LOOP_2_2_INIT_2D_MEM_LOOP_2_2_mux_7_nl;
  wire mux_389_nl;
  wire nor_336_nl;
  wire nor_337_nl;
  wire mux_390_nl;
  wire or_1095_nl;
  wire nand_172_nl;
  wire[23:0] INIT_2D_MEM_LOOP_2_1_and_2_nl;
  wire[3:0] INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_3_nl;
  wire[2:0] INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_6_nl;
  wire[3:0] INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_7_nl;
  wire INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_8_nl;
  wire[2:0] INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_9_nl;
  wire[8:0] INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_10_nl;
  wire[15:0] INIT_2D_MEM_LOOP_2_1_and_3_nl;
  wire[15:0] INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_4_nl;
  wire mux_384_nl;
  wire nor_334_nl;
  wire nor_335_nl;
  wire and_345_nl;
  wire mux_386_nl;
  wire[2:0] QUANTIZE_ACTIVATION_LOOP_5_mux1h_1_nl;
  wire[3:0] QUANTIZE_ACTIVATION_LOOP_5_mux1h_2_nl;
  wire[1:0] QUANTIZE_ACTIVATION_LOOP_5_mux1h_3_nl;
  wire mux_382_nl;
  wire mux_381_nl;
  wire mux_380_nl;
  wire[23:0] INIT_2D_MEM_LOOP_2_and_2_nl;
  wire[3:0] INIT_2D_MEM_LOOP_2_INIT_2D_MEM_LOOP_2_mux_1_nl;
  wire[2:0] INIT_2D_MEM_LOOP_2_INIT_2D_MEM_LOOP_2_mux_5_nl;
  wire[3:0] INIT_2D_MEM_LOOP_2_INIT_2D_MEM_LOOP_2_mux_6_nl;
  wire INIT_2D_MEM_LOOP_2_INIT_2D_MEM_LOOP_2_mux_7_nl;
  wire[2:0] INIT_2D_MEM_LOOP_2_INIT_2D_MEM_LOOP_2_mux_8_nl;
  wire[8:0] INIT_2D_MEM_LOOP_2_INIT_2D_MEM_LOOP_2_mux_9_nl;
  wire[15:0] INIT_2D_MEM_LOOP_2_and_4_nl;
  wire[15:0] INIT_2D_MEM_LOOP_2_INIT_2D_MEM_LOOP_2_mux_2_nl;
  wire[3:0] INIT_2D_MEM_LOOP_2_INIT_2D_MEM_LOOP_2_mux_nl;
  wire INIT_2D_MEM_LOOP_2_INIT_2D_MEM_LOOP_2_mux_3_nl;
  wire[3:0] INIT_2D_MEM_LOOP_2_INIT_2D_MEM_LOOP_2_mux_4_nl;
  wire mux_366_nl;
  wire mux_373_nl;
  wire nand_167_nl;
  wire mux_372_nl;
  wire or_431_nl;
  wire or_1094_nl;
  wire[23:0] INIT_2D_MEM_LOOP_2_1_and_1_nl;
  wire[3:0] INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_2_nl;
  wire[2:0] INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_11_nl;
  wire[3:0] INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_12_nl;
  wire INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_13_nl;
  wire[2:0] INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_14_nl;
  wire[8:0] INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_15_nl;
  wire[15:0] INIT_2D_MEM_LOOP_2_1_and_4_nl;
  wire[15:0] INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_5_nl;
  wire[3:0] INIT_2D_MEM_LOOP_2_2_INIT_2D_MEM_LOOP_2_2_mux_3_nl;
  wire INIT_2D_MEM_LOOP_2_2_INIT_2D_MEM_LOOP_2_2_mux_8_nl;
  wire[3:0] INIT_2D_MEM_LOOP_2_2_INIT_2D_MEM_LOOP_2_2_mux_9_nl;
  wire and_322_nl;
  wire mux_369_nl;
  wire or_423_nl;
  wire mux_368_nl;
  wire mux_367_nl;
  wire or_420_nl;
  wire[23:0] INIT_2D_MEM_LOOP_2_2_and_2_nl;
  wire[3:0] INIT_2D_MEM_LOOP_2_2_INIT_2D_MEM_LOOP_2_2_mux_2_nl;
  wire[2:0] INIT_2D_MEM_LOOP_2_2_INIT_2D_MEM_LOOP_2_2_mux_11_nl;
  wire[3:0] INIT_2D_MEM_LOOP_2_2_INIT_2D_MEM_LOOP_2_2_mux_12_nl;
  wire INIT_2D_MEM_LOOP_2_2_INIT_2D_MEM_LOOP_2_2_mux_13_nl;
  wire[2:0] INIT_2D_MEM_LOOP_2_2_INIT_2D_MEM_LOOP_2_2_mux_14_nl;
  wire[8:0] INIT_2D_MEM_LOOP_2_2_INIT_2D_MEM_LOOP_2_2_mux_15_nl;
  wire[15:0] INIT_2D_MEM_LOOP_2_2_and_7_nl;
  wire[15:0] INIT_2D_MEM_LOOP_2_2_INIT_2D_MEM_LOOP_2_2_mux_10_nl;
  wire[3:0] RMS_NORM_LOOP_2_2_RMS_NORM_LOOP_2_2_mux_nl;
  wire RMS_NORM_LOOP_2_2_RMS_NORM_LOOP_2_2_mux_3_nl;
  wire[3:0] RMS_NORM_LOOP_2_2_RMS_NORM_LOOP_2_2_mux_4_nl;
  wire mux_360_nl;
  wire nor_327_nl;
  wire nor_328_nl;
  wire and_309_nl;
  wire mux_363_nl;
  wire mux_362_nl;
  wire or_412_nl;
  wire mux_361_nl;
  wire or_411_nl;
  wire mux_358_nl;
  wire mux_357_nl;
  wire or_401_nl;
  wire or_400_nl;
  wire[55:0] APPLY_ROTARY_POS_EMB_LOOP_6_acc_7_nl;
  wire[56:0] nl_APPLY_ROTARY_POS_EMB_LOOP_6_acc_7_nl;
  wire[55:0] APPLY_ROTARY_POS_EMB_LOOP_6_acc_14_nl;
  wire[56:0] nl_APPLY_ROTARY_POS_EMB_LOOP_6_acc_14_nl;
  wire and_290_nl;
  wire and_283_nl;
  wire[39:0] FIXED32_MIN_mux1h_1_nl;
  wire[37:0] SF_LOOP_3_SF_LOOP_3_SF_LOOP_3_acc_nl;
  wire[38:0] nl_SF_LOOP_3_SF_LOOP_3_SF_LOOP_3_acc_nl;
  wire FIXED32_MIN_or_nl;
  wire and_270_nl;
  wire and_824_nl;
  wire mux_356_nl;
  wire and_714_nl;
  wire mux_355_nl;
  wire nor_324_nl;
  wire nor_325_nl;
  wire nor_326_nl;
  wire mux_354_nl;
  wire or_390_nl;
  wire or_389_nl;
  wire[3:0] GEMM_3D_FLOAT_LOOP_3_mux1h_4_nl;
  wire GEMM_3D_FLOAT_LOOP_3_or_nl;
  wire GEMM_3D_FLOAT_LOOP_3_mux1h_12_nl;
  wire GEMM_3D_FLOAT_LOOP_3_or_5_nl;
  wire GEMM_3D_FLOAT_LOOP_3_and_1_nl;
  wire GEMM_3D_FLOAT_LOOP_3_mux1h_13_nl;
  wire GEMM_3D_FLOAT_LOOP_3_or_1_nl;
  wire GEMM_3D_FLOAT_LOOP_3_or_2_nl;
  wire mux_349_nl;
  wire mux_348_nl;
  wire nor_321_nl;
  wire and_712_nl;
  wire mux_347_nl;
  wire mux_346_nl;
  wire and_713_nl;
  wire nor_322_nl;
  wire[3:0] GEMM_3D_FLOAT_LOOP_3_mux1h_2_nl;
  wire GEMM_3D_FLOAT_LOOP_3_mux1h_10_nl;
  wire GEMM_3D_FLOAT_LOOP_3_GEMM_3D_FLOAT_LOOP_3_mux_nl;
  wire mux_352_nl;
  wire mux_351_nl;
  wire mux_350_nl;
  wire nand_165_nl;
  wire or_384_nl;
  wire or_382_nl;
  wire and_nl;
  wire mux_345_nl;
  wire nor_319_nl;
  wire nor_320_nl;
  wire[3:0] GEMM_3D_FLOAT_LOOP_3_1_GEMM_3D_FLOAT_LOOP_3_1_mux_nl;
  wire GEMM_3D_FLOAT_LOOP_3_1_GEMM_3D_FLOAT_LOOP_3_1_mux_1_nl;
  wire[3:0] INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_nl;
  wire INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_1_nl;
  wire mux_344_nl;
  wire or_368_nl;
  wire[2:0] INIT_2D_MEM_LOOP_2_and_nl;
  wire[2:0] INIT_2D_MEM_LOOP_2_mux1h_nl;
  wire[3:0] INIT_2D_MEM_LOOP_2_and_5_nl;
  wire[3:0] INIT_2D_MEM_LOOP_2_mux1h_6_nl;
  wire[1:0] INIT_2D_MEM_LOOP_2_and_6_nl;
  wire[1:0] INIT_2D_MEM_LOOP_2_mux1h_7_nl;
  wire mux_339_nl;
  wire nor_314_nl;
  wire mux_338_nl;
  wire or_357_nl;
  wire mux_337_nl;
  wire or_1093_nl;
  wire nand_158_nl;
  wire or_355_nl;
  wire nor_315_nl;
  wire[3:0] GEMM_3D_FLOAT_LOOP_3_1_GEMM_3D_FLOAT_LOOP_3_1_mux_2_nl;
  wire GEMM_3D_FLOAT_LOOP_3_1_GEMM_3D_FLOAT_LOOP_3_1_mux_4_nl;
  wire[3:0] GEMM_3D_FLOAT_LOOP_3_1_GEMM_3D_FLOAT_LOOP_3_1_mux_5_nl;
  wire mux_340_nl;
  wire nor_316_nl;
  wire and_710_nl;
  wire[39:0] APPLY_ROTARY_POS_EMB_LOOP_3_acc_6_nl;
  wire[40:0] nl_APPLY_ROTARY_POS_EMB_LOOP_3_acc_6_nl;
  wire[39:0] APPLY_ROTARY_POS_EMB_LOOP_3_acc_12_nl;
  wire[40:0] nl_APPLY_ROTARY_POS_EMB_LOOP_3_acc_12_nl;
  wire mux_1011_nl;
  wire nor_550_nl;
  wire and_1465_nl;
  wire and_1482_nl;
  wire mux_997_nl;
  wire nor_618_nl;
  wire and_1481_nl;
  wire mux_996_nl;
  wire nor_616_nl;
  wire nor_617_nl;
  wire nor_619_nl;
  wire nor_570_nl;
  wire mux_1009_nl;
  wire mux_1007_nl;
  wire nor_628_nl;
  wire mux_963_nl;
  wire and_1477_nl;
  wire nor_569_nl;
  wire nand_265_nl;
  wire mux_972_nl;
  wire nor_641_nl;
  wire mux_971_nl;
  wire or_1229_nl;
  wire mux_970_nl;
  wire nor_606_nl;
  wire or_1225_nl;
  wire[1:0] SF_LOOP_3_mux1h_10_nl;
  wire[6:0] SF_LOOP_3_mux1h_11_nl;
  wire[4:0] SF_LOOP_3_mux1h_12_nl;
  wire compute_sqrt_for_guess_inv_compute_sqrt_for_guess_inv_and_2_nl;
  wire compute_sqrt_for_guess_inv_mux_2_nl;
  wire[7:0] compute_sqrt_for_guess_inv_compute_sqrt_for_guess_inv_and_3_nl;
  wire[7:0] compute_sqrt_for_guess_inv_mux_3_nl;
  wire[28:0] compute_sqrt_for_guess_inv_and_6_nl;
  wire[28:0] compute_sqrt_for_guess_inv_mux1h_7_nl;
  wire not_2447_nl;
  wire[1:0] compute_sqrt_for_guess_inv_mux1h_8_nl;
  wire compute_sqrt_for_guess_inv_and_7_nl;
  wire compute_sqrt_for_guess_inv_mux1h_9_nl;
  wire[21:0] compute_sqrt_for_guess_inv_and_8_nl;
  wire[21:0] compute_sqrt_for_guess_inv_mux1h_10_nl;
  wire[4:0] compute_sqrt_for_guess_inv_and_9_nl;
  wire[4:0] compute_sqrt_for_guess_inv_mux1h_11_nl;
  wire[2:0] compute_sqrt_for_guess_inv_mux1h_12_nl;
  wire[8:0] compute_sqrt_for_guess_inv_mux1h_13_nl;
  wire LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_or_11_nl;
  wire[1:0] LINEAR_FORWARD_NO_MUL_LOOP_2_2_mux1h_5_nl;
  wire LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_and_1_nl;
  wire[38:0] LINEAR_FORWARD_NO_MUL_LOOP_2_2_mux1h_6_nl;
  wire LINEAR_FORWARD_NO_MUL_LOOP_2_mux_3_nl;
  wire[38:0] LINEAR_FORWARD_NO_MUL_LOOP_2_mux_4_nl;
  wire[3:0] acc_nl;
  wire[4:0] nl_acc_nl;
  wire operator_40_24_true_AC_TRN_AC_WRAP_or_5_nl;
  wire operator_40_24_true_AC_TRN_AC_WRAP_operator_40_24_true_AC_TRN_AC_WRAP_mux_3_nl;
  wire operator_40_24_true_AC_TRN_AC_WRAP_operator_40_24_true_AC_TRN_AC_WRAP_mux_4_nl;
  wire operator_40_24_true_AC_TRN_AC_WRAP_operator_40_24_true_AC_TRN_AC_WRAP_mux_5_nl;
  wire[2:0] acc_1_nl;
  wire[3:0] nl_acc_1_nl;
  wire operator_40_24_true_AC_TRN_AC_WRAP_mux_16_nl;
  wire operator_40_24_true_AC_TRN_AC_WRAP_mux_17_nl;
  wire operator_40_24_true_AC_TRN_AC_WRAP_mux_18_nl;
  wire[5:0] acc_2_nl;
  wire[6:0] nl_acc_2_nl;
  wire[2:0] compute_sqrt_for_mux1h_4_nl;
  wire compute_sqrt_for_or_7_nl;
  wire compute_sqrt_for_mux1h_5_nl;
  wire compute_sqrt_for_and_3_nl;
  wire[2:0] compute_sqrt_for_mux1h_6_nl;
  wire compute_sqrt_for_or_8_nl;
  wire[3:0] SF_LOOP_3_mux1h_13_nl;
  wire[2:0] SF_LOOP_3_mux1h_14_nl;
  wire[2:0] APPLY_ROTARY_POS_EMB_LOOP_6_APPLY_ROTARY_POS_EMB_LOOP_6_mux_2_nl;
  wire and_1498_nl;
  wire[2:0] APPLY_ROTARY_POS_EMB_LOOP_6_APPLY_ROTARY_POS_EMB_LOOP_6_mux_3_nl;
  wire APPLY_ROTARY_POS_EMB_LOOP_6_or_7_nl;
  wire mux_1014_nl;
  wire mux_1016_nl;
  wire nor_653_nl;
  wire[3:0] acc_5_nl;
  wire[4:0] nl_acc_5_nl;
  wire[6:0] acc_6_nl;
  wire[7:0] nl_acc_6_nl;
  wire and_1530_nl;
  wire[3:0] operator_40_24_true_AC_TRN_AC_WRAP_8_true_2_mux1h_3_nl;
  wire[19:0] operator_40_24_true_AC_TRN_AC_WRAP_8_true_2_mux1h_4_nl;
  wire[7:0] and_1502_nl;
  wire[7:0] mux1h_nl;
  wire[7:0] operator_40_24_true_AC_TRN_AC_WRAP_8_true_2_or_4_nl;
  wire[7:0] operator_40_24_true_AC_TRN_AC_WRAP_8_true_2_mux1h_5_nl;
  wire[7:0] LINEAR_FORWARD_NO_MUL_LOOP_5_3_else_if_acc_3_nl;
  wire[8:0] nl_LINEAR_FORWARD_NO_MUL_LOOP_5_3_else_if_acc_3_nl;
  wire operator_40_24_true_AC_TRN_AC_WRAP_8_true_2_and_2_nl;
  wire operator_40_24_true_AC_TRN_AC_WRAP_8_true_2_and_3_nl;
  wire operator_40_24_true_AC_TRN_AC_WRAP_8_true_2_or_5_nl;
  wire[7:0] LINEAR_FORWARD_NO_MUL_LOOP_5_2_else_if_acc_3_nl;
  wire[8:0] nl_LINEAR_FORWARD_NO_MUL_LOOP_5_2_else_if_acc_3_nl;
  wire and_1531_nl;
  wire and_1532_nl;
  wire nor_654_nl;
  wire INIT_2D_MEM_LOOP_2_2_or_5_nl;
  wire[8:0] RMS_NORM_LOOP_2_RMS_NORM_LOOP_2_mux_1_nl;
  wire RMS_NORM_LOOP_2_or_3_nl;
  wire mux_1018_nl;
  wire or_1242_nl;
  wire mux_1019_nl;
  wire RMS_NORM_LOOP_2_2_mux_6_nl;
  wire[38:0] RMS_NORM_LOOP_2_2_mux_7_nl;
  wire[39:0] RMS_NORM_LOOP_2_2_RMS_NORM_LOOP_2_2_and_2_nl;
  wire RMS_NORM_LOOP_2_2_mux_8_nl;
  wire[2:0] RMS_NORM_LOOP_2_2_mux_9_nl;
  wire[8:0] RMS_NORM_LOOP_2_2_mux_10_nl;
  wire[67:0] mul_5_nl;
  wire signed [91:0] nl_mul_5_nl;
  wire RMS_NORM_LOOP_1_1_mux_36_nl;
  wire[38:0] RMS_NORM_LOOP_1_1_mux_37_nl;
  wire[51:0] RMS_NORM_LOOP_1_1_mux_38_nl;
  wire[40:0] acc_13_nl;
  wire[41:0] nl_acc_13_nl;
  wire[23:0] RMS_NORM_LOOP_1_1_mux1h_5_nl;
  wire[23:0] operator_40_24_true_AC_TRN_AC_WRAP_acc_1_nl;
  wire[24:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_1_nl;
  wire[15:0] RMS_NORM_LOOP_1_1_mux1h_6_nl;
  wire RMS_NORM_LOOP_1_1_or_3_nl;
  wire RMS_NORM_LOOP_1_1_mux1h_7_nl;
  wire[2:0] RMS_NORM_LOOP_1_1_mux1h_8_nl;
  wire[35:0] RMS_NORM_LOOP_1_1_mux1h_9_nl;
  wire[1:0] SF_LOOP_3_mux_22_nl;
  wire[3:0] SF_LOOP_3_mux_23_nl;
  wire[1:0] SF_LOOP_3_mux_24_nl;
  wire[2:0] SF_LOOP_3_mux_25_nl;
  wire[1:0] SF_LOOP_3_mux_26_nl;
  wire[7:0] APPLY_ROTARY_POS_EMB_LOOP_6_APPLY_ROTARY_POS_EMB_LOOP_6_and_9_nl;
  wire not_2464_nl;
  wire[6:0] APPLY_ROTARY_POS_EMB_LOOP_6_APPLY_ROTARY_POS_EMB_LOOP_6_and_10_nl;
  wire not_2465_nl;
  wire[1:0] APPLY_ROTARY_POS_EMB_LOOP_6_mux_33_nl;
  wire[39:0] APPLY_ROTARY_POS_EMB_LOOP_6_mux_34_nl;
  wire[3:0] APPLY_ROTARY_POS_EMB_LOOP_6_APPLY_ROTARY_POS_EMB_LOOP_6_and_11_nl;
  wire[3:0] APPLY_ROTARY_POS_EMB_LOOP_6_mux_35_nl;
  wire not_2466_nl;
  wire APPLY_ROTARY_POS_EMB_LOOP_6_APPLY_ROTARY_POS_EMB_LOOP_6_and_12_nl;
  wire[2:0] APPLY_ROTARY_POS_EMB_LOOP_6_APPLY_ROTARY_POS_EMB_LOOP_6_and_13_nl;
  wire[2:0] APPLY_ROTARY_POS_EMB_LOOP_6_mux_36_nl;
  wire not_2467_nl;
  wire[6:0] APPLY_ROTARY_POS_EMB_LOOP_6_APPLY_ROTARY_POS_EMB_LOOP_6_and_14_nl;
  wire[6:0] APPLY_ROTARY_POS_EMB_LOOP_6_mux_37_nl;
  wire not_2468_nl;
  wire[1:0] APPLY_ROTARY_POS_EMB_LOOP_6_APPLY_ROTARY_POS_EMB_LOOP_6_or_3_nl;
  wire[1:0] APPLY_ROTARY_POS_EMB_LOOP_6_mux_38_nl;
  wire[36:0] APPLY_ROTARY_POS_EMB_LOOP_6_APPLY_ROTARY_POS_EMB_LOOP_6_and_15_nl;
  wire[36:0] APPLY_ROTARY_POS_EMB_LOOP_6_mux_39_nl;
  wire not_2469_nl;
  wire[2:0] APPLY_ROTARY_POS_EMB_LOOP_6_mux1h_20_nl;
  wire[7:0] SF_LOOP_3_SF_LOOP_3_and_4_nl;
  wire[7:0] SF_LOOP_3_mux_27_nl;
  wire not_2470_nl;
  wire[6:0] SF_LOOP_3_SF_LOOP_3_and_5_nl;
  wire[6:0] SF_LOOP_3_mux_28_nl;
  wire not_2471_nl;
  wire[1:0] SF_LOOP_3_mux1h_15_nl;
  wire SF_LOOP_3_SF_LOOP_3_and_6_nl;
  wire[34:0] SF_LOOP_3_SF_LOOP_3_and_7_nl;
  wire[34:0] SF_LOOP_3_mux_29_nl;
  wire not_2472_nl;
  wire[3:0] SF_LOOP_3_mux1h_16_nl;
  wire[2:0] for_for_acc_nl;
  wire[3:0] nl_for_for_acc_nl;
  wire[1:0] for_for_mux1h_7_nl;
  wire nor_656_nl;
  wire and_1512_nl;
  wire mux_1020_nl;
  wire nor_657_nl;
  wire and_1513_nl;
  wire mux_1021_nl;
  wire mux_1022_nl;
  wire and_1514_nl;
  wire mux_1023_nl;
  wire mux_1024_nl;
  wire nor_658_nl;
  wire nor_659_nl;
  wire[2:0] QUANTIZE_ACTIVATION_LOOP_3_acc_nl;
  wire[3:0] nl_QUANTIZE_ACTIVATION_LOOP_3_acc_nl;
  wire[1:0] QUANTIZE_ACTIVATION_LOOP_3_mux_3_nl;
  wire[2:0] LINEAR_FORWARD_NO_MUL_LOOP_3_2_acc_nl;
  wire[3:0] nl_LINEAR_FORWARD_NO_MUL_LOOP_3_2_acc_nl;
  wire[1:0] LINEAR_FORWARD_NO_MUL_LOOP_3_2_mux1h_3_nl;
  wire nor_660_nl;
  wire mux_1025_nl;
  wire or_1243_nl;
  wire mux_1026_nl;
  wire nand_268_nl;
  wire mux_1027_nl;
  wire or_1244_nl;
  wire or_1245_nl;
  wire mux_1028_nl;
  wire mux_1029_nl;
  wire or_1246_nl;
  wire or_1247_nl;
  wire and_1515_nl;
  wire mux_1030_nl;
  wire nor_661_nl;
  wire mux_1031_nl;
  wire and_1516_nl;
  wire[2:0] TRANSPOSE_LAST_TWO_DIMS_LOOP_3_TRANSPOSE_LAST_TWO_DIMS_LOOP_3_mux_1_nl;
  wire TRANSPOSE_LAST_TWO_DIMS_LOOP_3_or_4_nl;
  wire[1:0] TRANSPOSE_LAST_TWO_DIMS_LOOP_3_mux1h_7_nl;
  wire and_1517_nl;
  wire TRANSPOSE_LAST_TWO_DIMS_LOOP_3_or_5_nl;
  wire TRANSPOSE_LAST_TWO_DIMS_LOOP_3_or_6_nl;
  wire TRANSPOSE_LAST_TWO_DIMS_LOOP_3_or_7_nl;
  wire[1:0] CACHE_UPDATE_LOOP_3_1_mux1h_9_nl;
  wire and_1521_nl;
  wire and_1522_nl;
  wire and_1523_nl;
  wire[1:0] CACHE_UPDATE_LOOP_3_qif_mux_1_nl;
  wire and_1524_nl;
  wire[1:0] RESHAPE_2D_TO_3D_LOOP_3_mux1h_6_nl;
  wire and_1525_nl;
  wire and_1526_nl;
  wire and_1527_nl;
  wire and_1528_nl;
  wire[1:0] CACHE_UPDATE_LOOP_3_1_qif_mux_1_nl;
  wire and_1529_nl;

  // Interconnect Declarations for Component Instantiations 
  wire [55:0] nl_SOFTMAX_LOOP_5_SOFTMAX_LOOP_5_div_1_cmp_a;
  assign nl_SOFTMAX_LOOP_5_SOFTMAX_LOOP_5_div_1_cmp_a = {SOFTMAX_LOOP_5_SOFTMAX_LOOP_5_div_1_cmp_a_55
      , SOFTMAX_LOOP_5_SOFTMAX_LOOP_5_div_1_cmp_a_54_16 , 16'b0000000000000000};
  wire [39:0] nl_SOFTMAX_LOOP_5_SOFTMAX_LOOP_5_div_1_cmp_b;
  assign nl_SOFTMAX_LOOP_5_SOFTMAX_LOOP_5_div_1_cmp_b = {SOFTMAX_LOOP_5_SOFTMAX_LOOP_5_div_1_cmp_b_39
      , SOFTMAX_LOOP_5_SOFTMAX_LOOP_5_div_1_cmp_b_38_0};
  wire [71:0] nl_LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_div_1_cmp_a;
  assign nl_LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_div_1_cmp_a
      = {LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_div_1_cmp_a_71_32
      , 32'b00000000000000000000000000000000};
  wire [59:0] nl_LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_div_1_cmp_b;
  assign nl_LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_div_1_cmp_b
      = {LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_div_1_cmp_b_59_39
      , LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_div_1_cmp_b_38_0};
  wire [39:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_a;
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_a = {1'b0, signext_39_33({reg_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_a_32_0_ftd
      , 15'b000000000000000 , reg_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_a_32_0_ftd_1
      , 16'b0000000000000000})};
  wire [39:0] nl_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_b;
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_b = {operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_b_39
      , operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_b_38_30 , operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_b_29_0};
  wire [9:0] nl_APPLY_ROTARY_POS_EMB_LOOP_6_cosval_read_rom_cos_tab_rom_map_1_rg_addr;
  assign nl_APPLY_ROTARY_POS_EMB_LOOP_6_cosval_read_rom_cos_tab_rom_map_1_rg_addr
      = {APPLY_ROTARY_POS_EMB_LOOP_6_cosval_APPLY_ROTARY_POS_EMB_LOOP_6_cosval_conc_2_9_5
      , (APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva[4:0])};
  wire [9:0] nl_APPLY_ROTARY_POS_EMB_LOOP_6_sinval_read_rom_sin_tab_rom_map_1_rg_addr;
  assign nl_APPLY_ROTARY_POS_EMB_LOOP_6_sinval_read_rom_sin_tab_rom_map_1_rg_addr
      = {APPLY_ROTARY_POS_EMB_LOOP_6_cosval_APPLY_ROTARY_POS_EMB_LOOP_6_cosval_conc_2_9_5
      , (APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva[4:0])};
  wire[8:0] LINEAR_FORWARD_NO_MUL_LOOP_4_2_packed_val_acc_nl;
  wire[9:0] nl_LINEAR_FORWARD_NO_MUL_LOOP_4_2_packed_val_acc_nl;
  wire[6:0] LINEAR_FORWARD_NO_MUL_LOOP_4_2_packed_val_acc_1_nl;
  wire[7:0] nl_LINEAR_FORWARD_NO_MUL_LOOP_4_2_packed_val_acc_1_nl;
  wire [15:0] nl_LINEAR_FORWARD_NO_MUL_LOOP_4_2_packed_val_read_rom_v_weights_rom_map_1_rg_addr;
  assign nl_LINEAR_FORWARD_NO_MUL_LOOP_4_2_packed_val_acc_1_nl = ({reg_CACHE_UPDATE_LOOP_2_1_j_2_0_ftd
      , reg_CACHE_UPDATE_LOOP_2_1_j_2_0_ftd_1 , APPLY_ROTARY_POS_EMB_LOOP_6_acc_29_psp_4})
      + conv_u2u_2_7(SF_LOOP_3_acc_17_itm_8_0[8:7]);
  assign LINEAR_FORWARD_NO_MUL_LOOP_4_2_packed_val_acc_1_nl = nl_LINEAR_FORWARD_NO_MUL_LOOP_4_2_packed_val_acc_1_nl[6:0];
  assign nl_LINEAR_FORWARD_NO_MUL_LOOP_4_2_packed_val_acc_nl = conv_u2u_7_9(LINEAR_FORWARD_NO_MUL_LOOP_4_2_packed_val_acc_1_nl)
      + conv_u2u_8_9({reg_CACHE_UPDATE_LOOP_2_1_j_2_0_ftd , reg_CACHE_UPDATE_LOOP_2_1_j_2_0_ftd_1
      , APPLY_ROTARY_POS_EMB_LOOP_6_acc_29_psp_4 , 1'b0});
  assign LINEAR_FORWARD_NO_MUL_LOOP_4_2_packed_val_acc_nl = nl_LINEAR_FORWARD_NO_MUL_LOOP_4_2_packed_val_acc_nl[8:0];
  assign nl_LINEAR_FORWARD_NO_MUL_LOOP_4_2_packed_val_read_rom_v_weights_rom_map_1_rg_addr
      = {LINEAR_FORWARD_NO_MUL_LOOP_4_2_packed_val_acc_nl , (SF_LOOP_3_acc_17_itm_8_0[6:0])};
  wire [15:0] nl_LINEAR_FORWARD_NO_MUL_LOOP_4_1_packed_val_read_rom_k_weights_rom_map_1_rg_addr;
  assign nl_LINEAR_FORWARD_NO_MUL_LOOP_4_1_packed_val_read_rom_k_weights_rom_map_1_rg_addr
      = {LINEAR_FORWARD_NO_MUL_LOOP_4_1_packed_val_LINEAR_FORWARD_NO_MUL_LOOP_4_1_packed_val_LINEAR_FORWARD_NO_MUL_LOOP_4_1_packed_val_conc_2_15_7
      , (INIT_2D_MEM_LOOP_2_2_acc_itm[6:0])};
  wire[8:0] LINEAR_FORWARD_NO_MUL_LOOP_4_packed_val_acc_nl;
  wire[9:0] nl_LINEAR_FORWARD_NO_MUL_LOOP_4_packed_val_acc_nl;
  wire[6:0] LINEAR_FORWARD_NO_MUL_LOOP_4_packed_val_acc_1_nl;
  wire[7:0] nl_LINEAR_FORWARD_NO_MUL_LOOP_4_packed_val_acc_1_nl;
  wire [15:0] nl_LINEAR_FORWARD_NO_MUL_LOOP_4_packed_val_read_rom_q_weights_rom_map_1_rg_addr;
  assign nl_LINEAR_FORWARD_NO_MUL_LOOP_4_packed_val_acc_1_nl = ({GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2_0
      , LINEAR_FORWARD_NO_MUL_LOOP_4_ki_4_0_sva_3_0}) + conv_u2u_2_7(reg_operator_40_24_true_AC_TRN_AC_WRAP_1_slc_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z_17_0_1_ftd_1[8:7]);
  assign LINEAR_FORWARD_NO_MUL_LOOP_4_packed_val_acc_1_nl = nl_LINEAR_FORWARD_NO_MUL_LOOP_4_packed_val_acc_1_nl[6:0];
  assign nl_LINEAR_FORWARD_NO_MUL_LOOP_4_packed_val_acc_nl = conv_u2u_7_9(LINEAR_FORWARD_NO_MUL_LOOP_4_packed_val_acc_1_nl)
      + conv_u2u_8_9({GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2_0 , LINEAR_FORWARD_NO_MUL_LOOP_4_ki_4_0_sva_3_0
      , 1'b0});
  assign LINEAR_FORWARD_NO_MUL_LOOP_4_packed_val_acc_nl = nl_LINEAR_FORWARD_NO_MUL_LOOP_4_packed_val_acc_nl[8:0];
  assign nl_LINEAR_FORWARD_NO_MUL_LOOP_4_packed_val_read_rom_q_weights_rom_map_1_rg_addr
      = {LINEAR_FORWARD_NO_MUL_LOOP_4_packed_val_acc_nl , (reg_operator_40_24_true_AC_TRN_AC_WRAP_1_slc_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z_17_0_1_ftd_1[6:0])};
  wire[2:0] CACHE_UPDATE_LOOP_3_qif_acc_nl;
  wire[3:0] nl_CACHE_UPDATE_LOOP_3_qif_acc_nl;
  wire [10:0] nl_CACHE_UPDATE_LOOP_3_qif_read_rom_k_cache_rom_map_1_rg_addr;
  assign nl_CACHE_UPDATE_LOOP_3_qif_acc_nl = conv_s2u_2_3(CACHE_UPDATE_LOOP_3_qif_acc_5_sdt_1[5:4])
      + APPLY_ROTARY_POS_EMB_LOOP_1_i_3_0_sva_2_0;
  assign CACHE_UPDATE_LOOP_3_qif_acc_nl = nl_CACHE_UPDATE_LOOP_3_qif_acc_nl[2:0];
  assign nl_CACHE_UPDATE_LOOP_3_qif_read_rom_k_cache_rom_map_1_rg_addr = {CACHE_UPDATE_LOOP_3_qif_acc_nl
      , (CACHE_UPDATE_LOOP_3_qif_acc_5_sdt_1[3:0]) , (reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_2_1[0])
      , reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_0 , reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_1};
  wire[2:0] CACHE_UPDATE_LOOP_3_1_qif_acc_nl;
  wire[3:0] nl_CACHE_UPDATE_LOOP_3_1_qif_acc_nl;
  wire [10:0] nl_CACHE_UPDATE_LOOP_3_1_qif_read_rom_v_cache_rom_map_1_rg_addr;
  assign nl_CACHE_UPDATE_LOOP_3_1_qif_acc_nl = conv_s2u_2_3(CACHE_UPDATE_LOOP_3_1_qif_acc_5_sdt_1[5:4])
      + GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2_0;
  assign CACHE_UPDATE_LOOP_3_1_qif_acc_nl = nl_CACHE_UPDATE_LOOP_3_1_qif_acc_nl[2:0];
  assign nl_CACHE_UPDATE_LOOP_3_1_qif_read_rom_v_cache_rom_map_1_rg_addr = {CACHE_UPDATE_LOOP_3_1_qif_acc_nl
      , (CACHE_UPDATE_LOOP_3_1_qif_acc_5_sdt_1[3:0]) , (APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva[3:0])};
  wire [15:0] nl_LINEAR_FORWARD_NO_MUL_LOOP_4_3_packed_val_read_rom_o_weights_rom_map_1_rg_addr;
  assign nl_LINEAR_FORWARD_NO_MUL_LOOP_4_3_packed_val_read_rom_o_weights_rom_map_1_rg_addr
      = {LINEAR_FORWARD_NO_MUL_LOOP_4_1_packed_val_LINEAR_FORWARD_NO_MUL_LOOP_4_1_packed_val_LINEAR_FORWARD_NO_MUL_LOOP_4_1_packed_val_conc_2_15_7
      , (INIT_2D_MEM_LOOP_2_2_acc_itm[6:0])};
  wire [31:0] nl_dut_core_strm_out_rsci_inst_strm_out_rsci_idat;
  assign nl_dut_core_strm_out_rsci_inst_strm_out_rsci_idat = {strm_out_rsci_idat_31_2
      , 2'b00};
  wire  nl_dut_core_core_fsm_inst_compute_sqrt_for_C_15_tr0;
  assign nl_dut_core_core_fsm_inst_compute_sqrt_for_C_15_tr0 = ~ APPLY_ROTARY_POS_EMB_LOOP_6_slc_APPLY_ROTARY_POS_EMB_LOOP_6_acc_2_itm;
  wire  nl_dut_core_core_fsm_inst_RMS_NORM_LOOP_2_C_5_tr0;
  assign nl_dut_core_core_fsm_inst_RMS_NORM_LOOP_2_C_5_tr0 = exit_QUANTIZE_ACTIVATION_LOOP_2_sva_dfm
      & (~ APPLY_ROTARY_POS_EMB_LOOP_6_slc_APPLY_ROTARY_POS_EMB_LOOP_6_acc_2_itm);
  wire  nl_dut_core_core_fsm_inst_QUANTIZE_ACTIVATION_LOOP_5_C_4_tr0;
  assign nl_dut_core_core_fsm_inst_QUANTIZE_ACTIVATION_LOOP_5_C_4_tr0 = APPLY_ROTARY_POS_EMB_LOOP_1_i_3_0_sva_2_0[2];
  wire  nl_dut_core_core_fsm_inst_QUANTIZE_ACTIVATION_LOOP_4_C_0_tr0;
  assign nl_dut_core_core_fsm_inst_QUANTIZE_ACTIVATION_LOOP_4_C_0_tr0 = z_out_11_4_0[4];
  wire  nl_dut_core_core_fsm_inst_QUANTIZE_ACTIVATION_LOOP_3_C_0_tr0;
  assign nl_dut_core_core_fsm_inst_QUANTIZE_ACTIVATION_LOOP_3_C_0_tr0 = ~ z_out_29_2;
  wire  nl_dut_core_core_fsm_inst_LINEAR_FORWARD_NO_MUL_LOOP_4_C_1_tr0;
  assign nl_dut_core_core_fsm_inst_LINEAR_FORWARD_NO_MUL_LOOP_4_C_1_tr0 = (LINEAR_FORWARD_NO_MUL_LOOP_4_ki_4_0_sva_2[4])
      & (z_out_11_4_0[4]) & (LINEAR_FORWARD_NO_MUL_LOOP_4_2_ki_4_0_sva_2[4]);
  wire  nl_dut_core_core_fsm_inst_LINEAR_FORWARD_NO_MUL_LOOP_3_C_0_tr0;
  assign nl_dut_core_core_fsm_inst_LINEAR_FORWARD_NO_MUL_LOOP_3_C_0_tr0 = ~(z_out_28_2
      | z_out_29_2 | z_out_30_2);
  wire  nl_dut_core_core_fsm_inst_RESHAPE_2D_TO_3D_LOOP_3_2_C_3_tr0;
  assign nl_dut_core_core_fsm_inst_RESHAPE_2D_TO_3D_LOOP_3_2_C_3_tr0 = CACHE_UPDATE_LOOP_3_CACHE_UPDATE_LOOP_3_nor_itm
      & exit_APPLY_ROTARY_POS_EMB_LOOP_3_sva_dfm;
  wire  nl_dut_core_core_fsm_inst_APPLY_ROTARY_POS_EMB_LOOP_6_C_4_tr0;
  assign nl_dut_core_core_fsm_inst_APPLY_ROTARY_POS_EMB_LOOP_6_C_4_tr0 = ~ APPLY_ROTARY_POS_EMB_LOOP_6_slc_APPLY_ROTARY_POS_EMB_LOOP_6_acc_2_itm;
  wire  nl_dut_core_core_fsm_inst_APPLY_ROTARY_POS_EMB_LOOP_4_C_0_tr0;
  assign nl_dut_core_core_fsm_inst_APPLY_ROTARY_POS_EMB_LOOP_4_C_0_tr0 = APPLY_ROTARY_POS_EMB_LOOP_1_i_3_0_sva_2[3];
  wire  nl_dut_core_core_fsm_inst_CACHE_UPDATE_LOOP_2_C_0_tr0;
  assign nl_dut_core_core_fsm_inst_CACHE_UPDATE_LOOP_2_C_0_tr0 = ~(z_out_29_2 | z_out_30_2);
  wire  nl_dut_core_core_fsm_inst_TRANSPOSE_LAST_TWO_DIMS_LOOP_3_C_2_tr0;
  assign nl_dut_core_core_fsm_inst_TRANSPOSE_LAST_TWO_DIMS_LOOP_3_C_2_tr0 = ~ APPLY_ROTARY_POS_EMB_LOOP_6_slc_APPLY_ROTARY_POS_EMB_LOOP_6_acc_2_itm;
  wire  nl_dut_core_core_fsm_inst_TRANSPOSE_LAST_TWO_DIMS_LOOP_2_C_0_tr0;
  assign nl_dut_core_core_fsm_inst_TRANSPOSE_LAST_TWO_DIMS_LOOP_2_C_0_tr0 = ~ z_out_30_2;
  wire  nl_dut_core_core_fsm_inst_TRANSPOSE_LAST_TWO_DIMS_LOOP_1_C_0_tr0;
  assign nl_dut_core_core_fsm_inst_TRANSPOSE_LAST_TWO_DIMS_LOOP_1_C_0_tr0 = APPLY_ROTARY_POS_EMB_LOOP_1_i_3_0_sva_2[3];
  wire  nl_dut_core_core_fsm_inst_GEMM_3D_FLOAT_LOOP_4_C_4_tr0;
  assign nl_dut_core_core_fsm_inst_GEMM_3D_FLOAT_LOOP_4_C_4_tr0 = ~ APPLY_ROTARY_POS_EMB_LOOP_6_slc_APPLY_ROTARY_POS_EMB_LOOP_6_acc_2_itm;
  wire  nl_dut_core_core_fsm_inst_GEMM_3D_FLOAT_LOOP_3_C_2_tr0;
  assign nl_dut_core_core_fsm_inst_GEMM_3D_FLOAT_LOOP_3_C_2_tr0 = ~ z_out_30_2;
  wire  nl_dut_core_core_fsm_inst_GEMM_3D_FLOAT_LOOP_1_C_0_tr0;
  assign nl_dut_core_core_fsm_inst_GEMM_3D_FLOAT_LOOP_1_C_0_tr0 = GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2[3];
  wire  nl_dut_core_core_fsm_inst_SF_LOOP_3_C_12_tr0;
  assign nl_dut_core_core_fsm_inst_SF_LOOP_3_C_12_tr0 = ~ APPLY_ROTARY_POS_EMB_LOOP_6_slc_APPLY_ROTARY_POS_EMB_LOOP_6_acc_2_itm;
  wire  nl_dut_core_core_fsm_inst_SF_LOOP_1_C_0_tr0;
  assign nl_dut_core_core_fsm_inst_SF_LOOP_1_C_0_tr0 = GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2[3];
  wire  nl_dut_core_core_fsm_inst_SOFTMAX_LOOP_3_C_1_tr0;
  assign nl_dut_core_core_fsm_inst_SOFTMAX_LOOP_3_C_1_tr0 = ~ APPLY_ROTARY_POS_EMB_LOOP_6_slc_APPLY_ROTARY_POS_EMB_LOOP_6_acc_2_itm;
  wire  nl_dut_core_core_fsm_inst_SOFTMAX_LOOP_4_C_4_tr0;
  assign nl_dut_core_core_fsm_inst_SOFTMAX_LOOP_4_C_4_tr0 = ~ APPLY_ROTARY_POS_EMB_LOOP_6_slc_APPLY_ROTARY_POS_EMB_LOOP_6_acc_2_itm;
  wire  nl_dut_core_core_fsm_inst_SOFTMAX_LOOP_5_C_21_tr0;
  assign nl_dut_core_core_fsm_inst_SOFTMAX_LOOP_5_C_21_tr0 = ~ APPLY_ROTARY_POS_EMB_LOOP_6_slc_APPLY_ROTARY_POS_EMB_LOOP_6_acc_2_itm;
  wire  nl_dut_core_core_fsm_inst_SOFTMAX_LOOP_1_C_2_tr0;
  assign nl_dut_core_core_fsm_inst_SOFTMAX_LOOP_1_C_2_tr0 = APPLY_ROTARY_POS_EMB_LOOP_1_i_3_0_sva_2[3];
  wire  nl_dut_core_core_fsm_inst_GEMM_3D_FLOAT_LOOP_4_1_C_4_tr0;
  assign nl_dut_core_core_fsm_inst_GEMM_3D_FLOAT_LOOP_4_1_C_4_tr0 = ~ APPLY_ROTARY_POS_EMB_LOOP_6_slc_APPLY_ROTARY_POS_EMB_LOOP_6_acc_2_itm;
  wire  nl_dut_core_core_fsm_inst_GEMM_3D_FLOAT_LOOP_3_1_C_2_tr0;
  assign nl_dut_core_core_fsm_inst_GEMM_3D_FLOAT_LOOP_3_1_C_2_tr0 = ~ z_out_28_2;
  wire  nl_dut_core_core_fsm_inst_GEMM_3D_FLOAT_LOOP_1_1_C_0_tr0;
  assign nl_dut_core_core_fsm_inst_GEMM_3D_FLOAT_LOOP_1_1_C_0_tr0 = GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2[3];
  wire  nl_dut_core_core_fsm_inst_ATTN_2D_LOOP_3_C_2_tr0;
  assign nl_dut_core_core_fsm_inst_ATTN_2D_LOOP_3_C_2_tr0 = ~ APPLY_ROTARY_POS_EMB_LOOP_6_slc_APPLY_ROTARY_POS_EMB_LOOP_6_acc_2_itm;
  wire  nl_dut_core_core_fsm_inst_ATTN_2D_LOOP_2_C_0_tr0;
  assign nl_dut_core_core_fsm_inst_ATTN_2D_LOOP_2_C_0_tr0 = APPLY_ROTARY_POS_EMB_LOOP_1_i_3_0_sva_2[3];
  wire  nl_dut_core_core_fsm_inst_RMS_NORM_LOOP_1_2_C_3_tr0;
  assign nl_dut_core_core_fsm_inst_RMS_NORM_LOOP_1_2_C_3_tr0 = ~ APPLY_ROTARY_POS_EMB_LOOP_6_slc_APPLY_ROTARY_POS_EMB_LOOP_6_acc_2_itm;
  wire  nl_dut_core_core_fsm_inst_compute_sqrt_1_for_C_15_tr0;
  assign nl_dut_core_core_fsm_inst_compute_sqrt_1_for_C_15_tr0 = ~ APPLY_ROTARY_POS_EMB_LOOP_6_slc_APPLY_ROTARY_POS_EMB_LOOP_6_acc_2_itm;
  wire  nl_dut_core_core_fsm_inst_RMS_NORM_LOOP_2_2_C_5_tr0;
  assign nl_dut_core_core_fsm_inst_RMS_NORM_LOOP_2_2_C_5_tr0 = (~ APPLY_ROTARY_POS_EMB_LOOP_6_slc_APPLY_ROTARY_POS_EMB_LOOP_6_acc_2_itm)
      & exit_QUANTIZE_ACTIVATION_LOOP_2_1_sva_dfm;
  wire  nl_dut_core_core_fsm_inst_QUANTIZE_ACTIVATION_LOOP_5_1_C_4_tr0;
  assign nl_dut_core_core_fsm_inst_QUANTIZE_ACTIVATION_LOOP_5_1_C_4_tr0 = APPLY_ROTARY_POS_EMB_LOOP_1_i_3_0_sva_2_0[2];
  wire  nl_dut_core_core_fsm_inst_QUANTIZE_ACTIVATION_LOOP_4_1_C_0_tr0;
  assign nl_dut_core_core_fsm_inst_QUANTIZE_ACTIVATION_LOOP_4_1_C_0_tr0 = z_out_11_4_0[4];
  wire  nl_dut_core_core_fsm_inst_QUANTIZE_ACTIVATION_LOOP_3_1_C_0_tr0;
  assign nl_dut_core_core_fsm_inst_QUANTIZE_ACTIVATION_LOOP_3_1_C_0_tr0 = ~ z_out_29_2;
  wire  nl_dut_core_core_fsm_inst_LINEAR_FORWARD_NO_MUL_LOOP_5_3_C_3_tr0;
  assign nl_dut_core_core_fsm_inst_LINEAR_FORWARD_NO_MUL_LOOP_5_3_C_3_tr0 = APPLY_ROTARY_POS_EMB_LOOP_1_i_3_0_sva_2_0[2];
  wire  nl_dut_core_core_fsm_inst_LINEAR_FORWARD_NO_MUL_LOOP_4_3_C_1_tr0;
  assign nl_dut_core_core_fsm_inst_LINEAR_FORWARD_NO_MUL_LOOP_4_3_C_1_tr0 = z_out_11_4_0[4];
  wire  nl_dut_core_core_fsm_inst_LINEAR_FORWARD_NO_MUL_LOOP_3_3_C_0_tr0;
  assign nl_dut_core_core_fsm_inst_LINEAR_FORWARD_NO_MUL_LOOP_3_3_C_0_tr0 = ~ z_out_29_2;
  wire  nl_dut_core_core_fsm_inst_LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_33_tr0;
  assign nl_dut_core_core_fsm_inst_LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_33_tr0 = ~ APPLY_ROTARY_POS_EMB_LOOP_6_slc_APPLY_ROTARY_POS_EMB_LOOP_6_acc_2_itm;
  wire  nl_dut_core_core_fsm_inst_for_1_for_C_2_tr0;
  assign nl_dut_core_core_fsm_inst_for_1_for_C_2_tr0 = ~ APPLY_ROTARY_POS_EMB_LOOP_6_slc_APPLY_ROTARY_POS_EMB_LOOP_6_acc_2_itm;
  mgc_div #(.width_a(32'sd56),
  .width_b(32'sd40),
  .signd(32'sd1)) SOFTMAX_LOOP_5_SOFTMAX_LOOP_5_div_1_cmp (
      .a(nl_SOFTMAX_LOOP_5_SOFTMAX_LOOP_5_div_1_cmp_a[55:0]),
      .b(nl_SOFTMAX_LOOP_5_SOFTMAX_LOOP_5_div_1_cmp_b[39:0]),
      .z(SOFTMAX_LOOP_5_SOFTMAX_LOOP_5_div_1_cmp_z)
    );
  mgc_div #(.width_a(32'sd72),
  .width_b(32'sd60),
  .signd(32'sd1)) LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_div_1_cmp
      (
      .a(nl_LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_div_1_cmp_a[71:0]),
      .b(nl_LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_div_1_cmp_b[59:0]),
      .z(LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_div_1_cmp_z)
    );
  mgc_div #(.width_a(32'sd40),
  .width_b(32'sd40),
  .signd(32'sd1)) operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp (
      .a(nl_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_a[39:0]),
      .b(nl_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_b[39:0]),
      .z(operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z)
    );
  dutmgc_rom_33_960_17_1  APPLY_ROTARY_POS_EMB_LOOP_6_cosval_read_rom_cos_tab_rom_map_1_rg
      (
      .addr(nl_APPLY_ROTARY_POS_EMB_LOOP_6_cosval_read_rom_cos_tab_rom_map_1_rg_addr[9:0]),
      .data_out(APPLY_ROTARY_POS_EMB_LOOP_6_cosval_read_rom_cos_tab_rom_map_1_itm)
    );
  dutmgc_rom_34_384_12_1  RMS_NORM_LOOP_2_read_rom_ln_weight_in_rom_map_1_rg (
      .addr(INIT_2D_MEM_LOOP_2_2_acc_itm),
      .data_out(RMS_NORM_LOOP_2_read_rom_ln_weight_in_rom_map_1_itm)
    );
  dutmgc_rom_35_960_17_1  APPLY_ROTARY_POS_EMB_LOOP_6_sinval_read_rom_sin_tab_rom_map_1_rg
      (
      .addr(nl_APPLY_ROTARY_POS_EMB_LOOP_6_sinval_read_rom_sin_tab_rom_map_1_rg_addr[9:0]),
      .data_out(APPLY_ROTARY_POS_EMB_LOOP_6_sinval_read_rom_sin_tab_rom_map_1_itm)
    );
  dutmgc_rom_36_384_13_1  RMS_NORM_LOOP_2_2_read_rom_ln_weight_rom_map_1_rg (
      .addr(INIT_2D_MEM_LOOP_2_2_acc_itm),
      .data_out(RMS_NORM_LOOP_2_2_read_rom_ln_weight_rom_map_1_itm)
    );
  dutmgc_rom_37_36864_8_1  LINEAR_FORWARD_NO_MUL_LOOP_4_2_packed_val_read_rom_v_weights_rom_map_1_rg
      (
      .addr(nl_LINEAR_FORWARD_NO_MUL_LOOP_4_2_packed_val_read_rom_v_weights_rom_map_1_rg_addr[15:0]),
      .data_out(LINEAR_FORWARD_NO_MUL_LOOP_4_2_packed_val_read_rom_v_weights_rom_map_1_itm)
    );
  dutmgc_rom_38_36864_8_1  LINEAR_FORWARD_NO_MUL_LOOP_4_1_packed_val_read_rom_k_weights_rom_map_1_rg
      (
      .addr(nl_LINEAR_FORWARD_NO_MUL_LOOP_4_1_packed_val_read_rom_k_weights_rom_map_1_rg_addr[15:0]),
      .data_out(LINEAR_FORWARD_NO_MUL_LOOP_4_1_packed_val_read_rom_k_weights_rom_map_1_itm)
    );
  dutmgc_rom_39_36864_8_1  LINEAR_FORWARD_NO_MUL_LOOP_4_packed_val_read_rom_q_weights_rom_map_1_rg
      (
      .addr(nl_LINEAR_FORWARD_NO_MUL_LOOP_4_packed_val_read_rom_q_weights_rom_map_1_rg_addr[15:0]),
      .data_out(LINEAR_FORWARD_NO_MUL_LOOP_4_packed_val_read_rom_q_weights_rom_map_1_itm)
    );
  dutmgc_rom_40_1920_40_1  CACHE_UPDATE_LOOP_3_qif_read_rom_k_cache_rom_map_1_rg
      (
      .addr(nl_CACHE_UPDATE_LOOP_3_qif_read_rom_k_cache_rom_map_1_rg_addr[10:0]),
      .data_out(CACHE_UPDATE_LOOP_3_qif_read_rom_k_cache_rom_map_1_itm)
    );
  dutmgc_rom_41_1920_40_1  CACHE_UPDATE_LOOP_3_1_qif_read_rom_v_cache_rom_map_1_rg
      (
      .addr(nl_CACHE_UPDATE_LOOP_3_1_qif_read_rom_v_cache_rom_map_1_rg_addr[10:0]),
      .data_out(CACHE_UPDATE_LOOP_3_1_qif_read_rom_v_cache_rom_map_1_itm)
    );
  dutmgc_rom_42_36864_8_1  LINEAR_FORWARD_NO_MUL_LOOP_4_3_packed_val_read_rom_o_weights_rom_map_1_rg
      (
      .addr(nl_LINEAR_FORWARD_NO_MUL_LOOP_4_3_packed_val_read_rom_o_weights_rom_map_1_rg_addr[15:0]),
      .data_out(LINEAR_FORWARD_NO_MUL_LOOP_4_3_packed_val_read_rom_o_weights_rom_map_1_itm)
    );
  dut_core_strm_in_rsci dut_core_strm_in_rsci_inst (
      .strm_in_rsc_dat(strm_in_rsc_dat),
      .strm_in_rsc_vld(strm_in_rsc_vld),
      .strm_in_rsc_rdy(strm_in_rsc_rdy),
      .strm_in_rsci_oswt(reg_strm_in_rsci_iswt0_cse),
      .strm_in_rsci_wen_comp(strm_in_rsci_wen_comp),
      .strm_in_rsci_idat_mxwt(strm_in_rsci_idat_mxwt)
    );
  dut_core_strm_out_rsci dut_core_strm_out_rsci_inst (
      .strm_out_rsc_dat(strm_out_rsc_dat),
      .strm_out_rsc_vld(strm_out_rsc_vld),
      .strm_out_rsc_rdy(strm_out_rsc_rdy),
      .strm_out_rsci_oswt(reg_strm_out_rsci_iswt0_cse),
      .strm_out_rsci_wen_comp(strm_out_rsci_wen_comp),
      .strm_out_rsci_idat(nl_dut_core_strm_out_rsci_inst_strm_out_rsci_idat[31:0])
    );
  dut_core_staller dut_core_staller_inst (
      .en(en),
      .core_wen1(core_wen1),
      .strm_in_rsci_wen_comp(strm_in_rsci_wen_comp),
      .strm_out_rsci_wen_comp(strm_out_rsci_wen_comp),
      .input_rsc_clken_d_1(input_rsc_clken_d_1)
    );
  dut_core_wait_dp dut_core_wait_dp_inst (
      .clk(clk),
      .rst(rst),
      .rms_norm_384_div_cmp_z(rms_norm_384_div_cmp_z),
      .core_wen1(core_wen1),
      .rms_norm_384_div_cmp_z_oreg(rms_norm_384_div_cmp_z_oreg)
    );
  dut_core_core_fsm dut_core_core_fsm_inst (
      .clk(clk),
      .rst(rst),
      .input_rsc_clken_d_1(input_rsc_clken_d_1),
      .fsm_output(fsm_output),
      .for_for_C_2_tr0(CACHE_UPDATE_LOOP_3_CACHE_UPDATE_LOOP_3_nor_itm),
      .compute_sqrt_for_C_15_tr0(nl_dut_core_core_fsm_inst_compute_sqrt_for_C_15_tr0),
      .RMS_NORM_LOOP_2_C_5_tr0(nl_dut_core_core_fsm_inst_RMS_NORM_LOOP_2_C_5_tr0),
      .QUANTIZE_ACTIVATION_LOOP_5_C_4_tr0(nl_dut_core_core_fsm_inst_QUANTIZE_ACTIVATION_LOOP_5_C_4_tr0),
      .QUANTIZE_ACTIVATION_LOOP_4_C_0_tr0(nl_dut_core_core_fsm_inst_QUANTIZE_ACTIVATION_LOOP_4_C_0_tr0),
      .QUANTIZE_ACTIVATION_LOOP_3_C_0_tr0(nl_dut_core_core_fsm_inst_QUANTIZE_ACTIVATION_LOOP_3_C_0_tr0),
      .attention_5_1_384_384_8_48_q_proj_re_vinit_C_1_tr0(CACHE_UPDATE_LOOP_3_CACHE_UPDATE_LOOP_3_nor_itm),
      .LINEAR_FORWARD_NO_MUL_LOOP_5_C_5_tr0(CACHE_UPDATE_LOOP_3_CACHE_UPDATE_LOOP_3_nor_itm),
      .LINEAR_FORWARD_NO_MUL_LOOP_4_C_1_tr0(nl_dut_core_core_fsm_inst_LINEAR_FORWARD_NO_MUL_LOOP_4_C_1_tr0),
      .LINEAR_FORWARD_NO_MUL_LOOP_3_C_0_tr0(nl_dut_core_core_fsm_inst_LINEAR_FORWARD_NO_MUL_LOOP_3_C_0_tr0),
      .LINEAR_FORWARD_NO_MUL_LOOP_2_C_65_tr0(CACHE_UPDATE_LOOP_3_CACHE_UPDATE_LOOP_3_nor_itm),
      .RESHAPE_2D_TO_3D_LOOP_3_C_2_tr0(CACHE_UPDATE_LOOP_3_CACHE_UPDATE_LOOP_3_nor_itm),
      .RESHAPE_2D_TO_3D_LOOP_2_C_0_tr0(CACHE_UPDATE_LOOP_1_and_cse),
      .RESHAPE_2D_TO_3D_LOOP_3_2_C_3_tr0(nl_dut_core_core_fsm_inst_RESHAPE_2D_TO_3D_LOOP_3_2_C_3_tr0),
      .RESHAPE_2D_TO_3D_LOOP_2_2_C_0_tr0(CACHE_UPDATE_LOOP_1_and_cse),
      .APPLY_ROTARY_POS_EMB_LOOP_6_C_4_tr0(nl_dut_core_core_fsm_inst_APPLY_ROTARY_POS_EMB_LOOP_6_C_4_tr0),
      .APPLY_ROTARY_POS_EMB_LOOP_4_C_0_tr0(nl_dut_core_core_fsm_inst_APPLY_ROTARY_POS_EMB_LOOP_4_C_0_tr0),
      .CACHE_UPDATE_LOOP_3_C_2_tr0(CACHE_UPDATE_LOOP_3_CACHE_UPDATE_LOOP_3_nor_itm),
      .CACHE_UPDATE_LOOP_2_C_0_tr0(nl_dut_core_core_fsm_inst_CACHE_UPDATE_LOOP_2_C_0_tr0),
      .CACHE_UPDATE_LOOP_1_C_0_tr0(CACHE_UPDATE_LOOP_1_and_cse),
      .TRANSPOSE_LAST_TWO_DIMS_LOOP_3_C_2_tr0(nl_dut_core_core_fsm_inst_TRANSPOSE_LAST_TWO_DIMS_LOOP_3_C_2_tr0),
      .TRANSPOSE_LAST_TWO_DIMS_LOOP_2_C_0_tr0(nl_dut_core_core_fsm_inst_TRANSPOSE_LAST_TWO_DIMS_LOOP_2_C_0_tr0),
      .TRANSPOSE_LAST_TWO_DIMS_LOOP_1_C_0_tr0(nl_dut_core_core_fsm_inst_TRANSPOSE_LAST_TWO_DIMS_LOOP_1_C_0_tr0),
      .GEMM_3D_FLOAT_LOOP_4_C_4_tr0(nl_dut_core_core_fsm_inst_GEMM_3D_FLOAT_LOOP_4_C_4_tr0),
      .GEMM_3D_FLOAT_LOOP_3_C_2_tr0(nl_dut_core_core_fsm_inst_GEMM_3D_FLOAT_LOOP_3_C_2_tr0),
      .GEMM_3D_FLOAT_LOOP_1_C_0_tr0(nl_dut_core_core_fsm_inst_GEMM_3D_FLOAT_LOOP_1_C_0_tr0),
      .SF_LOOP_3_C_12_tr0(nl_dut_core_core_fsm_inst_SF_LOOP_3_C_12_tr0),
      .SF_LOOP_1_C_0_tr0(nl_dut_core_core_fsm_inst_SF_LOOP_1_C_0_tr0),
      .SOFTMAX_LOOP_3_C_1_tr0(nl_dut_core_core_fsm_inst_SOFTMAX_LOOP_3_C_1_tr0),
      .SOFTMAX_LOOP_4_C_4_tr0(nl_dut_core_core_fsm_inst_SOFTMAX_LOOP_4_C_4_tr0),
      .SOFTMAX_LOOP_5_C_21_tr0(nl_dut_core_core_fsm_inst_SOFTMAX_LOOP_5_C_21_tr0),
      .SOFTMAX_LOOP_1_C_2_tr0(nl_dut_core_core_fsm_inst_SOFTMAX_LOOP_1_C_2_tr0),
      .GEMM_3D_FLOAT_LOOP_4_1_C_4_tr0(nl_dut_core_core_fsm_inst_GEMM_3D_FLOAT_LOOP_4_1_C_4_tr0),
      .GEMM_3D_FLOAT_LOOP_3_1_C_2_tr0(nl_dut_core_core_fsm_inst_GEMM_3D_FLOAT_LOOP_3_1_C_2_tr0),
      .GEMM_3D_FLOAT_LOOP_1_1_C_0_tr0(nl_dut_core_core_fsm_inst_GEMM_3D_FLOAT_LOOP_1_1_C_0_tr0),
      .ATTN_2D_LOOP_3_C_2_tr0(nl_dut_core_core_fsm_inst_ATTN_2D_LOOP_3_C_2_tr0),
      .ATTN_2D_LOOP_2_C_0_tr0(nl_dut_core_core_fsm_inst_ATTN_2D_LOOP_2_C_0_tr0),
      .RMS_NORM_LOOP_1_2_C_3_tr0(nl_dut_core_core_fsm_inst_RMS_NORM_LOOP_1_2_C_3_tr0),
      .compute_sqrt_1_for_C_15_tr0(nl_dut_core_core_fsm_inst_compute_sqrt_1_for_C_15_tr0),
      .RMS_NORM_LOOP_2_2_C_5_tr0(nl_dut_core_core_fsm_inst_RMS_NORM_LOOP_2_2_C_5_tr0),
      .QUANTIZE_ACTIVATION_LOOP_5_1_C_4_tr0(nl_dut_core_core_fsm_inst_QUANTIZE_ACTIVATION_LOOP_5_1_C_4_tr0),
      .QUANTIZE_ACTIVATION_LOOP_4_1_C_0_tr0(nl_dut_core_core_fsm_inst_QUANTIZE_ACTIVATION_LOOP_4_1_C_0_tr0),
      .QUANTIZE_ACTIVATION_LOOP_3_1_C_0_tr0(nl_dut_core_core_fsm_inst_QUANTIZE_ACTIVATION_LOOP_3_1_C_0_tr0),
      .output_vinit_C_1_tr0(INIT_2D_MEM_LOOP_2_3_INIT_2D_MEM_LOOP_2_3_nor_itm),
      .LINEAR_FORWARD_NO_MUL_LOOP_5_3_C_3_tr0(nl_dut_core_core_fsm_inst_LINEAR_FORWARD_NO_MUL_LOOP_5_3_C_3_tr0),
      .LINEAR_FORWARD_NO_MUL_LOOP_4_3_C_1_tr0(nl_dut_core_core_fsm_inst_LINEAR_FORWARD_NO_MUL_LOOP_4_3_C_1_tr0),
      .LINEAR_FORWARD_NO_MUL_LOOP_3_3_C_0_tr0(nl_dut_core_core_fsm_inst_LINEAR_FORWARD_NO_MUL_LOOP_3_3_C_0_tr0),
      .LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_33_tr0(nl_dut_core_core_fsm_inst_LINEAR_FORWARD_NO_MUL_LOOP_2_3_C_33_tr0),
      .for_1_for_C_2_tr0(nl_dut_core_core_fsm_inst_for_1_for_C_2_tr0)
    );
  assign input_rsci_clken_d = input_rsc_clken_d_1;
  assign or_1088_nl = (fsm_output[0]) | (fsm_output[2]) | (fsm_output[5]) | (fsm_output[3])
      | (fsm_output[4]);
  assign nand_142_nl = ~((fsm_output[0]) & (fsm_output[2]) & (fsm_output[5]) & (fsm_output[3])
      & (fsm_output[4]));
  assign mux_265_nl = MUX_s_1_2_2(or_1088_nl, nand_142_nl, fsm_output[1]);
  assign QUANTIZE_ACTIVATION_LOOP_1_max_val_and_cse = input_rsc_clken_d_1 & (~(mux_265_nl
      & and_dcpl_107));
  assign mux_270_nl = MUX_s_1_2_2(and_dcpl_103, or_tmp_211, fsm_output[8]);
  assign mux_271_nl = MUX_s_1_2_2(mux_270_nl, and_tmp_16, fsm_output[3]);
  assign mux_269_nl = MUX_s_1_2_2(and_tmp_16, and_tmp_15, fsm_output[3]);
  assign mux_272_nl = MUX_s_1_2_2(mux_271_nl, mux_269_nl, fsm_output[5]);
  assign mux_273_nl = MUX_s_1_2_2(mux_272_nl, mux_tmp_266, fsm_output[2]);
  assign mux_267_nl = MUX_s_1_2_2(and_tmp_16, and_tmp_15, nor_tmp);
  assign mux_268_nl = MUX_s_1_2_2(mux_267_nl, mux_tmp_266, fsm_output[2]);
  assign mux_274_nl = MUX_s_1_2_2(mux_273_nl, mux_268_nl, fsm_output[0]);
  assign mux_275_nl = MUX_s_1_2_2(mux_274_nl, mux_tmp_266, fsm_output[1]);
  assign QUANTIZE_ACTIVATION_LOOP_1_1_max_val_and_cse = input_rsc_clken_d_1 & mux_275_nl;
  assign and_610_cse = (fsm_output[0]) & (fsm_output[2]);
  assign or_44_cse = (fsm_output[0]) | (fsm_output[2]);
  assign or_313_nl = (fsm_output[3]) | (fsm_output[7]) | (~ (fsm_output[4]));
  assign mux_287_nl = MUX_s_1_2_2(or_313_nl, mux_tmp_283, fsm_output[2]);
  assign mux_285_nl = MUX_s_1_2_2(or_800_cse, (fsm_output[7]), fsm_output[3]);
  assign mux_286_nl = MUX_s_1_2_2(mux_285_nl, mux_tmp_283, fsm_output[2]);
  assign mux_288_nl = MUX_s_1_2_2(mux_287_nl, mux_286_nl, fsm_output[0]);
  assign or_310_nl = (~ (fsm_output[8])) | (~ (fsm_output[7])) | (fsm_output[4]);
  assign mux_282_nl = MUX_s_1_2_2(or_310_nl, or_798_cse, fsm_output[3]);
  assign mux_284_nl = MUX_s_1_2_2(mux_tmp_283, mux_282_nl, and_610_cse);
  assign mux_289_nl = MUX_s_1_2_2(mux_288_nl, mux_284_nl, fsm_output[1]);
  assign or_314_ssc = mux_289_nl | (fsm_output[6:5]!=2'b00);
  assign and_168_ssc = (~ mux_290_itm) & and_dcpl_106 & (~ (fsm_output[5]));
  assign or_318_cse = (fsm_output[7:6]!=2'b10);
  assign nor_78_cse = ~((fsm_output[0]) | (~ (fsm_output[3])));
  assign or_319_cse = (fsm_output[7:6]!=2'b01);
  assign or_323_nl = nor_78_cse | (fsm_output[7:6]!=2'b00);
  assign mux_300_nl = MUX_s_1_2_2(or_tmp_225, or_323_nl, fsm_output[4]);
  assign mux_301_nl = MUX_s_1_2_2(mux_300_nl, mux_tmp_298, fsm_output[2]);
  assign mux_294_nl = MUX_s_1_2_2(or_tmp_225, or_tmp_211, fsm_output[3]);
  assign mux_292_nl = MUX_s_1_2_2(or_319_cse, or_318_cse, fsm_output[8]);
  assign mux_293_nl = MUX_s_1_2_2(mux_292_nl, or_tmp_211, fsm_output[3]);
  assign mux_295_nl = MUX_s_1_2_2(mux_294_nl, mux_293_nl, fsm_output[0]);
  assign or_316_nl = (fsm_output[0]) | (fsm_output[3]) | (fsm_output[6]) | (fsm_output[7]);
  assign mux_296_nl = MUX_s_1_2_2(mux_295_nl, or_316_nl, fsm_output[4]);
  assign mux_299_nl = MUX_s_1_2_2(mux_tmp_298, mux_296_nl, fsm_output[2]);
  assign mux_302_nl = MUX_s_1_2_2(mux_301_nl, mux_299_nl, fsm_output[1]);
  assign nor_512_seb = ~(mux_302_nl | (fsm_output[5]));
  assign or_272_cse = (fsm_output[1:0]!=2'b00);
  assign and_704_cse = (fsm_output[2:1]==2'b11);
  assign mux_317_nl = MUX_s_1_2_2(or_tmp_178, mux_tmp_220, and_704_cse);
  assign and_184_ssc = (~ mux_317_nl) & and_dcpl_166;
  assign mux_321_nl = MUX_s_1_2_2(mux_tmp_320, mux_tmp_319, or_272_cse);
  assign and_186_ssc = (~ mux_321_nl) & and_dcpl_168;
  assign nand_156_nl = ~((~((fsm_output[4:3]==2'b11))) & (fsm_output[6]));
  assign mux_326_nl = MUX_s_1_2_2(nand_156_nl, or_tmp_244, fsm_output[5]);
  assign mux_327_nl = MUX_s_1_2_2(mux_326_nl, mux_tmp_323, fsm_output[2]);
  assign mux_324_nl = MUX_s_1_2_2(or_tmp_243, or_tmp_244, fsm_output[5]);
  assign mux_325_nl = MUX_s_1_2_2(mux_324_nl, mux_tmp_323, fsm_output[2]);
  assign mux_328_nl = MUX_s_1_2_2(mux_327_nl, mux_325_nl, fsm_output[1]);
  assign and_191_ssc = (~ mux_328_nl) & and_dcpl_80;
  assign and_706_cse = (fsm_output[1:0]==2'b11);
  assign mux_329_nl = MUX_s_1_2_2(mux_tmp_307, mux_tmp_305, and_706_cse);
  assign and_192_ssc = (~ mux_329_nl) & (fsm_output[8]);
  assign and_707_cse = or_272_cse & (fsm_output[2]);
  assign mux_330_nl = MUX_s_1_2_2(or_tmp_178, mux_tmp_220, and_707_cse);
  assign and_193_ssc = (~ mux_330_nl) & and_dcpl_166;
  assign mux_331_nl = MUX_s_1_2_2(mux_tmp_320, mux_tmp_319, fsm_output[1]);
  assign and_194_ssc = (~ mux_331_nl) & and_dcpl_168;
  assign or_349_cse = (fsm_output[2:1]!=2'b00);
  assign mux_335_nl = MUX_s_1_2_2(nand_1_cse, mux_tmp_334, or_349_cse);
  assign and_197_itm = (~ mux_335_nl) & and_dcpl_107;
  assign rms_norm_384_div_cmp_b = {reg_rms_norm_384_div_cmp_b_ftd_59_38 , reg_rms_norm_384_div_cmp_b_ftd_37_0
      , reg_rms_norm_384_div_cmp_b_ftd_1};
  assign rms_norm_384_div_cmp_a = {reg_rms_norm_384_div_cmp_a_ftd , 32'b00000000000000000000000000000000};
  assign APPLY_ROTARY_POS_EMB_LOOP_3_APPLY_ROTARY_POS_EMB_LOOP_3_mux_rmff_4_2 = MUX_v_3_2_2(reg_APPLY_ROTARY_POS_EMB_LOOP_3_acc_36_ftd,
      (APPLY_ROTARY_POS_EMB_LOOP_3_acc_37_cse_sva[4:2]), and_dcpl_193);
  assign APPLY_ROTARY_POS_EMB_LOOP_3_APPLY_ROTARY_POS_EMB_LOOP_3_mux_rmff_1 = MUX_s_1_2_2(reg_APPLY_ROTARY_POS_EMB_LOOP_3_acc_36_1_ftd,
      (APPLY_ROTARY_POS_EMB_LOOP_3_acc_37_cse_sva[1]), and_dcpl_193);
  assign APPLY_ROTARY_POS_EMB_LOOP_3_APPLY_ROTARY_POS_EMB_LOOP_3_mux_rmff_0 = MUX_s_1_2_2(reg_APPLY_ROTARY_POS_EMB_LOOP_3_acc_36_1_ftd_1,
      (APPLY_ROTARY_POS_EMB_LOOP_3_acc_37_cse_sva[0]), and_dcpl_193);
  assign APPLY_ROTARY_POS_EMB_LOOP_3_APPLY_ROTARY_POS_EMB_LOOP_3_mux_1_rmff = MUX_s_1_2_2(reg_CACHE_UPDATE_LOOP_2_1_j_2_0_ftd_1,
      (reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_2_1[0]), and_dcpl_193);
  assign and_232_ssc = and_dcpl_201 & and_dcpl_214;
  assign or_365_nl = (fsm_output[2]) | (fsm_output[7]) | (fsm_output[1]) | (fsm_output[4])
      | (fsm_output[6]);
  assign or_364_nl = (fsm_output[7]) | (~((fsm_output[1]) & (fsm_output[4]) & (fsm_output[6])));
  assign or_363_nl = (~ (fsm_output[7])) | (~ (fsm_output[1])) | (fsm_output[4])
      | (fsm_output[6]);
  assign mux_341_nl = MUX_s_1_2_2(or_364_nl, or_363_nl, fsm_output[2]);
  assign mux_342_nl = MUX_s_1_2_2(or_365_nl, mux_341_nl, fsm_output[0]);
  assign nor_317_nl = ~((fsm_output[5]) | mux_342_nl);
  assign nor_318_nl = ~((~ (fsm_output[5])) | (~ (fsm_output[0])) | (~ (fsm_output[2]))
      | (fsm_output[7]) | (fsm_output[1]) | (fsm_output[4]) | (fsm_output[6]));
  assign mux_343_nl = MUX_s_1_2_2(nor_317_nl, nor_318_nl, fsm_output[3]);
  assign ATTN_2D_LOOP_3_and_seb = mux_343_nl & (fsm_output[8]);
  assign and_71_cse = (GEMM_3D_FLOAT_LOOP_4_1_l_2_0_sva==3'b101);
  assign and_73_cse = (reg_CACHE_UPDATE_LOOP_2_1_j_2_0_ftd==2'b10) & reg_CACHE_UPDATE_LOOP_2_1_j_2_0_ftd_1;
  assign RESHAPE_2D_TO_3D_LOOP_3_1_mux1h_4_rmff_3_1 = MUX1HOT_v_3_3_2((z_out_6[4:2]),
      reg_APPLY_ROTARY_POS_EMB_LOOP_3_acc_36_ftd, (z_out_8[3:1]), {and_dcpl_285 ,
      and_dcpl_191 , and_dcpl_186});
  assign RESHAPE_2D_TO_3D_LOOP_3_1_mux1h_4_rmff_0 = MUX1HOT_s_1_3_2((z_out_6[1]),
      reg_APPLY_ROTARY_POS_EMB_LOOP_3_acc_36_1_ftd, (z_out_8[0]), {and_dcpl_285 ,
      and_dcpl_191 , and_dcpl_186});
  assign RESHAPE_2D_TO_3D_LOOP_3_1_mux1h_9_rmff = MUX1HOT_s_1_3_2((z_out_6[0]), reg_APPLY_ROTARY_POS_EMB_LOOP_3_acc_36_1_ftd_1,
      (z_out_31[0]), {and_dcpl_285 , and_dcpl_191 , and_dcpl_186});
  assign RESHAPE_2D_TO_3D_LOOP_3_1_mux1h_7_rmff = MUX1HOT_s_1_3_2((reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_2_1[0]),
      reg_CACHE_UPDATE_LOOP_2_1_j_2_0_ftd_1, (APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva[3]),
      {and_dcpl_285 , and_dcpl_191 , and_dcpl_186});
  assign or_1134_ssc = and_dcpl_191 | and_dcpl_285;
  assign RESHAPE_2D_TO_3D_LOOP_3_1_mux1h_8_rmff_2 = MUX_s_1_2_2((APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva[2]),
      reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_0, or_1134_ssc);
  assign RESHAPE_2D_TO_3D_LOOP_3_1_mux1h_8_rmff_1_0 = MUX_v_2_2_2((APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva[1:0]),
      reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_1, or_1134_ssc);
  assign and_317_ssc = and_dcpl_283 & and_dcpl_134;
  assign mux_364_nl = MUX_s_1_2_2(or_tmp_304, or_dcpl_91, fsm_output[2]);
  assign mux_365_nl = MUX_s_1_2_2(or_tmp_305, mux_364_nl, fsm_output[1]);
  assign INIT_2D_MEM_LOOP_2_2_nor_seb = ~(mux_365_nl | (fsm_output[5]) | (~ (fsm_output[0])));
  assign and_325_ssc = and_dcpl_283 & and_dcpl_240;
  assign or_426_nl = (fsm_output[0]) | (~ (fsm_output[2])) | (~ (fsm_output[3]))
      | (fsm_output[8]) | (fsm_output[7]) | (~ nor_tmp_79);
  assign or_424_nl = (~ (fsm_output[2])) | (fsm_output[3]) | (~ (fsm_output[8]))
      | (~ (fsm_output[7])) | (fsm_output[4]) | (fsm_output[6]);
  assign mux_370_nl = MUX_s_1_2_2(or_tmp_305, or_424_nl, fsm_output[0]);
  assign mux_371_nl = MUX_s_1_2_2(or_426_nl, mux_370_nl, fsm_output[1]);
  assign INIT_2D_MEM_LOOP_2_1_nor_seb = ~(mux_371_nl | (fsm_output[5]));
  assign and_328_ssc = and_dcpl_283 & and_dcpl_192;
  assign nor_331_nl = ~((fsm_output[8:3]!=6'b010100));
  assign nor_332_nl = ~((fsm_output[5]) | (~ (fsm_output[3])) | (fsm_output[8]) |
      (fsm_output[7]) | (~ nor_tmp_79));
  assign mux_374_nl = MUX_s_1_2_2(nor_331_nl, nor_332_nl, fsm_output[2]);
  assign nor_333_nl = ~((fsm_output[8:2]!=7'b1100001));
  assign mux_375_nl = MUX_s_1_2_2(mux_374_nl, nor_333_nl, fsm_output[1]);
  assign INIT_2D_MEM_LOOP_2_and_3_seb = mux_375_nl & (fsm_output[0]);
  assign and_350_ssc = and_dcpl_128 & and_dcpl_214;
  assign mux_388_nl = MUX_s_1_2_2(or_tmp_234, mux_tmp_383, fsm_output[2]);
  assign INIT_2D_MEM_LOOP_2_3_nor_seb = ~(mux_388_nl | (~ (fsm_output[8])) | (fsm_output[5])
      | nand_181_cse);
  assign and_359_ssc = and_dcpl_341 & and_dcpl_126;
  assign nor_340_nl = ~((fsm_output[8:2]!=7'b0001110));
  assign or_460_nl = (~ (fsm_output[8])) | (~ (fsm_output[7])) | (fsm_output[4])
      | (fsm_output[6]);
  assign or_459_nl = (fsm_output[8]) | (fsm_output[7]) | (fsm_output[4]) | (~ (fsm_output[6]));
  assign mux_391_nl = MUX_s_1_2_2(or_460_nl, or_459_nl, fsm_output[3]);
  assign nor_341_nl = ~((~ (fsm_output[2])) | (fsm_output[5]) | mux_391_nl);
  assign mux_392_nl = MUX_s_1_2_2(nor_340_nl, nor_341_nl, fsm_output[0]);
  assign for_for_and_seb = mux_392_nl & (fsm_output[1]);
  assign nor_342_cse = ~((fsm_output[5]) | (fsm_output[7]));
  assign or_490_cse = (~ (fsm_output[8])) | (fsm_output[2]);
  assign and_602_cse = (fsm_output[2:0]==3'b111);
  assign and_732_cse = (fsm_output[4]) & (fsm_output[1]);
  assign and_731_cse = (fsm_output[8:7]==2'b11);
  assign or_531_cse = (fsm_output[2]) | (~ (fsm_output[8])) | (fsm_output[1]);
  assign nor_360_cse = ~((fsm_output[1]) | (fsm_output[0]) | (fsm_output[8]));
  assign or_518_cse = (~ (fsm_output[1])) | (fsm_output[8]);
  assign and_729_cse = (fsm_output[8]) & (fsm_output[0]);
  assign or_529_cse = (fsm_output[8]) | and_706_cse;
  assign and_392_itm = and_dcpl_113 & (~((fsm_output[7]) | (fsm_output[3]))) & and_dcpl_126;
  assign operator_40_24_true_AC_TRN_AC_WRAP_1_and_itm = (~ and_dcpl_351) & and_dcpl_375;
  assign operator_40_24_true_AC_TRN_AC_WRAP_1_and_2_ssc = input_rsc_clken_d_1 & (~
      and_dcpl_351);
  assign or_550_cse = (fsm_output[8]) | (fsm_output[3]);
  assign or_551_cse = (fsm_output[8]) | (~ (fsm_output[3]));
  assign LINEAR_FORWARD_NO_MUL_LOOP_5_1_or_cse = ((CACHE_UPDATE_LOOP_3_k_5_0_sva_1_1_0==2'b01))
      | LINEAR_FORWARD_NO_MUL_LOOP_5_1_LINEAR_FORWARD_NO_MUL_LOOP_5_1_and_3_cse;
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_66_itm = conv_u2u_1_2(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[23])
      + conv_u2u_1_2(~ (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[24])) + 2'b01;
  assign operator_40_24_true_AC_TRN_AC_WRAP_acc_66_itm = nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_66_itm[1:0];
  assign operator_40_24_true_AC_TRN_AC_WRAP_operator_40_24_true_AC_TRN_AC_WRAP_nand_cse
      = ~((z_out_5_1_0[1]) & (~ (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[39])));
  assign nand_181_cse = ~((fsm_output[1:0]==2'b11));
  assign or_577_cse = (~ (fsm_output[6])) | (fsm_output[8]);
  assign nor_387_cse = ~((fsm_output[8:7]!=2'b00));
  assign RMS_NORM_LOOP_2_2_and_ssc = input_rsc_clken_d_1 & (RMS_NORM_LOOP_2_2_dfr_sva_mx0c0
      | and_dcpl_152 | RMS_NORM_LOOP_2_2_dfr_sva_mx0c2 | RMS_NORM_LOOP_2_2_dfr_sva_mx0c3
      | and_dcpl_414 | and_dcpl_154);
  assign and_745_cse = (fsm_output[1]) & (fsm_output[3]);
  assign and_743_cse = or_349_cse & (fsm_output[3]);
  assign and_447_itm = and_dcpl_115 & and_dcpl_171;
  assign and_448_itm = and_dcpl_341 & and_dcpl_178;
  assign nor_397_nl = ~((~ (fsm_output[0])) | (fsm_output[5]) | (~ nor_tmp_11));
  assign mux_605_nl = MUX_s_1_2_2(or_1114_cse, or_tmp_28, fsm_output[5]);
  assign nor_398_nl = ~((fsm_output[0]) | mux_605_nl);
  assign mux_606_nl = MUX_s_1_2_2(nor_397_nl, nor_398_nl, fsm_output[1]);
  assign and_451_itm = mux_606_nl & and_dcpl_165 & (~ (fsm_output[8])) & (fsm_output[2]);
  assign and_452_itm = and_dcpl_163 & and_dcpl_100;
  assign nor_399_nl = ~((~ (fsm_output[2])) | (fsm_output[5]) | (fsm_output[3]) |
      (~ nor_tmp_79));
  assign nor_400_nl = ~((fsm_output[6:2]!=5'b00000));
  assign mux_607_nl = MUX_s_1_2_2(nor_399_nl, nor_400_nl, fsm_output[0]);
  assign nor_401_nl = ~((fsm_output[0]) | (~ (fsm_output[2])) | (~ (fsm_output[5]))
      | (~ (fsm_output[3])) | (fsm_output[4]) | (fsm_output[6]));
  assign mux_608_nl = MUX_s_1_2_2(mux_607_nl, nor_401_nl, fsm_output[1]);
  assign and_453_itm = mux_608_nl & and_dcpl_80;
  assign and_740_nl = or_550_cse & (fsm_output[7]);
  assign mux_600_nl = MUX_s_1_2_2(and_740_nl, or_tmp_529, and_706_cse);
  assign mux_601_nl = MUX_s_1_2_2(mux_600_nl, or_tmp_529, fsm_output[2]);
  assign mux_602_nl = MUX_s_1_2_2(or_746_cse, mux_601_nl, fsm_output[5]);
  assign mux_596_nl = MUX_s_1_2_2(or_471_cse, and_731_cse, fsm_output[3]);
  assign mux_597_nl = MUX_s_1_2_2(mux_596_nl, nor_tmp_128, or_272_cse);
  assign mux_594_nl = MUX_s_1_2_2(nor_tmp_128, mux_tmp_592, fsm_output[0]);
  assign mux_593_nl = MUX_s_1_2_2(mux_tmp_592, and_731_cse, fsm_output[0]);
  assign mux_595_nl = MUX_s_1_2_2(mux_594_nl, mux_593_nl, fsm_output[1]);
  assign mux_598_nl = MUX_s_1_2_2(mux_597_nl, mux_595_nl, fsm_output[2]);
  assign and_742_nl = (fsm_output[3:0]==4'b1111);
  assign mux_591_nl = MUX_s_1_2_2((fsm_output[8]), or_tmp_350, and_742_nl);
  assign mux_599_nl = MUX_s_1_2_2(mux_598_nl, mux_591_nl, fsm_output[5]);
  assign mux_603_nl = MUX_s_1_2_2(mux_602_nl, mux_599_nl, fsm_output[6]);
  assign mux_588_nl = MUX_s_1_2_2(or_746_cse, and_731_cse, and_743_cse);
  assign mux_586_nl = MUX_s_1_2_2(or_tmp_350, or_471_cse, fsm_output[3]);
  assign or_657_nl = (~((~(and_706_cse | (fsm_output[3]))) | (fsm_output[8]))) |
      (fsm_output[7]);
  assign mux_587_nl = MUX_s_1_2_2(mux_586_nl, or_657_nl, fsm_output[2]);
  assign mux_589_nl = MUX_s_1_2_2(mux_588_nl, mux_587_nl, fsm_output[5]);
  assign mux_581_nl = MUX_s_1_2_2(or_tmp_350, (fsm_output[8]), fsm_output[3]);
  assign mux_582_nl = MUX_s_1_2_2(or_tmp_529, mux_581_nl, fsm_output[0]);
  assign mux_583_nl = MUX_s_1_2_2(mux_582_nl, or_tmp_350, fsm_output[1]);
  assign mux_580_nl = MUX_s_1_2_2(or_tmp_350, (fsm_output[8]), and_745_cse);
  assign mux_584_nl = MUX_s_1_2_2(mux_583_nl, mux_580_nl, fsm_output[2]);
  assign mux_585_nl = MUX_s_1_2_2(mux_584_nl, or_tmp_350, fsm_output[5]);
  assign mux_590_nl = MUX_s_1_2_2(mux_589_nl, mux_585_nl, fsm_output[6]);
  assign mux_604_nl = MUX_s_1_2_2(mux_603_nl, mux_590_nl, fsm_output[4]);
  assign GEMM_3D_FLOAT_LOOP_3_and_ssc = input_rsc_clken_d_1 & mux_604_nl;
  assign nl_SF_LOOP_3_acc_17_sdt = conv_s2s_18_19({(reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[35])
      , 1'b0 , (signext_5_1(reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[35])) , 2'b00
      , (signext_3_1(reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[35])) , 2'b00 , (signext_2_1(reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[35]))
      , 1'b0 , (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[35])}) + conv_u2s_18_19({(APPLY_ROTARY_POS_EMB_LOOP_6_mul_4_itm[17:3])
      , 1'b0 , (APPLY_ROTARY_POS_EMB_LOOP_6_mul_4_itm[1:0])});
  assign SF_LOOP_3_acc_17_sdt = nl_SF_LOOP_3_acc_17_sdt[18:0];
  assign nor_411_cse = ~((fsm_output[2:1]!=2'b00));
  assign nor_412_cse = ~(nor_411_cse | (fsm_output[8]));
  assign nor_413_cse = ~((fsm_output[1:0]!=2'b00));
  assign or_701_cse = (fsm_output[4]) | (fsm_output[2]) | (fsm_output[0]) | (~ (fsm_output[1]))
      | (fsm_output[8]);
  assign nor_414_cse = ~(nor_413_cse | (fsm_output[8]));
  assign or_677_cse = (fsm_output[7]) | (fsm_output[5]);
  assign nl_SF_LOOP_3_acc_60_nl = conv_u2s_1_2(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[27])
      + conv_s2s_1_2(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[28]);
  assign SF_LOOP_3_acc_60_nl = nl_SF_LOOP_3_acc_60_nl[1:0];
  assign nl_SF_LOOP_3_acc_65_nl = conv_u2u_9_10(signext_9_8({(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[29])
      , 1'b0 , (signext_2_1(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[29]))
      , 1'b0 , (signext_3_1(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[29]))}))
      + conv_u2u_9_10({(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[36]) , 1'b0
      , (attention_5_1_384_384_8_48_attn_weights_rsci_q_d[36]) , 2'b00 , (signext_2_1(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[36]))
      , 1'b0 , (attention_5_1_384_384_8_48_attn_weights_rsci_q_d[36])});
  assign SF_LOOP_3_acc_65_nl = nl_SF_LOOP_3_acc_65_nl[9:0];
  assign nl_SF_LOOP_3_acc_22_nl = conv_s2s_18_20({SF_LOOP_3_acc_60_nl , 1'b0 , (attention_5_1_384_384_8_48_attn_weights_rsci_q_d[27])
      , 2'b00 , (attention_5_1_384_384_8_48_attn_weights_rsci_q_d[28]) , SF_LOOP_3_acc_61_cse_mx0w4
      , SF_LOOP_3_acc_61_cse_mx0w4 , (attention_5_1_384_384_8_48_attn_weights_rsci_q_d[28])
      , SF_LOOP_3_acc_63_cse_mx0w6}) + conv_u2s_18_20({SF_LOOP_3_acc_64_ncse_1 ,
      (attention_5_1_384_384_8_48_attn_weights_rsci_q_d[29]) , (attention_5_1_384_384_8_48_attn_weights_rsci_q_d[36])
      , (attention_5_1_384_384_8_48_attn_weights_rsci_q_d[36]) , SF_LOOP_3_acc_65_nl
      , (attention_5_1_384_384_8_48_attn_weights_rsci_q_d[29]) , SF_LOOP_3_acc_64_ncse_1});
  assign SF_LOOP_3_acc_22_nl = nl_SF_LOOP_3_acc_22_nl[19:0];
  assign nl_SF_LOOP_3_acc_24_nl = conv_s2s_19_20(SF_LOOP_3_acc_15_itm) + conv_s2s_19_20(SF_LOOP_3_mul_17_itm);
  assign SF_LOOP_3_acc_24_nl = nl_SF_LOOP_3_acc_24_nl[19:0];
  assign operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_conc_2_itm_19_0 = MUX_v_20_2_2(SF_LOOP_3_acc_22_nl,
      SF_LOOP_3_acc_24_nl, and_dcpl_448);
  assign and_357_itm = and_dcpl_115 & and_dcpl_119;
  assign mux_657_nl = MUX_s_1_2_2(or_tmp_599, or_tmp_598, fsm_output[1]);
  assign and_475_itm = (~ mux_657_nl) & and_dcpl_137 & and_dcpl_26 & (~((fsm_output[5])
      | (fsm_output[0])));
  assign operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_or_3_cse = and_dcpl_320 | and_dcpl_299
      | (and_dcpl_298 & and_dcpl_250) | (and_dcpl_325 & and_dcpl_178);
  assign or_1114_cse = (fsm_output[4:3]!=2'b00);
  assign or_746_cse = (fsm_output[8:7]!=2'b01);
  assign nor_143_cse = ~((fsm_output[8]) | (~ (fsm_output[0])) | (~ (fsm_output[1])));
  assign and_768_cse = (fsm_output[8]) & (fsm_output[3]);
  assign or_173_cse = (fsm_output[8]) | (~ (fsm_output[5])) | (fsm_output[7]);
  assign or_722_cse = (fsm_output[8:6]!=3'b010);
  assign or_177_cse = (~ (fsm_output[3])) | (fsm_output[8]) | (~ (fsm_output[5]))
      | (fsm_output[7]);
  assign nor_419_cse = ~((fsm_output[1]) | (fsm_output[3]));
  assign nl_SF_LOOP_3_acc_71_nl = conv_s2s_1_2(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[5])
      + conv_s2s_1_2(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[17]);
  assign SF_LOOP_3_acc_71_nl = nl_SF_LOOP_3_acc_71_nl[1:0];
  assign nl_SF_LOOP_3_acc_72_nl = conv_u2s_1_2(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[5])
      + conv_u2s_1_2(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[17]);
  assign SF_LOOP_3_acc_72_nl = nl_SF_LOOP_3_acc_72_nl[1:0];
  assign nl_SF_LOOP_3_acc_73_nl = conv_u2s_2_3(signext_2_1(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[5]))
      + conv_u2s_1_3(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[17]);
  assign SF_LOOP_3_acc_73_nl = nl_SF_LOOP_3_acc_73_nl[2:0];
  assign nl_SF_LOOP_3_acc_74_nl = conv_u2s_5_6(signext_5_1(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[5]))
      + conv_u2s_2_6(signext_2_1(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[17]));
  assign SF_LOOP_3_acc_74_nl = nl_SF_LOOP_3_acc_74_nl[5:0];
  assign nl_SF_LOOP_3_acc_75_nl = conv_u2s_3_4({(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[5])
      , 1'b0 , (attention_5_1_384_384_8_48_attn_weights_rsci_q_d[5])}) + conv_u2s_3_4(signext_3_1(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[17]));
  assign SF_LOOP_3_acc_75_nl = nl_SF_LOOP_3_acc_75_nl[3:0];
  assign nl_SF_LOOP_3_acc_76_nl = conv_s2s_1_2(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[19])
      + conv_s2s_1_2(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[22]);
  assign SF_LOOP_3_acc_76_nl = nl_SF_LOOP_3_acc_76_nl[1:0];
  assign nl_SF_LOOP_3_acc_77_nl = conv_u2s_1_2(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[19])
      + conv_u2s_1_2(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[22]);
  assign SF_LOOP_3_acc_77_nl = nl_SF_LOOP_3_acc_77_nl[1:0];
  assign nl_SF_LOOP_3_acc_78_nl = conv_u2s_4_5(signext_4_1(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[19]))
      + conv_u2s_2_5(signext_2_1(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[22]));
  assign SF_LOOP_3_acc_78_nl = nl_SF_LOOP_3_acc_78_nl[4:0];
  assign nl_SF_LOOP_3_acc_79_nl = conv_u2s_4_5({(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[19])
      , 1'b0 , (signext_2_1(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[19]))})
      + conv_u2s_3_5({(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[22]) , 1'b0
      , (attention_5_1_384_384_8_48_attn_weights_rsci_q_d[22])});
  assign SF_LOOP_3_acc_79_nl = nl_SF_LOOP_3_acc_79_nl[4:0];
  assign nl_SF_LOOP_3_acc_26_sdt = conv_s2s_19_20({SF_LOOP_3_acc_71_nl , SF_LOOP_3_acc_72_nl
      , (attention_5_1_384_384_8_48_attn_weights_rsci_q_d[17]) , (attention_5_1_384_384_8_48_attn_weights_rsci_q_d[5])
      , SF_LOOP_3_acc_73_nl , SF_LOOP_3_acc_74_nl , SF_LOOP_3_acc_75_nl}) + conv_s2s_19_20({SF_LOOP_3_acc_76_nl
      , SF_LOOP_3_acc_77_nl , 1'b0 , (attention_5_1_384_384_8_48_attn_weights_rsci_q_d[22])
      , 1'b0 , SF_LOOP_3_acc_78_nl , (attention_5_1_384_384_8_48_attn_weights_rsci_q_d[22])
      , (attention_5_1_384_384_8_48_attn_weights_rsci_q_d[19]) , SF_LOOP_3_acc_79_nl});
  assign SF_LOOP_3_acc_26_sdt = nl_SF_LOOP_3_acc_26_sdt[19:0];
  assign mux_662_nl = MUX_s_1_2_2(and_745_cse, nor_419_cse, fsm_output[8]);
  assign and_764_nl = (fsm_output[4]) & mux_662_nl;
  assign and_765_nl = (fsm_output[8]) & or_272_cse & (fsm_output[3]);
  assign nor_421_nl = ~((fsm_output[8]) | (~(nand_181_cse & (fsm_output[3]))));
  assign mux_661_nl = MUX_s_1_2_2(and_765_nl, nor_421_nl, fsm_output[4]);
  assign mux_663_nl = MUX_s_1_2_2(and_764_nl, mux_661_nl, fsm_output[2]);
  assign and_769_nl = (fsm_output[5]) & mux_663_nl;
  assign or_735_nl = (fsm_output[0]) | (fsm_output[1]) | (fsm_output[3]);
  assign or_734_nl = and_706_cse | (fsm_output[3]);
  assign mux_660_nl = MUX_s_1_2_2(or_735_nl, or_734_nl, fsm_output[8]);
  assign and_770_nl = (fsm_output[5]) & ((fsm_output[2]) | (fsm_output[4]) | mux_660_nl);
  assign mux_664_nl = MUX_s_1_2_2(and_769_nl, and_770_nl, fsm_output[6]);
  assign or_170_nl = (fsm_output[2]) | (fsm_output[4]);
  assign mux_658_nl = MUX_s_1_2_2(and_768_cse, (fsm_output[8]), or_170_nl);
  assign or_730_nl = (fsm_output[2]) | (fsm_output[4]) | (fsm_output[8]) | (fsm_output[1])
      | (fsm_output[3]);
  assign mux_659_nl = MUX_s_1_2_2(mux_658_nl, or_730_nl, fsm_output[5]);
  assign nor_422_nl = ~((fsm_output[6]) | mux_659_nl);
  assign mux_665_nl = MUX_s_1_2_2(mux_664_nl, nor_422_nl, fsm_output[7]);
  assign SF_LOOP_3_and_ssc = input_rsc_clken_d_1 & (mux_665_nl | and_dcpl_360);
  assign nor_434_cse = ~((fsm_output[8]) | (fsm_output[5]));
  assign or_814_cse = (fsm_output[8]) | (fsm_output[7]) | (~ (fsm_output[4]));
  assign or_800_cse = (~ (fsm_output[4])) | (fsm_output[7]);
  assign or_798_cse = (fsm_output[4]) | (fsm_output[7]);
  assign nor_444_cse = ~((fsm_output[1:0]!=2'b10));
  assign or_831_cse = (~ (fsm_output[3])) | (fsm_output[4]) | (~ (fsm_output[7]));
  assign mux_738_nl = MUX_s_1_2_2(or_tmp_700, or_tmp_697, fsm_output[2]);
  assign mux_737_nl = MUX_s_1_2_2(or_tmp_700, (~ and_tmp_26), fsm_output[2]);
  assign mux_739_nl = MUX_s_1_2_2(mux_738_nl, mux_737_nl, fsm_output[0]);
  assign or_838_nl = (~ (fsm_output[2])) | (~ (fsm_output[3])) | (fsm_output[4])
      | (fsm_output[6]);
  assign mux_735_nl = MUX_s_1_2_2(or_tmp_701, or_tmp_700, fsm_output[2]);
  assign mux_736_nl = MUX_s_1_2_2(or_838_nl, mux_735_nl, fsm_output[0]);
  assign mux_740_nl = MUX_s_1_2_2(mux_739_nl, mux_736_nl, fsm_output[1]);
  assign APPLY_ROTARY_POS_EMB_LOOP_6_k_and_3_cse = input_rsc_clken_d_1 & (~((~ mux_740_nl)
      & and_dcpl_460));
  assign nor_456_cse = ~((fsm_output[4]) | (fsm_output[7]));
  assign CACHE_UPDATE_LOOP_2_1_j_and_ssc = input_rsc_clken_d_1 & (CACHE_UPDATE_LOOP_2_1_j_2_0_sva_mx0c0
      | CACHE_UPDATE_LOOP_2_1_j_2_0_sva_mx0c1 | and_dcpl_285 | CACHE_UPDATE_LOOP_2_1_j_2_0_sva_mx0c3
      | and_dcpl_249 | CACHE_UPDATE_LOOP_2_1_j_2_0_sva_mx0c5);
  assign mux_834_cse = MUX_s_1_2_2((~ (fsm_output[6])), (fsm_output[6]), fsm_output[4]);
  assign mux_851_nl = MUX_s_1_2_2(nor_206_cse, and_610_cse, fsm_output[1]);
  assign LINEAR_FORWARD_NO_MUL_LOOP_4_2_packed_val_and_cse = input_rsc_clken_d_1
      & (~(and_dcpl_298 & (~(mux_851_nl | (fsm_output[5])))));
  assign nor_226_cse = ~((fsm_output[5]) | (fsm_output[2]));
  assign nl_APPLY_ROTARY_POS_EMB_LOOP_3_mux1h_7_itm_4_1 = conv_u2u_3_4(z_out_35[3:1])
      + conv_u2u_3_4(APPLY_ROTARY_POS_EMB_LOOP_1_i_3_0_sva_2_0);
  assign APPLY_ROTARY_POS_EMB_LOOP_3_mux1h_7_itm_4_1 = nl_APPLY_ROTARY_POS_EMB_LOOP_3_mux1h_7_itm_4_1[3:0];
  assign APPLY_ROTARY_POS_EMB_LOOP_3_and_ssc = input_rsc_clken_d_1 & (APPLY_ROTARY_POS_EMB_LOOP_3_acc_36_cse_sva_mx0c0
      | and_dcpl_285 | and_dcpl_493 | and_dcpl_360);
  assign APPLY_ROTARY_POS_EMB_LOOP_3_or_2_cse = and_dcpl_493 | and_dcpl_360;
  assign or_968_nl = (~ (fsm_output[0])) | (fsm_output[2]);
  assign mux_850_nl = MUX_s_1_2_2(or_968_nl, (fsm_output[0]), fsm_output[1]);
  assign nor_527_seb = ~(or_tmp_304 | mux_850_nl | (fsm_output[5]));
  assign or_1127_nl = (fsm_output[0]) | (~ (fsm_output[2])) | (fsm_output[4]);
  assign or_1128_nl = (~ (fsm_output[0])) | (fsm_output[2]) | (~ (fsm_output[4]));
  assign mux_872_nl = MUX_s_1_2_2(or_1127_nl, or_1128_nl, fsm_output[1]);
  assign CACHE_UPDATE_LOOP_3_k_and_1_cse = input_rsc_clken_d_1 & (~((~(mux_872_nl
      | (fsm_output[6]))) & and_dcpl_26 & and_dcpl_378));
  assign mux_883_cse = MUX_s_1_2_2((~ (fsm_output[4])), (fsm_output[4]), fsm_output[3]);
  assign RESHAPE_2D_TO_3D_LOOP_3_2_and_ssc = input_rsc_clken_d_1 & (~(and_dcpl_374
      & nor_tmp & nor_411_cse));
  assign nor_500_cse = ~((fsm_output[2]) | (fsm_output[8]));
  assign LINEAR_FORWARD_NO_MUL_LOOP_2_and_cse = input_rsc_clken_d_1 & (~(or_dcpl_150
      | or_550_cse | or_dcpl_125 | or_dcpl_120));
  assign nor_507_cse = ~((fsm_output[3:2]!=2'b01));
  assign nl_SF_LOOP_3_acc_88_itm = conv_u2u_5_6(signext_5_4({(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[19])
      , 1'b0 , (signext_2_1(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[19]))}))
      + conv_u2u_4_6(signext_4_3({(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[18])
      , 1'b0 , (attention_5_1_384_384_8_48_attn_weights_rsci_q_d[18])}));
  assign SF_LOOP_3_acc_88_itm = nl_SF_LOOP_3_acc_88_itm[5:0];
  assign or_1031_nl = (~ (fsm_output[2])) | (fsm_output[3]) | (fsm_output[4]) | (fsm_output[6]);
  assign mux_911_nl = MUX_s_1_2_2(or_tmp_701, or_1031_nl, fsm_output[0]);
  assign mux_910_nl = MUX_s_1_2_2(or_tmp_700, (~ nor_tmp_90), fsm_output[2]);
  assign or_1030_nl = (fsm_output[0]) | mux_910_nl;
  assign mux_912_nl = MUX_s_1_2_2(mux_911_nl, or_1030_nl, fsm_output[1]);
  assign and_548_itm = (~ mux_912_nl) & and_dcpl_460;
  assign and_554_itm = nor_tmp_174 & (~ (fsm_output[8])) & ((fsm_output[6]) ^ (fsm_output[2]))
      & nor_tmp & and_dcpl_117;
  assign or_197_cse = (fsm_output[3]) | (~ (fsm_output[6]));
  assign or_196_cse = (fsm_output[3]) | (fsm_output[6]);
  assign mux_158_cse = MUX_s_1_2_2(or_197_cse, or_196_cse, fsm_output[5]);
  assign or_199_cse = (fsm_output[2]) | (fsm_output[5]) | not_tmp_125;
  assign mux_159_cse = MUX_s_1_2_2(or_tmp_130, mux_158_cse, fsm_output[2]);
  assign nl_SF_LOOP_3_acc_87_itm = conv_u2u_4_5(signext_4_1(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[19]))
      + conv_u2u_3_5(signext_3_1(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[18]));
  assign SF_LOOP_3_acc_87_itm = nl_SF_LOOP_3_acc_87_itm[4:0];
  assign mux_941_nl = MUX_s_1_2_2(or_199_cse, mux_159_cse, fsm_output[0]);
  assign mux_942_nl = MUX_s_1_2_2(mux_tmp_933, mux_941_nl, fsm_output[1]);
  assign and_564_itm = (~ mux_942_nl) & and_dcpl_526;
  assign mux_938_nl = MUX_s_1_2_2(mux_tmp_928, or_194_cse, fsm_output[2]);
  assign mux_939_nl = MUX_s_1_2_2(mux_938_nl, mux_159_cse, fsm_output[0]);
  assign mux_940_nl = MUX_s_1_2_2(mux_tmp_933, mux_939_nl, fsm_output[1]);
  assign nor_529_itm = ~(mux_940_nl | or_tmp_62);
  assign and_558_itm = and_dcpl_381 & and_dcpl_378 & and_dcpl_216;
  assign mux_930_nl = MUX_s_1_2_2(or_194_cse, mux_158_cse, CACHE_UPDATE_LOOP_1_and_cse);
  assign mux_931_nl = MUX_s_1_2_2(mux_tmp_928, mux_930_nl, fsm_output[2]);
  assign mux_929_nl = MUX_s_1_2_2(mux_tmp_928, mux_158_cse, fsm_output[2]);
  assign mux_932_nl = MUX_s_1_2_2(mux_931_nl, mux_929_nl, fsm_output[0]);
  assign mux_934_nl = MUX_s_1_2_2(mux_tmp_933, mux_932_nl, fsm_output[1]);
  assign and_561_itm = (~ mux_934_nl) & and_dcpl_526;
  assign nor_509_nl = ~((~ (fsm_output[0])) | (fsm_output[3]) | (~ (fsm_output[4])));
  assign mux_923_nl = MUX_s_1_2_2((fsm_output[3]), or_tmp_28, CACHE_UPDATE_LOOP_1_and_cse);
  assign mux_924_nl = MUX_s_1_2_2(mux_883_cse, (~ mux_923_nl), fsm_output[2]);
  assign nor_510_nl = ~((fsm_output[2]) | (~ nor_tmp_11));
  assign mux_925_nl = MUX_s_1_2_2(mux_924_nl, nor_510_nl, fsm_output[0]);
  assign mux_926_nl = MUX_s_1_2_2(nor_509_nl, mux_925_nl, fsm_output[1]);
  assign CACHE_UPDATE_LOOP_3_k_nand_1_itm = ~(mux_926_nl & and_dcpl_181 & and_dcpl_217);
  assign mux_935_nl = MUX_s_1_2_2(or_tmp_28, or_1114_cse, fsm_output[0]);
  assign mux_936_nl = MUX_s_1_2_2(nor_tmp_11, (~ mux_935_nl), fsm_output[1]);
  assign CACHE_UPDATE_LOOP_3_k_and_ssc = input_rsc_clken_d_1 & (~(mux_936_nl & (~
      (fsm_output[6])) & and_dcpl_222));
  assign SF_LOOP_3_and_2_cse = input_rsc_clken_d_1 & (~(or_dcpl_158 | or_dcpl_87));
  assign SF_LOOP_3_and_4_ssc = input_rsc_clken_d_1 & (~(or_dcpl_158 | or_59_cse |
      nand_181_cse));
  assign SF_LOOP_3_and_11_ssc = input_rsc_clken_d_1 & (~(or_dcpl_163 | or_dcpl_96
      | or_272_cse));
  assign SF_LOOP_3_and_12_ssc = input_rsc_clken_d_1 & (~(or_dcpl_163 | or_dcpl_121));
  assign SF_LOOP_3_and_14_ssc = input_rsc_clken_d_1 & (~(or_dcpl_163 | or_dcpl_96
      | or_dcpl_85));
  assign RMS_NORM_LOOP_2_RMS_NORM_LOOP_2_mux1h_nl = MUX1HOT_s_1_3_2((attention_abs_1_qr_sva_1[39]),
      QUANTIZE_ACTIVATION_LOOP_1_max_val_lpi_2_39, (attention_abs_3_qr_sva[39]),
      {RMS_NORM_LOOP_2_and_4_ssc_1 , RMS_NORM_LOOP_2_and_1_ssc_1 , RMS_NORM_LOOP_2_and_6_ssc_1});
  assign QUANTIZE_ACTIVATION_LOOP_1_max_val_lpi_2_39_mx0w2 = RMS_NORM_LOOP_2_RMS_NORM_LOOP_2_mux1h_nl
      & (~(RMS_NORM_LOOP_2_RMS_NORM_LOOP_2_nor_ssc_1 | RMS_NORM_LOOP_2_and_5_ssc_1));
  assign QUANTIZE_ACTIVATION_LOOP_1_max_val_lpi_2_38_0_mx0w2 = MUX1HOT_v_39_5_2((input_rsci_q_d[38:0]),
      (attention_abs_1_qr_sva_1[38:0]), QUANTIZE_ACTIVATION_LOOP_1_max_val_lpi_2_38_0,
      (RMS_NORM_LOOP_2_slc_RMS_NORM_LOOP_2_mul_67_28_ncse_sva[38:0]), (attention_abs_3_qr_sva[38:0]),
      {RMS_NORM_LOOP_2_RMS_NORM_LOOP_2_nor_ssc_1 , RMS_NORM_LOOP_2_and_4_ssc_1 ,
      RMS_NORM_LOOP_2_and_1_ssc_1 , RMS_NORM_LOOP_2_and_5_ssc_1 , RMS_NORM_LOOP_2_and_6_ssc_1});
  assign RMS_NORM_LOOP_2_2_RMS_NORM_LOOP_2_2_mux1h_nl = MUX1HOT_s_1_3_2((attention_abs_5_qr_sva_1[39]),
      QUANTIZE_ACTIVATION_LOOP_1_1_max_val_lpi_2_39, (attention_abs_7_qr_sva[39]),
      {RMS_NORM_LOOP_2_2_and_4_ssc_1 , RMS_NORM_LOOP_2_2_and_1_ssc_1 , RMS_NORM_LOOP_2_2_and_6_ssc_1});
  assign QUANTIZE_ACTIVATION_LOOP_1_1_max_val_lpi_2_39_mx0w2 = RMS_NORM_LOOP_2_2_RMS_NORM_LOOP_2_2_mux1h_nl
      & (~(RMS_NORM_LOOP_2_2_RMS_NORM_LOOP_2_2_nor_ssc_1 | RMS_NORM_LOOP_2_2_and_5_ssc_1));
  assign QUANTIZE_ACTIVATION_LOOP_1_1_max_val_lpi_2_38_0_mx0w2 = MUX1HOT_v_39_5_2((attention_5_1_384_384_8_48_attn_output_2D_rsci_q_d[38:0]),
      (attention_abs_5_qr_sva_1[38:0]), QUANTIZE_ACTIVATION_LOOP_1_1_max_val_lpi_2_38_0,
      (RMS_NORM_LOOP_2_2_RMS_NORM_LOOP_2_2_slc_71_32_1_ncse_sva[38:0]), (attention_abs_7_qr_sva[38:0]),
      {RMS_NORM_LOOP_2_2_RMS_NORM_LOOP_2_2_nor_ssc_1 , RMS_NORM_LOOP_2_2_and_4_ssc_1
      , RMS_NORM_LOOP_2_2_and_1_ssc_1 , RMS_NORM_LOOP_2_2_and_5_ssc_1 , RMS_NORM_LOOP_2_2_and_6_ssc_1});
  assign nl_compute_sqrt_1_for_acc_1_nl = conv_s2s_40_41({RMS_NORM_LOOP_2_2_dfr_sva_9
      , RMS_NORM_LOOP_2_2_dfr_sva_8_0 , compute_sqrt_1_guess_sva_29_0}) + conv_s2s_40_41(RMS_NORM_LOOP_2_mul_1_itm[39:0]);
  assign compute_sqrt_1_for_acc_1_nl = nl_compute_sqrt_1_for_acc_1_nl[40:0];
  assign compute_sqrt_1_for_acc_1_itm_40_1_1 = readslicef_41_40_1(compute_sqrt_1_for_acc_1_nl);
  assign nl_attention_round_1_qif_acc_nl = conv_u2u_23_24({(reg_attention_round_a_cse_slc[2:0])
      , (RMS_NORM_LOOP_2_mul_1_itm[51:32])}) + conv_u2u_1_24(RMS_NORM_LOOP_2_mul_1_itm[31]);
  assign attention_round_1_qif_acc_nl = nl_attention_round_1_qif_acc_nl[23:0];
  assign nl_attention_round_1_acc_nl = conv_s2u_40_41({(~ reg_attention_round_a_cse_slc)
      , (~ (RMS_NORM_LOOP_2_mul_1_itm[51:16]))}) + 41'b00000000000000000000000000000000000000001;
  assign attention_round_1_acc_nl = nl_attention_round_1_acc_nl[40:0];
  assign attention_round_1_mux_nl = MUX_v_17_2_2((z_out_12_23_0[23:7]), (readslicef_24_17_7(attention_round_1_qif_acc_nl)),
      readslicef_41_1_40(attention_round_1_acc_nl));
  assign nl_QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_acc_nl = ({1'b1
      , (signext_25_17(attention_round_1_mux_nl))}) + 26'b00000000000000000000000001;
  assign QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_acc_nl = nl_QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_acc_nl[25:0];
  assign QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_acc_itm_25_1 = readslicef_26_1_25(QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_acc_nl);
  assign nl_attention_round_qif_acc_nl = conv_u2u_23_24({(reg_attention_round_a_cse_slc[2:0])
      , (RMS_NORM_LOOP_2_mul_1_itm[51:32])}) + conv_u2u_1_24(RMS_NORM_LOOP_2_mul_1_itm[31]);
  assign attention_round_qif_acc_nl = nl_attention_round_qif_acc_nl[23:0];
  assign nl_attention_round_acc_nl = conv_s2u_40_41({(~ reg_attention_round_a_cse_slc)
      , (~ (RMS_NORM_LOOP_2_mul_1_itm[51:16]))}) + 41'b00000000000000000000000000000000000000001;
  assign attention_round_acc_nl = nl_attention_round_acc_nl[40:0];
  assign attention_round_mux_nl = MUX_v_17_2_2((z_out_12_23_0[23:7]), (readslicef_24_17_7(attention_round_qif_acc_nl)),
      readslicef_41_1_40(attention_round_acc_nl));
  assign nl_QUANTIZE_ACTIVATION_LOOP_5_quantized_value_clamped_acc_nl = ({1'b1 ,
      (signext_25_17(attention_round_mux_nl))}) + 26'b00000000000000000000000001;
  assign QUANTIZE_ACTIVATION_LOOP_5_quantized_value_clamped_acc_nl = nl_QUANTIZE_ACTIVATION_LOOP_5_quantized_value_clamped_acc_nl[25:0];
  assign QUANTIZE_ACTIVATION_LOOP_5_quantized_value_clamped_acc_itm_25_1 = readslicef_26_1_25(QUANTIZE_ACTIVATION_LOOP_5_quantized_value_clamped_acc_nl);
  assign nand_170_cse = ~((RMS_NORM_LOOP_2_2_dfr_sva_8_0==9'b111111111) & RMS_NORM_LOOP_2_2_dfr_sva_9);
  assign nand_1_cse = ~((fsm_output[5]) & (~ nor_tmp_11));
  assign nl_TRANSPOSE_LAST_TWO_DIMS_LOOP_3_acc_22_nl = conv_u2u_3_4(APPLY_ROTARY_POS_EMB_LOOP_1_i_3_0_sva_2_0)
      + conv_u2u_3_4({reg_CACHE_UPDATE_LOOP_3_k_5_0_1_ftd , reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_2_1});
  assign TRANSPOSE_LAST_TWO_DIMS_LOOP_3_acc_22_nl = nl_TRANSPOSE_LAST_TWO_DIMS_LOOP_3_acc_22_nl[3:0];
  assign nl_TRANSPOSE_LAST_TWO_DIMS_LOOP_3_acc_15_nl = ({reg_CACHE_UPDATE_LOOP_3_k_5_0_1_ftd
      , reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_2_1 , reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_0
      , reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_1}) + conv_u2u_2_6(reg_CACHE_UPDATE_LOOP_2_1_j_2_0_ftd);
  assign TRANSPOSE_LAST_TWO_DIMS_LOOP_3_acc_15_nl = nl_TRANSPOSE_LAST_TWO_DIMS_LOOP_3_acc_15_nl[5:0];
  assign nl_TRANSPOSE_LAST_TWO_DIMS_LOOP_3_acc_17_sdt_mx0w5 = conv_u2u_8_9({TRANSPOSE_LAST_TWO_DIMS_LOOP_3_acc_22_nl
      , reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_0 , reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_1
      , 1'b0}) + conv_u2u_6_9(TRANSPOSE_LAST_TWO_DIMS_LOOP_3_acc_15_nl);
  assign TRANSPOSE_LAST_TWO_DIMS_LOOP_3_acc_17_sdt_mx0w5 = nl_TRANSPOSE_LAST_TWO_DIMS_LOOP_3_acc_17_sdt_mx0w5[8:0];
  assign LINEAR_FORWARD_NO_MUL_LOOP_5_1_LINEAR_FORWARD_NO_MUL_LOOP_5_1_and_3_cse
      = (CACHE_UPDATE_LOOP_3_k_5_0_sva_1_1_0==2'b10);
  assign LINEAR_FORWARD_NO_MUL_LOOP_5_LINEAR_FORWARD_NO_MUL_LOOP_5_and_1_tmp = (LINEAR_FORWARD_NO_MUL_LOOP_5_weight_val_LINEAR_FORWARD_NO_MUL_LOOP_5_weight_val_slc_LINEAR_FORWARD_NO_MUL_LOOP_4_packed_val_LINEAR_FORWARD_NO_MUL_LOOP_5_weight_val_conc_1_1_1_0_svs==2'b10);
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_3_psp_sva_1 = conv_s2u_2_3(z_out_4[1:0])
      + conv_s2u_2_3(z_out_19[5:4]) + conv_u2u_1_3(~ (z_out_19[3]));
  assign operator_40_24_true_AC_TRN_AC_WRAP_acc_3_psp_sva_1 = nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_3_psp_sva_1[2:0];
  assign nl_attention_abs_qif_acc_pmx_lpi_1_dfm_mx0w0 = (~ (rms_norm_384_val_acc_psp_sva_1[30:0]))
      + 31'b0000000000000000000000000000001;
  assign attention_abs_qif_acc_pmx_lpi_1_dfm_mx0w0 = nl_attention_abs_qif_acc_pmx_lpi_1_dfm_mx0w0[30:0];
  assign attention_abs_qif_acc_pmx_lpi_1_dfm_mx1_30_1 = MUX_v_30_2_2((rms_norm_384_val_acc_psp_sva_1[30:1]),
      (attention_abs_qif_acc_pmx_lpi_1_dfm_mx0w0[30:1]), rms_norm_384_val_acc_psp_sva_1[31]);
  assign nl_rms_norm_384_val_acc_psp_sva_1 = ({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[39])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[39]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[39])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[39]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[39])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[39]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[39])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[39]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[39])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[39]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[39])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[39]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[39])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[39]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[39])
      , 1'b0 , (signext_2_1(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[36]))}) + conv_s2s_31_32(operator_40_24_true_AC_TRN_AC_WRAP_acc_52_itm)
      + conv_s2s_30_32(operator_40_24_true_AC_TRN_AC_WRAP_acc_51_itm);
  assign rms_norm_384_val_acc_psp_sva_1 = nl_rms_norm_384_val_acc_psp_sva_1[31:0];
  assign nl_compute_sqrt_for_acc_1_nl = conv_s2s_40_41({RMS_NORM_LOOP_2_2_dfr_sva_9
      , RMS_NORM_LOOP_2_2_dfr_sva_8_0 , compute_sqrt_guess_sva_29_0}) + conv_s2s_40_41(RMS_NORM_LOOP_2_mul_1_itm[39:0]);
  assign compute_sqrt_for_acc_1_nl = nl_compute_sqrt_for_acc_1_nl[40:0];
  assign compute_sqrt_for_acc_1_itm_40_1_1 = readslicef_41_40_1(compute_sqrt_for_acc_1_nl);
  assign attention_max_attn_fixed_t_attention_max_attn_fixed_t_and_mut_mx0w2_39 =
      QUANTIZE_ACTIVATION_LOOP_1_max_val_lpi_2_dfm_1_39 & attention_max_attn_fixed_t_acc_itm_40_1;
  assign attention_max_attn_fixed_t_attention_max_attn_fixed_t_and_mut_mx0w2_38_0
      = MUX_v_39_2_2(39'b000000000000000000000000000000000000000, QUANTIZE_ACTIVATION_LOOP_1_max_val_lpi_2_dfm_1_38_0,
      attention_max_attn_fixed_t_acc_itm_40_1);
  assign attention_max_attn_fixed_t_1_conc_psp_mx0w11_39 = QUANTIZE_ACTIVATION_LOOP_1_1_max_val_lpi_2_dfm_1_39
      & attention_max_attn_fixed_t_1_acc_itm_40_1;
  assign attention_max_attn_fixed_t_1_conc_psp_mx0w11_38_0 = MUX_v_39_2_2(39'b000000000000000000000000000000000000000,
      QUANTIZE_ACTIVATION_LOOP_1_1_max_val_lpi_2_dfm_1_38_0, attention_max_attn_fixed_t_1_acc_itm_40_1);
  assign exit_QUANTIZE_ACTIVATION_LOOP_2_1_sva_dfm_mx0w0 = (~ z_out_29_2) & nand_170_cse;
  assign nl_attention_abs_2_mux_2 = conv_u2s_39_40(~ (RMS_NORM_LOOP_2_slc_RMS_NORM_LOOP_2_mul_67_28_ncse_sva[38:0]))
      + 40'b0000000000000000000000000000000000000001;
  assign attention_abs_2_mux_2 = nl_attention_abs_2_mux_2[39:0];
  assign nl_attention_abs_1_qr_sva_1 = conv_u2s_39_40(~ (input_rsci_q_d[38:0])) +
      40'b0000000000000000000000000000000000000001;
  assign attention_abs_1_qr_sva_1 = nl_attention_abs_1_qr_sva_1[39:0];
  assign RMS_NORM_LOOP_2_and_4_ssc_1 = (input_rsci_q_d[39]) & (~ CACHE_UPDATE_LOOP_3_CACHE_UPDATE_LOOP_3_nor_itm);
  assign RMS_NORM_LOOP_2_and_1_ssc_1 = (~ QUANTIZE_ACTIVATION_LOOP_2_slc_40_1_svs)
      & CACHE_UPDATE_LOOP_3_CACHE_UPDATE_LOOP_3_nor_itm;
  assign RMS_NORM_LOOP_2_and_6_ssc_1 = (RMS_NORM_LOOP_2_slc_RMS_NORM_LOOP_2_mul_67_28_ncse_sva[39])
      & RMS_NORM_LOOP_2_and_2_tmp;
  assign RMS_NORM_LOOP_2_RMS_NORM_LOOP_2_nor_ssc_1 = ~((input_rsci_q_d[39]) | CACHE_UPDATE_LOOP_3_CACHE_UPDATE_LOOP_3_nor_itm);
  assign RMS_NORM_LOOP_2_and_5_ssc_1 = (~ (RMS_NORM_LOOP_2_slc_RMS_NORM_LOOP_2_mul_67_28_ncse_sva[39]))
      & RMS_NORM_LOOP_2_and_2_tmp;
  assign RMS_NORM_LOOP_2_and_2_tmp = QUANTIZE_ACTIVATION_LOOP_2_slc_40_1_svs & CACHE_UPDATE_LOOP_3_CACHE_UPDATE_LOOP_3_nor_itm;
  assign nl_attention_max_attn_fixed_t_acc_nl = conv_s2u_40_41({(~ QUANTIZE_ACTIVATION_LOOP_1_max_val_lpi_2_dfm_1_39)
      , (~ QUANTIZE_ACTIVATION_LOOP_1_max_val_lpi_2_dfm_1_38_0)}) + 41'b00000000000000000000000000000000000000001;
  assign attention_max_attn_fixed_t_acc_nl = nl_attention_max_attn_fixed_t_acc_nl[40:0];
  assign attention_max_attn_fixed_t_acc_itm_40_1 = readslicef_41_1_40(attention_max_attn_fixed_t_acc_nl);
  assign nl_LINEAR_FORWARD_NO_MUL_LOOP_3_2_ko_2_0_sva_1_mx0w2 = ({reg_CACHE_UPDATE_LOOP_2_1_j_2_0_ftd
      , reg_CACHE_UPDATE_LOOP_2_1_j_2_0_ftd_1}) + 3'b001;
  assign LINEAR_FORWARD_NO_MUL_LOOP_3_2_ko_2_0_sva_1_mx0w2 = nl_LINEAR_FORWARD_NO_MUL_LOOP_3_2_ko_2_0_sva_1_mx0w2[2:0];
  assign nl_QUANTIZE_ACTIVATION_LOOP_3_jo_2_0_sva_3 = GEMM_3D_FLOAT_LOOP_4_1_l_2_0_sva
      + 3'b001;
  assign QUANTIZE_ACTIVATION_LOOP_3_jo_2_0_sva_3 = nl_QUANTIZE_ACTIVATION_LOOP_3_jo_2_0_sva_3[2:0];
  assign nor_252_cse = ~((fsm_output[4]) | (fsm_output[6]));
  assign nl_RESHAPE_2D_TO_3D_LOOP_3_1_k_5_0_sva_2 = APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva
      + 6'b000001;
  assign RESHAPE_2D_TO_3D_LOOP_3_1_k_5_0_sva_2 = nl_RESHAPE_2D_TO_3D_LOOP_3_1_k_5_0_sva_2[5:0];
  assign nl_SF_LOOP_3_acc_61_cse_mx0w4 = conv_u2u_1_3(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[27])
      + conv_u2u_2_3(signext_2_1(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[28]));
  assign SF_LOOP_3_acc_61_cse_mx0w4 = nl_SF_LOOP_3_acc_61_cse_mx0w4[2:0];
  assign nl_LINEAR_FORWARD_NO_MUL_LOOP_3_ko_2_0_sva_2 = GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2_0
      + 3'b001;
  assign LINEAR_FORWARD_NO_MUL_LOOP_3_ko_2_0_sva_2 = nl_LINEAR_FORWARD_NO_MUL_LOOP_3_ko_2_0_sva_2[2:0];
  assign nl_APPLY_ROTARY_POS_EMB_LOOP_3_acc_30_psp_sva_1 = conv_u2u_2_3(reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_2_1)
      + 3'b011;
  assign APPLY_ROTARY_POS_EMB_LOOP_3_acc_30_psp_sva_1 = nl_APPLY_ROTARY_POS_EMB_LOOP_3_acc_30_psp_sva_1[2:0];
  assign nl_SF_LOOP_3_acc_63_cse_mx0w6 = conv_u2u_2_4(signext_2_1(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[27]))
      + conv_u2u_3_4(signext_3_1(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[28]));
  assign SF_LOOP_3_acc_63_cse_mx0w6 = nl_SF_LOOP_3_acc_63_cse_mx0w6[3:0];
  assign LINEAR_FORWARD_NO_MUL_LOOP_5_3_weight_val_mux_tmp = MUX_v_2_4_2((LINEAR_FORWARD_NO_MUL_LOOP_4_3_packed_val_sva[1:0]),
      (LINEAR_FORWARD_NO_MUL_LOOP_4_3_packed_val_sva[3:2]), (LINEAR_FORWARD_NO_MUL_LOOP_4_3_packed_val_sva[5:4]),
      (LINEAR_FORWARD_NO_MUL_LOOP_4_3_packed_val_sva[7:6]), APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva_1_1_0);
  assign nl_RESHAPE_2D_TO_3D_LOOP_3_k_5_0_sva_2 = ({reg_CACHE_UPDATE_LOOP_3_k_5_0_1_ftd
      , reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_2_1 , reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_0
      , reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_1}) + 6'b000001;
  assign RESHAPE_2D_TO_3D_LOOP_3_k_5_0_sva_2 = nl_RESHAPE_2D_TO_3D_LOOP_3_k_5_0_sva_2[5:0];
  assign LINEAR_FORWARD_NO_MUL_LOOP_5_2_weight_val_mux_tmp = MUX_v_2_4_2((LINEAR_FORWARD_NO_MUL_LOOP_4_2_packed_val_sva[1:0]),
      (LINEAR_FORWARD_NO_MUL_LOOP_4_2_packed_val_sva[3:2]), (LINEAR_FORWARD_NO_MUL_LOOP_4_2_packed_val_sva[5:4]),
      (LINEAR_FORWARD_NO_MUL_LOOP_4_2_packed_val_sva[7:6]), CACHE_UPDATE_LOOP_3_k_5_0_sva_1_1_0);
  assign nl_APPLY_ROTARY_POS_EMB_LOOP_3_k_4_0_sva_2 = ({reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_2_1
      , reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_0 , reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_1})
      + 5'b00001;
  assign APPLY_ROTARY_POS_EMB_LOOP_3_k_4_0_sva_2 = nl_APPLY_ROTARY_POS_EMB_LOOP_3_k_4_0_sva_2[4:0];
  assign LINEAR_FORWARD_NO_MUL_LOOP_5_2_LINEAR_FORWARD_NO_MUL_LOOP_5_2_and_1_cse_1
      = (LINEAR_FORWARD_NO_MUL_LOOP_5_2_weight_val_LINEAR_FORWARD_NO_MUL_LOOP_5_2_weight_val_slc_LINEAR_FORWARD_NO_MUL_LOOP_4_2_packed_val_LINEAR_FORWARD_NO_MUL_LOOP_5_2_weight_val_conc_1_1_1_0_svs==2'b10);
  assign nl_LINEAR_FORWARD_NO_MUL_LOOP_4_ki_4_0_sva_2 = conv_u2s_4_5(LINEAR_FORWARD_NO_MUL_LOOP_4_ki_4_0_sva_3_0)
      + 5'b00001;
  assign LINEAR_FORWARD_NO_MUL_LOOP_4_ki_4_0_sva_2 = nl_LINEAR_FORWARD_NO_MUL_LOOP_4_ki_4_0_sva_2[4:0];
  assign nl_LINEAR_FORWARD_NO_MUL_LOOP_4_2_ki_4_0_sva_2 = conv_u2s_4_5(APPLY_ROTARY_POS_EMB_LOOP_6_acc_29_psp_4)
      + 5'b00001;
  assign LINEAR_FORWARD_NO_MUL_LOOP_4_2_ki_4_0_sva_2 = nl_LINEAR_FORWARD_NO_MUL_LOOP_4_2_ki_4_0_sva_2[4:0];
  assign nl_RESHAPE_2D_TO_3D_LOOP_3_acc_11_psp_1_mx0w0 = conv_u2u_3_4(z_out_35[3:1])
      + conv_u2u_3_4(APPLY_ROTARY_POS_EMB_LOOP_1_i_3_0_sva_2_0);
  assign RESHAPE_2D_TO_3D_LOOP_3_acc_11_psp_1_mx0w0 = nl_RESHAPE_2D_TO_3D_LOOP_3_acc_11_psp_1_mx0w0[3:0];
  assign nl_GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2 = conv_u2s_3_4(GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2_0)
      + 4'b0001;
  assign GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2 = nl_GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2[3:0];
  assign nl_APPLY_ROTARY_POS_EMB_LOOP_1_i_3_0_sva_2 = conv_u2s_3_4(APPLY_ROTARY_POS_EMB_LOOP_1_i_3_0_sva_2_0)
      + 4'b0001;
  assign APPLY_ROTARY_POS_EMB_LOOP_1_i_3_0_sva_2 = nl_APPLY_ROTARY_POS_EMB_LOOP_1_i_3_0_sva_2[3:0];
  assign nl_APPLY_ROTARY_POS_EMB_LOOP_6_cosval_APPLY_ROTARY_POS_EMB_LOOP_6_cosval_conc_2_9_5
      = conv_u2u_4_5({3'b111 , (APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva[5])}) + 5'b00001;
  assign APPLY_ROTARY_POS_EMB_LOOP_6_cosval_APPLY_ROTARY_POS_EMB_LOOP_6_cosval_conc_2_9_5
      = nl_APPLY_ROTARY_POS_EMB_LOOP_6_cosval_APPLY_ROTARY_POS_EMB_LOOP_6_cosval_conc_2_9_5[4:0];
  assign nl_CACHE_UPDATE_LOOP_3_qif_acc_4_nl = conv_s2s_4_5({1'b1 , (~ APPLY_ROTARY_POS_EMB_LOOP_1_i_3_0_sva_2_0)})
      + conv_u2s_4_5({GEMM_3D_FLOAT_LOOP_4_1_l_2_0_sva , 1'b1});
  assign CACHE_UPDATE_LOOP_3_qif_acc_4_nl = nl_CACHE_UPDATE_LOOP_3_qif_acc_4_nl[4:0];
  assign nl_CACHE_UPDATE_LOOP_3_qif_acc_5_sdt_1 = conv_s2s_5_6(CACHE_UPDATE_LOOP_3_qif_acc_4_nl)
      + conv_u2s_3_6(z_out_34_2_0);
  assign CACHE_UPDATE_LOOP_3_qif_acc_5_sdt_1 = nl_CACHE_UPDATE_LOOP_3_qif_acc_5_sdt_1[5:0];
  assign nl_CACHE_UPDATE_LOOP_3_1_qif_acc_4_nl = conv_s2s_4_5({1'b1 , (~ GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2_0)})
      + conv_u2s_4_5({reg_CACHE_UPDATE_LOOP_2_1_j_2_0_ftd , reg_CACHE_UPDATE_LOOP_2_1_j_2_0_ftd_1
      , 1'b1});
  assign CACHE_UPDATE_LOOP_3_1_qif_acc_4_nl = nl_CACHE_UPDATE_LOOP_3_1_qif_acc_4_nl[4:0];
  assign nl_CACHE_UPDATE_LOOP_3_1_qif_acc_5_sdt_1 = conv_s2s_5_6(CACHE_UPDATE_LOOP_3_1_qif_acc_4_nl)
      + conv_u2s_3_6(z_out_36_2_0);
  assign CACHE_UPDATE_LOOP_3_1_qif_acc_5_sdt_1 = nl_CACHE_UPDATE_LOOP_3_1_qif_acc_5_sdt_1[5:0];
  assign nl_GEMM_3D_FLOAT_LOOP_4_acc_19_nl = conv_u2u_3_4(GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2_0)
      + conv_u2u_3_4(APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva[5:3]);
  assign GEMM_3D_FLOAT_LOOP_4_acc_19_nl = nl_GEMM_3D_FLOAT_LOOP_4_acc_19_nl[3:0];
  assign nl_GEMM_3D_FLOAT_LOOP_4_acc_15_nl = APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva
      + conv_u2u_2_6(reg_CACHE_UPDATE_LOOP_2_1_j_2_0_ftd);
  assign GEMM_3D_FLOAT_LOOP_4_acc_15_nl = nl_GEMM_3D_FLOAT_LOOP_4_acc_15_nl[5:0];
  assign nl_GEMM_3D_FLOAT_LOOP_4_acc_17_sdt_1 = conv_u2u_8_9({GEMM_3D_FLOAT_LOOP_4_acc_19_nl
      , (APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva[2:0]) , 1'b0}) + conv_u2u_6_9(GEMM_3D_FLOAT_LOOP_4_acc_15_nl);
  assign GEMM_3D_FLOAT_LOOP_4_acc_17_sdt_1 = nl_GEMM_3D_FLOAT_LOOP_4_acc_17_sdt_1[8:0];
  assign nl_SF_LOOP_3_acc_64_ncse_1 = conv_u2u_1_2(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[29])
      + conv_u2u_1_2(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[36]);
  assign SF_LOOP_3_acc_64_ncse_1 = nl_SF_LOOP_3_acc_64_ncse_1[1:0];
  assign nl_SF_LOOP_3_mul_8_nl = (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[4:3]) *
      16'b1000100100110001;
  assign SF_LOOP_3_mul_8_nl = nl_SF_LOOP_3_mul_8_nl[16:0];
  assign nl_SF_LOOP_3_acc_11_itm_1 = conv_s2s_17_18({reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd
      , 3'b000 , reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd , 3'b000 , reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd
      , 2'b00 , reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd , 2'b00 , reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd
      , 1'b0 , reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd}) + conv_u2s_17_18(SF_LOOP_3_mul_8_nl);
  assign SF_LOOP_3_acc_11_itm_1 = nl_SF_LOOP_3_acc_11_itm_1[17:0];
  assign nl_SF_LOOP_3_mul_15_itm_1 = (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[34:33])
      * 16'b1001110000100111;
  assign SF_LOOP_3_mul_15_itm_1 = nl_SF_LOOP_3_mul_15_itm_1[16:0];
  assign nl_SF_LOOP_3_acc_32_nl = conv_u2u_17_18({SF_LOOP_3_mul_12_itm_16_15 , 2'b00
      , SF_LOOP_3_mul_19_itm_12_11 , 1'b0 , SF_LOOP_3_mul_19_itm_9_4 , 2'b00 , (SF_LOOP_3_mul_12_itm_3_0[1:0])})
      + conv_u2u_17_18(SF_LOOP_3_acc_5_psp_sva[16:0]);
  assign SF_LOOP_3_acc_32_nl = nl_SF_LOOP_3_acc_32_nl[17:0];
  assign nl_SF_LOOP_3_acc_34_nl = conv_u2s_18_19(SF_LOOP_3_acc_32_nl) + conv_s2s_18_19({(SF_LOOP_3_acc_5_psp_sva[17])
      , 1'b0 , (SF_LOOP_3_acc_5_psp_sva[17]) , 3'b000 , (SF_LOOP_3_acc_5_psp_sva[17])
      , 2'b00 , (SF_LOOP_3_acc_5_psp_sva[17]) , 2'b00 , (signext_2_1(SF_LOOP_3_acc_5_psp_sva[17]))
      , 3'b000 , (SF_LOOP_3_acc_5_psp_sva[17])});
  assign SF_LOOP_3_acc_34_nl = nl_SF_LOOP_3_acc_34_nl[18:0];
  assign nl_SF_LOOP_3_acc_6_psp_sva_1 = SF_LOOP_3_acc_34_nl + ({APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva_1_1_0
      , (SF_LOOP_3_acc_5_psp_sva[21:20]) , LINEAR_FORWARD_NO_MUL_LOOP_5_2_weight_val_LINEAR_FORWARD_NO_MUL_LOOP_5_2_weight_val_slc_LINEAR_FORWARD_NO_MUL_LOOP_4_2_packed_val_LINEAR_FORWARD_NO_MUL_LOOP_5_2_weight_val_conc_1_1_1_0_svs
      , RESHAPE_2D_TO_3D_LOOP_3_2_mux_3_itm_2_0 , RESHAPE_2D_TO_3D_LOOP_3_acc_11_psp_1
      , (SF_LOOP_3_acc_5_psp_sva[20]) , (SF_LOOP_3_acc_5_psp_sva[20]) , SF_LOOP_3_acc_93_psp});
  assign SF_LOOP_3_acc_6_psp_sva_1 = nl_SF_LOOP_3_acc_6_psp_sva_1[18:0];
  assign nl_SF_LOOP_3_acc_7_psp_sva_1 = SF_LOOP_3_acc_35_itm + ({(SF_LOOP_3_acc_6_psp_sva_18_17[0])
      , 1'b0 , (SF_LOOP_3_acc_6_psp_sva_18_17[0]) , 3'b000 , (SF_LOOP_3_acc_6_psp_sva_18_17[0])
      , 2'b00 , (SF_LOOP_3_acc_6_psp_sva_18_17[0]) , 2'b00 , (signext_2_1(SF_LOOP_3_acc_6_psp_sva_18_17[0]))
      , 3'b000 , (SF_LOOP_3_acc_6_psp_sva_18_17[0])});
  assign SF_LOOP_3_acc_7_psp_sva_1 = nl_SF_LOOP_3_acc_7_psp_sva_1[17:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_3_psp_sva_1 = conv_s2u_2_3(z_out_4[1:0])
      + conv_s2u_2_3(z_out_19[5:4]) + conv_u2u_1_3(~ (z_out_19[3]));
  assign operator_40_24_true_AC_TRN_AC_WRAP_2_acc_3_psp_sva_1 = nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_3_psp_sva_1[2:0];
  assign nl_attention_abs_4_qif_acc_pmx_lpi_1_dfm_mx0w0 = (~ (rms_norm_384_1_val_acc_psp_sva_1[30:0]))
      + 31'b0000000000000000000000000000001;
  assign attention_abs_4_qif_acc_pmx_lpi_1_dfm_mx0w0 = nl_attention_abs_4_qif_acc_pmx_lpi_1_dfm_mx0w0[30:0];
  assign attention_abs_4_qif_acc_pmx_lpi_1_dfm_mx1_30_1 = MUX_v_30_2_2((rms_norm_384_1_val_acc_psp_sva_1[30:1]),
      (attention_abs_4_qif_acc_pmx_lpi_1_dfm_mx0w0[30:1]), rms_norm_384_1_val_acc_psp_sva_1[31]);
  assign nl_rms_norm_384_1_val_acc_psp_sva_1 = ({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[39])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[39]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[39])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[39]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[39])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[39]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[39])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[39]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[39])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[39]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[39])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[39]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[39])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[39]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[39])
      , 1'b0 , (signext_2_1(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[36]))}) + conv_s2s_31_32(operator_40_24_true_AC_TRN_AC_WRAP_2_acc_52_itm)
      + conv_s2s_30_32(operator_40_24_true_AC_TRN_AC_WRAP_2_acc_51_itm);
  assign rms_norm_384_1_val_acc_psp_sva_1 = nl_rms_norm_384_1_val_acc_psp_sva_1[31:0];
  assign nl_attention_abs_6_mux_2 = conv_u2s_39_40(~ (RMS_NORM_LOOP_2_2_RMS_NORM_LOOP_2_2_slc_71_32_1_ncse_sva[38:0]))
      + 40'b0000000000000000000000000000000000000001;
  assign attention_abs_6_mux_2 = nl_attention_abs_6_mux_2[39:0];
  assign nl_attention_abs_5_qr_sva_1 = conv_u2s_39_40(~ (attention_5_1_384_384_8_48_attn_output_2D_rsci_q_d[38:0]))
      + 40'b0000000000000000000000000000000000000001;
  assign attention_abs_5_qr_sva_1 = nl_attention_abs_5_qr_sva_1[39:0];
  assign RMS_NORM_LOOP_2_2_and_4_ssc_1 = (attention_5_1_384_384_8_48_attn_output_2D_rsci_q_d[39])
      & (~ CACHE_UPDATE_LOOP_3_CACHE_UPDATE_LOOP_3_nor_itm);
  assign RMS_NORM_LOOP_2_2_and_1_ssc_1 = (~ QUANTIZE_ACTIVATION_LOOP_2_1_slc_40_1_svs)
      & CACHE_UPDATE_LOOP_3_CACHE_UPDATE_LOOP_3_nor_itm;
  assign RMS_NORM_LOOP_2_2_and_6_ssc_1 = (RMS_NORM_LOOP_2_2_RMS_NORM_LOOP_2_2_slc_71_32_1_ncse_sva[39])
      & RMS_NORM_LOOP_2_2_and_2_tmp;
  assign RMS_NORM_LOOP_2_2_RMS_NORM_LOOP_2_2_nor_ssc_1 = ~((attention_5_1_384_384_8_48_attn_output_2D_rsci_q_d[39])
      | CACHE_UPDATE_LOOP_3_CACHE_UPDATE_LOOP_3_nor_itm);
  assign RMS_NORM_LOOP_2_2_and_5_ssc_1 = (~ (RMS_NORM_LOOP_2_2_RMS_NORM_LOOP_2_2_slc_71_32_1_ncse_sva[39]))
      & RMS_NORM_LOOP_2_2_and_2_tmp;
  assign RMS_NORM_LOOP_2_2_and_2_tmp = QUANTIZE_ACTIVATION_LOOP_2_1_slc_40_1_svs
      & CACHE_UPDATE_LOOP_3_CACHE_UPDATE_LOOP_3_nor_itm;
  assign nl_attention_max_attn_fixed_t_1_acc_nl = conv_s2u_40_41({(~ QUANTIZE_ACTIVATION_LOOP_1_1_max_val_lpi_2_dfm_1_39)
      , (~ QUANTIZE_ACTIVATION_LOOP_1_1_max_val_lpi_2_dfm_1_38_0)}) + 41'b00000000000000000000000000000000000000001;
  assign attention_max_attn_fixed_t_1_acc_nl = nl_attention_max_attn_fixed_t_1_acc_nl[40:0];
  assign attention_max_attn_fixed_t_1_acc_itm_40_1 = readslicef_41_1_40(attention_max_attn_fixed_t_1_acc_nl);
  assign INIT_2D_MEM_LOOP_2_3_INIT_2D_MEM_LOOP_2_3_nor_itm_1 = ~((SF_LOOP_3_acc_17_itm_8_0!=9'b000000000));
  assign nl_LINEAR_FORWARD_NO_MUL_LOOP_4_1_packed_val_acc_2_nl = ({GEMM_3D_FLOAT_LOOP_4_1_l_2_0_sva
      , APPLY_ROTARY_POS_EMB_LOOP_6_acc_28_sdt}) + conv_u2u_2_7(INIT_2D_MEM_LOOP_2_2_acc_itm[8:7]);
  assign LINEAR_FORWARD_NO_MUL_LOOP_4_1_packed_val_acc_2_nl = nl_LINEAR_FORWARD_NO_MUL_LOOP_4_1_packed_val_acc_2_nl[6:0];
  assign nl_LINEAR_FORWARD_NO_MUL_LOOP_4_1_packed_val_LINEAR_FORWARD_NO_MUL_LOOP_4_1_packed_val_LINEAR_FORWARD_NO_MUL_LOOP_4_1_packed_val_conc_2_15_7
      = conv_u2u_7_9(LINEAR_FORWARD_NO_MUL_LOOP_4_1_packed_val_acc_2_nl) + conv_u2u_8_9({GEMM_3D_FLOAT_LOOP_4_1_l_2_0_sva
      , APPLY_ROTARY_POS_EMB_LOOP_6_acc_28_sdt , 1'b0});
  assign LINEAR_FORWARD_NO_MUL_LOOP_4_1_packed_val_LINEAR_FORWARD_NO_MUL_LOOP_4_1_packed_val_LINEAR_FORWARD_NO_MUL_LOOP_4_1_packed_val_conc_2_15_7
      = nl_LINEAR_FORWARD_NO_MUL_LOOP_4_1_packed_val_LINEAR_FORWARD_NO_MUL_LOOP_4_1_packed_val_LINEAR_FORWARD_NO_MUL_LOOP_4_1_packed_val_conc_2_15_7[8:0];
  assign nl_RMS_NORM_LOOP_1_1_acc_3_nl = ({1'b1 , (z_out_14[8:7])}) + 3'b001;
  assign RMS_NORM_LOOP_1_1_acc_3_nl = nl_RMS_NORM_LOOP_1_1_acc_3_nl[2:0];
  assign RMS_NORM_LOOP_1_1_acc_3_itm_2_1 = readslicef_3_1_2(RMS_NORM_LOOP_1_1_acc_3_nl);
  assign nl_SOFTMAX_LOOP_3_acc_3_nl = conv_s2u_40_41(INIT_2D_MEM_LOOP_2_1_asn_psp)
      - conv_s2u_40_41(attention_5_1_384_384_8_48_attn_weights_rsci_q_d);
  assign SOFTMAX_LOOP_3_acc_3_nl = nl_SOFTMAX_LOOP_3_acc_3_nl[40:0];
  assign SOFTMAX_LOOP_3_acc_3_itm_40_1 = readslicef_41_1_40(SOFTMAX_LOOP_3_acc_3_nl);
  assign CACHE_UPDATE_LOOP_1_and_cse = (APPLY_ROTARY_POS_EMB_LOOP_1_i_3_0_sva_2[3])
      & (GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2[3]);
  assign nor_tmp = (fsm_output[3]) & (fsm_output[5]);
  assign or_tmp_28 = (fsm_output[4:3]!=2'b10);
  assign and_dcpl_7 = (fsm_output[1:0]==2'b01);
  assign and_dcpl_8 = (fsm_output[3]) & (~ (fsm_output[5]));
  assign nor_tmp_11 = (fsm_output[4:3]==2'b11);
  assign and_582_cse = (fsm_output[3:2]==2'b11);
  assign or_59_cse = (~ (fsm_output[2])) | (fsm_output[5]);
  assign and_584_cse = (fsm_output[2]) & (fsm_output[5]);
  assign or_tmp_62 = (fsm_output[4]) | (fsm_output[8]) | (~ (fsm_output[7]));
  assign or_tmp_63 = (fsm_output[3]) | (~ (fsm_output[4])) | (~ (fsm_output[8]))
      | (fsm_output[7]);
  assign and_dcpl_26 = (fsm_output[8:7]==2'b01);
  assign and_dcpl_27 = and_dcpl_26 & (fsm_output[6]);
  assign and_dcpl_36 = (~ (fsm_output[8])) & (fsm_output[6]);
  assign nor_206_cse = ~((fsm_output[0]) | (fsm_output[2]));
  assign mux_95_nl = MUX_s_1_2_2((fsm_output[8]), (~ (fsm_output[8])), fsm_output[7]);
  assign nand_2_cse = ~((fsm_output[4]) & mux_95_nl);
  assign not_tmp_125 = ~((fsm_output[3]) & (fsm_output[6]));
  assign or_tmp_130 = (fsm_output[5]) | not_tmp_125;
  assign or_194_cse = (fsm_output[5]) | (fsm_output[3]) | (~ (fsm_output[6]));
  assign or_213_cse = (fsm_output[4]) | (~ (fsm_output[7]));
  assign mux_tmp_220 = MUX_s_1_2_2((~ nor_tmp_11), (fsm_output[4]), fsm_output[5]);
  assign or_tmp_178 = (fsm_output[5:4]!=2'b10);
  assign and_dcpl_80 = (fsm_output[8:7]==2'b10);
  assign mux_tmp_241 = MUX_s_1_2_2((~ nor_tmp_11), or_1114_cse, fsm_output[5]);
  assign and_dcpl_100 = nor_226_cse & nor_413_cse;
  assign and_dcpl_101 = ~((fsm_output[8]) | (fsm_output[3]));
  assign and_dcpl_103 = nor_252_cse & (~ (fsm_output[7]));
  assign and_dcpl_104 = and_dcpl_103 & and_dcpl_101;
  assign and_dcpl_106 = ~((fsm_output[7:6]!=2'b00));
  assign and_dcpl_107 = and_dcpl_106 & (~ (fsm_output[8]));
  assign and_dcpl_111 = and_584_cse & and_706_cse;
  assign and_dcpl_112 = (~ (fsm_output[8])) & (fsm_output[3]);
  assign and_dcpl_113 = (~ (fsm_output[6])) & (fsm_output[4]);
  assign and_dcpl_114 = and_dcpl_113 & (~ (fsm_output[7]));
  assign and_dcpl_115 = and_dcpl_114 & and_dcpl_112;
  assign or_tmp_210 = (fsm_output[7]) | (fsm_output[4]) | (fsm_output[6]);
  assign and_tmp_15 = (fsm_output[8]) & or_tmp_210;
  assign or_tmp_211 = (fsm_output[7:6]!=2'b00);
  assign and_tmp_16 = (fsm_output[8]) & or_tmp_211;
  assign mux_tmp_266 = MUX_s_1_2_2(and_tmp_16, and_tmp_15, fsm_output[5]);
  assign and_dcpl_117 = (fsm_output[1:0]==2'b10);
  assign and_dcpl_118 = (fsm_output[5]) & (~ (fsm_output[2]));
  assign and_dcpl_119 = and_dcpl_118 & and_dcpl_117;
  assign and_dcpl_120 = (fsm_output[8]) & (~ (fsm_output[3]));
  assign and_dcpl_121 = and_dcpl_114 & and_dcpl_120;
  assign or_dcpl_85 = (fsm_output[1:0]!=2'b10);
  assign or_dcpl_87 = or_59_cse | or_dcpl_85;
  assign or_dcpl_88 = (~ (fsm_output[8])) | (fsm_output[3]);
  assign or_dcpl_89 = (fsm_output[6]) | (fsm_output[4]);
  assign or_dcpl_90 = or_dcpl_89 | (~ (fsm_output[7]));
  assign or_dcpl_91 = or_dcpl_90 | or_dcpl_88;
  assign mux_tmp_283 = MUX_s_1_2_2(or_800_cse, or_798_cse, fsm_output[3]);
  assign and_dcpl_125 = (~ (fsm_output[5])) & (fsm_output[2]);
  assign and_dcpl_126 = and_dcpl_125 & and_706_cse;
  assign and_dcpl_127 = nor_252_cse & (fsm_output[7]);
  assign and_dcpl_128 = and_dcpl_127 & and_dcpl_120;
  assign and_dcpl_131 = and_dcpl_106 & nor_434_cse;
  assign mux_279_nl = MUX_s_1_2_2(or_tmp_28, mux_883_cse, fsm_output[2]);
  assign or_43_nl = (fsm_output[4:3]!=2'b01);
  assign mux_277_nl = MUX_s_1_2_2(mux_883_cse, or_43_nl, and_610_cse);
  assign mux_290_itm = MUX_s_1_2_2(mux_279_nl, mux_277_nl, fsm_output[1]);
  assign and_dcpl_134 = nor_226_cse & and_dcpl_7;
  assign and_dcpl_137 = (fsm_output[6]) & (~ (fsm_output[4]));
  assign and_dcpl_138 = and_dcpl_137 & (~ (fsm_output[7]));
  assign and_dcpl_139 = and_dcpl_138 & and_dcpl_101;
  assign and_dcpl_140 = and_dcpl_139 & and_dcpl_100;
  assign nor_290_nl = ~((fsm_output[0]) | (fsm_output[2]) | (fsm_output[3]));
  assign mux_291_nl = MUX_s_1_2_2(nor_290_nl, and_582_cse, fsm_output[1]);
  assign and_dcpl_144 = (~ mux_291_nl) & (fsm_output[6]) & nor_456_cse & nor_434_cse;
  assign and_dcpl_145 = (fsm_output[8]) & (~ (fsm_output[5]));
  assign and_dcpl_146 = and_dcpl_106 & and_dcpl_145;
  assign or_tmp_225 = (fsm_output[8:6]!=3'b001);
  assign or_322_nl = ((fsm_output[8]) & (fsm_output[6])) | (fsm_output[7]);
  assign mux_297_nl = MUX_s_1_2_2(or_tmp_225, or_322_nl, fsm_output[3]);
  assign or_321_nl = (fsm_output[3]) | (fsm_output[6]) | (fsm_output[7]);
  assign mux_tmp_298 = MUX_s_1_2_2(mux_297_nl, or_321_nl, fsm_output[4]);
  assign and_dcpl_152 = and_dcpl_115 & and_dcpl_134;
  assign and_dcpl_154 = and_dcpl_114 & and_768_cse & and_dcpl_134;
  assign and_dcpl_155 = and_dcpl_139 & and_dcpl_119;
  assign or_tmp_231 = (fsm_output[7:5]!=3'b011);
  assign nor_tmp_79 = (fsm_output[4]) & (fsm_output[6]);
  assign or_tmp_233 = (fsm_output[7]) | (~ nor_tmp_79);
  assign mux_tmp_303 = MUX_s_1_2_2(or_tmp_233, or_319_cse, fsm_output[3]);
  assign nand_tmp_14 = ~((fsm_output[5]) & (~ mux_tmp_303));
  assign mux_tmp_305 = MUX_s_1_2_2(nand_tmp_14, or_tmp_231, fsm_output[2]);
  assign or_tmp_234 = (fsm_output[3]) | (~ (fsm_output[7])) | (fsm_output[4]) | (fsm_output[6]);
  assign mux_tmp_306 = MUX_s_1_2_2(or_tmp_234, mux_tmp_303, fsm_output[5]);
  assign mux_tmp_307 = MUX_s_1_2_2(mux_tmp_306, or_tmp_231, fsm_output[2]);
  assign mux_tmp_308 = MUX_s_1_2_2(mux_tmp_307, mux_tmp_305, fsm_output[0]);
  assign mux_304_nl = MUX_s_1_2_2(nand_tmp_14, or_tmp_231, or_44_cse);
  assign mux_309_nl = MUX_s_1_2_2(mux_tmp_308, mux_304_nl, fsm_output[1]);
  assign and_dcpl_156 = ~(mux_309_nl | (fsm_output[8]));
  assign or_tmp_236 = (~((fsm_output[8]) | (~ (fsm_output[1])))) | (fsm_output[4:2]!=3'b000);
  assign and_dcpl_157 = and_584_cse & nor_413_cse;
  assign and_dcpl_161 = and_dcpl_125 & and_dcpl_7;
  assign and_dcpl_162 = nor_tmp_79 & (fsm_output[7]);
  assign and_dcpl_163 = and_dcpl_162 & and_dcpl_112;
  assign and_dcpl_165 = (fsm_output[7:6]==2'b11);
  assign and_dcpl_166 = and_dcpl_165 & (~ (fsm_output[8]));
  assign and_dcpl_168 = and_dcpl_106 & (fsm_output[8]);
  assign mux_tmp_319 = MUX_s_1_2_2(mux_tmp_220, mux_tmp_241, fsm_output[2]);
  assign mux_tmp_320 = MUX_s_1_2_2(or_tmp_178, mux_tmp_241, fsm_output[2]);
  assign mux_322_nl = MUX_s_1_2_2(mux_tmp_308, or_tmp_231, fsm_output[1]);
  assign and_dcpl_170 = ~(mux_322_nl | (fsm_output[8]));
  assign and_dcpl_171 = and_dcpl_118 & and_706_cse;
  assign and_dcpl_172 = and_dcpl_121 & and_dcpl_171;
  assign or_tmp_242 = (~ (fsm_output[4])) | (fsm_output[6]);
  assign or_tmp_243 = (fsm_output[4]) | (~ (fsm_output[6]));
  assign mux_tmp_323 = MUX_s_1_2_2(or_tmp_243, or_tmp_242, fsm_output[5]);
  assign or_tmp_244 = (~ (fsm_output[3])) | (~ (fsm_output[4])) | (fsm_output[6]);
  assign and_dcpl_178 = and_dcpl_125 & and_dcpl_117;
  assign or_dcpl_96 = (fsm_output[5]) | (fsm_output[2]);
  assign mux_tmp_334 = MUX_s_1_2_2((~ nor_tmp_11), nor_tmp_11, fsm_output[5]);
  assign and_dcpl_181 = (fsm_output[7:6]==2'b10);
  assign and_dcpl_183 = (or_1114_cse | (fsm_output[2]) | or_272_cse) & and_dcpl_181
      & nor_434_cse;
  assign and_dcpl_185 = and_dcpl_127 & and_dcpl_112;
  assign and_dcpl_186 = and_dcpl_185 & and_dcpl_157;
  assign and_dcpl_190 = and_dcpl_118 & nor_413_cse;
  assign and_dcpl_191 = and_dcpl_185 & and_dcpl_190;
  assign and_dcpl_192 = and_dcpl_118 & and_dcpl_7;
  assign and_dcpl_193 = and_dcpl_185 & and_dcpl_192;
  assign and_dcpl_198 = nor_tmp_79 & (~ (fsm_output[7]));
  assign and_dcpl_201 = and_dcpl_198 & and_dcpl_120;
  assign and_dcpl_204 = (fsm_output[5:4]==2'b11);
  assign and_dcpl_207 = and_584_cse & and_dcpl_7;
  assign and_dcpl_209 = and_dcpl_121 & and_dcpl_190;
  assign and_dcpl_210 = and_dcpl_103 & and_dcpl_120;
  assign and_dcpl_211 = and_dcpl_210 & and_dcpl_100;
  assign and_dcpl_212 = and_dcpl_103 & and_768_cse;
  assign and_dcpl_213 = and_dcpl_212 & and_dcpl_207;
  assign and_dcpl_214 = nor_226_cse & and_706_cse;
  assign and_dcpl_216 = (fsm_output[2:1]==2'b10);
  assign and_dcpl_217 = (~ (fsm_output[8])) & (fsm_output[5]);
  assign and_dcpl_222 = and_dcpl_26 & and_dcpl_118;
  assign or_tmp_265 = (fsm_output[0]) | (~ (fsm_output[3]));
  assign and_dcpl_225 = and_dcpl_162 & and_dcpl_101;
  assign and_dcpl_227 = and_dcpl_163 & and_dcpl_190;
  assign and_dcpl_228 = and_dcpl_225 & and_dcpl_207;
  assign or_tmp_272 = (fsm_output[3]) | (~ nor_tmp_79);
  assign nor_tmp_90 = (fsm_output[3]) & (fsm_output[4]) & (fsm_output[6]);
  assign and_dcpl_232 = and_dcpl_113 & (fsm_output[7]);
  assign and_dcpl_233 = and_dcpl_232 & and_dcpl_112;
  assign and_dcpl_234 = and_dcpl_233 & and_dcpl_157;
  assign and_dcpl_239 = and_dcpl_225 & and_dcpl_100;
  assign and_dcpl_240 = nor_226_cse & and_dcpl_117;
  assign and_dcpl_241 = and_dcpl_163 & and_dcpl_240;
  assign and_dcpl_242 = and_584_cse & and_dcpl_117;
  assign and_dcpl_243 = and_dcpl_233 & and_dcpl_242;
  assign and_dcpl_244 = and_dcpl_137 & (fsm_output[7]);
  assign and_dcpl_245 = and_dcpl_244 & and_dcpl_101;
  assign and_dcpl_246 = and_dcpl_245 & and_dcpl_161;
  assign and_dcpl_248 = and_dcpl_225 & and_dcpl_161;
  assign and_dcpl_249 = and_dcpl_225 & and_dcpl_126;
  assign and_dcpl_250 = and_dcpl_125 & nor_413_cse;
  assign and_dcpl_251 = and_dcpl_163 & and_dcpl_250;
  assign and_dcpl_255 = and_dcpl_232 & and_dcpl_101;
  assign and_dcpl_257 = (~ (fsm_output[2])) & (fsm_output[0]);
  assign and_dcpl_258 = and_dcpl_257 & (fsm_output[1]);
  assign and_dcpl_261 = and_dcpl_232 & and_dcpl_101 & (fsm_output[5]);
  assign and_dcpl_267 = and_dcpl_255 & and_dcpl_111;
  assign and_dcpl_275 = nor_206_cse & (fsm_output[1]);
  assign and_dcpl_283 = and_dcpl_127 & and_dcpl_101;
  assign and_dcpl_285 = and_dcpl_283 & and_dcpl_111;
  assign or_tmp_296 = (~ (fsm_output[3])) | (fsm_output[7]) | (~ nor_tmp_79);
  assign or_404_nl = (fsm_output[3]) | (fsm_output[7]) | (fsm_output[4]) | (~ (fsm_output[6]));
  assign mux_tmp_359 = MUX_s_1_2_2(or_tmp_296, or_404_nl, fsm_output[5]);
  assign or_tmp_299 = (fsm_output[2]) | (~ (fsm_output[3])) | (fsm_output[7]) | (~
      nor_tmp_79);
  assign and_dcpl_289 = and_dcpl_198 & and_dcpl_101;
  assign and_dcpl_290 = and_dcpl_289 & and_dcpl_178;
  assign and_dcpl_295 = (fsm_output[7:6]==2'b01);
  assign or_tmp_304 = (~ (fsm_output[3])) | (fsm_output[8]) | (fsm_output[7]) | (~
      nor_tmp_79);
  assign or_tmp_305 = (fsm_output[2]) | (fsm_output[3]) | (fsm_output[8]) | (~ (fsm_output[7]))
      | (fsm_output[4]) | (fsm_output[6]);
  assign and_dcpl_298 = and_dcpl_198 & and_dcpl_112;
  assign and_dcpl_299 = and_dcpl_298 & and_dcpl_214;
  assign or_tmp_306 = (fsm_output[7:3]!=5'b10100);
  assign and_dcpl_303 = nor_434_cse & (~ (fsm_output[0]));
  assign or_tmp_310 = ~((fsm_output[2]) & (fsm_output[3]) & (~ (fsm_output[7])) &
      nor_tmp_79);
  assign and_dcpl_306 = and_dcpl_283 & and_dcpl_171;
  assign and_dcpl_310 = and_dcpl_298 & and_dcpl_161;
  assign mux_tmp_376 = MUX_s_1_2_2((~ (CACHE_UPDATE_LOOP_3_k_5_0_sva_1_1_0[0])),
      (CACHE_UPDATE_LOOP_3_k_5_0_sva_1_1_0[0]), CACHE_UPDATE_LOOP_3_k_5_0_sva_1_1_0[1]);
  assign nand_144_nl = ~((LINEAR_FORWARD_NO_MUL_LOOP_5_2_weight_val_mux_tmp[0]) &
      (fsm_output[0]));
  assign or_438_nl = (LINEAR_FORWARD_NO_MUL_LOOP_5_2_weight_val_mux_tmp[0]) | (~
      (fsm_output[0]));
  assign mux_tmp_377 = MUX_s_1_2_2(nand_144_nl, or_438_nl, LINEAR_FORWARD_NO_MUL_LOOP_5_2_weight_val_mux_tmp[1]);
  assign or_437_nl = (fsm_output[0]) | mux_tmp_376;
  assign mux_tmp_378 = MUX_s_1_2_2(mux_tmp_377, or_437_nl, fsm_output[1]);
  assign or_439_nl = (fsm_output[0]) | (~ mux_tmp_376);
  assign mux_tmp_379 = MUX_s_1_2_2((~ mux_tmp_377), or_439_nl, fsm_output[1]);
  assign and_dcpl_319 = and_dcpl_298 & and_dcpl_134;
  assign and_dcpl_320 = and_dcpl_298 & and_dcpl_240;
  assign mux_tmp_383 = MUX_s_1_2_2(or_dcpl_90, or_tmp_233, fsm_output[3]);
  assign mux_tmp_385 = MUX_s_1_2_2(or_tmp_234, or_tmp_296, fsm_output[2]);
  assign and_dcpl_325 = and_dcpl_198 & and_768_cse;
  assign and_dcpl_331 = and_dcpl_128 & and_dcpl_161;
  assign and_dcpl_341 = and_dcpl_138 & and_dcpl_112;
  assign and_dcpl_343 = and_dcpl_104 & and_dcpl_134;
  assign or_tmp_350 = (fsm_output[8:7]!=2'b00);
  assign or_86_nl = (fsm_output[6:5]!=2'b00);
  assign mux_tmp_402 = MUX_s_1_2_2(or_746_cse, or_tmp_350, or_86_nl);
  assign mux_tmp_404 = MUX_s_1_2_2(or_746_cse, or_tmp_350, fsm_output[5]);
  assign mux_tmp_405 = MUX_s_1_2_2(mux_tmp_404, or_173_cse, fsm_output[6]);
  assign or_471_cse = (fsm_output[8:7]!=2'b10);
  assign mux_407_nl = MUX_s_1_2_2(or_746_cse, or_471_cse, fsm_output[5]);
  assign mux_tmp_408 = MUX_s_1_2_2(mux_407_nl, or_173_cse, fsm_output[6]);
  assign or_tmp_353 = (fsm_output[5]) | (~ (fsm_output[7])) | (fsm_output[8]);
  assign mux_tmp_409 = MUX_s_1_2_2(or_tmp_353, or_173_cse, fsm_output[6]);
  assign mux_tmp_410 = MUX_s_1_2_2(mux_tmp_409, mux_tmp_408, fsm_output[2]);
  assign mux_tmp_414 = MUX_s_1_2_2(mux_tmp_408, mux_tmp_409, fsm_output[2]);
  assign or_475_cse = (fsm_output[5]) | and_731_cse;
  assign mux_tmp_416 = MUX_s_1_2_2(or_475_cse, or_173_cse, fsm_output[6]);
  assign or_477_nl = (fsm_output[6:5]!=2'b00) | and_731_cse;
  assign mux_tmp_418 = MUX_s_1_2_2(or_477_nl, mux_tmp_416, fsm_output[2]);
  assign mux_tmp_422 = MUX_s_1_2_2(or_tmp_353, mux_tmp_404, fsm_output[6]);
  assign and_dcpl_350 = (~ mux_tmp_241) & and_dcpl_295 & nor_500_cse & and_dcpl_117;
  assign and_dcpl_351 = and_dcpl_185 & and_dcpl_207;
  assign and_dcpl_352 = and_dcpl_233 & and_dcpl_111;
  assign and_dcpl_354 = and_dcpl_163 & and_dcpl_214;
  assign and_dcpl_355 = and_dcpl_225 & and_dcpl_242;
  assign mux_tmp_448 = MUX_s_1_2_2(or_213_cse, or_800_cse, fsm_output[8]);
  assign and_dcpl_359 = and_dcpl_289 & and_dcpl_161;
  assign and_dcpl_360 = and_dcpl_245 & and_dcpl_178;
  assign and_682_nl = (fsm_output[0]) & (fsm_output[2]) & (fsm_output[8]) & (~ (fsm_output[4]));
  assign nor_298_nl = ~((fsm_output[0]) | (fsm_output[2]) | (fsm_output[8]) | (~
      (fsm_output[4])));
  assign not_tmp_307 = MUX_s_1_2_2(and_682_nl, nor_298_nl, fsm_output[1]);
  assign and_dcpl_368 = not_tmp_307 & and_dcpl_106 & nor_tmp;
  assign and_dcpl_369 = and_dcpl_283 & and_dcpl_119;
  assign mux_476_nl = MUX_s_1_2_2((~ (fsm_output[6])), (fsm_output[6]), fsm_output[8]);
  assign or_tmp_422 = (fsm_output[7]) | mux_476_nl;
  assign or_544_cse = (fsm_output[8]) | (fsm_output[6]);
  assign mux_tmp_482 = MUX_s_1_2_2(or_577_cse, or_544_cse, fsm_output[7]);
  assign and_dcpl_374 = nor_252_cse & and_dcpl_26;
  assign and_dcpl_375 = and_dcpl_374 & nor_tmp & and_dcpl_216;
  assign and_dcpl_378 = (~ (fsm_output[3])) & (fsm_output[5]);
  assign xor_6_cse = (fsm_output[4]) ^ (fsm_output[0]);
  assign and_dcpl_381 = and_dcpl_181 & (~ (fsm_output[8])) & xor_6_cse;
  assign and_dcpl_382 = and_dcpl_381 & and_dcpl_378 & (fsm_output[2:1]==2'b01);
  assign and_dcpl_384 = nor_226_cse & (fsm_output[0]);
  assign and_dcpl_386 = and_dcpl_103 & and_dcpl_112;
  assign xor_dcpl_7 = and_743_cse ^ (fsm_output[4]);
  assign or_dcpl_120 = (fsm_output[1:0]!=2'b01);
  assign or_dcpl_121 = or_dcpl_96 | or_dcpl_120;
  assign and_dcpl_394 = (~ (fsm_output[7])) & (fsm_output[3]);
  assign and_dcpl_395 = nor_252_cse & and_dcpl_394;
  assign and_dcpl_396 = and_dcpl_395 & and_dcpl_240;
  assign not_tmp_316 = ~((fsm_output[7]) & (fsm_output[5]));
  assign or_tmp_446 = (fsm_output[8]) | not_tmp_316;
  assign mux_tmp_505 = MUX_s_1_2_2(or_tmp_446, or_475_cse, fsm_output[6]);
  assign or_tmp_449 = (fsm_output[7]) | (~ (fsm_output[5]));
  assign or_575_nl = (fsm_output[8]) | (~ or_tmp_449);
  assign mux_tmp_509 = MUX_s_1_2_2(or_677_cse, or_575_nl, fsm_output[6]);
  assign mux_510_nl = MUX_s_1_2_2((fsm_output[5]), (~ (fsm_output[5])), fsm_output[7]);
  assign mux_511_nl = MUX_s_1_2_2(mux_510_nl, or_677_cse, fsm_output[8]);
  assign mux_tmp_512 = MUX_s_1_2_2(mux_511_nl, or_746_cse, fsm_output[6]);
  assign mux_tmp_514 = MUX_s_1_2_2(or_677_cse, or_746_cse, fsm_output[6]);
  assign or_tmp_454 = (fsm_output[8:6]!=3'b011);
  assign or_tmp_456 = (~ (fsm_output[6])) | (fsm_output[8]) | not_tmp_316;
  assign or_tmp_463 = (fsm_output[5]) | (fsm_output[3]) | (fsm_output[8]) | (~ (fsm_output[4]));
  assign nor_tmp_118 = (fsm_output[3]) & (fsm_output[8]) & (fsm_output[4]);
  assign mux_544_nl = MUX_s_1_2_2(mux_834_cse, (~ or_dcpl_89), fsm_output[2]);
  assign and_dcpl_400 = mux_544_nl & and_dcpl_26 & and_dcpl_378 & and_706_cse;
  assign and_dcpl_403 = mux_834_cse & (fsm_output[7]) & and_dcpl_112 & and_dcpl_157;
  assign and_dcpl_409 = (fsm_output[5]) & (fsm_output[1]);
  assign mux_tmp_547 = MUX_s_1_2_2(or_318_cse, or_319_cse, fsm_output[5]);
  assign mux_tmp_550 = MUX_s_1_2_2((~ nor_tmp_79), or_dcpl_89, fsm_output[7]);
  assign mux_551_nl = MUX_s_1_2_2(mux_tmp_550, or_319_cse, fsm_output[3]);
  assign mux_tmp_552 = MUX_s_1_2_2(or_318_cse, mux_551_nl, fsm_output[5]);
  assign mux_553_nl = MUX_s_1_2_2(mux_tmp_552, mux_tmp_547, fsm_output[2]);
  assign mux_396_nl = MUX_s_1_2_2((~ (fsm_output[6])), or_dcpl_89, fsm_output[7]);
  assign mux_397_nl = MUX_s_1_2_2(mux_396_nl, or_319_cse, fsm_output[3]);
  assign mux_548_nl = MUX_s_1_2_2(or_318_cse, mux_397_nl, fsm_output[5]);
  assign mux_549_nl = MUX_s_1_2_2(mux_548_nl, mux_tmp_547, fsm_output[2]);
  assign mux_554_nl = MUX_s_1_2_2(mux_553_nl, mux_549_nl, fsm_output[0]);
  assign mux_555_nl = MUX_s_1_2_2(mux_554_nl, mux_tmp_547, fsm_output[1]);
  assign and_dcpl_414 = ~(mux_555_nl | (fsm_output[8]));
  assign and_dcpl_417 = (fsm_output[2]) & (~ (fsm_output[0]));
  assign or_tmp_529 = and_768_cse | (fsm_output[7]);
  assign mux_tmp_592 = MUX_s_1_2_2((~ (fsm_output[7])), (fsm_output[7]), or_551_cse);
  assign nor_tmp_128 = or_551_cse & (fsm_output[7]);
  assign and_dcpl_435 = and_dcpl_106 & (fsm_output[3]);
  assign mux_623_nl = MUX_s_1_2_2(and_768_cse, (~ or_550_cse), fsm_output[2]);
  assign and_dcpl_443 = mux_623_nl & nor_tmp_79;
  assign and_dcpl_447 = and_dcpl_244 & and_dcpl_112;
  assign and_dcpl_448 = and_dcpl_447 & and_dcpl_100;
  assign or_dcpl_125 = (~ (fsm_output[5])) | (fsm_output[2]);
  assign or_dcpl_127 = or_tmp_242 | (fsm_output[7]);
  assign or_dcpl_128 = or_dcpl_127 | or_551_cse;
  assign or_tmp_598 = (fsm_output[3:2]!=2'b01);
  assign or_tmp_599 = (fsm_output[3:2]!=2'b10);
  assign or_dcpl_130 = ~((fsm_output[5]) & (fsm_output[2]));
  assign or_dcpl_133 = or_dcpl_130 | or_dcpl_120;
  assign or_tmp_652 = ~((fsm_output[7]) & (fsm_output[2]) & (fsm_output[1]) & (~
      (fsm_output[8])));
  assign or_tmp_656 = (fsm_output[0]) | (fsm_output[1]) | (fsm_output[8]);
  assign not_tmp_405 = ~((fsm_output[8]) & (fsm_output[4]));
  assign and_dcpl_458 = and_dcpl_447 & and_dcpl_240;
  assign and_dcpl_460 = and_dcpl_26 & (fsm_output[5]);
  assign or_tmp_697 = (fsm_output[3]) | (fsm_output[4]) | (fsm_output[6]);
  assign or_tmp_700 = (~ (fsm_output[3])) | (fsm_output[4]) | (fsm_output[6]);
  assign or_tmp_701 = (fsm_output[3]) | (~ (fsm_output[4])) | (fsm_output[6]);
  assign and_tmp_26 = (fsm_output[3]) & mux_834_cse;
  assign or_tmp_716 = (~ (fsm_output[4])) | (~ (fsm_output[7])) | (fsm_output[8]);
  assign nor_303_nl = ~((fsm_output[0]) | (fsm_output[2]) | (~ (fsm_output[5])) |
      (fsm_output[7]) | (fsm_output[4]) | (~ (fsm_output[6])));
  assign nor_304_nl = ~((fsm_output[2]) | (~ (fsm_output[5])) | (~ (fsm_output[7]))
      | (fsm_output[4]) | (fsm_output[6]));
  assign nor_305_nl = ~((~ (fsm_output[2])) | (fsm_output[5]) | (fsm_output[7]) |
      (~ nor_tmp_79));
  assign mux_768_nl = MUX_s_1_2_2(nor_304_nl, nor_305_nl, fsm_output[0]);
  assign mux_769_nl = MUX_s_1_2_2(nor_303_nl, mux_768_nl, fsm_output[1]);
  assign and_dcpl_468 = mux_769_nl & and_dcpl_101;
  assign and_dcpl_469 = and_dcpl_298 & and_dcpl_126;
  assign nor_tmp_174 = (fsm_output[7]) & (fsm_output[4]);
  assign or_tmp_768 = (~ (fsm_output[1])) | (fsm_output[6]) | (~ (fsm_output[5]));
  assign or_tmp_776 = (~ (fsm_output[4])) | (fsm_output[6]) | (~ (fsm_output[7]));
  assign not_tmp_447 = ~((fsm_output[7:6]!=2'b10));
  assign mux_tmp_785 = MUX_s_1_2_2(not_tmp_447, (fsm_output[7]), fsm_output[4]);
  assign mux_tmp_786 = MUX_s_1_2_2(not_tmp_447, and_dcpl_165, fsm_output[4]);
  assign or_tmp_792 = (fsm_output[4:2]!=3'b100);
  assign nor_tmp_191 = (fsm_output[6:5]==2'b11);
  assign and_dcpl_484 = and_dcpl_298 & and_dcpl_178;
  assign or_tmp_831 = (~ (fsm_output[3])) | (fsm_output[8]) | (~ (fsm_output[7]))
      | (fsm_output[4]);
  assign mux_tmp_853 = MUX_s_1_2_2((~ (fsm_output[4])), (fsm_output[4]), fsm_output[7]);
  assign or_tmp_834 = (~ (fsm_output[3])) | (fsm_output[8]) | mux_tmp_853;
  assign and_dcpl_487 = and_dcpl_36 & (~ (fsm_output[5]));
  assign or_tmp_835 = (fsm_output[3]) | (~ (fsm_output[7])) | (fsm_output[4]);
  assign nand_tmp_55 = ~((fsm_output[3]) & (~ mux_tmp_853));
  assign mux_tmp_861 = MUX_s_1_2_2(nand_tmp_55, or_831_cse, fsm_output[2]);
  assign and_dcpl_493 = and_dcpl_255 & and_dcpl_119;
  assign and_dcpl_506 = and_dcpl_185 & and_dcpl_119;
  assign or_dcpl_150 = or_tmp_243 | (fsm_output[7]);
  assign mux_905_nl = MUX_s_1_2_2(mux_tmp_552, mux_tmp_547, or_349_cse);
  assign and_dcpl_513 = ~(mux_905_nl | (fsm_output[8]));
  assign and_dcpl_526 = (~ (fsm_output[4])) & (fsm_output[7]) & (~ (fsm_output[8]));
  assign or_1040_nl = (~ (fsm_output[3])) | (fsm_output[6]);
  assign mux_tmp_928 = MUX_s_1_2_2(not_tmp_125, or_1040_nl, fsm_output[5]);
  assign or_1045_nl = (fsm_output[2]) | mux_tmp_928;
  assign mux_tmp_933 = MUX_s_1_2_2(or_1045_nl, or_199_cse, fsm_output[0]);
  assign or_dcpl_154 = or_dcpl_130 | nand_181_cse;
  assign or_dcpl_157 = or_tmp_243 | (~ (fsm_output[7]));
  assign or_dcpl_158 = or_dcpl_157 | or_550_cse;
  assign or_dcpl_163 = or_dcpl_157 | or_551_cse;
  assign or_dcpl_170 = or_tmp_210 | (~ and_768_cse);
  assign mux_tmp_950 = MUX_s_1_2_2(or_tmp_233, or_319_cse, fsm_output[5]);
  assign mux_951_nl = MUX_s_1_2_2(mux_tmp_550, or_tmp_233, fsm_output[3]);
  assign mux_tmp_952 = MUX_s_1_2_2(mux_951_nl, or_319_cse, fsm_output[5]);
  assign mux_tmp_954 = MUX_s_1_2_2(mux_tmp_383, or_319_cse, fsm_output[5]);
  assign mux_tmp_955 = MUX_s_1_2_2(mux_tmp_954, mux_tmp_950, fsm_output[2]);
  assign attention_5_1_384_384_8_48_attn_output_rsci_radr_d_mx0c1 = and_dcpl_163
      & and_dcpl_157;
  assign attention_5_1_384_384_8_48_attn_weights_rsci_radr_d_mx0c2 = and_dcpl_225
      & and_dcpl_214;
  assign CACHE_UPDATE_LOOP_3_CACHE_UPDATE_LOOP_3_nor_itm_mx0c6 = and_dcpl_139 & and_dcpl_192;
  assign RMS_NORM_LOOP_2_2_dfr_sva_mx0c0 = and_dcpl_395 & and_dcpl_134;
  assign or_1106_nl = (~ (fsm_output[2])) | (~ (fsm_output[8])) | (fsm_output[4]);
  assign or_1107_nl = (fsm_output[2]) | (fsm_output[8]) | (~ (fsm_output[4]));
  assign mux_545_nl = MUX_s_1_2_2(or_1106_nl, or_1107_nl, fsm_output[0]);
  assign RMS_NORM_LOOP_2_2_dfr_sva_mx0c2 = (~(mux_545_nl | (fsm_output[6]))) & and_dcpl_394
      & (fsm_output[5]) & (~ (fsm_output[1]));
  assign or_1108_nl = (fsm_output[2]) | (fsm_output[3]) | (~ (fsm_output[8]));
  assign or_1109_nl = (~ (fsm_output[2])) | (~ (fsm_output[3])) | (fsm_output[8]);
  assign mux_546_nl = MUX_s_1_2_2(or_1108_nl, or_1109_nl, fsm_output[0]);
  assign RMS_NORM_LOOP_2_2_dfr_sva_mx0c3 = (~(mux_546_nl | (fsm_output[6]))) & (fsm_output[4])
      & (~ (fsm_output[7])) & and_dcpl_409;
  assign nor_388_nl = ~((~ (fsm_output[0])) | (~ (fsm_output[2])) | (~ (fsm_output[3]))
      | (~ (fsm_output[8])) | (fsm_output[4]) | (fsm_output[6]));
  assign nor_389_nl = ~((fsm_output[2]) | (~ (fsm_output[3])) | (fsm_output[8]) |
      (~ (fsm_output[4])) | (fsm_output[6]));
  assign nor_390_nl = ~((fsm_output[2]) | (fsm_output[3]) | (~ (fsm_output[8])) |
      (fsm_output[4]) | (~ (fsm_output[6])));
  assign mux_565_nl = MUX_s_1_2_2(nor_389_nl, nor_390_nl, fsm_output[0]);
  assign mux_566_nl = MUX_s_1_2_2(nor_388_nl, mux_565_nl, fsm_output[1]);
  assign APPLY_ROTARY_POS_EMB_LOOP_6_slc_APPLY_ROTARY_POS_EMB_LOOP_6_acc_2_itm_mx0c1
      = mux_566_nl & (~ (fsm_output[7])) & (fsm_output[5]);
  assign mux_567_nl = MUX_s_1_2_2(mux_834_cse, (~ or_tmp_242), fsm_output[1]);
  assign APPLY_ROTARY_POS_EMB_LOOP_6_slc_APPLY_ROTARY_POS_EMB_LOOP_6_acc_2_itm_mx0c2
      = mux_567_nl & and_dcpl_26 & nor_tmp & and_dcpl_417;
  assign mux_568_nl = MUX_s_1_2_2(nor_tmp_11, (~ or_1114_cse), fsm_output[0]);
  assign APPLY_ROTARY_POS_EMB_LOOP_6_slc_APPLY_ROTARY_POS_EMB_LOOP_6_acc_2_itm_mx0c4
      = mux_568_nl & and_dcpl_165 & nor_434_cse & and_dcpl_216;
  assign APPLY_ROTARY_POS_EMB_LOOP_6_slc_APPLY_ROTARY_POS_EMB_LOOP_6_acc_2_itm_mx0c6
      = and_dcpl_162 & and_610_cse & and_dcpl_101 & ((fsm_output[5]) ^ (fsm_output[1]));
  assign or_898_nl = (fsm_output[0]) | (~ (fsm_output[6])) | (fsm_output[4]) | (~((fsm_output[2])
      & (GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2[3]) & (fsm_output[7])));
  assign or_896_nl = (~ (fsm_output[0])) | (fsm_output[6]) | (~ (fsm_output[4]))
      | (fsm_output[2]) | (~ (fsm_output[7]));
  assign mux_777_nl = MUX_s_1_2_2(or_898_nl, or_896_nl, fsm_output[5]);
  assign or_1119_nl = (fsm_output[3]) | mux_777_nl;
  assign nand_214_nl = ~((fsm_output[0]) & (fsm_output[6]) & (fsm_output[4]) & (fsm_output[2])
      & (~ (fsm_output[7])));
  assign nor_465_nl = ~((fsm_output[2]) | (~ (fsm_output[7])));
  assign mux_773_nl = MUX_s_1_2_2(nor_465_nl, (fsm_output[7]), CACHE_UPDATE_LOOP_1_and_cse);
  assign or_892_nl = (fsm_output[4]) | (~ mux_773_nl);
  assign or_890_nl = (~ (fsm_output[4])) | (fsm_output[2]) | (~ (fsm_output[7]));
  assign mux_774_nl = MUX_s_1_2_2(or_892_nl, or_890_nl, fsm_output[6]);
  assign or_1120_nl = (fsm_output[0]) | mux_774_nl;
  assign mux_775_nl = MUX_s_1_2_2(nand_214_nl, or_1120_nl, fsm_output[5]);
  assign or_1121_nl = (~ (fsm_output[5])) | (~ (fsm_output[0])) | (fsm_output[6])
      | (~ (fsm_output[4])) | (fsm_output[2]) | (~ (fsm_output[7]));
  assign mux_776_nl = MUX_s_1_2_2(mux_775_nl, or_1121_nl, fsm_output[3]);
  assign mux_778_nl = MUX_s_1_2_2(or_1119_nl, mux_776_nl, fsm_output[1]);
  assign GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2_0_mx0c0 = ~(mux_778_nl | (fsm_output[8]));
  assign nor_470_cse = ~((fsm_output[2]) | (~ (fsm_output[5])) | (fsm_output[7])
      | (fsm_output[4]));
  assign nor_471_nl = ~((~ (fsm_output[2])) | (fsm_output[5]) | (~ nor_tmp_174));
  assign mux_779_nl = MUX_s_1_2_2(nor_470_cse, nor_471_nl, fsm_output[0]);
  assign GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2_0_mx0c1 = mux_779_nl & and_dcpl_36 &
      nor_419_cse;
  assign nand_216_cse = ~((fsm_output[1]) & (fsm_output[6]) & (fsm_output[5]));
  assign nand_215_nl = ~((fsm_output[4]) & (fsm_output[1]) & (fsm_output[6]) & (~
      (fsm_output[5])));
  assign or_909_nl = (GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2[3]) | (fsm_output[6:5]!=2'b10);
  assign or_908_nl = CACHE_UPDATE_LOOP_1_and_cse | (fsm_output[6:5]!=2'b01);
  assign mux_781_nl = MUX_s_1_2_2(or_909_nl, or_908_nl, fsm_output[1]);
  assign mux_782_nl = MUX_s_1_2_2(mux_781_nl, or_tmp_768, fsm_output[4]);
  assign mux_783_nl = MUX_s_1_2_2(nand_215_nl, mux_782_nl, fsm_output[2]);
  assign nor_473_nl = ~((fsm_output[3]) | mux_783_nl);
  assign mux_780_nl = MUX_s_1_2_2(or_tmp_768, nand_216_cse, fsm_output[4]);
  assign nor_474_nl = ~((fsm_output[3:2]!=2'b10) | mux_780_nl);
  assign mux_784_nl = MUX_s_1_2_2(nor_473_nl, nor_474_nl, fsm_output[0]);
  assign GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2_0_mx0c2 = mux_784_nl & and_dcpl_26;
  assign and_798_nl = (~((fsm_output[1]) & (fsm_output[0]) & (fsm_output[4]))) &
      and_dcpl_165;
  assign nor_475_nl = ~((fsm_output[4]) | (~ and_dcpl_165));
  assign mux_796_nl = MUX_s_1_2_2(nor_475_nl, and_dcpl_165, fsm_output[0]);
  assign and_797_nl = (fsm_output[0]) & (fsm_output[4]);
  assign mux_795_nl = MUX_s_1_2_2(and_dcpl_165, (~ or_319_cse), and_797_nl);
  assign mux_797_nl = MUX_s_1_2_2(mux_796_nl, mux_795_nl, fsm_output[1]);
  assign mux_798_nl = MUX_s_1_2_2(and_798_nl, mux_797_nl, fsm_output[2]);
  assign or_916_nl = (fsm_output[4]) | (~ (fsm_output[6])) | (fsm_output[7]);
  assign mux_792_nl = MUX_s_1_2_2(or_916_nl, or_tmp_776, fsm_output[0]);
  assign mux_793_nl = MUX_s_1_2_2((~ mux_792_nl), mux_tmp_785, fsm_output[1]);
  assign mux_791_nl = MUX_s_1_2_2(mux_tmp_785, mux_tmp_786, and_706_cse);
  assign mux_794_nl = MUX_s_1_2_2(mux_793_nl, mux_791_nl, fsm_output[2]);
  assign mux_799_nl = MUX_s_1_2_2(mux_798_nl, mux_794_nl, fsm_output[5]);
  assign mux_789_nl = MUX_s_1_2_2((~ and_dcpl_165), or_319_cse, fsm_output[4]);
  assign mux_787_nl = MUX_s_1_2_2(mux_tmp_786, mux_tmp_785, and_706_cse);
  assign mux_788_nl = MUX_s_1_2_2((~ mux_787_nl), or_tmp_776, fsm_output[2]);
  assign mux_790_nl = MUX_s_1_2_2(mux_789_nl, mux_788_nl, fsm_output[5]);
  assign mux_800_nl = MUX_s_1_2_2((~ mux_799_nl), mux_790_nl, fsm_output[3]);
  assign GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2_0_mx0c3 = mux_800_nl | (fsm_output[8]);
  assign nand_226_nl = ~((fsm_output[4:0]==5'b10111));
  assign or_935_nl = (fsm_output[4:2]!=3'b001);
  assign mux_816_nl = MUX_s_1_2_2(or_935_nl, or_tmp_792, fsm_output[1]);
  assign nand_227_nl = ~((fsm_output[4:1]==4'b1101));
  assign mux_817_nl = MUX_s_1_2_2(mux_816_nl, nand_227_nl, fsm_output[0]);
  assign mux_818_nl = MUX_s_1_2_2(nand_226_nl, mux_817_nl, fsm_output[7]);
  assign nand_228_nl = ~((fsm_output[6]) & (~ mux_818_nl));
  assign nor_478_nl = ~((fsm_output[3:2]!=2'b00));
  assign mux_814_nl = MUX_s_1_2_2(nor_478_nl, nor_507_cse, fsm_output[4]);
  assign nand_51_nl = ~((fsm_output[1]) & mux_814_nl);
  assign or_929_nl = (fsm_output[4:2]!=3'b110);
  assign mux_813_nl = MUX_s_1_2_2(or_tmp_792, or_929_nl, fsm_output[1]);
  assign mux_815_nl = MUX_s_1_2_2(nand_51_nl, mux_813_nl, fsm_output[0]);
  assign or_1123_nl = (fsm_output[7:6]!=2'b10) | mux_815_nl;
  assign mux_819_nl = MUX_s_1_2_2(nand_228_nl, or_1123_nl, fsm_output[5]);
  assign CACHE_UPDATE_LOOP_2_1_j_2_0_sva_mx0c0 = ~(mux_819_nl | (fsm_output[8]));
  assign or_946_nl = (fsm_output[0]) | (fsm_output[1]) | (~ (fsm_output[5]));
  assign or_944_nl = (~ (fsm_output[0])) | (~ (fsm_output[1])) | (fsm_output[5]);
  assign mux_821_nl = MUX_s_1_2_2(or_946_nl, or_944_nl, fsm_output[7]);
  assign or_1124_nl = (~ (fsm_output[6])) | (fsm_output[3]) | (fsm_output[2]) | mux_821_nl;
  assign nand_230_nl = ~((fsm_output[2]) & (fsm_output[7]) & (fsm_output[0]) & (~
      (fsm_output[1])) & (fsm_output[5]));
  assign or_939_nl = (fsm_output[2]) | (~ (fsm_output[7])) | (fsm_output[0]) | (~((fsm_output[1])
      & (fsm_output[5])));
  assign mux_820_nl = MUX_s_1_2_2(nand_230_nl, or_939_nl, fsm_output[3]);
  assign or_1125_nl = (fsm_output[6]) | mux_820_nl;
  assign mux_822_nl = MUX_s_1_2_2(or_1124_nl, or_1125_nl, fsm_output[4]);
  assign CACHE_UPDATE_LOOP_2_1_j_2_0_sva_mx0c1 = ~(mux_822_nl | (fsm_output[8]));
  assign CACHE_UPDATE_LOOP_2_1_j_2_0_sva_mx0c3 = and_dcpl_225 & and_dcpl_134;
  assign CACHE_UPDATE_LOOP_2_1_j_2_0_sva_mx0c5 = and_dcpl_225 & and_dcpl_192;
  assign mux_864_nl = MUX_s_1_2_2((fsm_output[2]), (fsm_output[0]), fsm_output[1]);
  assign APPLY_ROTARY_POS_EMB_LOOP_3_acc_36_cse_sva_mx0c0 = (~ mux_864_nl) & nor_tmp_79
      & nor_387_cse & and_dcpl_8;
  assign mux_893_nl = MUX_s_1_2_2(or_tmp_598, or_tmp_599, fsm_output[0]);
  assign LINEAR_FORWARD_NO_MUL_LOOP_5_or_itm_mx0c1 = (~ mux_893_nl) & nor_252_cse
      & and_dcpl_26 & and_dcpl_409;
  assign nor_209_nl = ~((fsm_output[5:4]!=2'b00));
  assign mux_353_nl = MUX_s_1_2_2(and_dcpl_204, nor_209_nl, fsm_output[0]);
  assign GEMM_3D_FLOAT_LOOP_3_or_3_cse = (mux_353_nl & and_dcpl_165 & and_dcpl_101
      & nor_411_cse) | and_dcpl_241;
  assign and_361_nl = and_dcpl_115 & and_dcpl_207;
  assign input_rsci_d_d = MUX_v_40_2_2(({{10{strm_in_rsci_idat_mxwt[29]}}, strm_in_rsci_idat_mxwt}),
      RMS_NORM_LOOP_2_slc_RMS_NORM_LOOP_2_mul_67_28_ncse_sva, and_361_nl);
  assign INIT_2D_MEM_LOOP_2_2_INIT_2D_MEM_LOOP_2_2_mux_5_nl = MUX_v_3_2_2((INIT_2D_MEM_LOOP_2_2_acc_itm[8:6]),
      GEMM_3D_FLOAT_LOOP_4_1_l_2_0_sva, and_359_ssc);
  assign INIT_2D_MEM_LOOP_2_2_and_3_nl = MUX_v_3_2_2(3'b000, INIT_2D_MEM_LOOP_2_2_INIT_2D_MEM_LOOP_2_2_mux_5_nl,
      for_for_and_seb);
  assign INIT_2D_MEM_LOOP_2_2_INIT_2D_MEM_LOOP_2_2_mux_6_nl = MUX_v_4_2_2((INIT_2D_MEM_LOOP_2_2_acc_itm[5:2]),
      APPLY_ROTARY_POS_EMB_LOOP_6_acc_28_sdt, and_359_ssc);
  assign INIT_2D_MEM_LOOP_2_2_and_5_nl = MUX_v_4_2_2(4'b0000, INIT_2D_MEM_LOOP_2_2_INIT_2D_MEM_LOOP_2_2_mux_6_nl,
      for_for_and_seb);
  assign INIT_2D_MEM_LOOP_2_2_INIT_2D_MEM_LOOP_2_2_mux_7_nl = MUX_v_2_2_2((INIT_2D_MEM_LOOP_2_2_acc_itm[1:0]),
      APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva_1_1_0, and_359_ssc);
  assign INIT_2D_MEM_LOOP_2_2_and_6_nl = MUX_v_2_2_2(2'b00, INIT_2D_MEM_LOOP_2_2_INIT_2D_MEM_LOOP_2_2_mux_7_nl,
      for_for_and_seb);
  assign input_rsci_radr_d = {INIT_2D_MEM_LOOP_2_2_and_3_nl , INIT_2D_MEM_LOOP_2_2_and_5_nl
      , INIT_2D_MEM_LOOP_2_2_and_6_nl};
  assign nor_336_nl = ~((fsm_output[6:4]!=3'b011) | (nand_170_cse & (fsm_output[2])));
  assign nor_337_nl = ~((fsm_output[4]) | (fsm_output[5]) | (~((fsm_output[6]) &
      (fsm_output[2]))));
  assign mux_389_nl = MUX_s_1_2_2(nor_336_nl, nor_337_nl, fsm_output[0]);
  assign input_rsci_re_d_pff = mux_389_nl & nor_387_cse & (fsm_output[3]) & (fsm_output[1]);
  assign input_rsci_wadr_d = INIT_2D_MEM_LOOP_2_2_acc_itm;
  assign or_1095_nl = (fsm_output[5:3]!=3'b000);
  assign nand_172_nl = ~((fsm_output[5:3]==3'b111));
  assign mux_390_nl = MUX_s_1_2_2(or_1095_nl, nand_172_nl, fsm_output[2]);
  assign input_rsci_we_d_pff = (~(mux_390_nl | (fsm_output[6]))) & nor_387_cse &
      and_dcpl_7;
  assign INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_3_nl = MUX_v_4_2_2(reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd,
      (LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_div_1_cmp_z[39:36]),
      and_350_ssc);
  assign INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_6_nl = MUX_v_3_2_2(reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_1,
      (LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_div_1_cmp_z[35:33]),
      and_350_ssc);
  assign INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_7_nl = MUX_v_4_2_2(reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_2,
      (LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_div_1_cmp_z[32:29]),
      and_350_ssc);
  assign INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_8_nl = MUX_s_1_2_2(reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_3,
      (LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_div_1_cmp_z[28]),
      and_350_ssc);
  assign INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_9_nl = MUX_v_3_2_2(reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_4,
      (LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_div_1_cmp_z[27:25]),
      and_350_ssc);
  assign INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_10_nl = MUX_v_9_2_2(reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_5,
      (LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_div_1_cmp_z[24:16]),
      and_350_ssc);
  assign INIT_2D_MEM_LOOP_2_1_and_2_nl = MUX_v_24_2_2(24'b000000000000000000000000,
      ({INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_3_nl , INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_6_nl
      , INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_7_nl , INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_8_nl
      , INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_9_nl , INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_10_nl}),
      INIT_2D_MEM_LOOP_2_3_nor_seb);
  assign INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_4_nl = MUX_v_16_2_2((INIT_2D_MEM_LOOP_2_1_asn_psp[15:0]),
      (LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_div_1_cmp_z[15:0]),
      and_350_ssc);
  assign INIT_2D_MEM_LOOP_2_1_and_3_nl = MUX_v_16_2_2(16'b0000000000000000, INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_4_nl,
      INIT_2D_MEM_LOOP_2_3_nor_seb);
  assign output_rsci_d_d = {INIT_2D_MEM_LOOP_2_1_and_2_nl , INIT_2D_MEM_LOOP_2_1_and_3_nl};
  assign output_rsci_radr_d = MUX_v_9_2_2(INIT_2D_MEM_LOOP_2_2_acc_itm, SF_LOOP_3_acc_17_itm_8_0,
      and_dcpl_331);
  assign nor_334_nl = ~((~ (fsm_output[2])) | (fsm_output[5]) | mux_tmp_383);
  assign nor_335_nl = ~((fsm_output[7:2]!=6'b011000));
  assign mux_384_nl = MUX_s_1_2_2(nor_334_nl, nor_335_nl, fsm_output[1]);
  assign output_rsci_re_d_pff = mux_384_nl & and_729_cse;
  assign and_345_nl = (~ mux_tmp_385) & and_dcpl_145 & and_706_cse;
  assign output_rsci_wadr_d = MUX_v_9_2_2(SF_LOOP_3_acc_17_itm_8_0, INIT_2D_MEM_LOOP_2_2_acc_itm,
      and_345_nl);
  assign mux_386_nl = MUX_s_1_2_2(or_tmp_299, mux_tmp_385, fsm_output[0]);
  assign output_rsci_we_d_pff = (~ mux_386_nl) & and_dcpl_145 & (fsm_output[1]);
  assign attention_5_1_384_384_8_48_quantized_hidden_states_rsci_d_d = {QUANTIZE_ACTIVATION_LOOP_5_quantized_value_clamped_acc_itm_25_1
      , (~ QUANTIZE_ACTIVATION_LOOP_5_quantized_value_clamped_acc_itm_25_1) , (~
      QUANTIZE_ACTIVATION_LOOP_5_quantized_value_clamped_acc_itm_25_1) , (~ QUANTIZE_ACTIVATION_LOOP_5_quantized_value_clamped_acc_itm_25_1)
      , (~ QUANTIZE_ACTIVATION_LOOP_5_quantized_value_clamped_acc_itm_25_1) , (~
      QUANTIZE_ACTIVATION_LOOP_5_quantized_value_clamped_acc_itm_25_1) , (~ QUANTIZE_ACTIVATION_LOOP_5_quantized_value_clamped_acc_itm_25_1)
      , (~ QUANTIZE_ACTIVATION_LOOP_5_quantized_value_clamped_acc_itm_25_1)};
  assign QUANTIZE_ACTIVATION_LOOP_5_mux1h_1_nl = MUX1HOT_v_3_3_2(({reg_CACHE_UPDATE_LOOP_2_1_j_2_0_ftd
      , reg_CACHE_UPDATE_LOOP_2_1_j_2_0_ftd_1}), GEMM_3D_FLOAT_LOOP_4_1_l_2_0_sva,
      GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2_0, {and_dcpl_319 , and_dcpl_320 , and_dcpl_299});
  assign QUANTIZE_ACTIVATION_LOOP_5_mux1h_2_nl = MUX1HOT_v_4_3_2(APPLY_ROTARY_POS_EMB_LOOP_6_acc_29_psp_4,
      APPLY_ROTARY_POS_EMB_LOOP_6_acc_28_sdt, LINEAR_FORWARD_NO_MUL_LOOP_4_ki_4_0_sva_3_0,
      {and_dcpl_319 , and_dcpl_320 , and_dcpl_299});
  assign QUANTIZE_ACTIVATION_LOOP_5_mux1h_3_nl = MUX1HOT_v_2_3_2(CACHE_UPDATE_LOOP_3_k_5_0_sva_1_1_0,
      APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva_1_1_0, ({reg_APPLY_ROTARY_POS_EMB_LOOP_3_acc_36_1_ftd
      , reg_APPLY_ROTARY_POS_EMB_LOOP_3_acc_36_1_ftd_1}), {and_dcpl_319 , and_dcpl_320
      , and_dcpl_299});
  assign attention_5_1_384_384_8_48_quantized_hidden_states_rsci_radr_d = {QUANTIZE_ACTIVATION_LOOP_5_mux1h_1_nl
      , QUANTIZE_ACTIVATION_LOOP_5_mux1h_2_nl , QUANTIZE_ACTIVATION_LOOP_5_mux1h_3_nl};
  assign mux_381_nl = MUX_s_1_2_2(mux_tmp_378, (~ mux_tmp_379), LINEAR_FORWARD_NO_MUL_LOOP_5_weight_val_LINEAR_FORWARD_NO_MUL_LOOP_5_weight_val_slc_LINEAR_FORWARD_NO_MUL_LOOP_4_packed_val_LINEAR_FORWARD_NO_MUL_LOOP_5_weight_val_conc_1_1_1_0_svs[1]);
  assign mux_380_nl = MUX_s_1_2_2((~ mux_tmp_379), mux_tmp_378, LINEAR_FORWARD_NO_MUL_LOOP_5_weight_val_LINEAR_FORWARD_NO_MUL_LOOP_5_weight_val_slc_LINEAR_FORWARD_NO_MUL_LOOP_4_packed_val_LINEAR_FORWARD_NO_MUL_LOOP_5_weight_val_conc_1_1_1_0_svs[1]);
  assign mux_382_nl = MUX_s_1_2_2(mux_381_nl, mux_380_nl, LINEAR_FORWARD_NO_MUL_LOOP_5_weight_val_LINEAR_FORWARD_NO_MUL_LOOP_5_weight_val_slc_LINEAR_FORWARD_NO_MUL_LOOP_4_packed_val_LINEAR_FORWARD_NO_MUL_LOOP_5_weight_val_conc_1_1_1_0_svs[0]);
  assign attention_5_1_384_384_8_48_quantized_hidden_states_rsci_re_d_pff = (~ mux_382_nl)
      & nor_tmp_79 & nor_387_cse & and_dcpl_8 & (~ (fsm_output[2]));
  assign attention_5_1_384_384_8_48_quantized_hidden_states_rsci_wadr_d = {GEMM_3D_FLOAT_LOOP_4_1_l_2_0_sva
      , APPLY_ROTARY_POS_EMB_LOOP_6_acc_28_sdt , APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva_1_1_0};
  assign attention_5_1_384_384_8_48_quantized_hidden_states_rsci_we_d_pff = and_dcpl_289
      & and_dcpl_240;
  assign INIT_2D_MEM_LOOP_2_INIT_2D_MEM_LOOP_2_mux_1_nl = MUX_v_4_2_2(reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd,
      (rms_norm_384_div_cmp_z_oreg[39:36]), and_328_ssc);
  assign INIT_2D_MEM_LOOP_2_INIT_2D_MEM_LOOP_2_mux_5_nl = MUX_v_3_2_2(reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_1,
      (rms_norm_384_div_cmp_z_oreg[35:33]), and_328_ssc);
  assign INIT_2D_MEM_LOOP_2_INIT_2D_MEM_LOOP_2_mux_6_nl = MUX_v_4_2_2(reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_2,
      (rms_norm_384_div_cmp_z_oreg[32:29]), and_328_ssc);
  assign INIT_2D_MEM_LOOP_2_INIT_2D_MEM_LOOP_2_mux_7_nl = MUX_s_1_2_2(reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_3,
      (rms_norm_384_div_cmp_z_oreg[28]), and_328_ssc);
  assign INIT_2D_MEM_LOOP_2_INIT_2D_MEM_LOOP_2_mux_8_nl = MUX_v_3_2_2(reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_4,
      (rms_norm_384_div_cmp_z_oreg[27:25]), and_328_ssc);
  assign INIT_2D_MEM_LOOP_2_INIT_2D_MEM_LOOP_2_mux_9_nl = MUX_v_9_2_2(reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_5,
      (rms_norm_384_div_cmp_z_oreg[24:16]), and_328_ssc);
  assign INIT_2D_MEM_LOOP_2_and_2_nl = MUX_v_24_2_2(24'b000000000000000000000000,
      ({INIT_2D_MEM_LOOP_2_INIT_2D_MEM_LOOP_2_mux_1_nl , INIT_2D_MEM_LOOP_2_INIT_2D_MEM_LOOP_2_mux_5_nl
      , INIT_2D_MEM_LOOP_2_INIT_2D_MEM_LOOP_2_mux_6_nl , INIT_2D_MEM_LOOP_2_INIT_2D_MEM_LOOP_2_mux_7_nl
      , INIT_2D_MEM_LOOP_2_INIT_2D_MEM_LOOP_2_mux_8_nl , INIT_2D_MEM_LOOP_2_INIT_2D_MEM_LOOP_2_mux_9_nl}),
      INIT_2D_MEM_LOOP_2_and_3_seb);
  assign INIT_2D_MEM_LOOP_2_INIT_2D_MEM_LOOP_2_mux_2_nl = MUX_v_16_2_2((GEMM_3D_FLOAT_LOOP_4_1_asn_itm[15:0]),
      (rms_norm_384_div_cmp_z_oreg[15:0]), and_328_ssc);
  assign INIT_2D_MEM_LOOP_2_and_4_nl = MUX_v_16_2_2(16'b0000000000000000, INIT_2D_MEM_LOOP_2_INIT_2D_MEM_LOOP_2_mux_2_nl,
      INIT_2D_MEM_LOOP_2_and_3_seb);
  assign attention_5_1_384_384_8_48_q_proj_re_rsci_d_d = {INIT_2D_MEM_LOOP_2_and_2_nl
      , INIT_2D_MEM_LOOP_2_and_4_nl};
  assign INIT_2D_MEM_LOOP_2_INIT_2D_MEM_LOOP_2_mux_nl = MUX_v_4_2_2((reg_operator_40_24_true_AC_TRN_AC_WRAP_1_slc_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z_17_0_1_ftd_1[8:5]),
      RESHAPE_2D_TO_3D_LOOP_3_acc_11_psp_1_mx0w0, and_dcpl_306);
  assign INIT_2D_MEM_LOOP_2_INIT_2D_MEM_LOOP_2_mux_3_nl = MUX_s_1_2_2((reg_operator_40_24_true_AC_TRN_AC_WRAP_1_slc_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z_17_0_1_ftd_1[4]),
      (z_out_35[0]), and_dcpl_306);
  assign INIT_2D_MEM_LOOP_2_INIT_2D_MEM_LOOP_2_mux_4_nl = MUX_v_4_2_2((reg_operator_40_24_true_AC_TRN_AC_WRAP_1_slc_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z_17_0_1_ftd_1[3:0]),
      ({(reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_2_1[0]) , reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_0
      , reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_1}), and_dcpl_306);
  assign attention_5_1_384_384_8_48_q_proj_re_rsci_radr_d = {INIT_2D_MEM_LOOP_2_INIT_2D_MEM_LOOP_2_mux_nl
      , INIT_2D_MEM_LOOP_2_INIT_2D_MEM_LOOP_2_mux_3_nl , INIT_2D_MEM_LOOP_2_INIT_2D_MEM_LOOP_2_mux_4_nl};
  assign mux_366_nl = MUX_s_1_2_2(mux_tmp_359, or_tmp_306, fsm_output[1]);
  assign attention_5_1_384_384_8_48_q_proj_re_rsci_re_d_pff = (~ mux_366_nl) & nor_500_cse
      & (fsm_output[0]);
  assign attention_5_1_384_384_8_48_q_proj_re_rsci_wadr_d = reg_operator_40_24_true_AC_TRN_AC_WRAP_1_slc_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z_17_0_1_ftd_1;
  assign or_431_nl = (fsm_output[5]) | (~ (fsm_output[3])) | (fsm_output[7]) | (~
      nor_tmp_79);
  assign mux_372_nl = MUX_s_1_2_2(or_tmp_306, or_431_nl, fsm_output[2]);
  assign nand_167_nl = ~((fsm_output[0]) & (~ mux_372_nl));
  assign or_1094_nl = (fsm_output[0]) | (~ (fsm_output[2])) | (fsm_output[5]) | (fsm_output[3])
      | (fsm_output[7]) | (~ nor_tmp_79);
  assign mux_373_nl = MUX_s_1_2_2(nand_167_nl, or_1094_nl, fsm_output[1]);
  assign attention_5_1_384_384_8_48_q_proj_re_rsci_we_d_pff = ~(mux_373_nl | (fsm_output[8]));
  assign INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_2_nl = MUX_v_4_2_2(reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd,
      (rms_norm_384_div_cmp_z_oreg[39:36]), and_325_ssc);
  assign INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_11_nl = MUX_v_3_2_2(reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_1,
      (rms_norm_384_div_cmp_z_oreg[35:33]), and_325_ssc);
  assign INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_12_nl = MUX_v_4_2_2(reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_2,
      (rms_norm_384_div_cmp_z_oreg[32:29]), and_325_ssc);
  assign INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_13_nl = MUX_s_1_2_2(reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_3,
      (rms_norm_384_div_cmp_z_oreg[28]), and_325_ssc);
  assign INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_14_nl = MUX_v_3_2_2(reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_4,
      (rms_norm_384_div_cmp_z_oreg[27:25]), and_325_ssc);
  assign INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_15_nl = MUX_v_9_2_2(reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_5,
      (rms_norm_384_div_cmp_z_oreg[24:16]), and_325_ssc);
  assign INIT_2D_MEM_LOOP_2_1_and_1_nl = MUX_v_24_2_2(24'b000000000000000000000000,
      ({INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_2_nl , INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_11_nl
      , INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_12_nl , INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_13_nl
      , INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_14_nl , INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_15_nl}),
      INIT_2D_MEM_LOOP_2_1_nor_seb);
  assign INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_5_nl = MUX_v_16_2_2((INIT_2D_MEM_LOOP_2_1_asn_psp[15:0]),
      (rms_norm_384_div_cmp_z_oreg[15:0]), and_325_ssc);
  assign INIT_2D_MEM_LOOP_2_1_and_4_nl = MUX_v_16_2_2(16'b0000000000000000, INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_5_nl,
      INIT_2D_MEM_LOOP_2_1_nor_seb);
  assign attention_5_1_384_384_8_48_k_proj_re_rsci_d_d = {INIT_2D_MEM_LOOP_2_1_and_1_nl
      , INIT_2D_MEM_LOOP_2_1_and_4_nl};
  assign INIT_2D_MEM_LOOP_2_2_INIT_2D_MEM_LOOP_2_2_mux_3_nl = MUX_v_4_2_2((INIT_2D_MEM_LOOP_2_2_acc_itm[8:5]),
      z_out_8, and_dcpl_306);
  assign INIT_2D_MEM_LOOP_2_2_INIT_2D_MEM_LOOP_2_2_mux_8_nl = MUX_s_1_2_2((INIT_2D_MEM_LOOP_2_2_acc_itm[4]),
      (z_out_31[0]), and_dcpl_306);
  assign INIT_2D_MEM_LOOP_2_2_INIT_2D_MEM_LOOP_2_2_mux_9_nl = MUX_v_4_2_2((INIT_2D_MEM_LOOP_2_2_acc_itm[3:0]),
      (APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva[3:0]), and_dcpl_306);
  assign attention_5_1_384_384_8_48_k_proj_re_rsci_radr_d = {INIT_2D_MEM_LOOP_2_2_INIT_2D_MEM_LOOP_2_2_mux_3_nl
      , INIT_2D_MEM_LOOP_2_2_INIT_2D_MEM_LOOP_2_2_mux_8_nl , INIT_2D_MEM_LOOP_2_2_INIT_2D_MEM_LOOP_2_2_mux_9_nl};
  assign or_423_nl = (fsm_output[2]) | (fsm_output[3]) | (~ (fsm_output[7])) | (fsm_output[4])
      | (fsm_output[6]);
  assign mux_369_nl = MUX_s_1_2_2(or_tmp_310, or_423_nl, fsm_output[1]);
  assign and_322_nl = (~ mux_369_nl) & and_dcpl_303;
  assign attention_5_1_384_384_8_48_k_proj_re_rsci_wadr_d = MUX_v_9_2_2(SF_LOOP_3_acc_17_itm_8_0,
      INIT_2D_MEM_LOOP_2_2_acc_itm, and_322_nl);
  assign or_420_nl = (fsm_output[3]) | (fsm_output[7]) | (~ nor_tmp_79);
  assign mux_367_nl = MUX_s_1_2_2(or_tmp_234, or_420_nl, fsm_output[2]);
  assign mux_368_nl = MUX_s_1_2_2(or_tmp_310, mux_367_nl, fsm_output[1]);
  assign attention_5_1_384_384_8_48_k_proj_re_rsci_we_d_pff = (~ mux_368_nl) & and_dcpl_303;
  assign INIT_2D_MEM_LOOP_2_2_INIT_2D_MEM_LOOP_2_2_mux_2_nl = MUX_v_4_2_2(reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd,
      (LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_div_1_cmp_z[39:36]),
      and_317_ssc);
  assign INIT_2D_MEM_LOOP_2_2_INIT_2D_MEM_LOOP_2_2_mux_11_nl = MUX_v_3_2_2(reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_1,
      (LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_div_1_cmp_z[35:33]),
      and_317_ssc);
  assign INIT_2D_MEM_LOOP_2_2_INIT_2D_MEM_LOOP_2_2_mux_12_nl = MUX_v_4_2_2(reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_2,
      (LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_div_1_cmp_z[32:29]),
      and_317_ssc);
  assign INIT_2D_MEM_LOOP_2_2_INIT_2D_MEM_LOOP_2_2_mux_13_nl = MUX_s_1_2_2(reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_3,
      (LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_div_1_cmp_z[28]),
      and_317_ssc);
  assign INIT_2D_MEM_LOOP_2_2_INIT_2D_MEM_LOOP_2_2_mux_14_nl = MUX_v_3_2_2(reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_4,
      (LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_div_1_cmp_z[27:25]),
      and_317_ssc);
  assign INIT_2D_MEM_LOOP_2_2_INIT_2D_MEM_LOOP_2_2_mux_15_nl = MUX_v_9_2_2(reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_5,
      (LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_div_1_cmp_z[24:16]),
      and_317_ssc);
  assign INIT_2D_MEM_LOOP_2_2_and_2_nl = MUX_v_24_2_2(24'b000000000000000000000000,
      ({INIT_2D_MEM_LOOP_2_2_INIT_2D_MEM_LOOP_2_2_mux_2_nl , INIT_2D_MEM_LOOP_2_2_INIT_2D_MEM_LOOP_2_2_mux_11_nl
      , INIT_2D_MEM_LOOP_2_2_INIT_2D_MEM_LOOP_2_2_mux_12_nl , INIT_2D_MEM_LOOP_2_2_INIT_2D_MEM_LOOP_2_2_mux_13_nl
      , INIT_2D_MEM_LOOP_2_2_INIT_2D_MEM_LOOP_2_2_mux_14_nl , INIT_2D_MEM_LOOP_2_2_INIT_2D_MEM_LOOP_2_2_mux_15_nl}),
      INIT_2D_MEM_LOOP_2_2_nor_seb);
  assign INIT_2D_MEM_LOOP_2_2_INIT_2D_MEM_LOOP_2_2_mux_10_nl = MUX_v_16_2_2((INIT_2D_MEM_LOOP_2_2_asn_psp[15:0]),
      (LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_div_1_cmp_z[15:0]),
      and_317_ssc);
  assign INIT_2D_MEM_LOOP_2_2_and_7_nl = MUX_v_16_2_2(16'b0000000000000000, INIT_2D_MEM_LOOP_2_2_INIT_2D_MEM_LOOP_2_2_mux_10_nl,
      INIT_2D_MEM_LOOP_2_2_nor_seb);
  assign attention_5_1_384_384_8_48_v_proj_re_rsci_d_d = {INIT_2D_MEM_LOOP_2_2_and_2_nl
      , INIT_2D_MEM_LOOP_2_2_and_7_nl};
  assign RMS_NORM_LOOP_2_2_RMS_NORM_LOOP_2_2_mux_nl = MUX_v_4_2_2((SF_LOOP_3_acc_17_itm_8_0[8:5]),
      z_out_8, and_dcpl_285);
  assign RMS_NORM_LOOP_2_2_RMS_NORM_LOOP_2_2_mux_3_nl = MUX_s_1_2_2((SF_LOOP_3_acc_17_itm_8_0[4]),
      (z_out_31[0]), and_dcpl_285);
  assign RMS_NORM_LOOP_2_2_RMS_NORM_LOOP_2_2_mux_4_nl = MUX_v_4_2_2((SF_LOOP_3_acc_17_itm_8_0[3:0]),
      (APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva[3:0]), and_dcpl_285);
  assign attention_5_1_384_384_8_48_v_proj_re_rsci_radr_d = {RMS_NORM_LOOP_2_2_RMS_NORM_LOOP_2_2_mux_nl
      , RMS_NORM_LOOP_2_2_RMS_NORM_LOOP_2_2_mux_3_nl , RMS_NORM_LOOP_2_2_RMS_NORM_LOOP_2_2_mux_4_nl};
  assign nor_327_nl = ~((fsm_output[2]) | mux_tmp_359);
  assign nor_328_nl = ~((fsm_output[7:2]!=6'b101001));
  assign mux_360_nl = MUX_s_1_2_2(nor_327_nl, nor_328_nl, fsm_output[1]);
  assign attention_5_1_384_384_8_48_v_proj_re_rsci_re_d_pff = mux_360_nl & (~ (fsm_output[8]))
      & (fsm_output[0]);
  assign mux_363_nl = MUX_s_1_2_2(or_tmp_234, or_tmp_296, fsm_output[1]);
  assign and_309_nl = (~ mux_363_nl) & nor_434_cse & and_dcpl_257;
  assign attention_5_1_384_384_8_48_v_proj_re_rsci_wadr_d = MUX_v_9_2_2(INIT_2D_MEM_LOOP_2_2_acc_itm,
      SF_LOOP_3_acc_17_itm_8_0, and_309_nl);
  assign or_412_nl = (~ (fsm_output[0])) | (fsm_output[2]) | (fsm_output[3]) | (~
      (fsm_output[7])) | (fsm_output[4]) | (fsm_output[6]);
  assign or_411_nl = (~ (fsm_output[2])) | (fsm_output[3]) | (fsm_output[7]) | (~
      nor_tmp_79);
  assign mux_361_nl = MUX_s_1_2_2(or_411_nl, or_tmp_299, fsm_output[0]);
  assign mux_362_nl = MUX_s_1_2_2(or_412_nl, mux_361_nl, fsm_output[1]);
  assign attention_5_1_384_384_8_48_v_proj_re_rsci_we_d_pff = (~ mux_362_nl) & nor_434_cse;
  assign attention_5_1_384_384_8_48_q_proj_rsci_radr_d = {RESHAPE_2D_TO_3D_LOOP_3_1_mux1h_4_rmff_3_1
      , RESHAPE_2D_TO_3D_LOOP_3_1_mux1h_4_rmff_0 , RESHAPE_2D_TO_3D_LOOP_3_1_mux1h_9_rmff
      , RESHAPE_2D_TO_3D_LOOP_3_1_mux1h_7_rmff , RESHAPE_2D_TO_3D_LOOP_3_1_mux1h_8_rmff_2
      , RESHAPE_2D_TO_3D_LOOP_3_1_mux1h_8_rmff_1_0};
  assign or_401_nl = (~ (fsm_output[0])) | (~ (fsm_output[2])) | (fsm_output[3]);
  assign mux_357_nl = MUX_s_1_2_2(or_tmp_265, or_401_nl, fsm_output[1]);
  assign or_400_nl = (fsm_output[1:0]!=2'b00) | (~ and_582_cse);
  assign mux_358_nl = MUX_s_1_2_2(mux_357_nl, or_400_nl, LINEAR_FORWARD_NO_MUL_LOOP_5_or_itm);
  assign attention_5_1_384_384_8_48_q_proj_rsci_re_d_pff = (~ mux_358_nl) & and_dcpl_127
      & and_dcpl_217;
  assign attention_5_1_384_384_8_48_q_proj_rsci_wadr_d = {RESHAPE_2D_TO_3D_LOOP_3_acc_11_psp_1
      , (LINEAR_FORWARD_NO_MUL_LOOP_4_ki_4_0_sva_3_0[0]) , (reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_2_1[0])
      , reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_0 , reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_1};
  assign attention_5_1_384_384_8_48_q_proj_rsci_we_d_pff = and_dcpl_283 & and_dcpl_157;
  assign attention_5_1_384_384_8_48_k_proj_rsci_radr_d = {RESHAPE_2D_TO_3D_LOOP_3_1_mux1h_4_rmff_3_1
      , RESHAPE_2D_TO_3D_LOOP_3_1_mux1h_4_rmff_0 , RESHAPE_2D_TO_3D_LOOP_3_1_mux1h_9_rmff
      , RESHAPE_2D_TO_3D_LOOP_3_1_mux1h_7_rmff , RESHAPE_2D_TO_3D_LOOP_3_1_mux1h_8_rmff_2
      , RESHAPE_2D_TO_3D_LOOP_3_1_mux1h_8_rmff_1_0};
  assign attention_5_1_384_384_8_48_k_proj_rsci_wadr_d = {APPLY_ROTARY_POS_EMB_LOOP_6_acc_29_psp_4
      , (APPLY_ROTARY_POS_EMB_LOOP_6_acc_28_sdt[0]) , (APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva[3:0])};
  assign attention_5_1_384_384_8_48_v_proj_rsci_radr_d = {z_out_8 , (z_out_31[0])
      , (APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva[3:0])};
  assign attention_5_1_384_384_8_48_v_proj_rsci_re_d_pff = and_dcpl_261 & and_dcpl_275
      & and_73_cse;
  assign attention_5_1_384_384_8_48_v_proj_rsci_wadr_d = {APPLY_ROTARY_POS_EMB_LOOP_6_acc_29_psp_4
      , (APPLY_ROTARY_POS_EMB_LOOP_6_acc_28_sdt[0]) , (APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva[3:0])};
  assign attention_5_1_384_384_8_48_v_proj_rsci_we_d_pff = and_dcpl_191;
  assign nl_APPLY_ROTARY_POS_EMB_LOOP_6_acc_7_nl = APPLY_ROTARY_POS_EMB_LOOP_6_mul_3_itm
      + APPLY_ROTARY_POS_EMB_LOOP_6_mul_4_itm;
  assign APPLY_ROTARY_POS_EMB_LOOP_6_acc_7_nl = nl_APPLY_ROTARY_POS_EMB_LOOP_6_acc_7_nl[55:0];
  assign attention_5_1_384_384_8_48_q_embed_rsci_d_d = readslicef_56_40_16(APPLY_ROTARY_POS_EMB_LOOP_6_acc_7_nl);
  assign attention_5_1_384_384_8_48_q_embed_rsci_radr_d = {z_out_8 , (z_out_31[0])
      , (APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva[3:0])};
  assign attention_5_1_384_384_8_48_q_embed_rsci_re_d_pff = and_dcpl_243;
  assign attention_5_1_384_384_8_48_q_embed_rsci_wadr_d = {APPLY_ROTARY_POS_EMB_LOOP_6_acc_29_psp_4
      , (APPLY_ROTARY_POS_EMB_LOOP_6_acc_28_sdt[0]) , (APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva[3:0])};
  assign attention_5_1_384_384_8_48_q_embed_rsci_we_d_pff = and_dcpl_185 & and_dcpl_111;
  assign nl_APPLY_ROTARY_POS_EMB_LOOP_6_acc_14_nl = APPLY_ROTARY_POS_EMB_LOOP_6_mul_8_itm
      + APPLY_ROTARY_POS_EMB_LOOP_6_mul_9_itm;
  assign APPLY_ROTARY_POS_EMB_LOOP_6_acc_14_nl = nl_APPLY_ROTARY_POS_EMB_LOOP_6_acc_14_nl[55:0];
  assign attention_5_1_384_384_8_48_k_embed_rsci_d_d = readslicef_56_40_16(APPLY_ROTARY_POS_EMB_LOOP_6_acc_14_nl);
  assign attention_5_1_384_384_8_48_k_embed_rsci_radr_d = {RESHAPE_2D_TO_3D_LOOP_3_acc_11_psp_1_mx0w0
      , (z_out_35[0]) , (reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_2_1[0]) , reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_0
      , reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_1};
  assign attention_5_1_384_384_8_48_k_embed_rsci_re_d_pff = and_dcpl_261 & and_dcpl_275
      & and_71_cse;
  assign attention_5_1_384_384_8_48_k_embed_rsci_wadr_d = {APPLY_ROTARY_POS_EMB_LOOP_6_acc_29_psp_4
      , (APPLY_ROTARY_POS_EMB_LOOP_6_acc_28_sdt[0]) , (APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva[3:0])};
  assign and_290_nl = and_dcpl_261 & and_dcpl_258 & and_71_cse;
  assign attention_5_1_384_384_8_48_k_cache_upd_rsci_d_d = MUX_v_40_2_2(CACHE_UPDATE_LOOP_3_qr_sva_1,
      attention_5_1_384_384_8_48_k_embed_rsci_q_d, and_290_nl);
  assign attention_5_1_384_384_8_48_k_cache_upd_rsci_radr_d = {z_out_33 , (z_out_6[2:0])
      , (z_out_36_2_0[0]) , (reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_2_1[0]) , reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_0
      , reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_1};
  assign attention_5_1_384_384_8_48_k_cache_upd_rsci_re_d_pff = and_dcpl_267;
  assign attention_5_1_384_384_8_48_k_cache_upd_rsci_wadr_d = {CACHE_UPDATE_LOOP_3_acc_18_psp_1
      , (APPLY_ROTARY_POS_EMB_LOOP_3_acc_37_cse_sva[2:0]) , (CACHE_UPDATE_LOOP_3_qif_acc_3_psp[0])
      , (reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_2_1[0]) , reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_0
      , reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_1};
  assign attention_5_1_384_384_8_48_k_cache_upd_rsci_we_d_pff = and_dcpl_255 & and_dcpl_171;
  assign and_283_nl = and_dcpl_261 & and_dcpl_258 & and_73_cse;
  assign attention_5_1_384_384_8_48_v_cache_upd_rsci_d_d = MUX_v_40_2_2(CACHE_UPDATE_LOOP_3_1_qr_sva_1,
      attention_5_1_384_384_8_48_v_proj_rsci_q_d, and_283_nl);
  assign attention_5_1_384_384_8_48_v_cache_upd_rsci_radr_d = {z_out_32 , (z_out_6[2:0])
      , (z_out_34_2_0[0]) , (APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva[3:0])};
  assign attention_5_1_384_384_8_48_v_cache_upd_rsci_re_d_pff = and_dcpl_228;
  assign attention_5_1_384_384_8_48_v_cache_upd_rsci_wadr_d = {CACHE_UPDATE_LOOP_3_1_acc_18_psp_1
      , (reg_APPLY_ROTARY_POS_EMB_LOOP_3_acc_36_ftd[0]) , reg_APPLY_ROTARY_POS_EMB_LOOP_3_acc_36_1_ftd
      , reg_APPLY_ROTARY_POS_EMB_LOOP_3_acc_36_1_ftd_1 , (RESHAPE_2D_TO_3D_LOOP_3_2_mux_3_itm_2_0[0])
      , (APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva[3:0])};
  assign attention_5_1_384_384_8_48_k_proj_transposed_rsci_radr_d = {z_out_32 , (GEMM_3D_FLOAT_LOOP_4_acc_17_sdt_1[6:0])
      , reg_CACHE_UPDATE_LOOP_2_1_j_2_0_ftd_1};
  assign attention_5_1_384_384_8_48_k_proj_transposed_rsci_wadr_d = {APPLY_ROTARY_POS_EMB_LOOP_6_acc_28_sdt
      , (INIT_2D_MEM_LOOP_2_2_acc_itm[6:0]) , reg_CACHE_UPDATE_LOOP_2_1_j_2_0_ftd_1};
  assign attention_5_1_384_384_8_48_k_proj_transposed_rsci_we_d_pff = and_dcpl_233
      & and_dcpl_190;
  assign nl_SF_LOOP_3_SF_LOOP_3_SF_LOOP_3_acc_nl = SF_LOOP_3_acc_58_itm + ({reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd
      , 1'b0 , ({{1{reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd}}, reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd})
      , 1'b0 , ({{1{reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd}}, reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd})
      , 4'b0000 , ({{1{reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd}}, reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd})
      , 2'b00 , reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd , 1'b0 , reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd
      , 1'b0 , ({{1{reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd}}, reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd})
      , 1'b0 , ({{1{reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd}}, reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd})
      , 2'b00 , reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd , 1'b0 , reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd
      , 3'b000 , ({{1{reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd}}, reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd})
      , 1'b0 , reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd , 1'b0 , reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd});
  assign SF_LOOP_3_SF_LOOP_3_SF_LOOP_3_acc_nl = nl_SF_LOOP_3_SF_LOOP_3_SF_LOOP_3_acc_nl[37:0];
  assign FIXED32_MIN_or_nl = (and_dcpl_245 & and_dcpl_134) | and_dcpl_241;
  assign and_270_nl = and_dcpl_225 & and_dcpl_190;
  assign FIXED32_MIN_mux1h_1_nl = MUX1HOT_v_40_3_2(z_out_20, (signext_40_38(SF_LOOP_3_SF_LOOP_3_SF_LOOP_3_acc_nl)),
      (SOFTMAX_LOOP_5_SOFTMAX_LOOP_5_div_1_cmp_z[39:0]), {FIXED32_MIN_or_nl , and_dcpl_239
      , and_270_nl});
  assign nor_324_nl = ~((fsm_output[1]) | (fsm_output[2]) | (~ (fsm_output[6])) |
      (fsm_output[8]));
  assign nor_325_nl = ~((fsm_output[5]) | (~ (fsm_output[1])) | (fsm_output[2]) |
      (~ (fsm_output[6])) | (fsm_output[8]));
  assign mux_355_nl = MUX_s_1_2_2(nor_324_nl, nor_325_nl, fsm_output[3]);
  assign and_714_nl = (fsm_output[4]) & mux_355_nl;
  assign or_390_nl = (fsm_output[2]) | (~ (fsm_output[6])) | (fsm_output[8]);
  assign or_389_nl = (~ (fsm_output[2])) | (fsm_output[6]) | (~ (fsm_output[8]));
  assign mux_354_nl = MUX_s_1_2_2(or_390_nl, or_389_nl, fsm_output[1]);
  assign nor_326_nl = ~((fsm_output[5:3]!=3'b000) | mux_354_nl);
  assign mux_356_nl = MUX_s_1_2_2(and_714_nl, nor_326_nl, fsm_output[0]);
  assign and_824_nl = mux_356_nl & (fsm_output[7]);
  assign attention_5_1_384_384_8_48_attn_weights_rsci_d_d = MUX_v_40_2_2(40'b0000000000000000000000000000000000000000,
      FIXED32_MIN_mux1h_1_nl, and_824_nl);
  assign GEMM_3D_FLOAT_LOOP_3_or_nl = and_dcpl_246 | and_dcpl_248 | and_dcpl_249
      | and_dcpl_251 | and_dcpl_228;
  assign GEMM_3D_FLOAT_LOOP_3_mux1h_4_nl = MUX1HOT_v_4_3_2(APPLY_ROTARY_POS_EMB_LOOP_6_acc_29_psp_4,
      z_out_8, z_out_35, {and_dcpl_243 , GEMM_3D_FLOAT_LOOP_3_or_nl , attention_5_1_384_384_8_48_attn_weights_rsci_radr_d_mx0c2});
  assign GEMM_3D_FLOAT_LOOP_3_or_5_nl = and_dcpl_246 | and_dcpl_249 | and_dcpl_251
      | and_dcpl_228;
  assign GEMM_3D_FLOAT_LOOP_3_mux1h_12_nl = MUX1HOT_s_1_4_2((APPLY_ROTARY_POS_EMB_LOOP_6_acc_28_sdt[0]),
      (z_out_31[0]), (APPLY_ROTARY_POS_EMB_LOOP_1_i_3_0_sva_2_0[0]), (z_out_35[0]),
      {and_dcpl_243 , GEMM_3D_FLOAT_LOOP_3_or_5_nl , attention_5_1_384_384_8_48_attn_weights_rsci_radr_d_mx0c2
      , and_dcpl_248});
  assign GEMM_3D_FLOAT_LOOP_3_or_1_nl = and_dcpl_243 | and_dcpl_246 | and_dcpl_251;
  assign GEMM_3D_FLOAT_LOOP_3_or_2_nl = and_dcpl_249 | and_dcpl_228;
  assign GEMM_3D_FLOAT_LOOP_3_mux1h_13_nl = MUX1HOT_s_1_3_2(reg_CACHE_UPDATE_LOOP_2_1_j_2_0_ftd_1,
      (GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2_0[0]), (GEMM_3D_FLOAT_LOOP_4_1_l_2_0_sva[0]),
      {GEMM_3D_FLOAT_LOOP_3_or_1_nl , and_dcpl_248 , GEMM_3D_FLOAT_LOOP_3_or_2_nl});
  assign GEMM_3D_FLOAT_LOOP_3_and_1_nl = GEMM_3D_FLOAT_LOOP_3_mux1h_13_nl & (~ attention_5_1_384_384_8_48_attn_weights_rsci_radr_d_mx0c2);
  assign attention_5_1_384_384_8_48_attn_weights_rsci_radr_d = {GEMM_3D_FLOAT_LOOP_3_mux1h_4_nl
      , GEMM_3D_FLOAT_LOOP_3_mux1h_12_nl , GEMM_3D_FLOAT_LOOP_3_and_1_nl};
  assign nor_321_nl = ~((~ (fsm_output[2])) | (fsm_output[5]) | (~ nor_tmp_90));
  assign mux_347_nl = MUX_s_1_2_2(or_197_cse, or_tmp_272, fsm_output[5]);
  assign and_712_nl = (fsm_output[2]) & (~ mux_347_nl);
  assign mux_348_nl = MUX_s_1_2_2(nor_321_nl, and_712_nl, fsm_output[0]);
  assign and_713_nl = (fsm_output[6:2]==5'b01111);
  assign nor_322_nl = ~((fsm_output[5]) | (fsm_output[3]) | (~ nor_tmp_79));
  assign mux_346_nl = MUX_s_1_2_2(and_713_nl, nor_322_nl, fsm_output[0]);
  assign mux_349_nl = MUX_s_1_2_2(mux_348_nl, mux_346_nl, fsm_output[1]);
  assign attention_5_1_384_384_8_48_attn_weights_rsci_re_d_pff = mux_349_nl & and_dcpl_26;
  assign GEMM_3D_FLOAT_LOOP_3_mux1h_2_nl = MUX1HOT_v_4_3_2(z_out_8, APPLY_ROTARY_POS_EMB_LOOP_6_acc_29_psp_4,
      APPLY_ROTARY_POS_EMB_LOOP_6_acc_28_sdt, {and_dcpl_234 , GEMM_3D_FLOAT_LOOP_3_or_3_cse
      , and_dcpl_239});
  assign GEMM_3D_FLOAT_LOOP_3_mux1h_10_nl = MUX1HOT_s_1_3_2((z_out_31[0]), (APPLY_ROTARY_POS_EMB_LOOP_6_acc_28_sdt[0]),
      (LINEAR_FORWARD_NO_MUL_LOOP_4_ki_4_0_sva_3_0[0]), {and_dcpl_234 , GEMM_3D_FLOAT_LOOP_3_or_3_cse
      , and_dcpl_239});
  assign GEMM_3D_FLOAT_LOOP_3_GEMM_3D_FLOAT_LOOP_3_mux_nl = MUX_s_1_2_2(reg_CACHE_UPDATE_LOOP_2_1_j_2_0_ftd_1,
      (GEMM_3D_FLOAT_LOOP_4_1_l_2_0_sva[0]), and_dcpl_241);
  assign attention_5_1_384_384_8_48_attn_weights_rsci_wadr_d = {GEMM_3D_FLOAT_LOOP_3_mux1h_2_nl
      , GEMM_3D_FLOAT_LOOP_3_mux1h_10_nl , GEMM_3D_FLOAT_LOOP_3_GEMM_3D_FLOAT_LOOP_3_mux_nl};
  assign nand_165_nl = ~((fsm_output[6:3]==4'b0111));
  assign mux_350_nl = MUX_s_1_2_2(or_tmp_272, nand_165_nl, fsm_output[2]);
  assign or_384_nl = (fsm_output[6:2]!=5'b10000);
  assign mux_351_nl = MUX_s_1_2_2(mux_350_nl, or_384_nl, fsm_output[0]);
  assign or_382_nl = (fsm_output[0]) | (fsm_output[2]) | (fsm_output[5]) | (~ nor_tmp_90);
  assign mux_352_nl = MUX_s_1_2_2(mux_351_nl, or_382_nl, fsm_output[1]);
  assign attention_5_1_384_384_8_48_attn_weights_rsci_we_d_pff = (~ mux_352_nl) &
      and_dcpl_26;
  assign nor_319_nl = ~((fsm_output[0]) | (fsm_output[2]) | (~ (fsm_output[5])) |
      (~ (fsm_output[3])) | (fsm_output[8]) | (~ nor_tmp_79));
  assign nor_320_nl = ~((~ (fsm_output[0])) | (~ (fsm_output[2])) | (fsm_output[5])
      | (fsm_output[3]) | (~ (fsm_output[8])) | (fsm_output[4]) | (fsm_output[6]));
  assign mux_345_nl = MUX_s_1_2_2(nor_319_nl, nor_320_nl, fsm_output[1]);
  assign and_nl = mux_345_nl & (fsm_output[7]);
  assign attention_5_1_384_384_8_48_attn_output_rsci_d_d = MUX_v_40_2_2(40'b0000000000000000000000000000000000000000,
      z_out_20, and_nl);
  assign GEMM_3D_FLOAT_LOOP_3_1_GEMM_3D_FLOAT_LOOP_3_1_mux_nl = MUX_v_4_2_2(APPLY_ROTARY_POS_EMB_LOOP_6_acc_29_psp_4,
      z_out_8, attention_5_1_384_384_8_48_attn_output_rsci_radr_d_mx0c1);
  assign GEMM_3D_FLOAT_LOOP_3_1_GEMM_3D_FLOAT_LOOP_3_1_mux_1_nl = MUX_s_1_2_2((APPLY_ROTARY_POS_EMB_LOOP_6_acc_28_sdt[0]),
      (z_out_31[0]), attention_5_1_384_384_8_48_attn_output_rsci_radr_d_mx0c1);
  assign attention_5_1_384_384_8_48_attn_output_rsci_radr_d = {GEMM_3D_FLOAT_LOOP_3_1_GEMM_3D_FLOAT_LOOP_3_1_mux_nl
      , GEMM_3D_FLOAT_LOOP_3_1_GEMM_3D_FLOAT_LOOP_3_1_mux_1_nl , (APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva[3:0])};
  assign attention_5_1_384_384_8_48_attn_output_rsci_re_d_pff = and_dcpl_162 & ((fsm_output[3])
      ^ (fsm_output[0])) & and_dcpl_217 & and_dcpl_216;
  assign INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_nl = MUX_v_4_2_2(z_out_8,
      APPLY_ROTARY_POS_EMB_LOOP_6_acc_29_psp_4, and_dcpl_227);
  assign INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_1_nl = MUX_s_1_2_2((z_out_31[0]),
      (APPLY_ROTARY_POS_EMB_LOOP_6_acc_28_sdt[0]), and_dcpl_227);
  assign attention_5_1_384_384_8_48_attn_output_rsci_wadr_d = {INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_nl
      , INIT_2D_MEM_LOOP_2_1_INIT_2D_MEM_LOOP_2_1_mux_1_nl , (APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva[3:0])};
  assign or_368_nl = (~ (fsm_output[0])) | (fsm_output[3]);
  assign mux_344_nl = MUX_s_1_2_2(or_tmp_265, or_368_nl, fsm_output[1]);
  assign attention_5_1_384_384_8_48_attn_output_rsci_we_d_pff = (~ mux_344_nl) &
      nor_tmp_79 & and_dcpl_222;
  assign attention_5_1_384_384_8_48_attn_output_2D_rsci_d_d = MUX_v_40_2_2(attention_5_1_384_384_8_48_attn_output_rsci_q_d,
      RMS_NORM_LOOP_2_2_RMS_NORM_LOOP_2_2_slc_71_32_1_ncse_sva, and_dcpl_209);
  assign INIT_2D_MEM_LOOP_2_mux1h_nl = MUX1HOT_v_3_3_2((reg_operator_40_24_true_AC_TRN_AC_WRAP_1_slc_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z_17_0_1_ftd_1[8:6]),
      (INIT_2D_MEM_LOOP_2_2_acc_itm[8:6]), GEMM_3D_FLOAT_LOOP_4_1_l_2_0_sva, {and_dcpl_211
      , and_dcpl_213 , and_232_ssc});
  assign INIT_2D_MEM_LOOP_2_and_nl = MUX_v_3_2_2(3'b000, INIT_2D_MEM_LOOP_2_mux1h_nl,
      ATTN_2D_LOOP_3_and_seb);
  assign INIT_2D_MEM_LOOP_2_mux1h_6_nl = MUX1HOT_v_4_3_2((reg_operator_40_24_true_AC_TRN_AC_WRAP_1_slc_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z_17_0_1_ftd_1[5:2]),
      (INIT_2D_MEM_LOOP_2_2_acc_itm[5:2]), APPLY_ROTARY_POS_EMB_LOOP_6_acc_28_sdt,
      {and_dcpl_211 , and_dcpl_213 , and_232_ssc});
  assign INIT_2D_MEM_LOOP_2_and_5_nl = MUX_v_4_2_2(4'b0000, INIT_2D_MEM_LOOP_2_mux1h_6_nl,
      ATTN_2D_LOOP_3_and_seb);
  assign INIT_2D_MEM_LOOP_2_mux1h_7_nl = MUX1HOT_v_2_3_2((reg_operator_40_24_true_AC_TRN_AC_WRAP_1_slc_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z_17_0_1_ftd_1[1:0]),
      (INIT_2D_MEM_LOOP_2_2_acc_itm[1:0]), APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva_1_1_0,
      {and_dcpl_211 , and_dcpl_213 , and_232_ssc});
  assign INIT_2D_MEM_LOOP_2_and_6_nl = MUX_v_2_2_2(2'b00, INIT_2D_MEM_LOOP_2_mux1h_7_nl,
      ATTN_2D_LOOP_3_and_seb);
  assign attention_5_1_384_384_8_48_attn_output_2D_rsci_radr_d = {INIT_2D_MEM_LOOP_2_and_nl
      , INIT_2D_MEM_LOOP_2_and_5_nl , INIT_2D_MEM_LOOP_2_and_6_nl};
  assign or_1093_nl = (fsm_output[0]) | (fsm_output[5]);
  assign nand_158_nl = ~((RMS_NORM_LOOP_2_2_dfr_sva_8_0==9'b111111111) & RMS_NORM_LOOP_2_2_dfr_sva_9
      & (fsm_output[0]) & (fsm_output[5]));
  assign mux_337_nl = MUX_s_1_2_2(or_1093_nl, nand_158_nl, fsm_output[4]);
  assign or_357_nl = (fsm_output[3]) | mux_337_nl;
  assign or_355_nl = (~ (fsm_output[3])) | (fsm_output[4]) | (~((fsm_output[0]) &
      (fsm_output[5])));
  assign mux_338_nl = MUX_s_1_2_2(or_357_nl, or_355_nl, fsm_output[2]);
  assign nor_314_nl = ~((fsm_output[6]) | mux_338_nl);
  assign nor_315_nl = ~((~ (fsm_output[6])) | (fsm_output[2]) | (fsm_output[3]) |
      (~ (fsm_output[4])) | (~ (fsm_output[0])) | (fsm_output[5]));
  assign mux_339_nl = MUX_s_1_2_2(nor_314_nl, nor_315_nl, fsm_output[1]);
  assign attention_5_1_384_384_8_48_attn_output_2D_rsci_re_d_pff = mux_339_nl & and_dcpl_80;
  assign GEMM_3D_FLOAT_LOOP_3_1_GEMM_3D_FLOAT_LOOP_3_1_mux_2_nl = MUX_v_4_2_2(APPLY_ROTARY_POS_EMB_LOOP_6_acc_29_psp_4,
      (INIT_2D_MEM_LOOP_2_2_acc_itm[8:5]), and_dcpl_209);
  assign GEMM_3D_FLOAT_LOOP_3_1_GEMM_3D_FLOAT_LOOP_3_1_mux_4_nl = MUX_s_1_2_2((APPLY_ROTARY_POS_EMB_LOOP_6_acc_28_sdt[0]),
      (INIT_2D_MEM_LOOP_2_2_acc_itm[4]), and_dcpl_209);
  assign GEMM_3D_FLOAT_LOOP_3_1_GEMM_3D_FLOAT_LOOP_3_1_mux_5_nl = MUX_v_4_2_2((APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva[3:0]),
      (INIT_2D_MEM_LOOP_2_2_acc_itm[3:0]), and_dcpl_209);
  assign attention_5_1_384_384_8_48_attn_output_2D_rsci_wadr_d = {GEMM_3D_FLOAT_LOOP_3_1_GEMM_3D_FLOAT_LOOP_3_1_mux_2_nl
      , GEMM_3D_FLOAT_LOOP_3_1_GEMM_3D_FLOAT_LOOP_3_1_mux_4_nl , GEMM_3D_FLOAT_LOOP_3_1_GEMM_3D_FLOAT_LOOP_3_1_mux_5_nl};
  assign nor_316_nl = ~((fsm_output[2]) | (fsm_output[3]) | (~ (fsm_output[8])) |
      (fsm_output[7]) | (fsm_output[6]));
  assign and_710_nl = (fsm_output[2]) & (fsm_output[3]) & (~ (fsm_output[8])) & and_dcpl_165;
  assign mux_340_nl = MUX_s_1_2_2(nor_316_nl, and_710_nl, fsm_output[0]);
  assign attention_5_1_384_384_8_48_attn_output_2D_rsci_we_d_pff = mux_340_nl & and_dcpl_204
      & (~ (fsm_output[1]));
  assign attention_5_1_384_384_8_48_quantized_final_output_rsci_d_d = {QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_acc_itm_25_1
      , (~ QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_acc_itm_25_1) , (~
      QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_acc_itm_25_1) , (~ QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_acc_itm_25_1)
      , (~ QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_acc_itm_25_1) , (~
      QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_acc_itm_25_1) , (~ QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_acc_itm_25_1)
      , (~ QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_acc_itm_25_1)};
  assign attention_5_1_384_384_8_48_quantized_final_output_rsci_radr_d = {GEMM_3D_FLOAT_LOOP_4_1_l_2_0_sva
      , APPLY_ROTARY_POS_EMB_LOOP_6_acc_28_sdt , APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva_1_1_0};
  assign attention_5_1_384_384_8_48_quantized_final_output_rsci_re_d_pff = and_dcpl_198
      & and_768_cse & (~ (fsm_output[5])) & and_610_cse & (~ (fsm_output[1])) & ((LINEAR_FORWARD_NO_MUL_LOOP_5_3_weight_val_mux_tmp[1])
      ^ (LINEAR_FORWARD_NO_MUL_LOOP_5_3_weight_val_mux_tmp[0]));
  assign attention_5_1_384_384_8_48_quantized_final_output_rsci_wadr_d = {GEMM_3D_FLOAT_LOOP_4_1_l_2_0_sva
      , APPLY_ROTARY_POS_EMB_LOOP_6_acc_28_sdt , APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva_1_1_0};
  assign attention_5_1_384_384_8_48_quantized_final_output_rsci_we_d_pff = and_dcpl_201
      & and_dcpl_178;
  assign nl_APPLY_ROTARY_POS_EMB_LOOP_3_acc_6_nl =  -attention_5_1_384_384_8_48_q_proj_rsci_q_d;
  assign APPLY_ROTARY_POS_EMB_LOOP_3_acc_6_nl = nl_APPLY_ROTARY_POS_EMB_LOOP_3_acc_6_nl[39:0];
  assign apply_rotary_pos_emb_1_8_48_rotated_q_rsci_d_d = MUX_v_40_2_2(attention_5_1_384_384_8_48_q_proj_rsci_q_d,
      APPLY_ROTARY_POS_EMB_LOOP_3_acc_6_nl, and_dcpl_193);
  assign apply_rotary_pos_emb_1_8_48_rotated_q_rsci_radr_d = {z_out_8 , (z_out_31[0])
      , (APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva[3:0])};
  assign apply_rotary_pos_emb_1_8_48_rotated_q_rsci_re_d_pff = and_dcpl_186;
  assign apply_rotary_pos_emb_1_8_48_rotated_q_rsci_wadr_d = {APPLY_ROTARY_POS_EMB_LOOP_3_APPLY_ROTARY_POS_EMB_LOOP_3_mux_rmff_4_2
      , APPLY_ROTARY_POS_EMB_LOOP_3_APPLY_ROTARY_POS_EMB_LOOP_3_mux_rmff_1 , APPLY_ROTARY_POS_EMB_LOOP_3_APPLY_ROTARY_POS_EMB_LOOP_3_mux_rmff_0
      , APPLY_ROTARY_POS_EMB_LOOP_3_APPLY_ROTARY_POS_EMB_LOOP_3_mux_1_rmff , reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_0
      , reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_1};
  assign apply_rotary_pos_emb_1_8_48_rotated_q_rsci_we_d_pff = and_dcpl_185 & and_dcpl_118
      & (~((fsm_output[1]) | LINEAR_FORWARD_NO_MUL_LOOP_5_or_itm));
  assign nl_APPLY_ROTARY_POS_EMB_LOOP_3_acc_12_nl =  -attention_5_1_384_384_8_48_k_proj_rsci_q_d;
  assign APPLY_ROTARY_POS_EMB_LOOP_3_acc_12_nl = nl_APPLY_ROTARY_POS_EMB_LOOP_3_acc_12_nl[39:0];
  assign apply_rotary_pos_emb_1_8_48_rotated_k_rsci_d_d = MUX_v_40_2_2(attention_5_1_384_384_8_48_k_proj_rsci_q_d,
      APPLY_ROTARY_POS_EMB_LOOP_3_acc_12_nl, and_dcpl_193);
  assign apply_rotary_pos_emb_1_8_48_rotated_k_rsci_radr_d = {z_out_8 , (z_out_31[0])
      , (APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva[3:0])};
  assign apply_rotary_pos_emb_1_8_48_rotated_k_rsci_wadr_d = {APPLY_ROTARY_POS_EMB_LOOP_3_APPLY_ROTARY_POS_EMB_LOOP_3_mux_rmff_4_2
      , APPLY_ROTARY_POS_EMB_LOOP_3_APPLY_ROTARY_POS_EMB_LOOP_3_mux_rmff_1 , APPLY_ROTARY_POS_EMB_LOOP_3_APPLY_ROTARY_POS_EMB_LOOP_3_mux_rmff_0
      , APPLY_ROTARY_POS_EMB_LOOP_3_APPLY_ROTARY_POS_EMB_LOOP_3_mux_1_rmff , reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_0
      , reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_1};
  assign and_dcpl_549 = (fsm_output[8:6]==3'b011);
  assign nor_cse = ~((fsm_output[4:3]!=2'b00));
  assign and_dcpl_550 = and_dcpl_549 & nor_cse;
  assign and_dcpl_551 = and_dcpl_550 & and_dcpl_125 & (fsm_output[1:0]==2'b10);
  assign and_dcpl_554 = and_dcpl_550 & and_dcpl_125 & (fsm_output[1:0]==2'b11);
  assign and_841_cse = and_dcpl_549 & (fsm_output[4:3]==2'b01) & nor_226_cse & nor_413_cse;
  assign and_dcpl_565 = (~ (fsm_output[7])) & (fsm_output[4]);
  assign and_dcpl_566 = and_dcpl_565 & (~ (fsm_output[6]));
  assign and_dcpl_567 = and_dcpl_566 & and_dcpl_112;
  assign and_dcpl_568 = and_dcpl_567 & and_dcpl_100;
  assign and_dcpl_572 = and_dcpl_567 & and_dcpl_118 & (fsm_output[1:0]==2'b11);
  assign and_dcpl_576 = and_dcpl_565 & (fsm_output[6]);
  assign and_dcpl_578 = and_dcpl_576 & and_dcpl_101 & and_dcpl_134;
  assign and_dcpl_583 = nor_456_cse & (fsm_output[6]) & and_dcpl_101 & and_dcpl_118
      & and_dcpl_7;
  assign nor_550_nl = ~((fsm_output[1]) | (fsm_output[2]) | (fsm_output[5]) | (fsm_output[4]));
  assign and_1465_nl = (fsm_output[1]) & (fsm_output[2]) & (fsm_output[5]) & (fsm_output[4]);
  assign mux_1011_nl = MUX_s_1_2_2(nor_550_nl, and_1465_nl, fsm_output[0]);
  assign and_dcpl_586 = mux_1011_nl & (fsm_output[7:6]==2'b11) & and_dcpl_101;
  assign and_dcpl_588 = nor_226_cse & (fsm_output[1:0]==2'b10);
  assign and_dcpl_592 = (fsm_output[7]) & (~ (fsm_output[4])) & (fsm_output[6]) &
      and_dcpl_112 & and_dcpl_588;
  assign and_dcpl_596 = (fsm_output[7]) & (fsm_output[4]) & (fsm_output[6]) & and_dcpl_112
      & and_dcpl_134;
  assign and_dcpl_600 = nor_456_cse & (~ (fsm_output[6])) & and_dcpl_120 & and_dcpl_588;
  assign and_dcpl_603 = and_dcpl_566 & (fsm_output[8]) & (fsm_output[3]) & and_dcpl_100;
  assign and_dcpl_607 = and_dcpl_576 & and_dcpl_120 & (~ (fsm_output[5])) & (fsm_output[2])
      & and_dcpl_7;
  assign and_dcpl_615 = nor_387_cse & (fsm_output[6]) & nor_cse & (fsm_output[5])
      & (~ (fsm_output[2])) & (~ (fsm_output[1])) & (fsm_output[0]);
  assign and_dcpl_622 = and_dcpl_549 & nor_cse & (~ (fsm_output[5])) & (fsm_output[2])
      & (fsm_output[1]) & (fsm_output[0]);
  assign and_dcpl_641 = nor_456_cse & (fsm_output[6]) & (fsm_output[8]) & (~ (fsm_output[3]))
      & (fsm_output[5]) & (~ (fsm_output[2])) & (fsm_output[1]) & (fsm_output[0]);
  assign and_dcpl_650 = and_dcpl_125 & (fsm_output[1:0]==2'b01);
  assign and_dcpl_654 = (fsm_output[8:6]==3'b000) & nor_cse & and_dcpl_650;
  assign and_dcpl_658 = (fsm_output[8:6]==3'b100) & nor_cse & and_dcpl_650;
  assign nor_562_cse = ~((fsm_output[7]) | (fsm_output[4]) | (fsm_output[6]));
  assign and_dcpl_669 = nor_562_cse & (fsm_output[8]) & (~ (fsm_output[3])) & (~
      (fsm_output[5])) & (fsm_output[2]) & (~ (fsm_output[1])) & (fsm_output[0]);
  assign and_dcpl_676 = and_dcpl_106 & (fsm_output[4:3]==2'b01) & nor_226_cse & and_dcpl_117;
  assign and_dcpl_683 = and_dcpl_27 & nor_cse & (~ (fsm_output[5])) & (fsm_output[2])
      & and_dcpl_117;
  assign and_dcpl_686 = and_584_cse & (fsm_output[1:0]==2'b11);
  assign and_dcpl_687 = and_dcpl_26 & (~ (fsm_output[6]));
  assign and_dcpl_689 = and_dcpl_687 & nor_cse & and_dcpl_686;
  assign and_dcpl_692 = (fsm_output[4:3]==2'b10);
  assign and_dcpl_693 = and_dcpl_687 & and_dcpl_692;
  assign and_dcpl_694 = and_dcpl_693 & (fsm_output[5]) & (~ (fsm_output[2])) & and_dcpl_117;
  assign and_dcpl_695 = and_dcpl_693 & and_dcpl_686;
  assign and_dcpl_699 = and_dcpl_27 & and_dcpl_692 & and_584_cse & (fsm_output[1:0]==2'b01);
  assign compute_sqrt_for_or_2_cse = and_dcpl_694 | and_dcpl_699;
  assign and_dcpl_705 = (fsm_output[7]) & (~ (fsm_output[4])) & (fsm_output[6]);
  assign and_dcpl_707 = and_dcpl_705 & and_dcpl_101 & and_dcpl_125 & and_dcpl_117;
  assign and_dcpl_712 = and_dcpl_705 & (~ (fsm_output[8])) & (fsm_output[3]) & and_dcpl_125
      & nor_413_cse;
  assign and_dcpl_718 = (fsm_output[7]) & (fsm_output[4]) & (~ (fsm_output[6])) &
      and_dcpl_101 & (fsm_output[5]) & (~ (fsm_output[2])) & and_dcpl_117;
  assign nor_571_cse = ~((~ (fsm_output[3])) | (~ (fsm_output[4])) | (fsm_output[6]));
  assign nor_573_cse = ~((fsm_output[3]) | (fsm_output[4]) | (fsm_output[6]));
  assign and_1019_cse = and_dcpl_26 & (fsm_output[6]) & (fsm_output[4]) & (~ (fsm_output[3]));
  assign and_dcpl_786 = nor_387_cse & (fsm_output[6]);
  assign and_dcpl_787 = and_dcpl_786 & nor_tmp_11;
  assign and_dcpl_788 = and_dcpl_787 & and_dcpl_240;
  assign and_dcpl_791 = and_dcpl_787 & nor_226_cse & (fsm_output[1:0]==2'b11);
  assign and_dcpl_795 = and_dcpl_787 & and_dcpl_125 & nor_413_cse;
  assign and_dcpl_798 = (fsm_output[8:6]==3'b101);
  assign and_dcpl_800 = and_dcpl_798 & nor_tmp_11 & and_dcpl_178;
  assign and_dcpl_826 = nor_387_cse & (fsm_output[6:0]==7'b1010110);
  assign and_dcpl_863 = nor_562_cse & (fsm_output[8]) & (fsm_output[3]) & (fsm_output[5])
      & (fsm_output[2]) & (fsm_output[1]) & (fsm_output[0]);
  assign and_dcpl_879 = (fsm_output[8:2]==7'b0001111) & nor_413_cse;
  assign and_dcpl_893 = nor_226_cse & (fsm_output[1:0]==2'b11);
  assign and_dcpl_894 = ~((fsm_output[6]) | (fsm_output[3]));
  assign and_dcpl_898 = nor_456_cse & (~ (fsm_output[8])) & and_dcpl_894 & and_dcpl_893;
  assign and_dcpl_901 = nor_456_cse & (fsm_output[8]) & and_dcpl_894 & and_dcpl_893;
  assign and_dcpl_907 = (fsm_output[4]) & (fsm_output[7]) & (~ (fsm_output[8])) &
      (fsm_output[6]) & (fsm_output[3]);
  assign and_dcpl_908 = and_dcpl_907 & nor_226_cse & nor_413_cse;
  assign and_dcpl_911 = and_dcpl_907 & nor_226_cse & (fsm_output[1:0]==2'b10);
  assign and_dcpl_918 = (~ (fsm_output[4])) & (fsm_output[7]) & (~ (fsm_output[8]))
      & (fsm_output[6]) & (~ (fsm_output[3])) & nor_226_cse & (fsm_output[1:0]==2'b01);
  assign and_dcpl_921 = and_dcpl_907 & (fsm_output[5]) & (~ (fsm_output[2])) & nor_413_cse;
  assign RMS_NORM_LOOP_1_1_or_ssc = and_dcpl_898 | and_dcpl_901 | and_dcpl_918 |
      and_dcpl_921;
  assign and_dcpl_935 = (fsm_output[7]) & (~ (fsm_output[8])) & (~ (fsm_output[4]))
      & (fsm_output[6]) & (fsm_output[3]) & nor_226_cse & (fsm_output[1:0]==2'b10);
  assign and_dcpl_949 = (~ (fsm_output[4])) & (fsm_output[7]) & (~ (fsm_output[8]))
      & (fsm_output[6]) & (fsm_output[3]) & nor_226_cse & (fsm_output[1:0]==2'b01);
  assign and_dcpl_963 = (fsm_output[7]) & (~ (fsm_output[8])) & (~ (fsm_output[4]))
      & (fsm_output[6]) & (fsm_output[3]) & nor_226_cse & nor_413_cse;
  assign and_1258_cse = (fsm_output==9'b011000111);
  assign and_1280_cse = and_dcpl_526 & (~ (fsm_output[6])) & (fsm_output[3]) & (fsm_output[5])
      & (fsm_output[2]) & and_dcpl_117;
  assign and_dcpl_1003 = and_dcpl_526 & (fsm_output[6]) & (~ (fsm_output[3]));
  assign and_1285_cse = and_dcpl_1003 & and_dcpl_125 & and_dcpl_117;
  assign and_1288_cse = and_dcpl_1003 & and_dcpl_125 & (fsm_output[1:0]==2'b11);
  assign mux_988_cse = MUX_s_1_2_2((~ (fsm_output[4])), (fsm_output[4]), fsm_output[6]);
  assign nor_618_nl = ~((fsm_output[8]) | (fsm_output[3]) | (~ (fsm_output[6])) |
      (~ (fsm_output[5])) | (fsm_output[7]));
  assign nor_616_nl = ~((fsm_output[7:5]!=3'b100));
  assign nor_617_nl = ~((fsm_output[7:5]!=3'b001));
  assign mux_996_nl = MUX_s_1_2_2(nor_616_nl, nor_617_nl, fsm_output[3]);
  assign and_1481_nl = (fsm_output[8]) & mux_996_nl;
  assign mux_997_nl = MUX_s_1_2_2(nor_618_nl, and_1481_nl, fsm_output[2]);
  assign and_1482_nl = (~((fsm_output[4]) | (~ (fsm_output[0])))) & mux_997_nl;
  assign nor_619_nl = ~((~ (fsm_output[4])) | (fsm_output[0]) | (fsm_output[2]) |
      (fsm_output[8]) | (~ (fsm_output[3])) | (fsm_output[6]) | (~ (fsm_output[5]))
      | (fsm_output[7]));
  assign not_tmp_775 = MUX_s_1_2_2(and_1482_nl, nor_619_nl, fsm_output[1]);
  assign or_tmp_962 = (~ (fsm_output[0])) | (fsm_output[3]) | (fsm_output[5]) | (~
      (fsm_output[6]));
  assign and_dcpl_1051 = and_dcpl_26 & (fsm_output[4]);
  assign nor_570_nl = ~((fsm_output[3]) | (~ (fsm_output[4])) | (fsm_output[6]));
  assign mux_1008_cse = MUX_s_1_2_2(nor_570_nl, nor_571_cse, fsm_output[2]);
  assign nor_628_nl = ~((fsm_output[3]) | (~ mux_988_cse));
  assign mux_1007_nl = MUX_s_1_2_2(nor_628_nl, nor_573_cse, fsm_output[2]);
  assign mux_1009_nl = MUX_s_1_2_2(mux_1008_cse, mux_1007_nl, fsm_output[0]);
  assign and_dcpl_1056 = mux_1009_nl & and_dcpl_26 & (fsm_output[5]) & (fsm_output[1]);
  assign and_1477_nl = (fsm_output[6:3]==4'b0111);
  assign nor_569_nl = ~((fsm_output[6:3]!=4'b1000));
  assign mux_963_nl = MUX_s_1_2_2(and_1477_nl, nor_569_nl, fsm_output[0]);
  assign and_1347_cse = mux_963_nl & and_dcpl_26 & (fsm_output[2:1]==2'b10);
  assign and_dcpl_1069 = and_dcpl_1051 & (fsm_output[6]) & (~ (fsm_output[3]));
  assign and_dcpl_1077 = and_dcpl_1069 & and_584_cse & (fsm_output[1:0]==2'b01);
  assign and_dcpl_1083 = (fsm_output[4]) & (fsm_output[7]) & (~ (fsm_output[8]));
  assign compute_sqrt_for_guess_inv_or_cse = and_dcpl_583 | and_dcpl_586 | and_dcpl_596
      | and_dcpl_600 | and_dcpl_607;
  assign LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_or_cse = ~(and_dcpl_622
      | and_841_cse);
  assign operator_40_24_true_AC_TRN_AC_WRAP_or_2_cse_1 = and_dcpl_654 | and_dcpl_658;
  assign operator_40_24_true_AC_TRN_AC_WRAP_8_true_2_or_cse = (and_dcpl_798 & and_dcpl_692
      & and_dcpl_178) | (and_dcpl_786 & and_dcpl_692 & and_dcpl_240);
  assign mux_970_nl = MUX_s_1_2_2((fsm_output[5]), (~ (fsm_output[5])), fsm_output[6]);
  assign or_1229_nl = (fsm_output[1]) | mux_970_nl;
  assign mux_971_nl = MUX_s_1_2_2(or_1229_nl, nand_216_cse, fsm_output[8]);
  assign nor_641_nl = ~((fsm_output[2]) | mux_971_nl);
  assign nor_606_nl = ~((~ (fsm_output[2])) | (~ (fsm_output[8])) | (fsm_output[1])
      | (fsm_output[6]) | (~ (fsm_output[5])));
  assign mux_972_nl = MUX_s_1_2_2(nor_641_nl, nor_606_nl, fsm_output[3]);
  assign nand_265_nl = ~((fsm_output[0]) & mux_972_nl);
  assign or_1225_nl = (fsm_output[0]) | (~ (fsm_output[3])) | (fsm_output[2]) | (fsm_output[8])
      | (~ (fsm_output[1])) | (fsm_output[6]) | (~ (fsm_output[5]));
  assign mux_973_cse = MUX_s_1_2_2(nand_265_nl, or_1225_nl, fsm_output[4]);
  assign APPLY_ROTARY_POS_EMB_LOOP_6_nor_cse = ~(and_1285_cse | and_1288_cse);
  assign compute_sqrt_for_guess_inv_or_2_itm = and_dcpl_572 | and_dcpl_578;
  assign compute_sqrt_for_guess_inv_nor_seb = ~(and_dcpl_568 | and_dcpl_592 | and_dcpl_603);
  assign compute_sqrt_for_guess_inv_or_4_itm = and_dcpl_568 | and_dcpl_603;
  assign compute_sqrt_for_guess_inv_or_3_itm = and_dcpl_578 | and_dcpl_596 | and_dcpl_600;
  assign RMS_NORM_LOOP_1_1_or_1_itm = and_dcpl_901 | and_dcpl_918 | and_dcpl_921;
  always @(posedge clk) begin
    if ( rst ) begin
      QUANTIZE_ACTIVATION_LOOP_1_max_val_lpi_2_39 <= 1'b0;
      QUANTIZE_ACTIVATION_LOOP_1_max_val_lpi_2_38_0 <= 39'b000000000000000000000000000000000000000;
    end
    else if ( QUANTIZE_ACTIVATION_LOOP_1_max_val_and_cse ) begin
      QUANTIZE_ACTIVATION_LOOP_1_max_val_lpi_2_39 <= QUANTIZE_ACTIVATION_LOOP_1_max_val_lpi_2_39_mx0w2;
      QUANTIZE_ACTIVATION_LOOP_1_max_val_lpi_2_38_0 <= QUANTIZE_ACTIVATION_LOOP_1_max_val_lpi_2_38_0_mx0w2;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      QUANTIZE_ACTIVATION_LOOP_1_1_max_val_lpi_2_39 <= 1'b0;
      QUANTIZE_ACTIVATION_LOOP_1_1_max_val_lpi_2_38_0 <= 39'b000000000000000000000000000000000000000;
    end
    else if ( QUANTIZE_ACTIVATION_LOOP_1_1_max_val_and_cse ) begin
      QUANTIZE_ACTIVATION_LOOP_1_1_max_val_lpi_2_39 <= QUANTIZE_ACTIVATION_LOOP_1_1_max_val_lpi_2_39_mx0w2;
      QUANTIZE_ACTIVATION_LOOP_1_1_max_val_lpi_2_38_0 <= QUANTIZE_ACTIVATION_LOOP_1_1_max_val_lpi_2_38_0_mx0w2;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      strm_out_rsci_idat_31_2 <= 30'b000000000000000000000000000000;
    end
    else if ( input_rsc_clken_d_1 & (~(or_dcpl_91 | or_dcpl_87)) ) begin
      strm_out_rsci_idat_31_2 <= output_rsci_q_d[29:0];
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      reg_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_a_32_0_ftd <= 1'b0;
      reg_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_a_32_0_ftd_1 <= 1'b0;
      operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_b_29_0 <= 30'b000000000000000000000000000000;
      operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_b_39 <= 1'b0;
      operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_b_38_30 <= 9'b000000000;
      LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_div_1_cmp_a_71_32
          <= 40'b0000000000000000000000000000000000000000;
      SOFTMAX_LOOP_5_SOFTMAX_LOOP_5_div_1_cmp_a_55 <= 1'b0;
      SOFTMAX_LOOP_5_SOFTMAX_LOOP_5_div_1_cmp_a_54_16 <= 39'b000000000000000000000000000000000000000;
      LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_div_1_cmp_b_59_39
          <= 21'b000000000000000000000;
      LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_div_1_cmp_b_38_0
          <= 39'b000000000000000000000000000000000000000;
      SOFTMAX_LOOP_5_SOFTMAX_LOOP_5_div_1_cmp_b_39 <= 1'b0;
      SOFTMAX_LOOP_5_SOFTMAX_LOOP_5_div_1_cmp_b_38_0 <= 39'b000000000000000000000000000000000000000;
      reg_strm_out_rsci_iswt0_cse <= 1'b0;
      reg_strm_in_rsci_iswt0_cse <= 1'b0;
      reg_rms_norm_384_div_cmp_b_ftd_59_38 <= 22'b0000000000000000000000;
      reg_rms_norm_384_div_cmp_b_ftd_37_0 <= 38'b00000000000000000000000000000000000000;
      reg_rms_norm_384_div_cmp_b_ftd_1 <= 1'b0;
      reg_rms_norm_384_div_cmp_a_ftd <= 40'b0000000000000000000000000000000000000000;
      QUANTIZE_ACTIVATION_LOOP_1_max_val_lpi_2_dfm_1_39 <= 1'b0;
      QUANTIZE_ACTIVATION_LOOP_1_max_val_lpi_2_dfm_1_38_0 <= 39'b000000000000000000000000000000000000000;
      QUANTIZE_ACTIVATION_LOOP_1_1_max_val_lpi_2_dfm_1_39 <= 1'b0;
      QUANTIZE_ACTIVATION_LOOP_1_1_max_val_lpi_2_dfm_1_38_0 <= 39'b000000000000000000000000000000000000000;
      operator_40_24_true_AC_TRN_AC_WRAP_1_slc_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z_17_0_itm_17
          <= 1'b0;
      for_for_strm_in_tmp_sva_31_2 <= 30'b000000000000000000000000000000;
      RMS_NORM_LOOP_1_1_slc_RMS_NORM_LOOP_1_1_RMS_NORM_LOOP_1_1_mul_55_16_itm <=
          40'b0000000000000000000000000000000000000000;
      reg_operator_40_24_true_AC_TRN_AC_WRAP_acc_20_cse <= 6'b000000;
      operator_40_24_true_AC_TRN_AC_WRAP_acc_29_itm <= 8'b00000000;
      operator_40_24_true_AC_TRN_AC_WRAP_and_1_itm <= 1'b0;
      operator_40_24_true_AC_TRN_AC_WRAP_acc_30_itm <= 9'b000000000;
      operator_40_24_true_AC_TRN_AC_WRAP_acc_37_itm <= 16'b0000000000000000;
      operator_40_24_true_AC_TRN_AC_WRAP_acc_38_itm <= 17'b00000000000000000;
      operator_40_24_true_AC_TRN_AC_WRAP_acc_45_itm <= 24'b000000000000000000000000;
      operator_40_24_true_AC_TRN_AC_WRAP_acc_46_itm <= 25'b0000000000000000000000000;
      operator_40_24_true_AC_TRN_AC_WRAP_acc_52_itm <= 31'b0000000000000000000000000000000;
      operator_40_24_true_AC_TRN_AC_WRAP_acc_51_itm <= 30'b000000000000000000000000000000;
      SF_LOOP_3_acc_17_itm_18_9 <= 10'b0000000000;
      SF_LOOP_3_acc_17_itm_8_0 <= 9'b000000000;
      reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd <= 4'b0000;
      reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_1 <= 3'b000;
      RMS_NORM_LOOP_2_mul_1_itm <= 52'b0000000000000000000000000000000000000000000000000000;
      GEMM_3D_FLOAT_LOOP_4_1_l_2_0_sva <= 3'b000;
      reg_attention_round_a_cse_slc <= 4'b0000;
      LINEAR_FORWARD_NO_MUL_LOOP_5_2_weight_val_LINEAR_FORWARD_NO_MUL_LOOP_5_2_weight_val_slc_LINEAR_FORWARD_NO_MUL_LOOP_4_2_packed_val_LINEAR_FORWARD_NO_MUL_LOOP_5_2_weight_val_conc_1_1_1_0_svs
          <= 2'b00;
      RESHAPE_2D_TO_3D_LOOP_3_acc_11_psp_1 <= 4'b0000;
      APPLY_ROTARY_POS_EMB_LOOP_6_mul_8_itm <= 56'b00000000000000000000000000000000000000000000000000000000;
      APPLY_ROTARY_POS_EMB_LOOP_6_mul_9_itm <= 56'b00000000000000000000000000000000000000000000000000000000;
      APPLY_ROTARY_POS_EMB_LOOP_6_mul_3_itm <= 56'b00000000000000000000000000000000000000000000000000000000;
      APPLY_ROTARY_POS_EMB_LOOP_6_mul_4_itm <= 56'b00000000000000000000000000000000000000000000000000000000;
      CACHE_UPDATE_LOOP_3_qr_sva_1 <= 40'b0000000000000000000000000000000000000000;
      CACHE_UPDATE_LOOP_3_1_qr_sva_1 <= 40'b0000000000000000000000000000000000000000;
      CACHE_UPDATE_LOOP_3_1_acc_18_psp_1 <= 4'b0000;
      CACHE_UPDATE_LOOP_3_acc_18_psp_1 <= 4'b0000;
      SF_LOOP_3_acc_11_itm_17_15 <= 3'b000;
      SF_LOOP_3_acc_11_itm_13_0 <= 14'b00000000000000;
      SF_LOOP_3_mul_12_itm_16_15 <= 2'b00;
      SF_LOOP_3_mul_12_itm_12_9_slc <= 3'b000;
      SF_LOOP_3_mul_12_itm_3_0 <= 4'b0000;
      SF_LOOP_3_mul_15_itm_16_10 <= 7'b0000000;
      SF_LOOP_3_mul_15_itm_6_0 <= 7'b0000000;
      SF_LOOP_3_acc_15_itm <= 19'b0000000000000000000;
      SF_LOOP_3_acc_16_itm <= 19'b0000000000000000000;
      SF_LOOP_3_acc_30_psp <= 20'b00000000000000000000;
      SF_LOOP_3_acc_39_itm <= 7'b0000000;
      SF_LOOP_3_mul_19_itm_12_11 <= 2'b00;
      SF_LOOP_3_mul_19_itm_9_4 <= 6'b000000;
      SF_LOOP_3_acc_93_psp <= 4'b0000;
      SF_LOOP_3_acc_40_itm <= 11'b00000000000;
      SF_LOOP_3_acc_6_psp_sva_18_17 <= 2'b00;
      SF_LOOP_3_acc_35_itm <= 18'b000000000000000000;
      SF_LOOP_3_acc_46_itm <= 19'b0000000000000000000;
      SF_LOOP_3_acc_50_itm <= 26'b00000000000000000000000000;
      SF_LOOP_3_acc_54_itm <= 32'b00000000000000000000000000000000;
      SF_LOOP_3_acc_58_itm <= 38'b00000000000000000000000000000000000000;
      operator_80_48_true_AC_TRN_AC_WRAP_operator_80_48_true_AC_TRN_AC_WRAP_slc_SOFTMAX_LOOP_4_sqr_56_1_itm_slc
          <= 5'b00000;
      operator_40_24_true_AC_TRN_AC_WRAP_2_acc_29_itm <= 8'b00000000;
      operator_40_24_true_AC_TRN_AC_WRAP_2_acc_30_itm <= 9'b000000000;
      operator_40_24_true_AC_TRN_AC_WRAP_2_acc_37_itm <= 16'b0000000000000000;
      operator_40_24_true_AC_TRN_AC_WRAP_2_acc_38_itm <= 17'b00000000000000000;
      operator_40_24_true_AC_TRN_AC_WRAP_2_acc_45_itm <= 24'b000000000000000000000000;
      operator_40_24_true_AC_TRN_AC_WRAP_2_acc_46_itm <= 25'b0000000000000000000000000;
      operator_40_24_true_AC_TRN_AC_WRAP_2_acc_52_itm <= 31'b0000000000000000000000000000000;
      operator_40_24_true_AC_TRN_AC_WRAP_2_acc_51_itm <= 30'b000000000000000000000000000000;
      RMS_NORM_LOOP_2_2_mul_1_itm <= 53'b00000000000000000000000000000000000000000000000000000;
      INIT_2D_MEM_LOOP_2_3_INIT_2D_MEM_LOOP_2_3_nor_itm <= 1'b0;
    end
    else if ( input_rsc_clken_d_1 ) begin
      reg_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_a_32_0_ftd <= or_314_ssc;
      reg_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_a_32_0_ftd_1 <= ~ or_314_ssc;
      operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_b_29_0 <= MUX1HOT_v_30_8_2(compute_sqrt_guess_sva_29_0,
          attention_abs_qif_acc_pmx_lpi_1_dfm_mx1_30_1, (compute_sqrt_for_acc_1_itm_40_1_1[29:0]),
          (attention_max_attn_fixed_t_attention_max_attn_fixed_t_and_mut_mx0w2_38_0[29:0]),
          (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[29:0]), compute_sqrt_1_guess_sva_29_0,
          attention_abs_4_qif_acc_pmx_lpi_1_dfm_mx1_30_1, (compute_sqrt_1_for_acc_1_itm_40_1_1[29:0]),
          {and_149_nl , compute_sqrt_guess_and_1_nl , and_dcpl_152 , and_dcpl_140
          , and_dcpl_144 , and_164_nl , compute_sqrt_guess_and_3_nl , and_dcpl_154});
      operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_b_39 <= operator_40_24_true_AC_TRN_AC_WRAP_mux1h_nl
          & nor_512_seb;
      operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_b_38_30 <= MUX_v_9_2_2(9'b000000000,
          operator_40_24_true_AC_TRN_AC_WRAP_mux1h_2_nl, nor_512_seb);
      LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_div_1_cmp_a_71_32
          <= MUX1HOT_v_40_5_2(attention_5_1_384_384_8_48_v_proj_re_rsci_q_d, INIT_2D_MEM_LOOP_2_2_asn_psp,
          40'b0000000000000000000000000000000001111111, output_rsci_q_d, INIT_2D_MEM_LOOP_2_1_asn_psp,
          {and_dcpl_155 , and_dcpl_156 , mux_312_nl , and_176_nl , and_177_nl});
      SOFTMAX_LOOP_5_SOFTMAX_LOOP_5_div_1_cmp_a_55 <= GEMM_3D_FLOAT_LOOP_3_mux_nl
          & (~ and_186_ssc);
      SOFTMAX_LOOP_5_SOFTMAX_LOOP_5_div_1_cmp_a_54_16 <= MUX1HOT_v_39_3_2((attention_5_1_384_384_8_48_attn_weights_rsci_q_d[38:0]),
          reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1, 39'b000000000000000000000010000000000000000,
          {and_181_nl , and_184_ssc , and_186_ssc});
      LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_div_1_cmp_b_59_39
          <= MUX1HOT_v_21_4_2((LINEAR_FORWARD_NO_MUL_LOOP_2_2_mul_1_itm[59:39]),
          ({{20{attention_max_attn_fixed_t_1_conc_psp_mx0w11_39}}, attention_max_attn_fixed_t_1_conc_psp_mx0w11_39}),
          ({{20{reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd}}, reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd}),
          (LINEAR_FORWARD_NO_MUL_LOOP_2_3_mul_1_itm[59:39]), {and_dcpl_170 , and_dcpl_172
          , and_191_ssc , and_192_ssc});
      LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_div_1_cmp_b_38_0
          <= MUX1HOT_v_39_4_2((LINEAR_FORWARD_NO_MUL_LOOP_2_2_mul_1_itm[38:0]), attention_max_attn_fixed_t_1_conc_psp_mx0w11_38_0,
          reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1, (LINEAR_FORWARD_NO_MUL_LOOP_2_3_mul_1_itm[38:0]),
          {and_dcpl_170 , and_dcpl_172 , and_191_ssc , and_192_ssc});
      SOFTMAX_LOOP_5_SOFTMAX_LOOP_5_div_1_cmp_b_39 <= MUX1HOT_s_1_3_2((softmax_1_8_6_sum_sva_1[39]),
          (compute_sqrt_1_for_acc_1_itm_40_1_1[39]), reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd,
          {and_193_ssc , and_dcpl_154 , and_194_ssc});
      SOFTMAX_LOOP_5_SOFTMAX_LOOP_5_div_1_cmp_b_38_0 <= MUX1HOT_v_39_3_2((softmax_1_8_6_sum_sva_1[38:0]),
          (compute_sqrt_1_for_acc_1_itm_40_1_1[38:0]), reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1,
          {and_193_ssc , and_dcpl_154 , and_194_ssc});
      reg_strm_out_rsci_iswt0_cse <= and_dcpl_128 & and_dcpl_178;
      reg_strm_in_rsci_iswt0_cse <= ~(or_tmp_210 | or_550_cse | mux_333_nl | or_dcpl_96);
      reg_rms_norm_384_div_cmp_b_ftd_59_38 <= MUX1HOT_v_22_4_2((signext_22_1(compute_sqrt_for_acc_1_itm_40_1_1[39])),
          ({{21{reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd}}, reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd}),
          (LINEAR_FORWARD_NO_MUL_LOOP_2_1_mul_1_itm[60:39]), (LINEAR_FORWARD_NO_MUL_LOOP_2_mul_1_itm[59:38]),
          {and_dcpl_152 , and_197_itm , and_dcpl_170 , and_dcpl_183});
      reg_rms_norm_384_div_cmp_b_ftd_37_0 <= MUX1HOT_v_38_4_2((compute_sqrt_for_acc_1_itm_40_1_1[38:1]),
          (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[38:1]), (LINEAR_FORWARD_NO_MUL_LOOP_2_1_mul_1_itm[38:1]),
          (LINEAR_FORWARD_NO_MUL_LOOP_2_mul_1_itm[37:0]), {and_dcpl_152 , and_197_itm
          , and_dcpl_170 , and_dcpl_183});
      reg_rms_norm_384_div_cmp_b_ftd_1 <= rms_norm_384_mux1h_7_nl & (~ and_dcpl_183);
      reg_rms_norm_384_div_cmp_a_ftd <= MUX1HOT_v_40_4_2(40'b0000000000000000000000000000000000000001,
          attention_5_1_384_384_8_48_k_proj_re_rsci_q_d, INIT_2D_MEM_LOOP_2_1_asn_psp,
          GEMM_3D_FLOAT_LOOP_4_1_asn_itm, {and_201_nl , and_dcpl_155 , and_dcpl_156
          , and_dcpl_183});
      QUANTIZE_ACTIVATION_LOOP_1_max_val_lpi_2_dfm_1_39 <= QUANTIZE_ACTIVATION_LOOP_1_max_val_lpi_2_39_mx0w2;
      QUANTIZE_ACTIVATION_LOOP_1_max_val_lpi_2_dfm_1_38_0 <= QUANTIZE_ACTIVATION_LOOP_1_max_val_lpi_2_38_0_mx0w2;
      QUANTIZE_ACTIVATION_LOOP_1_1_max_val_lpi_2_dfm_1_39 <= QUANTIZE_ACTIVATION_LOOP_1_1_max_val_lpi_2_39_mx0w2;
      QUANTIZE_ACTIVATION_LOOP_1_1_max_val_lpi_2_dfm_1_38_0 <= QUANTIZE_ACTIVATION_LOOP_1_1_max_val_lpi_2_38_0_mx0w2;
      operator_40_24_true_AC_TRN_AC_WRAP_1_slc_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z_17_0_itm_17
          <= MUX_s_1_2_2((operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z[17]), (z_out[17]),
          and_dcpl_360);
      for_for_strm_in_tmp_sva_31_2 <= strm_in_rsci_idat_mxwt;
      RMS_NORM_LOOP_1_1_slc_RMS_NORM_LOOP_1_1_RMS_NORM_LOOP_1_1_mul_55_16_itm <=
          z_out_18_67_16[39:0];
      reg_operator_40_24_true_AC_TRN_AC_WRAP_acc_20_cse <= nl_reg_operator_40_24_true_AC_TRN_AC_WRAP_acc_20_cse[5:0];
      operator_40_24_true_AC_TRN_AC_WRAP_acc_29_itm <= nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_29_itm[7:0];
      operator_40_24_true_AC_TRN_AC_WRAP_and_1_itm <= (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[39])
          & (~ (z_out_5_1_0[1])) & ((z_out_5_1_0[0]) | (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[6:0]!=7'b0000000));
      operator_40_24_true_AC_TRN_AC_WRAP_acc_30_itm <= nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_30_itm[8:0];
      operator_40_24_true_AC_TRN_AC_WRAP_acc_37_itm <= nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_37_itm[15:0];
      operator_40_24_true_AC_TRN_AC_WRAP_acc_38_itm <= nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_38_itm[16:0];
      operator_40_24_true_AC_TRN_AC_WRAP_acc_45_itm <= nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_45_itm[23:0];
      operator_40_24_true_AC_TRN_AC_WRAP_acc_46_itm <= nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_46_itm[24:0];
      operator_40_24_true_AC_TRN_AC_WRAP_acc_52_itm <= nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_52_itm[30:0];
      operator_40_24_true_AC_TRN_AC_WRAP_acc_51_itm <= nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_51_itm[29:0];
      SF_LOOP_3_acc_17_itm_18_9 <= MUX_v_10_2_2((z_out_27[18:9]), (SF_LOOP_3_acc_17_sdt[18:9]),
          and_dcpl_448);
      SF_LOOP_3_acc_17_itm_8_0 <= MUX1HOT_v_9_3_2(RMS_NORM_LOOP_2_2_asn_SF_LOOP_3_acc_17_itm_1_8_RMS_NORM_LOOP_2_and_nl,
          (z_out_27[8:0]), (SF_LOOP_3_acc_17_sdt[8:0]), {(~ mux_643_nl) , and_dcpl_360
          , and_dcpl_448});
      reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd <= z_out_12_23_0[23:20];
      reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_1 <= MUX_v_3_2_2((z_out_12_23_0[19:17]),
          (operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_conc_2_itm_19_0[19:17]), and_475_itm);
      RMS_NORM_LOOP_2_mul_1_itm <= z_out_1[51:0];
      GEMM_3D_FLOAT_LOOP_4_1_l_2_0_sva <= MUX_v_3_2_2(3'b000, GEMM_3D_FLOAT_LOOP_4_1_l_mux1h_4_nl,
          mux_689_nl);
      reg_attention_round_a_cse_slc <= z_out_1[55:52];
      LINEAR_FORWARD_NO_MUL_LOOP_5_2_weight_val_LINEAR_FORWARD_NO_MUL_LOOP_5_2_weight_val_slc_LINEAR_FORWARD_NO_MUL_LOOP_4_2_packed_val_LINEAR_FORWARD_NO_MUL_LOOP_5_2_weight_val_conc_1_1_1_0_svs
          <= MUX_v_2_2_2(LINEAR_FORWARD_NO_MUL_LOOP_5_2_weight_val_mux_tmp, SF_LOOP_3_acc_90_nl,
          and_dcpl_458);
      RESHAPE_2D_TO_3D_LOOP_3_acc_11_psp_1 <= MUX_v_4_2_2(RESHAPE_2D_TO_3D_LOOP_3_acc_11_psp_1_mx0w0,
          SF_LOOP_3_acc_92_nl, and_dcpl_458);
      APPLY_ROTARY_POS_EMB_LOOP_6_mul_8_itm <= z_out_25;
      APPLY_ROTARY_POS_EMB_LOOP_6_mul_9_itm <= z_out_26;
      APPLY_ROTARY_POS_EMB_LOOP_6_mul_3_itm <= z_out_27;
      APPLY_ROTARY_POS_EMB_LOOP_6_mul_4_itm <= nl_APPLY_ROTARY_POS_EMB_LOOP_6_mul_4_itm[55:0];
      CACHE_UPDATE_LOOP_3_qr_sva_1 <= CACHE_UPDATE_LOOP_3_qif_read_rom_k_cache_rom_map_1_itm;
      CACHE_UPDATE_LOOP_3_1_qr_sva_1 <= CACHE_UPDATE_LOOP_3_1_qif_read_rom_v_cache_rom_map_1_itm;
      CACHE_UPDATE_LOOP_3_1_acc_18_psp_1 <= z_out_32;
      CACHE_UPDATE_LOOP_3_acc_18_psp_1 <= z_out_33;
      SF_LOOP_3_acc_11_itm_17_15 <= SF_LOOP_3_acc_11_itm_1[17:15];
      SF_LOOP_3_acc_11_itm_13_0 <= SF_LOOP_3_acc_11_itm_1[13:0];
      SF_LOOP_3_mul_12_itm_16_15 <= z_out_21[16:15];
      SF_LOOP_3_mul_12_itm_12_9_slc <= z_out_21[12:10];
      SF_LOOP_3_mul_12_itm_3_0 <= z_out_21[3:0];
      SF_LOOP_3_mul_15_itm_16_10 <= SF_LOOP_3_mul_15_itm_1[16:10];
      SF_LOOP_3_mul_15_itm_6_0 <= SF_LOOP_3_mul_15_itm_1[6:0];
      SF_LOOP_3_acc_15_itm <= nl_SF_LOOP_3_acc_15_itm[18:0];
      SF_LOOP_3_acc_16_itm <= nl_SF_LOOP_3_acc_16_itm[18:0];
      SF_LOOP_3_acc_30_psp <= nl_SF_LOOP_3_acc_30_psp[19:0];
      SF_LOOP_3_acc_39_itm <= nl_SF_LOOP_3_acc_39_itm[6:0];
      SF_LOOP_3_mul_19_itm_12_11 <= z_out_21[12:11];
      SF_LOOP_3_mul_19_itm_9_4 <= z_out_21[9:4];
      SF_LOOP_3_acc_93_psp <= nl_SF_LOOP_3_acc_93_psp[3:0];
      SF_LOOP_3_acc_40_itm <= nl_SF_LOOP_3_acc_40_itm[10:0];
      SF_LOOP_3_acc_6_psp_sva_18_17 <= SF_LOOP_3_acc_6_psp_sva_1[18:17];
      SF_LOOP_3_acc_35_itm <= nl_SF_LOOP_3_acc_35_itm[17:0];
      SF_LOOP_3_acc_46_itm <= nl_SF_LOOP_3_acc_46_itm[18:0];
      SF_LOOP_3_acc_50_itm <= nl_SF_LOOP_3_acc_50_itm[25:0];
      SF_LOOP_3_acc_54_itm <= nl_SF_LOOP_3_acc_54_itm[31:0];
      SF_LOOP_3_acc_58_itm <= nl_SF_LOOP_3_acc_58_itm[37:0];
      operator_80_48_true_AC_TRN_AC_WRAP_operator_80_48_true_AC_TRN_AC_WRAP_slc_SOFTMAX_LOOP_4_sqr_56_1_itm_slc
          <= z_out_1[56:52];
      operator_40_24_true_AC_TRN_AC_WRAP_2_acc_29_itm <= nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_29_itm[7:0];
      operator_40_24_true_AC_TRN_AC_WRAP_2_acc_30_itm <= nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_30_itm[8:0];
      operator_40_24_true_AC_TRN_AC_WRAP_2_acc_37_itm <= nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_37_itm[15:0];
      operator_40_24_true_AC_TRN_AC_WRAP_2_acc_38_itm <= nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_38_itm[16:0];
      operator_40_24_true_AC_TRN_AC_WRAP_2_acc_45_itm <= nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_45_itm[23:0];
      operator_40_24_true_AC_TRN_AC_WRAP_2_acc_46_itm <= nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_46_itm[24:0];
      operator_40_24_true_AC_TRN_AC_WRAP_2_acc_52_itm <= nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_52_itm[30:0];
      operator_40_24_true_AC_TRN_AC_WRAP_2_acc_51_itm <= nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_51_itm[29:0];
      RMS_NORM_LOOP_2_2_mul_1_itm <= z_out_17[52:0];
      INIT_2D_MEM_LOOP_2_3_INIT_2D_MEM_LOOP_2_3_nor_itm <= INIT_2D_MEM_LOOP_2_3_INIT_2D_MEM_LOOP_2_3_nor_itm_1;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      GEMM_3D_FLOAT_LOOP_4_1_asn_itm <= 40'b0000000000000000000000000000000000000000;
    end
    else if ( input_rsc_clken_d_1 & mux_435_nl ) begin
      GEMM_3D_FLOAT_LOOP_4_1_asn_itm <= MUX_v_40_2_2(40'b0000000000000000000000000000000000000000,
          rms_norm_384_variance_mux1h_nl, GEMM_3D_FLOAT_LOOP_4_1_or_nl);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      INIT_2D_MEM_LOOP_2_2_acc_itm <= 9'b000000000;
    end
    else if ( input_rsc_clken_d_1 & (~ mux_447_nl) ) begin
      INIT_2D_MEM_LOOP_2_2_acc_itm <= MUX_v_9_2_2(9'b000000000, INIT_2D_MEM_LOOP_2_2_mux1h_15_nl,
          INIT_2D_MEM_LOOP_2_2_or_nl);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      reg_operator_40_24_true_AC_TRN_AC_WRAP_1_slc_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z_17_0_1_ftd
          <= 8'b00000000;
      reg_operator_40_24_true_AC_TRN_AC_WRAP_1_slc_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z_17_0_1_ftd_1
          <= 9'b000000000;
      reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_2 <= 4'b0000;
      reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_3 <= 1'b0;
      reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_4 <= 3'b000;
    end
    else if ( operator_40_24_true_AC_TRN_AC_WRAP_1_and_2_ssc ) begin
      reg_operator_40_24_true_AC_TRN_AC_WRAP_1_slc_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z_17_0_1_ftd
          <= MUX1HOT_v_8_3_2((operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z[16:9]),
          (APPLY_ROTARY_POS_EMB_LOOP_6_cosval_read_rom_cos_tab_rom_map_1_itm[16:9]),
          (z_out[16:9]), {and_392_itm , operator_40_24_true_AC_TRN_AC_WRAP_1_and_itm
          , and_dcpl_360});
      reg_operator_40_24_true_AC_TRN_AC_WRAP_1_slc_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z_17_0_1_ftd_1
          <= MUX1HOT_v_9_4_2(for_for_j_and_nl, (operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z[8:0]),
          (APPLY_ROTARY_POS_EMB_LOOP_6_cosval_read_rom_cos_tab_rom_map_1_itm[8:0]),
          (z_out[8:0]), {(~ mux_493_nl) , and_392_itm , operator_40_24_true_AC_TRN_AC_WRAP_1_and_itm
          , and_dcpl_360});
      reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_2 <= MUX1HOT_v_4_3_2((z_out_12_23_0[16:13]),
          (APPLY_ROTARY_POS_EMB_LOOP_6_sinval_read_rom_sin_tab_rom_map_1_itm[16:13]),
          (operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_conc_2_itm_19_0[16:13]), {operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_or_3_cse
          , and_dcpl_375 , and_475_itm});
      reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_3 <= MUX1HOT_s_1_4_2((z_out_12_23_0[12]),
          (APPLY_ROTARY_POS_EMB_LOOP_6_sinval_read_rom_sin_tab_rom_map_1_itm[12]),
          (operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_conc_2_itm_19_0[12]), (RMS_NORM_LOOP_2_2_read_rom_ln_weight_rom_map_1_itm[12]),
          {operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_or_3_cse , and_dcpl_375 ,
          and_475_itm , and_dcpl_213});
      reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_4 <= MUX1HOT_v_3_5_2((RMS_NORM_LOOP_2_read_rom_ln_weight_in_rom_map_1_itm[11:9]),
          (z_out_12_23_0[11:9]), (APPLY_ROTARY_POS_EMB_LOOP_6_sinval_read_rom_sin_tab_rom_map_1_itm[11:9]),
          (operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_conc_2_itm_19_0[11:9]), (RMS_NORM_LOOP_2_2_read_rom_ln_weight_rom_map_1_itm[11:9]),
          {and_357_itm , operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_or_3_cse , and_dcpl_375
          , and_475_itm , and_dcpl_213});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      CACHE_UPDATE_LOOP_3_CACHE_UPDATE_LOOP_3_nor_itm <= 1'b0;
    end
    else if ( input_rsc_clken_d_1 & (and_dcpl_343 | and_dcpl_368 | and_dcpl_290 |
        and_dcpl_320 | and_dcpl_299 | and_dcpl_310 | CACHE_UPDATE_LOOP_3_CACHE_UPDATE_LOOP_3_nor_itm_mx0c6
        | and_dcpl_382 | and_dcpl_285) ) begin
      CACHE_UPDATE_LOOP_3_CACHE_UPDATE_LOOP_3_nor_itm <= MUX1HOT_s_1_9_2(for_for_for_for_nor_nl,
          nand_170_cse, INIT_2D_MEM_LOOP_2_and_1_nl, LINEAR_FORWARD_NO_MUL_LOOP_5_1_or_cse,
          LINEAR_FORWARD_NO_MUL_LOOP_5_LINEAR_FORWARD_NO_MUL_LOOP_5_and_1_tmp, LINEAR_FORWARD_NO_MUL_LOOP_5_and_1_nl,
          LINEAR_FORWARD_NO_MUL_LOOP_2_LINEAR_FORWARD_NO_MUL_LOOP_2_nor_nl, CACHE_UPDATE_LOOP_3_CACHE_UPDATE_LOOP_3_nor_nl,
          (~ z_out_28_2), {and_dcpl_343 , and_dcpl_368 , and_dcpl_290 , and_dcpl_320
          , and_dcpl_299 , and_dcpl_310 , CACHE_UPDATE_LOOP_3_CACHE_UPDATE_LOOP_3_nor_itm_mx0c6
          , and_dcpl_382 , and_dcpl_285});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      attention_abs_qif_acc_pmx_lpi_1_dfm <= 31'b0000000000000000000000000000000;
    end
    else if ( input_rsc_clken_d_1 & (~(xor_dcpl_7 & and_dcpl_131)) ) begin
      attention_abs_qif_acc_pmx_lpi_1_dfm <= MUX_v_31_2_2(attention_abs_qif_acc_pmx_lpi_1_dfm_mx0w0,
          (rms_norm_384_val_acc_psp_sva_1[30:0]), and_410_nl);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      compute_sqrt_guess_sva_29_0 <= 30'b000000000000000000000000000000;
    end
    else if ( input_rsc_clken_d_1 & ((and_dcpl_386 & and_dcpl_134) | and_dcpl_152)
        ) begin
      compute_sqrt_guess_sva_29_0 <= MUX_v_30_2_2(attention_abs_qif_acc_pmx_lpi_1_dfm_mx1_30_1,
          (compute_sqrt_for_acc_1_itm_40_1_1[29:0]), and_dcpl_152);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      APPLY_ROTARY_POS_EMB_LOOP_6_acc_28_sdt <= 4'b0000;
    end
    else if ( input_rsc_clken_d_1 & mux_531_nl ) begin
      APPLY_ROTARY_POS_EMB_LOOP_6_acc_28_sdt <= MUX_v_4_2_2(4'b0000, compute_sqrt_for_i_mux1h_nl,
          mux_542_nl);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      RMS_NORM_LOOP_2_2_dfr_sva_9 <= 1'b0;
      RMS_NORM_LOOP_2_2_dfr_sva_8_0 <= 9'b000000000;
    end
    else if ( RMS_NORM_LOOP_2_2_and_ssc ) begin
      RMS_NORM_LOOP_2_2_dfr_sva_9 <= (operator_40_24_true_AC_TRN_AC_WRAP_mux_nl &
          (~ RMS_NORM_LOOP_2_2_dfr_sva_mx0c3) & (~ RMS_NORM_LOOP_2_2_dfr_sva_mx0c0))
          | RMS_NORM_LOOP_2_2_dfr_sva_mx0c2;
      RMS_NORM_LOOP_2_2_dfr_sva_8_0 <= MUX_v_9_2_2(operator_40_24_true_AC_TRN_AC_WRAP_and_1_nl,
          9'b111111111, RMS_NORM_LOOP_2_2_dfr_sva_mx0c2);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      APPLY_ROTARY_POS_EMB_LOOP_6_slc_APPLY_ROTARY_POS_EMB_LOOP_6_acc_2_itm <= 1'b0;
    end
    else if ( input_rsc_clken_d_1 & (and_dcpl_396 | APPLY_ROTARY_POS_EMB_LOOP_6_slc_APPLY_ROTARY_POS_EMB_LOOP_6_acc_2_itm_mx0c1
        | APPLY_ROTARY_POS_EMB_LOOP_6_slc_APPLY_ROTARY_POS_EMB_LOOP_6_acc_2_itm_mx0c2
        | and_dcpl_267 | APPLY_ROTARY_POS_EMB_LOOP_6_slc_APPLY_ROTARY_POS_EMB_LOOP_6_acc_2_itm_mx0c4
        | and_dcpl_248 | APPLY_ROTARY_POS_EMB_LOOP_6_slc_APPLY_ROTARY_POS_EMB_LOOP_6_acc_2_itm_mx0c6
        | and_dcpl_211 | and_dcpl_331) ) begin
      APPLY_ROTARY_POS_EMB_LOOP_6_slc_APPLY_ROTARY_POS_EMB_LOOP_6_acc_2_itm <= MUX1HOT_s_1_5_2((z_out_6[3]),
          z_out_28_2, z_out_30_2, z_out_29_2, RMS_NORM_LOOP_1_1_acc_3_itm_2_1, {and_dcpl_396
          , compute_sqrt_for_or_3_nl , compute_sqrt_for_or_4_nl , compute_sqrt_for_or_5_nl
          , and_dcpl_211});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd <= 1'b0;
      reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1 <= 39'b000000000000000000000000000000000000000;
    end
    else if ( GEMM_3D_FLOAT_LOOP_3_and_ssc ) begin
      reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd <= MUX1HOT_s_1_11_2((compute_sqrt_for_acc_1_itm_40_1_1[39]),
          (input_rsci_q_d[39]), attention_max_attn_fixed_t_attention_max_attn_fixed_t_and_mut_mx0w2_39,
          (operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z[39]), (attention_5_1_384_384_8_48_q_proj_rsci_q_d[39]),
          (attention_5_1_384_384_8_48_q_embed_rsci_q_d[39]), (attention_5_1_384_384_8_48_attn_weights_rsci_q_d[39]),
          (z_out_20[39]), (attention_5_1_384_384_8_48_attn_output_2D_rsci_q_d[39]),
          (compute_sqrt_1_for_acc_1_itm_40_1_1[39]), attention_max_attn_fixed_t_1_conc_psp_mx0w11_39,
          {and_dcpl_152 , and_447_itm , and_dcpl_140 , and_448_itm , and_dcpl_351
          , and_dcpl_352 , and_451_itm , and_452_itm , and_453_itm , and_dcpl_154
          , and_dcpl_172});
      reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1 <= MUX1HOT_v_39_11_2((compute_sqrt_for_acc_1_itm_40_1_1[38:0]),
          (input_rsci_q_d[38:0]), attention_max_attn_fixed_t_attention_max_attn_fixed_t_and_mut_mx0w2_38_0,
          (operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z[38:0]), (attention_5_1_384_384_8_48_q_proj_rsci_q_d[38:0]),
          (attention_5_1_384_384_8_48_q_embed_rsci_q_d[38:0]), (attention_5_1_384_384_8_48_attn_weights_rsci_q_d[38:0]),
          (z_out_20[38:0]), (attention_5_1_384_384_8_48_attn_output_2D_rsci_q_d[38:0]),
          (compute_sqrt_1_for_acc_1_itm_40_1_1[38:0]), attention_max_attn_fixed_t_1_conc_psp_mx0w11_38_0,
          {and_dcpl_152 , and_447_itm , and_dcpl_140 , and_448_itm , and_dcpl_351
          , and_dcpl_352 , and_451_itm , and_452_itm , and_453_itm , and_dcpl_154
          , and_dcpl_172});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      exit_QUANTIZE_ACTIVATION_LOOP_2_sva_dfm <= 1'b0;
    end
    else if ( input_rsc_clken_d_1 & (~(or_dcpl_128 | or_dcpl_125 | or_dcpl_85)) )
        begin
      exit_QUANTIZE_ACTIVATION_LOOP_2_sva_dfm <= exit_QUANTIZE_ACTIVATION_LOOP_2_1_sva_dfm_mx0w0;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_5 <= 9'b000000000;
    end
    else if ( input_rsc_clken_d_1 & (~ and_dcpl_513) & (~ and_dcpl_351) ) begin
      reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_5 <= MUX1HOT_v_9_6_2((RMS_NORM_LOOP_2_read_rom_ln_weight_in_rom_map_1_itm[8:0]),
          (z_out_12_23_0[8:0]), z_out_15, (APPLY_ROTARY_POS_EMB_LOOP_6_sinval_read_rom_sin_tab_rom_map_1_itm[8:0]),
          (operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_conc_2_itm_19_0[8:0]), (RMS_NORM_LOOP_2_2_read_rom_ln_weight_rom_map_1_itm[8:0]),
          {and_357_itm , operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_or_3_cse , and_dcpl_414
          , and_dcpl_375 , and_475_itm , and_dcpl_213});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      SF_LOOP_3_acc_26_itm_19_9 <= 11'b00000000000;
    end
    else if ( SF_LOOP_3_and_ssc ) begin
      SF_LOOP_3_acc_26_itm_19_9 <= SF_LOOP_3_acc_26_sdt[19:9];
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      SF_LOOP_3_acc_26_itm_8_0 <= 9'b000000000;
    end
    else if ( SF_LOOP_3_and_ssc & mux_656_nl ) begin
      SF_LOOP_3_acc_26_itm_8_0 <= MUX_v_9_2_2(z_out_13, (SF_LOOP_3_acc_26_sdt[8:0]),
          and_dcpl_360);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      RMS_NORM_LOOP_2_slc_RMS_NORM_LOOP_2_mul_67_28_ncse_sva <= 40'b0000000000000000000000000000000000000000;
    end
    else if ( input_rsc_clken_d_1 & (~(or_dcpl_128 | or_dcpl_130 | or_272_cse)) )
        begin
      RMS_NORM_LOOP_2_slc_RMS_NORM_LOOP_2_mul_67_28_ncse_sva <= z_out_18_67_16[51:12];
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      attention_abs_3_qr_sva <= 40'b0000000000000000000000000000000000000000;
    end
    else if ( input_rsc_clken_d_1 & (~(and_dcpl_115 & and_dcpl_242)) ) begin
      attention_abs_3_qr_sva <= attention_abs_2_mux_2;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      QUANTIZE_ACTIVATION_LOOP_2_slc_40_1_svs <= 1'b0;
    end
    else if ( input_rsc_clken_d_1 & (~(or_dcpl_128 | or_dcpl_133)) ) begin
      QUANTIZE_ACTIVATION_LOOP_2_slc_40_1_svs <= readslicef_41_1_40(QUANTIZE_ACTIVATION_LOOP_2_acc_4_nl);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva_1_5_2 <= 4'b0000;
      APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva_1_1_0 <= 2'b00;
    end
    else if ( APPLY_ROTARY_POS_EMB_LOOP_6_k_and_3_cse ) begin
      APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva_1_5_2 <= RESHAPE_2D_TO_3D_LOOP_3_1_k_5_0_sva_2[5:2];
      APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva_1_1_0 <= MUX_v_2_2_2(QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_qif_and_nl,
          (RESHAPE_2D_TO_3D_LOOP_3_1_k_5_0_sva_2[1:0]), and_487_nl);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      APPLY_ROTARY_POS_EMB_LOOP_1_i_3_0_sva_2_0 <= 3'b000;
    end
    else if ( input_rsc_clken_d_1 & mux_758_nl ) begin
      APPLY_ROTARY_POS_EMB_LOOP_1_i_3_0_sva_2_0 <= MUX_v_3_2_2(3'b000, QUANTIZE_ACTIVATION_LOOP_5_1_k_mux1h_1_nl,
          APPLY_ROTARY_POS_EMB_LOOP_1_i_nand_nl);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      LINEAR_FORWARD_NO_MUL_LOOP_4_ki_4_0_sva_3_0 <= 4'b0000;
    end
    else if ( input_rsc_clken_d_1 & (and_dcpl_468 | and_dcpl_469 | and_dcpl_306 |
        and_dcpl_246) ) begin
      LINEAR_FORWARD_NO_MUL_LOOP_4_ki_4_0_sva_3_0 <= MUX_v_4_2_2(4'b0000, LINEAR_FORWARD_NO_MUL_LOOP_4_ki_mux1h_2_nl,
          not_1935_nl);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2_0 <= 3'b000;
    end
    else if ( input_rsc_clken_d_1 & (GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2_0_mx0c0 |
        GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2_0_mx0c1 | GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2_0_mx0c2
        | GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2_0_mx0c3) ) begin
      GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2_0 <= MUX_v_3_2_2(3'b000, GEMM_3D_FLOAT_LOOP_4_1_l_mux1h_5_nl,
          GEMM_3D_FLOAT_LOOP_1_1_i_not_1_nl);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      reg_CACHE_UPDATE_LOOP_2_1_j_2_0_ftd <= 2'b00;
      reg_CACHE_UPDATE_LOOP_2_1_j_2_0_ftd_1 <= 1'b0;
    end
    else if ( CACHE_UPDATE_LOOP_2_1_j_and_ssc ) begin
      reg_CACHE_UPDATE_LOOP_2_1_j_2_0_ftd <= MUX_v_2_2_2(2'b00, GEMM_3D_FLOAT_LOOP_4_1_l_mux1h_6_nl,
          CACHE_UPDATE_LOOP_2_1_j_not_1_nl);
      reg_CACHE_UPDATE_LOOP_2_1_j_2_0_ftd_1 <= GEMM_3D_FLOAT_LOOP_4_1_l_mux1h_7_nl
          & (~ CACHE_UPDATE_LOOP_2_1_j_2_0_sva_mx0c0);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      APPLY_ROTARY_POS_EMB_LOOP_6_acc_29_psp_4 <= 4'b0000;
    end
    else if ( input_rsc_clken_d_1 & (mux_849_nl | (fsm_output[8])) ) begin
      APPLY_ROTARY_POS_EMB_LOOP_6_acc_29_psp_4 <= MUX_v_4_2_2(4'b0000, APPLY_ROTARY_POS_EMB_LOOP_6_mux1h_15_nl,
          not_1936_nl);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      LINEAR_FORWARD_NO_MUL_LOOP_4_2_packed_val_sva <= 8'b00000000;
      LINEAR_FORWARD_NO_MUL_LOOP_4_1_packed_val_sva <= 8'b00000000;
      LINEAR_FORWARD_NO_MUL_LOOP_4_packed_val_sva <= 8'b00000000;
    end
    else if ( LINEAR_FORWARD_NO_MUL_LOOP_4_2_packed_val_and_cse ) begin
      LINEAR_FORWARD_NO_MUL_LOOP_4_2_packed_val_sva <= LINEAR_FORWARD_NO_MUL_LOOP_4_2_packed_val_read_rom_v_weights_rom_map_1_itm;
      LINEAR_FORWARD_NO_MUL_LOOP_4_1_packed_val_sva <= LINEAR_FORWARD_NO_MUL_LOOP_4_1_packed_val_read_rom_k_weights_rom_map_1_itm;
      LINEAR_FORWARD_NO_MUL_LOOP_4_packed_val_sva <= LINEAR_FORWARD_NO_MUL_LOOP_4_packed_val_read_rom_q_weights_rom_map_1_itm;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      reg_APPLY_ROTARY_POS_EMB_LOOP_3_acc_36_ftd <= 3'b000;
      reg_APPLY_ROTARY_POS_EMB_LOOP_3_acc_36_1_ftd <= 1'b0;
      reg_APPLY_ROTARY_POS_EMB_LOOP_3_acc_36_1_ftd_1 <= 1'b0;
    end
    else if ( APPLY_ROTARY_POS_EMB_LOOP_3_and_ssc ) begin
      reg_APPLY_ROTARY_POS_EMB_LOOP_3_acc_36_ftd <= MUX_v_3_2_2((APPLY_ROTARY_POS_EMB_LOOP_3_mux1h_7_itm_4_1[3:1]),
          (z_out_7[4:2]), APPLY_ROTARY_POS_EMB_LOOP_3_or_2_cse);
      reg_APPLY_ROTARY_POS_EMB_LOOP_3_acc_36_1_ftd <= MUX1HOT_s_1_3_2(QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_qif_QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_qif_and_nl,
          (APPLY_ROTARY_POS_EMB_LOOP_3_mux1h_7_itm_4_1[0]), (z_out_7[1]), {APPLY_ROTARY_POS_EMB_LOOP_3_acc_36_cse_sva_mx0c0
          , and_dcpl_285 , APPLY_ROTARY_POS_EMB_LOOP_3_or_2_cse});
      reg_APPLY_ROTARY_POS_EMB_LOOP_3_acc_36_1_ftd_1 <= MUX1HOT_s_1_3_2(QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_qif_QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_qif_and_4_nl,
          (z_out_35[0]), (z_out_7[0]), {APPLY_ROTARY_POS_EMB_LOOP_3_acc_36_cse_sva_mx0c0
          , and_dcpl_285 , APPLY_ROTARY_POS_EMB_LOOP_3_or_2_cse});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      CACHE_UPDATE_LOOP_3_k_5_0_sva_1_5_2 <= 4'b0000;
      CACHE_UPDATE_LOOP_3_k_5_0_sva_1_1_0 <= 2'b00;
    end
    else if ( CACHE_UPDATE_LOOP_3_k_and_1_cse ) begin
      CACHE_UPDATE_LOOP_3_k_5_0_sva_1_5_2 <= RESHAPE_2D_TO_3D_LOOP_3_k_5_0_sva_2[5:2];
      CACHE_UPDATE_LOOP_3_k_5_0_sva_1_1_0 <= MUX_v_2_2_2(QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_qif_and_1_nl,
          (RESHAPE_2D_TO_3D_LOOP_3_k_5_0_sva_2[1:0]), and_dcpl_382);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      LINEAR_FORWARD_NO_MUL_LOOP_5_weight_val_LINEAR_FORWARD_NO_MUL_LOOP_5_weight_val_slc_LINEAR_FORWARD_NO_MUL_LOOP_4_packed_val_LINEAR_FORWARD_NO_MUL_LOOP_5_weight_val_conc_1_1_1_0_svs
          <= 2'b00;
    end
    else if ( input_rsc_clken_d_1 & (~(or_tmp_304 | or_dcpl_121)) ) begin
      LINEAR_FORWARD_NO_MUL_LOOP_5_weight_val_LINEAR_FORWARD_NO_MUL_LOOP_5_weight_val_slc_LINEAR_FORWARD_NO_MUL_LOOP_4_packed_val_LINEAR_FORWARD_NO_MUL_LOOP_5_weight_val_conc_1_1_1_0_svs
          <= MUX_v_2_4_2((LINEAR_FORWARD_NO_MUL_LOOP_4_packed_val_sva[1:0]), (LINEAR_FORWARD_NO_MUL_LOOP_4_packed_val_sva[3:2]),
          (LINEAR_FORWARD_NO_MUL_LOOP_4_packed_val_sva[5:4]), (LINEAR_FORWARD_NO_MUL_LOOP_4_packed_val_sva[7:6]),
          {reg_APPLY_ROTARY_POS_EMB_LOOP_3_acc_36_1_ftd , reg_APPLY_ROTARY_POS_EMB_LOOP_3_acc_36_1_ftd_1});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      CACHE_UPDATE_LOOP_3_qif_acc_3_psp <= 3'b000;
    end
    else if ( input_rsc_clken_d_1 & (~((~ mux_882_nl) & and_dcpl_487)) ) begin
      CACHE_UPDATE_LOOP_3_qif_acc_3_psp <= MUX1HOT_v_3_3_2(LINEAR_FORWARD_NO_MUL_LOOP_5_acc_2_nl,
          z_out_34_2_0, SF_LOOP_3_acc_81_nl, {and_dcpl_319 , and_dcpl_493 , and_dcpl_360});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      RESHAPE_2D_TO_3D_LOOP_3_2_mux_3_itm_4_3 <= 2'b00;
    end
    else if ( RESHAPE_2D_TO_3D_LOOP_3_2_and_ssc ) begin
      RESHAPE_2D_TO_3D_LOOP_3_2_mux_3_itm_4_3 <= APPLY_ROTARY_POS_EMB_LOOP_3_k_4_0_sva_2[4:3];
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      RESHAPE_2D_TO_3D_LOOP_3_2_mux_3_itm_2_0 <= 3'b000;
    end
    else if ( RESHAPE_2D_TO_3D_LOOP_3_2_and_ssc & (~(mux_878_nl & and_dcpl_36)) )
        begin
      RESHAPE_2D_TO_3D_LOOP_3_2_mux_3_itm_2_0 <= MUX1HOT_v_3_6_2(LINEAR_FORWARD_NO_MUL_LOOP_5_2_acc_2_nl,
          z_out_36_2_0, SF_LOOP_3_acc_69_nl, SF_LOOP_3_acc_91_nl, LINEAR_FORWARD_NO_MUL_LOOP_3_2_ko_2_0_sva_1_mx0w2,
          (APPLY_ROTARY_POS_EMB_LOOP_3_k_4_0_sva_2[2:0]), {and_dcpl_319 , and_dcpl_493
          , and_dcpl_360 , and_dcpl_458 , and_dcpl_251 , and_dcpl_285});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      LINEAR_FORWARD_NO_MUL_LOOP_5_or_itm <= 1'b0;
    end
    else if ( input_rsc_clken_d_1 & (and_dcpl_320 | LINEAR_FORWARD_NO_MUL_LOOP_5_or_itm_mx0c1
        | and_dcpl_506) ) begin
      LINEAR_FORWARD_NO_MUL_LOOP_5_or_itm <= LINEAR_FORWARD_NO_MUL_LOOP_5_mux_1_nl
          & (~ LINEAR_FORWARD_NO_MUL_LOOP_5_or_itm_mx0c1);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      INIT_2D_MEM_LOOP_2_1_asn_psp <= 40'b0000000000000000000000000000000000000000;
    end
    else if ( input_rsc_clken_d_1 & mux_902_nl ) begin
      INIT_2D_MEM_LOOP_2_1_asn_psp <= MUX1HOT_v_40_6_2(attention_5_1_384_384_8_48_k_proj_re_rsci_q_d,
          attention_5_1_384_384_8_48_k_proj_rsci_q_d, attention_5_1_384_384_8_48_k_proj_transposed_rsci_q_d,
          attention_5_1_384_384_8_48_attn_weights_rsci_q_d, attention_5_1_384_384_8_48_v_cache_upd_rsci_q_d,
          output_rsci_q_d, {and_dcpl_350 , and_dcpl_351 , and_dcpl_352 , and_541_nl
          , and_dcpl_355 , and_545_nl});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      INIT_2D_MEM_LOOP_2_2_asn_psp <= 40'b0000000000000000000000000000000000000000;
    end
    else if ( input_rsc_clken_d_1 & (and_dcpl_350 | and_dcpl_351) ) begin
      INIT_2D_MEM_LOOP_2_2_asn_psp <= MUX_v_40_2_2(attention_5_1_384_384_8_48_v_proj_re_rsci_q_d,
          apply_rotary_pos_emb_1_8_48_rotated_q_rsci_q_d, and_dcpl_351);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      LINEAR_FORWARD_NO_MUL_LOOP_2_mul_1_itm <= 60'b000000000000000000000000000000000000000000000000000000000000;
      LINEAR_FORWARD_NO_MUL_LOOP_2_2_mul_1_itm <= 60'b000000000000000000000000000000000000000000000000000000000000;
      LINEAR_FORWARD_NO_MUL_LOOP_2_1_mul_1_itm <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    end
    else if ( LINEAR_FORWARD_NO_MUL_LOOP_2_and_cse ) begin
      LINEAR_FORWARD_NO_MUL_LOOP_2_mul_1_itm <= z_out_3;
      LINEAR_FORWARD_NO_MUL_LOOP_2_2_mul_1_itm <= z_out_2;
      LINEAR_FORWARD_NO_MUL_LOOP_2_1_mul_1_itm <= z_out_1;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva <= 6'b000000;
    end
    else if ( input_rsc_clken_d_1 & (~(mux_922_nl & and_dcpl_26)) ) begin
      APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva <= MUX_v_6_2_2(6'b000000, ({APPLY_ROTARY_POS_EMB_LOOP_6_k_mux1h_10_nl
          , APPLY_ROTARY_POS_EMB_LOOP_6_k_mux1h_13_nl}), APPLY_ROTARY_POS_EMB_LOOP_6_k_nand_1_nl);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      reg_CACHE_UPDATE_LOOP_3_k_5_0_1_ftd <= 1'b0;
      reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_2_1 <= 2'b00;
      reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_0 <= 1'b0;
      reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_1 <= 2'b00;
    end
    else if ( CACHE_UPDATE_LOOP_3_k_and_ssc ) begin
      reg_CACHE_UPDATE_LOOP_3_k_5_0_1_ftd <= APPLY_ROTARY_POS_EMB_LOOP_6_k_APPLY_ROTARY_POS_EMB_LOOP_6_k_mux_1_nl
          & CACHE_UPDATE_LOOP_3_k_nand_1_itm;
      reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_2_1 <= MUX_v_2_2_2(2'b00, APPLY_ROTARY_POS_EMB_LOOP_6_k_mux1h_12_nl,
          CACHE_UPDATE_LOOP_3_k_nand_1_itm);
      reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_0 <= APPLY_ROTARY_POS_EMB_LOOP_6_k_mux1h_15_nl
          & CACHE_UPDATE_LOOP_3_k_nand_1_itm;
      reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_1 <= MUX_v_2_2_2(2'b00, APPLY_ROTARY_POS_EMB_LOOP_6_k_mux1h_14_nl,
          CACHE_UPDATE_LOOP_3_k_nand_1_itm);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      APPLY_ROTARY_POS_EMB_LOOP_3_acc_37_cse_sva <= 5'b00000;
    end
    else if ( input_rsc_clken_d_1 & (~((~ mux_946_nl) & and_dcpl_526)) ) begin
      APPLY_ROTARY_POS_EMB_LOOP_3_acc_37_cse_sva <= z_out_6;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      exit_APPLY_ROTARY_POS_EMB_LOOP_3_sva_dfm <= 1'b0;
    end
    else if ( input_rsc_clken_d_1 & (~(or_dcpl_90 | or_550_cse | or_dcpl_154)) )
        begin
      exit_APPLY_ROTARY_POS_EMB_LOOP_3_sva_dfm <= (~ z_out_30_2) | LINEAR_FORWARD_NO_MUL_LOOP_5_or_itm;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      SF_LOOP_3_acc_96_psp <= 11'b00000000000;
      SF_LOOP_3_mul_17_itm <= 19'b0000000000000000000;
    end
    else if ( SF_LOOP_3_and_2_cse ) begin
      SF_LOOP_3_acc_96_psp <= nl_SF_LOOP_3_acc_96_psp[10:0];
      SF_LOOP_3_mul_17_itm <= z_out_26[18:0];
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      SF_LOOP_3_mul_5_itm_31_30 <= 2'b00;
      SF_LOOP_3_mul_5_itm_28_13 <= 16'b0000000000000000;
      SF_LOOP_3_mul_5_itm_11_0 <= 12'b000000000000;
      SF_LOOP_3_mul_6_itm <= 31'b0000000000000000000000000000000;
      SF_LOOP_3_mul_2_itm_18_17 <= 2'b00;
      SF_LOOP_3_mul_2_itm_15_0 <= 16'b0000000000000000;
      SF_LOOP_3_mul_3_itm_21_20 <= 2'b00;
      SF_LOOP_3_mul_3_itm_18_3 <= 16'b0000000000000000;
      SF_LOOP_3_mul_3_itm_1_0 <= 2'b00;
      SF_LOOP_3_mul_4_itm_23_22 <= 2'b00;
      SF_LOOP_3_mul_4_itm_20_5 <= 16'b0000000000000000;
      SF_LOOP_3_mul_4_itm_3_0 <= 4'b0000;
      SF_LOOP_3_mul_7_itm <= 10'b0000000000;
      SF_LOOP_3_acc_28_itm <= 20'b00000000000000000000;
    end
    else if ( SF_LOOP_3_and_4_ssc ) begin
      SF_LOOP_3_mul_5_itm_31_30 <= z_out_25[31:30];
      SF_LOOP_3_mul_5_itm_28_13 <= z_out_25[28:13];
      SF_LOOP_3_mul_5_itm_11_0 <= z_out_25[11:0];
      SF_LOOP_3_mul_6_itm <= z_out_2[30:0];
      SF_LOOP_3_mul_2_itm_18_17 <= z_out_27[18:17];
      SF_LOOP_3_mul_2_itm_15_0 <= z_out_27[15:0];
      SF_LOOP_3_mul_3_itm_21_20 <= z_out_26[21:20];
      SF_LOOP_3_mul_3_itm_18_3 <= z_out_26[18:3];
      SF_LOOP_3_mul_3_itm_1_0 <= z_out_26[1:0];
      SF_LOOP_3_mul_4_itm_23_22 <= z_out_22[23:22];
      SF_LOOP_3_mul_4_itm_20_5 <= z_out_22[20:5];
      SF_LOOP_3_mul_4_itm_3_0 <= z_out_22[3:0];
      SF_LOOP_3_mul_7_itm <= (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[11:8]) * 6'b100101;
      SF_LOOP_3_acc_28_itm <= nl_SF_LOOP_3_acc_28_itm[19:0];
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      SF_LOOP_3_mul_sdt_sva_35_34 <= 2'b00;
      SF_LOOP_3_mul_sdt_sva_32_17 <= 16'b0000000000000000;
      SF_LOOP_3_mul_sdt_sva_15_0 <= 16'b0000000000000000;
    end
    else if ( SF_LOOP_3_and_11_ssc ) begin
      SF_LOOP_3_mul_sdt_sva_35_34 <= z_out_2[35:34];
      SF_LOOP_3_mul_sdt_sva_32_17 <= z_out_2[32:17];
      SF_LOOP_3_mul_sdt_sva_15_0 <= z_out_2[15:0];
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      SF_LOOP_3_mul_itm_10_9 <= 2'b00;
      SF_LOOP_3_mul_itm_7_0 <= 8'b00000000;
      SF_LOOP_3_acc_5_psp_sva <= 22'b0000000000000000000000;
    end
    else if ( SF_LOOP_3_and_12_ssc ) begin
      SF_LOOP_3_mul_itm_10_9 <= z_out_22[10:9];
      SF_LOOP_3_mul_itm_7_0 <= z_out_22[7:0];
      SF_LOOP_3_acc_5_psp_sva <= nl_SF_LOOP_3_acc_5_psp_sva[21:0];
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      SF_LOOP_3_mul_1_itm_12_11 <= 2'b00;
      SF_LOOP_3_mul_1_itm_9_0 <= 10'b0000000000;
    end
    else if ( SF_LOOP_3_and_14_ssc ) begin
      SF_LOOP_3_mul_1_itm_12_11 <= z_out_1[12:11];
      SF_LOOP_3_mul_1_itm_9_0 <= z_out_1[9:0];
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      softmax_1_8_6_sum_sva_1 <= 40'b0000000000000000000000000000000000000000;
    end
    else if ( input_rsc_clken_d_1 & (~((~ mux_949_nl) & and_dcpl_166)) ) begin
      softmax_1_8_6_sum_sva_1 <= nl_softmax_1_8_6_sum_sva_1[39:0];
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      attention_abs_4_qif_acc_pmx_lpi_1_dfm <= 31'b0000000000000000000000000000000;
    end
    else if ( input_rsc_clken_d_1 & (~(xor_dcpl_7 & and_dcpl_146)) ) begin
      attention_abs_4_qif_acc_pmx_lpi_1_dfm <= MUX_v_31_2_2(attention_abs_4_qif_acc_pmx_lpi_1_dfm_mx0w0,
          (rms_norm_384_1_val_acc_psp_sva_1[30:0]), and_572_nl);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      compute_sqrt_1_guess_sva_29_0 <= 30'b000000000000000000000000000000;
    end
    else if ( input_rsc_clken_d_1 & ((and_dcpl_212 & and_dcpl_134) | and_dcpl_154)
        ) begin
      compute_sqrt_1_guess_sva_29_0 <= MUX_v_30_2_2(attention_abs_4_qif_acc_pmx_lpi_1_dfm_mx1_30_1,
          (compute_sqrt_1_for_acc_1_itm_40_1_1[29:0]), and_dcpl_154);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      exit_QUANTIZE_ACTIVATION_LOOP_2_1_sva_dfm <= 1'b0;
    end
    else if ( input_rsc_clken_d_1 & (~(or_dcpl_170 | or_dcpl_133)) ) begin
      exit_QUANTIZE_ACTIVATION_LOOP_2_1_sva_dfm <= exit_QUANTIZE_ACTIVATION_LOOP_2_1_sva_dfm_mx0w0;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      RMS_NORM_LOOP_2_2_RMS_NORM_LOOP_2_2_slc_71_32_1_ncse_sva <= 40'b0000000000000000000000000000000000000000;
    end
    else if ( input_rsc_clken_d_1 & (~(or_dcpl_170 | or_dcpl_154)) ) begin
      RMS_NORM_LOOP_2_2_RMS_NORM_LOOP_2_2_slc_71_32_1_ncse_sva <= z_out_17[71:32];
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      attention_abs_7_qr_sva <= 40'b0000000000000000000000000000000000000000;
    end
    else if ( input_rsc_clken_d_1 & (~(and_dcpl_121 & and_dcpl_192)) ) begin
      attention_abs_7_qr_sva <= attention_abs_6_mux_2;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      QUANTIZE_ACTIVATION_LOOP_2_1_slc_40_1_svs <= 1'b0;
    end
    else if ( input_rsc_clken_d_1 & (~(or_dcpl_127 | or_dcpl_88 | or_dcpl_125 | or_272_cse))
        ) begin
      QUANTIZE_ACTIVATION_LOOP_2_1_slc_40_1_svs <= readslicef_41_1_40(QUANTIZE_ACTIVATION_LOOP_2_1_acc_4_nl);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      QUANTIZE_ACTIVATION_LOOP_1_1_scale_sva <= 40'b0000000000000000000000000000000000000000;
    end
    else if ( input_rsc_clken_d_1 & (~((~ mux_959_nl) & (fsm_output[8]))) ) begin
      QUANTIZE_ACTIVATION_LOOP_1_1_scale_sva <= LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_div_1_cmp_z[39:0];
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      LINEAR_FORWARD_NO_MUL_LOOP_4_3_packed_val_sva <= 8'b00000000;
    end
    else if ( input_rsc_clken_d_1 & (~(mux_960_nl & and_dcpl_295 & (fsm_output[8])))
        ) begin
      LINEAR_FORWARD_NO_MUL_LOOP_4_3_packed_val_sva <= LINEAR_FORWARD_NO_MUL_LOOP_4_3_packed_val_read_rom_o_weights_rom_map_1_itm;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      LINEAR_FORWARD_NO_MUL_LOOP_2_3_mul_1_itm <= 60'b000000000000000000000000000000000000000000000000000000000000;
    end
    else if ( input_rsc_clken_d_1 & (~(or_dcpl_150 | or_dcpl_88 | or_dcpl_125 | nand_181_cse))
        ) begin
      LINEAR_FORWARD_NO_MUL_LOOP_2_3_mul_1_itm <= z_out_3;
    end
  end
  assign and_149_nl = (~ mux_290_itm) & and_dcpl_131;
  assign compute_sqrt_guess_and_1_nl = (~ and_dcpl_152) & and_dcpl_106 & and_dcpl_112
      & and_dcpl_134;
  assign and_164_nl = (~ mux_290_itm) & and_dcpl_146;
  assign compute_sqrt_guess_and_3_nl = (~ and_dcpl_154) & and_dcpl_106 & and_768_cse
      & and_dcpl_134;
  assign operator_40_24_true_AC_TRN_AC_WRAP_mux1h_nl = MUX1HOT_s_1_5_2(RMS_NORM_LOOP_2_2_dfr_sva_9,
      (compute_sqrt_for_acc_1_itm_40_1_1[39]), attention_max_attn_fixed_t_attention_max_attn_fixed_t_and_mut_mx0w2_39,
      reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd, (compute_sqrt_1_for_acc_1_itm_40_1_1[39]),
      {and_168_ssc , and_dcpl_152 , and_dcpl_140 , and_dcpl_144 , and_dcpl_154});
  assign operator_40_24_true_AC_TRN_AC_WRAP_mux1h_2_nl = MUX1HOT_v_9_5_2(RMS_NORM_LOOP_2_2_dfr_sva_8_0,
      (compute_sqrt_for_acc_1_itm_40_1_1[38:30]), (attention_max_attn_fixed_t_attention_max_attn_fixed_t_and_mut_mx0w2_38_0[38:30]),
      (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[38:30]), (compute_sqrt_1_for_acc_1_itm_40_1_1[38:30]),
      {and_168_ssc , and_dcpl_152 , and_dcpl_140 , and_dcpl_144 , and_dcpl_154});
  assign nor_309_nl = ~((fsm_output[4:2]!=3'b000));
  assign nor_310_nl = ~((fsm_output[4:2]!=3'b001));
  assign mux_310_nl = MUX_s_1_2_2(nor_309_nl, nor_310_nl, fsm_output[1]);
  assign nand_15_nl = ~((fsm_output[8]) & mux_310_nl);
  assign mux_311_nl = MUX_s_1_2_2(or_tmp_236, nand_15_nl, fsm_output[0]);
  assign or_1091_nl = (fsm_output[7:6]!=2'b10) | mux_311_nl;
  assign or_333_nl = (fsm_output[7:6]!=2'b01) | (~ or_tmp_236);
  assign mux_312_nl = MUX_s_1_2_2(or_1091_nl, or_333_nl, fsm_output[5]);
  assign and_176_nl = and_dcpl_138 & and_dcpl_120 & and_dcpl_157;
  assign mux_313_nl = MUX_s_1_2_2(mux_tmp_306, nand_tmp_14, fsm_output[2]);
  assign mux_314_nl = MUX_s_1_2_2(mux_313_nl, mux_tmp_307, fsm_output[0]);
  assign mux_315_nl = MUX_s_1_2_2(mux_314_nl, mux_tmp_308, fsm_output[1]);
  assign and_177_nl = (~ mux_315_nl) & (fsm_output[8]);
  assign GEMM_3D_FLOAT_LOOP_3_mux_nl = MUX_s_1_2_2((attention_5_1_384_384_8_48_attn_weights_rsci_q_d[39]),
      reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd, and_184_ssc);
  assign and_181_nl = and_dcpl_163 & and_dcpl_161;
  assign mux_332_nl = MUX_s_1_2_2((fsm_output[0]), (~ (fsm_output[0])), fsm_output[1]);
  assign mux_333_nl = MUX_s_1_2_2(mux_332_nl, or_272_cse, CACHE_UPDATE_LOOP_3_CACHE_UPDATE_LOOP_3_nor_itm);
  assign rms_norm_384_mux1h_7_nl = MUX1HOT_s_1_3_2((compute_sqrt_for_acc_1_itm_40_1_1[0]),
      (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[0]), (LINEAR_FORWARD_NO_MUL_LOOP_2_1_mul_1_itm[0]),
      {and_dcpl_152 , and_197_itm , and_dcpl_170});
  assign or_166_nl = (fsm_output[2:0]!=3'b000);
  assign mux_336_nl = MUX_s_1_2_2(nand_1_cse, mux_tmp_334, or_166_nl);
  assign and_201_nl = (~ mux_336_nl) & and_dcpl_107;
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_56_nl = conv_u2u_1_2(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[15])
      + conv_u2u_1_2(~ (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[16])) + conv_u2u_1_2(~ (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[28]));
  assign operator_40_24_true_AC_TRN_AC_WRAP_acc_56_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_56_nl[1:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_58_nl = conv_u2u_1_2(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[17])
      + conv_u2u_1_2(~ (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[18])) + conv_u2u_1_2(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[27]);
  assign operator_40_24_true_AC_TRN_AC_WRAP_acc_58_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_58_nl[1:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_62_nl = conv_u2u_2_3(operator_40_24_true_AC_TRN_AC_WRAP_acc_56_nl)
      + conv_u2u_2_3(operator_40_24_true_AC_TRN_AC_WRAP_acc_58_nl) + conv_u2u_1_3(~
      (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[34]));
  assign operator_40_24_true_AC_TRN_AC_WRAP_acc_62_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_62_nl[2:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_60_nl = conv_u2u_1_2(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[19])
      + conv_u2u_1_2(~ (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[20])) + conv_u2u_1_2(~ (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[26]));
  assign operator_40_24_true_AC_TRN_AC_WRAP_acc_60_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_60_nl[1:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_78_nl = conv_u2u_1_2(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[21])
      + conv_u2u_1_2(~ (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[22])) + conv_u2u_1_2(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[25]);
  assign operator_40_24_true_AC_TRN_AC_WRAP_acc_78_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_78_nl[1:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_80_nl = conv_u2u_2_3(operator_40_24_true_AC_TRN_AC_WRAP_acc_60_nl)
      + conv_u2u_2_3(operator_40_24_true_AC_TRN_AC_WRAP_acc_78_nl) + conv_u2u_1_3(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[33]);
  assign operator_40_24_true_AC_TRN_AC_WRAP_acc_80_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_80_nl[2:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_82_nl = conv_u2u_3_4(operator_40_24_true_AC_TRN_AC_WRAP_acc_62_nl)
      + conv_u2u_3_4(operator_40_24_true_AC_TRN_AC_WRAP_acc_80_nl) + conv_u2u_1_4(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[37]);
  assign operator_40_24_true_AC_TRN_AC_WRAP_acc_82_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_82_nl[3:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_72_nl = conv_u2u_1_2(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[11])
      + conv_u2u_1_2(~ (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[12])) + conv_u2u_1_2(~ (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[30]));
  assign operator_40_24_true_AC_TRN_AC_WRAP_acc_72_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_72_nl[1:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_54_nl = conv_u2u_1_2(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[13])
      + conv_u2u_1_2(~ (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[14])) + conv_u2u_1_2(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[29]);
  assign operator_40_24_true_AC_TRN_AC_WRAP_acc_54_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_54_nl[1:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_74_nl = conv_u2u_2_3(operator_40_24_true_AC_TRN_AC_WRAP_acc_72_nl)
      + conv_u2u_2_3(operator_40_24_true_AC_TRN_AC_WRAP_acc_54_nl) + conv_u2u_1_3(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[35]);
  assign operator_40_24_true_AC_TRN_AC_WRAP_acc_74_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_74_nl[2:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_64_nl = conv_u2u_1_2(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[9])
      + conv_u2u_1_2(~ (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[10])) + conv_u2u_1_2(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[31]);
  assign operator_40_24_true_AC_TRN_AC_WRAP_acc_64_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_64_nl[1:0];
  assign nl_reg_operator_40_24_true_AC_TRN_AC_WRAP_acc_20_cse  = conv_u2u_4_6(operator_40_24_true_AC_TRN_AC_WRAP_acc_82_nl)
      + conv_u2u_1_6(~ (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[39])) + conv_u2u_3_6(operator_40_24_true_AC_TRN_AC_WRAP_acc_74_nl)
      + conv_u2u_1_6(~ (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[38])) + conv_u2u_3_6(z_out_4)
      + conv_u2u_2_6(operator_40_24_true_AC_TRN_AC_WRAP_acc_64_nl) + conv_u2u_1_6(~
      (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[36]));
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_25_nl = conv_s2s_3_4(z_out_9)
      + conv_s2s_2_4(z_out_19[5:4]) + conv_u2s_1_4(z_out_19[1]);
  assign operator_40_24_true_AC_TRN_AC_WRAP_acc_25_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_25_nl[3:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_27_nl = conv_u2s_5_6({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[13])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[13]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[13])})
      + conv_s2s_4_6(operator_40_24_true_AC_TRN_AC_WRAP_acc_25_nl) + conv_u2s_1_6(z_out_19[3]);
  assign operator_40_24_true_AC_TRN_AC_WRAP_acc_27_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_27_nl[5:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_29_itm  = conv_u2s_7_8({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[15])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[15]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[15])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[15])}) + conv_s2s_6_8(operator_40_24_true_AC_TRN_AC_WRAP_acc_27_nl)
      + conv_u2s_1_8(~ (operator_40_24_true_AC_TRN_AC_WRAP_acc_3_psp_sva_1[2]));
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_28_nl = conv_s2s_6_8(z_out_10)
      + conv_u2s_6_8({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[14]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[12])
      , 1'b0 , (signext_2_1(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[38]))}) + conv_u2s_1_8(operator_40_24_true_AC_TRN_AC_WRAP_acc_3_psp_sva_1[1]);
  assign operator_40_24_true_AC_TRN_AC_WRAP_acc_28_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_28_nl[7:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_30_itm  = conv_s2s_8_9(operator_40_24_true_AC_TRN_AC_WRAP_acc_28_nl)
      + conv_u2s_8_9({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[16]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[16])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[16]) , 1'b0 , (signext_2_1(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[12]))})
      + conv_u2s_1_9(operator_40_24_true_AC_TRN_AC_WRAP_operator_40_24_true_AC_TRN_AC_WRAP_nand_cse);
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_31_nl = conv_u2s_9_10({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[17])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[17]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[17])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[17]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[17])})
      + conv_s2s_8_10(operator_40_24_true_AC_TRN_AC_WRAP_acc_29_itm) + conv_u2s_1_10(operator_40_24_true_AC_TRN_AC_WRAP_and_1_itm);
  assign operator_40_24_true_AC_TRN_AC_WRAP_acc_31_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_31_nl[9:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_33_nl = conv_u2s_11_12({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[19])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[19]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[19])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[19]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[19])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[19])}) + conv_s2s_10_12(operator_40_24_true_AC_TRN_AC_WRAP_acc_31_nl);
  assign operator_40_24_true_AC_TRN_AC_WRAP_acc_33_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_33_nl[11:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_35_nl = conv_u2s_13_14({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[21])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[21]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[21])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[21]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[21])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[21]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[21])})
      + conv_s2s_12_14(operator_40_24_true_AC_TRN_AC_WRAP_acc_33_nl);
  assign operator_40_24_true_AC_TRN_AC_WRAP_acc_35_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_35_nl[13:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_37_itm  = conv_u2s_15_16({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[23])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[23]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[23])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[23]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[23])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[23]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[23])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[23])}) + conv_s2s_14_16(operator_40_24_true_AC_TRN_AC_WRAP_acc_35_nl);
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_32_nl = conv_u2s_10_11({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[18])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[18]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[18])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[18]) , 1'b0 , (signext_2_1(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[14]))})
      + conv_s2s_9_11(operator_40_24_true_AC_TRN_AC_WRAP_acc_30_itm);
  assign operator_40_24_true_AC_TRN_AC_WRAP_acc_32_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_32_nl[10:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_34_nl = conv_u2s_12_13({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[20])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[20]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[20])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[20]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[20])
      , 1'b0 , (signext_2_1(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[16]))}) + conv_s2s_11_13(operator_40_24_true_AC_TRN_AC_WRAP_acc_32_nl);
  assign operator_40_24_true_AC_TRN_AC_WRAP_acc_34_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_34_nl[12:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_36_nl = conv_u2s_14_15({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[22])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[22]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[22])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[22]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[22])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[22]) , 1'b0 , (signext_2_1(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[18]))})
      + conv_s2s_13_15(operator_40_24_true_AC_TRN_AC_WRAP_acc_34_nl);
  assign operator_40_24_true_AC_TRN_AC_WRAP_acc_36_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_36_nl[14:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_38_itm  = conv_u2s_16_17({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[24])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[24]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[24])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[24]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[24])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[24]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[24])
      , 1'b0 , (signext_2_1(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[20]))}) + conv_s2s_15_17(operator_40_24_true_AC_TRN_AC_WRAP_acc_36_nl);
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_39_nl = conv_u2s_17_18({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[25])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[25]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[25])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[25]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[25])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[25]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[25])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[25]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[25])})
      + conv_s2s_16_18(operator_40_24_true_AC_TRN_AC_WRAP_acc_37_itm);
  assign operator_40_24_true_AC_TRN_AC_WRAP_acc_39_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_39_nl[17:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_41_nl = conv_u2s_19_20({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[27])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[27]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[27])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[27]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[27])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[27]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[27])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[27]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[27])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[27])}) + conv_s2s_18_20(operator_40_24_true_AC_TRN_AC_WRAP_acc_39_nl);
  assign operator_40_24_true_AC_TRN_AC_WRAP_acc_41_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_41_nl[19:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_43_nl = conv_u2s_21_22({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[29])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[29]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[29])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[29]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[29])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[29]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[29])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[29]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[29])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[29]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[29])})
      + conv_s2s_20_22(operator_40_24_true_AC_TRN_AC_WRAP_acc_41_nl);
  assign operator_40_24_true_AC_TRN_AC_WRAP_acc_43_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_43_nl[21:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_45_itm  = conv_u2s_23_24({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[31])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[31]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[31])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[31]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[31])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[31]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[31])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[31]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[31])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[31]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[31])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[31])}) + conv_s2s_22_24(operator_40_24_true_AC_TRN_AC_WRAP_acc_43_nl);
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_40_nl = conv_u2s_18_19({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[26])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[26]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[26])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[26]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[26])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[26]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[26])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[26]) , 1'b0 , (signext_2_1(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[22]))})
      + conv_s2s_17_19(operator_40_24_true_AC_TRN_AC_WRAP_acc_38_itm);
  assign operator_40_24_true_AC_TRN_AC_WRAP_acc_40_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_40_nl[18:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_42_nl = conv_u2s_20_21({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[28])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[28]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[28])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[28]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[28])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[28]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[28])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[28]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[28])
      , 1'b0 , (signext_2_1(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[24]))}) + conv_s2s_19_21(operator_40_24_true_AC_TRN_AC_WRAP_acc_40_nl);
  assign operator_40_24_true_AC_TRN_AC_WRAP_acc_42_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_42_nl[20:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_44_nl = conv_u2s_22_23({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[30])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[30]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[30])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[30]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[30])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[30]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[30])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[30]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[30])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[30]) , 1'b0 , (signext_2_1(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[26]))})
      + conv_s2s_21_23(operator_40_24_true_AC_TRN_AC_WRAP_acc_42_nl);
  assign operator_40_24_true_AC_TRN_AC_WRAP_acc_44_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_44_nl[22:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_46_itm  = conv_u2s_24_25({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[32])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[32]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[32])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[32]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[32])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[32]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[32])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[32]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[32])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[32]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[32])
      , 1'b0 , (signext_2_1(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[28]))}) + conv_s2s_23_25(operator_40_24_true_AC_TRN_AC_WRAP_acc_44_nl);
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_48_nl = conv_u2s_26_27({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[34])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[34]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[34])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[34]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[34])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[34]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[34])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[34]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[34])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[34]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[34])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[34]) , 1'b0 , (signext_2_1(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[30]))})
      + conv_s2s_25_27(operator_40_24_true_AC_TRN_AC_WRAP_acc_46_itm);
  assign operator_40_24_true_AC_TRN_AC_WRAP_acc_48_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_48_nl[26:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_50_nl = conv_u2s_28_29({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[36])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[36]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[36])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[36]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[36])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[36]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[36])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[36]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[36])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[36]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[36])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[36]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[36])
      , 1'b0 , (signext_2_1(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[32]))}) + conv_s2s_27_29(operator_40_24_true_AC_TRN_AC_WRAP_acc_48_nl);
  assign operator_40_24_true_AC_TRN_AC_WRAP_acc_50_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_50_nl[28:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_52_itm  = conv_u2s_30_31({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[38])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[38]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[38])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[38]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[38])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[38]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[38])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[38]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[38])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[38]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[38])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[38]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[38])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[38]) , 1'b0 , (signext_2_1(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[34]))})
      + conv_s2s_29_31(operator_40_24_true_AC_TRN_AC_WRAP_acc_50_nl);
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_47_nl = conv_u2s_25_26({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[33])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[33]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[33])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[33]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[33])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[33]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[33])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[33]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[33])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[33]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[33])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[33]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[33])})
      + conv_s2s_24_26(operator_40_24_true_AC_TRN_AC_WRAP_acc_45_itm);
  assign operator_40_24_true_AC_TRN_AC_WRAP_acc_47_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_47_nl[25:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_49_nl = conv_u2s_27_28({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[35])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[35]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[35])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[35]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[35])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[35]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[35])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[35]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[35])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[35]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[35])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[35]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[35])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[35])}) + conv_s2s_26_28(operator_40_24_true_AC_TRN_AC_WRAP_acc_47_nl);
  assign operator_40_24_true_AC_TRN_AC_WRAP_acc_49_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_49_nl[27:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_51_itm  = conv_u2s_29_30({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[37])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[37]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[37])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[37]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[37])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[37]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[37])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[37]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[37])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[37]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[37])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[37]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[37])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[37]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[37])})
      + conv_s2s_28_30(operator_40_24_true_AC_TRN_AC_WRAP_acc_49_nl);
  assign RMS_NORM_LOOP_2_or_nl = (not_tmp_307 & and_dcpl_435 & (fsm_output[5]) &
      nand_170_cse) | and_dcpl_331 | (and_dcpl_443 & nor_342_cse & and_dcpl_117);
  assign and_460_nl = not_tmp_307 & and_dcpl_435 & (fsm_output[5]) & (~ nand_170_cse);
  assign or_685_nl = (fsm_output[0]) | (fsm_output[1]) | (fsm_output[3]) | (fsm_output[8])
      | (~ (fsm_output[7])) | (fsm_output[5]);
  assign or_684_nl = (fsm_output[3]) | (~ (fsm_output[8])) | (fsm_output[7]) | (~
      (fsm_output[5]));
  assign mux_619_nl = MUX_s_1_2_2(or_684_nl, or_177_cse, and_706_cse);
  assign mux_620_nl = MUX_s_1_2_2(or_685_nl, mux_619_nl, fsm_output[4]);
  assign nor_402_nl = ~((~ (fsm_output[8])) | (~ (fsm_output[7])) | (fsm_output[5]));
  assign nor_403_nl = ~((~ (fsm_output[8])) | (fsm_output[7]) | (~ (fsm_output[5])));
  assign mux_617_nl = MUX_s_1_2_2(nor_402_nl, nor_403_nl, fsm_output[3]);
  assign nand_29_nl = ~((fsm_output[1]) & mux_617_nl);
  assign mux_618_nl = MUX_s_1_2_2(nand_29_nl, or_177_cse, fsm_output[4]);
  assign mux_621_nl = MUX_s_1_2_2(mux_620_nl, mux_618_nl, fsm_output[2]);
  assign mux_613_nl = MUX_s_1_2_2(or_173_cse, or_tmp_350, fsm_output[3]);
  assign mux_611_nl = MUX_s_1_2_2((fsm_output[7]), or_677_cse, fsm_output[8]);
  assign mux_612_nl = MUX_s_1_2_2(or_173_cse, mux_611_nl, fsm_output[3]);
  assign mux_614_nl = MUX_s_1_2_2(mux_613_nl, mux_612_nl, and_706_cse);
  assign mux_615_nl = MUX_s_1_2_2(or_173_cse, mux_614_nl, fsm_output[4]);
  assign or_673_nl = (~((fsm_output[1:0]!=2'b11) | CACHE_UPDATE_LOOP_3_CACHE_UPDATE_LOOP_3_nor_itm))
      | (fsm_output[3]);
  assign mux_609_nl = MUX_s_1_2_2(or_173_cse, or_tmp_350, or_673_nl);
  assign mux_610_nl = MUX_s_1_2_2(or_173_cse, mux_609_nl, fsm_output[4]);
  assign mux_616_nl = MUX_s_1_2_2(mux_615_nl, mux_610_nl, fsm_output[2]);
  assign mux_622_nl = MUX_s_1_2_2(mux_621_nl, mux_616_nl, fsm_output[6]);
  assign and_464_nl = and_dcpl_443 & nor_342_cse & and_dcpl_7;
  assign RMS_NORM_LOOP_2_mux1h_nl = MUX1HOT_v_9_5_2(z_out_15, 9'b000000001, SF_LOOP_3_acc_17_itm_8_0,
      9'b101111111, reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_5, {RMS_NORM_LOOP_2_or_nl
      , and_460_nl , (~ mux_622_nl) , and_464_nl , and_dcpl_369});
  assign nand_32_nl = ~((fsm_output[5]) & (fsm_output[4]) & (fsm_output[8]) & (~(and_706_cse
      | (fsm_output[2]))));
  assign and_750_nl = (fsm_output[8]) & and_707_cse;
  assign mux_630_nl = MUX_s_1_2_2(and_750_nl, nor_412_cse, fsm_output[4]);
  assign nand_31_nl = ~((fsm_output[5]) & mux_630_nl);
  assign mux_631_nl = MUX_s_1_2_2(nand_32_nl, nand_31_nl, fsm_output[3]);
  assign nand_185_nl = ~((fsm_output[2:1]==2'b11));
  assign nand_186_nl = ~((~((fsm_output[1]) & CACHE_UPDATE_LOOP_3_CACHE_UPDATE_LOOP_3_nor_itm))
      & (fsm_output[2]));
  assign mux_627_nl = MUX_s_1_2_2(nand_185_nl, nand_186_nl, fsm_output[0]);
  assign or_696_nl = (~ (fsm_output[4])) | (fsm_output[8]) | mux_627_nl;
  assign mux_628_nl = MUX_s_1_2_2(or_696_nl, (fsm_output[8]), fsm_output[5]);
  assign nand_30_nl = ~((fsm_output[4]) & (~((fsm_output[8]) & (nor_413_cse | (fsm_output[2])))));
  assign mux_626_nl = MUX_s_1_2_2(nand_30_nl, (fsm_output[8]), fsm_output[5]);
  assign mux_629_nl = MUX_s_1_2_2(mux_628_nl, mux_626_nl, fsm_output[3]);
  assign mux_632_nl = MUX_s_1_2_2(mux_631_nl, mux_629_nl, fsm_output[6]);
  assign nor_409_nl = ~((fsm_output[2:0]!=3'b000));
  assign mux_624_nl = MUX_s_1_2_2(nor_409_nl, and_707_cse, fsm_output[8]);
  assign or_690_nl = (fsm_output[4]) | (~ mux_624_nl);
  assign mux_625_nl = MUX_s_1_2_2(or_690_nl, or_701_cse, fsm_output[5]);
  assign or_691_nl = (fsm_output[6]) | (fsm_output[3]) | mux_625_nl;
  assign mux_633_nl = MUX_s_1_2_2(mux_632_nl, or_691_nl, fsm_output[7]);
  assign not_1934_nl = ~ mux_633_nl;
  assign RMS_NORM_LOOP_2_2_asn_SF_LOOP_3_acc_17_itm_1_8_RMS_NORM_LOOP_2_and_nl =
      MUX_v_9_2_2(9'b000000000, RMS_NORM_LOOP_2_mux1h_nl, not_1934_nl);
  assign or_714_nl = (~ (fsm_output[5])) | (~ (fsm_output[4])) | (fsm_output[2])
      | (~(nand_181_cse & (fsm_output[8])));
  assign and_755_nl = (fsm_output[2]) & or_272_cse & (fsm_output[8]);
  assign mux_640_nl = MUX_s_1_2_2(and_755_nl, nor_412_cse, fsm_output[4]);
  assign nand_35_nl = ~((fsm_output[5]) & mux_640_nl);
  assign mux_641_nl = MUX_s_1_2_2(or_714_nl, nand_35_nl, fsm_output[3]);
  assign nand_34_nl = ~((fsm_output[4]) & (fsm_output[2]) & nor_414_cse);
  assign mux_638_nl = MUX_s_1_2_2(nand_34_nl, (fsm_output[8]), fsm_output[5]);
  assign nor_415_nl = ~((fsm_output[0]) | (fsm_output[1]) | (~ (fsm_output[8])));
  assign mux_636_nl = MUX_s_1_2_2(nor_415_nl, (fsm_output[8]), fsm_output[2]);
  assign nand_33_nl = ~((fsm_output[4]) & (~ mux_636_nl));
  assign mux_637_nl = MUX_s_1_2_2(nand_33_nl, (fsm_output[8]), fsm_output[5]);
  assign mux_639_nl = MUX_s_1_2_2(mux_638_nl, mux_637_nl, fsm_output[3]);
  assign mux_642_nl = MUX_s_1_2_2(mux_641_nl, mux_639_nl, fsm_output[6]);
  assign mux_634_nl = MUX_s_1_2_2(nor_360_cse, (fsm_output[8]), fsm_output[2]);
  assign or_703_nl = (fsm_output[4]) | (~ mux_634_nl);
  assign mux_635_nl = MUX_s_1_2_2(or_703_nl, or_701_cse, fsm_output[5]);
  assign or_704_nl = (fsm_output[6]) | (fsm_output[3]) | mux_635_nl;
  assign mux_643_nl = MUX_s_1_2_2(mux_642_nl, or_704_nl, fsm_output[7]);
  assign or_766_nl = (fsm_output[8]) | (fsm_output[2]) | (~ (fsm_output[5])) | (fsm_output[3])
      | (~ (fsm_output[6])) | (fsm_output[7]);
  assign or_765_nl = (~ (fsm_output[8])) | (fsm_output[2]) | (~ (fsm_output[5]))
      | (fsm_output[3]) | (~ (fsm_output[6])) | (fsm_output[7]);
  assign mux_679_nl = MUX_s_1_2_2(or_766_nl, or_765_nl, fsm_output[1]);
  assign nor_429_nl = ~((fsm_output[4]) | mux_679_nl);
  assign nor_427_nl = ~((fsm_output[3]) | (~ (fsm_output[6])) | (fsm_output[7]));
  assign nor_428_nl = ~((fsm_output[3]) | (~ (fsm_output[7])));
  assign mux_677_nl = MUX_s_1_2_2(nor_427_nl, nor_428_nl, fsm_output[5]);
  assign nand_41_nl = ~((fsm_output[2]) & mux_677_nl);
  assign or_761_nl = (fsm_output[2]) | (fsm_output[5]) | (~ (fsm_output[3])) | (~
      (fsm_output[6])) | (fsm_output[7]);
  assign mux_678_nl = MUX_s_1_2_2(nand_41_nl, or_761_nl, fsm_output[8]);
  assign nor_430_nl = ~((~ (fsm_output[4])) | (fsm_output[1]) | mux_678_nl);
  assign mux_680_nl = MUX_s_1_2_2(nor_429_nl, nor_430_nl, fsm_output[0]);
  assign mux_701_nl = MUX_s_1_2_2(or_518_cse, or_tmp_656, fsm_output[2]);
  assign nand_45_nl = ~((~ (fsm_output[3])) & (fsm_output[5]) & (fsm_output[4]) &
      (fsm_output[7]) & (~ mux_701_nl));
  assign and_777_nl = nand_181_cse & (fsm_output[8]);
  assign mux_696_nl = MUX_s_1_2_2(and_777_nl, nor_414_cse, fsm_output[2]);
  assign or_790_nl = (~ (fsm_output[0])) | (~ (fsm_output[1])) | (fsm_output[8]);
  assign mux_695_nl = MUX_s_1_2_2(or_tmp_656, or_790_nl, fsm_output[2]);
  assign mux_697_nl = MUX_s_1_2_2(mux_696_nl, mux_695_nl, fsm_output[7]);
  assign mux_698_nl = MUX_s_1_2_2(or_tmp_652, mux_697_nl, fsm_output[4]);
  assign or_789_nl = (fsm_output[7]) | (fsm_output[2]) | (fsm_output[1]) | (~ (fsm_output[8]));
  assign mux_694_nl = MUX_s_1_2_2(or_789_nl, or_tmp_652, fsm_output[4]);
  assign mux_699_nl = MUX_s_1_2_2(mux_698_nl, mux_694_nl, fsm_output[5]);
  assign nand_203_nl = ~((fsm_output[2]) & (fsm_output[0]) & (fsm_output[1]) & (~
      (fsm_output[8])));
  assign mux_691_nl = MUX_s_1_2_2(nand_203_nl, (fsm_output[8]), fsm_output[7]);
  assign nor_443_nl = ~((fsm_output[2]) | (~(or_272_cse & (fsm_output[8]))));
  assign or_783_nl = (fsm_output[2]) | (fsm_output[1]) | (fsm_output[8]);
  assign mux_690_nl = MUX_s_1_2_2(nor_443_nl, or_783_nl, fsm_output[7]);
  assign mux_692_nl = MUX_s_1_2_2(mux_691_nl, mux_690_nl, fsm_output[4]);
  assign or_782_nl = (~ (fsm_output[4])) | (~ (fsm_output[7])) | (fsm_output[2])
      | (fsm_output[1]) | (fsm_output[8]);
  assign mux_693_nl = MUX_s_1_2_2(mux_692_nl, or_782_nl, fsm_output[5]);
  assign mux_700_nl = MUX_s_1_2_2(mux_699_nl, mux_693_nl, fsm_output[3]);
  assign mux_702_nl = MUX_s_1_2_2(nand_45_nl, mux_700_nl, fsm_output[6]);
  assign GEMM_3D_FLOAT_LOOP_4_1_l_mux1h_4_nl = MUX1HOT_v_3_4_2(QUANTIZE_ACTIVATION_LOOP_3_jo_2_0_sva_3,
      LINEAR_FORWARD_NO_MUL_LOOP_3_2_ko_2_0_sva_1_mx0w2, ({reg_CACHE_UPDATE_LOOP_2_1_j_2_0_ftd
      , reg_CACHE_UPDATE_LOOP_2_1_j_2_0_ftd_1}), GEMM_3D_FLOAT_LOOP_4_1_l_2_0_sva,
      {mux_680_nl , and_dcpl_246 , and_dcpl_354 , (~ mux_702_nl)});
  assign nor_431_nl = ~((~ (fsm_output[2])) | (fsm_output[6]) | (~ (fsm_output[8]))
      | (fsm_output[5]));
  assign nor_432_nl = ~((fsm_output[2]) | (fsm_output[6]) | (fsm_output[8]) | (~
      (fsm_output[5])));
  assign mux_686_nl = MUX_s_1_2_2(nor_431_nl, nor_432_nl, fsm_output[1]);
  assign nand_nl = ~((fsm_output[7]) & mux_686_nl);
  assign or_nl = (fsm_output[7]) | (~ (fsm_output[1])) | (~ (fsm_output[2])) | (~
      (fsm_output[6])) | (fsm_output[8]) | (fsm_output[5]);
  assign mux_687_nl = MUX_s_1_2_2(nand_nl, or_nl, fsm_output[3]);
  assign or_776_nl = (~ (fsm_output[1])) | (fsm_output[2]) | (~ (fsm_output[6]))
      | (~ (fsm_output[8])) | (fsm_output[5]);
  assign nand_200_nl = ~((fsm_output[2]) & (fsm_output[6]) & (~ (fsm_output[8]))
      & (fsm_output[5]));
  assign nor_433_nl = ~((fsm_output[8]) | (~ (fsm_output[5])));
  assign mux_683_nl = MUX_s_1_2_2(nor_433_nl, nor_434_cse, fsm_output[6]);
  assign nand_43_nl = ~((fsm_output[2]) & mux_683_nl);
  assign mux_684_nl = MUX_s_1_2_2(nand_200_nl, nand_43_nl, fsm_output[1]);
  assign mux_685_nl = MUX_s_1_2_2(or_776_nl, mux_684_nl, fsm_output[7]);
  assign or_1132_nl = (fsm_output[3]) | mux_685_nl;
  assign mux_688_nl = MUX_s_1_2_2(mux_687_nl, or_1132_nl, fsm_output[4]);
  assign nor_435_nl = ~((~ (fsm_output[1])) | (~ (fsm_output[2])) | (~ (fsm_output[6]))
      | (fsm_output[8]) | (fsm_output[5]));
  assign nor_436_nl = ~((fsm_output[1]) | (fsm_output[2]) | (fsm_output[6]) | (fsm_output[8])
      | (~ (fsm_output[5])));
  assign mux_681_nl = MUX_s_1_2_2(nor_435_nl, nor_436_nl, fsm_output[7]);
  assign nor_437_nl = ~((fsm_output[7]) | (~ (fsm_output[1])) | (fsm_output[2]) |
      (~ (fsm_output[6])) | (~ (fsm_output[8])) | (fsm_output[5]));
  assign mux_682_nl = MUX_s_1_2_2(mux_681_nl, nor_437_nl, fsm_output[3]);
  assign nand_240_nl = ~((fsm_output[4]) & mux_682_nl);
  assign mux_689_nl = MUX_s_1_2_2(mux_688_nl, nand_240_nl, fsm_output[0]);
  assign nl_SF_LOOP_3_acc_90_nl = conv_u2u_1_2(SF_LOOP_3_acc_5_psp_sva[20]) + conv_u2u_1_2(SF_LOOP_3_acc_5_psp_sva[21]);
  assign SF_LOOP_3_acc_90_nl = nl_SF_LOOP_3_acc_90_nl[1:0];
  assign nl_SF_LOOP_3_acc_92_nl = conv_u2u_3_4(signext_3_1(SF_LOOP_3_acc_5_psp_sva[20]))
      + conv_u2u_3_4({(SF_LOOP_3_acc_5_psp_sva[21]) , 1'b0 , (SF_LOOP_3_acc_5_psp_sva[21])});
  assign SF_LOOP_3_acc_92_nl = nl_SF_LOOP_3_acc_92_nl[3:0];
  assign APPLY_ROTARY_POS_EMB_LOOP_6_mux_29_nl = MUX_v_4_2_2(reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_2,
      4'b0110, and_1258_cse);
  assign APPLY_ROTARY_POS_EMB_LOOP_6_APPLY_ROTARY_POS_EMB_LOOP_6_or_2_nl = reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_3
      | and_1258_cse;
  assign APPLY_ROTARY_POS_EMB_LOOP_6_mux_30_nl = MUX_v_3_2_2(reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_4,
      3'b001, and_1258_cse);
  assign APPLY_ROTARY_POS_EMB_LOOP_6_mux_31_nl = MUX_v_9_2_2(reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_5,
      9'b010111001, and_1258_cse);
  assign not_2463_nl = ~ and_1258_cse;
  assign APPLY_ROTARY_POS_EMB_LOOP_6_APPLY_ROTARY_POS_EMB_LOOP_6_and_8_nl = MUX_v_38_2_2(38'b00000000000000000000000000000000000000,
      (INIT_2D_MEM_LOOP_2_2_asn_psp[39:2]), not_2463_nl);
  assign APPLY_ROTARY_POS_EMB_LOOP_6_mux_32_nl = MUX_v_2_2_2((INIT_2D_MEM_LOOP_2_2_asn_psp[1:0]),
      (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[7:6]), and_1258_cse);
  assign nl_APPLY_ROTARY_POS_EMB_LOOP_6_mul_4_itm  = $signed(({APPLY_ROTARY_POS_EMB_LOOP_6_mux_29_nl
      , APPLY_ROTARY_POS_EMB_LOOP_6_APPLY_ROTARY_POS_EMB_LOOP_6_or_2_nl , APPLY_ROTARY_POS_EMB_LOOP_6_mux_30_nl
      , APPLY_ROTARY_POS_EMB_LOOP_6_mux_31_nl})) * $signed(({APPLY_ROTARY_POS_EMB_LOOP_6_APPLY_ROTARY_POS_EMB_LOOP_6_and_8_nl
      , APPLY_ROTARY_POS_EMB_LOOP_6_mux_32_nl}));
  assign nl_SF_LOOP_3_acc_15_itm  = conv_u2s_18_19(z_out_23) + conv_s2s_18_19(z_out);
  assign nl_SF_LOOP_3_acc_16_itm  = conv_u2s_18_19(z_out_23) + conv_s2s_18_19(z_out);
  assign nl_SF_LOOP_3_acc_99_nl = conv_u2u_7_8({SF_LOOP_3_mul_12_itm_16_15 , 2'b00
      , SF_LOOP_3_mul_12_itm_12_9_slc}) + conv_u2u_7_8(SF_LOOP_3_mul_15_itm_16_10);
  assign SF_LOOP_3_acc_99_nl = nl_SF_LOOP_3_acc_99_nl[7:0];
  assign nl_SF_LOOP_3_acc_100_nl = conv_u2u_7_8({(SF_LOOP_3_mul_19_itm_9_4[2:1])
      , 1'b0 , SF_LOOP_3_mul_12_itm_3_0}) + conv_u2u_7_8(SF_LOOP_3_mul_15_itm_6_0);
  assign SF_LOOP_3_acc_100_nl = nl_SF_LOOP_3_acc_100_nl[7:0];
  assign nl_SF_LOOP_3_acc_21_nl = conv_s2s_18_20({SF_LOOP_3_acc_11_itm_17_15 , 1'b0
      , SF_LOOP_3_acc_11_itm_13_0}) + conv_u2s_18_20({SF_LOOP_3_acc_99_nl , (SF_LOOP_3_mul_19_itm_9_4[5])
      , 1'b0 , SF_LOOP_3_acc_100_nl});
  assign SF_LOOP_3_acc_21_nl = nl_SF_LOOP_3_acc_21_nl[19:0];
  assign nl_SF_LOOP_3_acc_27_nl = SF_LOOP_3_acc_21_nl + conv_s2s_19_20({SF_LOOP_3_acc_96_psp
      , 1'b0 , RESHAPE_2D_TO_3D_LOOP_3_2_mux_3_itm_2_0 , (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[18])
      , (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[18]) , APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva_1_1_0});
  assign SF_LOOP_3_acc_27_nl = nl_SF_LOOP_3_acc_27_nl[19:0];
  assign nl_SF_LOOP_3_acc_30_psp  = SF_LOOP_3_acc_27_nl + ({SF_LOOP_3_acc_26_itm_19_9
      , SF_LOOP_3_acc_26_itm_8_0});
  assign nl_SF_LOOP_3_acc_38_nl = conv_u2u_5_6({(reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[7:5])
      , (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[7:6])}) + conv_u2u_1_6(SF_LOOP_3_acc_5_psp_sva[17])
      + conv_u2u_4_6({(~ (SF_LOOP_3_acc_5_psp_sva[21])) , 2'b11 , (~ (SF_LOOP_3_acc_5_psp_sva[21]))})
      + conv_u2u_1_6(reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[5]) + conv_u2u_3_6({(SF_LOOP_3_acc_5_psp_sva[20])
      , (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[4:3])}) + conv_u2u_2_6(SF_LOOP_3_acc_5_psp_sva[19:18])
      + 6'b000001;
  assign SF_LOOP_3_acc_38_nl = nl_SF_LOOP_3_acc_38_nl[5:0];
  assign nl_SF_LOOP_3_acc_39_itm  = conv_u2s_6_7(SF_LOOP_3_acc_38_nl) + conv_s2s_6_7({5'b10111
      , (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[2])}) + conv_u2s_1_7(SF_LOOP_3_acc_5_psp_sva[20]);
  assign nl_SF_LOOP_3_acc_93_psp  = conv_u2u_3_4({(SF_LOOP_3_acc_5_psp_sva[20]) ,
      1'b0 , (SF_LOOP_3_acc_5_psp_sva[20])}) + conv_u2u_3_4(signext_3_1(SF_LOOP_3_acc_5_psp_sva[21]));
  assign nl_SF_LOOP_3_acc_40_itm  = conv_u2s_10_11(SF_LOOP_3_mul_7_itm) + conv_s2s_7_11(SF_LOOP_3_acc_39_itm)
      + conv_u2s_1_11(SF_LOOP_3_acc_6_psp_sva_1[17]);
  assign nl_SF_LOOP_3_acc_35_itm  = conv_s2s_17_18({(SF_LOOP_3_acc_6_psp_sva_1[18])
      , 1'b0 , (signext_3_1(SF_LOOP_3_acc_6_psp_sva_1[18])) , 1'b0 , (signext_2_1(SF_LOOP_3_acc_6_psp_sva_1[18]))
      , 1'b0 , (signext_2_1(SF_LOOP_3_acc_6_psp_sva_1[18])) , 2'b00 , (signext_4_1(SF_LOOP_3_acc_6_psp_sva_1[18]))})
      + conv_u2s_17_18(SF_LOOP_3_acc_6_psp_sva_1[16:0]);
  assign SF_LOOP_3_and_1_nl = reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd & (~ (SF_LOOP_3_acc_7_psp_sva_1[17]))
      & ((SF_LOOP_3_acc_7_psp_sva_1[16:0]!=17'b00000000000000000));
  assign nl_SF_LOOP_3_acc_95_nl = conv_u2u_3_4(signext_3_1(reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[17]))
      + conv_u2u_2_4(signext_2_1(reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[16])) + conv_u2u_1_4(SF_LOOP_3_and_1_nl);
  assign SF_LOOP_3_acc_95_nl = nl_SF_LOOP_3_acc_95_nl[3:0];
  assign nl_SF_LOOP_3_acc_41_nl = conv_s2s_11_13(SF_LOOP_3_acc_40_itm) + conv_u2s_11_13({SF_LOOP_3_mul_itm_10_9
      , 1'b0 , SF_LOOP_3_mul_itm_7_0}) + conv_u2s_1_13(~ (SF_LOOP_3_acc_6_psp_sva_18_17[1]));
  assign SF_LOOP_3_acc_41_nl = nl_SF_LOOP_3_acc_41_nl[12:0];
  assign SF_LOOP_3_SF_LOOP_3_nand_nl = ~((SF_LOOP_3_acc_7_psp_sva_1[17]) & (~ reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd));
  assign nl_SF_LOOP_3_acc_42_nl = conv_s2s_13_15(SF_LOOP_3_acc_41_nl) + conv_u2s_13_15({SF_LOOP_3_mul_1_itm_12_11
      , 1'b0 , SF_LOOP_3_mul_1_itm_9_0}) + conv_u2s_1_15(SF_LOOP_3_SF_LOOP_3_nand_nl);
  assign SF_LOOP_3_acc_42_nl = nl_SF_LOOP_3_acc_42_nl[14:0];
  assign nl_SF_LOOP_3_acc_44_nl = conv_u2s_15_17({(reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[17:16])
      , 1'b0 , (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[17:16]) , z_out_7 , (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[16])
      , SF_LOOP_3_acc_95_nl}) + conv_s2s_15_17(SF_LOOP_3_acc_42_nl);
  assign SF_LOOP_3_acc_44_nl = nl_SF_LOOP_3_acc_44_nl[16:0];
  assign nl_SF_LOOP_3_acc_46_itm  = conv_u2s_17_19({(reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[19:18])
      , 1'b0 , (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[19:18]) , reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_2_1
      , reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_0 , reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_1
      , (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[18]) , APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva})
      + conv_s2s_17_19(SF_LOOP_3_acc_44_nl);
  assign nl_SF_LOOP_3_acc_47_nl = conv_s2s_19_21(SF_LOOP_3_acc_46_itm) + conv_u2s_19_21({SF_LOOP_3_mul_2_itm_18_17
      , 1'b0 , SF_LOOP_3_mul_2_itm_15_0});
  assign SF_LOOP_3_acc_47_nl = nl_SF_LOOP_3_acc_47_nl[20:0];
  assign nl_SF_LOOP_3_acc_48_nl = conv_s2s_21_22(SF_LOOP_3_acc_47_nl) + conv_u2s_20_22({(reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[22])
      , 2'b00 , (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[22]) , 2'b00 , (signext_4_1(reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[22]))
      , 2'b00 , (signext_2_1(reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[22])) , 1'b0
      , (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[22]) , 1'b0 , (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[22])
      , 1'b0 , (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[22])});
  assign SF_LOOP_3_acc_48_nl = nl_SF_LOOP_3_acc_48_nl[21:0];
  assign nl_SF_LOOP_3_acc_49_nl = conv_s2s_22_24(SF_LOOP_3_acc_48_nl) + conv_u2s_22_24({SF_LOOP_3_mul_3_itm_21_20
      , 1'b0 , SF_LOOP_3_mul_3_itm_18_3 , 1'b0 , SF_LOOP_3_mul_3_itm_1_0});
  assign SF_LOOP_3_acc_49_nl = nl_SF_LOOP_3_acc_49_nl[23:0];
  assign nl_SF_LOOP_3_acc_50_itm  = conv_s2s_24_26(SF_LOOP_3_acc_49_nl) + conv_u2s_24_26({SF_LOOP_3_mul_4_itm_23_22
      , 1'b0 , SF_LOOP_3_mul_4_itm_20_5 , 1'b0 , SF_LOOP_3_mul_4_itm_3_0});
  assign nl_SF_LOOP_3_acc_52_nl = conv_u2s_26_28({(reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[28:27])
      , 1'b0 , (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[28:27]) , APPLY_ROTARY_POS_EMB_LOOP_3_acc_37_cse_sva
      , (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[27]) , APPLY_ROTARY_POS_EMB_LOOP_1_i_3_0_sva_2_0
      , (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[27]) , (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[28:27])
      , (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[28:27]) , 1'b0 , (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[28:27])
      , APPLY_ROTARY_POS_EMB_LOOP_6_acc_29_psp_4}) + conv_s2s_26_28(SF_LOOP_3_acc_50_itm);
  assign SF_LOOP_3_acc_52_nl = nl_SF_LOOP_3_acc_52_nl[27:0];
  assign nl_SF_LOOP_3_acc_53_nl = conv_s2s_28_29(SF_LOOP_3_acc_52_nl) + conv_u2s_27_29({(reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[29])
      , 2'b00 , (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[29]) , 2'b00 , (signext_4_1(reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[29]))
      , 2'b00 , (signext_2_1(reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[29])) , 1'b0
      , (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[29]) , 1'b0 , (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[29])
      , 2'b00 , (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[29]) , 2'b00 , (signext_2_1(reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[29]))
      , 1'b0 , (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[29])});
  assign SF_LOOP_3_acc_53_nl = nl_SF_LOOP_3_acc_53_nl[28:0];
  assign nl_SF_LOOP_3_acc_54_itm  = conv_u2s_31_32(SF_LOOP_3_mul_6_itm) + conv_s2s_29_32(SF_LOOP_3_acc_53_nl);
  assign nl_SF_LOOP_3_acc_55_nl = conv_s2s_32_34(SF_LOOP_3_acc_54_itm) + conv_u2s_32_34({SF_LOOP_3_mul_5_itm_31_30
      , 1'b0 , SF_LOOP_3_mul_5_itm_28_13 , 1'b0 , SF_LOOP_3_mul_5_itm_11_0});
  assign SF_LOOP_3_acc_55_nl = nl_SF_LOOP_3_acc_55_nl[33:0];
  assign nl_SF_LOOP_3_acc_57_nl = conv_u2s_34_36({(reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[36:35])
      , 1'b0 , (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[36:35]) , reg_APPLY_ROTARY_POS_EMB_LOOP_3_acc_36_ftd
      , reg_APPLY_ROTARY_POS_EMB_LOOP_3_acc_36_1_ftd , reg_APPLY_ROTARY_POS_EMB_LOOP_3_acc_36_1_ftd_1
      , (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[35]) , CACHE_UPDATE_LOOP_3_qif_acc_3_psp
      , (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[35]) , (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[36:35])
      , (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[36:35]) , 1'b0 , (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[36:35])
      , INIT_2D_MEM_LOOP_2_2_acc_itm , (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[35])
      , CACHE_UPDATE_LOOP_3_k_5_0_sva_1_1_0}) + conv_s2s_34_36(SF_LOOP_3_acc_55_nl);
  assign SF_LOOP_3_acc_57_nl = nl_SF_LOOP_3_acc_57_nl[35:0];
  assign nl_SF_LOOP_3_acc_58_itm  = conv_s2s_36_38(SF_LOOP_3_acc_57_nl) + conv_u2s_36_38({SF_LOOP_3_mul_sdt_sva_35_34
      , 1'b0 , SF_LOOP_3_mul_sdt_sva_32_17 , 1'b0 , SF_LOOP_3_mul_sdt_sva_15_0});
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_25_nl = conv_s2s_3_4(z_out_9)
      + conv_s2s_2_4(z_out_19[5:4]) + conv_u2s_1_4(z_out_19[1]);
  assign operator_40_24_true_AC_TRN_AC_WRAP_2_acc_25_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_25_nl[3:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_27_nl = conv_u2s_5_6({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[13])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[13]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[13])})
      + conv_s2s_4_6(operator_40_24_true_AC_TRN_AC_WRAP_2_acc_25_nl) + conv_u2s_1_6(z_out_19[3]);
  assign operator_40_24_true_AC_TRN_AC_WRAP_2_acc_27_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_27_nl[5:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_29_itm  = conv_u2s_7_8({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[15])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[15]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[15])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[15])}) + conv_s2s_6_8(operator_40_24_true_AC_TRN_AC_WRAP_2_acc_27_nl)
      + conv_u2s_1_8(~ (operator_40_24_true_AC_TRN_AC_WRAP_2_acc_3_psp_sva_1[2]));
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_28_nl = conv_s2s_6_8(z_out_10)
      + conv_u2s_6_8({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[14]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[12])
      , 1'b0 , (signext_2_1(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[38]))}) + conv_u2s_1_8(operator_40_24_true_AC_TRN_AC_WRAP_2_acc_3_psp_sva_1[1]);
  assign operator_40_24_true_AC_TRN_AC_WRAP_2_acc_28_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_28_nl[7:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_30_itm  = conv_s2s_8_9(operator_40_24_true_AC_TRN_AC_WRAP_2_acc_28_nl)
      + conv_u2s_8_9({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[16]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[16])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[16]) , 1'b0 , (signext_2_1(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[12]))})
      + conv_u2s_1_9(operator_40_24_true_AC_TRN_AC_WRAP_operator_40_24_true_AC_TRN_AC_WRAP_nand_cse);
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_31_nl = conv_u2s_9_10({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[17])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[17]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[17])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[17]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[17])})
      + conv_s2s_8_10(operator_40_24_true_AC_TRN_AC_WRAP_2_acc_29_itm) + conv_u2s_1_10(operator_40_24_true_AC_TRN_AC_WRAP_and_1_itm);
  assign operator_40_24_true_AC_TRN_AC_WRAP_2_acc_31_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_31_nl[9:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_33_nl = conv_u2s_11_12({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[19])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[19]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[19])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[19]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[19])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[19])}) + conv_s2s_10_12(operator_40_24_true_AC_TRN_AC_WRAP_2_acc_31_nl);
  assign operator_40_24_true_AC_TRN_AC_WRAP_2_acc_33_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_33_nl[11:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_35_nl = conv_u2s_13_14({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[21])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[21]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[21])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[21]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[21])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[21]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[21])})
      + conv_s2s_12_14(operator_40_24_true_AC_TRN_AC_WRAP_2_acc_33_nl);
  assign operator_40_24_true_AC_TRN_AC_WRAP_2_acc_35_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_35_nl[13:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_37_itm  = conv_u2s_15_16({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[23])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[23]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[23])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[23]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[23])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[23]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[23])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[23])}) + conv_s2s_14_16(operator_40_24_true_AC_TRN_AC_WRAP_2_acc_35_nl);
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_32_nl = conv_u2s_10_11({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[18])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[18]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[18])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[18]) , 1'b0 , (signext_2_1(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[14]))})
      + conv_s2s_9_11(operator_40_24_true_AC_TRN_AC_WRAP_2_acc_30_itm);
  assign operator_40_24_true_AC_TRN_AC_WRAP_2_acc_32_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_32_nl[10:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_34_nl = conv_u2s_12_13({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[20])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[20]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[20])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[20]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[20])
      , 1'b0 , (signext_2_1(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[16]))}) + conv_s2s_11_13(operator_40_24_true_AC_TRN_AC_WRAP_2_acc_32_nl);
  assign operator_40_24_true_AC_TRN_AC_WRAP_2_acc_34_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_34_nl[12:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_36_nl = conv_u2s_14_15({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[22])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[22]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[22])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[22]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[22])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[22]) , 1'b0 , (signext_2_1(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[18]))})
      + conv_s2s_13_15(operator_40_24_true_AC_TRN_AC_WRAP_2_acc_34_nl);
  assign operator_40_24_true_AC_TRN_AC_WRAP_2_acc_36_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_36_nl[14:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_38_itm  = conv_u2s_16_17({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[24])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[24]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[24])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[24]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[24])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[24]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[24])
      , 1'b0 , (signext_2_1(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[20]))}) + conv_s2s_15_17(operator_40_24_true_AC_TRN_AC_WRAP_2_acc_36_nl);
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_39_nl = conv_u2s_17_18({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[25])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[25]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[25])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[25]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[25])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[25]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[25])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[25]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[25])})
      + conv_s2s_16_18(operator_40_24_true_AC_TRN_AC_WRAP_2_acc_37_itm);
  assign operator_40_24_true_AC_TRN_AC_WRAP_2_acc_39_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_39_nl[17:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_41_nl = conv_u2s_19_20({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[27])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[27]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[27])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[27]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[27])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[27]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[27])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[27]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[27])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[27])}) + conv_s2s_18_20(operator_40_24_true_AC_TRN_AC_WRAP_2_acc_39_nl);
  assign operator_40_24_true_AC_TRN_AC_WRAP_2_acc_41_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_41_nl[19:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_43_nl = conv_u2s_21_22({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[29])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[29]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[29])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[29]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[29])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[29]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[29])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[29]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[29])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[29]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[29])})
      + conv_s2s_20_22(operator_40_24_true_AC_TRN_AC_WRAP_2_acc_41_nl);
  assign operator_40_24_true_AC_TRN_AC_WRAP_2_acc_43_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_43_nl[21:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_45_itm  = conv_u2s_23_24({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[31])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[31]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[31])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[31]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[31])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[31]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[31])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[31]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[31])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[31]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[31])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[31])}) + conv_s2s_22_24(operator_40_24_true_AC_TRN_AC_WRAP_2_acc_43_nl);
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_40_nl = conv_u2s_18_19({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[26])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[26]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[26])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[26]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[26])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[26]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[26])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[26]) , 1'b0 , (signext_2_1(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[22]))})
      + conv_s2s_17_19(operator_40_24_true_AC_TRN_AC_WRAP_2_acc_38_itm);
  assign operator_40_24_true_AC_TRN_AC_WRAP_2_acc_40_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_40_nl[18:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_42_nl = conv_u2s_20_21({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[28])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[28]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[28])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[28]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[28])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[28]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[28])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[28]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[28])
      , 1'b0 , (signext_2_1(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[24]))}) + conv_s2s_19_21(operator_40_24_true_AC_TRN_AC_WRAP_2_acc_40_nl);
  assign operator_40_24_true_AC_TRN_AC_WRAP_2_acc_42_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_42_nl[20:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_44_nl = conv_u2s_22_23({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[30])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[30]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[30])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[30]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[30])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[30]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[30])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[30]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[30])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[30]) , 1'b0 , (signext_2_1(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[26]))})
      + conv_s2s_21_23(operator_40_24_true_AC_TRN_AC_WRAP_2_acc_42_nl);
  assign operator_40_24_true_AC_TRN_AC_WRAP_2_acc_44_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_44_nl[22:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_46_itm  = conv_u2s_24_25({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[32])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[32]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[32])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[32]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[32])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[32]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[32])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[32]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[32])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[32]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[32])
      , 1'b0 , (signext_2_1(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[28]))}) + conv_s2s_23_25(operator_40_24_true_AC_TRN_AC_WRAP_2_acc_44_nl);
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_48_nl = conv_u2s_26_27({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[34])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[34]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[34])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[34]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[34])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[34]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[34])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[34]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[34])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[34]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[34])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[34]) , 1'b0 , (signext_2_1(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[30]))})
      + conv_s2s_25_27(operator_40_24_true_AC_TRN_AC_WRAP_2_acc_46_itm);
  assign operator_40_24_true_AC_TRN_AC_WRAP_2_acc_48_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_48_nl[26:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_50_nl = conv_u2s_28_29({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[36])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[36]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[36])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[36]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[36])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[36]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[36])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[36]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[36])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[36]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[36])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[36]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[36])
      , 1'b0 , (signext_2_1(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[32]))}) + conv_s2s_27_29(operator_40_24_true_AC_TRN_AC_WRAP_2_acc_48_nl);
  assign operator_40_24_true_AC_TRN_AC_WRAP_2_acc_50_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_50_nl[28:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_52_itm  = conv_u2s_30_31({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[38])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[38]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[38])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[38]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[38])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[38]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[38])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[38]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[38])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[38]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[38])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[38]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[38])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[38]) , 1'b0 , (signext_2_1(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[34]))})
      + conv_s2s_29_31(operator_40_24_true_AC_TRN_AC_WRAP_2_acc_50_nl);
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_47_nl = conv_u2s_25_26({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[33])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[33]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[33])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[33]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[33])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[33]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[33])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[33]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[33])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[33]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[33])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[33]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[33])})
      + conv_s2s_24_26(operator_40_24_true_AC_TRN_AC_WRAP_2_acc_45_itm);
  assign operator_40_24_true_AC_TRN_AC_WRAP_2_acc_47_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_47_nl[25:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_49_nl = conv_u2s_27_28({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[35])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[35]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[35])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[35]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[35])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[35]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[35])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[35]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[35])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[35]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[35])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[35]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[35])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[35])}) + conv_s2s_26_28(operator_40_24_true_AC_TRN_AC_WRAP_2_acc_47_nl);
  assign operator_40_24_true_AC_TRN_AC_WRAP_2_acc_49_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_49_nl[27:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_2_acc_51_itm  = conv_u2s_29_30({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[37])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[37]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[37])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[37]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[37])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[37]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[37])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[37]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[37])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[37]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[37])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[37]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[37])
      , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[37]) , 1'b0 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[37])})
      + conv_s2s_28_30(operator_40_24_true_AC_TRN_AC_WRAP_2_acc_49_nl);
  assign rms_norm_384_variance_or_nl = (and_dcpl_104 & and_dcpl_214) | (and_dcpl_210
      & and_dcpl_214);
  assign and_365_nl = and_dcpl_115 & and_dcpl_192;
  assign and_366_nl = and_dcpl_289 & and_dcpl_100;
  assign and_375_nl = and_dcpl_212 & and_dcpl_157;
  assign rms_norm_384_variance_mux1h_nl = MUX1HOT_v_40_9_2(z_out_20, rms_norm_384_div_cmp_z_oreg,
      input_rsci_q_d, attention_5_1_384_384_8_48_q_proj_re_rsci_q_d, apply_rotary_pos_emb_1_8_48_rotated_k_rsci_q_d,
      attention_5_1_384_384_8_48_attn_weights_rsci_q_d, softmax_1_8_6_sum_sva_1,
      attention_5_1_384_384_8_48_attn_output_rsci_q_d, (SOFTMAX_LOOP_5_SOFTMAX_LOOP_5_div_1_cmp_z[39:0]),
      {rms_norm_384_variance_or_nl , and_365_nl , and_366_nl , and_dcpl_350 , and_dcpl_351
      , and_dcpl_352 , and_dcpl_354 , and_dcpl_355 , and_375_nl});
  assign or_1096_nl = (fsm_output[0]) | (fsm_output[2]) | (fsm_output[5]) | (fsm_output[3])
      | (fsm_output[7]) | (fsm_output[4]) | (fsm_output[6]);
  assign or_1097_nl = (~ (fsm_output[2])) | (fsm_output[5]) | (fsm_output[3]) | (~
      and_dcpl_162);
  assign nand_174_nl = ~((fsm_output[7:2]==6'b111111));
  assign mux_436_nl = MUX_s_1_2_2(or_1097_nl, nand_174_nl, fsm_output[0]);
  assign mux_437_nl = MUX_s_1_2_2(or_1096_nl, mux_436_nl, fsm_output[1]);
  assign GEMM_3D_FLOAT_LOOP_4_1_or_nl = mux_437_nl | (fsm_output[8]);
  assign mux_429_nl = MUX_s_1_2_2((~ (fsm_output[8])), (fsm_output[8]), fsm_output[7]);
  assign or_478_nl = (fsm_output[5]) | mux_429_nl;
  assign mux_430_nl = MUX_s_1_2_2(or_478_nl, or_tmp_353, fsm_output[6]);
  assign mux_431_nl = MUX_s_1_2_2(mux_430_nl, mux_tmp_416, fsm_output[2]);
  assign mux_432_nl = MUX_s_1_2_2(mux_431_nl, mux_tmp_418, fsm_output[0]);
  assign mux_433_nl = MUX_s_1_2_2(mux_432_nl, mux_tmp_414, fsm_output[4]);
  assign mux_426_nl = MUX_s_1_2_2(mux_tmp_416, mux_tmp_409, fsm_output[2]);
  assign mux_427_nl = MUX_s_1_2_2(mux_426_nl, mux_tmp_410, fsm_output[0]);
  assign mux_424_nl = MUX_s_1_2_2(mux_tmp_422, mux_tmp_402, fsm_output[2]);
  assign mux_423_nl = MUX_s_1_2_2(mux_tmp_422, mux_tmp_405, fsm_output[2]);
  assign mux_425_nl = MUX_s_1_2_2(mux_424_nl, mux_423_nl, fsm_output[0]);
  assign mux_428_nl = MUX_s_1_2_2(mux_427_nl, mux_425_nl, fsm_output[4]);
  assign mux_434_nl = MUX_s_1_2_2(mux_433_nl, mux_428_nl, fsm_output[3]);
  assign mux_417_nl = MUX_s_1_2_2(mux_tmp_409, mux_tmp_416, fsm_output[2]);
  assign mux_419_nl = MUX_s_1_2_2(mux_tmp_418, mux_417_nl, fsm_output[0]);
  assign or_474_nl = nor_342_cse | (fsm_output[8]);
  assign mux_412_nl = MUX_s_1_2_2(or_tmp_353, or_474_nl, fsm_output[6]);
  assign mux_413_nl = MUX_s_1_2_2(mux_tmp_409, mux_412_nl, fsm_output[2]);
  assign mux_415_nl = MUX_s_1_2_2(mux_tmp_414, mux_413_nl, fsm_output[0]);
  assign mux_420_nl = MUX_s_1_2_2(mux_419_nl, mux_415_nl, fsm_output[4]);
  assign mux_403_nl = MUX_s_1_2_2(mux_tmp_402, or_173_cse, fsm_output[2]);
  assign mux_406_nl = MUX_s_1_2_2(mux_tmp_405, mux_403_nl, fsm_output[0]);
  assign mux_411_nl = MUX_s_1_2_2(mux_tmp_410, mux_406_nl, fsm_output[4]);
  assign mux_421_nl = MUX_s_1_2_2(mux_420_nl, mux_411_nl, fsm_output[3]);
  assign mux_435_nl = MUX_s_1_2_2(mux_434_nl, mux_421_nl, fsm_output[1]);
  assign nl_SF_LOOP_3_acc_82_nl = conv_u2u_8_9(signext_8_7({(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[36])
      , 1'b0 , (attention_5_1_384_384_8_48_attn_weights_rsci_q_d[36]) , 1'b0 , (signext_3_1(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[36]))}))
      + conv_u2u_7_9(signext_7_6({(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[35])
      , 1'b0 , (attention_5_1_384_384_8_48_attn_weights_rsci_q_d[35]) , 1'b0 , (signext_2_1(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[35]))}));
  assign SF_LOOP_3_acc_82_nl = nl_SF_LOOP_3_acc_82_nl[8:0];
  assign INIT_2D_MEM_LOOP_2_2_or_4_nl = and_dcpl_343 | and_dcpl_290;
  assign or_1099_nl = (fsm_output[0]) | (~ (fsm_output[2])) | (fsm_output[5]) | (fsm_output[3])
      | (~ (fsm_output[8])) | (~ (fsm_output[7])) | (fsm_output[4]);
  assign or_1100_nl = (fsm_output[2]) | (~ (fsm_output[5])) | (fsm_output[3]) | mux_tmp_448;
  assign or_1101_nl = (~ (fsm_output[2])) | (~ (fsm_output[5])) | (~ (fsm_output[3]))
      | (fsm_output[8]) | (fsm_output[7]) | (~ (fsm_output[4]));
  assign mux_449_nl = MUX_s_1_2_2(or_1100_nl, or_1101_nl, fsm_output[0]);
  assign mux_450_nl = MUX_s_1_2_2(or_1099_nl, mux_449_nl, fsm_output[1]);
  assign nor_355_nl = ~(mux_450_nl | (fsm_output[6]));
  assign INIT_2D_MEM_LOOP_2_2_mux1h_15_nl = MUX1HOT_v_9_5_2(z_out_13, SF_LOOP_3_acc_26_itm_8_0,
      9'b101111111, TRANSPOSE_LAST_TWO_DIMS_LOOP_3_acc_17_sdt_mx0w5, SF_LOOP_3_acc_82_nl,
      {INIT_2D_MEM_LOOP_2_2_or_4_nl , nor_355_nl , and_dcpl_359 , and_dcpl_267 ,
      and_dcpl_360});
  assign or_1102_nl = (fsm_output[3]) | (fsm_output[2]) | (fsm_output[8]);
  assign nand_176_nl = ~((fsm_output[3]) & (fsm_output[2]) & (fsm_output[8]));
  assign mux_452_nl = MUX_s_1_2_2(or_1102_nl, nand_176_nl, fsm_output[5]);
  assign or_511_nl = (fsm_output[4]) | mux_452_nl;
  assign or_509_nl = (~ (fsm_output[4])) | (~ (fsm_output[5])) | (~ (fsm_output[3]))
      | (fsm_output[2]) | (fsm_output[8]);
  assign mux_453_nl = MUX_s_1_2_2(or_511_nl, or_509_nl, fsm_output[0]);
  assign or_1103_nl = (fsm_output[6]) | mux_453_nl;
  assign or_507_nl = (~ (fsm_output[2])) | (~ CACHE_UPDATE_LOOP_3_CACHE_UPDATE_LOOP_3_nor_itm)
      | (fsm_output[8]);
  assign mux_451_nl = MUX_s_1_2_2(or_507_nl, or_490_cse, fsm_output[3]);
  assign or_1104_nl = (~((fsm_output[6]) & (fsm_output[0]) & (fsm_output[4]) & (~
      (fsm_output[5])))) | mux_451_nl;
  assign mux_454_nl = MUX_s_1_2_2(or_1103_nl, or_1104_nl, fsm_output[1]);
  assign INIT_2D_MEM_LOOP_2_2_or_nl = mux_454_nl | (fsm_output[7]);
  assign nor_347_nl = ~((fsm_output[3]) | (fsm_output[8]) | (fsm_output[2]) | (~
      (fsm_output[1])));
  assign and_722_nl = (fsm_output[3]) & (fsm_output[8]) & (fsm_output[2]) & or_272_cse;
  assign mux_444_nl = MUX_s_1_2_2(nor_347_nl, and_722_nl, fsm_output[5]);
  assign mux_443_nl = MUX_s_1_2_2((~ (fsm_output[1])), or_272_cse, fsm_output[2]);
  assign nor_348_nl = ~((~ (fsm_output[5])) | (~ (fsm_output[3])) | (fsm_output[8])
      | mux_443_nl);
  assign mux_445_nl = MUX_s_1_2_2(mux_444_nl, nor_348_nl, fsm_output[4]);
  assign nor_349_nl = ~(CACHE_UPDATE_LOOP_3_CACHE_UPDATE_LOOP_3_nor_itm | (fsm_output[8])
      | (~ and_602_cse));
  assign mux_441_nl = MUX_s_1_2_2(nor_349_nl, or_490_cse, fsm_output[3]);
  assign or_493_nl = (fsm_output[5]) | mux_441_nl;
  assign mux_442_nl = MUX_s_1_2_2((fsm_output[5]), or_493_nl, fsm_output[4]);
  assign mux_446_nl = MUX_s_1_2_2(mux_445_nl, mux_442_nl, fsm_output[6]);
  assign or_487_nl = (fsm_output[2]) | and_706_cse;
  assign mux_439_nl = MUX_s_1_2_2(or_349_cse, or_487_nl, fsm_output[8]);
  assign nor_350_nl = ~((fsm_output[5:3]!=3'b000) | mux_439_nl);
  assign or_484_nl = (fsm_output[8]) | (~ and_602_cse);
  assign or_483_nl = (fsm_output[8]) | and_602_cse;
  assign mux_438_nl = MUX_s_1_2_2(or_484_nl, or_483_nl, fsm_output[3]);
  assign nor_351_nl = ~((fsm_output[5:4]!=2'b00) | mux_438_nl);
  assign mux_440_nl = MUX_s_1_2_2(nor_350_nl, nor_351_nl, fsm_output[6]);
  assign mux_447_nl = MUX_s_1_2_2(mux_446_nl, mux_440_nl, fsm_output[7]);
  assign for_for_j_or_nl = (and_dcpl_103 & ((fsm_output[8]) ^ (fsm_output[0])) &
      (~((fsm_output[3]) | (fsm_output[5]))) & nor_411_cse) | and_dcpl_368 | and_dcpl_290;
  assign or_534_nl = (fsm_output[4:2]!=3'b000) | (~(and_729_cse | (fsm_output[1])));
  assign nand_179_nl = ~((fsm_output[3]) & (fsm_output[2]) & (fsm_output[8]) & (fsm_output[1]));
  assign or_530_nl = (fsm_output[8]) | (~ and_706_cse);
  assign mux_468_nl = MUX_s_1_2_2(or_530_nl, or_529_cse, fsm_output[2]);
  assign mux_469_nl = MUX_s_1_2_2(or_531_cse, mux_468_nl, fsm_output[3]);
  assign mux_470_nl = MUX_s_1_2_2(nand_179_nl, mux_469_nl, fsm_output[4]);
  assign mux_471_nl = MUX_s_1_2_2(or_534_nl, mux_470_nl, fsm_output[5]);
  assign or_528_nl = (~ (fsm_output[2])) | CACHE_UPDATE_LOOP_3_CACHE_UPDATE_LOOP_3_nor_itm
      | (fsm_output[8]) | (~ and_706_cse);
  assign mux_466_nl = MUX_s_1_2_2(or_528_nl, (fsm_output[8]), fsm_output[3]);
  assign nand_23_nl = ~((fsm_output[4]) & (~ mux_466_nl));
  assign mux_467_nl = MUX_s_1_2_2(nand_23_nl, (fsm_output[8]), fsm_output[5]);
  assign mux_472_nl = MUX_s_1_2_2(mux_471_nl, mux_467_nl, fsm_output[6]);
  assign or_525_nl = (fsm_output[4]) | (fsm_output[3]) | (fsm_output[2]) | (fsm_output[8])
      | (fsm_output[0]) | (fsm_output[1]);
  assign mux_465_nl = MUX_s_1_2_2((fsm_output[8]), or_525_nl, fsm_output[5]);
  assign or_526_nl = (fsm_output[6]) | mux_465_nl;
  assign mux_473_nl = MUX_s_1_2_2(mux_472_nl, or_526_nl, fsm_output[7]);
  assign for_for_j_mux1h_nl = MUX1HOT_v_9_4_2(z_out_14, reg_operator_40_24_true_AC_TRN_AC_WRAP_1_slc_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z_17_0_1_ftd_1,
      9'b101111111, RMS_NORM_LOOP_2_2_dfr_sva_8_0, {for_for_j_or_nl , (~ mux_473_nl)
      , and_dcpl_359 , and_dcpl_369});
  assign or_524_nl = (fsm_output[4:2]!=3'b000) | nor_360_cse;
  assign nand_178_nl = ~((fsm_output[3:2]==2'b11) & or_272_cse & (fsm_output[8]));
  assign mux_459_nl = MUX_s_1_2_2(or_518_cse, or_529_cse, fsm_output[2]);
  assign mux_460_nl = MUX_s_1_2_2(or_531_cse, mux_459_nl, fsm_output[3]);
  assign mux_461_nl = MUX_s_1_2_2(nand_178_nl, mux_460_nl, fsm_output[4]);
  assign mux_462_nl = MUX_s_1_2_2(or_524_nl, mux_461_nl, fsm_output[5]);
  assign nor_362_nl = ~((~ (fsm_output[0])) | (fsm_output[8]));
  assign nor_363_nl = ~((CACHE_UPDATE_LOOP_3_CACHE_UPDATE_LOOP_3_nor_itm & (fsm_output[0]))
      | (fsm_output[8]));
  assign mux_456_nl = MUX_s_1_2_2(nor_362_nl, nor_363_nl, fsm_output[1]);
  assign nand_21_nl = ~((fsm_output[2]) & mux_456_nl);
  assign mux_457_nl = MUX_s_1_2_2(nand_21_nl, (fsm_output[8]), fsm_output[3]);
  assign nand_22_nl = ~((fsm_output[4]) & (~ mux_457_nl));
  assign mux_458_nl = MUX_s_1_2_2(nand_22_nl, (fsm_output[8]), fsm_output[5]);
  assign mux_463_nl = MUX_s_1_2_2(mux_462_nl, mux_458_nl, fsm_output[6]);
  assign or_513_nl = (fsm_output[4]) | (fsm_output[3]) | (fsm_output[2]) | (fsm_output[0])
      | (fsm_output[8]);
  assign mux_455_nl = MUX_s_1_2_2((fsm_output[8]), or_513_nl, fsm_output[5]);
  assign or_514_nl = (fsm_output[6]) | mux_455_nl;
  assign mux_464_nl = MUX_s_1_2_2(mux_463_nl, or_514_nl, fsm_output[7]);
  assign INIT_2D_MEM_LOOP_2_not_1_nl = ~ mux_464_nl;
  assign for_for_j_and_nl = MUX_v_9_2_2(9'b000000000, for_for_j_mux1h_nl, INIT_2D_MEM_LOOP_2_not_1_nl);
  assign or_547_nl = and_731_cse | (fsm_output[6]);
  assign mux_490_nl = MUX_s_1_2_2(or_547_nl, or_722_cse, fsm_output[4]);
  assign mux_488_nl = MUX_s_1_2_2(or_722_cse, mux_tmp_482, or_272_cse);
  assign mux_489_nl = MUX_s_1_2_2(or_722_cse, mux_488_nl, fsm_output[4]);
  assign mux_491_nl = MUX_s_1_2_2(mux_490_nl, mux_489_nl, fsm_output[2]);
  assign mux_487_nl = MUX_s_1_2_2(or_722_cse, mux_tmp_482, fsm_output[4]);
  assign mux_492_nl = MUX_s_1_2_2(mux_491_nl, mux_487_nl, fsm_output[3]);
  assign mux_483_nl = MUX_s_1_2_2(mux_tmp_482, or_tmp_225, fsm_output[0]);
  assign mux_481_nl = MUX_s_1_2_2(or_tmp_422, or_tmp_225, fsm_output[1]);
  assign mux_484_nl = MUX_s_1_2_2(mux_483_nl, mux_481_nl, fsm_output[4]);
  assign mux_485_nl = MUX_s_1_2_2(mux_484_nl, or_tmp_225, fsm_output[2]);
  assign mux_479_nl = MUX_s_1_2_2(or_tmp_225, or_tmp_350, and_732_cse);
  assign mux_477_nl = MUX_s_1_2_2(or_tmp_225, or_tmp_422, or_272_cse);
  assign mux_475_nl = MUX_s_1_2_2(or_tmp_350, or_577_cse, and_706_cse);
  assign mux_478_nl = MUX_s_1_2_2(mux_477_nl, mux_475_nl, fsm_output[4]);
  assign mux_480_nl = MUX_s_1_2_2(mux_479_nl, mux_478_nl, fsm_output[2]);
  assign mux_486_nl = MUX_s_1_2_2(mux_485_nl, mux_480_nl, fsm_output[3]);
  assign mux_493_nl = MUX_s_1_2_2(mux_492_nl, mux_486_nl, fsm_output[5]);
  assign for_for_for_for_nor_nl = ~(z_out_28_2 | RMS_NORM_LOOP_1_1_acc_3_itm_2_1);
  assign INIT_2D_MEM_LOOP_2_and_1_nl = (reg_operator_40_24_true_AC_TRN_AC_WRAP_1_slc_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z_17_0_1_ftd_1==9'b000000000)
      & INIT_2D_MEM_LOOP_2_3_INIT_2D_MEM_LOOP_2_3_nor_itm_1 & (INIT_2D_MEM_LOOP_2_2_acc_itm==9'b000000000);
  assign LINEAR_FORWARD_NO_MUL_LOOP_5_and_1_nl = (CACHE_UPDATE_LOOP_3_qif_acc_3_psp[2])
      & (APPLY_ROTARY_POS_EMB_LOOP_1_i_3_0_sva_2_0[2]) & (RESHAPE_2D_TO_3D_LOOP_3_2_mux_3_itm_2_0[2]);
  assign LINEAR_FORWARD_NO_MUL_LOOP_2_LINEAR_FORWARD_NO_MUL_LOOP_2_nor_nl = ~(RMS_NORM_LOOP_1_1_acc_3_itm_2_1
      | z_out_28_2 | z_out_29_2);
  assign CACHE_UPDATE_LOOP_3_CACHE_UPDATE_LOOP_3_nor_nl = ~(z_out_30_2 | z_out_28_2);
  assign and_410_nl = and_dcpl_386 & and_dcpl_384 & (~((fsm_output[1]) | (rms_norm_384_val_acc_psp_sva_1[31])));
  assign or_589_nl = (fsm_output[5]) | (~ nor_tmp_118);
  assign mux_532_nl = MUX_s_1_2_2(or_589_nl, or_tmp_463, fsm_output[2]);
  assign or_586_nl = (fsm_output[2]) | (~ (fsm_output[5])) | (fsm_output[3]) | (~
      (fsm_output[8])) | (fsm_output[4]);
  assign mux_533_nl = MUX_s_1_2_2(mux_532_nl, or_586_nl, fsm_output[0]);
  assign or_585_nl = (~ (fsm_output[0])) | (~ (fsm_output[2])) | (fsm_output[5])
      | (~ (fsm_output[3])) | (fsm_output[8]) | (~ (fsm_output[4]));
  assign mux_534_nl = MUX_s_1_2_2(mux_533_nl, or_585_nl, fsm_output[1]);
  assign compute_sqrt_for_i_or_1_nl = and_dcpl_396 | ((~ mux_534_nl) & and_dcpl_295);
  assign compute_sqrt_for_i_or_nl = and_dcpl_400 | and_dcpl_403 | and_dcpl_267 |
      and_dcpl_234 | and_dcpl_249 | and_dcpl_251;
  assign compute_sqrt_for_i_mux1h_nl = MUX1HOT_v_4_3_2((z_out_11_4_0[3:0]), z_out_31,
      z_out_8, {compute_sqrt_for_i_or_1_nl , compute_sqrt_for_i_or_nl , and_dcpl_246});
  assign or_1216_nl = (fsm_output[1]) | (~ (fsm_output[8])) | (~ (fsm_output[2]))
      | (~ (fsm_output[7])) | (fsm_output[6]);
  assign or_1217_nl = (~ (fsm_output[1])) | (fsm_output[8]) | (~ (fsm_output[2]))
      | (fsm_output[7]) | (~ (fsm_output[6]));
  assign mux_539_nl = MUX_s_1_2_2(or_1216_nl, or_1217_nl, fsm_output[3]);
  assign or_1218_nl = (fsm_output[3]) | (~ (fsm_output[1])) | (~ (fsm_output[8]))
      | (fsm_output[2]) | (fsm_output[7]) | (~ (fsm_output[6]));
  assign mux_540_nl = MUX_s_1_2_2(mux_539_nl, or_1218_nl, fsm_output[4]);
  assign or_601_nl = (fsm_output[8]) | (fsm_output[2]) | (fsm_output[7]) | (~ (fsm_output[6]));
  assign or_599_nl = (fsm_output[2]) | (~ (fsm_output[7])) | (fsm_output[6]);
  assign or_598_nl = (fsm_output[2]) | (fsm_output[7]) | (~ (fsm_output[6]));
  assign mux_537_nl = MUX_s_1_2_2(or_599_nl, or_598_nl, fsm_output[8]);
  assign mux_538_nl = MUX_s_1_2_2(or_601_nl, mux_537_nl, fsm_output[1]);
  assign or_1219_nl = (fsm_output[4:3]!=2'b00) | mux_538_nl;
  assign mux_541_nl = MUX_s_1_2_2(mux_540_nl, or_1219_nl, fsm_output[5]);
  assign or_594_nl = (~ (fsm_output[3])) | (fsm_output[1]) | (fsm_output[2]) | (fsm_output[7])
      | (fsm_output[6]);
  assign or_593_nl = (fsm_output[8]) | (~ (fsm_output[2])) | (fsm_output[7]) | (~
      (fsm_output[6]));
  assign or_591_nl = (~ (fsm_output[8])) | (fsm_output[2]) | (fsm_output[7]) | (~
      (fsm_output[6]));
  assign mux_535_nl = MUX_s_1_2_2(or_593_nl, or_591_nl, fsm_output[3]);
  assign mux_536_nl = MUX_s_1_2_2(or_594_nl, mux_535_nl, fsm_output[4]);
  assign or_1220_nl = (fsm_output[5]) | mux_536_nl;
  assign mux_542_nl = MUX_s_1_2_2(mux_541_nl, or_1220_nl, fsm_output[0]);
  assign mux_526_nl = MUX_s_1_2_2((fsm_output[7]), (~ or_tmp_449), fsm_output[8]);
  assign nand_27_nl = ~((fsm_output[6]) & mux_526_nl);
  assign mux_527_nl = MUX_s_1_2_2(nand_27_nl, or_tmp_454, fsm_output[1]);
  assign mux_525_nl = MUX_s_1_2_2(or_tmp_454, or_tmp_456, fsm_output[1]);
  assign mux_528_nl = MUX_s_1_2_2(mux_527_nl, mux_525_nl, fsm_output[0]);
  assign or_583_nl = (nand_181_cse & (fsm_output[6]) & (fsm_output[8])) | (fsm_output[7])
      | (fsm_output[5]);
  assign mux_529_nl = MUX_s_1_2_2(mux_528_nl, or_583_nl, fsm_output[4]);
  assign mux_523_nl = MUX_s_1_2_2(or_tmp_454, mux_tmp_514, and_706_cse);
  assign or_582_nl = (fsm_output[8:5]!=4'b0010);
  assign mux_522_nl = MUX_s_1_2_2(mux_tmp_509, or_582_nl, fsm_output[1]);
  assign mux_524_nl = MUX_s_1_2_2(mux_523_nl, mux_522_nl, fsm_output[4]);
  assign mux_530_nl = MUX_s_1_2_2(mux_529_nl, mux_524_nl, fsm_output[3]);
  assign mux_519_nl = MUX_s_1_2_2(or_tmp_456, or_tmp_454, fsm_output[1]);
  assign mux_518_nl = MUX_s_1_2_2(not_tmp_316, or_677_cse, or_577_cse);
  assign mux_520_nl = MUX_s_1_2_2(mux_519_nl, mux_518_nl, fsm_output[4]);
  assign mux_515_nl = MUX_s_1_2_2(mux_tmp_514, mux_tmp_512, fsm_output[1]);
  assign mux_513_nl = MUX_s_1_2_2(mux_tmp_512, mux_tmp_509, fsm_output[1]);
  assign mux_516_nl = MUX_s_1_2_2(mux_515_nl, mux_513_nl, fsm_output[0]);
  assign or_573_nl = (fsm_output[7:5]!=3'b010);
  assign mux_507_nl = MUX_s_1_2_2(or_573_nl, mux_tmp_505, fsm_output[1]);
  assign or_570_nl = (~ (fsm_output[7])) | (fsm_output[5]);
  assign mux_503_nl = MUX_s_1_2_2(or_570_nl, or_677_cse, fsm_output[8]);
  assign mux_504_nl = MUX_s_1_2_2(or_tmp_446, mux_503_nl, fsm_output[6]);
  assign mux_506_nl = MUX_s_1_2_2(mux_tmp_505, mux_504_nl, fsm_output[1]);
  assign mux_508_nl = MUX_s_1_2_2(mux_507_nl, mux_506_nl, fsm_output[0]);
  assign mux_517_nl = MUX_s_1_2_2(mux_516_nl, mux_508_nl, fsm_output[4]);
  assign mux_521_nl = MUX_s_1_2_2(mux_520_nl, mux_517_nl, fsm_output[3]);
  assign mux_531_nl = MUX_s_1_2_2(mux_530_nl, mux_521_nl, fsm_output[2]);
  assign operator_40_24_true_AC_TRN_AC_WRAP_mux_nl = MUX_s_1_2_2((compute_sqrt_for_acc_1_itm_40_1_1[39]),
      (compute_sqrt_1_for_acc_1_itm_40_1_1[39]), and_dcpl_154);
  assign operator_40_24_true_AC_TRN_AC_WRAP_and_2_nl = (~ and_dcpl_513) & and_dcpl_414;
  assign operator_40_24_true_AC_TRN_AC_WRAP_mux1h_1_nl = MUX1HOT_v_9_5_2((compute_sqrt_for_acc_1_itm_40_1_1[38:30]),
      reg_operator_40_24_true_AC_TRN_AC_WRAP_1_slc_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z_17_0_1_ftd_1,
      z_out_14, RMS_NORM_LOOP_2_2_dfr_sva_8_0, (compute_sqrt_1_for_acc_1_itm_40_1_1[38:30]),
      {and_dcpl_152 , RMS_NORM_LOOP_2_2_dfr_sva_mx0c3 , operator_40_24_true_AC_TRN_AC_WRAP_and_2_nl
      , and_dcpl_513 , and_dcpl_154});
  assign RMS_NORM_LOOP_2_2_not_5_nl = ~ RMS_NORM_LOOP_2_2_dfr_sva_mx0c0;
  assign operator_40_24_true_AC_TRN_AC_WRAP_and_1_nl = MUX_v_9_2_2(9'b000000000,
      operator_40_24_true_AC_TRN_AC_WRAP_mux1h_1_nl, RMS_NORM_LOOP_2_2_not_5_nl);
  assign compute_sqrt_for_or_3_nl = APPLY_ROTARY_POS_EMB_LOOP_6_slc_APPLY_ROTARY_POS_EMB_LOOP_6_acc_2_itm_mx0c1
      | APPLY_ROTARY_POS_EMB_LOOP_6_slc_APPLY_ROTARY_POS_EMB_LOOP_6_acc_2_itm_mx0c2
      | and_dcpl_248;
  assign compute_sqrt_for_or_4_nl = and_dcpl_267 | APPLY_ROTARY_POS_EMB_LOOP_6_slc_APPLY_ROTARY_POS_EMB_LOOP_6_acc_2_itm_mx0c4;
  assign compute_sqrt_for_or_5_nl = APPLY_ROTARY_POS_EMB_LOOP_6_slc_APPLY_ROTARY_POS_EMB_LOOP_6_acc_2_itm_mx0c6
      | and_dcpl_331;
  assign or_727_nl = (or_1114_cse & (fsm_output[8])) | (fsm_output[7:6]!=2'b10);
  assign mux_652_nl = MUX_s_1_2_2(or_318_cse, or_319_cse, fsm_output[1]);
  assign or_725_nl = (fsm_output[8]) | mux_652_nl;
  assign mux_653_nl = MUX_s_1_2_2(or_725_nl, or_319_cse, fsm_output[3]);
  assign or_723_nl = (~ (fsm_output[8])) | (fsm_output[1]);
  assign mux_650_nl = MUX_s_1_2_2((fsm_output[7]), or_319_cse, or_723_nl);
  assign mux_649_nl = MUX_s_1_2_2(or_319_cse, (fsm_output[7]), nor_143_cse);
  assign mux_651_nl = MUX_s_1_2_2(mux_650_nl, mux_649_nl, fsm_output[3]);
  assign mux_654_nl = MUX_s_1_2_2(mux_653_nl, mux_651_nl, fsm_output[4]);
  assign mux_655_nl = MUX_s_1_2_2(or_727_nl, mux_654_nl, fsm_output[5]);
  assign and_758_nl = (fsm_output[3]) & (fsm_output[8]) & (fsm_output[1]);
  assign mux_646_nl = MUX_s_1_2_2(or_319_cse, (fsm_output[7]), and_758_nl);
  assign mux_644_nl = MUX_s_1_2_2((fsm_output[7]), or_319_cse, and_706_cse);
  assign mux_645_nl = MUX_s_1_2_2(mux_644_nl, or_319_cse, or_551_cse);
  assign mux_647_nl = MUX_s_1_2_2(mux_646_nl, mux_645_nl, fsm_output[4]);
  assign mux_648_nl = MUX_s_1_2_2(or_722_cse, mux_647_nl, fsm_output[5]);
  assign mux_656_nl = MUX_s_1_2_2(mux_655_nl, mux_648_nl, fsm_output[2]);
  assign QUANTIZE_ACTIVATION_LOOP_2_attention_abs_2_nand_nl = ~((attention_abs_2_mux_2[39])
      & (RMS_NORM_LOOP_2_slc_RMS_NORM_LOOP_2_mul_67_28_ncse_sva[39]));
  assign attention_abs_2_mux_3_nl = MUX_v_39_2_2((RMS_NORM_LOOP_2_slc_RMS_NORM_LOOP_2_mul_67_28_ncse_sva[38:0]),
      (attention_abs_2_mux_2[38:0]), RMS_NORM_LOOP_2_slc_RMS_NORM_LOOP_2_mul_67_28_ncse_sva[39]);
  assign nl_QUANTIZE_ACTIVATION_LOOP_2_acc_4_nl = conv_s2u_40_41({QUANTIZE_ACTIVATION_LOOP_1_max_val_lpi_2_39
      , QUANTIZE_ACTIVATION_LOOP_1_max_val_lpi_2_38_0}) + conv_s2u_40_41({QUANTIZE_ACTIVATION_LOOP_2_attention_abs_2_nand_nl
      , (~ attention_abs_2_mux_3_nl)}) + 41'b00000000000000000000000000000000000000001;
  assign QUANTIZE_ACTIVATION_LOOP_2_acc_4_nl = nl_QUANTIZE_ACTIVATION_LOOP_2_acc_4_nl[40:0];
  assign nl_SF_LOOP_3_acc_70_nl = conv_u2u_1_2(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[18])
      + conv_u2u_1_2(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[2]);
  assign SF_LOOP_3_acc_70_nl = nl_SF_LOOP_3_acc_70_nl[1:0];
  assign nl_SF_LOOP_3_acc_89_nl = conv_s2u_1_2(SF_LOOP_3_acc_5_psp_sva[20]) + conv_s2u_1_2(SF_LOOP_3_acc_5_psp_sva[21]);
  assign SF_LOOP_3_acc_89_nl = nl_SF_LOOP_3_acc_89_nl[1:0];
  assign or_816_nl = (fsm_output[3]) | (fsm_output[8]) | (fsm_output[7]) | (~ (fsm_output[4]));
  assign mux_715_nl = MUX_s_1_2_2(or_816_nl, or_tmp_63, fsm_output[2]);
  assign mux_714_nl = MUX_s_1_2_2(or_814_cse, or_tmp_63, fsm_output[2]);
  assign mux_716_nl = MUX_s_1_2_2(mux_715_nl, mux_714_nl, fsm_output[0]);
  assign or_809_nl = (fsm_output[8]) | (fsm_output[7]) | (fsm_output[4]);
  assign mux_712_nl = MUX_s_1_2_2(or_tmp_62, or_809_nl, fsm_output[3]);
  assign mux_713_nl = MUX_s_1_2_2(or_tmp_63, mux_712_nl, fsm_output[2]);
  assign nand_47_nl = ~((fsm_output[0]) & (~ mux_713_nl));
  assign mux_717_nl = MUX_s_1_2_2(mux_716_nl, nand_47_nl, fsm_output[1]);
  assign and_481_nl = (~ mux_717_nl) & (fsm_output[6:5]==2'b10);
  assign or_821_nl = (fsm_output[0]) | (fsm_output[2]) | (~ (fsm_output[5])) | (fsm_output[3])
      | (~ (fsm_output[8])) | (fsm_output[4]);
  assign or_820_nl = (~ (fsm_output[2])) | (fsm_output[5]) | (~ (fsm_output[3]))
      | (fsm_output[8]) | (~ (fsm_output[4]));
  assign or_818_nl = (fsm_output[5]) | (fsm_output[3]) | not_tmp_405;
  assign mux_718_nl = MUX_s_1_2_2(or_tmp_463, or_818_nl, fsm_output[2]);
  assign mux_719_nl = MUX_s_1_2_2(or_820_nl, mux_718_nl, fsm_output[0]);
  assign mux_720_nl = MUX_s_1_2_2(or_821_nl, mux_719_nl, fsm_output[1]);
  assign and_482_nl = (~ mux_720_nl) & and_dcpl_295;
  assign QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_qif_mux1h_nl = MUX1HOT_v_2_4_2(APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva_1_1_0,
      (APPLY_ROTARY_POS_EMB_LOOP_1_i_3_0_sva_2_0[1:0]), SF_LOOP_3_acc_70_nl, SF_LOOP_3_acc_89_nl,
      {and_481_nl , and_482_nl , and_dcpl_360 , and_dcpl_458});
  assign nor_445_nl = ~(nor_78_cse | (~ (fsm_output[4])) | (fsm_output[7]));
  assign nor_446_nl = ~((~ (fsm_output[3])) | (fsm_output[4]) | (~ (fsm_output[7])));
  assign nor_447_nl = ~((fsm_output[3]) | (~ (fsm_output[4])) | (fsm_output[7]));
  assign mux_707_nl = MUX_s_1_2_2(nor_446_nl, nor_447_nl, fsm_output[0]);
  assign mux_708_nl = MUX_s_1_2_2(nor_445_nl, mux_707_nl, fsm_output[1]);
  assign nor_448_nl = ~((~ (fsm_output[1])) | (~ (fsm_output[0])) | (fsm_output[3])
      | (~ (fsm_output[4])) | (fsm_output[7]));
  assign mux_709_nl = MUX_s_1_2_2(mux_708_nl, nor_448_nl, fsm_output[8]);
  assign nor_449_nl = ~((~ (fsm_output[8])) | (fsm_output[1]) | (fsm_output[0]) |
      (fsm_output[3]) | (fsm_output[4]) | (fsm_output[7]));
  assign mux_710_nl = MUX_s_1_2_2(mux_709_nl, nor_449_nl, fsm_output[5]);
  assign mux_704_nl = MUX_s_1_2_2(or_213_cse, or_800_cse, fsm_output[3]);
  assign mux_722_nl = MUX_s_1_2_2(or_213_cse, or_798_cse, fsm_output[3]);
  assign mux_705_nl = MUX_s_1_2_2(mux_704_nl, mux_722_nl, fsm_output[0]);
  assign nand_46_nl = ~((fsm_output[1]) & (~ mux_705_nl));
  assign or_797_nl = nor_444_cse | (fsm_output[3]) | (~ (fsm_output[4])) | (fsm_output[7]);
  assign mux_706_nl = MUX_s_1_2_2(nand_46_nl, or_797_nl, fsm_output[8]);
  assign nor_450_nl = ~((fsm_output[5]) | mux_706_nl);
  assign mux_711_nl = MUX_s_1_2_2(mux_710_nl, nor_450_nl, fsm_output[2]);
  assign and_825_nl = mux_711_nl & (fsm_output[6]);
  assign QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_qif_and_nl = MUX_v_2_2_2(2'b00,
      QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_qif_mux1h_nl, and_825_nl);
  assign or_835_nl = (fsm_output[0]) | (~((fsm_output[3:2]==2'b11) & mux_834_cse));
  assign or_834_nl = (fsm_output[2]) | (fsm_output[3]) | (~ (fsm_output[4])) | (fsm_output[6]);
  assign mux_733_nl = MUX_s_1_2_2(or_834_nl, or_tmp_697, fsm_output[0]);
  assign mux_734_nl = MUX_s_1_2_2(or_835_nl, mux_733_nl, fsm_output[1]);
  assign and_487_nl = (~ mux_734_nl) & and_dcpl_460;
  assign nl_QUANTIZE_ACTIVATION_LOOP_5_1_acc_3_nl = conv_u2s_2_3(APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva_1_1_0)
      + 3'b001;
  assign QUANTIZE_ACTIVATION_LOOP_5_1_acc_3_nl = nl_QUANTIZE_ACTIVATION_LOOP_5_1_acc_3_nl[2:0];
  assign nor_451_nl = ~((~ (fsm_output[3])) | (fsm_output[8]) | (~ (fsm_output[4])));
  assign mux_742_nl = MUX_s_1_2_2(nor_451_nl, nor_tmp_118, fsm_output[2]);
  assign nor_452_nl = ~((fsm_output[3]) | not_tmp_405);
  assign nor_453_nl = ~((~ (fsm_output[3])) | (fsm_output[8]) | (fsm_output[4]));
  assign mux_741_nl = MUX_s_1_2_2(nor_452_nl, nor_453_nl, fsm_output[2]);
  assign mux_743_nl = MUX_s_1_2_2(mux_742_nl, mux_741_nl, fsm_output[1]);
  assign and_492_nl = mux_743_nl & and_dcpl_295 & (~ (fsm_output[5])) & (fsm_output[0]);
  assign nor_461_nl = ~((~ (fsm_output[0])) | (fsm_output[2]) | (APPLY_ROTARY_POS_EMB_LOOP_1_i_3_0_sva_2[3])
      | (~ (fsm_output[4])) | (fsm_output[6]));
  assign or_869_nl = CACHE_UPDATE_LOOP_1_and_cse | (fsm_output[6]);
  assign mux_765_nl = MUX_s_1_2_2((~ nor_tmp_79), or_869_nl, fsm_output[2]);
  assign nor_462_nl = ~((fsm_output[0]) | mux_765_nl);
  assign mux_766_nl = MUX_s_1_2_2(nor_461_nl, nor_462_nl, fsm_output[1]);
  assign nor_464_nl = ~((~((~ CACHE_UPDATE_LOOP_1_and_cse) | (fsm_output[4]))) |
      (fsm_output[6]));
  assign mux_764_nl = MUX_s_1_2_2(nor_464_nl, nor_tmp_79, fsm_output[2]);
  assign and_495_nl = (fsm_output[1:0]==2'b11) & mux_764_nl;
  assign mux_767_nl = MUX_s_1_2_2(mux_766_nl, and_495_nl, fsm_output[3]);
  assign and_496_nl = mux_767_nl & and_dcpl_460;
  assign QUANTIZE_ACTIVATION_LOOP_5_1_k_mux1h_1_nl = MUX1HOT_v_3_3_2(QUANTIZE_ACTIVATION_LOOP_5_1_acc_3_nl,
      (APPLY_ROTARY_POS_EMB_LOOP_1_i_3_0_sva_2[2:0]), SF_LOOP_3_acc_61_cse_mx0w4,
      {and_492_nl , and_496_nl , and_dcpl_360});
  assign and_789_nl = (fsm_output[0]) & (fsm_output[4]) & (APPLY_ROTARY_POS_EMB_LOOP_1_i_3_0_sva_2[3])
      & (fsm_output[6:5]==2'b01);
  assign or_81_nl = (fsm_output[6:5]!=2'b01);
  assign or_862_nl = (fsm_output[6:5]!=2'b10);
  assign mux_760_nl = MUX_s_1_2_2(or_81_nl, or_862_nl, fsm_output[4]);
  assign nor_458_nl = ~((fsm_output[0]) | mux_760_nl);
  assign mux_761_nl = MUX_s_1_2_2(and_789_nl, nor_458_nl, fsm_output[1]);
  assign nor_459_nl = ~((fsm_output[1:0]!=2'b10) | (~ CACHE_UPDATE_LOOP_1_and_cse)
      | (fsm_output[6:5]!=2'b01));
  assign mux_762_nl = MUX_s_1_2_2(mux_761_nl, nor_459_nl, fsm_output[2]);
  assign nor_457_nl = ~((~ CACHE_UPDATE_LOOP_1_and_cse) | (fsm_output[6:5]!=2'b01));
  assign mux_759_nl = MUX_s_1_2_2(nor_457_nl, nor_tmp_191, fsm_output[4]);
  assign nor_460_nl = ~((fsm_output[2]) | (~((fsm_output[1:0]==2'b11) & mux_759_nl)));
  assign mux_763_nl = MUX_s_1_2_2(mux_762_nl, nor_460_nl, fsm_output[3]);
  assign APPLY_ROTARY_POS_EMB_LOOP_1_i_nand_nl = ~(mux_763_nl & and_dcpl_26);
  assign or_856_nl = (~ (fsm_output[1])) | (~ (fsm_output[7])) | (fsm_output[8]);
  assign mux_755_nl = MUX_s_1_2_2(or_tmp_716, or_856_nl, fsm_output[0]);
  assign or_855_nl = nor_444_cse | (fsm_output[8:7]!=2'b01);
  assign mux_756_nl = MUX_s_1_2_2(mux_755_nl, or_855_nl, fsm_output[2]);
  assign nand_50_nl = ~((fsm_output[5]) & (~ mux_756_nl));
  assign or_854_nl = and_706_cse | (fsm_output[8:7]!=2'b01);
  assign mux_754_nl = MUX_s_1_2_2(or_854_nl, or_tmp_62, fsm_output[2]);
  assign nand_49_nl = ~((fsm_output[5]) & (~ mux_754_nl));
  assign mux_757_nl = MUX_s_1_2_2(nand_50_nl, nand_49_nl, fsm_output[3]);
  assign mux_750_nl = MUX_s_1_2_2(or_814_cse, or_tmp_716, and_706_cse);
  assign mux_749_nl = MUX_s_1_2_2(nand_2_cse, or_746_cse, and_706_cse);
  assign mux_751_nl = MUX_s_1_2_2(mux_750_nl, mux_749_nl, fsm_output[2]);
  assign or_850_nl = (or_349_cse & (fsm_output[4])) | (fsm_output[8:7]!=2'b01);
  assign mux_752_nl = MUX_s_1_2_2(mux_751_nl, or_850_nl, fsm_output[5]);
  assign or_848_nl = (~(and_732_cse | (fsm_output[7]))) | (fsm_output[8]);
  assign or_846_nl = nor_456_cse | (fsm_output[8]);
  assign mux_746_nl = MUX_s_1_2_2(or_846_nl, nand_2_cse, fsm_output[1]);
  assign mux_747_nl = MUX_s_1_2_2(or_848_nl, mux_746_nl, fsm_output[2]);
  assign or_843_nl = ((fsm_output[0]) & (fsm_output[1]) & (fsm_output[4])) | (fsm_output[8:7]!=2'b01);
  assign mux_744_nl = MUX_s_1_2_2(or_tmp_62, or_843_nl, fsm_output[2]);
  assign mux_748_nl = MUX_s_1_2_2(mux_747_nl, mux_744_nl, fsm_output[5]);
  assign mux_753_nl = MUX_s_1_2_2(mux_752_nl, mux_748_nl, fsm_output[3]);
  assign mux_758_nl = MUX_s_1_2_2(mux_757_nl, mux_753_nl, fsm_output[6]);
  assign LINEAR_FORWARD_NO_MUL_LOOP_4_ki_mux1h_2_nl = MUX1HOT_v_4_3_2((LINEAR_FORWARD_NO_MUL_LOOP_4_ki_4_0_sva_2[3:0]),
      z_out_35, z_out_31, {and_dcpl_469 , and_dcpl_306 , and_dcpl_246});
  assign not_1935_nl = ~ and_dcpl_468;
  assign GEMM_3D_FLOAT_LOOP_4_1_l_mux1h_5_nl = MUX1HOT_v_3_3_2(LINEAR_FORWARD_NO_MUL_LOOP_3_ko_2_0_sva_2,
      (GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2[2:0]), 3'b001, {GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2_0_mx0c1
      , GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2_0_mx0c2 , GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2_0_mx0c3});
  assign GEMM_3D_FLOAT_LOOP_1_1_i_not_1_nl = ~ GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2_0_mx0c0;
  assign GEMM_3D_FLOAT_LOOP_4_1_l_mux1h_6_nl = MUX1HOT_v_2_4_2((LINEAR_FORWARD_NO_MUL_LOOP_3_2_ko_2_0_sva_1_mx0w2[2:1]),
      (GEMM_3D_FLOAT_LOOP_4_1_l_2_0_sva[2:1]), (QUANTIZE_ACTIVATION_LOOP_3_jo_2_0_sva_3[2:1]),
      (RESHAPE_2D_TO_3D_LOOP_3_2_mux_3_itm_2_0[2:1]), {CACHE_UPDATE_LOOP_2_1_j_2_0_sva_mx0c1
      , CACHE_UPDATE_LOOP_2_1_j_2_0_sva_mx0c3 , and_dcpl_249 , CACHE_UPDATE_LOOP_2_1_j_2_0_sva_mx0c5});
  assign CACHE_UPDATE_LOOP_2_1_j_not_1_nl = ~ CACHE_UPDATE_LOOP_2_1_j_2_0_sva_mx0c0;
  assign GEMM_3D_FLOAT_LOOP_4_1_l_mux1h_7_nl = MUX1HOT_s_1_5_2((LINEAR_FORWARD_NO_MUL_LOOP_3_2_ko_2_0_sva_1_mx0w2[0]),
      (APPLY_ROTARY_POS_EMB_LOOP_3_acc_30_psp_sva_1[0]), (GEMM_3D_FLOAT_LOOP_4_1_l_2_0_sva[0]),
      (QUANTIZE_ACTIVATION_LOOP_3_jo_2_0_sva_3[0]), (RESHAPE_2D_TO_3D_LOOP_3_2_mux_3_itm_2_0[0]),
      {CACHE_UPDATE_LOOP_2_1_j_2_0_sva_mx0c1 , and_dcpl_285 , CACHE_UPDATE_LOOP_2_1_j_2_0_sva_mx0c3
      , and_dcpl_249 , CACHE_UPDATE_LOOP_2_1_j_2_0_sva_mx0c5});
  assign APPLY_ROTARY_POS_EMB_LOOP_6_or_nl = and_dcpl_400 | and_dcpl_403 | and_dcpl_234
      | and_dcpl_249 | and_dcpl_251;
  assign APPLY_ROTARY_POS_EMB_LOOP_6_mux1h_15_nl = MUX1HOT_v_4_3_2((LINEAR_FORWARD_NO_MUL_LOOP_4_2_ki_4_0_sva_2[3:0]),
      z_out_8, SF_LOOP_3_acc_63_cse_mx0w6, {and_dcpl_469 , APPLY_ROTARY_POS_EMB_LOOP_6_or_nl
      , and_dcpl_360});
  assign not_1936_nl = ~ and_dcpl_468;
  assign or_967_nl = (~ (fsm_output[3])) | (fsm_output[5]) | (~ nor_tmp_79);
  assign or_965_nl = (~ (fsm_output[3])) | (fsm_output[0]) | (fsm_output[5]) | (~
      nor_tmp_79);
  assign mux_848_nl = MUX_s_1_2_2(or_967_nl, or_965_nl, and_704_cse);
  assign mux_845_nl = MUX_s_1_2_2(or_tmp_243, (~ (fsm_output[6])), fsm_output[3]);
  assign mux_842_nl = MUX_s_1_2_2((~ (fsm_output[6])), nor_tmp_79, fsm_output[5]);
  assign mux_843_nl = MUX_s_1_2_2(or_tmp_243, mux_842_nl, fsm_output[0]);
  assign mux_844_nl = MUX_s_1_2_2((~ nor_tmp_191), mux_843_nl, fsm_output[3]);
  assign mux_846_nl = MUX_s_1_2_2(mux_845_nl, mux_844_nl, fsm_output[2]);
  assign or_963_nl = (~((fsm_output[3]) | (~ (fsm_output[0])) | (fsm_output[5])))
      | (fsm_output[4]) | (~ (fsm_output[6]));
  assign mux_838_nl = MUX_s_1_2_2((~ or_tmp_243), (fsm_output[6]), fsm_output[5]);
  assign mux_839_nl = MUX_s_1_2_2(nor_tmp_191, mux_838_nl, fsm_output[0]);
  assign mux_836_nl = MUX_s_1_2_2((~ nor_tmp_79), nor_tmp_79, fsm_output[5]);
  assign mux_835_nl = MUX_s_1_2_2((~ nor_tmp_79), mux_834_cse, fsm_output[5]);
  assign mux_837_nl = MUX_s_1_2_2(mux_836_nl, mux_835_nl, fsm_output[0]);
  assign mux_840_nl = MUX_s_1_2_2((~ mux_839_nl), mux_837_nl, fsm_output[3]);
  assign mux_841_nl = MUX_s_1_2_2(or_963_nl, mux_840_nl, fsm_output[2]);
  assign mux_847_nl = MUX_s_1_2_2(mux_846_nl, mux_841_nl, fsm_output[1]);
  assign mux_849_nl = MUX_s_1_2_2(mux_848_nl, mux_847_nl, fsm_output[7]);
  assign QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_qif_mux_nl = MUX_s_1_2_2(reg_APPLY_ROTARY_POS_EMB_LOOP_3_acc_36_1_ftd,
      (CACHE_UPDATE_LOOP_3_qif_acc_3_psp[1]), and_dcpl_484);
  assign QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_qif_QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_qif_and_nl
      = QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_qif_mux_nl & nor_527_seb;
  assign QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_qif_mux_1_nl = MUX_s_1_2_2(reg_APPLY_ROTARY_POS_EMB_LOOP_3_acc_36_1_ftd_1,
      (CACHE_UPDATE_LOOP_3_qif_acc_3_psp[0]), and_dcpl_484);
  assign QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_qif_QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_qif_and_4_nl
      = QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_qif_mux_1_nl & nor_527_seb;
  assign nl_SF_LOOP_3_acc_83_nl = conv_u2u_1_2(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[36])
      + conv_u2u_1_2(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[35]);
  assign SF_LOOP_3_acc_83_nl = nl_SF_LOOP_3_acc_83_nl[1:0];
  assign QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_qif_and_2_nl = (APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva_1_1_0==2'b00)
      & and_dcpl_319;
  assign QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_qif_and_3_nl = (APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva_1_1_0==2'b01)
      & and_dcpl_319;
  assign QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_qif_and_4_nl = (APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva_1_1_0==2'b10)
      & and_dcpl_319;
  assign QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_qif_and_5_nl = (APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva_1_1_0==2'b11)
      & and_dcpl_319;
  assign mux_860_nl = MUX_s_1_2_2(or_831_cse, or_tmp_835, fsm_output[2]);
  assign mux_862_nl = MUX_s_1_2_2(mux_tmp_861, mux_860_nl, fsm_output[0]);
  assign mux_863_nl = MUX_s_1_2_2(or_831_cse, mux_862_nl, fsm_output[1]);
  assign and_518_nl = (~ mux_863_nl) & and_dcpl_487;
  assign and_519_nl = and_dcpl_325 & and_dcpl_161;
  assign QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_qif_mux1h_2_nl = MUX1HOT_v_2_8_2((LINEAR_FORWARD_NO_MUL_LOOP_4_1_packed_val_sva[1:0]),
      (LINEAR_FORWARD_NO_MUL_LOOP_4_1_packed_val_sva[3:2]), (LINEAR_FORWARD_NO_MUL_LOOP_4_1_packed_val_sva[5:4]),
      (LINEAR_FORWARD_NO_MUL_LOOP_4_1_packed_val_sva[7:6]), CACHE_UPDATE_LOOP_3_k_5_0_sva_1_1_0,
      (RESHAPE_2D_TO_3D_LOOP_3_2_mux_3_itm_2_0[1:0]), SF_LOOP_3_acc_83_nl, LINEAR_FORWARD_NO_MUL_LOOP_5_3_weight_val_mux_tmp,
      {QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_qif_and_2_nl , QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_qif_and_3_nl
      , QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_qif_and_4_nl , QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_qif_and_5_nl
      , and_518_nl , and_dcpl_484 , and_dcpl_360 , and_519_nl});
  assign nand_54_nl = ~((fsm_output[3]) & (~ mux_tmp_448));
  assign mux_857_nl = MUX_s_1_2_2(or_tmp_834, nand_54_nl, fsm_output[2]);
  assign mux_858_nl = MUX_s_1_2_2(or_tmp_831, mux_857_nl, fsm_output[0]);
  assign or_974_nl = (fsm_output[8]) | mux_tmp_853;
  assign mux_854_nl = MUX_s_1_2_2(or_tmp_62, or_974_nl, fsm_output[3]);
  assign mux_855_nl = MUX_s_1_2_2(or_tmp_834, mux_854_nl, fsm_output[2]);
  assign or_972_nl = (fsm_output[3]) | (fsm_output[8]) | (~ (fsm_output[7])) | (fsm_output[4]);
  assign mux_852_nl = MUX_s_1_2_2(or_tmp_831, or_972_nl, fsm_output[2]);
  assign mux_856_nl = MUX_s_1_2_2(mux_855_nl, mux_852_nl, fsm_output[0]);
  assign mux_859_nl = MUX_s_1_2_2(mux_858_nl, mux_856_nl, fsm_output[1]);
  assign nor_528_nl = ~(mux_859_nl | (fsm_output[6:5]!=2'b10));
  assign QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_qif_and_1_nl = MUX_v_2_2_2(2'b00,
      QUANTIZE_ACTIVATION_LOOP_5_1_quantized_value_clamped_qif_mux1h_2_nl, nor_528_nl);
  assign nl_LINEAR_FORWARD_NO_MUL_LOOP_5_acc_2_nl = conv_u2s_2_3({reg_APPLY_ROTARY_POS_EMB_LOOP_3_acc_36_1_ftd
      , reg_APPLY_ROTARY_POS_EMB_LOOP_3_acc_36_1_ftd_1}) + 3'b001;
  assign LINEAR_FORWARD_NO_MUL_LOOP_5_acc_2_nl = nl_LINEAR_FORWARD_NO_MUL_LOOP_5_acc_2_nl[2:0];
  assign nl_SF_LOOP_3_acc_81_nl = conv_u2u_2_3(signext_2_1(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[36]))
      + conv_u2u_1_3(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[35]);
  assign SF_LOOP_3_acc_81_nl = nl_SF_LOOP_3_acc_81_nl[2:0];
  assign mux_881_nl = MUX_s_1_2_2(or_831_cse, nand_tmp_55, fsm_output[2]);
  assign mux_879_nl = MUX_s_1_2_2(nand_tmp_55, or_tmp_835, fsm_output[2]);
  assign mux_880_nl = MUX_s_1_2_2(mux_tmp_861, mux_879_nl, fsm_output[0]);
  assign mux_882_nl = MUX_s_1_2_2(mux_881_nl, mux_880_nl, fsm_output[1]);
  assign nl_LINEAR_FORWARD_NO_MUL_LOOP_5_2_acc_2_nl = conv_u2s_2_3(CACHE_UPDATE_LOOP_3_k_5_0_sva_1_1_0)
      + 3'b001;
  assign LINEAR_FORWARD_NO_MUL_LOOP_5_2_acc_2_nl = nl_LINEAR_FORWARD_NO_MUL_LOOP_5_2_acc_2_nl[2:0];
  assign nl_SF_LOOP_3_acc_69_nl = conv_u2u_2_3({(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[18])
      , (attention_5_1_384_384_8_48_attn_weights_rsci_q_d[18])}) + conv_u2u_2_3(signext_2_1(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[2]));
  assign SF_LOOP_3_acc_69_nl = nl_SF_LOOP_3_acc_69_nl[2:0];
  assign nl_SF_LOOP_3_acc_91_nl = conv_u2u_2_3(signext_2_1(SF_LOOP_3_acc_5_psp_sva[20]))
      + conv_u2u_2_3(signext_2_1(SF_LOOP_3_acc_5_psp_sva[21]));
  assign SF_LOOP_3_acc_91_nl = nl_SF_LOOP_3_acc_91_nl[2:0];
  assign and_811_nl = (fsm_output[4]) & (fsm_output[3]) & (fsm_output[1]) & (~ (fsm_output[7]));
  assign nor_493_nl = ~((fsm_output[3]) | (~((fsm_output[1]) & (fsm_output[0]) &
      (fsm_output[7]))));
  assign or_993_nl = (fsm_output[0]) | (~ (fsm_output[7]));
  assign mux_875_nl = MUX_s_1_2_2(or_993_nl, (fsm_output[7]), fsm_output[1]);
  assign and_812_nl = (fsm_output[3]) & mux_875_nl;
  assign mux_876_nl = MUX_s_1_2_2(nor_493_nl, and_812_nl, fsm_output[4]);
  assign mux_877_nl = MUX_s_1_2_2(and_811_nl, mux_876_nl, fsm_output[2]);
  assign nor_494_nl = ~((fsm_output[3]) | (fsm_output[1]) | (fsm_output[0]) | (~
      (fsm_output[7])));
  assign mux_873_nl = MUX_s_1_2_2((fsm_output[7]), nor_494_nl, fsm_output[4]);
  assign nor_495_nl = ~((fsm_output[4]) | (~ (fsm_output[7])));
  assign mux_874_nl = MUX_s_1_2_2(mux_873_nl, nor_495_nl, fsm_output[2]);
  assign mux_878_nl = MUX_s_1_2_2(mux_877_nl, mux_874_nl, fsm_output[5]);
  assign LINEAR_FORWARD_NO_MUL_LOOP_5_or_nl = ((LINEAR_FORWARD_NO_MUL_LOOP_5_weight_val_LINEAR_FORWARD_NO_MUL_LOOP_5_weight_val_slc_LINEAR_FORWARD_NO_MUL_LOOP_4_packed_val_LINEAR_FORWARD_NO_MUL_LOOP_5_weight_val_conc_1_1_1_0_svs==2'b01))
      | LINEAR_FORWARD_NO_MUL_LOOP_5_LINEAR_FORWARD_NO_MUL_LOOP_5_and_1_tmp;
  assign LINEAR_FORWARD_NO_MUL_LOOP_5_mux_1_nl = MUX_s_1_2_2(LINEAR_FORWARD_NO_MUL_LOOP_5_or_nl,
      exit_APPLY_ROTARY_POS_EMB_LOOP_3_sva_dfm, and_dcpl_506);
  assign and_541_nl = and_dcpl_225 & and_dcpl_125 & (~ (fsm_output[0])) & ((~ (fsm_output[1]))
      | SOFTMAX_LOOP_3_acc_3_itm_40_1);
  assign nor_502_nl = ~((fsm_output[5:3]!=3'b100));
  assign nor_503_nl = ~((fsm_output[5]) | (~ nor_tmp_11));
  assign mux_903_nl = MUX_s_1_2_2(nor_502_nl, nor_503_nl, fsm_output[1]);
  assign and_545_nl = mux_903_nl & (fsm_output[6]) & and_dcpl_80 & and_dcpl_417;
  assign nor_498_nl = ~((~ (fsm_output[4])) | (~ (fsm_output[3])) | (fsm_output[2])
      | (~ (fsm_output[0])) | (~ (fsm_output[1])) | (fsm_output[8]));
  assign or_1012_nl = (fsm_output[0]) | (fsm_output[1]) | (~ (fsm_output[8]));
  assign mux_900_nl = MUX_s_1_2_2(nor_143_cse, or_1012_nl, fsm_output[2]);
  assign or_1014_nl = (fsm_output[4:3]!=2'b00) | mux_900_nl;
  assign mux_901_nl = MUX_s_1_2_2(nor_498_nl, or_1014_nl, fsm_output[5]);
  assign nand_241_nl = ~((fsm_output[6]) & mux_901_nl);
  assign or_1133_nl = (fsm_output[5]) | (fsm_output[4]) | (fsm_output[3]) | (fsm_output[2])
      | (fsm_output[1]) | (~ (fsm_output[8]));
  assign or_1007_nl = SOFTMAX_LOOP_3_acc_3_itm_40_1 | (~ (fsm_output[1])) | (fsm_output[8]);
  assign mux_897_nl = MUX_s_1_2_2(or_1007_nl, (fsm_output[8]), fsm_output[0]);
  assign and_813_nl = (fsm_output[2]) & (~ mux_897_nl);
  assign mux_898_nl = MUX_s_1_2_2(and_813_nl, nor_500_cse, fsm_output[3]);
  assign nand_242_nl = ~((~((fsm_output[5:4]!=2'b01))) & mux_898_nl);
  assign mux_899_nl = MUX_s_1_2_2(or_1133_nl, nand_242_nl, fsm_output[6]);
  assign mux_902_nl = MUX_s_1_2_2(nand_241_nl, mux_899_nl, fsm_output[7]);
  assign APPLY_ROTARY_POS_EMB_LOOP_6_k_mux1h_10_nl = MUX1HOT_v_4_3_2(APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva_1_5_2,
      (SF_LOOP_3_acc_88_itm[5:2]), (RESHAPE_2D_TO_3D_LOOP_3_1_k_5_0_sva_2[5:2]),
      {and_548_itm , and_dcpl_360 , and_554_itm});
  assign APPLY_ROTARY_POS_EMB_LOOP_6_k_mux1h_13_nl = MUX1HOT_v_2_3_2(APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva_1_1_0,
      (SF_LOOP_3_acc_88_itm[1:0]), (RESHAPE_2D_TO_3D_LOOP_3_1_k_5_0_sva_2[1:0]),
      {and_548_itm , and_dcpl_360 , and_554_itm});
  assign and_816_nl = (fsm_output[0]) & (~((~((fsm_output[3:2]!=2'b10))) | (~ (fsm_output[4]))
      | (fsm_output[6])));
  assign or_1028_nl = (fsm_output[3]) | (~ mux_834_cse);
  assign mux_907_nl = MUX_s_1_2_2(or_1028_nl, or_196_cse, fsm_output[2]);
  assign mux_906_nl = MUX_s_1_2_2(and_tmp_26, nor_tmp_90, fsm_output[2]);
  assign mux_908_nl = MUX_s_1_2_2((~ mux_907_nl), mux_906_nl, fsm_output[0]);
  assign mux_909_nl = MUX_s_1_2_2(and_816_nl, mux_908_nl, fsm_output[1]);
  assign APPLY_ROTARY_POS_EMB_LOOP_6_k_nand_1_nl = ~(mux_909_nl & and_dcpl_460);
  assign nand_238_nl = ~((fsm_output[3:2]==2'b11));
  assign mux_920_nl = MUX_s_1_2_2(nand_238_nl, (fsm_output[3]), and_706_cse);
  assign nor_505_nl = ~((fsm_output[3:1]!=3'b001));
  assign and_819_nl = (fsm_output[3:1]==3'b111);
  assign mux_919_nl = MUX_s_1_2_2(nor_505_nl, and_819_nl, fsm_output[0]);
  assign mux_921_nl = MUX_s_1_2_2((~ mux_920_nl), mux_919_nl, fsm_output[4]);
  assign and_821_nl = (fsm_output[5]) & mux_921_nl;
  assign mux_916_nl = MUX_s_1_2_2((~ (fsm_output[3])), (fsm_output[3]), fsm_output[2]);
  assign mux_917_nl = MUX_s_1_2_2((fsm_output[2]), mux_916_nl, and_706_cse);
  assign nor_508_nl = ~((fsm_output[4]) | mux_917_nl);
  assign or_137_nl = (fsm_output[3:2]!=2'b00);
  assign mux_914_nl = MUX_s_1_2_2(or_137_nl, nor_507_cse, fsm_output[1]);
  assign mux_913_nl = MUX_s_1_2_2((fsm_output[3]), (~ (fsm_output[3])), or_349_cse);
  assign mux_915_nl = MUX_s_1_2_2(mux_914_nl, mux_913_nl, fsm_output[0]);
  assign and_822_nl = (fsm_output[4]) & mux_915_nl;
  assign mux_918_nl = MUX_s_1_2_2(nor_508_nl, and_822_nl, fsm_output[5]);
  assign mux_922_nl = MUX_s_1_2_2(and_821_nl, mux_918_nl, fsm_output[6]);
  assign APPLY_ROTARY_POS_EMB_LOOP_6_k_APPLY_ROTARY_POS_EMB_LOOP_6_k_mux_1_nl = MUX_s_1_2_2((CACHE_UPDATE_LOOP_3_k_5_0_sva_1_5_2[3]),
      (RESHAPE_2D_TO_3D_LOOP_3_k_5_0_sva_2[5]), and_dcpl_267);
  assign SOFTMAX_LOOP_2_mux1h_nl = MUX1HOT_v_2_3_2(reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_2_1,
      RESHAPE_2D_TO_3D_LOOP_3_2_mux_3_itm_4_3, (SF_LOOP_3_acc_87_itm[4:3]), {and_564_itm
      , and_dcpl_506 , and_dcpl_360});
  assign SOFTMAX_LOOP_2_and_nl = MUX_v_2_2_2(2'b00, SOFTMAX_LOOP_2_mux1h_nl, nor_529_itm);
  assign APPLY_ROTARY_POS_EMB_LOOP_6_k_mux1h_12_nl = MUX1HOT_v_2_3_2((CACHE_UPDATE_LOOP_3_k_5_0_sva_1_5_2[2:1]),
      SOFTMAX_LOOP_2_and_nl, (RESHAPE_2D_TO_3D_LOOP_3_k_5_0_sva_2[4:3]), {and_558_itm
      , and_561_itm , and_dcpl_267});
  assign SOFTMAX_LOOP_2_mux1h_1_nl = MUX1HOT_s_1_3_2(reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_0,
      (RESHAPE_2D_TO_3D_LOOP_3_2_mux_3_itm_2_0[2]), (SF_LOOP_3_acc_87_itm[2]), {and_564_itm
      , and_dcpl_506 , and_dcpl_360});
  assign SOFTMAX_LOOP_2_and_1_nl = SOFTMAX_LOOP_2_mux1h_1_nl & nor_529_itm;
  assign APPLY_ROTARY_POS_EMB_LOOP_6_k_mux1h_15_nl = MUX1HOT_s_1_3_2((CACHE_UPDATE_LOOP_3_k_5_0_sva_1_5_2[0]),
      SOFTMAX_LOOP_2_and_1_nl, (RESHAPE_2D_TO_3D_LOOP_3_k_5_0_sva_2[2]), {and_558_itm
      , and_561_itm , and_dcpl_267});
  assign SOFTMAX_LOOP_2_mux1h_2_nl = MUX1HOT_v_2_3_2(reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_1,
      (RESHAPE_2D_TO_3D_LOOP_3_2_mux_3_itm_2_0[1:0]), (SF_LOOP_3_acc_87_itm[1:0]),
      {and_564_itm , and_dcpl_506 , and_dcpl_360});
  assign SOFTMAX_LOOP_2_and_2_nl = MUX_v_2_2_2(2'b00, SOFTMAX_LOOP_2_mux1h_2_nl,
      nor_529_itm);
  assign APPLY_ROTARY_POS_EMB_LOOP_6_k_mux1h_14_nl = MUX1HOT_v_2_3_2(CACHE_UPDATE_LOOP_3_k_5_0_sva_1_1_0,
      SOFTMAX_LOOP_2_and_2_nl, (RESHAPE_2D_TO_3D_LOOP_3_k_5_0_sva_2[1:0]), {and_558_itm
      , and_561_itm , and_dcpl_267});
  assign mux_945_nl = MUX_s_1_2_2(mux_tmp_928, or_tmp_130, or_44_cse);
  assign mux_157_nl = MUX_s_1_2_2(or_tmp_130, or_194_cse, fsm_output[2]);
  assign mux_944_nl = MUX_s_1_2_2(or_199_cse, mux_157_nl, fsm_output[0]);
  assign mux_946_nl = MUX_s_1_2_2(mux_945_nl, mux_944_nl, fsm_output[1]);
  assign nl_SF_LOOP_3_acc_102_nl = conv_s2u_9_10({(~ (attention_5_1_384_384_8_48_attn_weights_rsci_q_d[18]))
      , 7'b1000000 , (~ (attention_5_1_384_384_8_48_attn_weights_rsci_q_d[18]))})
      + conv_u2u_9_10({(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[1:0]) ,
      7'b1111111});
  assign SF_LOOP_3_acc_102_nl = nl_SF_LOOP_3_acc_102_nl[9:0];
  assign nl_SF_LOOP_3_acc_96_psp  = conv_u2u_10_11(SF_LOOP_3_acc_102_nl) + conv_s2u_10_11({(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[2])
      , 1'b0 , (attention_5_1_384_384_8_48_attn_weights_rsci_q_d[2]) , 3'b000 , (attention_5_1_384_384_8_48_attn_weights_rsci_q_d[2])
      , 2'b00 , (attention_5_1_384_384_8_48_attn_weights_rsci_q_d[2])});
  assign nl_SF_LOOP_3_acc_97_nl = ({operator_40_24_true_AC_TRN_AC_WRAP_1_slc_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z_17_0_itm_17
      , (reg_operator_40_24_true_AC_TRN_AC_WRAP_1_slc_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z_17_0_1_ftd[7:1])})
      + conv_u2s_7_8({(reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[16]) , 3'b000 , (signext_3_1(reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[16]))});
  assign SF_LOOP_3_acc_97_nl = nl_SF_LOOP_3_acc_97_nl[7:0];
  assign nl_SF_LOOP_3_acc_98_nl = conv_u2s_4_5(reg_operator_40_24_true_AC_TRN_AC_WRAP_1_slc_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z_17_0_1_ftd_1[3:0])
      + conv_u2s_2_5(signext_2_1(reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[16]));
  assign SF_LOOP_3_acc_98_nl = nl_SF_LOOP_3_acc_98_nl[4:0];
  assign nl_SF_LOOP_3_acc_28_itm  = ({reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_1
      , reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_2 , reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_3
      , reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_4 , reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_5})
      + conv_s2s_19_20({(SF_LOOP_3_acc_17_itm_18_9[9:1]) , 1'b0 , SF_LOOP_3_acc_17_itm_8_0})
      + conv_s2s_18_20({SF_LOOP_3_acc_97_nl , (reg_operator_40_24_true_AC_TRN_AC_WRAP_1_slc_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z_17_0_1_ftd[0])
      , (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[16]) , (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[16])
      , 2'b00 , SF_LOOP_3_acc_98_nl});
  assign nl_SF_LOOP_3_acc_29_nl = ({reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_1
      , reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_2 , reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_3
      , reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_4 , reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_5})
      + conv_s2s_19_20({SF_LOOP_3_acc_17_itm_18_9 , SF_LOOP_3_acc_17_itm_8_0}) +
      conv_s2s_19_20(SF_LOOP_3_acc_16_itm);
  assign SF_LOOP_3_acc_29_nl = nl_SF_LOOP_3_acc_29_nl[19:0];
  assign nl_SF_LOOP_3_acc_31_nl = conv_s2s_20_21(SF_LOOP_3_acc_29_nl) + conv_s2s_20_21(SF_LOOP_3_acc_28_itm);
  assign SF_LOOP_3_acc_31_nl = nl_SF_LOOP_3_acc_31_nl[20:0];
  assign nl_SF_LOOP_3_acc_5_psp_sva  = conv_s2u_21_22(SF_LOOP_3_acc_31_nl) + conv_s2u_20_22(SF_LOOP_3_acc_30_psp);
  assign nl_softmax_1_8_6_sum_sva_1  = GEMM_3D_FLOAT_LOOP_4_1_asn_itm + z_out_20;
  assign mux_948_nl = MUX_s_1_2_2(nand_1_cse, mux_tmp_220, fsm_output[2]);
  assign mux_947_nl = MUX_s_1_2_2(or_tmp_178, mux_tmp_220, or_44_cse);
  assign mux_949_nl = MUX_s_1_2_2(mux_948_nl, mux_947_nl, fsm_output[1]);
  assign and_572_nl = and_dcpl_212 & and_dcpl_384 & (~((fsm_output[1]) | (rms_norm_384_1_val_acc_psp_sva_1[31])));
  assign QUANTIZE_ACTIVATION_LOOP_2_1_attention_abs_6_nand_nl = ~((attention_abs_6_mux_2[39])
      & (RMS_NORM_LOOP_2_2_RMS_NORM_LOOP_2_2_slc_71_32_1_ncse_sva[39]));
  assign attention_abs_6_mux_3_nl = MUX_v_39_2_2((RMS_NORM_LOOP_2_2_RMS_NORM_LOOP_2_2_slc_71_32_1_ncse_sva[38:0]),
      (attention_abs_6_mux_2[38:0]), RMS_NORM_LOOP_2_2_RMS_NORM_LOOP_2_2_slc_71_32_1_ncse_sva[39]);
  assign nl_QUANTIZE_ACTIVATION_LOOP_2_1_acc_4_nl = conv_s2u_40_41({QUANTIZE_ACTIVATION_LOOP_1_1_max_val_lpi_2_39
      , QUANTIZE_ACTIVATION_LOOP_1_1_max_val_lpi_2_38_0}) + conv_s2u_40_41({QUANTIZE_ACTIVATION_LOOP_2_1_attention_abs_6_nand_nl
      , (~ attention_abs_6_mux_3_nl)}) + 41'b00000000000000000000000000000000000000001;
  assign QUANTIZE_ACTIVATION_LOOP_2_1_acc_4_nl = nl_QUANTIZE_ACTIVATION_LOOP_2_1_acc_4_nl[40:0];
  assign mux_957_nl = MUX_s_1_2_2(mux_tmp_954, mux_tmp_952, fsm_output[2]);
  assign mux_958_nl = MUX_s_1_2_2(mux_957_nl, mux_tmp_955, fsm_output[0]);
  assign mux_953_nl = MUX_s_1_2_2(mux_tmp_952, mux_tmp_950, fsm_output[2]);
  assign mux_956_nl = MUX_s_1_2_2(mux_tmp_955, mux_953_nl, fsm_output[0]);
  assign mux_959_nl = MUX_s_1_2_2(mux_958_nl, mux_956_nl, fsm_output[1]);
  assign nor_530_nl = ~((fsm_output[5:2]!=4'b1000));
  assign nor_531_nl = ~((~ (fsm_output[2])) | (fsm_output[5]) | (~ nor_tmp_11));
  assign mux_960_nl = MUX_s_1_2_2(nor_530_nl, nor_531_nl, or_272_cse);
  assign SF_LOOP_3_mux1h_10_nl = MUX1HOT_v_2_3_2((attention_5_1_384_384_8_48_attn_weights_rsci_q_d[38:37]),
      (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[26:25]), (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[15:14]),
      {and_dcpl_551 , and_dcpl_554 , and_841_cse});
  assign SF_LOOP_3_mux1h_11_nl = MUX1HOT_v_7_3_2(7'b0111100, 7'b1100101, 7'b1010011,
      {and_dcpl_551 , and_dcpl_554 , and_841_cse});
  assign SF_LOOP_3_mux1h_12_nl = MUX1HOT_v_5_3_2(5'b00001, 5'b01010, 5'b10110, {and_dcpl_551
      , and_dcpl_554 , and_841_cse});
  assign nl_z_out = $signed(conv_u2s_2_3(SF_LOOP_3_mux1h_10_nl)) * $signed(({3'b101
      , SF_LOOP_3_mux1h_11_nl , 1'b0 , SF_LOOP_3_mux1h_12_nl , 1'b1}));
  assign z_out = nl_z_out[17:0];
  assign compute_sqrt_for_guess_inv_mux_2_nl = MUX_s_1_2_2((GEMM_3D_FLOAT_LOOP_4_1_asn_itm[39]),
      reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd, compute_sqrt_for_guess_inv_or_cse);
  assign compute_sqrt_for_guess_inv_compute_sqrt_for_guess_inv_and_2_nl = compute_sqrt_for_guess_inv_mux_2_nl
      & compute_sqrt_for_guess_inv_nor_seb;
  assign compute_sqrt_for_guess_inv_mux_3_nl = MUX_v_8_2_2((GEMM_3D_FLOAT_LOOP_4_1_asn_itm[38:31]),
      (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[38:31]), compute_sqrt_for_guess_inv_or_cse);
  assign compute_sqrt_for_guess_inv_compute_sqrt_for_guess_inv_and_3_nl = MUX_v_8_2_2(8'b00000000,
      compute_sqrt_for_guess_inv_mux_3_nl, compute_sqrt_for_guess_inv_nor_seb);
  assign compute_sqrt_for_guess_inv_mux1h_7_nl = MUX1HOT_v_29_4_2((attention_abs_qif_acc_pmx_lpi_1_dfm[30:2]),
      (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[30:2]), (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[30:2]),
      (attention_abs_4_qif_acc_pmx_lpi_1_dfm[30:2]), {and_dcpl_568 , compute_sqrt_for_guess_inv_or_2_itm
      , compute_sqrt_for_guess_inv_or_cse , and_dcpl_603});
  assign not_2447_nl = ~ and_dcpl_592;
  assign compute_sqrt_for_guess_inv_and_6_nl = MUX_v_29_2_2(29'b00000000000000000000000000000,
      compute_sqrt_for_guess_inv_mux1h_7_nl, not_2447_nl);
  assign compute_sqrt_for_guess_inv_mux1h_8_nl = MUX1HOT_v_2_5_2((attention_abs_qif_acc_pmx_lpi_1_dfm[1:0]),
      (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[1:0]), (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[1:0]),
      (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[15:14]), (attention_abs_4_qif_acc_pmx_lpi_1_dfm[1:0]),
      {and_dcpl_568 , compute_sqrt_for_guess_inv_or_2_itm , compute_sqrt_for_guess_inv_or_cse
      , and_dcpl_592 , and_dcpl_603});
  assign compute_sqrt_for_guess_inv_mux1h_9_nl = MUX1HOT_s_1_4_2(operator_40_24_true_AC_TRN_AC_WRAP_1_slc_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z_17_0_itm_17,
      reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd, (INIT_2D_MEM_LOOP_2_1_asn_psp[39]), (QUANTIZE_ACTIVATION_LOOP_1_1_scale_sva[39]),
      {compute_sqrt_for_guess_inv_or_4_itm , compute_sqrt_for_guess_inv_or_3_itm
      , and_dcpl_586 , and_dcpl_607});
  assign compute_sqrt_for_guess_inv_and_7_nl = compute_sqrt_for_guess_inv_mux1h_9_nl
      & (~ and_dcpl_572) & (~(and_dcpl_583 | and_dcpl_592));
  assign compute_sqrt_for_guess_inv_mux1h_10_nl = MUX1HOT_v_22_5_2(({{21{operator_40_24_true_AC_TRN_AC_WRAP_1_slc_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z_17_0_itm_17}},
      operator_40_24_true_AC_TRN_AC_WRAP_1_slc_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z_17_0_itm_17}),
      (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[38:17]), 22'b0000000000000000001001,
      (INIT_2D_MEM_LOOP_2_1_asn_psp[38:17]), (QUANTIZE_ACTIVATION_LOOP_1_1_scale_sva[38:17]),
      {compute_sqrt_for_guess_inv_or_4_itm , compute_sqrt_for_guess_inv_or_3_itm
      , and_dcpl_583 , and_dcpl_586 , and_dcpl_607});
  assign compute_sqrt_for_guess_inv_and_8_nl = compute_sqrt_for_guess_inv_mux1h_10_nl
      & (signext_22_1(~ and_dcpl_572)) & (signext_22_1(~ and_dcpl_592));
  assign compute_sqrt_for_guess_inv_mux1h_11_nl = MUX1HOT_v_5_5_2((reg_operator_40_24_true_AC_TRN_AC_WRAP_1_slc_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z_17_0_1_ftd[7:3]),
      (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[16:12]), 5'b01101, (INIT_2D_MEM_LOOP_2_1_asn_psp[16:12]),
      (QUANTIZE_ACTIVATION_LOOP_1_1_scale_sva[16:12]), {compute_sqrt_for_guess_inv_or_4_itm
      , compute_sqrt_for_guess_inv_or_3_itm , and_dcpl_583 , and_dcpl_586 , and_dcpl_607});
  assign compute_sqrt_for_guess_inv_and_9_nl = compute_sqrt_for_guess_inv_mux1h_11_nl
      & (signext_5_1(~ and_dcpl_572)) & (signext_5_1(~ and_dcpl_592));
  assign compute_sqrt_for_guess_inv_mux1h_12_nl = MUX1HOT_v_3_7_2((reg_operator_40_24_true_AC_TRN_AC_WRAP_1_slc_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z_17_0_1_ftd[2:0]),
      reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_4, (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[11:9]),
      3'b010, (INIT_2D_MEM_LOOP_2_1_asn_psp[11:9]), 3'b100, (QUANTIZE_ACTIVATION_LOOP_1_1_scale_sva[11:9]),
      {compute_sqrt_for_guess_inv_or_4_itm , and_dcpl_572 , compute_sqrt_for_guess_inv_or_3_itm
      , and_dcpl_583 , and_dcpl_586 , and_dcpl_592 , and_dcpl_607});
  assign compute_sqrt_for_guess_inv_mux1h_13_nl = MUX1HOT_v_9_7_2(reg_operator_40_24_true_AC_TRN_AC_WRAP_1_slc_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z_17_0_1_ftd_1,
      reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_5, (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[8:0]),
      9'b110010011, (INIT_2D_MEM_LOOP_2_1_asn_psp[8:0]), 9'b100111101, (QUANTIZE_ACTIVATION_LOOP_1_1_scale_sva[8:0]),
      {compute_sqrt_for_guess_inv_or_4_itm , and_dcpl_572 , compute_sqrt_for_guess_inv_or_3_itm
      , and_dcpl_583 , and_dcpl_586 , and_dcpl_592 , and_dcpl_607});
  assign nl_z_out_1 = $signed(({compute_sqrt_for_guess_inv_compute_sqrt_for_guess_inv_and_2_nl
      , compute_sqrt_for_guess_inv_compute_sqrt_for_guess_inv_and_3_nl , compute_sqrt_for_guess_inv_and_6_nl
      , compute_sqrt_for_guess_inv_mux1h_8_nl})) * $signed(({compute_sqrt_for_guess_inv_and_7_nl
      , compute_sqrt_for_guess_inv_and_8_nl , compute_sqrt_for_guess_inv_and_9_nl
      , compute_sqrt_for_guess_inv_mux1h_12_nl , compute_sqrt_for_guess_inv_mux1h_13_nl}));
  assign z_out_1 = nl_z_out_1[60:0];
  assign LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_or_11_nl =
      ((reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[32]) & (~ and_841_cse)) | and_dcpl_615;
  assign LINEAR_FORWARD_NO_MUL_LOOP_2_2_mux1h_5_nl = MUX1HOT_v_2_3_2(2'b01, (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[31:30]),
      (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[38:37]), {and_dcpl_615 , and_dcpl_622
      , and_841_cse});
  assign LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_and_1_nl =
      reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd & LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_or_cse;
  assign LINEAR_FORWARD_NO_MUL_LOOP_2_2_mux1h_6_nl = MUX1HOT_v_39_3_2(reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1,
      39'b000000000001001001111001101010010011011, 39'b000010010011110011010100100110101110011,
      {and_dcpl_615 , and_dcpl_622 , and_841_cse});
  assign nl_z_out_2 = $signed(conv_u2s_20_21({LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_or_cse
      , 1'b0 , LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_or_cse
      , 1'b0 , LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_or_cse
      , LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_or_cse , LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_or_cse
      , 1'b0 , LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_or_cse
      , LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_or_cse , 1'b0
      , LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_or_cse , 3'b000
      , LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_or_cse , LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_or_cse
      , LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_or_11_nl ,
      LINEAR_FORWARD_NO_MUL_LOOP_2_2_mux1h_5_nl})) * $signed(({LINEAR_FORWARD_NO_MUL_LOOP_2_2_LINEAR_FORWARD_NO_MUL_LOOP_2_2_and_1_nl
      , LINEAR_FORWARD_NO_MUL_LOOP_2_2_mux1h_6_nl}));
  assign z_out_2 = nl_z_out_2[59:0];
  assign LINEAR_FORWARD_NO_MUL_LOOP_2_mux_3_nl = MUX_s_1_2_2(reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd,
      (QUANTIZE_ACTIVATION_LOOP_1_1_scale_sva[39]), and_dcpl_641);
  assign LINEAR_FORWARD_NO_MUL_LOOP_2_mux_4_nl = MUX_v_39_2_2(reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1,
      (QUANTIZE_ACTIVATION_LOOP_1_1_scale_sva[38:0]), and_dcpl_641);
  assign nl_z_out_3 = $signed(conv_u2s_20_21({2'b10 , and_dcpl_641 , 1'b1 , (~ and_dcpl_641)
      , 3'b001 , and_dcpl_641 , 2'b10 , (~ and_dcpl_641) , 2'b01 , (signext_2_1(~
      and_dcpl_641)) , 1'b0 , ({{1{and_dcpl_641}}, and_dcpl_641}) , 1'b1})) * $signed(({LINEAR_FORWARD_NO_MUL_LOOP_2_mux_3_nl
      , LINEAR_FORWARD_NO_MUL_LOOP_2_mux_4_nl}));
  assign z_out_3 = nl_z_out_3[59:0];
  assign operator_40_24_true_AC_TRN_AC_WRAP_or_5_nl = (operator_40_24_true_AC_TRN_AC_WRAP_acc_66_itm[1])
      | and_dcpl_654 | and_dcpl_658;
  assign operator_40_24_true_AC_TRN_AC_WRAP_operator_40_24_true_AC_TRN_AC_WRAP_mux_3_nl
      = MUX_s_1_2_2((operator_40_24_true_AC_TRN_AC_WRAP_acc_66_itm[0]), (z_out_19[0]),
      operator_40_24_true_AC_TRN_AC_WRAP_or_2_cse_1);
  assign operator_40_24_true_AC_TRN_AC_WRAP_operator_40_24_true_AC_TRN_AC_WRAP_mux_4_nl
      = MUX_s_1_2_2((~ (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[32])), (z_out_19[2]), operator_40_24_true_AC_TRN_AC_WRAP_or_2_cse_1);
  assign operator_40_24_true_AC_TRN_AC_WRAP_operator_40_24_true_AC_TRN_AC_WRAP_mux_5_nl
      = MUX_s_1_2_2((~ (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[8])), (~ (z_out_19[1])), operator_40_24_true_AC_TRN_AC_WRAP_or_2_cse_1);
  assign nl_acc_nl = conv_u2u_3_4({operator_40_24_true_AC_TRN_AC_WRAP_or_5_nl , operator_40_24_true_AC_TRN_AC_WRAP_operator_40_24_true_AC_TRN_AC_WRAP_mux_3_nl
      , operator_40_24_true_AC_TRN_AC_WRAP_operator_40_24_true_AC_TRN_AC_WRAP_mux_4_nl})
      + conv_u2u_2_4({operator_40_24_true_AC_TRN_AC_WRAP_operator_40_24_true_AC_TRN_AC_WRAP_mux_5_nl
      , 1'b1});
  assign acc_nl = nl_acc_nl[3:0];
  assign z_out_4 = readslicef_4_3_1(acc_nl);
  assign operator_40_24_true_AC_TRN_AC_WRAP_mux_16_nl = MUX_s_1_2_2((operator_40_24_true_AC_TRN_AC_WRAP_acc_3_psp_sva_1[0]),
      (operator_40_24_true_AC_TRN_AC_WRAP_2_acc_3_psp_sva_1[0]), and_dcpl_669);
  assign operator_40_24_true_AC_TRN_AC_WRAP_mux_17_nl = MUX_s_1_2_2((~ (operator_40_24_true_AC_TRN_AC_WRAP_acc_3_psp_sva_1[2])),
      (~ (operator_40_24_true_AC_TRN_AC_WRAP_2_acc_3_psp_sva_1[2])), and_dcpl_669);
  assign operator_40_24_true_AC_TRN_AC_WRAP_mux_18_nl = MUX_s_1_2_2((~ (operator_40_24_true_AC_TRN_AC_WRAP_acc_3_psp_sva_1[1])),
      (~ (operator_40_24_true_AC_TRN_AC_WRAP_2_acc_3_psp_sva_1[1])), and_dcpl_669);
  assign nl_acc_1_nl = ({1'b1 , operator_40_24_true_AC_TRN_AC_WRAP_mux_16_nl , operator_40_24_true_AC_TRN_AC_WRAP_mux_17_nl})
      + conv_u2u_2_3({operator_40_24_true_AC_TRN_AC_WRAP_mux_18_nl , 1'b1});
  assign acc_1_nl = nl_acc_1_nl[2:0];
  assign z_out_5_1_0 = readslicef_3_2_1(acc_1_nl);
  assign compute_sqrt_for_mux1h_4_nl = MUX1HOT_v_3_5_2(3'b101, (signext_3_1(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[28])),
      APPLY_ROTARY_POS_EMB_LOOP_1_i_3_0_sva_2_0, (z_out_38[3:1]), (z_out_37[3:1]),
      {and_dcpl_676 , and_dcpl_683 , and_dcpl_689 , compute_sqrt_for_or_2_cse , and_dcpl_695});
  assign compute_sqrt_for_mux1h_5_nl = MUX1HOT_s_1_3_2((attention_5_1_384_384_8_48_attn_weights_rsci_q_d[28]),
      (z_out_38[0]), (z_out_37[0]), {and_dcpl_683 , compute_sqrt_for_or_2_cse , and_dcpl_695});
  assign compute_sqrt_for_or_7_nl = (compute_sqrt_for_mux1h_5_nl & (~ and_dcpl_689))
      | and_dcpl_676;
  assign compute_sqrt_for_and_3_nl = (reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_2_1[1])
      & (~(and_dcpl_676 | and_dcpl_683 | and_dcpl_694 | and_dcpl_695 | and_dcpl_699));
  assign compute_sqrt_for_or_8_nl = and_dcpl_689 | and_dcpl_694 | and_dcpl_695;
  assign compute_sqrt_for_mux1h_6_nl = MUX1HOT_v_3_4_2((z_out_11_4_0[3:1]), (signext_3_1(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[27])),
      APPLY_ROTARY_POS_EMB_LOOP_1_i_3_0_sva_2_0, GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2_0,
      {and_dcpl_676 , and_dcpl_683 , compute_sqrt_for_or_8_nl , and_dcpl_699});
  assign nl_acc_2_nl = conv_u2u_5_6({compute_sqrt_for_mux1h_4_nl , compute_sqrt_for_or_7_nl
      , compute_sqrt_for_and_3_nl}) + conv_u2u_4_6({compute_sqrt_for_mux1h_6_nl ,
      1'b1});
  assign acc_2_nl = nl_acc_2_nl[5:0];
  assign z_out_6 = readslicef_6_5_1(acc_2_nl);
  assign SF_LOOP_3_mux1h_13_nl = MUX1HOT_v_4_3_2((signext_4_1(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[36])),
      (signext_4_1(reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[17])), z_out_37, {and_dcpl_707
      , and_dcpl_712 , and_dcpl_718});
  assign SF_LOOP_3_mux1h_14_nl = MUX1HOT_v_3_3_2((signext_3_1(attention_5_1_384_384_8_48_attn_weights_rsci_q_d[35])),
      (signext_3_1(reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[16])), GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2_0,
      {and_dcpl_707 , and_dcpl_712 , and_dcpl_718});
  assign nl_z_out_7 = conv_u2u_4_5(SF_LOOP_3_mux1h_13_nl) + conv_u2u_3_5(SF_LOOP_3_mux1h_14_nl);
  assign z_out_7 = nl_z_out_7[4:0];
  assign and_1498_nl = and_1019_cse & and_dcpl_125 & and_dcpl_7;
  assign APPLY_ROTARY_POS_EMB_LOOP_6_APPLY_ROTARY_POS_EMB_LOOP_6_mux_2_nl = MUX_v_3_2_2((z_out_31[3:1]),
      (z_out_35[3:1]), and_1498_nl);
  assign nor_653_nl = ~((fsm_output[3]) | ((fsm_output[6]) ^ (fsm_output[4])));
  assign mux_1016_nl = MUX_s_1_2_2(nor_653_nl, nor_573_cse, fsm_output[2]);
  assign mux_1014_nl = MUX_s_1_2_2(mux_1008_cse, mux_1016_nl, fsm_output[0]);
  assign APPLY_ROTARY_POS_EMB_LOOP_6_or_7_nl = and_1347_cse | (mux_1014_nl & and_dcpl_26
      & (fsm_output[5]) & (fsm_output[1])) | (and_1019_cse & and_584_cse & and_dcpl_7);
  assign APPLY_ROTARY_POS_EMB_LOOP_6_APPLY_ROTARY_POS_EMB_LOOP_6_mux_3_nl = MUX_v_3_2_2(APPLY_ROTARY_POS_EMB_LOOP_1_i_3_0_sva_2_0,
      GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2_0, APPLY_ROTARY_POS_EMB_LOOP_6_or_7_nl);
  assign nl_z_out_8 = conv_u2u_3_4(APPLY_ROTARY_POS_EMB_LOOP_6_APPLY_ROTARY_POS_EMB_LOOP_6_mux_2_nl)
      + conv_u2u_3_4(APPLY_ROTARY_POS_EMB_LOOP_6_APPLY_ROTARY_POS_EMB_LOOP_6_mux_3_nl);
  assign z_out_8 = nl_z_out_8[3:0];
  assign nl_acc_5_nl = conv_u2u_3_4({(z_out_19[3]) , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[8])
      , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[11])}) + conv_s2u_3_4({1'b1 , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[10])
      , 1'b1});
  assign acc_5_nl = nl_acc_5_nl[3:0];
  assign z_out_9 = readslicef_4_3_1(acc_5_nl);
  assign nl_acc_6_nl = conv_u2u_5_7({(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[14]) , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[11:9])
      , (z_out_19[2])}) + conv_s2u_5_7({(z_out_19[5:4]) , (signext_2_1(GEMM_3D_FLOAT_LOOP_4_1_asn_itm[39]))
      , 1'b1});
  assign acc_6_nl = nl_acc_6_nl[6:0];
  assign z_out_10 = readslicef_7_6_1(acc_6_nl);
  assign nl_z_out_11_4_0 = conv_u2u_4_5(APPLY_ROTARY_POS_EMB_LOOP_6_acc_28_sdt) +
      5'b00001;
  assign z_out_11_4_0 = nl_z_out_11_4_0[4:0];
  assign or_1239_tmp = ((((LINEAR_FORWARD_NO_MUL_LOOP_5_2_weight_val_LINEAR_FORWARD_NO_MUL_LOOP_5_2_weight_val_slc_LINEAR_FORWARD_NO_MUL_LOOP_4_2_packed_val_LINEAR_FORWARD_NO_MUL_LOOP_5_2_weight_val_conc_1_1_1_0_svs==2'b01))
      | LINEAR_FORWARD_NO_MUL_LOOP_5_2_LINEAR_FORWARD_NO_MUL_LOOP_5_2_and_1_cse_1)
      & and_dcpl_788) | (LINEAR_FORWARD_NO_MUL_LOOP_5_or_itm & and_dcpl_795) | (CACHE_UPDATE_LOOP_3_CACHE_UPDATE_LOOP_3_nor_itm
      & and_dcpl_791);
  assign and_1530_nl = (fsm_output[4]) & (~ (fsm_output[7])) & (~ (fsm_output[8]))
      & (fsm_output[6]) & (fsm_output[3]) & nor_226_cse & (fsm_output[1:0]==2'b10);
  assign LINEAR_FORWARD_NO_MUL_LOOP_5_2_mux1h_1_tmp = MUX1HOT_s_1_3_2(LINEAR_FORWARD_NO_MUL_LOOP_5_2_LINEAR_FORWARD_NO_MUL_LOOP_5_2_and_1_cse_1,
      LINEAR_FORWARD_NO_MUL_LOOP_5_1_LINEAR_FORWARD_NO_MUL_LOOP_5_1_and_3_cse, CACHE_UPDATE_LOOP_3_CACHE_UPDATE_LOOP_3_nor_itm,
      {and_1530_nl , (fsm_output[0]) , (~ (fsm_output[1]))});
  assign operator_40_24_true_AC_TRN_AC_WRAP_8_true_2_mux1h_3_nl = MUX1HOT_v_4_5_2((attention_5_1_384_384_8_48_v_proj_re_rsci_q_d[39:36]),
      (INIT_2D_MEM_LOOP_2_1_asn_psp[39:36]), (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[39:36]),
      (output_rsci_q_d[39:36]), reg_attention_round_a_cse_slc, {and_dcpl_788 , and_dcpl_791
      , and_dcpl_795 , and_dcpl_800 , operator_40_24_true_AC_TRN_AC_WRAP_8_true_2_or_cse});
  assign operator_40_24_true_AC_TRN_AC_WRAP_8_true_2_mux1h_4_nl = MUX1HOT_v_20_5_2((attention_5_1_384_384_8_48_v_proj_re_rsci_q_d[35:16]),
      (INIT_2D_MEM_LOOP_2_1_asn_psp[35:16]), (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[35:16]),
      (output_rsci_q_d[35:16]), (RMS_NORM_LOOP_2_mul_1_itm[51:32]), {and_dcpl_788
      , and_dcpl_791 , and_dcpl_795 , and_dcpl_800 , operator_40_24_true_AC_TRN_AC_WRAP_8_true_2_or_cse});
  assign nl_LINEAR_FORWARD_NO_MUL_LOOP_5_3_else_if_acc_3_nl =  -attention_5_1_384_384_8_48_quantized_final_output_rsci_q_d;
  assign LINEAR_FORWARD_NO_MUL_LOOP_5_3_else_if_acc_3_nl = nl_LINEAR_FORWARD_NO_MUL_LOOP_5_3_else_if_acc_3_nl[7:0];
  assign operator_40_24_true_AC_TRN_AC_WRAP_8_true_2_and_2_nl = (~ LINEAR_FORWARD_NO_MUL_LOOP_5_1_LINEAR_FORWARD_NO_MUL_LOOP_5_1_and_3_cse)
      & and_dcpl_800;
  assign operator_40_24_true_AC_TRN_AC_WRAP_8_true_2_and_3_nl = LINEAR_FORWARD_NO_MUL_LOOP_5_1_LINEAR_FORWARD_NO_MUL_LOOP_5_1_and_3_cse
      & and_dcpl_800;
  assign operator_40_24_true_AC_TRN_AC_WRAP_8_true_2_mux1h_5_nl = MUX1HOT_v_8_3_2(attention_5_1_384_384_8_48_quantized_final_output_rsci_q_d,
      LINEAR_FORWARD_NO_MUL_LOOP_5_3_else_if_acc_3_nl, (signext_8_1(~ (RMS_NORM_LOOP_2_mul_1_itm[31]))),
      {operator_40_24_true_AC_TRN_AC_WRAP_8_true_2_and_2_nl , operator_40_24_true_AC_TRN_AC_WRAP_8_true_2_and_3_nl
      , operator_40_24_true_AC_TRN_AC_WRAP_8_true_2_or_cse});
  assign operator_40_24_true_AC_TRN_AC_WRAP_8_true_2_or_5_nl = and_dcpl_788 | and_dcpl_791
      | and_dcpl_795;
  assign operator_40_24_true_AC_TRN_AC_WRAP_8_true_2_or_4_nl = MUX_v_8_2_2(operator_40_24_true_AC_TRN_AC_WRAP_8_true_2_mux1h_5_nl,
      8'b11111111, operator_40_24_true_AC_TRN_AC_WRAP_8_true_2_or_5_nl);
  assign nl_LINEAR_FORWARD_NO_MUL_LOOP_5_2_else_if_acc_3_nl =  -attention_5_1_384_384_8_48_quantized_hidden_states_rsci_q_d;
  assign LINEAR_FORWARD_NO_MUL_LOOP_5_2_else_if_acc_3_nl = nl_LINEAR_FORWARD_NO_MUL_LOOP_5_2_else_if_acc_3_nl[7:0];
  assign and_1531_nl = (~ LINEAR_FORWARD_NO_MUL_LOOP_5_2_mux1h_1_tmp) & or_1239_tmp;
  assign and_1532_nl = LINEAR_FORWARD_NO_MUL_LOOP_5_2_mux1h_1_tmp & or_1239_tmp;
  assign mux1h_nl = MUX1HOT_v_8_3_2(operator_40_24_true_AC_TRN_AC_WRAP_8_true_2_or_4_nl,
      attention_5_1_384_384_8_48_quantized_hidden_states_rsci_q_d, LINEAR_FORWARD_NO_MUL_LOOP_5_2_else_if_acc_3_nl,
      {(~ or_1239_tmp) , and_1531_nl , and_1532_nl});
  assign nor_654_nl = ~((((LINEAR_FORWARD_NO_MUL_LOOP_5_2_weight_val_LINEAR_FORWARD_NO_MUL_LOOP_5_2_weight_val_slc_LINEAR_FORWARD_NO_MUL_LOOP_4_2_packed_val_LINEAR_FORWARD_NO_MUL_LOOP_5_2_weight_val_conc_1_1_1_0_svs!=2'b01))
      & (~ LINEAR_FORWARD_NO_MUL_LOOP_5_2_LINEAR_FORWARD_NO_MUL_LOOP_5_2_and_1_cse_1)
      & and_dcpl_788) | ((~ LINEAR_FORWARD_NO_MUL_LOOP_5_or_itm) & and_dcpl_795)
      | ((~ CACHE_UPDATE_LOOP_3_CACHE_UPDATE_LOOP_3_nor_itm) & and_dcpl_791) | ((~
      LINEAR_FORWARD_NO_MUL_LOOP_5_1_or_cse) & and_dcpl_800));
  assign and_1502_nl = MUX_v_8_2_2(8'b00000000, mux1h_nl, nor_654_nl);
  assign nl_z_out_12_23_0 = ({operator_40_24_true_AC_TRN_AC_WRAP_8_true_2_mux1h_3_nl
      , operator_40_24_true_AC_TRN_AC_WRAP_8_true_2_mux1h_4_nl}) + conv_s2u_8_24(and_1502_nl);
  assign z_out_12_23_0 = nl_z_out_12_23_0[23:0];
  assign INIT_2D_MEM_LOOP_2_2_or_5_nl = mux_973_cse | (fsm_output[7]);
  assign nl_z_out_13 = INIT_2D_MEM_LOOP_2_2_acc_itm + conv_s2u_2_9({INIT_2D_MEM_LOOP_2_2_or_5_nl
      , 1'b1});
  assign z_out_13 = nl_z_out_13[8:0];
  assign or_1242_nl = (fsm_output[5]) | (fsm_output[6]) | (~ (fsm_output[8]));
  assign mux_1019_nl = MUX_s_1_2_2(or_544_cse, or_577_cse, fsm_output[5]);
  assign mux_1018_nl = MUX_s_1_2_2(or_1242_nl, mux_1019_nl, fsm_output[0]);
  assign RMS_NORM_LOOP_2_or_3_nl = and_dcpl_826 | ((~(mux_1018_nl | (fsm_output[7])))
      & nor_cse & nor_411_cse);
  assign RMS_NORM_LOOP_2_RMS_NORM_LOOP_2_mux_1_nl = MUX_v_9_2_2(RMS_NORM_LOOP_2_2_dfr_sva_8_0,
      reg_operator_40_24_true_AC_TRN_AC_WRAP_1_slc_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z_17_0_1_ftd_1,
      RMS_NORM_LOOP_2_or_3_nl);
  assign nl_z_out_14 = RMS_NORM_LOOP_2_RMS_NORM_LOOP_2_mux_1_nl + conv_s2u_2_9({and_dcpl_826
      , 1'b1});
  assign z_out_14 = nl_z_out_14[8:0];
  assign nl_z_out_15 = SF_LOOP_3_acc_17_itm_8_0 + conv_s2u_2_9({(~ not_tmp_775) ,
      1'b1});
  assign z_out_15 = nl_z_out_15[8:0];
  assign RMS_NORM_LOOP_2_2_mux_6_nl = MUX_s_1_2_2((GEMM_3D_FLOAT_LOOP_4_1_asn_itm[39]),
      reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd, and_dcpl_863);
  assign RMS_NORM_LOOP_2_2_mux_7_nl = MUX_v_39_2_2((GEMM_3D_FLOAT_LOOP_4_1_asn_itm[38:0]),
      reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1, and_dcpl_863);
  assign RMS_NORM_LOOP_2_2_RMS_NORM_LOOP_2_2_and_2_nl = MUX_v_40_2_2(40'b0000000000000000000000000000000000000000,
      (RMS_NORM_LOOP_2_2_mul_1_itm[52:13]), and_dcpl_863);
  assign RMS_NORM_LOOP_2_2_mux_8_nl = MUX_s_1_2_2(reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_3,
      (RMS_NORM_LOOP_2_2_mul_1_itm[12]), and_dcpl_863);
  assign RMS_NORM_LOOP_2_2_mux_9_nl = MUX_v_3_2_2(reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_4,
      (RMS_NORM_LOOP_2_2_mul_1_itm[11:9]), and_dcpl_863);
  assign RMS_NORM_LOOP_2_2_mux_10_nl = MUX_v_9_2_2(reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_5,
      (RMS_NORM_LOOP_2_2_mul_1_itm[8:0]), and_dcpl_863);
  assign nl_z_out_17 = $signed(({RMS_NORM_LOOP_2_2_mux_6_nl , RMS_NORM_LOOP_2_2_mux_7_nl}))
      * $signed(({RMS_NORM_LOOP_2_2_RMS_NORM_LOOP_2_2_and_2_nl , RMS_NORM_LOOP_2_2_mux_8_nl
      , RMS_NORM_LOOP_2_2_mux_9_nl , RMS_NORM_LOOP_2_2_mux_10_nl}));
  assign z_out_17 = nl_z_out_17[71:0];
  assign RMS_NORM_LOOP_1_1_mux_36_nl = MUX_s_1_2_2((for_for_strm_in_tmp_sva_31_2[29]),
      reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd, and_dcpl_879);
  assign RMS_NORM_LOOP_1_1_mux_37_nl = MUX_v_39_2_2(({{9{for_for_strm_in_tmp_sva_31_2[29]}},
      for_for_strm_in_tmp_sva_31_2}), reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1, and_dcpl_879);
  assign RMS_NORM_LOOP_1_1_mux_38_nl = MUX_v_52_2_2(({{22{for_for_strm_in_tmp_sva_31_2[29]}},
      for_for_strm_in_tmp_sva_31_2}), RMS_NORM_LOOP_2_mul_1_itm, and_dcpl_879);
  assign nl_mul_5_nl = $signed(({RMS_NORM_LOOP_1_1_mux_36_nl , RMS_NORM_LOOP_1_1_mux_37_nl}))
      * $signed(RMS_NORM_LOOP_1_1_mux_38_nl);
  assign mul_5_nl = nl_mul_5_nl[67:0];
  assign z_out_18_67_16 = readslicef_68_52_16(mul_5_nl);
  assign nl_z_out_19 = reg_operator_40_24_true_AC_TRN_AC_WRAP_acc_20_cse + ({5'b10111
      , (GEMM_3D_FLOAT_LOOP_4_1_asn_itm[7])});
  assign z_out_19 = nl_z_out_19[5:0];
  assign nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_1_nl = ({operator_80_48_true_AC_TRN_AC_WRAP_operator_80_48_true_AC_TRN_AC_WRAP_slc_SOFTMAX_LOOP_4_sqr_56_1_itm_slc
      , (RMS_NORM_LOOP_2_mul_1_itm[51:33])}) + 24'b000000000000000000000001;
  assign operator_40_24_true_AC_TRN_AC_WRAP_acc_1_nl = nl_operator_40_24_true_AC_TRN_AC_WRAP_acc_1_nl[23:0];
  assign RMS_NORM_LOOP_1_1_mux1h_5_nl = MUX1HOT_v_24_3_2((GEMM_3D_FLOAT_LOOP_4_1_asn_itm[39:16]),
      (attention_5_1_384_384_8_48_attn_weights_rsci_q_d[39:16]), operator_40_24_true_AC_TRN_AC_WRAP_acc_1_nl,
      {RMS_NORM_LOOP_1_1_or_ssc , and_dcpl_908 , and_dcpl_911});
  assign RMS_NORM_LOOP_1_1_mux1h_6_nl = MUX1HOT_v_16_3_2((GEMM_3D_FLOAT_LOOP_4_1_asn_itm[15:0]),
      (attention_5_1_384_384_8_48_attn_weights_rsci_q_d[15:0]), (RMS_NORM_LOOP_2_mul_1_itm[32:17]),
      {RMS_NORM_LOOP_1_1_or_ssc , and_dcpl_908 , and_dcpl_911});
  assign RMS_NORM_LOOP_1_1_or_3_nl = (~(and_dcpl_898 | and_dcpl_901 | and_dcpl_911
      | and_dcpl_918 | and_dcpl_921)) | and_dcpl_908;
  assign RMS_NORM_LOOP_1_1_mux1h_7_nl = MUX1HOT_s_1_4_2((RMS_NORM_LOOP_1_1_slc_RMS_NORM_LOOP_1_1_RMS_NORM_LOOP_1_1_mul_55_16_itm[39]),
      (reg_attention_round_a_cse_slc[3]), (~ (INIT_2D_MEM_LOOP_2_1_asn_psp[39])),
      reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd, {and_dcpl_898 , RMS_NORM_LOOP_1_1_or_1_itm
      , and_dcpl_908 , and_dcpl_911});
  assign RMS_NORM_LOOP_1_1_mux1h_8_nl = MUX1HOT_v_3_4_2((RMS_NORM_LOOP_1_1_slc_RMS_NORM_LOOP_1_1_RMS_NORM_LOOP_1_1_mul_55_16_itm[38:36]),
      (reg_attention_round_a_cse_slc[2:0]), (~ (INIT_2D_MEM_LOOP_2_1_asn_psp[38:36])),
      (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[38:36]), {and_dcpl_898 , RMS_NORM_LOOP_1_1_or_1_itm
      , and_dcpl_908 , and_dcpl_911});
  assign RMS_NORM_LOOP_1_1_mux1h_9_nl = MUX1HOT_v_36_4_2((RMS_NORM_LOOP_1_1_slc_RMS_NORM_LOOP_1_1_RMS_NORM_LOOP_1_1_mul_55_16_itm[35:0]),
      (RMS_NORM_LOOP_2_mul_1_itm[51:16]), (~ (INIT_2D_MEM_LOOP_2_1_asn_psp[35:0])),
      (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[35:0]), {and_dcpl_898 , RMS_NORM_LOOP_1_1_or_1_itm
      , and_dcpl_908 , and_dcpl_911});
  assign nl_acc_13_nl = ({RMS_NORM_LOOP_1_1_mux1h_5_nl , RMS_NORM_LOOP_1_1_mux1h_6_nl
      , RMS_NORM_LOOP_1_1_or_3_nl}) + ({RMS_NORM_LOOP_1_1_mux1h_7_nl , RMS_NORM_LOOP_1_1_mux1h_8_nl
      , RMS_NORM_LOOP_1_1_mux1h_9_nl , 1'b1});
  assign acc_13_nl = nl_acc_13_nl[40:0];
  assign z_out_20 = readslicef_41_40_1(acc_13_nl);
  assign SF_LOOP_3_mux_22_nl = MUX_v_2_2_2((reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[21:20]),
      (SF_LOOP_3_acc_5_psp_sva[19:18]), and_dcpl_935);
  assign SF_LOOP_3_mux_23_nl = MUX_v_4_2_2(4'b0110, 4'b1001, and_dcpl_935);
  assign nl_z_out_21 = SF_LOOP_3_mux_22_nl * ({4'b1000 , SF_LOOP_3_mux_23_nl , 3'b001
      , and_dcpl_935 , 1'b0 , (~ and_dcpl_935) , 2'b01});
  assign z_out_21 = nl_z_out_21[16:0];
  assign SF_LOOP_3_mux_24_nl = MUX_v_2_2_2((reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[26:25]),
      (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[13:12]), and_dcpl_949);
  assign SF_LOOP_3_mux_25_nl = MUX_v_3_2_2(3'b101, 3'b010, and_dcpl_949);
  assign nl_z_out_22 = SF_LOOP_3_mux_24_nl * ({(~ and_dcpl_949) , 2'b00 , (~ and_dcpl_949)
      , 2'b00 , (signext_4_1(~ and_dcpl_949)) , 2'b00 , (~ and_dcpl_949) , 2'b10
      , SF_LOOP_3_mux_25_nl , 1'b0 , and_dcpl_949 , 1'b1 , and_dcpl_949 , 1'b1});
  assign z_out_22 = nl_z_out_22[23:0];
  assign SF_LOOP_3_mux_26_nl = MUX_v_2_2_2((reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[24:23]),
      (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[13:12]), and_dcpl_963);
  assign z_out_23 = SF_LOOP_3_mux_26_nl * ({6'b101110 , (~ and_dcpl_963) , 2'b00
      , (~ and_dcpl_963) , 3'b011 , ({{1{and_dcpl_963}}, and_dcpl_963}) , 1'b1});
  assign not_2464_nl = ~ and_1258_cse;
  assign APPLY_ROTARY_POS_EMB_LOOP_6_APPLY_ROTARY_POS_EMB_LOOP_6_and_9_nl = MUX_v_8_2_2(8'b00000000,
      reg_operator_40_24_true_AC_TRN_AC_WRAP_1_slc_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z_17_0_1_ftd,
      not_2464_nl);
  assign not_2465_nl = ~ and_1258_cse;
  assign APPLY_ROTARY_POS_EMB_LOOP_6_APPLY_ROTARY_POS_EMB_LOOP_6_and_10_nl = MUX_v_7_2_2(7'b0000000,
      (reg_operator_40_24_true_AC_TRN_AC_WRAP_1_slc_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z_17_0_1_ftd_1[8:2]),
      not_2465_nl);
  assign APPLY_ROTARY_POS_EMB_LOOP_6_mux_33_nl = MUX_v_2_2_2((reg_operator_40_24_true_AC_TRN_AC_WRAP_1_slc_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z_17_0_1_ftd_1[1:0]),
      (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[34:33]), and_1258_cse);
  assign APPLY_ROTARY_POS_EMB_LOOP_6_mux_34_nl = MUX_v_40_2_2(INIT_2D_MEM_LOOP_2_1_asn_psp,
      40'b0000000001001001111001101010010011010111, and_1258_cse);
  assign nl_z_out_25 = $signed(({APPLY_ROTARY_POS_EMB_LOOP_6_APPLY_ROTARY_POS_EMB_LOOP_6_and_9_nl
      , APPLY_ROTARY_POS_EMB_LOOP_6_APPLY_ROTARY_POS_EMB_LOOP_6_and_10_nl , APPLY_ROTARY_POS_EMB_LOOP_6_mux_33_nl}))
      * $signed(APPLY_ROTARY_POS_EMB_LOOP_6_mux_34_nl);
  assign z_out_25 = nl_z_out_25[55:0];
  assign APPLY_ROTARY_POS_EMB_LOOP_6_mux_35_nl = MUX_v_4_2_2(reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_2,
      4'b1101, and_1285_cse);
  assign not_2466_nl = ~ and_1288_cse;
  assign APPLY_ROTARY_POS_EMB_LOOP_6_APPLY_ROTARY_POS_EMB_LOOP_6_and_11_nl = MUX_v_4_2_2(4'b0000,
      APPLY_ROTARY_POS_EMB_LOOP_6_mux_35_nl, not_2466_nl);
  assign APPLY_ROTARY_POS_EMB_LOOP_6_APPLY_ROTARY_POS_EMB_LOOP_6_and_12_nl = reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_3
      & APPLY_ROTARY_POS_EMB_LOOP_6_nor_cse;
  assign APPLY_ROTARY_POS_EMB_LOOP_6_mux_36_nl = MUX_v_3_2_2(reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_4,
      3'b010, and_1285_cse);
  assign not_2467_nl = ~ and_1288_cse;
  assign APPLY_ROTARY_POS_EMB_LOOP_6_APPLY_ROTARY_POS_EMB_LOOP_6_and_13_nl = MUX_v_3_2_2(3'b000,
      APPLY_ROTARY_POS_EMB_LOOP_6_mux_36_nl, not_2467_nl);
  assign APPLY_ROTARY_POS_EMB_LOOP_6_mux_37_nl = MUX_v_7_2_2((reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_5[8:2]),
      7'b0101010, and_1285_cse);
  assign not_2468_nl = ~ and_1288_cse;
  assign APPLY_ROTARY_POS_EMB_LOOP_6_APPLY_ROTARY_POS_EMB_LOOP_6_and_14_nl = MUX_v_7_2_2(7'b0000000,
      APPLY_ROTARY_POS_EMB_LOOP_6_mux_37_nl, not_2468_nl);
  assign APPLY_ROTARY_POS_EMB_LOOP_6_mux_38_nl = MUX_v_2_2_2((reg_operator_40_24_true_AC_TRN_AC_WRAP_8_true_1_acc_ftd_5[1:0]),
      (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[24:23]), and_1288_cse);
  assign APPLY_ROTARY_POS_EMB_LOOP_6_APPLY_ROTARY_POS_EMB_LOOP_6_or_3_nl = MUX_v_2_2_2(APPLY_ROTARY_POS_EMB_LOOP_6_mux_38_nl,
      2'b11, and_1285_cse);
  assign APPLY_ROTARY_POS_EMB_LOOP_6_mux_39_nl = MUX_v_37_2_2((GEMM_3D_FLOAT_LOOP_4_1_asn_itm[39:3]),
      37'b0000000000000000000100100111100110101, and_1288_cse);
  assign not_2469_nl = ~ and_1285_cse;
  assign APPLY_ROTARY_POS_EMB_LOOP_6_APPLY_ROTARY_POS_EMB_LOOP_6_and_15_nl = MUX_v_37_2_2(37'b0000000000000000000000000000000000000,
      APPLY_ROTARY_POS_EMB_LOOP_6_mux_39_nl, not_2469_nl);
  assign APPLY_ROTARY_POS_EMB_LOOP_6_mux1h_20_nl = MUX1HOT_v_3_3_2((GEMM_3D_FLOAT_LOOP_4_1_asn_itm[2:0]),
      (attention_5_1_384_384_8_48_attn_weights_rsci_q_d[32:30]), 3'b001, {and_1280_cse
      , and_1285_cse , and_1288_cse});
  assign nl_z_out_26 = $signed(({APPLY_ROTARY_POS_EMB_LOOP_6_APPLY_ROTARY_POS_EMB_LOOP_6_and_11_nl
      , APPLY_ROTARY_POS_EMB_LOOP_6_APPLY_ROTARY_POS_EMB_LOOP_6_and_12_nl , APPLY_ROTARY_POS_EMB_LOOP_6_APPLY_ROTARY_POS_EMB_LOOP_6_and_13_nl
      , APPLY_ROTARY_POS_EMB_LOOP_6_APPLY_ROTARY_POS_EMB_LOOP_6_and_14_nl , APPLY_ROTARY_POS_EMB_LOOP_6_APPLY_ROTARY_POS_EMB_LOOP_6_or_3_nl}))
      * $signed(({APPLY_ROTARY_POS_EMB_LOOP_6_APPLY_ROTARY_POS_EMB_LOOP_6_and_15_nl
      , APPLY_ROTARY_POS_EMB_LOOP_6_mux1h_20_nl}));
  assign z_out_26 = nl_z_out_26[55:0];
  assign SF_LOOP_3_mux_27_nl = MUX_v_8_2_2(8'b11101010, reg_operator_40_24_true_AC_TRN_AC_WRAP_1_slc_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z_17_0_1_ftd,
      and_1280_cse);
  assign not_2470_nl = ~ and_1288_cse;
  assign SF_LOOP_3_SF_LOOP_3_and_4_nl = MUX_v_8_2_2(8'b00000000, SF_LOOP_3_mux_27_nl,
      not_2470_nl);
  assign SF_LOOP_3_mux_28_nl = MUX_v_7_2_2(7'b0000101, (reg_operator_40_24_true_AC_TRN_AC_WRAP_1_slc_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z_17_0_1_ftd_1[8:2]),
      and_1280_cse);
  assign not_2471_nl = ~ and_1288_cse;
  assign SF_LOOP_3_SF_LOOP_3_and_5_nl = MUX_v_7_2_2(7'b0000000, SF_LOOP_3_mux_28_nl,
      not_2471_nl);
  assign SF_LOOP_3_mux1h_15_nl = MUX1HOT_v_2_3_2(2'b01, (reg_operator_40_24_true_AC_TRN_AC_WRAP_1_slc_operator_40_24_true_AC_TRN_AC_WRAP_1_div_cmp_z_17_0_1_ftd_1[1:0]),
      (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[21:20]), {and_1285_cse , and_1280_cse
      , and_1288_cse});
  assign SF_LOOP_3_SF_LOOP_3_and_6_nl = reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd & APPLY_ROTARY_POS_EMB_LOOP_6_nor_cse;
  assign SF_LOOP_3_mux_29_nl = MUX_v_35_2_2((reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[38:4]),
      35'b00000000000000000000010010011110011, and_1288_cse);
  assign not_2472_nl = ~ and_1285_cse;
  assign SF_LOOP_3_SF_LOOP_3_and_7_nl = MUX_v_35_2_2(35'b00000000000000000000000000000000000,
      SF_LOOP_3_mux_29_nl, not_2472_nl);
  assign SF_LOOP_3_mux1h_16_nl = MUX1HOT_v_4_3_2((attention_5_1_384_384_8_48_attn_weights_rsci_q_d[11:8]),
      (reg_GEMM_3D_FLOAT_LOOP_3_asn_psp_ftd_1[3:0]), 4'b0101, {and_1285_cse , and_1280_cse
      , and_1288_cse});
  assign nl_z_out_27 = $signed(({SF_LOOP_3_SF_LOOP_3_and_4_nl , SF_LOOP_3_SF_LOOP_3_and_5_nl
      , SF_LOOP_3_mux1h_15_nl})) * $signed(({SF_LOOP_3_SF_LOOP_3_and_6_nl , SF_LOOP_3_SF_LOOP_3_and_7_nl
      , SF_LOOP_3_mux1h_16_nl}));
  assign z_out_27 = nl_z_out_27[55:0];
  assign nor_656_nl = ~(mux_973_cse | (fsm_output[7]));
  assign nor_657_nl = ~((~ (fsm_output[2])) | (fsm_output[5]) | (~((fsm_output[7])
      & (fsm_output[4]))));
  assign mux_1020_nl = MUX_s_1_2_2(nor_470_cse, nor_657_nl, fsm_output[0]);
  assign and_1512_nl = mux_1020_nl & (~ (fsm_output[8])) & (fsm_output[6]) & nor_419_cse;
  assign and_1514_nl = (fsm_output[3:2]==2'b11) & mux_988_cse;
  assign nor_658_nl = ~((~ (fsm_output[4])) | (fsm_output[6]));
  assign mux_1024_nl = MUX_s_1_2_2(nor_658_nl, nor_tmp_79, fsm_output[3]);
  assign mux_1023_nl = MUX_s_1_2_2(mux_1024_nl, nor_571_cse, fsm_output[2]);
  assign mux_1022_nl = MUX_s_1_2_2(and_1514_nl, mux_1023_nl, fsm_output[1]);
  assign nor_659_nl = ~((~ (fsm_output[1])) | (fsm_output[3]) | (fsm_output[6]) |
      (fsm_output[4]));
  assign mux_1021_nl = MUX_s_1_2_2(mux_1022_nl, nor_659_nl, fsm_output[0]);
  assign and_1513_nl = mux_1021_nl & (fsm_output[7]) & (~ (fsm_output[8])) & (fsm_output[5]);
  assign for_for_mux1h_7_nl = MUX1HOT_v_2_3_2((z_out_13[8:7]), (LINEAR_FORWARD_NO_MUL_LOOP_3_ko_2_0_sva_2[2:1]),
      (RESHAPE_2D_TO_3D_LOOP_3_1_k_5_0_sva_2[5:4]), {nor_656_nl , and_1512_nl , and_1513_nl});
  assign nl_for_for_acc_nl = ({1'b1 , for_for_mux1h_7_nl}) + 3'b001;
  assign for_for_acc_nl = nl_for_for_acc_nl[2:0];
  assign z_out_28_2 = readslicef_3_1_2(for_for_acc_nl);
  assign QUANTIZE_ACTIVATION_LOOP_3_mux_3_nl = MUX_v_2_2_2((QUANTIZE_ACTIVATION_LOOP_3_jo_2_0_sva_3[2:1]),
      (z_out_15[8:7]), not_tmp_775);
  assign nl_QUANTIZE_ACTIVATION_LOOP_3_acc_nl = ({1'b1 , QUANTIZE_ACTIVATION_LOOP_3_mux_3_nl})
      + 3'b001;
  assign QUANTIZE_ACTIVATION_LOOP_3_acc_nl = nl_QUANTIZE_ACTIVATION_LOOP_3_acc_nl[2:0];
  assign z_out_29_2 = readslicef_3_1_2(QUANTIZE_ACTIVATION_LOOP_3_acc_nl);
  assign or_1243_nl = (fsm_output[6:0]!=7'b1100000);
  assign or_1244_nl = (fsm_output[0]) | (~ (fsm_output[3])) | (~ (fsm_output[5]))
      | (fsm_output[6]);
  assign mux_1027_nl = MUX_s_1_2_2(or_tmp_962, or_1244_nl, fsm_output[4]);
  assign nand_268_nl = ~((fsm_output[1]) & (~ mux_1027_nl));
  assign or_1246_nl = (~ (fsm_output[3])) | (fsm_output[5]) | (~ (fsm_output[6]));
  assign or_1247_nl = (fsm_output[3]) | (~ (fsm_output[5])) | (fsm_output[6]);
  assign mux_1029_nl = MUX_s_1_2_2(or_1246_nl, or_1247_nl, fsm_output[0]);
  assign mux_1028_nl = MUX_s_1_2_2(or_tmp_962, mux_1029_nl, fsm_output[4]);
  assign or_1245_nl = (fsm_output[1]) | mux_1028_nl;
  assign mux_1026_nl = MUX_s_1_2_2(nand_268_nl, or_1245_nl, fsm_output[2]);
  assign mux_1025_nl = MUX_s_1_2_2(or_1243_nl, mux_1026_nl, fsm_output[7]);
  assign nor_660_nl = ~(mux_1025_nl | (fsm_output[8]));
  assign nor_661_nl = ~((fsm_output[2]) | (~ (fsm_output[4])));
  assign mux_1031_nl = MUX_s_1_2_2((~ (fsm_output[4])), (fsm_output[4]), fsm_output[2]);
  assign mux_1030_nl = MUX_s_1_2_2(nor_661_nl, mux_1031_nl, fsm_output[0]);
  assign and_1515_nl = mux_1030_nl & (fsm_output[8:7]==2'b01) & and_dcpl_894 & (fsm_output[5])
      & (fsm_output[1]);
  assign and_1516_nl = (~ (fsm_output[4])) & (fsm_output[7]) & (~ (fsm_output[8]))
      & and_dcpl_894 & (fsm_output[5]) & (fsm_output[2]) & (fsm_output[1]) & (fsm_output[0]);
  assign LINEAR_FORWARD_NO_MUL_LOOP_3_2_mux1h_3_nl = MUX1HOT_v_2_3_2((LINEAR_FORWARD_NO_MUL_LOOP_3_2_ko_2_0_sva_1_mx0w2[2:1]),
      (RESHAPE_2D_TO_3D_LOOP_3_k_5_0_sva_2[5:4]), (APPLY_ROTARY_POS_EMB_LOOP_3_k_4_0_sva_2[4:3]),
      {nor_660_nl , and_1515_nl , and_1516_nl});
  assign nl_LINEAR_FORWARD_NO_MUL_LOOP_3_2_acc_nl = ({1'b1 , LINEAR_FORWARD_NO_MUL_LOOP_3_2_mux1h_3_nl})
      + 3'b001;
  assign LINEAR_FORWARD_NO_MUL_LOOP_3_2_acc_nl = nl_LINEAR_FORWARD_NO_MUL_LOOP_3_2_acc_nl[2:0];
  assign z_out_30_2 = readslicef_3_1_2(LINEAR_FORWARD_NO_MUL_LOOP_3_2_acc_nl);
  assign TRANSPOSE_LAST_TWO_DIMS_LOOP_3_or_4_nl = and_dcpl_1056 | and_1347_cse |
      and_dcpl_1077;
  assign TRANSPOSE_LAST_TWO_DIMS_LOOP_3_TRANSPOSE_LAST_TWO_DIMS_LOOP_3_mux_1_nl =
      MUX_v_3_2_2(APPLY_ROTARY_POS_EMB_LOOP_1_i_3_0_sva_2_0, GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2_0,
      TRANSPOSE_LAST_TWO_DIMS_LOOP_3_or_4_nl);
  assign and_1517_nl = and_dcpl_1051 & and_dcpl_894 & and_584_cse & and_706_cse;
  assign TRANSPOSE_LAST_TWO_DIMS_LOOP_3_or_5_nl = and_dcpl_1056 | (mux_988_cse &
      (fsm_output[7]) & (~ (fsm_output[8])) & (fsm_output[3]) & and_584_cse & nor_413_cse);
  assign TRANSPOSE_LAST_TWO_DIMS_LOOP_3_or_6_nl = and_1347_cse | (and_dcpl_1051 &
      (fsm_output[6]) & (fsm_output[3]) & and_dcpl_125 & nor_413_cse);
  assign TRANSPOSE_LAST_TWO_DIMS_LOOP_3_or_7_nl = (and_dcpl_1069 & and_dcpl_125 &
      and_706_cse) | and_dcpl_1077;
  assign TRANSPOSE_LAST_TWO_DIMS_LOOP_3_mux1h_7_nl = MUX1HOT_v_2_4_2((TRANSPOSE_LAST_TWO_DIMS_LOOP_3_acc_17_sdt_mx0w5[8:7]),
      (APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva[5:4]), reg_CACHE_UPDATE_LOOP_2_1_j_2_0_ftd,
      (GEMM_3D_FLOAT_LOOP_4_1_l_2_0_sva[2:1]), {and_1517_nl , TRANSPOSE_LAST_TWO_DIMS_LOOP_3_or_5_nl
      , TRANSPOSE_LAST_TWO_DIMS_LOOP_3_or_6_nl , TRANSPOSE_LAST_TWO_DIMS_LOOP_3_or_7_nl});
  assign nl_z_out_31 = conv_u2u_3_4(TRANSPOSE_LAST_TWO_DIMS_LOOP_3_TRANSPOSE_LAST_TWO_DIMS_LOOP_3_mux_1_nl)
      + conv_u2u_2_4(TRANSPOSE_LAST_TWO_DIMS_LOOP_3_mux1h_7_nl);
  assign z_out_31 = nl_z_out_31[3:0];
  assign and_1521_nl = and_dcpl_1083 & and_dcpl_894 & (fsm_output[5]) & (~ (fsm_output[2]))
      & and_dcpl_117;
  assign and_1522_nl = and_dcpl_1083 & (fsm_output[6]) & (~ (fsm_output[3])) & and_584_cse
      & (fsm_output[1:0]==2'b01);
  assign and_1523_nl = and_dcpl_1083 & (~ (fsm_output[6])) & (fsm_output[3]) & and_584_cse
      & and_dcpl_117;
  assign CACHE_UPDATE_LOOP_3_1_mux1h_9_nl = MUX1HOT_v_2_3_2((z_out_7[4:3]), (z_out_6[4:3]),
      (GEMM_3D_FLOAT_LOOP_4_acc_17_sdt_1[8:7]), {and_1521_nl , and_1522_nl , and_1523_nl});
  assign nl_z_out_32 = conv_u2u_3_4(GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2_0) + conv_u2u_2_4(CACHE_UPDATE_LOOP_3_1_mux1h_9_nl);
  assign z_out_32 = nl_z_out_32[3:0];
  assign nl_z_out_33 = conv_u2u_3_4(APPLY_ROTARY_POS_EMB_LOOP_1_i_3_0_sva_2_0) +
      conv_u2u_2_4(z_out_6[4:3]);
  assign z_out_33 = nl_z_out_33[3:0];
  assign and_1524_nl = (fsm_output==9'b011110101);
  assign CACHE_UPDATE_LOOP_3_qif_mux_1_nl = MUX_v_2_2_2(({reg_CACHE_UPDATE_LOOP_3_k_5_0_1_ftd
      , (reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_2_1[1])}), (APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva[5:4]),
      and_1524_nl);
  assign nl_z_out_34_2_0 = GEMM_3D_FLOAT_LOOP_4_1_l_2_0_sva + conv_u2u_2_3(CACHE_UPDATE_LOOP_3_qif_mux_1_nl);
  assign z_out_34_2_0 = nl_z_out_34_2_0[2:0];
  assign and_1525_nl = and_dcpl_894 & (fsm_output[5]) & (~ (fsm_output[2])) & (fsm_output[1])
      & and_dcpl_26 & xor_6_cse;
  assign and_1526_nl = and_dcpl_26 & (~ (fsm_output[4])) & and_dcpl_894 & (fsm_output[5])
      & (fsm_output[2]) & and_706_cse;
  assign and_1527_nl = and_1019_cse & (~ (fsm_output[5])) & (fsm_output[2]) & (~
      (fsm_output[1])) & (fsm_output[0]);
  assign and_1528_nl = and_1019_cse & nor_226_cse & and_706_cse;
  assign RESHAPE_2D_TO_3D_LOOP_3_mux1h_6_nl = MUX1HOT_v_2_4_2(({reg_CACHE_UPDATE_LOOP_3_k_5_0_1_ftd
      , (reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_2_1[1])}), (APPLY_ROTARY_POS_EMB_LOOP_3_acc_30_psp_sva_1[2:1]),
      (GEMM_3D_FLOAT_LOOP_1_1_i_3_0_sva_2_0[2:1]), (APPLY_ROTARY_POS_EMB_LOOP_1_i_3_0_sva_2_0[2:1]),
      {and_1525_nl , and_1526_nl , and_1527_nl , and_1528_nl});
  assign nl_z_out_35 = conv_u2u_3_4(APPLY_ROTARY_POS_EMB_LOOP_1_i_3_0_sva_2_0) +
      conv_u2u_2_4(RESHAPE_2D_TO_3D_LOOP_3_mux1h_6_nl);
  assign z_out_35 = nl_z_out_35[3:0];
  assign and_1529_nl = (fsm_output[4]) & (fsm_output[7]) & (~ (fsm_output[8])) &
      and_dcpl_894 & (fsm_output[5]) & (fsm_output[2]) & (fsm_output[1]) & (fsm_output[0]);
  assign CACHE_UPDATE_LOOP_3_1_qif_mux_1_nl = MUX_v_2_2_2((APPLY_ROTARY_POS_EMB_LOOP_6_k_5_0_sva[5:4]),
      ({reg_CACHE_UPDATE_LOOP_3_k_5_0_1_ftd , (reg_CACHE_UPDATE_LOOP_3_k_5_0_3_ftd_2_1[1])}),
      and_1529_nl);
  assign nl_z_out_36_2_0 = ({reg_CACHE_UPDATE_LOOP_2_1_j_2_0_ftd , reg_CACHE_UPDATE_LOOP_2_1_j_2_0_ftd_1})
      + conv_u2u_2_3(CACHE_UPDATE_LOOP_3_1_qif_mux_1_nl);
  assign z_out_36_2_0 = nl_z_out_36_2_0[2:0];
  assign nl_z_out_37 = conv_u2u_3_4({reg_CACHE_UPDATE_LOOP_2_1_j_2_0_ftd , reg_CACHE_UPDATE_LOOP_2_1_j_2_0_ftd_1})
      + conv_u2u_2_4(z_out_36_2_0[2:1]);
  assign z_out_37 = nl_z_out_37[3:0];
  assign nl_z_out_38 = conv_u2u_3_4(GEMM_3D_FLOAT_LOOP_4_1_l_2_0_sva) + conv_u2u_2_4(z_out_34_2_0[2:1]);
  assign z_out_38 = nl_z_out_38[3:0];

  function automatic  MUX1HOT_s_1_11_2;
    input  input_10;
    input  input_9;
    input  input_8;
    input  input_7;
    input  input_6;
    input  input_5;
    input  input_4;
    input  input_3;
    input  input_2;
    input  input_1;
    input  input_0;
    input [10:0] sel;
    reg  result;
  begin
    result = input_0 & sel[0];
    result = result | (input_1 & sel[1]);
    result = result | (input_2 & sel[2]);
    result = result | (input_3 & sel[3]);
    result = result | (input_4 & sel[4]);
    result = result | (input_5 & sel[5]);
    result = result | (input_6 & sel[6]);
    result = result | (input_7 & sel[7]);
    result = result | (input_8 & sel[8]);
    result = result | (input_9 & sel[9]);
    result = result | (input_10 & sel[10]);
    MUX1HOT_s_1_11_2 = result;
  end
  endfunction


  function automatic  MUX1HOT_s_1_3_2;
    input  input_2;
    input  input_1;
    input  input_0;
    input [2:0] sel;
    reg  result;
  begin
    result = input_0 & sel[0];
    result = result | (input_1 & sel[1]);
    result = result | (input_2 & sel[2]);
    MUX1HOT_s_1_3_2 = result;
  end
  endfunction


  function automatic  MUX1HOT_s_1_4_2;
    input  input_3;
    input  input_2;
    input  input_1;
    input  input_0;
    input [3:0] sel;
    reg  result;
  begin
    result = input_0 & sel[0];
    result = result | (input_1 & sel[1]);
    result = result | (input_2 & sel[2]);
    result = result | (input_3 & sel[3]);
    MUX1HOT_s_1_4_2 = result;
  end
  endfunction


  function automatic  MUX1HOT_s_1_5_2;
    input  input_4;
    input  input_3;
    input  input_2;
    input  input_1;
    input  input_0;
    input [4:0] sel;
    reg  result;
  begin
    result = input_0 & sel[0];
    result = result | (input_1 & sel[1]);
    result = result | (input_2 & sel[2]);
    result = result | (input_3 & sel[3]);
    result = result | (input_4 & sel[4]);
    MUX1HOT_s_1_5_2 = result;
  end
  endfunction


  function automatic  MUX1HOT_s_1_9_2;
    input  input_8;
    input  input_7;
    input  input_6;
    input  input_5;
    input  input_4;
    input  input_3;
    input  input_2;
    input  input_1;
    input  input_0;
    input [8:0] sel;
    reg  result;
  begin
    result = input_0 & sel[0];
    result = result | (input_1 & sel[1]);
    result = result | (input_2 & sel[2]);
    result = result | (input_3 & sel[3]);
    result = result | (input_4 & sel[4]);
    result = result | (input_5 & sel[5]);
    result = result | (input_6 & sel[6]);
    result = result | (input_7 & sel[7]);
    result = result | (input_8 & sel[8]);
    MUX1HOT_s_1_9_2 = result;
  end
  endfunction


  function automatic [15:0] MUX1HOT_v_16_3_2;
    input [15:0] input_2;
    input [15:0] input_1;
    input [15:0] input_0;
    input [2:0] sel;
    reg [15:0] result;
  begin
    result = input_0 & {16{sel[0]}};
    result = result | (input_1 & {16{sel[1]}});
    result = result | (input_2 & {16{sel[2]}});
    MUX1HOT_v_16_3_2 = result;
  end
  endfunction


  function automatic [19:0] MUX1HOT_v_20_5_2;
    input [19:0] input_4;
    input [19:0] input_3;
    input [19:0] input_2;
    input [19:0] input_1;
    input [19:0] input_0;
    input [4:0] sel;
    reg [19:0] result;
  begin
    result = input_0 & {20{sel[0]}};
    result = result | (input_1 & {20{sel[1]}});
    result = result | (input_2 & {20{sel[2]}});
    result = result | (input_3 & {20{sel[3]}});
    result = result | (input_4 & {20{sel[4]}});
    MUX1HOT_v_20_5_2 = result;
  end
  endfunction


  function automatic [20:0] MUX1HOT_v_21_4_2;
    input [20:0] input_3;
    input [20:0] input_2;
    input [20:0] input_1;
    input [20:0] input_0;
    input [3:0] sel;
    reg [20:0] result;
  begin
    result = input_0 & {21{sel[0]}};
    result = result | (input_1 & {21{sel[1]}});
    result = result | (input_2 & {21{sel[2]}});
    result = result | (input_3 & {21{sel[3]}});
    MUX1HOT_v_21_4_2 = result;
  end
  endfunction


  function automatic [21:0] MUX1HOT_v_22_4_2;
    input [21:0] input_3;
    input [21:0] input_2;
    input [21:0] input_1;
    input [21:0] input_0;
    input [3:0] sel;
    reg [21:0] result;
  begin
    result = input_0 & {22{sel[0]}};
    result = result | (input_1 & {22{sel[1]}});
    result = result | (input_2 & {22{sel[2]}});
    result = result | (input_3 & {22{sel[3]}});
    MUX1HOT_v_22_4_2 = result;
  end
  endfunction


  function automatic [21:0] MUX1HOT_v_22_5_2;
    input [21:0] input_4;
    input [21:0] input_3;
    input [21:0] input_2;
    input [21:0] input_1;
    input [21:0] input_0;
    input [4:0] sel;
    reg [21:0] result;
  begin
    result = input_0 & {22{sel[0]}};
    result = result | (input_1 & {22{sel[1]}});
    result = result | (input_2 & {22{sel[2]}});
    result = result | (input_3 & {22{sel[3]}});
    result = result | (input_4 & {22{sel[4]}});
    MUX1HOT_v_22_5_2 = result;
  end
  endfunction


  function automatic [23:0] MUX1HOT_v_24_3_2;
    input [23:0] input_2;
    input [23:0] input_1;
    input [23:0] input_0;
    input [2:0] sel;
    reg [23:0] result;
  begin
    result = input_0 & {24{sel[0]}};
    result = result | (input_1 & {24{sel[1]}});
    result = result | (input_2 & {24{sel[2]}});
    MUX1HOT_v_24_3_2 = result;
  end
  endfunction


  function automatic [28:0] MUX1HOT_v_29_4_2;
    input [28:0] input_3;
    input [28:0] input_2;
    input [28:0] input_1;
    input [28:0] input_0;
    input [3:0] sel;
    reg [28:0] result;
  begin
    result = input_0 & {29{sel[0]}};
    result = result | (input_1 & {29{sel[1]}});
    result = result | (input_2 & {29{sel[2]}});
    result = result | (input_3 & {29{sel[3]}});
    MUX1HOT_v_29_4_2 = result;
  end
  endfunction


  function automatic [1:0] MUX1HOT_v_2_3_2;
    input [1:0] input_2;
    input [1:0] input_1;
    input [1:0] input_0;
    input [2:0] sel;
    reg [1:0] result;
  begin
    result = input_0 & {2{sel[0]}};
    result = result | (input_1 & {2{sel[1]}});
    result = result | (input_2 & {2{sel[2]}});
    MUX1HOT_v_2_3_2 = result;
  end
  endfunction


  function automatic [1:0] MUX1HOT_v_2_4_2;
    input [1:0] input_3;
    input [1:0] input_2;
    input [1:0] input_1;
    input [1:0] input_0;
    input [3:0] sel;
    reg [1:0] result;
  begin
    result = input_0 & {2{sel[0]}};
    result = result | (input_1 & {2{sel[1]}});
    result = result | (input_2 & {2{sel[2]}});
    result = result | (input_3 & {2{sel[3]}});
    MUX1HOT_v_2_4_2 = result;
  end
  endfunction


  function automatic [1:0] MUX1HOT_v_2_5_2;
    input [1:0] input_4;
    input [1:0] input_3;
    input [1:0] input_2;
    input [1:0] input_1;
    input [1:0] input_0;
    input [4:0] sel;
    reg [1:0] result;
  begin
    result = input_0 & {2{sel[0]}};
    result = result | (input_1 & {2{sel[1]}});
    result = result | (input_2 & {2{sel[2]}});
    result = result | (input_3 & {2{sel[3]}});
    result = result | (input_4 & {2{sel[4]}});
    MUX1HOT_v_2_5_2 = result;
  end
  endfunction


  function automatic [1:0] MUX1HOT_v_2_8_2;
    input [1:0] input_7;
    input [1:0] input_6;
    input [1:0] input_5;
    input [1:0] input_4;
    input [1:0] input_3;
    input [1:0] input_2;
    input [1:0] input_1;
    input [1:0] input_0;
    input [7:0] sel;
    reg [1:0] result;
  begin
    result = input_0 & {2{sel[0]}};
    result = result | (input_1 & {2{sel[1]}});
    result = result | (input_2 & {2{sel[2]}});
    result = result | (input_3 & {2{sel[3]}});
    result = result | (input_4 & {2{sel[4]}});
    result = result | (input_5 & {2{sel[5]}});
    result = result | (input_6 & {2{sel[6]}});
    result = result | (input_7 & {2{sel[7]}});
    MUX1HOT_v_2_8_2 = result;
  end
  endfunction


  function automatic [29:0] MUX1HOT_v_30_8_2;
    input [29:0] input_7;
    input [29:0] input_6;
    input [29:0] input_5;
    input [29:0] input_4;
    input [29:0] input_3;
    input [29:0] input_2;
    input [29:0] input_1;
    input [29:0] input_0;
    input [7:0] sel;
    reg [29:0] result;
  begin
    result = input_0 & {30{sel[0]}};
    result = result | (input_1 & {30{sel[1]}});
    result = result | (input_2 & {30{sel[2]}});
    result = result | (input_3 & {30{sel[3]}});
    result = result | (input_4 & {30{sel[4]}});
    result = result | (input_5 & {30{sel[5]}});
    result = result | (input_6 & {30{sel[6]}});
    result = result | (input_7 & {30{sel[7]}});
    MUX1HOT_v_30_8_2 = result;
  end
  endfunction


  function automatic [35:0] MUX1HOT_v_36_4_2;
    input [35:0] input_3;
    input [35:0] input_2;
    input [35:0] input_1;
    input [35:0] input_0;
    input [3:0] sel;
    reg [35:0] result;
  begin
    result = input_0 & {36{sel[0]}};
    result = result | (input_1 & {36{sel[1]}});
    result = result | (input_2 & {36{sel[2]}});
    result = result | (input_3 & {36{sel[3]}});
    MUX1HOT_v_36_4_2 = result;
  end
  endfunction


  function automatic [37:0] MUX1HOT_v_38_4_2;
    input [37:0] input_3;
    input [37:0] input_2;
    input [37:0] input_1;
    input [37:0] input_0;
    input [3:0] sel;
    reg [37:0] result;
  begin
    result = input_0 & {38{sel[0]}};
    result = result | (input_1 & {38{sel[1]}});
    result = result | (input_2 & {38{sel[2]}});
    result = result | (input_3 & {38{sel[3]}});
    MUX1HOT_v_38_4_2 = result;
  end
  endfunction


  function automatic [38:0] MUX1HOT_v_39_11_2;
    input [38:0] input_10;
    input [38:0] input_9;
    input [38:0] input_8;
    input [38:0] input_7;
    input [38:0] input_6;
    input [38:0] input_5;
    input [38:0] input_4;
    input [38:0] input_3;
    input [38:0] input_2;
    input [38:0] input_1;
    input [38:0] input_0;
    input [10:0] sel;
    reg [38:0] result;
  begin
    result = input_0 & {39{sel[0]}};
    result = result | (input_1 & {39{sel[1]}});
    result = result | (input_2 & {39{sel[2]}});
    result = result | (input_3 & {39{sel[3]}});
    result = result | (input_4 & {39{sel[4]}});
    result = result | (input_5 & {39{sel[5]}});
    result = result | (input_6 & {39{sel[6]}});
    result = result | (input_7 & {39{sel[7]}});
    result = result | (input_8 & {39{sel[8]}});
    result = result | (input_9 & {39{sel[9]}});
    result = result | (input_10 & {39{sel[10]}});
    MUX1HOT_v_39_11_2 = result;
  end
  endfunction


  function automatic [38:0] MUX1HOT_v_39_3_2;
    input [38:0] input_2;
    input [38:0] input_1;
    input [38:0] input_0;
    input [2:0] sel;
    reg [38:0] result;
  begin
    result = input_0 & {39{sel[0]}};
    result = result | (input_1 & {39{sel[1]}});
    result = result | (input_2 & {39{sel[2]}});
    MUX1HOT_v_39_3_2 = result;
  end
  endfunction


  function automatic [38:0] MUX1HOT_v_39_4_2;
    input [38:0] input_3;
    input [38:0] input_2;
    input [38:0] input_1;
    input [38:0] input_0;
    input [3:0] sel;
    reg [38:0] result;
  begin
    result = input_0 & {39{sel[0]}};
    result = result | (input_1 & {39{sel[1]}});
    result = result | (input_2 & {39{sel[2]}});
    result = result | (input_3 & {39{sel[3]}});
    MUX1HOT_v_39_4_2 = result;
  end
  endfunction


  function automatic [38:0] MUX1HOT_v_39_5_2;
    input [38:0] input_4;
    input [38:0] input_3;
    input [38:0] input_2;
    input [38:0] input_1;
    input [38:0] input_0;
    input [4:0] sel;
    reg [38:0] result;
  begin
    result = input_0 & {39{sel[0]}};
    result = result | (input_1 & {39{sel[1]}});
    result = result | (input_2 & {39{sel[2]}});
    result = result | (input_3 & {39{sel[3]}});
    result = result | (input_4 & {39{sel[4]}});
    MUX1HOT_v_39_5_2 = result;
  end
  endfunction


  function automatic [2:0] MUX1HOT_v_3_3_2;
    input [2:0] input_2;
    input [2:0] input_1;
    input [2:0] input_0;
    input [2:0] sel;
    reg [2:0] result;
  begin
    result = input_0 & {3{sel[0]}};
    result = result | (input_1 & {3{sel[1]}});
    result = result | (input_2 & {3{sel[2]}});
    MUX1HOT_v_3_3_2 = result;
  end
  endfunction


  function automatic [2:0] MUX1HOT_v_3_4_2;
    input [2:0] input_3;
    input [2:0] input_2;
    input [2:0] input_1;
    input [2:0] input_0;
    input [3:0] sel;
    reg [2:0] result;
  begin
    result = input_0 & {3{sel[0]}};
    result = result | (input_1 & {3{sel[1]}});
    result = result | (input_2 & {3{sel[2]}});
    result = result | (input_3 & {3{sel[3]}});
    MUX1HOT_v_3_4_2 = result;
  end
  endfunction


  function automatic [2:0] MUX1HOT_v_3_5_2;
    input [2:0] input_4;
    input [2:0] input_3;
    input [2:0] input_2;
    input [2:0] input_1;
    input [2:0] input_0;
    input [4:0] sel;
    reg [2:0] result;
  begin
    result = input_0 & {3{sel[0]}};
    result = result | (input_1 & {3{sel[1]}});
    result = result | (input_2 & {3{sel[2]}});
    result = result | (input_3 & {3{sel[3]}});
    result = result | (input_4 & {3{sel[4]}});
    MUX1HOT_v_3_5_2 = result;
  end
  endfunction


  function automatic [2:0] MUX1HOT_v_3_6_2;
    input [2:0] input_5;
    input [2:0] input_4;
    input [2:0] input_3;
    input [2:0] input_2;
    input [2:0] input_1;
    input [2:0] input_0;
    input [5:0] sel;
    reg [2:0] result;
  begin
    result = input_0 & {3{sel[0]}};
    result = result | (input_1 & {3{sel[1]}});
    result = result | (input_2 & {3{sel[2]}});
    result = result | (input_3 & {3{sel[3]}});
    result = result | (input_4 & {3{sel[4]}});
    result = result | (input_5 & {3{sel[5]}});
    MUX1HOT_v_3_6_2 = result;
  end
  endfunction


  function automatic [2:0] MUX1HOT_v_3_7_2;
    input [2:0] input_6;
    input [2:0] input_5;
    input [2:0] input_4;
    input [2:0] input_3;
    input [2:0] input_2;
    input [2:0] input_1;
    input [2:0] input_0;
    input [6:0] sel;
    reg [2:0] result;
  begin
    result = input_0 & {3{sel[0]}};
    result = result | (input_1 & {3{sel[1]}});
    result = result | (input_2 & {3{sel[2]}});
    result = result | (input_3 & {3{sel[3]}});
    result = result | (input_4 & {3{sel[4]}});
    result = result | (input_5 & {3{sel[5]}});
    result = result | (input_6 & {3{sel[6]}});
    MUX1HOT_v_3_7_2 = result;
  end
  endfunction


  function automatic [39:0] MUX1HOT_v_40_3_2;
    input [39:0] input_2;
    input [39:0] input_1;
    input [39:0] input_0;
    input [2:0] sel;
    reg [39:0] result;
  begin
    result = input_0 & {40{sel[0]}};
    result = result | (input_1 & {40{sel[1]}});
    result = result | (input_2 & {40{sel[2]}});
    MUX1HOT_v_40_3_2 = result;
  end
  endfunction


  function automatic [39:0] MUX1HOT_v_40_4_2;
    input [39:0] input_3;
    input [39:0] input_2;
    input [39:0] input_1;
    input [39:0] input_0;
    input [3:0] sel;
    reg [39:0] result;
  begin
    result = input_0 & {40{sel[0]}};
    result = result | (input_1 & {40{sel[1]}});
    result = result | (input_2 & {40{sel[2]}});
    result = result | (input_3 & {40{sel[3]}});
    MUX1HOT_v_40_4_2 = result;
  end
  endfunction


  function automatic [39:0] MUX1HOT_v_40_5_2;
    input [39:0] input_4;
    input [39:0] input_3;
    input [39:0] input_2;
    input [39:0] input_1;
    input [39:0] input_0;
    input [4:0] sel;
    reg [39:0] result;
  begin
    result = input_0 & {40{sel[0]}};
    result = result | (input_1 & {40{sel[1]}});
    result = result | (input_2 & {40{sel[2]}});
    result = result | (input_3 & {40{sel[3]}});
    result = result | (input_4 & {40{sel[4]}});
    MUX1HOT_v_40_5_2 = result;
  end
  endfunction


  function automatic [39:0] MUX1HOT_v_40_6_2;
    input [39:0] input_5;
    input [39:0] input_4;
    input [39:0] input_3;
    input [39:0] input_2;
    input [39:0] input_1;
    input [39:0] input_0;
    input [5:0] sel;
    reg [39:0] result;
  begin
    result = input_0 & {40{sel[0]}};
    result = result | (input_1 & {40{sel[1]}});
    result = result | (input_2 & {40{sel[2]}});
    result = result | (input_3 & {40{sel[3]}});
    result = result | (input_4 & {40{sel[4]}});
    result = result | (input_5 & {40{sel[5]}});
    MUX1HOT_v_40_6_2 = result;
  end
  endfunction


  function automatic [39:0] MUX1HOT_v_40_9_2;
    input [39:0] input_8;
    input [39:0] input_7;
    input [39:0] input_6;
    input [39:0] input_5;
    input [39:0] input_4;
    input [39:0] input_3;
    input [39:0] input_2;
    input [39:0] input_1;
    input [39:0] input_0;
    input [8:0] sel;
    reg [39:0] result;
  begin
    result = input_0 & {40{sel[0]}};
    result = result | (input_1 & {40{sel[1]}});
    result = result | (input_2 & {40{sel[2]}});
    result = result | (input_3 & {40{sel[3]}});
    result = result | (input_4 & {40{sel[4]}});
    result = result | (input_5 & {40{sel[5]}});
    result = result | (input_6 & {40{sel[6]}});
    result = result | (input_7 & {40{sel[7]}});
    result = result | (input_8 & {40{sel[8]}});
    MUX1HOT_v_40_9_2 = result;
  end
  endfunction


  function automatic [3:0] MUX1HOT_v_4_3_2;
    input [3:0] input_2;
    input [3:0] input_1;
    input [3:0] input_0;
    input [2:0] sel;
    reg [3:0] result;
  begin
    result = input_0 & {4{sel[0]}};
    result = result | (input_1 & {4{sel[1]}});
    result = result | (input_2 & {4{sel[2]}});
    MUX1HOT_v_4_3_2 = result;
  end
  endfunction


  function automatic [3:0] MUX1HOT_v_4_5_2;
    input [3:0] input_4;
    input [3:0] input_3;
    input [3:0] input_2;
    input [3:0] input_1;
    input [3:0] input_0;
    input [4:0] sel;
    reg [3:0] result;
  begin
    result = input_0 & {4{sel[0]}};
    result = result | (input_1 & {4{sel[1]}});
    result = result | (input_2 & {4{sel[2]}});
    result = result | (input_3 & {4{sel[3]}});
    result = result | (input_4 & {4{sel[4]}});
    MUX1HOT_v_4_5_2 = result;
  end
  endfunction


  function automatic [4:0] MUX1HOT_v_5_3_2;
    input [4:0] input_2;
    input [4:0] input_1;
    input [4:0] input_0;
    input [2:0] sel;
    reg [4:0] result;
  begin
    result = input_0 & {5{sel[0]}};
    result = result | (input_1 & {5{sel[1]}});
    result = result | (input_2 & {5{sel[2]}});
    MUX1HOT_v_5_3_2 = result;
  end
  endfunction


  function automatic [4:0] MUX1HOT_v_5_5_2;
    input [4:0] input_4;
    input [4:0] input_3;
    input [4:0] input_2;
    input [4:0] input_1;
    input [4:0] input_0;
    input [4:0] sel;
    reg [4:0] result;
  begin
    result = input_0 & {5{sel[0]}};
    result = result | (input_1 & {5{sel[1]}});
    result = result | (input_2 & {5{sel[2]}});
    result = result | (input_3 & {5{sel[3]}});
    result = result | (input_4 & {5{sel[4]}});
    MUX1HOT_v_5_5_2 = result;
  end
  endfunction


  function automatic [6:0] MUX1HOT_v_7_3_2;
    input [6:0] input_2;
    input [6:0] input_1;
    input [6:0] input_0;
    input [2:0] sel;
    reg [6:0] result;
  begin
    result = input_0 & {7{sel[0]}};
    result = result | (input_1 & {7{sel[1]}});
    result = result | (input_2 & {7{sel[2]}});
    MUX1HOT_v_7_3_2 = result;
  end
  endfunction


  function automatic [7:0] MUX1HOT_v_8_3_2;
    input [7:0] input_2;
    input [7:0] input_1;
    input [7:0] input_0;
    input [2:0] sel;
    reg [7:0] result;
  begin
    result = input_0 & {8{sel[0]}};
    result = result | (input_1 & {8{sel[1]}});
    result = result | (input_2 & {8{sel[2]}});
    MUX1HOT_v_8_3_2 = result;
  end
  endfunction


  function automatic [8:0] MUX1HOT_v_9_3_2;
    input [8:0] input_2;
    input [8:0] input_1;
    input [8:0] input_0;
    input [2:0] sel;
    reg [8:0] result;
  begin
    result = input_0 & {9{sel[0]}};
    result = result | (input_1 & {9{sel[1]}});
    result = result | (input_2 & {9{sel[2]}});
    MUX1HOT_v_9_3_2 = result;
  end
  endfunction


  function automatic [8:0] MUX1HOT_v_9_4_2;
    input [8:0] input_3;
    input [8:0] input_2;
    input [8:0] input_1;
    input [8:0] input_0;
    input [3:0] sel;
    reg [8:0] result;
  begin
    result = input_0 & {9{sel[0]}};
    result = result | (input_1 & {9{sel[1]}});
    result = result | (input_2 & {9{sel[2]}});
    result = result | (input_3 & {9{sel[3]}});
    MUX1HOT_v_9_4_2 = result;
  end
  endfunction


  function automatic [8:0] MUX1HOT_v_9_5_2;
    input [8:0] input_4;
    input [8:0] input_3;
    input [8:0] input_2;
    input [8:0] input_1;
    input [8:0] input_0;
    input [4:0] sel;
    reg [8:0] result;
  begin
    result = input_0 & {9{sel[0]}};
    result = result | (input_1 & {9{sel[1]}});
    result = result | (input_2 & {9{sel[2]}});
    result = result | (input_3 & {9{sel[3]}});
    result = result | (input_4 & {9{sel[4]}});
    MUX1HOT_v_9_5_2 = result;
  end
  endfunction


  function automatic [8:0] MUX1HOT_v_9_6_2;
    input [8:0] input_5;
    input [8:0] input_4;
    input [8:0] input_3;
    input [8:0] input_2;
    input [8:0] input_1;
    input [8:0] input_0;
    input [5:0] sel;
    reg [8:0] result;
  begin
    result = input_0 & {9{sel[0]}};
    result = result | (input_1 & {9{sel[1]}});
    result = result | (input_2 & {9{sel[2]}});
    result = result | (input_3 & {9{sel[3]}});
    result = result | (input_4 & {9{sel[4]}});
    result = result | (input_5 & {9{sel[5]}});
    MUX1HOT_v_9_6_2 = result;
  end
  endfunction


  function automatic [8:0] MUX1HOT_v_9_7_2;
    input [8:0] input_6;
    input [8:0] input_5;
    input [8:0] input_4;
    input [8:0] input_3;
    input [8:0] input_2;
    input [8:0] input_1;
    input [8:0] input_0;
    input [6:0] sel;
    reg [8:0] result;
  begin
    result = input_0 & {9{sel[0]}};
    result = result | (input_1 & {9{sel[1]}});
    result = result | (input_2 & {9{sel[2]}});
    result = result | (input_3 & {9{sel[3]}});
    result = result | (input_4 & {9{sel[4]}});
    result = result | (input_5 & {9{sel[5]}});
    result = result | (input_6 & {9{sel[6]}});
    MUX1HOT_v_9_7_2 = result;
  end
  endfunction


  function automatic  MUX_s_1_2_2;
    input  input_0;
    input  input_1;
    input  sel;
    reg  result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_s_1_2_2 = result;
  end
  endfunction


  function automatic [9:0] MUX_v_10_2_2;
    input [9:0] input_0;
    input [9:0] input_1;
    input  sel;
    reg [9:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_10_2_2 = result;
  end
  endfunction


  function automatic [15:0] MUX_v_16_2_2;
    input [15:0] input_0;
    input [15:0] input_1;
    input  sel;
    reg [15:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_16_2_2 = result;
  end
  endfunction


  function automatic [16:0] MUX_v_17_2_2;
    input [16:0] input_0;
    input [16:0] input_1;
    input  sel;
    reg [16:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_17_2_2 = result;
  end
  endfunction


  function automatic [19:0] MUX_v_20_2_2;
    input [19:0] input_0;
    input [19:0] input_1;
    input  sel;
    reg [19:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_20_2_2 = result;
  end
  endfunction


  function automatic [23:0] MUX_v_24_2_2;
    input [23:0] input_0;
    input [23:0] input_1;
    input  sel;
    reg [23:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_24_2_2 = result;
  end
  endfunction


  function automatic [28:0] MUX_v_29_2_2;
    input [28:0] input_0;
    input [28:0] input_1;
    input  sel;
    reg [28:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_29_2_2 = result;
  end
  endfunction


  function automatic [1:0] MUX_v_2_2_2;
    input [1:0] input_0;
    input [1:0] input_1;
    input  sel;
    reg [1:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_2_2_2 = result;
  end
  endfunction


  function automatic [1:0] MUX_v_2_4_2;
    input [1:0] input_0;
    input [1:0] input_1;
    input [1:0] input_2;
    input [1:0] input_3;
    input [1:0] sel;
    reg [1:0] result;
  begin
    case (sel)
      2'b00 : begin
        result = input_0;
      end
      2'b01 : begin
        result = input_1;
      end
      2'b10 : begin
        result = input_2;
      end
      default : begin
        result = input_3;
      end
    endcase
    MUX_v_2_4_2 = result;
  end
  endfunction


  function automatic [29:0] MUX_v_30_2_2;
    input [29:0] input_0;
    input [29:0] input_1;
    input  sel;
    reg [29:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_30_2_2 = result;
  end
  endfunction


  function automatic [30:0] MUX_v_31_2_2;
    input [30:0] input_0;
    input [30:0] input_1;
    input  sel;
    reg [30:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_31_2_2 = result;
  end
  endfunction


  function automatic [34:0] MUX_v_35_2_2;
    input [34:0] input_0;
    input [34:0] input_1;
    input  sel;
    reg [34:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_35_2_2 = result;
  end
  endfunction


  function automatic [36:0] MUX_v_37_2_2;
    input [36:0] input_0;
    input [36:0] input_1;
    input  sel;
    reg [36:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_37_2_2 = result;
  end
  endfunction


  function automatic [37:0] MUX_v_38_2_2;
    input [37:0] input_0;
    input [37:0] input_1;
    input  sel;
    reg [37:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_38_2_2 = result;
  end
  endfunction


  function automatic [38:0] MUX_v_39_2_2;
    input [38:0] input_0;
    input [38:0] input_1;
    input  sel;
    reg [38:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_39_2_2 = result;
  end
  endfunction


  function automatic [2:0] MUX_v_3_2_2;
    input [2:0] input_0;
    input [2:0] input_1;
    input  sel;
    reg [2:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_3_2_2 = result;
  end
  endfunction


  function automatic [39:0] MUX_v_40_2_2;
    input [39:0] input_0;
    input [39:0] input_1;
    input  sel;
    reg [39:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_40_2_2 = result;
  end
  endfunction


  function automatic [3:0] MUX_v_4_2_2;
    input [3:0] input_0;
    input [3:0] input_1;
    input  sel;
    reg [3:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_4_2_2 = result;
  end
  endfunction


  function automatic [51:0] MUX_v_52_2_2;
    input [51:0] input_0;
    input [51:0] input_1;
    input  sel;
    reg [51:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_52_2_2 = result;
  end
  endfunction


  function automatic [5:0] MUX_v_6_2_2;
    input [5:0] input_0;
    input [5:0] input_1;
    input  sel;
    reg [5:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_6_2_2 = result;
  end
  endfunction


  function automatic [6:0] MUX_v_7_2_2;
    input [6:0] input_0;
    input [6:0] input_1;
    input  sel;
    reg [6:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_7_2_2 = result;
  end
  endfunction


  function automatic [7:0] MUX_v_8_2_2;
    input [7:0] input_0;
    input [7:0] input_1;
    input  sel;
    reg [7:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_8_2_2 = result;
  end
  endfunction


  function automatic [8:0] MUX_v_9_2_2;
    input [8:0] input_0;
    input [8:0] input_1;
    input  sel;
    reg [8:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_9_2_2 = result;
  end
  endfunction


  function automatic [16:0] readslicef_24_17_7;
    input [23:0] vector;
    reg [23:0] tmp;
  begin
    tmp = vector >> 7;
    readslicef_24_17_7 = tmp[16:0];
  end
  endfunction


  function automatic [0:0] readslicef_26_1_25;
    input [25:0] vector;
    reg [25:0] tmp;
  begin
    tmp = vector >> 25;
    readslicef_26_1_25 = tmp[0:0];
  end
  endfunction


  function automatic [0:0] readslicef_3_1_2;
    input [2:0] vector;
    reg [2:0] tmp;
  begin
    tmp = vector >> 2;
    readslicef_3_1_2 = tmp[0:0];
  end
  endfunction


  function automatic [1:0] readslicef_3_2_1;
    input [2:0] vector;
    reg [2:0] tmp;
  begin
    tmp = vector >> 1;
    readslicef_3_2_1 = tmp[1:0];
  end
  endfunction


  function automatic [0:0] readslicef_41_1_40;
    input [40:0] vector;
    reg [40:0] tmp;
  begin
    tmp = vector >> 40;
    readslicef_41_1_40 = tmp[0:0];
  end
  endfunction


  function automatic [39:0] readslicef_41_40_1;
    input [40:0] vector;
    reg [40:0] tmp;
  begin
    tmp = vector >> 1;
    readslicef_41_40_1 = tmp[39:0];
  end
  endfunction


  function automatic [2:0] readslicef_4_3_1;
    input [3:0] vector;
    reg [3:0] tmp;
  begin
    tmp = vector >> 1;
    readslicef_4_3_1 = tmp[2:0];
  end
  endfunction


  function automatic [39:0] readslicef_56_40_16;
    input [55:0] vector;
    reg [55:0] tmp;
  begin
    tmp = vector >> 16;
    readslicef_56_40_16 = tmp[39:0];
  end
  endfunction


  function automatic [51:0] readslicef_68_52_16;
    input [67:0] vector;
    reg [67:0] tmp;
  begin
    tmp = vector >> 16;
    readslicef_68_52_16 = tmp[51:0];
  end
  endfunction


  function automatic [4:0] readslicef_6_5_1;
    input [5:0] vector;
    reg [5:0] tmp;
  begin
    tmp = vector >> 1;
    readslicef_6_5_1 = tmp[4:0];
  end
  endfunction


  function automatic [5:0] readslicef_7_6_1;
    input [6:0] vector;
    reg [6:0] tmp;
  begin
    tmp = vector >> 1;
    readslicef_7_6_1 = tmp[5:0];
  end
  endfunction


  function automatic [21:0] signext_22_1;
    input  vector;
  begin
    signext_22_1= {{21{vector}}, vector};
  end
  endfunction


  function automatic [24:0] signext_25_17;
    input [16:0] vector;
  begin
    signext_25_17= {{8{vector[16]}}, vector};
  end
  endfunction


  function automatic [1:0] signext_2_1;
    input  vector;
  begin
    signext_2_1= {{1{vector}}, vector};
  end
  endfunction


  function automatic [38:0] signext_39_33;
    input [32:0] vector;
  begin
    signext_39_33= {{6{vector[32]}}, vector};
  end
  endfunction


  function automatic [2:0] signext_3_1;
    input  vector;
  begin
    signext_3_1= {{2{vector}}, vector};
  end
  endfunction


  function automatic [39:0] signext_40_38;
    input [37:0] vector;
  begin
    signext_40_38= {{2{vector[37]}}, vector};
  end
  endfunction


  function automatic [3:0] signext_4_1;
    input  vector;
  begin
    signext_4_1= {{3{vector}}, vector};
  end
  endfunction


  function automatic [3:0] signext_4_3;
    input [2:0] vector;
  begin
    signext_4_3= {{1{vector[2]}}, vector};
  end
  endfunction


  function automatic [4:0] signext_5_1;
    input  vector;
  begin
    signext_5_1= {{4{vector}}, vector};
  end
  endfunction


  function automatic [4:0] signext_5_4;
    input [3:0] vector;
  begin
    signext_5_4= {{1{vector[3]}}, vector};
  end
  endfunction


  function automatic [6:0] signext_7_6;
    input [5:0] vector;
  begin
    signext_7_6= {{1{vector[5]}}, vector};
  end
  endfunction


  function automatic [7:0] signext_8_1;
    input  vector;
  begin
    signext_8_1= {{7{vector}}, vector};
  end
  endfunction


  function automatic [7:0] signext_8_7;
    input [6:0] vector;
  begin
    signext_8_7= {{1{vector[6]}}, vector};
  end
  endfunction


  function automatic [8:0] signext_9_8;
    input [7:0] vector;
  begin
    signext_9_8= {{1{vector[7]}}, vector};
  end
  endfunction


  function automatic [1:0] conv_s2s_1_2 ;
    input [0:0]  vector ;
  begin
    conv_s2s_1_2 = {vector[0], vector};
  end
  endfunction


  function automatic [3:0] conv_s2s_2_4 ;
    input [1:0]  vector ;
  begin
    conv_s2s_2_4 = {{2{vector[1]}}, vector};
  end
  endfunction


  function automatic [3:0] conv_s2s_3_4 ;
    input [2:0]  vector ;
  begin
    conv_s2s_3_4 = {vector[2], vector};
  end
  endfunction


  function automatic [4:0] conv_s2s_4_5 ;
    input [3:0]  vector ;
  begin
    conv_s2s_4_5 = {vector[3], vector};
  end
  endfunction


  function automatic [5:0] conv_s2s_4_6 ;
    input [3:0]  vector ;
  begin
    conv_s2s_4_6 = {{2{vector[3]}}, vector};
  end
  endfunction


  function automatic [5:0] conv_s2s_5_6 ;
    input [4:0]  vector ;
  begin
    conv_s2s_5_6 = {vector[4], vector};
  end
  endfunction


  function automatic [6:0] conv_s2s_6_7 ;
    input [5:0]  vector ;
  begin
    conv_s2s_6_7 = {vector[5], vector};
  end
  endfunction


  function automatic [7:0] conv_s2s_6_8 ;
    input [5:0]  vector ;
  begin
    conv_s2s_6_8 = {{2{vector[5]}}, vector};
  end
  endfunction


  function automatic [10:0] conv_s2s_7_11 ;
    input [6:0]  vector ;
  begin
    conv_s2s_7_11 = {{4{vector[6]}}, vector};
  end
  endfunction


  function automatic [8:0] conv_s2s_8_9 ;
    input [7:0]  vector ;
  begin
    conv_s2s_8_9 = {vector[7], vector};
  end
  endfunction


  function automatic [9:0] conv_s2s_8_10 ;
    input [7:0]  vector ;
  begin
    conv_s2s_8_10 = {{2{vector[7]}}, vector};
  end
  endfunction


  function automatic [10:0] conv_s2s_9_11 ;
    input [8:0]  vector ;
  begin
    conv_s2s_9_11 = {{2{vector[8]}}, vector};
  end
  endfunction


  function automatic [11:0] conv_s2s_10_12 ;
    input [9:0]  vector ;
  begin
    conv_s2s_10_12 = {{2{vector[9]}}, vector};
  end
  endfunction


  function automatic [12:0] conv_s2s_11_13 ;
    input [10:0]  vector ;
  begin
    conv_s2s_11_13 = {{2{vector[10]}}, vector};
  end
  endfunction


  function automatic [13:0] conv_s2s_12_14 ;
    input [11:0]  vector ;
  begin
    conv_s2s_12_14 = {{2{vector[11]}}, vector};
  end
  endfunction


  function automatic [14:0] conv_s2s_13_15 ;
    input [12:0]  vector ;
  begin
    conv_s2s_13_15 = {{2{vector[12]}}, vector};
  end
  endfunction


  function automatic [15:0] conv_s2s_14_16 ;
    input [13:0]  vector ;
  begin
    conv_s2s_14_16 = {{2{vector[13]}}, vector};
  end
  endfunction


  function automatic [16:0] conv_s2s_15_17 ;
    input [14:0]  vector ;
  begin
    conv_s2s_15_17 = {{2{vector[14]}}, vector};
  end
  endfunction


  function automatic [17:0] conv_s2s_16_18 ;
    input [15:0]  vector ;
  begin
    conv_s2s_16_18 = {{2{vector[15]}}, vector};
  end
  endfunction


  function automatic [17:0] conv_s2s_17_18 ;
    input [16:0]  vector ;
  begin
    conv_s2s_17_18 = {vector[16], vector};
  end
  endfunction


  function automatic [18:0] conv_s2s_17_19 ;
    input [16:0]  vector ;
  begin
    conv_s2s_17_19 = {{2{vector[16]}}, vector};
  end
  endfunction


  function automatic [18:0] conv_s2s_18_19 ;
    input [17:0]  vector ;
  begin
    conv_s2s_18_19 = {vector[17], vector};
  end
  endfunction


  function automatic [19:0] conv_s2s_18_20 ;
    input [17:0]  vector ;
  begin
    conv_s2s_18_20 = {{2{vector[17]}}, vector};
  end
  endfunction


  function automatic [19:0] conv_s2s_19_20 ;
    input [18:0]  vector ;
  begin
    conv_s2s_19_20 = {vector[18], vector};
  end
  endfunction


  function automatic [20:0] conv_s2s_19_21 ;
    input [18:0]  vector ;
  begin
    conv_s2s_19_21 = {{2{vector[18]}}, vector};
  end
  endfunction


  function automatic [20:0] conv_s2s_20_21 ;
    input [19:0]  vector ;
  begin
    conv_s2s_20_21 = {vector[19], vector};
  end
  endfunction


  function automatic [21:0] conv_s2s_20_22 ;
    input [19:0]  vector ;
  begin
    conv_s2s_20_22 = {{2{vector[19]}}, vector};
  end
  endfunction


  function automatic [21:0] conv_s2s_21_22 ;
    input [20:0]  vector ;
  begin
    conv_s2s_21_22 = {vector[20], vector};
  end
  endfunction


  function automatic [22:0] conv_s2s_21_23 ;
    input [20:0]  vector ;
  begin
    conv_s2s_21_23 = {{2{vector[20]}}, vector};
  end
  endfunction


  function automatic [23:0] conv_s2s_22_24 ;
    input [21:0]  vector ;
  begin
    conv_s2s_22_24 = {{2{vector[21]}}, vector};
  end
  endfunction


  function automatic [24:0] conv_s2s_23_25 ;
    input [22:0]  vector ;
  begin
    conv_s2s_23_25 = {{2{vector[22]}}, vector};
  end
  endfunction


  function automatic [25:0] conv_s2s_24_26 ;
    input [23:0]  vector ;
  begin
    conv_s2s_24_26 = {{2{vector[23]}}, vector};
  end
  endfunction


  function automatic [26:0] conv_s2s_25_27 ;
    input [24:0]  vector ;
  begin
    conv_s2s_25_27 = {{2{vector[24]}}, vector};
  end
  endfunction


  function automatic [27:0] conv_s2s_26_28 ;
    input [25:0]  vector ;
  begin
    conv_s2s_26_28 = {{2{vector[25]}}, vector};
  end
  endfunction


  function automatic [28:0] conv_s2s_27_29 ;
    input [26:0]  vector ;
  begin
    conv_s2s_27_29 = {{2{vector[26]}}, vector};
  end
  endfunction


  function automatic [28:0] conv_s2s_28_29 ;
    input [27:0]  vector ;
  begin
    conv_s2s_28_29 = {vector[27], vector};
  end
  endfunction


  function automatic [29:0] conv_s2s_28_30 ;
    input [27:0]  vector ;
  begin
    conv_s2s_28_30 = {{2{vector[27]}}, vector};
  end
  endfunction


  function automatic [30:0] conv_s2s_29_31 ;
    input [28:0]  vector ;
  begin
    conv_s2s_29_31 = {{2{vector[28]}}, vector};
  end
  endfunction


  function automatic [31:0] conv_s2s_29_32 ;
    input [28:0]  vector ;
  begin
    conv_s2s_29_32 = {{3{vector[28]}}, vector};
  end
  endfunction


  function automatic [31:0] conv_s2s_30_32 ;
    input [29:0]  vector ;
  begin
    conv_s2s_30_32 = {{2{vector[29]}}, vector};
  end
  endfunction


  function automatic [31:0] conv_s2s_31_32 ;
    input [30:0]  vector ;
  begin
    conv_s2s_31_32 = {vector[30], vector};
  end
  endfunction


  function automatic [33:0] conv_s2s_32_34 ;
    input [31:0]  vector ;
  begin
    conv_s2s_32_34 = {{2{vector[31]}}, vector};
  end
  endfunction


  function automatic [35:0] conv_s2s_34_36 ;
    input [33:0]  vector ;
  begin
    conv_s2s_34_36 = {{2{vector[33]}}, vector};
  end
  endfunction


  function automatic [37:0] conv_s2s_36_38 ;
    input [35:0]  vector ;
  begin
    conv_s2s_36_38 = {{2{vector[35]}}, vector};
  end
  endfunction


  function automatic [40:0] conv_s2s_40_41 ;
    input [39:0]  vector ;
  begin
    conv_s2s_40_41 = {vector[39], vector};
  end
  endfunction


  function automatic [1:0] conv_s2u_1_2 ;
    input [0:0]  vector ;
  begin
    conv_s2u_1_2 = {vector[0], vector};
  end
  endfunction


  function automatic [2:0] conv_s2u_2_3 ;
    input [1:0]  vector ;
  begin
    conv_s2u_2_3 = {vector[1], vector};
  end
  endfunction


  function automatic [8:0] conv_s2u_2_9 ;
    input [1:0]  vector ;
  begin
    conv_s2u_2_9 = {{7{vector[1]}}, vector};
  end
  endfunction


  function automatic [3:0] conv_s2u_3_4 ;
    input [2:0]  vector ;
  begin
    conv_s2u_3_4 = {vector[2], vector};
  end
  endfunction


  function automatic [6:0] conv_s2u_5_7 ;
    input [4:0]  vector ;
  begin
    conv_s2u_5_7 = {{2{vector[4]}}, vector};
  end
  endfunction


  function automatic [23:0] conv_s2u_8_24 ;
    input [7:0]  vector ;
  begin
    conv_s2u_8_24 = {{16{vector[7]}}, vector};
  end
  endfunction


  function automatic [9:0] conv_s2u_9_10 ;
    input [8:0]  vector ;
  begin
    conv_s2u_9_10 = {vector[8], vector};
  end
  endfunction


  function automatic [10:0] conv_s2u_10_11 ;
    input [9:0]  vector ;
  begin
    conv_s2u_10_11 = {vector[9], vector};
  end
  endfunction


  function automatic [21:0] conv_s2u_20_22 ;
    input [19:0]  vector ;
  begin
    conv_s2u_20_22 = {{2{vector[19]}}, vector};
  end
  endfunction


  function automatic [21:0] conv_s2u_21_22 ;
    input [20:0]  vector ;
  begin
    conv_s2u_21_22 = {vector[20], vector};
  end
  endfunction


  function automatic [40:0] conv_s2u_40_41 ;
    input [39:0]  vector ;
  begin
    conv_s2u_40_41 = {vector[39], vector};
  end
  endfunction


  function automatic [1:0] conv_u2s_1_2 ;
    input [0:0]  vector ;
  begin
    conv_u2s_1_2 =  {1'b0, vector};
  end
  endfunction


  function automatic [2:0] conv_u2s_1_3 ;
    input [0:0]  vector ;
  begin
    conv_u2s_1_3 = {{2{1'b0}}, vector};
  end
  endfunction


  function automatic [3:0] conv_u2s_1_4 ;
    input [0:0]  vector ;
  begin
    conv_u2s_1_4 = {{3{1'b0}}, vector};
  end
  endfunction


  function automatic [5:0] conv_u2s_1_6 ;
    input [0:0]  vector ;
  begin
    conv_u2s_1_6 = {{5{1'b0}}, vector};
  end
  endfunction


  function automatic [6:0] conv_u2s_1_7 ;
    input [0:0]  vector ;
  begin
    conv_u2s_1_7 = {{6{1'b0}}, vector};
  end
  endfunction


  function automatic [7:0] conv_u2s_1_8 ;
    input [0:0]  vector ;
  begin
    conv_u2s_1_8 = {{7{1'b0}}, vector};
  end
  endfunction


  function automatic [8:0] conv_u2s_1_9 ;
    input [0:0]  vector ;
  begin
    conv_u2s_1_9 = {{8{1'b0}}, vector};
  end
  endfunction


  function automatic [9:0] conv_u2s_1_10 ;
    input [0:0]  vector ;
  begin
    conv_u2s_1_10 = {{9{1'b0}}, vector};
  end
  endfunction


  function automatic [10:0] conv_u2s_1_11 ;
    input [0:0]  vector ;
  begin
    conv_u2s_1_11 = {{10{1'b0}}, vector};
  end
  endfunction


  function automatic [12:0] conv_u2s_1_13 ;
    input [0:0]  vector ;
  begin
    conv_u2s_1_13 = {{12{1'b0}}, vector};
  end
  endfunction


  function automatic [14:0] conv_u2s_1_15 ;
    input [0:0]  vector ;
  begin
    conv_u2s_1_15 = {{14{1'b0}}, vector};
  end
  endfunction


  function automatic [2:0] conv_u2s_2_3 ;
    input [1:0]  vector ;
  begin
    conv_u2s_2_3 =  {1'b0, vector};
  end
  endfunction


  function automatic [4:0] conv_u2s_2_5 ;
    input [1:0]  vector ;
  begin
    conv_u2s_2_5 = {{3{1'b0}}, vector};
  end
  endfunction


  function automatic [5:0] conv_u2s_2_6 ;
    input [1:0]  vector ;
  begin
    conv_u2s_2_6 = {{4{1'b0}}, vector};
  end
  endfunction


  function automatic [3:0] conv_u2s_3_4 ;
    input [2:0]  vector ;
  begin
    conv_u2s_3_4 =  {1'b0, vector};
  end
  endfunction


  function automatic [4:0] conv_u2s_3_5 ;
    input [2:0]  vector ;
  begin
    conv_u2s_3_5 = {{2{1'b0}}, vector};
  end
  endfunction


  function automatic [5:0] conv_u2s_3_6 ;
    input [2:0]  vector ;
  begin
    conv_u2s_3_6 = {{3{1'b0}}, vector};
  end
  endfunction


  function automatic [4:0] conv_u2s_4_5 ;
    input [3:0]  vector ;
  begin
    conv_u2s_4_5 =  {1'b0, vector};
  end
  endfunction


  function automatic [5:0] conv_u2s_5_6 ;
    input [4:0]  vector ;
  begin
    conv_u2s_5_6 =  {1'b0, vector};
  end
  endfunction


  function automatic [6:0] conv_u2s_6_7 ;
    input [5:0]  vector ;
  begin
    conv_u2s_6_7 =  {1'b0, vector};
  end
  endfunction


  function automatic [7:0] conv_u2s_6_8 ;
    input [5:0]  vector ;
  begin
    conv_u2s_6_8 = {{2{1'b0}}, vector};
  end
  endfunction


  function automatic [7:0] conv_u2s_7_8 ;
    input [6:0]  vector ;
  begin
    conv_u2s_7_8 =  {1'b0, vector};
  end
  endfunction


  function automatic [8:0] conv_u2s_8_9 ;
    input [7:0]  vector ;
  begin
    conv_u2s_8_9 =  {1'b0, vector};
  end
  endfunction


  function automatic [9:0] conv_u2s_9_10 ;
    input [8:0]  vector ;
  begin
    conv_u2s_9_10 =  {1'b0, vector};
  end
  endfunction


  function automatic [10:0] conv_u2s_10_11 ;
    input [9:0]  vector ;
  begin
    conv_u2s_10_11 =  {1'b0, vector};
  end
  endfunction


  function automatic [11:0] conv_u2s_11_12 ;
    input [10:0]  vector ;
  begin
    conv_u2s_11_12 =  {1'b0, vector};
  end
  endfunction


  function automatic [12:0] conv_u2s_11_13 ;
    input [10:0]  vector ;
  begin
    conv_u2s_11_13 = {{2{1'b0}}, vector};
  end
  endfunction


  function automatic [12:0] conv_u2s_12_13 ;
    input [11:0]  vector ;
  begin
    conv_u2s_12_13 =  {1'b0, vector};
  end
  endfunction


  function automatic [13:0] conv_u2s_13_14 ;
    input [12:0]  vector ;
  begin
    conv_u2s_13_14 =  {1'b0, vector};
  end
  endfunction


  function automatic [14:0] conv_u2s_13_15 ;
    input [12:0]  vector ;
  begin
    conv_u2s_13_15 = {{2{1'b0}}, vector};
  end
  endfunction


  function automatic [14:0] conv_u2s_14_15 ;
    input [13:0]  vector ;
  begin
    conv_u2s_14_15 =  {1'b0, vector};
  end
  endfunction


  function automatic [15:0] conv_u2s_15_16 ;
    input [14:0]  vector ;
  begin
    conv_u2s_15_16 =  {1'b0, vector};
  end
  endfunction


  function automatic [16:0] conv_u2s_15_17 ;
    input [14:0]  vector ;
  begin
    conv_u2s_15_17 = {{2{1'b0}}, vector};
  end
  endfunction


  function automatic [16:0] conv_u2s_16_17 ;
    input [15:0]  vector ;
  begin
    conv_u2s_16_17 =  {1'b0, vector};
  end
  endfunction


  function automatic [17:0] conv_u2s_17_18 ;
    input [16:0]  vector ;
  begin
    conv_u2s_17_18 =  {1'b0, vector};
  end
  endfunction


  function automatic [18:0] conv_u2s_17_19 ;
    input [16:0]  vector ;
  begin
    conv_u2s_17_19 = {{2{1'b0}}, vector};
  end
  endfunction


  function automatic [18:0] conv_u2s_18_19 ;
    input [17:0]  vector ;
  begin
    conv_u2s_18_19 =  {1'b0, vector};
  end
  endfunction


  function automatic [19:0] conv_u2s_18_20 ;
    input [17:0]  vector ;
  begin
    conv_u2s_18_20 = {{2{1'b0}}, vector};
  end
  endfunction


  function automatic [19:0] conv_u2s_19_20 ;
    input [18:0]  vector ;
  begin
    conv_u2s_19_20 =  {1'b0, vector};
  end
  endfunction


  function automatic [20:0] conv_u2s_19_21 ;
    input [18:0]  vector ;
  begin
    conv_u2s_19_21 = {{2{1'b0}}, vector};
  end
  endfunction


  function automatic [20:0] conv_u2s_20_21 ;
    input [19:0]  vector ;
  begin
    conv_u2s_20_21 =  {1'b0, vector};
  end
  endfunction


  function automatic [21:0] conv_u2s_20_22 ;
    input [19:0]  vector ;
  begin
    conv_u2s_20_22 = {{2{1'b0}}, vector};
  end
  endfunction


  function automatic [21:0] conv_u2s_21_22 ;
    input [20:0]  vector ;
  begin
    conv_u2s_21_22 =  {1'b0, vector};
  end
  endfunction


  function automatic [22:0] conv_u2s_22_23 ;
    input [21:0]  vector ;
  begin
    conv_u2s_22_23 =  {1'b0, vector};
  end
  endfunction


  function automatic [23:0] conv_u2s_22_24 ;
    input [21:0]  vector ;
  begin
    conv_u2s_22_24 = {{2{1'b0}}, vector};
  end
  endfunction


  function automatic [23:0] conv_u2s_23_24 ;
    input [22:0]  vector ;
  begin
    conv_u2s_23_24 =  {1'b0, vector};
  end
  endfunction


  function automatic [24:0] conv_u2s_24_25 ;
    input [23:0]  vector ;
  begin
    conv_u2s_24_25 =  {1'b0, vector};
  end
  endfunction


  function automatic [25:0] conv_u2s_24_26 ;
    input [23:0]  vector ;
  begin
    conv_u2s_24_26 = {{2{1'b0}}, vector};
  end
  endfunction


  function automatic [25:0] conv_u2s_25_26 ;
    input [24:0]  vector ;
  begin
    conv_u2s_25_26 =  {1'b0, vector};
  end
  endfunction


  function automatic [26:0] conv_u2s_26_27 ;
    input [25:0]  vector ;
  begin
    conv_u2s_26_27 =  {1'b0, vector};
  end
  endfunction


  function automatic [27:0] conv_u2s_26_28 ;
    input [25:0]  vector ;
  begin
    conv_u2s_26_28 = {{2{1'b0}}, vector};
  end
  endfunction


  function automatic [27:0] conv_u2s_27_28 ;
    input [26:0]  vector ;
  begin
    conv_u2s_27_28 =  {1'b0, vector};
  end
  endfunction


  function automatic [28:0] conv_u2s_27_29 ;
    input [26:0]  vector ;
  begin
    conv_u2s_27_29 = {{2{1'b0}}, vector};
  end
  endfunction


  function automatic [28:0] conv_u2s_28_29 ;
    input [27:0]  vector ;
  begin
    conv_u2s_28_29 =  {1'b0, vector};
  end
  endfunction


  function automatic [29:0] conv_u2s_29_30 ;
    input [28:0]  vector ;
  begin
    conv_u2s_29_30 =  {1'b0, vector};
  end
  endfunction


  function automatic [30:0] conv_u2s_30_31 ;
    input [29:0]  vector ;
  begin
    conv_u2s_30_31 =  {1'b0, vector};
  end
  endfunction


  function automatic [31:0] conv_u2s_31_32 ;
    input [30:0]  vector ;
  begin
    conv_u2s_31_32 =  {1'b0, vector};
  end
  endfunction


  function automatic [33:0] conv_u2s_32_34 ;
    input [31:0]  vector ;
  begin
    conv_u2s_32_34 = {{2{1'b0}}, vector};
  end
  endfunction


  function automatic [35:0] conv_u2s_34_36 ;
    input [33:0]  vector ;
  begin
    conv_u2s_34_36 = {{2{1'b0}}, vector};
  end
  endfunction


  function automatic [37:0] conv_u2s_36_38 ;
    input [35:0]  vector ;
  begin
    conv_u2s_36_38 = {{2{1'b0}}, vector};
  end
  endfunction


  function automatic [39:0] conv_u2s_39_40 ;
    input [38:0]  vector ;
  begin
    conv_u2s_39_40 =  {1'b0, vector};
  end
  endfunction


  function automatic [1:0] conv_u2u_1_2 ;
    input [0:0]  vector ;
  begin
    conv_u2u_1_2 = {1'b0, vector};
  end
  endfunction


  function automatic [2:0] conv_u2u_1_3 ;
    input [0:0]  vector ;
  begin
    conv_u2u_1_3 = {{2{1'b0}}, vector};
  end
  endfunction


  function automatic [3:0] conv_u2u_1_4 ;
    input [0:0]  vector ;
  begin
    conv_u2u_1_4 = {{3{1'b0}}, vector};
  end
  endfunction


  function automatic [5:0] conv_u2u_1_6 ;
    input [0:0]  vector ;
  begin
    conv_u2u_1_6 = {{5{1'b0}}, vector};
  end
  endfunction


  function automatic [23:0] conv_u2u_1_24 ;
    input [0:0]  vector ;
  begin
    conv_u2u_1_24 = {{23{1'b0}}, vector};
  end
  endfunction


  function automatic [2:0] conv_u2u_2_3 ;
    input [1:0]  vector ;
  begin
    conv_u2u_2_3 = {1'b0, vector};
  end
  endfunction


  function automatic [3:0] conv_u2u_2_4 ;
    input [1:0]  vector ;
  begin
    conv_u2u_2_4 = {{2{1'b0}}, vector};
  end
  endfunction


  function automatic [5:0] conv_u2u_2_6 ;
    input [1:0]  vector ;
  begin
    conv_u2u_2_6 = {{4{1'b0}}, vector};
  end
  endfunction


  function automatic [6:0] conv_u2u_2_7 ;
    input [1:0]  vector ;
  begin
    conv_u2u_2_7 = {{5{1'b0}}, vector};
  end
  endfunction


  function automatic [3:0] conv_u2u_3_4 ;
    input [2:0]  vector ;
  begin
    conv_u2u_3_4 = {1'b0, vector};
  end
  endfunction


  function automatic [4:0] conv_u2u_3_5 ;
    input [2:0]  vector ;
  begin
    conv_u2u_3_5 = {{2{1'b0}}, vector};
  end
  endfunction


  function automatic [5:0] conv_u2u_3_6 ;
    input [2:0]  vector ;
  begin
    conv_u2u_3_6 = {{3{1'b0}}, vector};
  end
  endfunction


  function automatic [4:0] conv_u2u_4_5 ;
    input [3:0]  vector ;
  begin
    conv_u2u_4_5 = {1'b0, vector};
  end
  endfunction


  function automatic [5:0] conv_u2u_4_6 ;
    input [3:0]  vector ;
  begin
    conv_u2u_4_6 = {{2{1'b0}}, vector};
  end
  endfunction


  function automatic [5:0] conv_u2u_5_6 ;
    input [4:0]  vector ;
  begin
    conv_u2u_5_6 = {1'b0, vector};
  end
  endfunction


  function automatic [6:0] conv_u2u_5_7 ;
    input [4:0]  vector ;
  begin
    conv_u2u_5_7 = {{2{1'b0}}, vector};
  end
  endfunction


  function automatic [8:0] conv_u2u_6_9 ;
    input [5:0]  vector ;
  begin
    conv_u2u_6_9 = {{3{1'b0}}, vector};
  end
  endfunction


  function automatic [7:0] conv_u2u_7_8 ;
    input [6:0]  vector ;
  begin
    conv_u2u_7_8 = {1'b0, vector};
  end
  endfunction


  function automatic [8:0] conv_u2u_7_9 ;
    input [6:0]  vector ;
  begin
    conv_u2u_7_9 = {{2{1'b0}}, vector};
  end
  endfunction


  function automatic [8:0] conv_u2u_8_9 ;
    input [7:0]  vector ;
  begin
    conv_u2u_8_9 = {1'b0, vector};
  end
  endfunction


  function automatic [9:0] conv_u2u_9_10 ;
    input [8:0]  vector ;
  begin
    conv_u2u_9_10 = {1'b0, vector};
  end
  endfunction


  function automatic [10:0] conv_u2u_10_11 ;
    input [9:0]  vector ;
  begin
    conv_u2u_10_11 = {1'b0, vector};
  end
  endfunction


  function automatic [17:0] conv_u2u_17_18 ;
    input [16:0]  vector ;
  begin
    conv_u2u_17_18 = {1'b0, vector};
  end
  endfunction


  function automatic [23:0] conv_u2u_23_24 ;
    input [22:0]  vector ;
  begin
    conv_u2u_23_24 = {1'b0, vector};
  end
  endfunction

endmodule

// ------------------------------------------------------------------
//  Design Unit:    dut
// ------------------------------------------------------------------


module dut (
  clk, en, rst, strm_in_rsc_dat, strm_in_rsc_vld, strm_in_rsc_rdy, strm_out_rsc_dat,
      strm_out_rsc_vld, strm_out_rsc_rdy
);
  input clk;
  input en;
  input rst;
  input [31:0] strm_in_rsc_dat;
  input strm_in_rsc_vld;
  output strm_in_rsc_rdy;
  output [31:0] strm_out_rsc_dat;
  output strm_out_rsc_vld;
  input strm_out_rsc_rdy;


  // Interconnect Declarations
  wire input_rsci_clken_d;
  wire [39:0] input_rsci_d_d;
  wire [39:0] input_rsci_q_d;
  wire [8:0] input_rsci_radr_d;
  wire [8:0] input_rsci_wadr_d;
  wire [39:0] output_rsci_d_d;
  wire [39:0] output_rsci_q_d;
  wire [8:0] output_rsci_radr_d;
  wire [8:0] output_rsci_wadr_d;
  wire [7:0] attention_5_1_384_384_8_48_quantized_hidden_states_rsci_d_d;
  wire [7:0] attention_5_1_384_384_8_48_quantized_hidden_states_rsci_q_d;
  wire [8:0] attention_5_1_384_384_8_48_quantized_hidden_states_rsci_radr_d;
  wire [8:0] attention_5_1_384_384_8_48_quantized_hidden_states_rsci_wadr_d;
  wire [39:0] attention_5_1_384_384_8_48_q_proj_re_rsci_d_d;
  wire [39:0] attention_5_1_384_384_8_48_q_proj_re_rsci_q_d;
  wire [8:0] attention_5_1_384_384_8_48_q_proj_re_rsci_radr_d;
  wire [8:0] attention_5_1_384_384_8_48_q_proj_re_rsci_wadr_d;
  wire [39:0] attention_5_1_384_384_8_48_k_proj_re_rsci_d_d;
  wire [39:0] attention_5_1_384_384_8_48_k_proj_re_rsci_q_d;
  wire [8:0] attention_5_1_384_384_8_48_k_proj_re_rsci_radr_d;
  wire [8:0] attention_5_1_384_384_8_48_k_proj_re_rsci_wadr_d;
  wire [39:0] attention_5_1_384_384_8_48_v_proj_re_rsci_d_d;
  wire [39:0] attention_5_1_384_384_8_48_v_proj_re_rsci_q_d;
  wire [8:0] attention_5_1_384_384_8_48_v_proj_re_rsci_radr_d;
  wire [8:0] attention_5_1_384_384_8_48_v_proj_re_rsci_wadr_d;
  wire [39:0] attention_5_1_384_384_8_48_q_proj_rsci_q_d;
  wire [8:0] attention_5_1_384_384_8_48_q_proj_rsci_radr_d;
  wire [8:0] attention_5_1_384_384_8_48_q_proj_rsci_wadr_d;
  wire [39:0] attention_5_1_384_384_8_48_k_proj_rsci_q_d;
  wire [8:0] attention_5_1_384_384_8_48_k_proj_rsci_radr_d;
  wire [8:0] attention_5_1_384_384_8_48_k_proj_rsci_wadr_d;
  wire [39:0] attention_5_1_384_384_8_48_v_proj_rsci_q_d;
  wire [8:0] attention_5_1_384_384_8_48_v_proj_rsci_radr_d;
  wire [8:0] attention_5_1_384_384_8_48_v_proj_rsci_wadr_d;
  wire [39:0] attention_5_1_384_384_8_48_q_embed_rsci_d_d;
  wire [39:0] attention_5_1_384_384_8_48_q_embed_rsci_q_d;
  wire [8:0] attention_5_1_384_384_8_48_q_embed_rsci_radr_d;
  wire [8:0] attention_5_1_384_384_8_48_q_embed_rsci_wadr_d;
  wire [39:0] attention_5_1_384_384_8_48_k_embed_rsci_d_d;
  wire [39:0] attention_5_1_384_384_8_48_k_embed_rsci_q_d;
  wire [8:0] attention_5_1_384_384_8_48_k_embed_rsci_radr_d;
  wire [8:0] attention_5_1_384_384_8_48_k_embed_rsci_wadr_d;
  wire [39:0] attention_5_1_384_384_8_48_k_cache_upd_rsci_d_d;
  wire [39:0] attention_5_1_384_384_8_48_k_cache_upd_rsci_q_d;
  wire [11:0] attention_5_1_384_384_8_48_k_cache_upd_rsci_radr_d;
  wire [11:0] attention_5_1_384_384_8_48_k_cache_upd_rsci_wadr_d;
  wire [39:0] attention_5_1_384_384_8_48_v_cache_upd_rsci_d_d;
  wire [39:0] attention_5_1_384_384_8_48_v_cache_upd_rsci_q_d;
  wire [11:0] attention_5_1_384_384_8_48_v_cache_upd_rsci_radr_d;
  wire [11:0] attention_5_1_384_384_8_48_v_cache_upd_rsci_wadr_d;
  wire [39:0] attention_5_1_384_384_8_48_k_proj_transposed_rsci_q_d;
  wire [11:0] attention_5_1_384_384_8_48_k_proj_transposed_rsci_radr_d;
  wire [11:0] attention_5_1_384_384_8_48_k_proj_transposed_rsci_wadr_d;
  wire [39:0] attention_5_1_384_384_8_48_attn_weights_rsci_d_d;
  wire [39:0] attention_5_1_384_384_8_48_attn_weights_rsci_q_d;
  wire [5:0] attention_5_1_384_384_8_48_attn_weights_rsci_radr_d;
  wire [5:0] attention_5_1_384_384_8_48_attn_weights_rsci_wadr_d;
  wire [39:0] attention_5_1_384_384_8_48_attn_output_rsci_d_d;
  wire [39:0] attention_5_1_384_384_8_48_attn_output_rsci_q_d;
  wire [8:0] attention_5_1_384_384_8_48_attn_output_rsci_radr_d;
  wire [8:0] attention_5_1_384_384_8_48_attn_output_rsci_wadr_d;
  wire [39:0] attention_5_1_384_384_8_48_attn_output_2D_rsci_d_d;
  wire [39:0] attention_5_1_384_384_8_48_attn_output_2D_rsci_q_d;
  wire [8:0] attention_5_1_384_384_8_48_attn_output_2D_rsci_radr_d;
  wire [8:0] attention_5_1_384_384_8_48_attn_output_2D_rsci_wadr_d;
  wire [7:0] attention_5_1_384_384_8_48_quantized_final_output_rsci_d_d;
  wire [7:0] attention_5_1_384_384_8_48_quantized_final_output_rsci_q_d;
  wire [8:0] attention_5_1_384_384_8_48_quantized_final_output_rsci_radr_d;
  wire [8:0] attention_5_1_384_384_8_48_quantized_final_output_rsci_wadr_d;
  wire [39:0] apply_rotary_pos_emb_1_8_48_rotated_q_rsci_d_d;
  wire [39:0] apply_rotary_pos_emb_1_8_48_rotated_q_rsci_q_d;
  wire [8:0] apply_rotary_pos_emb_1_8_48_rotated_q_rsci_radr_d;
  wire [8:0] apply_rotary_pos_emb_1_8_48_rotated_q_rsci_wadr_d;
  wire [39:0] apply_rotary_pos_emb_1_8_48_rotated_k_rsci_d_d;
  wire [39:0] apply_rotary_pos_emb_1_8_48_rotated_k_rsci_q_d;
  wire [8:0] apply_rotary_pos_emb_1_8_48_rotated_k_rsci_radr_d;
  wire [8:0] apply_rotary_pos_emb_1_8_48_rotated_k_rsci_wadr_d;
  wire [71:0] rms_norm_384_div_cmp_a;
  wire [60:0] rms_norm_384_div_cmp_b;
  wire [71:0] rms_norm_384_div_cmp_z;
  wire input_rsc_clken;
  wire [39:0] input_rsc_q;
  wire input_rsc_re;
  wire [8:0] input_rsc_radr;
  wire input_rsc_we;
  wire [39:0] input_rsc_d;
  wire [8:0] input_rsc_wadr;
  wire output_rsc_clken;
  wire [39:0] output_rsc_q;
  wire output_rsc_re;
  wire [8:0] output_rsc_radr;
  wire output_rsc_we;
  wire [39:0] output_rsc_d;
  wire [8:0] output_rsc_wadr;
  wire attention_5_1_384_384_8_48_quantized_hidden_states_rsc_clken;
  wire [7:0] attention_5_1_384_384_8_48_quantized_hidden_states_rsc_q;
  wire attention_5_1_384_384_8_48_quantized_hidden_states_rsc_re;
  wire [8:0] attention_5_1_384_384_8_48_quantized_hidden_states_rsc_radr;
  wire attention_5_1_384_384_8_48_quantized_hidden_states_rsc_we;
  wire [7:0] attention_5_1_384_384_8_48_quantized_hidden_states_rsc_d;
  wire [8:0] attention_5_1_384_384_8_48_quantized_hidden_states_rsc_wadr;
  wire attention_5_1_384_384_8_48_q_proj_re_rsc_clken;
  wire [39:0] attention_5_1_384_384_8_48_q_proj_re_rsc_q;
  wire attention_5_1_384_384_8_48_q_proj_re_rsc_re;
  wire [8:0] attention_5_1_384_384_8_48_q_proj_re_rsc_radr;
  wire attention_5_1_384_384_8_48_q_proj_re_rsc_we;
  wire [39:0] attention_5_1_384_384_8_48_q_proj_re_rsc_d;
  wire [8:0] attention_5_1_384_384_8_48_q_proj_re_rsc_wadr;
  wire attention_5_1_384_384_8_48_k_proj_re_rsc_clken;
  wire [39:0] attention_5_1_384_384_8_48_k_proj_re_rsc_q;
  wire attention_5_1_384_384_8_48_k_proj_re_rsc_re;
  wire [8:0] attention_5_1_384_384_8_48_k_proj_re_rsc_radr;
  wire attention_5_1_384_384_8_48_k_proj_re_rsc_we;
  wire [39:0] attention_5_1_384_384_8_48_k_proj_re_rsc_d;
  wire [8:0] attention_5_1_384_384_8_48_k_proj_re_rsc_wadr;
  wire attention_5_1_384_384_8_48_v_proj_re_rsc_clken;
  wire [39:0] attention_5_1_384_384_8_48_v_proj_re_rsc_q;
  wire attention_5_1_384_384_8_48_v_proj_re_rsc_re;
  wire [8:0] attention_5_1_384_384_8_48_v_proj_re_rsc_radr;
  wire attention_5_1_384_384_8_48_v_proj_re_rsc_we;
  wire [39:0] attention_5_1_384_384_8_48_v_proj_re_rsc_d;
  wire [8:0] attention_5_1_384_384_8_48_v_proj_re_rsc_wadr;
  wire attention_5_1_384_384_8_48_q_proj_rsc_clken;
  wire [39:0] attention_5_1_384_384_8_48_q_proj_rsc_q;
  wire attention_5_1_384_384_8_48_q_proj_rsc_re;
  wire [8:0] attention_5_1_384_384_8_48_q_proj_rsc_radr;
  wire attention_5_1_384_384_8_48_q_proj_rsc_we;
  wire [39:0] attention_5_1_384_384_8_48_q_proj_rsc_d;
  wire [8:0] attention_5_1_384_384_8_48_q_proj_rsc_wadr;
  wire attention_5_1_384_384_8_48_k_proj_rsc_clken;
  wire [39:0] attention_5_1_384_384_8_48_k_proj_rsc_q;
  wire attention_5_1_384_384_8_48_k_proj_rsc_re;
  wire [8:0] attention_5_1_384_384_8_48_k_proj_rsc_radr;
  wire attention_5_1_384_384_8_48_k_proj_rsc_we;
  wire [39:0] attention_5_1_384_384_8_48_k_proj_rsc_d;
  wire [8:0] attention_5_1_384_384_8_48_k_proj_rsc_wadr;
  wire attention_5_1_384_384_8_48_v_proj_rsc_clken;
  wire [39:0] attention_5_1_384_384_8_48_v_proj_rsc_q;
  wire attention_5_1_384_384_8_48_v_proj_rsc_re;
  wire [8:0] attention_5_1_384_384_8_48_v_proj_rsc_radr;
  wire attention_5_1_384_384_8_48_v_proj_rsc_we;
  wire [39:0] attention_5_1_384_384_8_48_v_proj_rsc_d;
  wire [8:0] attention_5_1_384_384_8_48_v_proj_rsc_wadr;
  wire attention_5_1_384_384_8_48_q_embed_rsc_clken;
  wire [39:0] attention_5_1_384_384_8_48_q_embed_rsc_q;
  wire attention_5_1_384_384_8_48_q_embed_rsc_re;
  wire [8:0] attention_5_1_384_384_8_48_q_embed_rsc_radr;
  wire attention_5_1_384_384_8_48_q_embed_rsc_we;
  wire [39:0] attention_5_1_384_384_8_48_q_embed_rsc_d;
  wire [8:0] attention_5_1_384_384_8_48_q_embed_rsc_wadr;
  wire attention_5_1_384_384_8_48_k_embed_rsc_clken;
  wire [39:0] attention_5_1_384_384_8_48_k_embed_rsc_q;
  wire attention_5_1_384_384_8_48_k_embed_rsc_re;
  wire [8:0] attention_5_1_384_384_8_48_k_embed_rsc_radr;
  wire attention_5_1_384_384_8_48_k_embed_rsc_we;
  wire [39:0] attention_5_1_384_384_8_48_k_embed_rsc_d;
  wire [8:0] attention_5_1_384_384_8_48_k_embed_rsc_wadr;
  wire attention_5_1_384_384_8_48_k_cache_upd_rsc_clken;
  wire [39:0] attention_5_1_384_384_8_48_k_cache_upd_rsc_q;
  wire attention_5_1_384_384_8_48_k_cache_upd_rsc_re;
  wire [11:0] attention_5_1_384_384_8_48_k_cache_upd_rsc_radr;
  wire attention_5_1_384_384_8_48_k_cache_upd_rsc_we;
  wire [39:0] attention_5_1_384_384_8_48_k_cache_upd_rsc_d;
  wire [11:0] attention_5_1_384_384_8_48_k_cache_upd_rsc_wadr;
  wire attention_5_1_384_384_8_48_v_cache_upd_rsc_clken;
  wire [39:0] attention_5_1_384_384_8_48_v_cache_upd_rsc_q;
  wire attention_5_1_384_384_8_48_v_cache_upd_rsc_re;
  wire [11:0] attention_5_1_384_384_8_48_v_cache_upd_rsc_radr;
  wire attention_5_1_384_384_8_48_v_cache_upd_rsc_we;
  wire [39:0] attention_5_1_384_384_8_48_v_cache_upd_rsc_d;
  wire [11:0] attention_5_1_384_384_8_48_v_cache_upd_rsc_wadr;
  wire attention_5_1_384_384_8_48_k_proj_transposed_rsc_clken;
  wire [39:0] attention_5_1_384_384_8_48_k_proj_transposed_rsc_q;
  wire attention_5_1_384_384_8_48_k_proj_transposed_rsc_re;
  wire [11:0] attention_5_1_384_384_8_48_k_proj_transposed_rsc_radr;
  wire attention_5_1_384_384_8_48_k_proj_transposed_rsc_we;
  wire [39:0] attention_5_1_384_384_8_48_k_proj_transposed_rsc_d;
  wire [11:0] attention_5_1_384_384_8_48_k_proj_transposed_rsc_wadr;
  wire attention_5_1_384_384_8_48_attn_weights_rsc_clken;
  wire [39:0] attention_5_1_384_384_8_48_attn_weights_rsc_q;
  wire attention_5_1_384_384_8_48_attn_weights_rsc_re;
  wire [5:0] attention_5_1_384_384_8_48_attn_weights_rsc_radr;
  wire attention_5_1_384_384_8_48_attn_weights_rsc_we;
  wire [39:0] attention_5_1_384_384_8_48_attn_weights_rsc_d;
  wire [5:0] attention_5_1_384_384_8_48_attn_weights_rsc_wadr;
  wire attention_5_1_384_384_8_48_attn_output_rsc_clken;
  wire [39:0] attention_5_1_384_384_8_48_attn_output_rsc_q;
  wire attention_5_1_384_384_8_48_attn_output_rsc_re;
  wire [8:0] attention_5_1_384_384_8_48_attn_output_rsc_radr;
  wire attention_5_1_384_384_8_48_attn_output_rsc_we;
  wire [39:0] attention_5_1_384_384_8_48_attn_output_rsc_d;
  wire [8:0] attention_5_1_384_384_8_48_attn_output_rsc_wadr;
  wire attention_5_1_384_384_8_48_attn_output_2D_rsc_clken;
  wire [39:0] attention_5_1_384_384_8_48_attn_output_2D_rsc_q;
  wire attention_5_1_384_384_8_48_attn_output_2D_rsc_re;
  wire [8:0] attention_5_1_384_384_8_48_attn_output_2D_rsc_radr;
  wire attention_5_1_384_384_8_48_attn_output_2D_rsc_we;
  wire [39:0] attention_5_1_384_384_8_48_attn_output_2D_rsc_d;
  wire [8:0] attention_5_1_384_384_8_48_attn_output_2D_rsc_wadr;
  wire attention_5_1_384_384_8_48_quantized_final_output_rsc_clken;
  wire [7:0] attention_5_1_384_384_8_48_quantized_final_output_rsc_q;
  wire attention_5_1_384_384_8_48_quantized_final_output_rsc_re;
  wire [8:0] attention_5_1_384_384_8_48_quantized_final_output_rsc_radr;
  wire attention_5_1_384_384_8_48_quantized_final_output_rsc_we;
  wire [7:0] attention_5_1_384_384_8_48_quantized_final_output_rsc_d;
  wire [8:0] attention_5_1_384_384_8_48_quantized_final_output_rsc_wadr;
  wire apply_rotary_pos_emb_1_8_48_rotated_q_rsc_clken;
  wire [39:0] apply_rotary_pos_emb_1_8_48_rotated_q_rsc_q;
  wire apply_rotary_pos_emb_1_8_48_rotated_q_rsc_re;
  wire [8:0] apply_rotary_pos_emb_1_8_48_rotated_q_rsc_radr;
  wire apply_rotary_pos_emb_1_8_48_rotated_q_rsc_we;
  wire [39:0] apply_rotary_pos_emb_1_8_48_rotated_q_rsc_d;
  wire [8:0] apply_rotary_pos_emb_1_8_48_rotated_q_rsc_wadr;
  wire apply_rotary_pos_emb_1_8_48_rotated_k_rsc_clken;
  wire [39:0] apply_rotary_pos_emb_1_8_48_rotated_k_rsc_q;
  wire apply_rotary_pos_emb_1_8_48_rotated_k_rsc_re;
  wire [8:0] apply_rotary_pos_emb_1_8_48_rotated_k_rsc_radr;
  wire apply_rotary_pos_emb_1_8_48_rotated_k_rsc_we;
  wire [39:0] apply_rotary_pos_emb_1_8_48_rotated_k_rsc_d;
  wire [8:0] apply_rotary_pos_emb_1_8_48_rotated_k_rsc_wadr;
  wire input_rsci_re_d_iff;
  wire input_rsci_we_d_iff;
  wire output_rsci_re_d_iff;
  wire output_rsci_we_d_iff;
  wire attention_5_1_384_384_8_48_quantized_hidden_states_rsci_re_d_iff;
  wire attention_5_1_384_384_8_48_quantized_hidden_states_rsci_we_d_iff;
  wire attention_5_1_384_384_8_48_q_proj_re_rsci_re_d_iff;
  wire attention_5_1_384_384_8_48_q_proj_re_rsci_we_d_iff;
  wire attention_5_1_384_384_8_48_k_proj_re_rsci_we_d_iff;
  wire attention_5_1_384_384_8_48_v_proj_re_rsci_re_d_iff;
  wire attention_5_1_384_384_8_48_v_proj_re_rsci_we_d_iff;
  wire attention_5_1_384_384_8_48_q_proj_rsci_re_d_iff;
  wire attention_5_1_384_384_8_48_q_proj_rsci_we_d_iff;
  wire attention_5_1_384_384_8_48_v_proj_rsci_re_d_iff;
  wire attention_5_1_384_384_8_48_v_proj_rsci_we_d_iff;
  wire attention_5_1_384_384_8_48_q_embed_rsci_re_d_iff;
  wire attention_5_1_384_384_8_48_q_embed_rsci_we_d_iff;
  wire attention_5_1_384_384_8_48_k_embed_rsci_re_d_iff;
  wire attention_5_1_384_384_8_48_k_cache_upd_rsci_re_d_iff;
  wire attention_5_1_384_384_8_48_k_cache_upd_rsci_we_d_iff;
  wire attention_5_1_384_384_8_48_v_cache_upd_rsci_re_d_iff;
  wire attention_5_1_384_384_8_48_k_proj_transposed_rsci_we_d_iff;
  wire attention_5_1_384_384_8_48_attn_weights_rsci_re_d_iff;
  wire attention_5_1_384_384_8_48_attn_weights_rsci_we_d_iff;
  wire attention_5_1_384_384_8_48_attn_output_rsci_re_d_iff;
  wire attention_5_1_384_384_8_48_attn_output_rsci_we_d_iff;
  wire attention_5_1_384_384_8_48_attn_output_2D_rsci_re_d_iff;
  wire attention_5_1_384_384_8_48_attn_output_2D_rsci_we_d_iff;
  wire attention_5_1_384_384_8_48_quantized_final_output_rsci_re_d_iff;
  wire attention_5_1_384_384_8_48_quantized_final_output_rsci_we_d_iff;
  wire apply_rotary_pos_emb_1_8_48_rotated_q_rsci_re_d_iff;
  wire apply_rotary_pos_emb_1_8_48_rotated_q_rsci_we_d_iff;


  // Interconnect Declarations for Component Instantiations 
  mgc_div #(.width_a(32'sd72),
  .width_b(32'sd61),
  .signd(32'sd1)) rms_norm_384_div_cmp (
      .a(rms_norm_384_div_cmp_a),
      .b(rms_norm_384_div_cmp_b),
      .z(rms_norm_384_div_cmp_z)
    );
  BLOCK_1R1W_RBW #(.addr_width(32'sd9),
  .data_width(32'sd40),
  .depth(32'sd384),
  .latency(32'sd1),
  .suppress_sim_read_addr_range_errs(32'sd1)) input_rsc_comp (
      .clk(clk),
      .clken(input_rsc_clken),
      .d(input_rsc_d),
      .q(input_rsc_q),
      .radr(input_rsc_radr),
      .re(input_rsc_re),
      .wadr(input_rsc_wadr),
      .we(input_rsc_we)
    );
  BLOCK_1R1W_RBW #(.addr_width(32'sd9),
  .data_width(32'sd40),
  .depth(32'sd384),
  .latency(32'sd1),
  .suppress_sim_read_addr_range_errs(32'sd1)) output_rsc_comp (
      .clk(clk),
      .clken(output_rsc_clken),
      .d(output_rsc_d),
      .q(output_rsc_q),
      .radr(output_rsc_radr),
      .re(output_rsc_re),
      .wadr(output_rsc_wadr),
      .we(output_rsc_we)
    );
  BLOCK_1R1W_RBW #(.addr_width(32'sd9),
  .data_width(32'sd8),
  .depth(32'sd384),
  .latency(32'sd1),
  .suppress_sim_read_addr_range_errs(32'sd1)) attention_5_1_384_384_8_48_quantized_hidden_states_rsc_comp
      (
      .clk(clk),
      .clken(attention_5_1_384_384_8_48_quantized_hidden_states_rsc_clken),
      .d(attention_5_1_384_384_8_48_quantized_hidden_states_rsc_d),
      .q(attention_5_1_384_384_8_48_quantized_hidden_states_rsc_q),
      .radr(attention_5_1_384_384_8_48_quantized_hidden_states_rsc_radr),
      .re(attention_5_1_384_384_8_48_quantized_hidden_states_rsc_re),
      .wadr(attention_5_1_384_384_8_48_quantized_hidden_states_rsc_wadr),
      .we(attention_5_1_384_384_8_48_quantized_hidden_states_rsc_we)
    );
  BLOCK_1R1W_RBW #(.addr_width(32'sd9),
  .data_width(32'sd40),
  .depth(32'sd384),
  .latency(32'sd1),
  .suppress_sim_read_addr_range_errs(32'sd1)) attention_5_1_384_384_8_48_q_proj_re_rsc_comp
      (
      .clk(clk),
      .clken(attention_5_1_384_384_8_48_q_proj_re_rsc_clken),
      .d(attention_5_1_384_384_8_48_q_proj_re_rsc_d),
      .q(attention_5_1_384_384_8_48_q_proj_re_rsc_q),
      .radr(attention_5_1_384_384_8_48_q_proj_re_rsc_radr),
      .re(attention_5_1_384_384_8_48_q_proj_re_rsc_re),
      .wadr(attention_5_1_384_384_8_48_q_proj_re_rsc_wadr),
      .we(attention_5_1_384_384_8_48_q_proj_re_rsc_we)
    );
  BLOCK_1R1W_RBW #(.addr_width(32'sd9),
  .data_width(32'sd40),
  .depth(32'sd384),
  .latency(32'sd1),
  .suppress_sim_read_addr_range_errs(32'sd1)) attention_5_1_384_384_8_48_k_proj_re_rsc_comp
      (
      .clk(clk),
      .clken(attention_5_1_384_384_8_48_k_proj_re_rsc_clken),
      .d(attention_5_1_384_384_8_48_k_proj_re_rsc_d),
      .q(attention_5_1_384_384_8_48_k_proj_re_rsc_q),
      .radr(attention_5_1_384_384_8_48_k_proj_re_rsc_radr),
      .re(attention_5_1_384_384_8_48_k_proj_re_rsc_re),
      .wadr(attention_5_1_384_384_8_48_k_proj_re_rsc_wadr),
      .we(attention_5_1_384_384_8_48_k_proj_re_rsc_we)
    );
  BLOCK_1R1W_RBW #(.addr_width(32'sd9),
  .data_width(32'sd40),
  .depth(32'sd384),
  .latency(32'sd1),
  .suppress_sim_read_addr_range_errs(32'sd1)) attention_5_1_384_384_8_48_v_proj_re_rsc_comp
      (
      .clk(clk),
      .clken(attention_5_1_384_384_8_48_v_proj_re_rsc_clken),
      .d(attention_5_1_384_384_8_48_v_proj_re_rsc_d),
      .q(attention_5_1_384_384_8_48_v_proj_re_rsc_q),
      .radr(attention_5_1_384_384_8_48_v_proj_re_rsc_radr),
      .re(attention_5_1_384_384_8_48_v_proj_re_rsc_re),
      .wadr(attention_5_1_384_384_8_48_v_proj_re_rsc_wadr),
      .we(attention_5_1_384_384_8_48_v_proj_re_rsc_we)
    );
  BLOCK_1R1W_RBW #(.addr_width(32'sd9),
  .data_width(32'sd40),
  .depth(32'sd384),
  .latency(32'sd1),
  .suppress_sim_read_addr_range_errs(32'sd1)) attention_5_1_384_384_8_48_q_proj_rsc_comp
      (
      .clk(clk),
      .clken(attention_5_1_384_384_8_48_q_proj_rsc_clken),
      .d(attention_5_1_384_384_8_48_q_proj_rsc_d),
      .q(attention_5_1_384_384_8_48_q_proj_rsc_q),
      .radr(attention_5_1_384_384_8_48_q_proj_rsc_radr),
      .re(attention_5_1_384_384_8_48_q_proj_rsc_re),
      .wadr(attention_5_1_384_384_8_48_q_proj_rsc_wadr),
      .we(attention_5_1_384_384_8_48_q_proj_rsc_we)
    );
  BLOCK_1R1W_RBW #(.addr_width(32'sd9),
  .data_width(32'sd40),
  .depth(32'sd384),
  .latency(32'sd1),
  .suppress_sim_read_addr_range_errs(32'sd1)) attention_5_1_384_384_8_48_k_proj_rsc_comp
      (
      .clk(clk),
      .clken(attention_5_1_384_384_8_48_k_proj_rsc_clken),
      .d(attention_5_1_384_384_8_48_k_proj_rsc_d),
      .q(attention_5_1_384_384_8_48_k_proj_rsc_q),
      .radr(attention_5_1_384_384_8_48_k_proj_rsc_radr),
      .re(attention_5_1_384_384_8_48_k_proj_rsc_re),
      .wadr(attention_5_1_384_384_8_48_k_proj_rsc_wadr),
      .we(attention_5_1_384_384_8_48_k_proj_rsc_we)
    );
  BLOCK_1R1W_RBW #(.addr_width(32'sd9),
  .data_width(32'sd40),
  .depth(32'sd384),
  .latency(32'sd1),
  .suppress_sim_read_addr_range_errs(32'sd1)) attention_5_1_384_384_8_48_v_proj_rsc_comp
      (
      .clk(clk),
      .clken(attention_5_1_384_384_8_48_v_proj_rsc_clken),
      .d(attention_5_1_384_384_8_48_v_proj_rsc_d),
      .q(attention_5_1_384_384_8_48_v_proj_rsc_q),
      .radr(attention_5_1_384_384_8_48_v_proj_rsc_radr),
      .re(attention_5_1_384_384_8_48_v_proj_rsc_re),
      .wadr(attention_5_1_384_384_8_48_v_proj_rsc_wadr),
      .we(attention_5_1_384_384_8_48_v_proj_rsc_we)
    );
  BLOCK_1R1W_RBW #(.addr_width(32'sd9),
  .data_width(32'sd40),
  .depth(32'sd384),
  .latency(32'sd1),
  .suppress_sim_read_addr_range_errs(32'sd1)) attention_5_1_384_384_8_48_q_embed_rsc_comp
      (
      .clk(clk),
      .clken(attention_5_1_384_384_8_48_q_embed_rsc_clken),
      .d(attention_5_1_384_384_8_48_q_embed_rsc_d),
      .q(attention_5_1_384_384_8_48_q_embed_rsc_q),
      .radr(attention_5_1_384_384_8_48_q_embed_rsc_radr),
      .re(attention_5_1_384_384_8_48_q_embed_rsc_re),
      .wadr(attention_5_1_384_384_8_48_q_embed_rsc_wadr),
      .we(attention_5_1_384_384_8_48_q_embed_rsc_we)
    );
  BLOCK_1R1W_RBW #(.addr_width(32'sd9),
  .data_width(32'sd40),
  .depth(32'sd384),
  .latency(32'sd1),
  .suppress_sim_read_addr_range_errs(32'sd1)) attention_5_1_384_384_8_48_k_embed_rsc_comp
      (
      .clk(clk),
      .clken(attention_5_1_384_384_8_48_k_embed_rsc_clken),
      .d(attention_5_1_384_384_8_48_k_embed_rsc_d),
      .q(attention_5_1_384_384_8_48_k_embed_rsc_q),
      .radr(attention_5_1_384_384_8_48_k_embed_rsc_radr),
      .re(attention_5_1_384_384_8_48_k_embed_rsc_re),
      .wadr(attention_5_1_384_384_8_48_k_embed_rsc_wadr),
      .we(attention_5_1_384_384_8_48_k_embed_rsc_we)
    );
  BLOCK_1R1W_RBW #(.addr_width(32'sd12),
  .data_width(32'sd40),
  .depth(32'sd2304),
  .latency(32'sd1),
  .suppress_sim_read_addr_range_errs(32'sd1)) attention_5_1_384_384_8_48_k_cache_upd_rsc_comp
      (
      .clk(clk),
      .clken(attention_5_1_384_384_8_48_k_cache_upd_rsc_clken),
      .d(attention_5_1_384_384_8_48_k_cache_upd_rsc_d),
      .q(attention_5_1_384_384_8_48_k_cache_upd_rsc_q),
      .radr(attention_5_1_384_384_8_48_k_cache_upd_rsc_radr),
      .re(attention_5_1_384_384_8_48_k_cache_upd_rsc_re),
      .wadr(attention_5_1_384_384_8_48_k_cache_upd_rsc_wadr),
      .we(attention_5_1_384_384_8_48_k_cache_upd_rsc_we)
    );
  BLOCK_1R1W_RBW #(.addr_width(32'sd12),
  .data_width(32'sd40),
  .depth(32'sd2304),
  .latency(32'sd1),
  .suppress_sim_read_addr_range_errs(32'sd1)) attention_5_1_384_384_8_48_v_cache_upd_rsc_comp
      (
      .clk(clk),
      .clken(attention_5_1_384_384_8_48_v_cache_upd_rsc_clken),
      .d(attention_5_1_384_384_8_48_v_cache_upd_rsc_d),
      .q(attention_5_1_384_384_8_48_v_cache_upd_rsc_q),
      .radr(attention_5_1_384_384_8_48_v_cache_upd_rsc_radr),
      .re(attention_5_1_384_384_8_48_v_cache_upd_rsc_re),
      .wadr(attention_5_1_384_384_8_48_v_cache_upd_rsc_wadr),
      .we(attention_5_1_384_384_8_48_v_cache_upd_rsc_we)
    );
  BLOCK_1R1W_RBW #(.addr_width(32'sd12),
  .data_width(32'sd40),
  .depth(32'sd2304),
  .latency(32'sd1),
  .suppress_sim_read_addr_range_errs(32'sd1)) attention_5_1_384_384_8_48_k_proj_transposed_rsc_comp
      (
      .clk(clk),
      .clken(attention_5_1_384_384_8_48_k_proj_transposed_rsc_clken),
      .d(attention_5_1_384_384_8_48_k_proj_transposed_rsc_d),
      .q(attention_5_1_384_384_8_48_k_proj_transposed_rsc_q),
      .radr(attention_5_1_384_384_8_48_k_proj_transposed_rsc_radr),
      .re(attention_5_1_384_384_8_48_k_proj_transposed_rsc_re),
      .wadr(attention_5_1_384_384_8_48_k_proj_transposed_rsc_wadr),
      .we(attention_5_1_384_384_8_48_k_proj_transposed_rsc_we)
    );
  BLOCK_1R1W_RBW #(.addr_width(32'sd6),
  .data_width(32'sd40),
  .depth(32'sd48),
  .latency(32'sd1),
  .suppress_sim_read_addr_range_errs(32'sd1)) attention_5_1_384_384_8_48_attn_weights_rsc_comp
      (
      .clk(clk),
      .clken(attention_5_1_384_384_8_48_attn_weights_rsc_clken),
      .d(attention_5_1_384_384_8_48_attn_weights_rsc_d),
      .q(attention_5_1_384_384_8_48_attn_weights_rsc_q),
      .radr(attention_5_1_384_384_8_48_attn_weights_rsc_radr),
      .re(attention_5_1_384_384_8_48_attn_weights_rsc_re),
      .wadr(attention_5_1_384_384_8_48_attn_weights_rsc_wadr),
      .we(attention_5_1_384_384_8_48_attn_weights_rsc_we)
    );
  BLOCK_1R1W_RBW #(.addr_width(32'sd9),
  .data_width(32'sd40),
  .depth(32'sd384),
  .latency(32'sd1),
  .suppress_sim_read_addr_range_errs(32'sd1)) attention_5_1_384_384_8_48_attn_output_rsc_comp
      (
      .clk(clk),
      .clken(attention_5_1_384_384_8_48_attn_output_rsc_clken),
      .d(attention_5_1_384_384_8_48_attn_output_rsc_d),
      .q(attention_5_1_384_384_8_48_attn_output_rsc_q),
      .radr(attention_5_1_384_384_8_48_attn_output_rsc_radr),
      .re(attention_5_1_384_384_8_48_attn_output_rsc_re),
      .wadr(attention_5_1_384_384_8_48_attn_output_rsc_wadr),
      .we(attention_5_1_384_384_8_48_attn_output_rsc_we)
    );
  BLOCK_1R1W_RBW #(.addr_width(32'sd9),
  .data_width(32'sd40),
  .depth(32'sd384),
  .latency(32'sd1),
  .suppress_sim_read_addr_range_errs(32'sd1)) attention_5_1_384_384_8_48_attn_output_2D_rsc_comp
      (
      .clk(clk),
      .clken(attention_5_1_384_384_8_48_attn_output_2D_rsc_clken),
      .d(attention_5_1_384_384_8_48_attn_output_2D_rsc_d),
      .q(attention_5_1_384_384_8_48_attn_output_2D_rsc_q),
      .radr(attention_5_1_384_384_8_48_attn_output_2D_rsc_radr),
      .re(attention_5_1_384_384_8_48_attn_output_2D_rsc_re),
      .wadr(attention_5_1_384_384_8_48_attn_output_2D_rsc_wadr),
      .we(attention_5_1_384_384_8_48_attn_output_2D_rsc_we)
    );
  BLOCK_1R1W_RBW #(.addr_width(32'sd9),
  .data_width(32'sd8),
  .depth(32'sd384),
  .latency(32'sd1),
  .suppress_sim_read_addr_range_errs(32'sd1)) attention_5_1_384_384_8_48_quantized_final_output_rsc_comp
      (
      .clk(clk),
      .clken(attention_5_1_384_384_8_48_quantized_final_output_rsc_clken),
      .d(attention_5_1_384_384_8_48_quantized_final_output_rsc_d),
      .q(attention_5_1_384_384_8_48_quantized_final_output_rsc_q),
      .radr(attention_5_1_384_384_8_48_quantized_final_output_rsc_radr),
      .re(attention_5_1_384_384_8_48_quantized_final_output_rsc_re),
      .wadr(attention_5_1_384_384_8_48_quantized_final_output_rsc_wadr),
      .we(attention_5_1_384_384_8_48_quantized_final_output_rsc_we)
    );
  BLOCK_1R1W_RBW #(.addr_width(32'sd9),
  .data_width(32'sd40),
  .depth(32'sd384),
  .latency(32'sd1),
  .suppress_sim_read_addr_range_errs(32'sd1)) apply_rotary_pos_emb_1_8_48_rotated_q_rsc_comp
      (
      .clk(clk),
      .clken(apply_rotary_pos_emb_1_8_48_rotated_q_rsc_clken),
      .d(apply_rotary_pos_emb_1_8_48_rotated_q_rsc_d),
      .q(apply_rotary_pos_emb_1_8_48_rotated_q_rsc_q),
      .radr(apply_rotary_pos_emb_1_8_48_rotated_q_rsc_radr),
      .re(apply_rotary_pos_emb_1_8_48_rotated_q_rsc_re),
      .wadr(apply_rotary_pos_emb_1_8_48_rotated_q_rsc_wadr),
      .we(apply_rotary_pos_emb_1_8_48_rotated_q_rsc_we)
    );
  BLOCK_1R1W_RBW #(.addr_width(32'sd9),
  .data_width(32'sd40),
  .depth(32'sd384),
  .latency(32'sd1),
  .suppress_sim_read_addr_range_errs(32'sd1)) apply_rotary_pos_emb_1_8_48_rotated_k_rsc_comp
      (
      .clk(clk),
      .clken(apply_rotary_pos_emb_1_8_48_rotated_k_rsc_clken),
      .d(apply_rotary_pos_emb_1_8_48_rotated_k_rsc_d),
      .q(apply_rotary_pos_emb_1_8_48_rotated_k_rsc_q),
      .radr(apply_rotary_pos_emb_1_8_48_rotated_k_rsc_radr),
      .re(apply_rotary_pos_emb_1_8_48_rotated_k_rsc_re),
      .wadr(apply_rotary_pos_emb_1_8_48_rotated_k_rsc_wadr),
      .we(apply_rotary_pos_emb_1_8_48_rotated_k_rsc_we)
    );
  dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_40_384_1_384_40_1_gen input_rsci (
      .clken(input_rsc_clken),
      .q(input_rsc_q),
      .re(input_rsc_re),
      .radr(input_rsc_radr),
      .we(input_rsc_we),
      .d(input_rsc_d),
      .wadr(input_rsc_wadr),
      .clken_d(input_rsci_clken_d),
      .d_d(input_rsci_d_d),
      .q_d(input_rsci_q_d),
      .radr_d(input_rsci_radr_d),
      .re_d(input_rsci_re_d_iff),
      .wadr_d(input_rsci_wadr_d),
      .we_d(input_rsci_we_d_iff),
      .writeA_w_ram_ir_internal_WMASK_B_d(input_rsci_we_d_iff),
      .readA_r_ram_ir_internal_RMASK_B_d(input_rsci_re_d_iff)
    );
  dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_4_9_40_384_1_384_40_1_gen output_rsci
      (
      .clken(output_rsc_clken),
      .q(output_rsc_q),
      .re(output_rsc_re),
      .radr(output_rsc_radr),
      .we(output_rsc_we),
      .d(output_rsc_d),
      .wadr(output_rsc_wadr),
      .clken_d(input_rsci_clken_d),
      .d_d(output_rsci_d_d),
      .q_d(output_rsci_q_d),
      .radr_d(output_rsci_radr_d),
      .re_d(output_rsci_re_d_iff),
      .wadr_d(output_rsci_wadr_d),
      .we_d(output_rsci_we_d_iff),
      .writeA_w_ram_ir_internal_WMASK_B_d(output_rsci_we_d_iff),
      .readA_r_ram_ir_internal_RMASK_B_d(output_rsci_re_d_iff)
    );
  dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_5_9_8_384_1_384_8_1_gen attention_5_1_384_384_8_48_quantized_hidden_states_rsci
      (
      .clken(attention_5_1_384_384_8_48_quantized_hidden_states_rsc_clken),
      .q(attention_5_1_384_384_8_48_quantized_hidden_states_rsc_q),
      .re(attention_5_1_384_384_8_48_quantized_hidden_states_rsc_re),
      .radr(attention_5_1_384_384_8_48_quantized_hidden_states_rsc_radr),
      .we(attention_5_1_384_384_8_48_quantized_hidden_states_rsc_we),
      .d(attention_5_1_384_384_8_48_quantized_hidden_states_rsc_d),
      .wadr(attention_5_1_384_384_8_48_quantized_hidden_states_rsc_wadr),
      .clken_d(input_rsci_clken_d),
      .d_d(attention_5_1_384_384_8_48_quantized_hidden_states_rsci_d_d),
      .q_d(attention_5_1_384_384_8_48_quantized_hidden_states_rsci_q_d),
      .radr_d(attention_5_1_384_384_8_48_quantized_hidden_states_rsci_radr_d),
      .re_d(attention_5_1_384_384_8_48_quantized_hidden_states_rsci_re_d_iff),
      .wadr_d(attention_5_1_384_384_8_48_quantized_hidden_states_rsci_wadr_d),
      .we_d(attention_5_1_384_384_8_48_quantized_hidden_states_rsci_we_d_iff),
      .writeA_w_ram_ir_internal_WMASK_B_d(attention_5_1_384_384_8_48_quantized_hidden_states_rsci_we_d_iff),
      .readA_r_ram_ir_internal_RMASK_B_d(attention_5_1_384_384_8_48_quantized_hidden_states_rsci_re_d_iff)
    );
  dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_6_9_40_384_1_384_40_1_gen attention_5_1_384_384_8_48_q_proj_re_rsci
      (
      .clken(attention_5_1_384_384_8_48_q_proj_re_rsc_clken),
      .q(attention_5_1_384_384_8_48_q_proj_re_rsc_q),
      .re(attention_5_1_384_384_8_48_q_proj_re_rsc_re),
      .radr(attention_5_1_384_384_8_48_q_proj_re_rsc_radr),
      .we(attention_5_1_384_384_8_48_q_proj_re_rsc_we),
      .d(attention_5_1_384_384_8_48_q_proj_re_rsc_d),
      .wadr(attention_5_1_384_384_8_48_q_proj_re_rsc_wadr),
      .clken_d(input_rsci_clken_d),
      .d_d(attention_5_1_384_384_8_48_q_proj_re_rsci_d_d),
      .q_d(attention_5_1_384_384_8_48_q_proj_re_rsci_q_d),
      .radr_d(attention_5_1_384_384_8_48_q_proj_re_rsci_radr_d),
      .re_d(attention_5_1_384_384_8_48_q_proj_re_rsci_re_d_iff),
      .wadr_d(attention_5_1_384_384_8_48_q_proj_re_rsci_wadr_d),
      .we_d(attention_5_1_384_384_8_48_q_proj_re_rsci_we_d_iff),
      .writeA_w_ram_ir_internal_WMASK_B_d(attention_5_1_384_384_8_48_q_proj_re_rsci_we_d_iff),
      .readA_r_ram_ir_internal_RMASK_B_d(attention_5_1_384_384_8_48_q_proj_re_rsci_re_d_iff)
    );
  dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_7_9_40_384_1_384_40_1_gen attention_5_1_384_384_8_48_k_proj_re_rsci
      (
      .clken(attention_5_1_384_384_8_48_k_proj_re_rsc_clken),
      .q(attention_5_1_384_384_8_48_k_proj_re_rsc_q),
      .re(attention_5_1_384_384_8_48_k_proj_re_rsc_re),
      .radr(attention_5_1_384_384_8_48_k_proj_re_rsc_radr),
      .we(attention_5_1_384_384_8_48_k_proj_re_rsc_we),
      .d(attention_5_1_384_384_8_48_k_proj_re_rsc_d),
      .wadr(attention_5_1_384_384_8_48_k_proj_re_rsc_wadr),
      .clken_d(input_rsci_clken_d),
      .d_d(attention_5_1_384_384_8_48_k_proj_re_rsci_d_d),
      .q_d(attention_5_1_384_384_8_48_k_proj_re_rsci_q_d),
      .radr_d(attention_5_1_384_384_8_48_k_proj_re_rsci_radr_d),
      .re_d(attention_5_1_384_384_8_48_q_proj_re_rsci_re_d_iff),
      .wadr_d(attention_5_1_384_384_8_48_k_proj_re_rsci_wadr_d),
      .we_d(attention_5_1_384_384_8_48_k_proj_re_rsci_we_d_iff),
      .writeA_w_ram_ir_internal_WMASK_B_d(attention_5_1_384_384_8_48_k_proj_re_rsci_we_d_iff),
      .readA_r_ram_ir_internal_RMASK_B_d(attention_5_1_384_384_8_48_q_proj_re_rsci_re_d_iff)
    );
  dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_8_9_40_384_1_384_40_1_gen attention_5_1_384_384_8_48_v_proj_re_rsci
      (
      .clken(attention_5_1_384_384_8_48_v_proj_re_rsc_clken),
      .q(attention_5_1_384_384_8_48_v_proj_re_rsc_q),
      .re(attention_5_1_384_384_8_48_v_proj_re_rsc_re),
      .radr(attention_5_1_384_384_8_48_v_proj_re_rsc_radr),
      .we(attention_5_1_384_384_8_48_v_proj_re_rsc_we),
      .d(attention_5_1_384_384_8_48_v_proj_re_rsc_d),
      .wadr(attention_5_1_384_384_8_48_v_proj_re_rsc_wadr),
      .clken_d(input_rsci_clken_d),
      .d_d(attention_5_1_384_384_8_48_v_proj_re_rsci_d_d),
      .q_d(attention_5_1_384_384_8_48_v_proj_re_rsci_q_d),
      .radr_d(attention_5_1_384_384_8_48_v_proj_re_rsci_radr_d),
      .re_d(attention_5_1_384_384_8_48_v_proj_re_rsci_re_d_iff),
      .wadr_d(attention_5_1_384_384_8_48_v_proj_re_rsci_wadr_d),
      .we_d(attention_5_1_384_384_8_48_v_proj_re_rsci_we_d_iff),
      .writeA_w_ram_ir_internal_WMASK_B_d(attention_5_1_384_384_8_48_v_proj_re_rsci_we_d_iff),
      .readA_r_ram_ir_internal_RMASK_B_d(attention_5_1_384_384_8_48_v_proj_re_rsci_re_d_iff)
    );
  dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_9_9_40_384_1_384_40_1_gen attention_5_1_384_384_8_48_q_proj_rsci
      (
      .clken(attention_5_1_384_384_8_48_q_proj_rsc_clken),
      .q(attention_5_1_384_384_8_48_q_proj_rsc_q),
      .re(attention_5_1_384_384_8_48_q_proj_rsc_re),
      .radr(attention_5_1_384_384_8_48_q_proj_rsc_radr),
      .we(attention_5_1_384_384_8_48_q_proj_rsc_we),
      .d(attention_5_1_384_384_8_48_q_proj_rsc_d),
      .wadr(attention_5_1_384_384_8_48_q_proj_rsc_wadr),
      .clken_d(input_rsci_clken_d),
      .d_d(attention_5_1_384_384_8_48_q_proj_re_rsci_q_d),
      .q_d(attention_5_1_384_384_8_48_q_proj_rsci_q_d),
      .radr_d(attention_5_1_384_384_8_48_q_proj_rsci_radr_d),
      .re_d(attention_5_1_384_384_8_48_q_proj_rsci_re_d_iff),
      .wadr_d(attention_5_1_384_384_8_48_q_proj_rsci_wadr_d),
      .we_d(attention_5_1_384_384_8_48_q_proj_rsci_we_d_iff),
      .writeA_w_ram_ir_internal_WMASK_B_d(attention_5_1_384_384_8_48_q_proj_rsci_we_d_iff),
      .readA_r_ram_ir_internal_RMASK_B_d(attention_5_1_384_384_8_48_q_proj_rsci_re_d_iff)
    );
  dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_10_9_40_384_1_384_40_1_gen attention_5_1_384_384_8_48_k_proj_rsci
      (
      .clken(attention_5_1_384_384_8_48_k_proj_rsc_clken),
      .q(attention_5_1_384_384_8_48_k_proj_rsc_q),
      .re(attention_5_1_384_384_8_48_k_proj_rsc_re),
      .radr(attention_5_1_384_384_8_48_k_proj_rsc_radr),
      .we(attention_5_1_384_384_8_48_k_proj_rsc_we),
      .d(attention_5_1_384_384_8_48_k_proj_rsc_d),
      .wadr(attention_5_1_384_384_8_48_k_proj_rsc_wadr),
      .clken_d(input_rsci_clken_d),
      .d_d(attention_5_1_384_384_8_48_k_proj_re_rsci_q_d),
      .q_d(attention_5_1_384_384_8_48_k_proj_rsci_q_d),
      .radr_d(attention_5_1_384_384_8_48_k_proj_rsci_radr_d),
      .re_d(attention_5_1_384_384_8_48_q_proj_rsci_re_d_iff),
      .wadr_d(attention_5_1_384_384_8_48_k_proj_rsci_wadr_d),
      .we_d(attention_5_1_384_384_8_48_q_proj_rsci_we_d_iff),
      .writeA_w_ram_ir_internal_WMASK_B_d(attention_5_1_384_384_8_48_q_proj_rsci_we_d_iff),
      .readA_r_ram_ir_internal_RMASK_B_d(attention_5_1_384_384_8_48_q_proj_rsci_re_d_iff)
    );
  dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_11_9_40_384_1_384_40_1_gen attention_5_1_384_384_8_48_v_proj_rsci
      (
      .clken(attention_5_1_384_384_8_48_v_proj_rsc_clken),
      .q(attention_5_1_384_384_8_48_v_proj_rsc_q),
      .re(attention_5_1_384_384_8_48_v_proj_rsc_re),
      .radr(attention_5_1_384_384_8_48_v_proj_rsc_radr),
      .we(attention_5_1_384_384_8_48_v_proj_rsc_we),
      .d(attention_5_1_384_384_8_48_v_proj_rsc_d),
      .wadr(attention_5_1_384_384_8_48_v_proj_rsc_wadr),
      .clken_d(input_rsci_clken_d),
      .d_d(attention_5_1_384_384_8_48_v_proj_re_rsci_q_d),
      .q_d(attention_5_1_384_384_8_48_v_proj_rsci_q_d),
      .radr_d(attention_5_1_384_384_8_48_v_proj_rsci_radr_d),
      .re_d(attention_5_1_384_384_8_48_v_proj_rsci_re_d_iff),
      .wadr_d(attention_5_1_384_384_8_48_v_proj_rsci_wadr_d),
      .we_d(attention_5_1_384_384_8_48_v_proj_rsci_we_d_iff),
      .writeA_w_ram_ir_internal_WMASK_B_d(attention_5_1_384_384_8_48_v_proj_rsci_we_d_iff),
      .readA_r_ram_ir_internal_RMASK_B_d(attention_5_1_384_384_8_48_v_proj_rsci_re_d_iff)
    );
  dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_12_9_40_384_1_384_40_1_gen attention_5_1_384_384_8_48_q_embed_rsci
      (
      .clken(attention_5_1_384_384_8_48_q_embed_rsc_clken),
      .q(attention_5_1_384_384_8_48_q_embed_rsc_q),
      .re(attention_5_1_384_384_8_48_q_embed_rsc_re),
      .radr(attention_5_1_384_384_8_48_q_embed_rsc_radr),
      .we(attention_5_1_384_384_8_48_q_embed_rsc_we),
      .d(attention_5_1_384_384_8_48_q_embed_rsc_d),
      .wadr(attention_5_1_384_384_8_48_q_embed_rsc_wadr),
      .clken_d(input_rsci_clken_d),
      .d_d(attention_5_1_384_384_8_48_q_embed_rsci_d_d),
      .q_d(attention_5_1_384_384_8_48_q_embed_rsci_q_d),
      .radr_d(attention_5_1_384_384_8_48_q_embed_rsci_radr_d),
      .re_d(attention_5_1_384_384_8_48_q_embed_rsci_re_d_iff),
      .wadr_d(attention_5_1_384_384_8_48_q_embed_rsci_wadr_d),
      .we_d(attention_5_1_384_384_8_48_q_embed_rsci_we_d_iff),
      .writeA_w_ram_ir_internal_WMASK_B_d(attention_5_1_384_384_8_48_q_embed_rsci_we_d_iff),
      .readA_r_ram_ir_internal_RMASK_B_d(attention_5_1_384_384_8_48_q_embed_rsci_re_d_iff)
    );
  dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_13_9_40_384_1_384_40_1_gen attention_5_1_384_384_8_48_k_embed_rsci
      (
      .clken(attention_5_1_384_384_8_48_k_embed_rsc_clken),
      .q(attention_5_1_384_384_8_48_k_embed_rsc_q),
      .re(attention_5_1_384_384_8_48_k_embed_rsc_re),
      .radr(attention_5_1_384_384_8_48_k_embed_rsc_radr),
      .we(attention_5_1_384_384_8_48_k_embed_rsc_we),
      .d(attention_5_1_384_384_8_48_k_embed_rsc_d),
      .wadr(attention_5_1_384_384_8_48_k_embed_rsc_wadr),
      .clken_d(input_rsci_clken_d),
      .d_d(attention_5_1_384_384_8_48_k_embed_rsci_d_d),
      .q_d(attention_5_1_384_384_8_48_k_embed_rsci_q_d),
      .radr_d(attention_5_1_384_384_8_48_k_embed_rsci_radr_d),
      .re_d(attention_5_1_384_384_8_48_k_embed_rsci_re_d_iff),
      .wadr_d(attention_5_1_384_384_8_48_k_embed_rsci_wadr_d),
      .we_d(attention_5_1_384_384_8_48_q_embed_rsci_we_d_iff),
      .writeA_w_ram_ir_internal_WMASK_B_d(attention_5_1_384_384_8_48_q_embed_rsci_we_d_iff),
      .readA_r_ram_ir_internal_RMASK_B_d(attention_5_1_384_384_8_48_k_embed_rsci_re_d_iff)
    );
  dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_14_12_40_2304_1_2304_40_1_gen attention_5_1_384_384_8_48_k_cache_upd_rsci
      (
      .clken(attention_5_1_384_384_8_48_k_cache_upd_rsc_clken),
      .q(attention_5_1_384_384_8_48_k_cache_upd_rsc_q),
      .re(attention_5_1_384_384_8_48_k_cache_upd_rsc_re),
      .radr(attention_5_1_384_384_8_48_k_cache_upd_rsc_radr),
      .we(attention_5_1_384_384_8_48_k_cache_upd_rsc_we),
      .d(attention_5_1_384_384_8_48_k_cache_upd_rsc_d),
      .wadr(attention_5_1_384_384_8_48_k_cache_upd_rsc_wadr),
      .clken_d(input_rsci_clken_d),
      .d_d(attention_5_1_384_384_8_48_k_cache_upd_rsci_d_d),
      .q_d(attention_5_1_384_384_8_48_k_cache_upd_rsci_q_d),
      .radr_d(attention_5_1_384_384_8_48_k_cache_upd_rsci_radr_d),
      .re_d(attention_5_1_384_384_8_48_k_cache_upd_rsci_re_d_iff),
      .wadr_d(attention_5_1_384_384_8_48_k_cache_upd_rsci_wadr_d),
      .we_d(attention_5_1_384_384_8_48_k_cache_upd_rsci_we_d_iff),
      .writeA_w_ram_ir_internal_WMASK_B_d(attention_5_1_384_384_8_48_k_cache_upd_rsci_we_d_iff),
      .readA_r_ram_ir_internal_RMASK_B_d(attention_5_1_384_384_8_48_k_cache_upd_rsci_re_d_iff)
    );
  dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_15_12_40_2304_1_2304_40_1_gen attention_5_1_384_384_8_48_v_cache_upd_rsci
      (
      .clken(attention_5_1_384_384_8_48_v_cache_upd_rsc_clken),
      .q(attention_5_1_384_384_8_48_v_cache_upd_rsc_q),
      .re(attention_5_1_384_384_8_48_v_cache_upd_rsc_re),
      .radr(attention_5_1_384_384_8_48_v_cache_upd_rsc_radr),
      .we(attention_5_1_384_384_8_48_v_cache_upd_rsc_we),
      .d(attention_5_1_384_384_8_48_v_cache_upd_rsc_d),
      .wadr(attention_5_1_384_384_8_48_v_cache_upd_rsc_wadr),
      .clken_d(input_rsci_clken_d),
      .d_d(attention_5_1_384_384_8_48_v_cache_upd_rsci_d_d),
      .q_d(attention_5_1_384_384_8_48_v_cache_upd_rsci_q_d),
      .radr_d(attention_5_1_384_384_8_48_v_cache_upd_rsci_radr_d),
      .re_d(attention_5_1_384_384_8_48_v_cache_upd_rsci_re_d_iff),
      .wadr_d(attention_5_1_384_384_8_48_v_cache_upd_rsci_wadr_d),
      .we_d(attention_5_1_384_384_8_48_k_cache_upd_rsci_we_d_iff),
      .writeA_w_ram_ir_internal_WMASK_B_d(attention_5_1_384_384_8_48_k_cache_upd_rsci_we_d_iff),
      .readA_r_ram_ir_internal_RMASK_B_d(attention_5_1_384_384_8_48_v_cache_upd_rsci_re_d_iff)
    );
  dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_16_12_40_2304_1_2304_40_1_gen attention_5_1_384_384_8_48_k_proj_transposed_rsci
      (
      .clken(attention_5_1_384_384_8_48_k_proj_transposed_rsc_clken),
      .q(attention_5_1_384_384_8_48_k_proj_transposed_rsc_q),
      .re(attention_5_1_384_384_8_48_k_proj_transposed_rsc_re),
      .radr(attention_5_1_384_384_8_48_k_proj_transposed_rsc_radr),
      .we(attention_5_1_384_384_8_48_k_proj_transposed_rsc_we),
      .d(attention_5_1_384_384_8_48_k_proj_transposed_rsc_d),
      .wadr(attention_5_1_384_384_8_48_k_proj_transposed_rsc_wadr),
      .clken_d(input_rsci_clken_d),
      .d_d(attention_5_1_384_384_8_48_k_cache_upd_rsci_q_d),
      .q_d(attention_5_1_384_384_8_48_k_proj_transposed_rsci_q_d),
      .radr_d(attention_5_1_384_384_8_48_k_proj_transposed_rsci_radr_d),
      .re_d(attention_5_1_384_384_8_48_q_embed_rsci_re_d_iff),
      .wadr_d(attention_5_1_384_384_8_48_k_proj_transposed_rsci_wadr_d),
      .we_d(attention_5_1_384_384_8_48_k_proj_transposed_rsci_we_d_iff),
      .writeA_w_ram_ir_internal_WMASK_B_d(attention_5_1_384_384_8_48_k_proj_transposed_rsci_we_d_iff),
      .readA_r_ram_ir_internal_RMASK_B_d(attention_5_1_384_384_8_48_q_embed_rsci_re_d_iff)
    );
  dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_17_6_40_48_1_48_40_1_gen attention_5_1_384_384_8_48_attn_weights_rsci
      (
      .clken(attention_5_1_384_384_8_48_attn_weights_rsc_clken),
      .q(attention_5_1_384_384_8_48_attn_weights_rsc_q),
      .re(attention_5_1_384_384_8_48_attn_weights_rsc_re),
      .radr(attention_5_1_384_384_8_48_attn_weights_rsc_radr),
      .we(attention_5_1_384_384_8_48_attn_weights_rsc_we),
      .d(attention_5_1_384_384_8_48_attn_weights_rsc_d),
      .wadr(attention_5_1_384_384_8_48_attn_weights_rsc_wadr),
      .clken_d(input_rsci_clken_d),
      .d_d(attention_5_1_384_384_8_48_attn_weights_rsci_d_d),
      .q_d(attention_5_1_384_384_8_48_attn_weights_rsci_q_d),
      .radr_d(attention_5_1_384_384_8_48_attn_weights_rsci_radr_d),
      .re_d(attention_5_1_384_384_8_48_attn_weights_rsci_re_d_iff),
      .wadr_d(attention_5_1_384_384_8_48_attn_weights_rsci_wadr_d),
      .we_d(attention_5_1_384_384_8_48_attn_weights_rsci_we_d_iff),
      .writeA_w_ram_ir_internal_WMASK_B_d(attention_5_1_384_384_8_48_attn_weights_rsci_we_d_iff),
      .readA_r_ram_ir_internal_RMASK_B_d(attention_5_1_384_384_8_48_attn_weights_rsci_re_d_iff)
    );
  dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_18_9_40_384_1_384_40_1_gen attention_5_1_384_384_8_48_attn_output_rsci
      (
      .clken(attention_5_1_384_384_8_48_attn_output_rsc_clken),
      .q(attention_5_1_384_384_8_48_attn_output_rsc_q),
      .re(attention_5_1_384_384_8_48_attn_output_rsc_re),
      .radr(attention_5_1_384_384_8_48_attn_output_rsc_radr),
      .we(attention_5_1_384_384_8_48_attn_output_rsc_we),
      .d(attention_5_1_384_384_8_48_attn_output_rsc_d),
      .wadr(attention_5_1_384_384_8_48_attn_output_rsc_wadr),
      .clken_d(input_rsci_clken_d),
      .d_d(attention_5_1_384_384_8_48_attn_output_rsci_d_d),
      .q_d(attention_5_1_384_384_8_48_attn_output_rsci_q_d),
      .radr_d(attention_5_1_384_384_8_48_attn_output_rsci_radr_d),
      .re_d(attention_5_1_384_384_8_48_attn_output_rsci_re_d_iff),
      .wadr_d(attention_5_1_384_384_8_48_attn_output_rsci_wadr_d),
      .we_d(attention_5_1_384_384_8_48_attn_output_rsci_we_d_iff),
      .writeA_w_ram_ir_internal_WMASK_B_d(attention_5_1_384_384_8_48_attn_output_rsci_we_d_iff),
      .readA_r_ram_ir_internal_RMASK_B_d(attention_5_1_384_384_8_48_attn_output_rsci_re_d_iff)
    );
  dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_19_9_40_384_1_384_40_1_gen attention_5_1_384_384_8_48_attn_output_2D_rsci
      (
      .clken(attention_5_1_384_384_8_48_attn_output_2D_rsc_clken),
      .q(attention_5_1_384_384_8_48_attn_output_2D_rsc_q),
      .re(attention_5_1_384_384_8_48_attn_output_2D_rsc_re),
      .radr(attention_5_1_384_384_8_48_attn_output_2D_rsc_radr),
      .we(attention_5_1_384_384_8_48_attn_output_2D_rsc_we),
      .d(attention_5_1_384_384_8_48_attn_output_2D_rsc_d),
      .wadr(attention_5_1_384_384_8_48_attn_output_2D_rsc_wadr),
      .clken_d(input_rsci_clken_d),
      .d_d(attention_5_1_384_384_8_48_attn_output_2D_rsci_d_d),
      .q_d(attention_5_1_384_384_8_48_attn_output_2D_rsci_q_d),
      .radr_d(attention_5_1_384_384_8_48_attn_output_2D_rsci_radr_d),
      .re_d(attention_5_1_384_384_8_48_attn_output_2D_rsci_re_d_iff),
      .wadr_d(attention_5_1_384_384_8_48_attn_output_2D_rsci_wadr_d),
      .we_d(attention_5_1_384_384_8_48_attn_output_2D_rsci_we_d_iff),
      .writeA_w_ram_ir_internal_WMASK_B_d(attention_5_1_384_384_8_48_attn_output_2D_rsci_we_d_iff),
      .readA_r_ram_ir_internal_RMASK_B_d(attention_5_1_384_384_8_48_attn_output_2D_rsci_re_d_iff)
    );
  dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_20_9_8_384_1_384_8_1_gen attention_5_1_384_384_8_48_quantized_final_output_rsci
      (
      .clken(attention_5_1_384_384_8_48_quantized_final_output_rsc_clken),
      .q(attention_5_1_384_384_8_48_quantized_final_output_rsc_q),
      .re(attention_5_1_384_384_8_48_quantized_final_output_rsc_re),
      .radr(attention_5_1_384_384_8_48_quantized_final_output_rsc_radr),
      .we(attention_5_1_384_384_8_48_quantized_final_output_rsc_we),
      .d(attention_5_1_384_384_8_48_quantized_final_output_rsc_d),
      .wadr(attention_5_1_384_384_8_48_quantized_final_output_rsc_wadr),
      .clken_d(input_rsci_clken_d),
      .d_d(attention_5_1_384_384_8_48_quantized_final_output_rsci_d_d),
      .q_d(attention_5_1_384_384_8_48_quantized_final_output_rsci_q_d),
      .radr_d(attention_5_1_384_384_8_48_quantized_final_output_rsci_radr_d),
      .re_d(attention_5_1_384_384_8_48_quantized_final_output_rsci_re_d_iff),
      .wadr_d(attention_5_1_384_384_8_48_quantized_final_output_rsci_wadr_d),
      .we_d(attention_5_1_384_384_8_48_quantized_final_output_rsci_we_d_iff),
      .writeA_w_ram_ir_internal_WMASK_B_d(attention_5_1_384_384_8_48_quantized_final_output_rsci_we_d_iff),
      .readA_r_ram_ir_internal_RMASK_B_d(attention_5_1_384_384_8_48_quantized_final_output_rsci_re_d_iff)
    );
  dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_21_9_40_384_1_384_40_1_gen apply_rotary_pos_emb_1_8_48_rotated_q_rsci
      (
      .clken(apply_rotary_pos_emb_1_8_48_rotated_q_rsc_clken),
      .q(apply_rotary_pos_emb_1_8_48_rotated_q_rsc_q),
      .re(apply_rotary_pos_emb_1_8_48_rotated_q_rsc_re),
      .radr(apply_rotary_pos_emb_1_8_48_rotated_q_rsc_radr),
      .we(apply_rotary_pos_emb_1_8_48_rotated_q_rsc_we),
      .d(apply_rotary_pos_emb_1_8_48_rotated_q_rsc_d),
      .wadr(apply_rotary_pos_emb_1_8_48_rotated_q_rsc_wadr),
      .clken_d(input_rsci_clken_d),
      .d_d(apply_rotary_pos_emb_1_8_48_rotated_q_rsci_d_d),
      .q_d(apply_rotary_pos_emb_1_8_48_rotated_q_rsci_q_d),
      .radr_d(apply_rotary_pos_emb_1_8_48_rotated_q_rsci_radr_d),
      .re_d(apply_rotary_pos_emb_1_8_48_rotated_q_rsci_re_d_iff),
      .wadr_d(apply_rotary_pos_emb_1_8_48_rotated_q_rsci_wadr_d),
      .we_d(apply_rotary_pos_emb_1_8_48_rotated_q_rsci_we_d_iff),
      .writeA_w_ram_ir_internal_WMASK_B_d(apply_rotary_pos_emb_1_8_48_rotated_q_rsci_we_d_iff),
      .readA_r_ram_ir_internal_RMASK_B_d(apply_rotary_pos_emb_1_8_48_rotated_q_rsci_re_d_iff)
    );
  dut_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_22_9_40_384_1_384_40_1_gen apply_rotary_pos_emb_1_8_48_rotated_k_rsci
      (
      .clken(apply_rotary_pos_emb_1_8_48_rotated_k_rsc_clken),
      .q(apply_rotary_pos_emb_1_8_48_rotated_k_rsc_q),
      .re(apply_rotary_pos_emb_1_8_48_rotated_k_rsc_re),
      .radr(apply_rotary_pos_emb_1_8_48_rotated_k_rsc_radr),
      .we(apply_rotary_pos_emb_1_8_48_rotated_k_rsc_we),
      .d(apply_rotary_pos_emb_1_8_48_rotated_k_rsc_d),
      .wadr(apply_rotary_pos_emb_1_8_48_rotated_k_rsc_wadr),
      .clken_d(input_rsci_clken_d),
      .d_d(apply_rotary_pos_emb_1_8_48_rotated_k_rsci_d_d),
      .q_d(apply_rotary_pos_emb_1_8_48_rotated_k_rsci_q_d),
      .radr_d(apply_rotary_pos_emb_1_8_48_rotated_k_rsci_radr_d),
      .re_d(apply_rotary_pos_emb_1_8_48_rotated_q_rsci_re_d_iff),
      .wadr_d(apply_rotary_pos_emb_1_8_48_rotated_k_rsci_wadr_d),
      .we_d(apply_rotary_pos_emb_1_8_48_rotated_q_rsci_we_d_iff),
      .writeA_w_ram_ir_internal_WMASK_B_d(apply_rotary_pos_emb_1_8_48_rotated_q_rsci_we_d_iff),
      .readA_r_ram_ir_internal_RMASK_B_d(apply_rotary_pos_emb_1_8_48_rotated_q_rsci_re_d_iff)
    );
  dut_core dut_core_inst (
      .clk(clk),
      .en(en),
      .rst(rst),
      .strm_in_rsc_dat(strm_in_rsc_dat),
      .strm_in_rsc_vld(strm_in_rsc_vld),
      .strm_in_rsc_rdy(strm_in_rsc_rdy),
      .strm_out_rsc_dat(strm_out_rsc_dat),
      .strm_out_rsc_vld(strm_out_rsc_vld),
      .strm_out_rsc_rdy(strm_out_rsc_rdy),
      .input_rsci_clken_d(input_rsci_clken_d),
      .input_rsci_d_d(input_rsci_d_d),
      .input_rsci_q_d(input_rsci_q_d),
      .input_rsci_radr_d(input_rsci_radr_d),
      .input_rsci_wadr_d(input_rsci_wadr_d),
      .output_rsci_d_d(output_rsci_d_d),
      .output_rsci_q_d(output_rsci_q_d),
      .output_rsci_radr_d(output_rsci_radr_d),
      .output_rsci_wadr_d(output_rsci_wadr_d),
      .attention_5_1_384_384_8_48_quantized_hidden_states_rsci_d_d(attention_5_1_384_384_8_48_quantized_hidden_states_rsci_d_d),
      .attention_5_1_384_384_8_48_quantized_hidden_states_rsci_q_d(attention_5_1_384_384_8_48_quantized_hidden_states_rsci_q_d),
      .attention_5_1_384_384_8_48_quantized_hidden_states_rsci_radr_d(attention_5_1_384_384_8_48_quantized_hidden_states_rsci_radr_d),
      .attention_5_1_384_384_8_48_quantized_hidden_states_rsci_wadr_d(attention_5_1_384_384_8_48_quantized_hidden_states_rsci_wadr_d),
      .attention_5_1_384_384_8_48_q_proj_re_rsci_d_d(attention_5_1_384_384_8_48_q_proj_re_rsci_d_d),
      .attention_5_1_384_384_8_48_q_proj_re_rsci_q_d(attention_5_1_384_384_8_48_q_proj_re_rsci_q_d),
      .attention_5_1_384_384_8_48_q_proj_re_rsci_radr_d(attention_5_1_384_384_8_48_q_proj_re_rsci_radr_d),
      .attention_5_1_384_384_8_48_q_proj_re_rsci_wadr_d(attention_5_1_384_384_8_48_q_proj_re_rsci_wadr_d),
      .attention_5_1_384_384_8_48_k_proj_re_rsci_d_d(attention_5_1_384_384_8_48_k_proj_re_rsci_d_d),
      .attention_5_1_384_384_8_48_k_proj_re_rsci_q_d(attention_5_1_384_384_8_48_k_proj_re_rsci_q_d),
      .attention_5_1_384_384_8_48_k_proj_re_rsci_radr_d(attention_5_1_384_384_8_48_k_proj_re_rsci_radr_d),
      .attention_5_1_384_384_8_48_k_proj_re_rsci_wadr_d(attention_5_1_384_384_8_48_k_proj_re_rsci_wadr_d),
      .attention_5_1_384_384_8_48_v_proj_re_rsci_d_d(attention_5_1_384_384_8_48_v_proj_re_rsci_d_d),
      .attention_5_1_384_384_8_48_v_proj_re_rsci_q_d(attention_5_1_384_384_8_48_v_proj_re_rsci_q_d),
      .attention_5_1_384_384_8_48_v_proj_re_rsci_radr_d(attention_5_1_384_384_8_48_v_proj_re_rsci_radr_d),
      .attention_5_1_384_384_8_48_v_proj_re_rsci_wadr_d(attention_5_1_384_384_8_48_v_proj_re_rsci_wadr_d),
      .attention_5_1_384_384_8_48_q_proj_rsci_q_d(attention_5_1_384_384_8_48_q_proj_rsci_q_d),
      .attention_5_1_384_384_8_48_q_proj_rsci_radr_d(attention_5_1_384_384_8_48_q_proj_rsci_radr_d),
      .attention_5_1_384_384_8_48_q_proj_rsci_wadr_d(attention_5_1_384_384_8_48_q_proj_rsci_wadr_d),
      .attention_5_1_384_384_8_48_k_proj_rsci_q_d(attention_5_1_384_384_8_48_k_proj_rsci_q_d),
      .attention_5_1_384_384_8_48_k_proj_rsci_radr_d(attention_5_1_384_384_8_48_k_proj_rsci_radr_d),
      .attention_5_1_384_384_8_48_k_proj_rsci_wadr_d(attention_5_1_384_384_8_48_k_proj_rsci_wadr_d),
      .attention_5_1_384_384_8_48_v_proj_rsci_q_d(attention_5_1_384_384_8_48_v_proj_rsci_q_d),
      .attention_5_1_384_384_8_48_v_proj_rsci_radr_d(attention_5_1_384_384_8_48_v_proj_rsci_radr_d),
      .attention_5_1_384_384_8_48_v_proj_rsci_wadr_d(attention_5_1_384_384_8_48_v_proj_rsci_wadr_d),
      .attention_5_1_384_384_8_48_q_embed_rsci_d_d(attention_5_1_384_384_8_48_q_embed_rsci_d_d),
      .attention_5_1_384_384_8_48_q_embed_rsci_q_d(attention_5_1_384_384_8_48_q_embed_rsci_q_d),
      .attention_5_1_384_384_8_48_q_embed_rsci_radr_d(attention_5_1_384_384_8_48_q_embed_rsci_radr_d),
      .attention_5_1_384_384_8_48_q_embed_rsci_wadr_d(attention_5_1_384_384_8_48_q_embed_rsci_wadr_d),
      .attention_5_1_384_384_8_48_k_embed_rsci_d_d(attention_5_1_384_384_8_48_k_embed_rsci_d_d),
      .attention_5_1_384_384_8_48_k_embed_rsci_q_d(attention_5_1_384_384_8_48_k_embed_rsci_q_d),
      .attention_5_1_384_384_8_48_k_embed_rsci_radr_d(attention_5_1_384_384_8_48_k_embed_rsci_radr_d),
      .attention_5_1_384_384_8_48_k_embed_rsci_wadr_d(attention_5_1_384_384_8_48_k_embed_rsci_wadr_d),
      .attention_5_1_384_384_8_48_k_cache_upd_rsci_d_d(attention_5_1_384_384_8_48_k_cache_upd_rsci_d_d),
      .attention_5_1_384_384_8_48_k_cache_upd_rsci_radr_d(attention_5_1_384_384_8_48_k_cache_upd_rsci_radr_d),
      .attention_5_1_384_384_8_48_k_cache_upd_rsci_wadr_d(attention_5_1_384_384_8_48_k_cache_upd_rsci_wadr_d),
      .attention_5_1_384_384_8_48_v_cache_upd_rsci_d_d(attention_5_1_384_384_8_48_v_cache_upd_rsci_d_d),
      .attention_5_1_384_384_8_48_v_cache_upd_rsci_q_d(attention_5_1_384_384_8_48_v_cache_upd_rsci_q_d),
      .attention_5_1_384_384_8_48_v_cache_upd_rsci_radr_d(attention_5_1_384_384_8_48_v_cache_upd_rsci_radr_d),
      .attention_5_1_384_384_8_48_v_cache_upd_rsci_wadr_d(attention_5_1_384_384_8_48_v_cache_upd_rsci_wadr_d),
      .attention_5_1_384_384_8_48_k_proj_transposed_rsci_q_d(attention_5_1_384_384_8_48_k_proj_transposed_rsci_q_d),
      .attention_5_1_384_384_8_48_k_proj_transposed_rsci_radr_d(attention_5_1_384_384_8_48_k_proj_transposed_rsci_radr_d),
      .attention_5_1_384_384_8_48_k_proj_transposed_rsci_wadr_d(attention_5_1_384_384_8_48_k_proj_transposed_rsci_wadr_d),
      .attention_5_1_384_384_8_48_attn_weights_rsci_d_d(attention_5_1_384_384_8_48_attn_weights_rsci_d_d),
      .attention_5_1_384_384_8_48_attn_weights_rsci_q_d(attention_5_1_384_384_8_48_attn_weights_rsci_q_d),
      .attention_5_1_384_384_8_48_attn_weights_rsci_radr_d(attention_5_1_384_384_8_48_attn_weights_rsci_radr_d),
      .attention_5_1_384_384_8_48_attn_weights_rsci_wadr_d(attention_5_1_384_384_8_48_attn_weights_rsci_wadr_d),
      .attention_5_1_384_384_8_48_attn_output_rsci_d_d(attention_5_1_384_384_8_48_attn_output_rsci_d_d),
      .attention_5_1_384_384_8_48_attn_output_rsci_q_d(attention_5_1_384_384_8_48_attn_output_rsci_q_d),
      .attention_5_1_384_384_8_48_attn_output_rsci_radr_d(attention_5_1_384_384_8_48_attn_output_rsci_radr_d),
      .attention_5_1_384_384_8_48_attn_output_rsci_wadr_d(attention_5_1_384_384_8_48_attn_output_rsci_wadr_d),
      .attention_5_1_384_384_8_48_attn_output_2D_rsci_d_d(attention_5_1_384_384_8_48_attn_output_2D_rsci_d_d),
      .attention_5_1_384_384_8_48_attn_output_2D_rsci_q_d(attention_5_1_384_384_8_48_attn_output_2D_rsci_q_d),
      .attention_5_1_384_384_8_48_attn_output_2D_rsci_radr_d(attention_5_1_384_384_8_48_attn_output_2D_rsci_radr_d),
      .attention_5_1_384_384_8_48_attn_output_2D_rsci_wadr_d(attention_5_1_384_384_8_48_attn_output_2D_rsci_wadr_d),
      .attention_5_1_384_384_8_48_quantized_final_output_rsci_d_d(attention_5_1_384_384_8_48_quantized_final_output_rsci_d_d),
      .attention_5_1_384_384_8_48_quantized_final_output_rsci_q_d(attention_5_1_384_384_8_48_quantized_final_output_rsci_q_d),
      .attention_5_1_384_384_8_48_quantized_final_output_rsci_radr_d(attention_5_1_384_384_8_48_quantized_final_output_rsci_radr_d),
      .attention_5_1_384_384_8_48_quantized_final_output_rsci_wadr_d(attention_5_1_384_384_8_48_quantized_final_output_rsci_wadr_d),
      .apply_rotary_pos_emb_1_8_48_rotated_q_rsci_d_d(apply_rotary_pos_emb_1_8_48_rotated_q_rsci_d_d),
      .apply_rotary_pos_emb_1_8_48_rotated_q_rsci_q_d(apply_rotary_pos_emb_1_8_48_rotated_q_rsci_q_d),
      .apply_rotary_pos_emb_1_8_48_rotated_q_rsci_radr_d(apply_rotary_pos_emb_1_8_48_rotated_q_rsci_radr_d),
      .apply_rotary_pos_emb_1_8_48_rotated_q_rsci_wadr_d(apply_rotary_pos_emb_1_8_48_rotated_q_rsci_wadr_d),
      .apply_rotary_pos_emb_1_8_48_rotated_k_rsci_d_d(apply_rotary_pos_emb_1_8_48_rotated_k_rsci_d_d),
      .apply_rotary_pos_emb_1_8_48_rotated_k_rsci_q_d(apply_rotary_pos_emb_1_8_48_rotated_k_rsci_q_d),
      .apply_rotary_pos_emb_1_8_48_rotated_k_rsci_radr_d(apply_rotary_pos_emb_1_8_48_rotated_k_rsci_radr_d),
      .apply_rotary_pos_emb_1_8_48_rotated_k_rsci_wadr_d(apply_rotary_pos_emb_1_8_48_rotated_k_rsci_wadr_d),
      .rms_norm_384_div_cmp_a(rms_norm_384_div_cmp_a),
      .rms_norm_384_div_cmp_b(rms_norm_384_div_cmp_b),
      .rms_norm_384_div_cmp_z(rms_norm_384_div_cmp_z),
      .input_rsci_re_d_pff(input_rsci_re_d_iff),
      .input_rsci_we_d_pff(input_rsci_we_d_iff),
      .output_rsci_re_d_pff(output_rsci_re_d_iff),
      .output_rsci_we_d_pff(output_rsci_we_d_iff),
      .attention_5_1_384_384_8_48_quantized_hidden_states_rsci_re_d_pff(attention_5_1_384_384_8_48_quantized_hidden_states_rsci_re_d_iff),
      .attention_5_1_384_384_8_48_quantized_hidden_states_rsci_we_d_pff(attention_5_1_384_384_8_48_quantized_hidden_states_rsci_we_d_iff),
      .attention_5_1_384_384_8_48_q_proj_re_rsci_re_d_pff(attention_5_1_384_384_8_48_q_proj_re_rsci_re_d_iff),
      .attention_5_1_384_384_8_48_q_proj_re_rsci_we_d_pff(attention_5_1_384_384_8_48_q_proj_re_rsci_we_d_iff),
      .attention_5_1_384_384_8_48_k_proj_re_rsci_we_d_pff(attention_5_1_384_384_8_48_k_proj_re_rsci_we_d_iff),
      .attention_5_1_384_384_8_48_v_proj_re_rsci_re_d_pff(attention_5_1_384_384_8_48_v_proj_re_rsci_re_d_iff),
      .attention_5_1_384_384_8_48_v_proj_re_rsci_we_d_pff(attention_5_1_384_384_8_48_v_proj_re_rsci_we_d_iff),
      .attention_5_1_384_384_8_48_q_proj_rsci_re_d_pff(attention_5_1_384_384_8_48_q_proj_rsci_re_d_iff),
      .attention_5_1_384_384_8_48_q_proj_rsci_we_d_pff(attention_5_1_384_384_8_48_q_proj_rsci_we_d_iff),
      .attention_5_1_384_384_8_48_v_proj_rsci_re_d_pff(attention_5_1_384_384_8_48_v_proj_rsci_re_d_iff),
      .attention_5_1_384_384_8_48_v_proj_rsci_we_d_pff(attention_5_1_384_384_8_48_v_proj_rsci_we_d_iff),
      .attention_5_1_384_384_8_48_q_embed_rsci_re_d_pff(attention_5_1_384_384_8_48_q_embed_rsci_re_d_iff),
      .attention_5_1_384_384_8_48_q_embed_rsci_we_d_pff(attention_5_1_384_384_8_48_q_embed_rsci_we_d_iff),
      .attention_5_1_384_384_8_48_k_embed_rsci_re_d_pff(attention_5_1_384_384_8_48_k_embed_rsci_re_d_iff),
      .attention_5_1_384_384_8_48_k_cache_upd_rsci_re_d_pff(attention_5_1_384_384_8_48_k_cache_upd_rsci_re_d_iff),
      .attention_5_1_384_384_8_48_k_cache_upd_rsci_we_d_pff(attention_5_1_384_384_8_48_k_cache_upd_rsci_we_d_iff),
      .attention_5_1_384_384_8_48_v_cache_upd_rsci_re_d_pff(attention_5_1_384_384_8_48_v_cache_upd_rsci_re_d_iff),
      .attention_5_1_384_384_8_48_k_proj_transposed_rsci_we_d_pff(attention_5_1_384_384_8_48_k_proj_transposed_rsci_we_d_iff),
      .attention_5_1_384_384_8_48_attn_weights_rsci_re_d_pff(attention_5_1_384_384_8_48_attn_weights_rsci_re_d_iff),
      .attention_5_1_384_384_8_48_attn_weights_rsci_we_d_pff(attention_5_1_384_384_8_48_attn_weights_rsci_we_d_iff),
      .attention_5_1_384_384_8_48_attn_output_rsci_re_d_pff(attention_5_1_384_384_8_48_attn_output_rsci_re_d_iff),
      .attention_5_1_384_384_8_48_attn_output_rsci_we_d_pff(attention_5_1_384_384_8_48_attn_output_rsci_we_d_iff),
      .attention_5_1_384_384_8_48_attn_output_2D_rsci_re_d_pff(attention_5_1_384_384_8_48_attn_output_2D_rsci_re_d_iff),
      .attention_5_1_384_384_8_48_attn_output_2D_rsci_we_d_pff(attention_5_1_384_384_8_48_attn_output_2D_rsci_we_d_iff),
      .attention_5_1_384_384_8_48_quantized_final_output_rsci_re_d_pff(attention_5_1_384_384_8_48_quantized_final_output_rsci_re_d_iff),
      .attention_5_1_384_384_8_48_quantized_final_output_rsci_we_d_pff(attention_5_1_384_384_8_48_quantized_final_output_rsci_we_d_iff),
      .apply_rotary_pos_emb_1_8_48_rotated_q_rsci_re_d_pff(apply_rotary_pos_emb_1_8_48_rotated_q_rsci_re_d_iff),
      .apply_rotary_pos_emb_1_8_48_rotated_q_rsci_we_d_pff(apply_rotary_pos_emb_1_8_48_rotated_q_rsci_we_d_iff)
    );
endmodule



