// Flist for fake axi4 memory 

+incdir+../../../design/chipset/noc_axi4_bridge/rtl/

//../../../design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_define.vh

../../../design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge.sv
../../../design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_buffer.sv
../../../design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_ser.sv
../../../design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_deser.sv
../../../design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_read.sv
../../../design/chipset/noc_axi4_bridge/rtl/noc_axi4_bridge_write.sv
axi_slave_ram.v
mt_fake_axi_ram.sv