INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 13:51:48 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 buffer25/outs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.100ns period=12.200ns})
  Destination:            buffer26/dataReg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.100ns period=12.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.200ns  (clk rise@12.200ns - clk rise@0.000ns)
  Data Path Delay:        10.877ns  (logic 1.899ns (17.459%)  route 8.978ns (82.541%))
  Logic Levels:           24  (CARRY4=6 LUT3=1 LUT4=1 LUT5=2 LUT6=14)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 12.683 - 12.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1646, unset)         0.508     0.508    buffer25/clk
    SLICE_X39Y80         FDRE                                         r  buffer25/outs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.198     0.706 f  buffer25/outs_reg[1]/Q
                         net (fo=8, routed)           0.514     1.220    buffer26/control/Memory_reg[0][31][1]
    SLICE_X39Y79         LUT3 (Prop_lut3_I0_O)        0.126     1.346 f  buffer26/control/Memory[0][1]_i_1/O
                         net (fo=2, routed)           0.403     1.749    cmpi1/buffer26_outs[1]
    SLICE_X42Y80         LUT6 (Prop_lut6_I4_O)        0.129     1.878 r  cmpi1/x_loadEn_INST_0_i_50/O
                         net (fo=1, routed)           0.336     2.214    cmpi1/x_loadEn_INST_0_i_50_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     2.490 r  cmpi1/x_loadEn_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.490    cmpi1/x_loadEn_INST_0_i_30_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.540 r  cmpi1/x_loadEn_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.540    cmpi1/x_loadEn_INST_0_i_13_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.590 r  cmpi1/x_loadEn_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.590    cmpi1/x_loadEn_INST_0_i_4_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.640 r  cmpi1/x_loadEn_INST_0_i_2/CO[3]
                         net (fo=74, routed)          0.840     3.480    fork0/generateBlocks[7].regblock/result[0]
    SLICE_X32Y68         LUT6 (Prop_lut6_I5_O)        0.043     3.523 r  fork0/generateBlocks[7].regblock/n_ready_INST_0_i_2/O
                         net (fo=14, routed)          0.459     3.982    control_merge0/fork_valid/generateBlocks[1].regblock/fullReg_reg_15
    SLICE_X31Y69         LUT6 (Prop_lut6_I2_O)        0.043     4.025 f  control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_i_2__6/O
                         net (fo=107, routed)         0.976     5.001    control_merge0/tehb/control/dataReg_reg[0]_1
    SLICE_X30Y85         LUT5 (Prop_lut5_I2_O)        0.052     5.053 r  control_merge0/tehb/control/outs[20]_i_2/O
                         net (fo=3, routed)           0.500     5.553    cmpi0/buffer10_outs[20]
    SLICE_X26Y85         LUT4 (Prop_lut4_I1_O)        0.129     5.682 r  cmpi0/memEnd_valid_i_19/O
                         net (fo=1, routed)           0.000     5.682    cmpi0/memEnd_valid_i_19_n_0
    SLICE_X26Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     5.870 r  cmpi0/memEnd_valid_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.870    cmpi0/memEnd_valid_reg_i_4_n_0
    SLICE_X26Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.919 r  cmpi0/memEnd_valid_reg_i_2/CO[3]
                         net (fo=58, routed)          0.909     6.828    init0/control/result[0]
    SLICE_X23Y68         LUT6 (Prop_lut6_I3_O)        0.043     6.871 f  init0/control/transmitValue_i_2__65/O
                         net (fo=5, routed)           0.222     7.093    init0/control/outputValid_reg
    SLICE_X23Y67         LUT6 (Prop_lut6_I0_O)        0.043     7.136 f  init0/control/transmitValue_i_14/O
                         net (fo=1, routed)           0.193     7.329    buffer97/fifo/transmitValue_i_9__0_0
    SLICE_X22Y67         LUT6 (Prop_lut6_I3_O)        0.043     7.372 f  buffer97/fifo/transmitValue_i_13/O
                         net (fo=1, routed)           0.283     7.655    buffer100/fifo/transmitValue_i_4__13_0
    SLICE_X15Y66         LUT6 (Prop_lut6_I2_O)        0.043     7.698 r  buffer100/fifo/transmitValue_i_9__0/O
                         net (fo=1, routed)           0.288     7.986    fork31/control/generateBlocks[1].regblock/blockStopArray[0]
    SLICE_X15Y67         LUT6 (Prop_lut6_I5_O)        0.043     8.029 f  fork31/control/generateBlocks[1].regblock/transmitValue_i_4__13/O
                         net (fo=8, routed)           0.338     8.366    buffer91/fifo/join_inputs/transmitValue_i_2__1
    SLICE_X19Y70         LUT6 (Prop_lut6_I2_O)        0.043     8.409 f  buffer91/fifo/join_inputs/i___0_i_3/O
                         net (fo=3, routed)           0.408     8.817    fork26/control/generateBlocks[0].regblock/addi12_result_ready
    SLICE_X27Y71         LUT6 (Prop_lut6_I1_O)        0.043     8.860 r  fork26/control/generateBlocks[0].regblock/i___0_i_2/O
                         net (fo=9, routed)           0.266     9.127    fork22/control/generateBlocks[3].regblock/anyBlockStop
    SLICE_X31Y72         LUT6 (Prop_lut6_I4_O)        0.043     9.170 f  fork22/control/generateBlocks[3].regblock/join_inputs//i___0/O
                         net (fo=2, routed)           0.346     9.516    fork19/control/generateBlocks[2].regblock/addi7_result_ready
    SLICE_X36Y72         LUT6 (Prop_lut6_I1_O)        0.043     9.559 f  fork19/control/generateBlocks[2].regblock/transmitValue_i_3__20/O
                         net (fo=4, routed)           0.277     9.836    fork15/control/generateBlocks[8].regblock/transmitValue_reg_2
    SLICE_X37Y70         LUT5 (Prop_lut5_I2_O)        0.043     9.879 r  fork15/control/generateBlocks[8].regblock/fullReg_i_8/O
                         net (fo=1, routed)           0.331    10.211    fork15/control/generateBlocks[7].regblock/transmitValue_reg_5
    SLICE_X28Y70         LUT6 (Prop_lut6_I5_O)        0.043    10.254 r  fork15/control/generateBlocks[7].regblock/fullReg_i_2__6/O
                         net (fo=22, routed)          0.561    10.815    fork12/control/generateBlocks[0].regblock/anyBlockStop
    SLICE_X43Y76         LUT6 (Prop_lut6_I3_O)        0.043    10.858 r  fork12/control/generateBlocks[0].regblock/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.528    11.385    buffer26/dataReg_reg[0]_0[0]
    SLICE_X39Y85         FDRE                                         r  buffer26/dataReg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.200    12.200 r  
                                                      0.000    12.200 r  clk (IN)
                         net (fo=1646, unset)         0.483    12.683    buffer26/clk
    SLICE_X39Y85         FDRE                                         r  buffer26/dataReg_reg[18]/C
                         clock pessimism              0.000    12.683    
                         clock uncertainty           -0.035    12.647    
    SLICE_X39Y85         FDRE (Setup_fdre_C_CE)      -0.194    12.453    buffer26/dataReg_reg[18]
  -------------------------------------------------------------------
                         required time                         12.453    
                         arrival time                         -11.385    
  -------------------------------------------------------------------
                         slack                                  1.068    




