Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon May 16 16:53:54 2022
| Host         : DESKTOP-2D4IHUT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab06_timing_summary_routed.rpt -pb lab06_timing_summary_routed.pb -rpx lab06_timing_summary_routed.rpx -warn_on_violation
| Design       : lab06
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1           
TIMING-18  Warning           Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: ssd_controller_0/clk_100Hz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.907        0.000                      0                  185        0.143        0.000                      0                  185        4.020        0.000                       0                    95  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.907        0.000                      0                  185        0.143        0.000                      0                  185        4.020        0.000                       0                    95  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.907ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.907ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 1.948ns (42.324%)  route 2.655ns (57.676%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.834     5.596    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  spi_master_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.478     6.074 f  spi_master_0/count_reg[0]/Q
                         net (fo=3, routed)           0.966     7.040    spi_master_0/count_reg_n_0_[0]
    SLICE_X2Y5           LUT3 (Prop_lut3_I2_O)        0.301     7.341 r  spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.341    spi_master_0/busy1_carry_i_4_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.854 r  spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.854    spi_master_0/busy1_carry_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.971 r  spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.971    spi_master_0/busy1_carry__0_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.200 r  spi_master_0/busy1_carry__1/CO[2]
                         net (fo=17, routed)          0.614     8.814    spi_master_0/busy1
    SLICE_X1Y7           LUT2 (Prop_lut2_I0_O)        0.310     9.124 r  spi_master_0/count[31]_i_1/O
                         net (fo=28, routed)          1.075    10.199    spi_master_0/assert_data
    SLICE_X3Y10          FDRE                                         r  spi_master_0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.654    15.137    spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  spi_master_0/count_reg[29]/C
                         clock pessimism              0.433    15.570    
                         clock uncertainty           -0.035    15.535    
    SLICE_X3Y10          FDRE (Setup_fdre_C_R)       -0.429    15.106    spi_master_0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -10.199    
  -------------------------------------------------------------------
                         slack                                  4.907    

Slack (MET) :             4.907ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 1.948ns (42.324%)  route 2.655ns (57.676%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.834     5.596    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  spi_master_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.478     6.074 f  spi_master_0/count_reg[0]/Q
                         net (fo=3, routed)           0.966     7.040    spi_master_0/count_reg_n_0_[0]
    SLICE_X2Y5           LUT3 (Prop_lut3_I2_O)        0.301     7.341 r  spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.341    spi_master_0/busy1_carry_i_4_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.854 r  spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.854    spi_master_0/busy1_carry_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.971 r  spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.971    spi_master_0/busy1_carry__0_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.200 r  spi_master_0/busy1_carry__1/CO[2]
                         net (fo=17, routed)          0.614     8.814    spi_master_0/busy1
    SLICE_X1Y7           LUT2 (Prop_lut2_I0_O)        0.310     9.124 r  spi_master_0/count[31]_i_1/O
                         net (fo=28, routed)          1.075    10.199    spi_master_0/assert_data
    SLICE_X3Y10          FDRE                                         r  spi_master_0/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.654    15.137    spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  spi_master_0/count_reg[30]/C
                         clock pessimism              0.433    15.570    
                         clock uncertainty           -0.035    15.535    
    SLICE_X3Y10          FDRE (Setup_fdre_C_R)       -0.429    15.106    spi_master_0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -10.199    
  -------------------------------------------------------------------
                         slack                                  4.907    

Slack (MET) :             4.907ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 1.948ns (42.324%)  route 2.655ns (57.676%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.834     5.596    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  spi_master_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.478     6.074 f  spi_master_0/count_reg[0]/Q
                         net (fo=3, routed)           0.966     7.040    spi_master_0/count_reg_n_0_[0]
    SLICE_X2Y5           LUT3 (Prop_lut3_I2_O)        0.301     7.341 r  spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.341    spi_master_0/busy1_carry_i_4_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.854 r  spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.854    spi_master_0/busy1_carry_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.971 r  spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.971    spi_master_0/busy1_carry__0_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.200 r  spi_master_0/busy1_carry__1/CO[2]
                         net (fo=17, routed)          0.614     8.814    spi_master_0/busy1
    SLICE_X1Y7           LUT2 (Prop_lut2_I0_O)        0.310     9.124 r  spi_master_0/count[31]_i_1/O
                         net (fo=28, routed)          1.075    10.199    spi_master_0/assert_data
    SLICE_X3Y10          FDRE                                         r  spi_master_0/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.654    15.137    spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  spi_master_0/count_reg[31]/C
                         clock pessimism              0.433    15.570    
                         clock uncertainty           -0.035    15.535    
    SLICE_X3Y10          FDRE (Setup_fdre_C_R)       -0.429    15.106    spi_master_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -10.199    
  -------------------------------------------------------------------
                         slack                                  4.907    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 1.948ns (43.636%)  route 2.516ns (56.364%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.834     5.596    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  spi_master_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.478     6.074 f  spi_master_0/count_reg[0]/Q
                         net (fo=3, routed)           0.966     7.040    spi_master_0/count_reg_n_0_[0]
    SLICE_X2Y5           LUT3 (Prop_lut3_I2_O)        0.301     7.341 r  spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.341    spi_master_0/busy1_carry_i_4_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.854 r  spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.854    spi_master_0/busy1_carry_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.971 r  spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.971    spi_master_0/busy1_carry__0_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.200 r  spi_master_0/busy1_carry__1/CO[2]
                         net (fo=17, routed)          0.614     8.814    spi_master_0/busy1
    SLICE_X1Y7           LUT2 (Prop_lut2_I0_O)        0.310     9.124 r  spi_master_0/count[31]_i_1/O
                         net (fo=28, routed)          0.936    10.061    spi_master_0/assert_data
    SLICE_X3Y9           FDRE                                         r  spi_master_0/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.654    15.137    spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  spi_master_0/count_reg[25]/C
                         clock pessimism              0.433    15.570    
                         clock uncertainty           -0.035    15.535    
    SLICE_X3Y9           FDRE (Setup_fdre_C_R)       -0.429    15.106    spi_master_0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 1.948ns (43.636%)  route 2.516ns (56.364%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.834     5.596    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  spi_master_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.478     6.074 f  spi_master_0/count_reg[0]/Q
                         net (fo=3, routed)           0.966     7.040    spi_master_0/count_reg_n_0_[0]
    SLICE_X2Y5           LUT3 (Prop_lut3_I2_O)        0.301     7.341 r  spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.341    spi_master_0/busy1_carry_i_4_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.854 r  spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.854    spi_master_0/busy1_carry_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.971 r  spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.971    spi_master_0/busy1_carry__0_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.200 r  spi_master_0/busy1_carry__1/CO[2]
                         net (fo=17, routed)          0.614     8.814    spi_master_0/busy1
    SLICE_X1Y7           LUT2 (Prop_lut2_I0_O)        0.310     9.124 r  spi_master_0/count[31]_i_1/O
                         net (fo=28, routed)          0.936    10.061    spi_master_0/assert_data
    SLICE_X3Y9           FDRE                                         r  spi_master_0/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.654    15.137    spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  spi_master_0/count_reg[26]/C
                         clock pessimism              0.433    15.570    
                         clock uncertainty           -0.035    15.535    
    SLICE_X3Y9           FDRE (Setup_fdre_C_R)       -0.429    15.106    spi_master_0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 1.948ns (43.636%)  route 2.516ns (56.364%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.834     5.596    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  spi_master_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.478     6.074 f  spi_master_0/count_reg[0]/Q
                         net (fo=3, routed)           0.966     7.040    spi_master_0/count_reg_n_0_[0]
    SLICE_X2Y5           LUT3 (Prop_lut3_I2_O)        0.301     7.341 r  spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.341    spi_master_0/busy1_carry_i_4_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.854 r  spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.854    spi_master_0/busy1_carry_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.971 r  spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.971    spi_master_0/busy1_carry__0_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.200 r  spi_master_0/busy1_carry__1/CO[2]
                         net (fo=17, routed)          0.614     8.814    spi_master_0/busy1
    SLICE_X1Y7           LUT2 (Prop_lut2_I0_O)        0.310     9.124 r  spi_master_0/count[31]_i_1/O
                         net (fo=28, routed)          0.936    10.061    spi_master_0/assert_data
    SLICE_X3Y9           FDRE                                         r  spi_master_0/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.654    15.137    spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  spi_master_0/count_reg[27]/C
                         clock pessimism              0.433    15.570    
                         clock uncertainty           -0.035    15.535    
    SLICE_X3Y9           FDRE (Setup_fdre_C_R)       -0.429    15.106    spi_master_0/count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 1.948ns (43.636%)  route 2.516ns (56.364%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.834     5.596    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  spi_master_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.478     6.074 f  spi_master_0/count_reg[0]/Q
                         net (fo=3, routed)           0.966     7.040    spi_master_0/count_reg_n_0_[0]
    SLICE_X2Y5           LUT3 (Prop_lut3_I2_O)        0.301     7.341 r  spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.341    spi_master_0/busy1_carry_i_4_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.854 r  spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.854    spi_master_0/busy1_carry_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.971 r  spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.971    spi_master_0/busy1_carry__0_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.200 r  spi_master_0/busy1_carry__1/CO[2]
                         net (fo=17, routed)          0.614     8.814    spi_master_0/busy1
    SLICE_X1Y7           LUT2 (Prop_lut2_I0_O)        0.310     9.124 r  spi_master_0/count[31]_i_1/O
                         net (fo=28, routed)          0.936    10.061    spi_master_0/assert_data
    SLICE_X3Y9           FDRE                                         r  spi_master_0/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.654    15.137    spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  spi_master_0/count_reg[28]/C
                         clock pessimism              0.433    15.570    
                         clock uncertainty           -0.035    15.535    
    SLICE_X3Y9           FDRE (Setup_fdre_C_R)       -0.429    15.106    spi_master_0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 1.948ns (43.757%)  route 2.504ns (56.243%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.834     5.596    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  spi_master_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.478     6.074 f  spi_master_0/count_reg[0]/Q
                         net (fo=3, routed)           0.966     7.040    spi_master_0/count_reg_n_0_[0]
    SLICE_X2Y5           LUT3 (Prop_lut3_I2_O)        0.301     7.341 r  spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.341    spi_master_0/busy1_carry_i_4_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.854 r  spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.854    spi_master_0/busy1_carry_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.971 r  spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.971    spi_master_0/busy1_carry__0_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.200 r  spi_master_0/busy1_carry__1/CO[2]
                         net (fo=17, routed)          0.614     8.814    spi_master_0/busy1
    SLICE_X1Y7           LUT2 (Prop_lut2_I0_O)        0.310     9.124 r  spi_master_0/count[31]_i_1/O
                         net (fo=28, routed)          0.924    10.048    spi_master_0/assert_data
    SLICE_X3Y3           FDRE                                         r  spi_master_0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.656    15.139    spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  spi_master_0/count_reg[2]/C
                         clock pessimism              0.433    15.572    
                         clock uncertainty           -0.035    15.537    
    SLICE_X3Y3           FDRE (Setup_fdre_C_R)       -0.429    15.108    spi_master_0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -10.048    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 1.948ns (43.757%)  route 2.504ns (56.243%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.834     5.596    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  spi_master_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.478     6.074 f  spi_master_0/count_reg[0]/Q
                         net (fo=3, routed)           0.966     7.040    spi_master_0/count_reg_n_0_[0]
    SLICE_X2Y5           LUT3 (Prop_lut3_I2_O)        0.301     7.341 r  spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.341    spi_master_0/busy1_carry_i_4_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.854 r  spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.854    spi_master_0/busy1_carry_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.971 r  spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.971    spi_master_0/busy1_carry__0_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.200 r  spi_master_0/busy1_carry__1/CO[2]
                         net (fo=17, routed)          0.614     8.814    spi_master_0/busy1
    SLICE_X1Y7           LUT2 (Prop_lut2_I0_O)        0.310     9.124 r  spi_master_0/count[31]_i_1/O
                         net (fo=28, routed)          0.924    10.048    spi_master_0/assert_data
    SLICE_X3Y3           FDRE                                         r  spi_master_0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.656    15.139    spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  spi_master_0/count_reg[3]/C
                         clock pessimism              0.433    15.572    
                         clock uncertainty           -0.035    15.537    
    SLICE_X3Y3           FDRE (Setup_fdre_C_R)       -0.429    15.108    spi_master_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -10.048    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.166ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_buffer_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 1.941ns (44.661%)  route 2.405ns (55.339%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.834     5.596    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  spi_master_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.478     6.074 f  spi_master_0/count_reg[0]/Q
                         net (fo=3, routed)           0.966     7.040    spi_master_0/count_reg_n_0_[0]
    SLICE_X2Y5           LUT3 (Prop_lut3_I2_O)        0.301     7.341 r  spi_master_0/busy1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.341    spi_master_0/busy1_carry_i_4_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.854 r  spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.854    spi_master_0/busy1_carry_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.971 r  spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.971    spi_master_0/busy1_carry__0_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.200 r  spi_master_0/busy1_carry__1/CO[2]
                         net (fo=17, routed)          0.625     8.825    spi_master_0/busy1
    SLICE_X0Y8           LUT5 (Prop_lut5_I1_O)        0.303     9.128 r  spi_master_0/rx_buffer[11]_i_1/O
                         net (fo=10, routed)          0.814     9.943    spi_master_0/rx_buffer[11]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  spi_master_0/rx_buffer_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.656    15.139    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  spi_master_0/rx_buffer_reg[8]/C
                         clock pessimism              0.433    15.572    
                         clock uncertainty           -0.035    15.537    
    SLICE_X1Y6           FDRE (Setup_fdre_C_CE)      -0.429    15.108    spi_master_0/rx_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -9.943    
  -------------------------------------------------------------------
                         slack                                  5.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 spi_master_0/rx_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_buffer_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.622     1.569    spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  spi_master_0/rx_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.164     1.733 r  spi_master_0/rx_buffer_reg[0]/Q
                         net (fo=1, routed)           0.112     1.845    spi_master_0/rx_buffer_reg_n_0_[0]
    SLICE_X2Y8           SRL16E                                       r  spi_master_0/rx_buffer_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.892     2.086    spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y8           SRL16E                                       r  spi_master_0/rx_buffer_reg[3]_srl3/CLK
                         clock pessimism             -0.501     1.585    
    SLICE_X2Y8           SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.702    spi_master_0/rx_buffer_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 spi_master_0/clk_toggles_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/ss_n_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.032%)  route 0.073ns (25.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.622     1.569    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  spi_master_0/clk_toggles_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.164     1.733 r  spi_master_0/clk_toggles_reg[4]/Q
                         net (fo=4, routed)           0.073     1.806    spi_master_0/clk_toggles[4]
    SLICE_X1Y9           LUT6 (Prop_lut6_I5_O)        0.045     1.851 r  spi_master_0/ss_n[0]_i_1/O
                         net (fo=2, routed)           0.000     1.851    spi_master_0/ss_n[0]_i_1_n_0
    SLICE_X1Y9           FDSE                                         r  spi_master_0/ss_n_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.892     2.086    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y9           FDSE                                         r  spi_master_0/ss_n_reg[0]/C
                         clock pessimism             -0.504     1.582    
    SLICE_X1Y9           FDSE (Hold_fdse_C_D)         0.091     1.673    spi_master_0/ss_n_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 spi_master_0/rx_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.622     1.569    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  spi_master_0/rx_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     1.710 r  spi_master_0/rx_buffer_reg[6]/Q
                         net (fo=2, routed)           0.128     1.838    spi_master_0/rx_buffer[6]
    SLICE_X1Y7           FDRE                                         r  spi_master_0/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.892     2.086    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  spi_master_0/rx_data_reg[6]/C
                         clock pessimism             -0.501     1.585    
    SLICE_X1Y7           FDRE (Hold_fdre_C_D)         0.070     1.655    spi_master_0/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 spi_master_0/rx_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.176%)  route 0.113ns (40.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.622     1.569    spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  spi_master_0/rx_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.164     1.733 r  spi_master_0/rx_buffer_reg[5]/Q
                         net (fo=2, routed)           0.113     1.846    spi_master_0/rx_buffer[5]
    SLICE_X1Y8           FDRE                                         r  spi_master_0/rx_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.892     2.086    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  spi_master_0/rx_buffer_reg[6]/C
                         clock pessimism             -0.501     1.585    
    SLICE_X1Y8           FDRE (Hold_fdre_C_D)         0.070     1.655    spi_master_0/rx_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 spi_master_0/clk_toggles_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi_OBUFT_inst_i_1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.295%)  route 0.150ns (41.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.622     1.569    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  spi_master_0/clk_toggles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.164     1.733 r  spi_master_0/clk_toggles_reg[0]/Q
                         net (fo=8, routed)           0.150     1.882    spi_master_0/clk_toggles[0]
    SLICE_X0Y7           LUT6 (Prop_lut6_I3_O)        0.045     1.927 r  spi_master_0/mosi_OBUFT_inst_i_3/O
                         net (fo=1, routed)           0.000     1.927    spi_master_0_n_9
    SLICE_X0Y7           FDRE                                         r  mosi_OBUFT_inst_i_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.892     2.086    clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  mosi_OBUFT_inst_i_1/C
                         clock pessimism             -0.501     1.585    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.120     1.705    mosi_OBUFT_inst_i_1
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 spi_master_0/rx_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.498%)  route 0.183ns (56.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.622     1.569    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  spi_master_0/rx_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     1.710 r  spi_master_0/rx_buffer_reg[7]/Q
                         net (fo=2, routed)           0.183     1.893    spi_master_0/rx_buffer[7]
    SLICE_X1Y7           FDRE                                         r  spi_master_0/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.892     2.086    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  spi_master_0/rx_data_reg[7]/C
                         clock pessimism             -0.501     1.585    
    SLICE_X1Y7           FDRE (Hold_fdre_C_D)         0.072     1.657    spi_master_0/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 spi_master_0/rx_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.575%)  route 0.160ns (49.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.622     1.569    spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  spi_master_0/rx_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.164     1.733 r  spi_master_0/rx_buffer_reg[11]/Q
                         net (fo=1, routed)           0.160     1.893    spi_master_0/rx_buffer[11]
    SLICE_X1Y7           FDRE                                         r  spi_master_0/rx_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.892     2.086    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  spi_master_0/rx_data_reg[11]/C
                         clock pessimism             -0.501     1.585    
    SLICE_X1Y7           FDRE (Hold_fdre_C_D)         0.070     1.655    spi_master_0/rx_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 spi_master_0/rx_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.750%)  route 0.172ns (51.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.622     1.569    spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  spi_master_0/rx_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.164     1.733 r  spi_master_0/rx_buffer_reg[5]/Q
                         net (fo=2, routed)           0.172     1.905    spi_master_0/rx_buffer[5]
    SLICE_X1Y7           FDRE                                         r  spi_master_0/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.892     2.086    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  spi_master_0/rx_data_reg[5]/C
                         clock pessimism             -0.501     1.585    
    SLICE_X1Y7           FDRE (Hold_fdre_C_D)         0.066     1.651    spi_master_0/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 spi_master_0/rx_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.766%)  route 0.181ns (56.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.622     1.569    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  spi_master_0/rx_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     1.710 r  spi_master_0/rx_buffer_reg[6]/Q
                         net (fo=2, routed)           0.181     1.891    spi_master_0/rx_buffer[6]
    SLICE_X1Y8           FDRE                                         r  spi_master_0/rx_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.892     2.086    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  spi_master_0/rx_buffer_reg[7]/C
                         clock pessimism             -0.517     1.569    
    SLICE_X1Y8           FDRE (Hold_fdre_C_D)         0.066     1.635    spi_master_0/rx_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 spi_master_0/ss_n_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.171%)  route 0.208ns (52.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.622     1.569    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y9           FDSE                                         r  spi_master_0/ss_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDSE (Prop_fdse_C_Q)         0.141     1.710 r  spi_master_0/ss_n_reg[0]/Q
                         net (fo=2, routed)           0.208     1.918    spi_master_0/cs_OBUF[0]
    SLICE_X0Y8           LUT5 (Prop_lut5_I2_O)        0.045     1.963 r  spi_master_0/sclk_i_1/O
                         net (fo=1, routed)           0.000     1.963    spi_master_0/sclk_i_1_n_0
    SLICE_X0Y8           FDRE                                         r  spi_master_0/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.892     2.086    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  spi_master_0/sclk_reg/C
                         clock pessimism             -0.501     1.585    
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.120     1.705    spi_master_0/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y7     mosi_OBUFT_inst_i_1/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y7     spi_master_0/assert_data_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y9     spi_master_0/clk_toggles_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y9     spi_master_0/clk_toggles_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y9     spi_master_0/clk_toggles_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y9     spi_master_0/clk_toggles_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y9     spi_master_0/clk_toggles_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y7     spi_master_0/count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y5     spi_master_0/count_reg[10]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y8     spi_master_0/rx_buffer_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y8     spi_master_0/rx_buffer_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y7     mosi_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y7     mosi_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y7     spi_master_0/assert_data_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y7     spi_master_0/assert_data_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y9     spi_master_0/clk_toggles_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y9     spi_master_0/clk_toggles_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y9     spi_master_0/clk_toggles_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y9     spi_master_0/clk_toggles_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y8     spi_master_0/rx_buffer_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y8     spi_master_0/rx_buffer_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y7     mosi_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y7     mosi_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y7     spi_master_0/assert_data_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y7     spi_master_0/assert_data_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y9     spi_master_0/clk_toggles_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y9     spi_master_0/clk_toggles_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y9     spi_master_0/clk_toggles_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y9     spi_master_0/clk_toggles_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ssd_controller_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.515ns  (logic 4.430ns (46.561%)  route 5.085ns (53.439%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE                         0.000     0.000 r  ssd_controller_0/sel_reg/C
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ssd_controller_0/sel_reg/Q
                         net (fo=12, routed)          1.352     1.808    spi_master_0/sel_OBUF
    SLICE_X2Y8           LUT3 (Prop_lut3_I1_O)        0.124     1.932 r  spi_master_0/ssd_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.836     2.768    spi_master_0/ssd_controller_0/digit__3[3]
    SLICE_X1Y7           LUT6 (Prop_lut6_I0_O)        0.124     2.892 r  spi_master_0/ssd_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.897     5.789    ssd_OBUF[2]
    W12                  OBUF (Prop_obuf_I_O)         3.726     9.515 r  ssd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.515    ssd[2]
    W12                                                               r  ssd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_controller_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.202ns  (logic 4.364ns (47.422%)  route 4.838ns (52.578%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE                         0.000     0.000 r  ssd_controller_0/sel_reg/C
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ssd_controller_0/sel_reg/Q
                         net (fo=12, routed)          1.352     1.808    spi_master_0/sel_OBUF
    SLICE_X2Y8           LUT3 (Prop_lut3_I1_O)        0.124     1.932 r  spi_master_0/ssd_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.611     2.543    spi_master_0/ssd_controller_0/digit__3[3]
    SLICE_X1Y7           LUT6 (Prop_lut6_I0_O)        0.124     2.667 r  spi_master_0/ssd_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.876     5.542    ssd_OBUF[1]
    W11                  OBUF (Prop_obuf_I_O)         3.660     9.202 r  ssd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.202    ssd[1]
    W11                                                               r  ssd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_controller_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.134ns  (logic 4.319ns (47.290%)  route 4.814ns (52.710%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE                         0.000     0.000 r  ssd_controller_0/sel_reg/C
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ssd_controller_0/sel_reg/Q
                         net (fo=12, routed)          1.352     1.808    spi_master_0/sel_OBUF
    SLICE_X2Y8           LUT3 (Prop_lut3_I1_O)        0.124     1.932 r  spi_master_0/ssd_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.787     2.719    spi_master_0/ssd_controller_0/digit__3[3]
    SLICE_X0Y6           LUT6 (Prop_lut6_I0_O)        0.124     2.843 r  spi_master_0/ssd_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.676     5.518    ssd_OBUF[5]
    AA11                 OBUF (Prop_obuf_I_O)         3.615     9.134 r  ssd_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.134    ssd[5]
    AA11                                                              r  ssd[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_controller_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.910ns  (logic 4.299ns (48.246%)  route 4.611ns (51.754%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE                         0.000     0.000 r  ssd_controller_0/sel_reg/C
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ssd_controller_0/sel_reg/Q
                         net (fo=12, routed)          1.352     1.808    spi_master_0/sel_OBUF
    SLICE_X2Y8           LUT3 (Prop_lut3_I1_O)        0.124     1.932 r  spi_master_0/ssd_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.790     2.722    spi_master_0/ssd_controller_0/digit__3[3]
    SLICE_X0Y6           LUT6 (Prop_lut6_I0_O)        0.124     2.846 r  spi_master_0/ssd_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.470     5.315    ssd_OBUF[4]
    Y10                  OBUF (Prop_obuf_I_O)         3.595     8.910 r  ssd_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.910    ssd[4]
    Y10                                                               r  ssd[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_controller_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.899ns  (logic 4.258ns (47.846%)  route 4.641ns (52.154%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE                         0.000     0.000 r  ssd_controller_0/sel_reg/C
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ssd_controller_0/sel_reg/Q
                         net (fo=12, routed)          1.352     1.808    spi_master_0/sel_OBUF
    SLICE_X2Y8           LUT3 (Prop_lut3_I1_O)        0.124     1.932 r  spi_master_0/ssd_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.341     2.273    spi_master_0/ssd_controller_0/digit__3[3]
    SLICE_X0Y7           LUT6 (Prop_lut6_I0_O)        0.124     2.397 r  spi_master_0/ssd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.948     5.345    ssd_OBUF[0]
    V10                  OBUF (Prop_obuf_I_O)         3.554     8.899 r  ssd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.899    ssd[0]
    V10                                                               r  ssd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_controller_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.650ns  (logic 4.306ns (49.782%)  route 4.344ns (50.218%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE                         0.000     0.000 r  ssd_controller_0/sel_reg/C
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ssd_controller_0/sel_reg/Q
                         net (fo=12, routed)          1.352     1.808    spi_master_0/sel_OBUF
    SLICE_X2Y8           LUT3 (Prop_lut3_I1_O)        0.124     1.932 r  spi_master_0/ssd_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.499     2.431    spi_master_0/ssd_controller_0/digit__3[3]
    SLICE_X0Y6           LUT6 (Prop_lut6_I0_O)        0.124     2.555 r  spi_master_0/ssd_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.493     5.048    ssd_OBUF[6]
    Y11                  OBUF (Prop_obuf_I_O)         3.602     8.650 r  ssd_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.650    ssd[6]
    Y11                                                               r  ssd[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_controller_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.481ns  (logic 4.281ns (50.483%)  route 4.200ns (49.517%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE                         0.000     0.000 r  ssd_controller_0/sel_reg/C
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ssd_controller_0/sel_reg/Q
                         net (fo=12, routed)          1.352     1.808    spi_master_0/sel_OBUF
    SLICE_X2Y8           LUT3 (Prop_lut3_I1_O)        0.124     1.932 r  spi_master_0/ssd_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.351     2.283    spi_master_0/ssd_controller_0/digit__3[3]
    SLICE_X0Y7           LUT6 (Prop_lut6_I0_O)        0.124     2.407 r  spi_master_0/ssd_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.497     4.904    ssd_OBUF[3]
    AA9                  OBUF (Prop_obuf_I_O)         3.577     8.481 r  ssd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.481    ssd[3]
    AA9                                                               r  ssd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_controller_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sel
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.934ns  (logic 4.094ns (59.033%)  route 2.841ns (40.967%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE                         0.000     0.000 r  ssd_controller_0/sel_reg/C
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ssd_controller_0/sel_reg/Q
                         net (fo=12, routed)          2.841     3.297    sel_OBUF
    W8                   OBUF (Prop_obuf_I_O)         3.638     6.934 r  sel_OBUF_inst/O
                         net (fo=0)                   0.000     6.934    sel
    W8                                                                r  sel (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_controller_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd_controller_0/sel_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.100ns  (logic 0.580ns (52.743%)  route 0.520ns (47.257%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE                         0.000     0.000 r  ssd_controller_0/sel_reg/C
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ssd_controller_0/sel_reg/Q
                         net (fo=12, routed)          0.520     0.976    ssd_controller_0/sel_OBUF
    SLICE_X5Y6           LUT1 (Prop_lut1_I0_O)        0.124     1.100 r  ssd_controller_0/sel_i_1/O
                         net (fo=1, routed)           0.000     1.100    ssd_controller_0/sel_i_1_n_0
    SLICE_X5Y6           FDRE                                         r  ssd_controller_0/sel_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ssd_controller_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd_controller_0/sel_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.452%)  route 0.183ns (49.548%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE                         0.000     0.000 r  ssd_controller_0/sel_reg/C
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ssd_controller_0/sel_reg/Q
                         net (fo=12, routed)          0.183     0.324    ssd_controller_0/sel_OBUF
    SLICE_X5Y6           LUT1 (Prop_lut1_I0_O)        0.045     0.369 r  ssd_controller_0/sel_i_1/O
                         net (fo=1, routed)           0.000     0.369    ssd_controller_0/sel_i_1_n_0
    SLICE_X5Y6           FDRE                                         r  ssd_controller_0/sel_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_controller_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sel
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.297ns  (logic 1.478ns (64.356%)  route 0.819ns (35.644%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE                         0.000     0.000 r  ssd_controller_0/sel_reg/C
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ssd_controller_0/sel_reg/Q
                         net (fo=12, routed)          0.819     0.960    sel_OBUF
    W8                   OBUF (Prop_obuf_I_O)         1.337     2.297 r  sel_OBUF_inst/O
                         net (fo=0)                   0.000     2.297    sel
    W8                                                                r  sel (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_controller_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.453ns  (logic 1.488ns (60.679%)  route 0.964ns (39.321%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE                         0.000     0.000 r  ssd_controller_0/sel_reg/C
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ssd_controller_0/sel_reg/Q
                         net (fo=12, routed)          0.268     0.409    spi_master_0/sel_OBUF
    SLICE_X0Y6           LUT6 (Prop_lut6_I2_O)        0.045     0.454 r  spi_master_0/ssd_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.696     1.150    ssd_OBUF[6]
    Y11                  OBUF (Prop_obuf_I_O)         1.302     2.453 r  ssd_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.453    ssd[6]
    Y11                                                               r  ssd[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_controller_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.507ns  (logic 1.481ns (59.075%)  route 1.026ns (40.925%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE                         0.000     0.000 r  ssd_controller_0/sel_reg/C
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ssd_controller_0/sel_reg/Q
                         net (fo=12, routed)          0.339     0.480    spi_master_0/sel_OBUF
    SLICE_X0Y6           LUT6 (Prop_lut6_I4_O)        0.045     0.525 r  spi_master_0/ssd_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.687     1.212    ssd_OBUF[4]
    Y10                  OBUF (Prop_obuf_I_O)         1.295     2.507 r  ssd_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.507    ssd[4]
    Y10                                                               r  ssd[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_controller_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.570ns  (logic 1.464ns (56.954%)  route 1.106ns (43.046%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE                         0.000     0.000 r  ssd_controller_0/sel_reg/C
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ssd_controller_0/sel_reg/Q
                         net (fo=12, routed)          0.406     0.547    spi_master_0/sel_OBUF
    SLICE_X0Y7           LUT6 (Prop_lut6_I4_O)        0.045     0.592 r  spi_master_0/ssd_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.700     1.292    ssd_OBUF[3]
    AA9                  OBUF (Prop_obuf_I_O)         1.278     2.570 r  ssd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.570    ssd[3]
    AA9                                                               r  ssd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_controller_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.614ns  (logic 1.502ns (57.448%)  route 1.112ns (42.552%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE                         0.000     0.000 r  ssd_controller_0/sel_reg/C
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ssd_controller_0/sel_reg/Q
                         net (fo=12, routed)          0.337     0.478    spi_master_0/sel_OBUF
    SLICE_X0Y6           LUT6 (Prop_lut6_I2_O)        0.045     0.523 r  spi_master_0/ssd_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.775     1.298    ssd_OBUF[5]
    AA11                 OBUF (Prop_obuf_I_O)         1.316     2.614 r  ssd_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.614    ssd[5]
    AA11                                                              r  ssd[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_controller_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.730ns  (logic 1.545ns (56.619%)  route 1.184ns (43.381%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE                         0.000     0.000 r  ssd_controller_0/sel_reg/C
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ssd_controller_0/sel_reg/Q
                         net (fo=12, routed)          0.319     0.460    spi_master_0/sel_OBUF
    SLICE_X1Y7           LUT6 (Prop_lut6_I3_O)        0.045     0.505 r  spi_master_0/ssd_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.865     1.370    ssd_OBUF[1]
    W11                  OBUF (Prop_obuf_I_O)         1.359     2.730 r  ssd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.730    ssd[1]
    W11                                                               r  ssd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_controller_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.768ns  (logic 1.440ns (52.031%)  route 1.328ns (47.969%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE                         0.000     0.000 r  ssd_controller_0/sel_reg/C
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ssd_controller_0/sel_reg/Q
                         net (fo=12, routed)          0.431     0.572    spi_master_0/sel_OBUF
    SLICE_X0Y7           LUT6 (Prop_lut6_I2_O)        0.045     0.617 r  spi_master_0/ssd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.896     1.514    ssd_OBUF[0]
    V10                  OBUF (Prop_obuf_I_O)         1.254     2.768 r  ssd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.768    ssd[0]
    V10                                                               r  ssd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_controller_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.825ns  (logic 1.611ns (57.039%)  route 1.214ns (42.961%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE                         0.000     0.000 r  ssd_controller_0/sel_reg/C
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ssd_controller_0/sel_reg/Q
                         net (fo=12, routed)          0.351     0.492    spi_master_0/sel_OBUF
    SLICE_X1Y7           LUT6 (Prop_lut6_I4_O)        0.045     0.537 r  spi_master_0/ssd_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.862     1.400    ssd_OBUF[2]
    W12                  OBUF (Prop_obuf_I_O)         1.425     2.825 r  ssd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.825    ssd[2]
    W12                                                               r  ssd[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.486ns  (logic 4.364ns (46.003%)  route 5.122ns (53.997%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.834     5.596    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  spi_master_0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.456     6.052 r  spi_master_0/rx_data_reg[6]/Q
                         net (fo=1, routed)           0.937     6.990    spi_master_0/rx[6]
    SLICE_X1Y6           LUT3 (Prop_lut3_I2_O)        0.124     7.114 r  spi_master_0/ssd_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.309     8.423    spi_master_0/ssd_controller_0/digit__3[2]
    SLICE_X1Y7           LUT6 (Prop_lut6_I5_O)        0.124     8.547 r  spi_master_0/ssd_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.876    11.423    ssd_OBUF[1]
    W11                  OBUF (Prop_obuf_I_O)         3.660    15.082 r  ssd_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.082    ssd[1]
    W11                                                               r  ssd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.407ns  (logic 4.430ns (47.097%)  route 4.977ns (52.903%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.834     5.596    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  spi_master_0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.456     6.052 r  spi_master_0/rx_data_reg[6]/Q
                         net (fo=1, routed)           0.937     6.990    spi_master_0/rx[6]
    SLICE_X1Y6           LUT3 (Prop_lut3_I2_O)        0.124     7.114 r  spi_master_0/ssd_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.142     8.256    spi_master_0/ssd_controller_0/digit__3[2]
    SLICE_X1Y7           LUT6 (Prop_lut6_I2_O)        0.124     8.380 r  spi_master_0/ssd_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.897    11.277    ssd_OBUF[2]
    W12                  OBUF (Prop_obuf_I_O)         3.726    15.003 r  ssd_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.003    ssd[2]
    W12                                                               r  ssd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.956ns  (logic 4.549ns (50.797%)  route 4.407ns (49.203%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.834     5.596    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  spi_master_0/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.456     6.052 r  spi_master_0/rx_data_reg[5]/Q
                         net (fo=1, routed)           0.815     6.868    spi_master_0/rx[5]
    SLICE_X1Y6           LUT3 (Prop_lut3_I2_O)        0.152     7.020 r  spi_master_0/ssd_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.916     7.935    spi_master_0/ssd_controller_0/digit__3[1]
    SLICE_X0Y6           LUT6 (Prop_lut6_I4_O)        0.326     8.261 r  spi_master_0/ssd_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.676    10.937    ssd_OBUF[5]
    AA11                 OBUF (Prop_obuf_I_O)         3.615    14.553 r  ssd_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.553    ssd[5]
    AA11                                                              r  ssd[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.892ns  (logic 4.488ns (50.470%)  route 4.404ns (49.530%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.834     5.596    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  spi_master_0/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.456     6.052 r  spi_master_0/rx_data_reg[5]/Q
                         net (fo=1, routed)           0.815     6.868    spi_master_0/rx[5]
    SLICE_X1Y6           LUT3 (Prop_lut3_I2_O)        0.152     7.020 r  spi_master_0/ssd_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.640     7.660    spi_master_0/ssd_controller_0/digit__3[1]
    SLICE_X0Y7           LUT6 (Prop_lut6_I5_O)        0.326     7.986 r  spi_master_0/ssd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.948    10.934    ssd_OBUF[0]
    V10                  OBUF (Prop_obuf_I_O)         3.554    14.488 r  ssd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.488    ssd[0]
    V10                                                               r  ssd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.746ns  (logic 4.306ns (49.232%)  route 4.440ns (50.768%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.834     5.596    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  spi_master_0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.456     6.052 r  spi_master_0/rx_data_reg[6]/Q
                         net (fo=1, routed)           0.937     6.990    spi_master_0/rx[6]
    SLICE_X1Y6           LUT3 (Prop_lut3_I2_O)        0.124     7.114 r  spi_master_0/ssd_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.010     8.124    spi_master_0/ssd_controller_0/digit__3[2]
    SLICE_X0Y6           LUT6 (Prop_lut6_I5_O)        0.124     8.248 r  spi_master_0/ssd_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.493    10.741    ssd_OBUF[6]
    Y11                  OBUF (Prop_obuf_I_O)         3.602    14.343 r  ssd_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.343    ssd[6]
    Y11                                                               r  ssd[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.739ns  (logic 4.529ns (51.820%)  route 4.210ns (48.180%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.834     5.596    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  spi_master_0/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.456     6.052 f  spi_master_0/rx_data_reg[5]/Q
                         net (fo=1, routed)           0.815     6.868    spi_master_0/rx[5]
    SLICE_X1Y6           LUT3 (Prop_lut3_I2_O)        0.152     7.020 f  spi_master_0/ssd_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.926     7.945    spi_master_0/ssd_controller_0/digit__3[1]
    SLICE_X0Y6           LUT6 (Prop_lut6_I2_O)        0.326     8.271 r  spi_master_0/ssd_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.470    10.741    ssd_OBUF[4]
    Y10                  OBUF (Prop_obuf_I_O)         3.595    14.335 r  ssd_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.335    ssd[4]
    Y10                                                               r  ssd[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.481ns  (logic 4.511ns (53.194%)  route 3.970ns (46.806%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.834     5.596    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  spi_master_0/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.456     6.052 r  spi_master_0/rx_data_reg[5]/Q
                         net (fo=1, routed)           0.815     6.868    spi_master_0/rx[5]
    SLICE_X1Y6           LUT3 (Prop_lut3_I2_O)        0.152     7.020 r  spi_master_0/ssd_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.657     7.677    spi_master_0/ssd_controller_0/digit__3[1]
    SLICE_X0Y7           LUT6 (Prop_lut6_I2_O)        0.326     8.003 r  spi_master_0/ssd_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.497    10.500    ssd_OBUF[3]
    AA9                  OBUF (Prop_obuf_I_O)         3.577    14.077 r  ssd_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.077    ssd[3]
    AA9                                                               r  ssd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mosi_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.698ns  (logic 4.029ns (70.699%)  route 1.670ns (29.301%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.834     5.596    clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  mosi_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.518     6.114 f  mosi_OBUFT_inst_i_1/Q
                         net (fo=2, routed)           1.670     7.784    mosi_TRI
    W7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.511    11.295 r  mosi_OBUFT_inst/O
                         net (fo=0)                   0.000    11.295    mosi
    W7                                                                r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.694ns  (logic 4.012ns (70.469%)  route 1.682ns (29.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.834     5.596    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  spi_master_0/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.518     6.114 r  spi_master_0/sclk_reg/Q
                         net (fo=2, routed)           1.682     7.796    sclk_OBUF
    V4                   OBUF (Prop_obuf_I_O)         3.494    11.290 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000    11.290    sclk
    V4                                                                r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/ss_n_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.687ns  (logic 4.010ns (70.515%)  route 1.677ns (29.485%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.835     5.597    spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y5           FDSE                                         r  spi_master_0/ss_n_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDSE (Prop_fdse_C_Q)         0.518     6.115 r  spi_master_0/ss_n_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.677     7.792    lopt
    V7                   OBUF (Prop_obuf_I_O)         3.492    11.284 r  cs_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.284    cs[0]
    V7                                                                r  cs[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mosi_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.607ns  (logic 0.988ns (61.491%)  route 0.619ns (38.509%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.622     1.569    clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  mosi_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.164     1.733 r  mosi_OBUFT_inst_i_1/Q
                         net (fo=2, routed)           0.619     2.352    mosi_TRI
    W7                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.176 r  mosi_OBUFT_inst/O
                         net (fo=0)                   0.000     3.176    mosi
    W7                                                                r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/ss_n_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 1.357ns (80.647%)  route 0.326ns (19.353%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.623     1.570    spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y5           FDSE                                         r  spi_master_0/ss_n_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDSE (Prop_fdse_C_Q)         0.164     1.734 r  spi_master_0/ss_n_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.326     2.060    lopt
    V7                   OBUF (Prop_obuf_I_O)         1.193     3.253 r  cs_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.253    cs[0]
    V7                                                                r  cs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.707ns  (logic 1.360ns (79.645%)  route 0.348ns (20.355%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.622     1.569    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  spi_master_0/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.164     1.733 r  spi_master_0/sclk_reg/Q
                         net (fo=2, routed)           0.348     2.080    sclk_OBUF
    V4                   OBUF (Prop_obuf_I_O)         1.196     3.276 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.276    sclk
    V4                                                                r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.396ns  (logic 1.504ns (62.766%)  route 0.892ns (37.234%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.623     1.570    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  spi_master_0/rx_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.164     1.734 r  spi_master_0/rx_data_reg[8]/Q
                         net (fo=7, routed)           0.206     1.939    spi_master_0/rx[8]
    SLICE_X0Y6           LUT6 (Prop_lut6_I3_O)        0.045     1.984 r  spi_master_0/ssd_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.687     2.671    ssd_OBUF[4]
    Y10                  OBUF (Prop_obuf_I_O)         1.295     3.966 r  ssd_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.966    ssd[4]
    Y10                                                               r  ssd[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.465ns  (logic 1.525ns (61.856%)  route 0.940ns (38.144%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.623     1.570    spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  spi_master_0/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.164     1.734 r  spi_master_0/rx_data_reg[4]/Q
                         net (fo=7, routed)           0.165     1.899    spi_master_0/rx[4]
    SLICE_X0Y6           LUT6 (Prop_lut6_I3_O)        0.045     1.944 r  spi_master_0/ssd_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.775     2.719    ssd_OBUF[5]
    AA11                 OBUF (Prop_obuf_I_O)         1.316     4.034 r  ssd_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.034    ssd[5]
    AA11                                                              r  ssd[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.476ns  (logic 1.509ns (60.933%)  route 0.967ns (39.067%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.622     1.569    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  spi_master_0/rx_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141     1.710 r  spi_master_0/rx_data_reg[11]/Q
                         net (fo=1, routed)           0.134     1.844    spi_master_0/rx[11]
    SLICE_X2Y8           LUT3 (Prop_lut3_I0_O)        0.045     1.889 r  spi_master_0/ssd_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.133     2.022    spi_master_0/ssd_controller_0/digit__3[3]
    SLICE_X0Y7           LUT6 (Prop_lut6_I0_O)        0.045     2.067 r  spi_master_0/ssd_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.700     2.767    ssd_OBUF[3]
    AA9                  OBUF (Prop_obuf_I_O)         1.278     4.045 r  ssd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.045    ssd[3]
    AA9                                                               r  ssd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.495ns  (logic 1.511ns (60.572%)  route 0.984ns (39.428%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.623     1.570    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  spi_master_0/rx_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.164     1.734 r  spi_master_0/rx_data_reg[8]/Q
                         net (fo=7, routed)           0.288     2.021    spi_master_0/rx[8]
    SLICE_X0Y6           LUT6 (Prop_lut6_I1_O)        0.045     2.066 r  spi_master_0/ssd_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.696     2.763    ssd_OBUF[6]
    Y11                  OBUF (Prop_obuf_I_O)         1.302     4.065 r  ssd_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.065    ssd[6]
    Y11                                                               r  ssd[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.610ns  (logic 1.634ns (62.614%)  route 0.976ns (37.386%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.623     1.570    spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  spi_master_0/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.164     1.734 f  spi_master_0/rx_data_reg[4]/Q
                         net (fo=7, routed)           0.114     1.847    spi_master_0/rx[4]
    SLICE_X1Y7           LUT6 (Prop_lut6_I3_O)        0.045     1.892 r  spi_master_0/ssd_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.862     2.755    ssd_OBUF[2]
    W12                  OBUF (Prop_obuf_I_O)         1.425     4.180 r  ssd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.180    ssd[2]
    W12                                                               r  ssd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.651ns  (logic 1.485ns (56.024%)  route 1.166ns (43.976%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.622     1.569    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  spi_master_0/rx_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141     1.710 r  spi_master_0/rx_data_reg[11]/Q
                         net (fo=1, routed)           0.134     1.844    spi_master_0/rx[11]
    SLICE_X2Y8           LUT3 (Prop_lut3_I0_O)        0.045     1.889 r  spi_master_0/ssd_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.135     2.024    spi_master_0/ssd_controller_0/digit__3[3]
    SLICE_X0Y7           LUT6 (Prop_lut6_I0_O)        0.045     2.069 r  spi_master_0/ssd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.896     2.966    ssd_OBUF[0]
    V10                  OBUF (Prop_obuf_I_O)         1.254     4.220 r  ssd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.220    ssd[0]
    V10                                                               r  ssd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.687ns  (logic 1.568ns (58.380%)  route 1.118ns (41.620%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.623     1.570    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  spi_master_0/rx_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.164     1.734 f  spi_master_0/rx_data_reg[8]/Q
                         net (fo=7, routed)           0.253     1.987    spi_master_0/rx[8]
    SLICE_X1Y7           LUT6 (Prop_lut6_I4_O)        0.045     2.032 r  spi_master_0/ssd_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.865     2.897    ssd_OBUF[1]
    W11                  OBUF (Prop_obuf_I_O)         1.359     4.257 r  ssd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.257    ssd[1]
    W11                                                               r  ssd[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            spi_master_0/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.807ns  (logic 1.435ns (51.134%)  route 1.372ns (48.866%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    V5                   IBUF (Prop_ibuf_I_O)         1.435     1.435 r  miso_IBUF_inst/O
                         net (fo=1, routed)           1.372     2.807    spi_master_0/miso_IBUF
    SLICE_X2Y7           FDRE                                         r  spi_master_0/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.655     5.138    spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  spi_master_0/rx_buffer_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            spi_master_0/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.204ns (28.475%)  route 0.512ns (71.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    V5                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  miso_IBUF_inst/O
                         net (fo=1, routed)           0.512     0.716    spi_master_0/miso_IBUF
    SLICE_X2Y7           FDRE                                         r  spi_master_0/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.892     2.086    spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  spi_master_0/rx_buffer_reg[0]/C





