// Seed: 1628133776
module module_0;
  specify
    (posedge id_1 => (id_2 +: -1)) = (id_1);
    if (id_2) (id_3 *> id_4) = (1, id_2);
    (id_5 *> id_6) = (1);
    specparam id_7 = -1;
  endspecify
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd29,
    parameter id_5 = 32'd2
) (
    output tri0 id_0,
    output uwire id_1,
    input supply1 id_2,
    input tri _id_3,
    output wand id_4,
    input tri0 _id_5
);
  wire ["" : id_5] id_7, id_8;
  logic id_9 = -1;
  assign id_8 = id_2;
  assign id_9 = 1;
  wire [id_5 : ""] id_10[id_3 : -1 'b0], id_11;
  wire id_12;
  wire id_13;
  ;
  module_0 modCall_1 ();
  assign id_11 = id_11;
endmodule
