// Seed: 1825956490
module module_0 (
    input wor id_0,
    input supply0 id_1,
    output wire id_2,
    output tri id_3,
    input tri id_4,
    output tri id_5,
    output wor id_6,
    input tri0 id_7,
    output uwire id_8,
    input wand id_9,
    input wand id_10
    , id_15,
    input uwire id_11,
    input wire id_12,
    output supply0 id_13
);
  assign module_1.id_6 = 0;
  wire id_16;
  assign id_8 = id_7 - id_7 ? id_12 : -1;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    output logic id_2,
    input supply1 id_3,
    input tri1 id_4,
    input wire id_5,
    output uwire id_6
);
  always id_2 <= #(-1) id_1;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_6,
      id_6,
      id_5,
      id_6,
      id_6,
      id_1,
      id_6,
      id_5,
      id_3,
      id_4,
      id_4,
      id_6
  );
endmodule
