# MIPS-Processor

# Simple MIPS-like Processor â€“ Verilog HDL

This repository contains the implementation of a **simple 8-bit single-cycle MIPS-like processor** developed as part of **CO224 â€“ Computer Architecture** laboratory sessions at the **Department of Computer Engineering**.

The processor is designed and implemented using **Verilog HDL**, following a step-by-step approach from basic components to a fully working CPU with flow control instructions.


# Features

* **8-bit ALU** supporting:

  * `add`, `sub`, `and`, `or`, `mov`, `loadi`
* **8Ã—8 Register File**

  * Two asynchronous read ports
  * One synchronous write port
* **Single-cycle CPU**

  * Instruction fetch, decode, execute, and write-back in one cycle
* **Flow control instructions**

  * `j` (jump)
  * `beq` (branch if equal)
* **32-bit fixed-length instruction format**
* Artificial delays added to simulate realistic hardware latencies

---

## ğŸ§  Supported Instruction Set

| Instruction        | Description          |
| ------------------ | -------------------- |
| `add rd rs rt`     | rd â† rs + rt         |
| `sub rd rs rt`     | rd â† rs âˆ’ rt         |
| `and rd rs rt`     | Bitwise AND          |
| `or rd rs rt`      | Bitwise OR           |
| `mov rd rs`        | Copy rs to rd        |
| `loadi rd imm`     | Load immediate value |
| `j offset`         | Jump relative to PC  |
| `beq offset rs rt` | Branch if rs == rt   |

---

## ğŸ—ï¸ Project Structure

```
â”œâ”€â”€ alu.v           # 8-bit ALU implementation
â”œâ”€â”€ reg_file.v      # 8x8 register file
â”œâ”€â”€ cpu.v           # Top-level CPU with control logic
â”œâ”€â”€ testbench.v     # Testbench with hardcoded programs
â”œâ”€â”€ diagrams/       # Timing diagrams & datapath diagrams
â””â”€â”€ README.md
```

---

## â±ï¸ Timing Model

* Single-cycle CPU (8 time units per instruction)
* Artificial delays added for:

  * Instruction memory read
  * Decode
  * ALU operations
  * Register read/write
  * PC update

These delays help visualize datapath behavior using tools like **GTKWave**.

---

## ğŸ§ª Testing

* Instructions are hardcoded in the testbench as machine code
* Multiple test programs used to validate:

  * Arithmetic operations
  * Register writes
  * Branching and jumping
* Timing diagrams verified using **GTKWave**

---

## ğŸ› ï¸ Tools & Technologies

* Verilog HDL
* GTKWave
* Icarus Verilog / ModelSim (for simulation)


