{
    "runtime": ["OpenCL"],
    "example": "Stream Vector Increment (RTL)",
    "overview": [
        "This is a simple Vector Increment RTL Kernel design with 1 Stream input and 1 Stream output that demonstrates on how to process an input stream of data for computation in an application."
    ],
    "key_concepts": [ "Read/Write Stream", "Create/Release Stream", "RTL Kernel"],
    "targets": [ "hw", "hw_emu" ],
    "nboard": [ "xilinx_u200_xdma", "xilinx_u250_xdma" , "xilinx_u280_xdma", "xilinx_u280-es1_xdma"],
    "keywords": [ "cl_stream", "CL_STREAM_EOT" ],
    "os": [
        "Linux"
    ],
    "host_srcs": "src/host.cpp",
    "linker": {
        "options": [ "-pthread" ]
    },
    "config_make": "config.mk",
    "output_files": "tmp_kernel_pack* packaged_kernel* _x* *_ex project* pinfo.json",
    "host_exe": "vadd_stream",
    "cmd_args": "BUILD/myadder1.xclbin",
    "libs": [
        "xcl2"
    ],
    "containers": [
    {
       "name": "myadder1",       
       "accelerators": [
        {
            "name": "myadder1",
            "kernel_type": "RTL" 
        }
       ]
     }
    ],
    "contributors" : [
        {
            "group": "Xilinx",
            "url" : "http://www.xilinx.com"
        }
    ]
}
