// Seed: 3520317111
module module_0 (
    output id_0,
    output logic id_1,
    output logic id_2,
    output logic id_3,
    output id_4,
    input id_5
);
  always @(posedge 1 or posedge id_5) begin
    id_4 = (id_5);
  end
  type_9(
      id_5, 1
  );
endmodule
