

================================================================
== Vitis HLS Report for 'mac_compute_ipv4_checksum'
================================================================
* Date:           Sat Mar 18 14:35:12 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        mac_ip_encode_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.389 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.16>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %dataStreamBuffer0, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %dataStreamBuffer0, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %dataStreamBuffer0, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %dataStreamBuffer1, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %dataStreamBuffer1, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %dataStreamBuffer1, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %subSumFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %subSumFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %subSumFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %subSumFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %dataStreamBuffer1, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %dataStreamBuffer0, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i577P0A, i577 %dataStreamBuffer0, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 17 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln488 = br i1 %tmp_i, void %mac_compute_ipv4_checksum.exit, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:488]   --->   Operation 18 'br' 'br_ln488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.16ns)   --->   "%dataStreamBuffer0_read = read i577 @_ssdm_op_Read.ap_fifo.volatile.i577P0A, i577 %dataStreamBuffer0" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 19 'read' 'dataStreamBuffer0_read' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i577.i32, i577 %dataStreamBuffer0_read, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 20 'bitselect' 'tmp_last_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln523 = br void %mac_compute_ipv4_checksum.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:523]   --->   Operation 21 'br' 'br_ln523' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.38>
ST_2 : Operation 22 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i577P0A, i577 %dataStreamBuffer1, i577 %dataStreamBuffer0_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 22 'write' 'write_ln173' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.27> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 32> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%cics_firstWord_load = load i1 %cics_firstWord" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:493]   --->   Operation 23 'load' 'cics_firstWord_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%cics_ip_sums_sum_V_0_load = load i17 %cics_ip_sums_sum_V_0"   --->   Operation 24 'load' 'cics_ip_sums_sum_V_0_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%cics_ip_sums_sum_V_1_load = load i17 %cics_ip_sums_sum_V_1"   --->   Operation 25 'load' 'cics_ip_sums_sum_V_1_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%cics_ip_sums_sum_V_2_load = load i17 %cics_ip_sums_sum_V_2"   --->   Operation 26 'load' 'cics_ip_sums_sum_V_2_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%cics_ip_sums_sum_V_3_load = load i17 %cics_ip_sums_sum_V_3"   --->   Operation 27 'load' 'cics_ip_sums_sum_V_3_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%cics_ip_sums_sum_V_4_load = load i17 %cics_ip_sums_sum_V_4"   --->   Operation 28 'load' 'cics_ip_sums_sum_V_4_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%cics_ip_sums_sum_V_6_load = load i17 %cics_ip_sums_sum_V_6"   --->   Operation 29 'load' 'cics_ip_sums_sum_V_6_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%cics_ip_sums_sum_V_7_load = load i17 %cics_ip_sums_sum_V_7"   --->   Operation 30 'load' 'cics_ip_sums_sum_V_7_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%cics_ip_sums_sum_V_8_load = load i17 %cics_ip_sums_sum_V_8"   --->   Operation 31 'load' 'cics_ip_sums_sum_V_8_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%cics_ip_sums_sum_V_9_load = load i17 %cics_ip_sums_sum_V_9"   --->   Operation 32 'load' 'cics_ip_sums_sum_V_9_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%cics_ip_sums_sum_V_10_load = load i17 %cics_ip_sums_sum_V_10"   --->   Operation 33 'load' 'cics_ip_sums_sum_V_10_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%cics_ip_sums_sum_V_11_load = load i17 %cics_ip_sums_sum_V_11"   --->   Operation 34 'load' 'cics_ip_sums_sum_V_11_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%cics_ip_sums_sum_V_12_load = load i17 %cics_ip_sums_sum_V_12"   --->   Operation 35 'load' 'cics_ip_sums_sum_V_12_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%cics_ip_sums_sum_V_13_load = load i17 %cics_ip_sums_sum_V_13"   --->   Operation 36 'load' 'cics_ip_sums_sum_V_13_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%cics_ip_sums_sum_V_14_load = load i17 %cics_ip_sums_sum_V_14"   --->   Operation 37 'load' 'cics_ip_sums_sum_V_14_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%cics_ip_sums_sum_V_15_load = load i17 %cics_ip_sums_sum_V_15"   --->   Operation 38 'load' 'cics_ip_sums_sum_V_15_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%cics_ip_sums_sum_V_16_load = load i17 %cics_ip_sums_sum_V_16"   --->   Operation 39 'load' 'cics_ip_sums_sum_V_16_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%cics_ip_sums_sum_V_17_load = load i17 %cics_ip_sums_sum_V_17"   --->   Operation 40 'load' 'cics_ip_sums_sum_V_17_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%cics_ip_sums_sum_V_18_load = load i17 %cics_ip_sums_sum_V_18"   --->   Operation 41 'load' 'cics_ip_sums_sum_V_18_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%cics_ip_sums_sum_V_19_load = load i17 %cics_ip_sums_sum_V_19"   --->   Operation 42 'load' 'cics_ip_sums_sum_V_19_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%cics_ip_sums_sum_V_20_load = load i17 %cics_ip_sums_sum_V_20"   --->   Operation 43 'load' 'cics_ip_sums_sum_V_20_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%cics_ip_sums_sum_V_21_load = load i17 %cics_ip_sums_sum_V_21"   --->   Operation 44 'load' 'cics_ip_sums_sum_V_21_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%cics_ip_sums_sum_V_22_load = load i17 %cics_ip_sums_sum_V_22"   --->   Operation 45 'load' 'cics_ip_sums_sum_V_22_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%cics_ip_sums_sum_V_23_load = load i17 %cics_ip_sums_sum_V_23"   --->   Operation 46 'load' 'cics_ip_sums_sum_V_23_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%cics_ip_sums_sum_V_24_load = load i17 %cics_ip_sums_sum_V_24"   --->   Operation 47 'load' 'cics_ip_sums_sum_V_24_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%cics_ip_sums_sum_V_25_load = load i17 %cics_ip_sums_sum_V_25"   --->   Operation 48 'load' 'cics_ip_sums_sum_V_25_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%cics_ip_sums_sum_V_26_load = load i17 %cics_ip_sums_sum_V_26"   --->   Operation 49 'load' 'cics_ip_sums_sum_V_26_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%cics_ip_sums_sum_V_27_load = load i17 %cics_ip_sums_sum_V_27"   --->   Operation 50 'load' 'cics_ip_sums_sum_V_27_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%cics_ip_sums_sum_V_28_load = load i17 %cics_ip_sums_sum_V_28"   --->   Operation 51 'load' 'cics_ip_sums_sum_V_28_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%cics_ip_sums_sum_V_29_load = load i17 %cics_ip_sums_sum_V_29"   --->   Operation 52 'load' 'cics_ip_sums_sum_V_29_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.38ns)   --->   "%br_ln493 = br i1 %cics_firstWord_load, void %._crit_edge1.i, void %_ifconv" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:493]   --->   Operation 53 'br' 'br_ln493' <Predicate = (tmp_i)> <Delay = 0.38>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i577 %dataStreamBuffer0_read"   --->   Operation 54 'trunc' 'trunc_ln674' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_4_i_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 8, i32 15"   --->   Operation 55 'partselect' 'p_Result_4_i_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln674_1 = trunc i577 %dataStreamBuffer0_read"   --->   Operation 56 'trunc' 'trunc_ln674_1' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln674_1, i8 %p_Result_4_i_i"   --->   Operation 57 'bitconcatenate' 'p_Result_s' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.65ns)   --->   "%icmp_ln1072 = icmp_ne  i4 %trunc_ln674, i4 0"   --->   Operation 58 'icmp' 'icmp_ln1072' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln885 = zext i16 %p_Result_s"   --->   Operation 59 'zext' 'zext_ln885' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln885 = trunc i17 %cics_ip_sums_sum_V_0_load"   --->   Operation 60 'trunc' 'trunc_ln885' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.79ns)   --->   "%add_ln885 = add i17 %cics_ip_sums_sum_V_0_load, i17 %zext_ln885"   --->   Operation 61 'add' 'add_ln885' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885, i32 16"   --->   Operation 62 'bitselect' 'tmp' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln1691 = zext i1 %tmp"   --->   Operation 63 'zext' 'zext_ln1691' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_79 = add i16 %p_Result_s, i16 %zext_ln1691"   --->   Operation 64 'add' 'add_ln229_79' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229 = add i16 %add_ln229_79, i16 %trunc_ln885"   --->   Operation 65 'add' 'add_ln229' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln507 = zext i16 %add_ln229" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:507]   --->   Operation 66 'zext' 'zext_ln507' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.26ns)   --->   "%select_ln1072 = select i1 %icmp_ln1072, i17 %zext_ln507, i17 %cics_ip_sums_sum_V_0_load"   --->   Operation 67 'select' 'select_ln1072' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_4_i186_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 24, i32 31"   --->   Operation 68 'partselect' 'p_Result_4_i186_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_6_i187_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 16, i32 23"   --->   Operation 69 'partselect' 'p_Result_6_i187_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i187_i, i8 %p_Result_4_i186_i"   --->   Operation 70 'bitconcatenate' 'p_Result_4' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln885_29 = zext i16 %p_Result_4"   --->   Operation 71 'zext' 'zext_ln885_29' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln885_10 = trunc i17 %cics_ip_sums_sum_V_1_load"   --->   Operation 72 'trunc' 'trunc_ln885_10' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.79ns)   --->   "%add_ln885_31 = add i17 %cics_ip_sums_sum_V_1_load, i17 %zext_ln885_29"   --->   Operation 73 'add' 'add_ln885_31' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_31, i32 16"   --->   Operation 74 'bitselect' 'tmp_31' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1691_32 = zext i1 %tmp_31"   --->   Operation 75 'zext' 'zext_ln1691_32' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_80 = add i16 %p_Result_4, i16 %zext_ln1691_32"   --->   Operation 76 'add' 'add_ln229_80' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 77 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_51 = add i16 %add_ln229_80, i16 %trunc_ln885_10"   --->   Operation 77 'add' 'add_ln229_51' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln507_1 = zext i16 %add_ln229_51" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:507]   --->   Operation 78 'zext' 'zext_ln507_1' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.26ns)   --->   "%select_ln1072_1 = select i1 %icmp_ln1072, i17 %zext_ln507_1, i17 %cics_ip_sums_sum_V_1_load"   --->   Operation 79 'select' 'select_ln1072_1' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_4_i189_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 40, i32 47"   --->   Operation 80 'partselect' 'p_Result_4_i189_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%p_Result_6_i190_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 32, i32 39"   --->   Operation 81 'partselect' 'p_Result_6_i190_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_5 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i190_i, i8 %p_Result_4_i189_i"   --->   Operation 82 'bitconcatenate' 'p_Result_5' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i3 @_ssdm_op_PartSelect.i3.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 1, i32 3"   --->   Operation 83 'partselect' 'tmp_32' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.49ns)   --->   "%icmp_ln1072_1 = icmp_ne  i3 %tmp_32, i3 0"   --->   Operation 84 'icmp' 'icmp_ln1072_1' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln885_30 = zext i16 %p_Result_5"   --->   Operation 85 'zext' 'zext_ln885_30' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln885_11 = trunc i17 %cics_ip_sums_sum_V_2_load"   --->   Operation 86 'trunc' 'trunc_ln885_11' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.79ns)   --->   "%add_ln885_32 = add i17 %cics_ip_sums_sum_V_2_load, i17 %zext_ln885_30"   --->   Operation 87 'add' 'add_ln885_32' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_32, i32 16"   --->   Operation 88 'bitselect' 'tmp_33' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln1691_33 = zext i1 %tmp_33"   --->   Operation 89 'zext' 'zext_ln1691_33' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_81 = add i16 %p_Result_5, i16 %zext_ln1691_33"   --->   Operation 90 'add' 'add_ln229_81' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 91 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_52 = add i16 %add_ln229_81, i16 %trunc_ln885_11"   --->   Operation 91 'add' 'add_ln229_52' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln507_2 = zext i16 %add_ln229_52" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:507]   --->   Operation 92 'zext' 'zext_ln507_2' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.26ns)   --->   "%select_ln1072_2 = select i1 %icmp_ln1072_1, i17 %zext_ln507_2, i17 %cics_ip_sums_sum_V_2_load"   --->   Operation 93 'select' 'select_ln1072_2' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%p_Result_4_i192_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 56, i32 63"   --->   Operation 94 'partselect' 'p_Result_4_i192_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_6_i193_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 48, i32 55"   --->   Operation 95 'partselect' 'p_Result_6_i193_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%p_Result_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i193_i, i8 %p_Result_4_i192_i"   --->   Operation 96 'bitconcatenate' 'p_Result_6' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln885_31 = zext i16 %p_Result_6"   --->   Operation 97 'zext' 'zext_ln885_31' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln885_12 = trunc i17 %cics_ip_sums_sum_V_3_load"   --->   Operation 98 'trunc' 'trunc_ln885_12' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.79ns)   --->   "%add_ln885_33 = add i17 %cics_ip_sums_sum_V_3_load, i17 %zext_ln885_31"   --->   Operation 99 'add' 'add_ln885_33' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_33, i32 16"   --->   Operation 100 'bitselect' 'tmp_34' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln1691_34 = zext i1 %tmp_34"   --->   Operation 101 'zext' 'zext_ln1691_34' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_82 = add i16 %p_Result_6, i16 %zext_ln1691_34"   --->   Operation 102 'add' 'add_ln229_82' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 103 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_53 = add i16 %add_ln229_82, i16 %trunc_ln885_12"   --->   Operation 103 'add' 'add_ln229_53' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln507_3 = zext i16 %add_ln229_53" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:507]   --->   Operation 104 'zext' 'zext_ln507_3' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.26ns)   --->   "%select_ln1072_3 = select i1 %icmp_ln1072_1, i17 %zext_ln507_3, i17 %cics_ip_sums_sum_V_3_load"   --->   Operation 105 'select' 'select_ln1072_3' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%p_Result_4_i195_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 72, i32 79"   --->   Operation 106 'partselect' 'p_Result_4_i195_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%p_Result_6_i196_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 64, i32 71"   --->   Operation 107 'partselect' 'p_Result_6_i196_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%p_Result_7 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i196_i, i8 %p_Result_4_i195_i"   --->   Operation 108 'bitconcatenate' 'p_Result_7' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.65ns)   --->   "%icmp_ln1072_2 = icmp_ugt  i4 %trunc_ln674, i4 2"   --->   Operation 109 'icmp' 'icmp_ln1072_2' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln885_32 = zext i16 %p_Result_7"   --->   Operation 110 'zext' 'zext_ln885_32' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln885_13 = trunc i17 %cics_ip_sums_sum_V_4_load"   --->   Operation 111 'trunc' 'trunc_ln885_13' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.79ns)   --->   "%add_ln885_34 = add i17 %cics_ip_sums_sum_V_4_load, i17 %zext_ln885_32"   --->   Operation 112 'add' 'add_ln885_34' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_34, i32 16"   --->   Operation 113 'bitselect' 'tmp_35' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1691_35 = zext i1 %tmp_35"   --->   Operation 114 'zext' 'zext_ln1691_35' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_83 = add i16 %p_Result_7, i16 %zext_ln1691_35"   --->   Operation 115 'add' 'add_ln229_83' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 116 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_54 = add i16 %add_ln229_83, i16 %trunc_ln885_13"   --->   Operation 116 'add' 'add_ln229_54' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln507_4 = zext i16 %add_ln229_54" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:507]   --->   Operation 117 'zext' 'zext_ln507_4' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.26ns)   --->   "%select_ln1072_4 = select i1 %icmp_ln1072_2, i17 %zext_ln507_4, i17 %cics_ip_sums_sum_V_4_load"   --->   Operation 118 'select' 'select_ln1072_4' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_4_i198_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 104, i32 111"   --->   Operation 119 'partselect' 'p_Result_4_i198_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%p_Result_6_i199_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 96, i32 103"   --->   Operation 120 'partselect' 'p_Result_6_i199_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%p_Result_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i199_i, i8 %p_Result_4_i198_i"   --->   Operation 121 'bitconcatenate' 'p_Result_8' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i2 @_ssdm_op_PartSelect.i2.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 2, i32 3"   --->   Operation 122 'partselect' 'tmp_36' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.34ns)   --->   "%icmp_ln1072_3 = icmp_ne  i2 %tmp_36, i2 0"   --->   Operation 123 'icmp' 'icmp_ln1072_3' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln885_33 = zext i16 %p_Result_8"   --->   Operation 124 'zext' 'zext_ln885_33' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln885_14 = trunc i17 %cics_ip_sums_sum_V_6_load"   --->   Operation 125 'trunc' 'trunc_ln885_14' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.79ns)   --->   "%add_ln885_35 = add i17 %cics_ip_sums_sum_V_6_load, i17 %zext_ln885_33"   --->   Operation 126 'add' 'add_ln885_35' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_35, i32 16"   --->   Operation 127 'bitselect' 'tmp_37' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln1691_36 = zext i1 %tmp_37"   --->   Operation 128 'zext' 'zext_ln1691_36' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_84 = add i16 %p_Result_8, i16 %zext_ln1691_36"   --->   Operation 129 'add' 'add_ln229_84' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 130 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_55 = add i16 %add_ln229_84, i16 %trunc_ln885_14"   --->   Operation 130 'add' 'add_ln229_55' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln507_5 = zext i16 %add_ln229_55" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:507]   --->   Operation 131 'zext' 'zext_ln507_5' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.26ns)   --->   "%select_ln1072_5 = select i1 %icmp_ln1072_3, i17 %zext_ln507_5, i17 %cics_ip_sums_sum_V_6_load"   --->   Operation 132 'select' 'select_ln1072_5' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%p_Result_4_i201_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 120, i32 127"   --->   Operation 133 'partselect' 'p_Result_4_i201_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%p_Result_6_i202_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 112, i32 119"   --->   Operation 134 'partselect' 'p_Result_6_i202_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%p_Result_9 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i202_i, i8 %p_Result_4_i201_i"   --->   Operation 135 'bitconcatenate' 'p_Result_9' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln885_34 = zext i16 %p_Result_9"   --->   Operation 136 'zext' 'zext_ln885_34' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln885_15 = trunc i17 %cics_ip_sums_sum_V_7_load"   --->   Operation 137 'trunc' 'trunc_ln885_15' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.79ns)   --->   "%add_ln885_36 = add i17 %cics_ip_sums_sum_V_7_load, i17 %zext_ln885_34"   --->   Operation 138 'add' 'add_ln885_36' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_36, i32 16"   --->   Operation 139 'bitselect' 'tmp_38' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln1691_37 = zext i1 %tmp_38"   --->   Operation 140 'zext' 'zext_ln1691_37' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_85 = add i16 %p_Result_9, i16 %zext_ln1691_37"   --->   Operation 141 'add' 'add_ln229_85' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 142 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_56 = add i16 %add_ln229_85, i16 %trunc_ln885_15"   --->   Operation 142 'add' 'add_ln229_56' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln507_6 = zext i16 %add_ln229_56" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:507]   --->   Operation 143 'zext' 'zext_ln507_6' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.26ns)   --->   "%select_ln1072_6 = select i1 %icmp_ln1072_3, i17 %zext_ln507_6, i17 %cics_ip_sums_sum_V_7_load"   --->   Operation 144 'select' 'select_ln1072_6' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%p_Result_4_i204_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 136, i32 143"   --->   Operation 145 'partselect' 'p_Result_4_i204_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%p_Result_6_i205_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 128, i32 135"   --->   Operation 146 'partselect' 'p_Result_6_i205_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%p_Result_10 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i205_i, i8 %p_Result_4_i204_i"   --->   Operation 147 'bitconcatenate' 'p_Result_10' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.65ns)   --->   "%icmp_ln1072_4 = icmp_ugt  i4 %trunc_ln674, i4 4"   --->   Operation 148 'icmp' 'icmp_ln1072_4' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln885_35 = zext i16 %p_Result_10"   --->   Operation 149 'zext' 'zext_ln885_35' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln885_16 = trunc i17 %cics_ip_sums_sum_V_8_load"   --->   Operation 150 'trunc' 'trunc_ln885_16' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.79ns)   --->   "%add_ln885_37 = add i17 %cics_ip_sums_sum_V_8_load, i17 %zext_ln885_35"   --->   Operation 151 'add' 'add_ln885_37' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_37, i32 16"   --->   Operation 152 'bitselect' 'tmp_39' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln1691_38 = zext i1 %tmp_39"   --->   Operation 153 'zext' 'zext_ln1691_38' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_86 = add i16 %p_Result_10, i16 %zext_ln1691_38"   --->   Operation 154 'add' 'add_ln229_86' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 155 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_57 = add i16 %add_ln229_86, i16 %trunc_ln885_16"   --->   Operation 155 'add' 'add_ln229_57' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln507_7 = zext i16 %add_ln229_57" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:507]   --->   Operation 156 'zext' 'zext_ln507_7' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.26ns)   --->   "%select_ln1072_7 = select i1 %icmp_ln1072_4, i17 %zext_ln507_7, i17 %cics_ip_sums_sum_V_8_load"   --->   Operation 157 'select' 'select_ln1072_7' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%p_Result_4_i207_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 152, i32 159"   --->   Operation 158 'partselect' 'p_Result_4_i207_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%p_Result_6_i208_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 144, i32 151"   --->   Operation 159 'partselect' 'p_Result_6_i208_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%p_Result_11 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i208_i, i8 %p_Result_4_i207_i"   --->   Operation 160 'bitconcatenate' 'p_Result_11' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln885_36 = zext i16 %p_Result_11"   --->   Operation 161 'zext' 'zext_ln885_36' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln885_17 = trunc i17 %cics_ip_sums_sum_V_9_load"   --->   Operation 162 'trunc' 'trunc_ln885_17' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.79ns)   --->   "%add_ln885_38 = add i17 %cics_ip_sums_sum_V_9_load, i17 %zext_ln885_36"   --->   Operation 163 'add' 'add_ln885_38' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_38, i32 16"   --->   Operation 164 'bitselect' 'tmp_40' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln1691_39 = zext i1 %tmp_40"   --->   Operation 165 'zext' 'zext_ln1691_39' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_87 = add i16 %p_Result_11, i16 %zext_ln1691_39"   --->   Operation 166 'add' 'add_ln229_87' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 167 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_58 = add i16 %add_ln229_87, i16 %trunc_ln885_17"   --->   Operation 167 'add' 'add_ln229_58' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln507_8 = zext i16 %add_ln229_58" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:507]   --->   Operation 168 'zext' 'zext_ln507_8' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.26ns)   --->   "%select_ln1072_8 = select i1 %icmp_ln1072_4, i17 %zext_ln507_8, i17 %cics_ip_sums_sum_V_9_load"   --->   Operation 169 'select' 'select_ln1072_8' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%p_Result_4_i210_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 168, i32 175"   --->   Operation 170 'partselect' 'p_Result_4_i210_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%p_Result_6_i211_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 160, i32 167"   --->   Operation 171 'partselect' 'p_Result_6_i211_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%p_Result_12 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i211_i, i8 %p_Result_4_i210_i"   --->   Operation 172 'bitconcatenate' 'p_Result_12' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.65ns)   --->   "%icmp_ln1072_5 = icmp_ugt  i4 %trunc_ln674, i4 5"   --->   Operation 173 'icmp' 'icmp_ln1072_5' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln885_37 = zext i16 %p_Result_12"   --->   Operation 174 'zext' 'zext_ln885_37' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln885_18 = trunc i17 %cics_ip_sums_sum_V_10_load"   --->   Operation 175 'trunc' 'trunc_ln885_18' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.79ns)   --->   "%add_ln885_39 = add i17 %cics_ip_sums_sum_V_10_load, i17 %zext_ln885_37"   --->   Operation 176 'add' 'add_ln885_39' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_39, i32 16"   --->   Operation 177 'bitselect' 'tmp_41' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln1691_40 = zext i1 %tmp_41"   --->   Operation 178 'zext' 'zext_ln1691_40' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_88 = add i16 %p_Result_12, i16 %zext_ln1691_40"   --->   Operation 179 'add' 'add_ln229_88' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 180 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_59 = add i16 %add_ln229_88, i16 %trunc_ln885_18"   --->   Operation 180 'add' 'add_ln229_59' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln507_9 = zext i16 %add_ln229_59" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:507]   --->   Operation 181 'zext' 'zext_ln507_9' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.26ns)   --->   "%select_ln1072_9 = select i1 %icmp_ln1072_5, i17 %zext_ln507_9, i17 %cics_ip_sums_sum_V_10_load"   --->   Operation 182 'select' 'select_ln1072_9' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%p_Result_4_i213_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 184, i32 191"   --->   Operation 183 'partselect' 'p_Result_4_i213_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%p_Result_6_i214_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 176, i32 183"   --->   Operation 184 'partselect' 'p_Result_6_i214_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%p_Result_13 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i214_i, i8 %p_Result_4_i213_i"   --->   Operation 185 'bitconcatenate' 'p_Result_13' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln885_38 = zext i16 %p_Result_13"   --->   Operation 186 'zext' 'zext_ln885_38' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln885_19 = trunc i17 %cics_ip_sums_sum_V_11_load"   --->   Operation 187 'trunc' 'trunc_ln885_19' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.79ns)   --->   "%add_ln885_40 = add i17 %cics_ip_sums_sum_V_11_load, i17 %zext_ln885_38"   --->   Operation 188 'add' 'add_ln885_40' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_40, i32 16"   --->   Operation 189 'bitselect' 'tmp_42' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln1691_41 = zext i1 %tmp_42"   --->   Operation 190 'zext' 'zext_ln1691_41' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_89 = add i16 %p_Result_13, i16 %zext_ln1691_41"   --->   Operation 191 'add' 'add_ln229_89' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 192 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_60 = add i16 %add_ln229_89, i16 %trunc_ln885_19"   --->   Operation 192 'add' 'add_ln229_60' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln507_10 = zext i16 %add_ln229_60" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:507]   --->   Operation 193 'zext' 'zext_ln507_10' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.26ns)   --->   "%select_ln1072_10 = select i1 %icmp_ln1072_5, i17 %zext_ln507_10, i17 %cics_ip_sums_sum_V_11_load"   --->   Operation 194 'select' 'select_ln1072_10' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%p_Result_4_i216_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 200, i32 207"   --->   Operation 195 'partselect' 'p_Result_4_i216_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%p_Result_6_i217_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 192, i32 199"   --->   Operation 196 'partselect' 'p_Result_6_i217_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%p_Result_14 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i217_i, i8 %p_Result_4_i216_i"   --->   Operation 197 'bitconcatenate' 'p_Result_14' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.65ns)   --->   "%icmp_ln1072_6 = icmp_ugt  i4 %trunc_ln674, i4 6"   --->   Operation 198 'icmp' 'icmp_ln1072_6' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln885_39 = zext i16 %p_Result_14"   --->   Operation 199 'zext' 'zext_ln885_39' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln885_20 = trunc i17 %cics_ip_sums_sum_V_12_load"   --->   Operation 200 'trunc' 'trunc_ln885_20' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.79ns)   --->   "%add_ln885_41 = add i17 %cics_ip_sums_sum_V_12_load, i17 %zext_ln885_39"   --->   Operation 201 'add' 'add_ln885_41' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_41, i32 16"   --->   Operation 202 'bitselect' 'tmp_43' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln1691_42 = zext i1 %tmp_43"   --->   Operation 203 'zext' 'zext_ln1691_42' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_90 = add i16 %p_Result_14, i16 %zext_ln1691_42"   --->   Operation 204 'add' 'add_ln229_90' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 205 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_61 = add i16 %add_ln229_90, i16 %trunc_ln885_20"   --->   Operation 205 'add' 'add_ln229_61' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln507_11 = zext i16 %add_ln229_61" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:507]   --->   Operation 206 'zext' 'zext_ln507_11' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.26ns)   --->   "%select_ln1072_11 = select i1 %icmp_ln1072_6, i17 %zext_ln507_11, i17 %cics_ip_sums_sum_V_12_load"   --->   Operation 207 'select' 'select_ln1072_11' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%p_Result_4_i219_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 216, i32 223"   --->   Operation 208 'partselect' 'p_Result_4_i219_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%p_Result_6_i220_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 208, i32 215"   --->   Operation 209 'partselect' 'p_Result_6_i220_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%p_Result_15 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i220_i, i8 %p_Result_4_i219_i"   --->   Operation 210 'bitconcatenate' 'p_Result_15' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln885_40 = zext i16 %p_Result_15"   --->   Operation 211 'zext' 'zext_ln885_40' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln885_21 = trunc i17 %cics_ip_sums_sum_V_13_load"   --->   Operation 212 'trunc' 'trunc_ln885_21' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.79ns)   --->   "%add_ln885_42 = add i17 %cics_ip_sums_sum_V_13_load, i17 %zext_ln885_40"   --->   Operation 213 'add' 'add_ln885_42' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_42, i32 16"   --->   Operation 214 'bitselect' 'tmp_44' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln1691_43 = zext i1 %tmp_44"   --->   Operation 215 'zext' 'zext_ln1691_43' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_91 = add i16 %p_Result_15, i16 %zext_ln1691_43"   --->   Operation 216 'add' 'add_ln229_91' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 217 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_62 = add i16 %add_ln229_91, i16 %trunc_ln885_21"   --->   Operation 217 'add' 'add_ln229_62' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln507_12 = zext i16 %add_ln229_62" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:507]   --->   Operation 218 'zext' 'zext_ln507_12' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.26ns)   --->   "%select_ln1072_12 = select i1 %icmp_ln1072_6, i17 %zext_ln507_12, i17 %cics_ip_sums_sum_V_13_load"   --->   Operation 219 'select' 'select_ln1072_12' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%p_Result_4_i222_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 232, i32 239"   --->   Operation 220 'partselect' 'p_Result_4_i222_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%p_Result_6_i223_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 224, i32 231"   --->   Operation 221 'partselect' 'p_Result_6_i223_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%p_Result_16 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i223_i, i8 %p_Result_4_i222_i"   --->   Operation 222 'bitconcatenate' 'p_Result_16' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i577.i32, i577 %dataStreamBuffer0_read, i32 3"   --->   Operation 223 'bitselect' 'tmp_45' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln885_41 = zext i16 %p_Result_16"   --->   Operation 224 'zext' 'zext_ln885_41' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln885_22 = trunc i17 %cics_ip_sums_sum_V_14_load"   --->   Operation 225 'trunc' 'trunc_ln885_22' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.79ns)   --->   "%add_ln885_43 = add i17 %cics_ip_sums_sum_V_14_load, i17 %zext_ln885_41"   --->   Operation 226 'add' 'add_ln885_43' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_43, i32 16"   --->   Operation 227 'bitselect' 'tmp_46' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln1691_44 = zext i1 %tmp_46"   --->   Operation 228 'zext' 'zext_ln1691_44' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_92 = add i16 %p_Result_16, i16 %zext_ln1691_44"   --->   Operation 229 'add' 'add_ln229_92' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 230 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_63 = add i16 %add_ln229_92, i16 %trunc_ln885_22"   --->   Operation 230 'add' 'add_ln229_63' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln507_13 = zext i16 %add_ln229_63" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:507]   --->   Operation 231 'zext' 'zext_ln507_13' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.26ns)   --->   "%select_ln1072_13 = select i1 %tmp_45, i17 %zext_ln507_13, i17 %cics_ip_sums_sum_V_14_load"   --->   Operation 232 'select' 'select_ln1072_13' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%p_Result_4_i225_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 248, i32 255"   --->   Operation 233 'partselect' 'p_Result_4_i225_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%p_Result_6_i226_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 240, i32 247"   --->   Operation 234 'partselect' 'p_Result_6_i226_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%p_Result_17 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i226_i, i8 %p_Result_4_i225_i"   --->   Operation 235 'bitconcatenate' 'p_Result_17' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln885_42 = zext i16 %p_Result_17"   --->   Operation 236 'zext' 'zext_ln885_42' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln885_23 = trunc i17 %cics_ip_sums_sum_V_15_load"   --->   Operation 237 'trunc' 'trunc_ln885_23' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.79ns)   --->   "%add_ln885_44 = add i17 %cics_ip_sums_sum_V_15_load, i17 %zext_ln885_42"   --->   Operation 238 'add' 'add_ln885_44' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_44, i32 16"   --->   Operation 239 'bitselect' 'tmp_47' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln1691_45 = zext i1 %tmp_47"   --->   Operation 240 'zext' 'zext_ln1691_45' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_93 = add i16 %p_Result_17, i16 %zext_ln1691_45"   --->   Operation 241 'add' 'add_ln229_93' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 242 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_64 = add i16 %add_ln229_93, i16 %trunc_ln885_23"   --->   Operation 242 'add' 'add_ln229_64' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln507_14 = zext i16 %add_ln229_64" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:507]   --->   Operation 243 'zext' 'zext_ln507_14' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.26ns)   --->   "%select_ln1072_14 = select i1 %tmp_45, i17 %zext_ln507_14, i17 %cics_ip_sums_sum_V_15_load"   --->   Operation 244 'select' 'select_ln1072_14' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%p_Result_4_i228_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 264, i32 271"   --->   Operation 245 'partselect' 'p_Result_4_i228_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%p_Result_6_i229_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 256, i32 263"   --->   Operation 246 'partselect' 'p_Result_6_i229_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%p_Result_18 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i229_i, i8 %p_Result_4_i228_i"   --->   Operation 247 'bitconcatenate' 'p_Result_18' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.65ns)   --->   "%icmp_ln1072_7 = icmp_ugt  i4 %trunc_ln674, i4 8"   --->   Operation 248 'icmp' 'icmp_ln1072_7' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln885_43 = zext i16 %p_Result_18"   --->   Operation 249 'zext' 'zext_ln885_43' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln885_24 = trunc i17 %cics_ip_sums_sum_V_16_load"   --->   Operation 250 'trunc' 'trunc_ln885_24' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.79ns)   --->   "%add_ln885_45 = add i17 %cics_ip_sums_sum_V_16_load, i17 %zext_ln885_43"   --->   Operation 251 'add' 'add_ln885_45' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_45, i32 16"   --->   Operation 252 'bitselect' 'tmp_48' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln1691_46 = zext i1 %tmp_48"   --->   Operation 253 'zext' 'zext_ln1691_46' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_94 = add i16 %p_Result_18, i16 %zext_ln1691_46"   --->   Operation 254 'add' 'add_ln229_94' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 255 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_65 = add i16 %add_ln229_94, i16 %trunc_ln885_24"   --->   Operation 255 'add' 'add_ln229_65' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln507_15 = zext i16 %add_ln229_65" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:507]   --->   Operation 256 'zext' 'zext_ln507_15' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.26ns)   --->   "%select_ln1072_15 = select i1 %icmp_ln1072_7, i17 %zext_ln507_15, i17 %cics_ip_sums_sum_V_16_load"   --->   Operation 257 'select' 'select_ln1072_15' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%p_Result_4_i231_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 280, i32 287"   --->   Operation 258 'partselect' 'p_Result_4_i231_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%p_Result_6_i232_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 272, i32 279"   --->   Operation 259 'partselect' 'p_Result_6_i232_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%p_Result_19 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i232_i, i8 %p_Result_4_i231_i"   --->   Operation 260 'bitconcatenate' 'p_Result_19' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln885_44 = zext i16 %p_Result_19"   --->   Operation 261 'zext' 'zext_ln885_44' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln885_25 = trunc i17 %cics_ip_sums_sum_V_17_load"   --->   Operation 262 'trunc' 'trunc_ln885_25' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.79ns)   --->   "%add_ln885_46 = add i17 %cics_ip_sums_sum_V_17_load, i17 %zext_ln885_44"   --->   Operation 263 'add' 'add_ln885_46' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_46, i32 16"   --->   Operation 264 'bitselect' 'tmp_49' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln1691_47 = zext i1 %tmp_49"   --->   Operation 265 'zext' 'zext_ln1691_47' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_95 = add i16 %p_Result_19, i16 %zext_ln1691_47"   --->   Operation 266 'add' 'add_ln229_95' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 267 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_66 = add i16 %add_ln229_95, i16 %trunc_ln885_25"   --->   Operation 267 'add' 'add_ln229_66' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln507_16 = zext i16 %add_ln229_66" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:507]   --->   Operation 268 'zext' 'zext_ln507_16' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.26ns)   --->   "%select_ln1072_16 = select i1 %icmp_ln1072_7, i17 %zext_ln507_16, i17 %cics_ip_sums_sum_V_17_load"   --->   Operation 269 'select' 'select_ln1072_16' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%p_Result_4_i234_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 296, i32 303"   --->   Operation 270 'partselect' 'p_Result_4_i234_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%p_Result_6_i235_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 288, i32 295"   --->   Operation 271 'partselect' 'p_Result_6_i235_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%p_Result_20 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i235_i, i8 %p_Result_4_i234_i"   --->   Operation 272 'bitconcatenate' 'p_Result_20' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.65ns)   --->   "%icmp_ln1072_8 = icmp_ugt  i4 %trunc_ln674, i4 9"   --->   Operation 273 'icmp' 'icmp_ln1072_8' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln885_45 = zext i16 %p_Result_20"   --->   Operation 274 'zext' 'zext_ln885_45' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln885_26 = trunc i17 %cics_ip_sums_sum_V_18_load"   --->   Operation 275 'trunc' 'trunc_ln885_26' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.79ns)   --->   "%add_ln885_47 = add i17 %cics_ip_sums_sum_V_18_load, i17 %zext_ln885_45"   --->   Operation 276 'add' 'add_ln885_47' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_47, i32 16"   --->   Operation 277 'bitselect' 'tmp_50' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln1691_48 = zext i1 %tmp_50"   --->   Operation 278 'zext' 'zext_ln1691_48' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_96 = add i16 %p_Result_20, i16 %zext_ln1691_48"   --->   Operation 279 'add' 'add_ln229_96' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 280 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_67 = add i16 %add_ln229_96, i16 %trunc_ln885_26"   --->   Operation 280 'add' 'add_ln229_67' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln507_17 = zext i16 %add_ln229_67" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:507]   --->   Operation 281 'zext' 'zext_ln507_17' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.26ns)   --->   "%select_ln1072_17 = select i1 %icmp_ln1072_8, i17 %zext_ln507_17, i17 %cics_ip_sums_sum_V_18_load"   --->   Operation 282 'select' 'select_ln1072_17' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%p_Result_4_i237_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 312, i32 319"   --->   Operation 283 'partselect' 'p_Result_4_i237_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%p_Result_6_i238_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 304, i32 311"   --->   Operation 284 'partselect' 'p_Result_6_i238_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%p_Result_21 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i238_i, i8 %p_Result_4_i237_i"   --->   Operation 285 'bitconcatenate' 'p_Result_21' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln885_46 = zext i16 %p_Result_21"   --->   Operation 286 'zext' 'zext_ln885_46' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln885_27 = trunc i17 %cics_ip_sums_sum_V_19_load"   --->   Operation 287 'trunc' 'trunc_ln885_27' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.79ns)   --->   "%add_ln885_48 = add i17 %cics_ip_sums_sum_V_19_load, i17 %zext_ln885_46"   --->   Operation 288 'add' 'add_ln885_48' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_48, i32 16"   --->   Operation 289 'bitselect' 'tmp_51' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln1691_49 = zext i1 %tmp_51"   --->   Operation 290 'zext' 'zext_ln1691_49' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_97 = add i16 %p_Result_21, i16 %zext_ln1691_49"   --->   Operation 291 'add' 'add_ln229_97' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 292 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_68 = add i16 %add_ln229_97, i16 %trunc_ln885_27"   --->   Operation 292 'add' 'add_ln229_68' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln507_18 = zext i16 %add_ln229_68" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:507]   --->   Operation 293 'zext' 'zext_ln507_18' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.26ns)   --->   "%select_ln1072_18 = select i1 %icmp_ln1072_8, i17 %zext_ln507_18, i17 %cics_ip_sums_sum_V_19_load"   --->   Operation 294 'select' 'select_ln1072_18' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%p_Result_4_i240_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 328, i32 335"   --->   Operation 295 'partselect' 'p_Result_4_i240_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%p_Result_6_i241_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 320, i32 327"   --->   Operation 296 'partselect' 'p_Result_6_i241_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%p_Result_22 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i241_i, i8 %p_Result_4_i240_i"   --->   Operation 297 'bitconcatenate' 'p_Result_22' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.65ns)   --->   "%icmp_ln1072_9 = icmp_ugt  i4 %trunc_ln674, i4 10"   --->   Operation 298 'icmp' 'icmp_ln1072_9' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln885_47 = zext i16 %p_Result_22"   --->   Operation 299 'zext' 'zext_ln885_47' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%trunc_ln885_28 = trunc i17 %cics_ip_sums_sum_V_20_load"   --->   Operation 300 'trunc' 'trunc_ln885_28' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.79ns)   --->   "%add_ln885_49 = add i17 %cics_ip_sums_sum_V_20_load, i17 %zext_ln885_47"   --->   Operation 301 'add' 'add_ln885_49' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_49, i32 16"   --->   Operation 302 'bitselect' 'tmp_52' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln1691_50 = zext i1 %tmp_52"   --->   Operation 303 'zext' 'zext_ln1691_50' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_98 = add i16 %p_Result_22, i16 %zext_ln1691_50"   --->   Operation 304 'add' 'add_ln229_98' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 305 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_69 = add i16 %add_ln229_98, i16 %trunc_ln885_28"   --->   Operation 305 'add' 'add_ln229_69' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln507_19 = zext i16 %add_ln229_69" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:507]   --->   Operation 306 'zext' 'zext_ln507_19' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.26ns)   --->   "%select_ln1072_19 = select i1 %icmp_ln1072_9, i17 %zext_ln507_19, i17 %cics_ip_sums_sum_V_20_load"   --->   Operation 307 'select' 'select_ln1072_19' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%p_Result_4_i243_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 344, i32 351"   --->   Operation 308 'partselect' 'p_Result_4_i243_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%p_Result_6_i244_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 336, i32 343"   --->   Operation 309 'partselect' 'p_Result_6_i244_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%p_Result_23 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i244_i, i8 %p_Result_4_i243_i"   --->   Operation 310 'bitconcatenate' 'p_Result_23' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln885_48 = zext i16 %p_Result_23"   --->   Operation 311 'zext' 'zext_ln885_48' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln885_29 = trunc i17 %cics_ip_sums_sum_V_21_load"   --->   Operation 312 'trunc' 'trunc_ln885_29' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.79ns)   --->   "%add_ln885_50 = add i17 %cics_ip_sums_sum_V_21_load, i17 %zext_ln885_48"   --->   Operation 313 'add' 'add_ln885_50' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_50, i32 16"   --->   Operation 314 'bitselect' 'tmp_53' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln1691_51 = zext i1 %tmp_53"   --->   Operation 315 'zext' 'zext_ln1691_51' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_99 = add i16 %p_Result_23, i16 %zext_ln1691_51"   --->   Operation 316 'add' 'add_ln229_99' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 317 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_70 = add i16 %add_ln229_99, i16 %trunc_ln885_29"   --->   Operation 317 'add' 'add_ln229_70' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln507_20 = zext i16 %add_ln229_70" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:507]   --->   Operation 318 'zext' 'zext_ln507_20' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.26ns)   --->   "%select_ln1072_20 = select i1 %icmp_ln1072_9, i17 %zext_ln507_20, i17 %cics_ip_sums_sum_V_21_load"   --->   Operation 319 'select' 'select_ln1072_20' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%p_Result_4_i246_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 360, i32 367"   --->   Operation 320 'partselect' 'p_Result_4_i246_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%p_Result_6_i247_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 352, i32 359"   --->   Operation 321 'partselect' 'p_Result_6_i247_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%p_Result_24 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i247_i, i8 %p_Result_4_i246_i"   --->   Operation 322 'bitconcatenate' 'p_Result_24' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (0.65ns)   --->   "%icmp_ln1072_10 = icmp_ugt  i4 %trunc_ln674, i4 11"   --->   Operation 323 'icmp' 'icmp_ln1072_10' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln885_49 = zext i16 %p_Result_24"   --->   Operation 324 'zext' 'zext_ln885_49' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln885_30 = trunc i17 %cics_ip_sums_sum_V_22_load"   --->   Operation 325 'trunc' 'trunc_ln885_30' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.79ns)   --->   "%add_ln885_51 = add i17 %cics_ip_sums_sum_V_22_load, i17 %zext_ln885_49"   --->   Operation 326 'add' 'add_ln885_51' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_51, i32 16"   --->   Operation 327 'bitselect' 'tmp_54' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln1691_52 = zext i1 %tmp_54"   --->   Operation 328 'zext' 'zext_ln1691_52' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_100 = add i16 %p_Result_24, i16 %zext_ln1691_52"   --->   Operation 329 'add' 'add_ln229_100' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 330 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_71 = add i16 %add_ln229_100, i16 %trunc_ln885_30"   --->   Operation 330 'add' 'add_ln229_71' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln507_21 = zext i16 %add_ln229_71" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:507]   --->   Operation 331 'zext' 'zext_ln507_21' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.26ns)   --->   "%select_ln1072_21 = select i1 %icmp_ln1072_10, i17 %zext_ln507_21, i17 %cics_ip_sums_sum_V_22_load"   --->   Operation 332 'select' 'select_ln1072_21' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%p_Result_4_i249_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 376, i32 383"   --->   Operation 333 'partselect' 'p_Result_4_i249_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%p_Result_6_i250_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 368, i32 375"   --->   Operation 334 'partselect' 'p_Result_6_i250_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%p_Result_25 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i250_i, i8 %p_Result_4_i249_i"   --->   Operation 335 'bitconcatenate' 'p_Result_25' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln885_50 = zext i16 %p_Result_25"   --->   Operation 336 'zext' 'zext_ln885_50' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln885_31 = trunc i17 %cics_ip_sums_sum_V_23_load"   --->   Operation 337 'trunc' 'trunc_ln885_31' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.79ns)   --->   "%add_ln885_52 = add i17 %cics_ip_sums_sum_V_23_load, i17 %zext_ln885_50"   --->   Operation 338 'add' 'add_ln885_52' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_52, i32 16"   --->   Operation 339 'bitselect' 'tmp_55' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln1691_53 = zext i1 %tmp_55"   --->   Operation 340 'zext' 'zext_ln1691_53' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_101 = add i16 %p_Result_25, i16 %zext_ln1691_53"   --->   Operation 341 'add' 'add_ln229_101' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 342 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_72 = add i16 %add_ln229_101, i16 %trunc_ln885_31"   --->   Operation 342 'add' 'add_ln229_72' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln507_22 = zext i16 %add_ln229_72" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:507]   --->   Operation 343 'zext' 'zext_ln507_22' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.26ns)   --->   "%select_ln1072_22 = select i1 %icmp_ln1072_10, i17 %zext_ln507_22, i17 %cics_ip_sums_sum_V_23_load"   --->   Operation 344 'select' 'select_ln1072_22' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%p_Result_4_i252_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 392, i32 399"   --->   Operation 345 'partselect' 'p_Result_4_i252_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%p_Result_6_i253_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 384, i32 391"   --->   Operation 346 'partselect' 'p_Result_6_i253_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%p_Result_26 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i253_i, i8 %p_Result_4_i252_i"   --->   Operation 347 'bitconcatenate' 'p_Result_26' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 348 [1/1] (0.65ns)   --->   "%icmp_ln1072_11 = icmp_ugt  i4 %trunc_ln674, i4 12"   --->   Operation 348 'icmp' 'icmp_ln1072_11' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln885_51 = zext i16 %p_Result_26"   --->   Operation 349 'zext' 'zext_ln885_51' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln885_32 = trunc i17 %cics_ip_sums_sum_V_24_load"   --->   Operation 350 'trunc' 'trunc_ln885_32' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 351 [1/1] (0.79ns)   --->   "%add_ln885_53 = add i17 %cics_ip_sums_sum_V_24_load, i17 %zext_ln885_51"   --->   Operation 351 'add' 'add_ln885_53' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_53, i32 16"   --->   Operation 352 'bitselect' 'tmp_56' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln1691_54 = zext i1 %tmp_56"   --->   Operation 353 'zext' 'zext_ln1691_54' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_102 = add i16 %p_Result_26, i16 %zext_ln1691_54"   --->   Operation 354 'add' 'add_ln229_102' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 355 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_73 = add i16 %add_ln229_102, i16 %trunc_ln885_32"   --->   Operation 355 'add' 'add_ln229_73' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln507_23 = zext i16 %add_ln229_73" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:507]   --->   Operation 356 'zext' 'zext_ln507_23' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.26ns)   --->   "%select_ln1072_23 = select i1 %icmp_ln1072_11, i17 %zext_ln507_23, i17 %cics_ip_sums_sum_V_24_load"   --->   Operation 357 'select' 'select_ln1072_23' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%p_Result_4_i255_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 408, i32 415"   --->   Operation 358 'partselect' 'p_Result_4_i255_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (0.00ns)   --->   "%p_Result_6_i256_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 400, i32 407"   --->   Operation 359 'partselect' 'p_Result_6_i256_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%p_Result_27 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i256_i, i8 %p_Result_4_i255_i"   --->   Operation 360 'bitconcatenate' 'p_Result_27' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln885_52 = zext i16 %p_Result_27"   --->   Operation 361 'zext' 'zext_ln885_52' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%trunc_ln885_33 = trunc i17 %cics_ip_sums_sum_V_25_load"   --->   Operation 362 'trunc' 'trunc_ln885_33' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.79ns)   --->   "%add_ln885_54 = add i17 %cics_ip_sums_sum_V_25_load, i17 %zext_ln885_52"   --->   Operation 363 'add' 'add_ln885_54' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_54, i32 16"   --->   Operation 364 'bitselect' 'tmp_57' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln1691_55 = zext i1 %tmp_57"   --->   Operation 365 'zext' 'zext_ln1691_55' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_103 = add i16 %p_Result_27, i16 %zext_ln1691_55"   --->   Operation 366 'add' 'add_ln229_103' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 367 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_74 = add i16 %add_ln229_103, i16 %trunc_ln885_33"   --->   Operation 367 'add' 'add_ln229_74' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln507_24 = zext i16 %add_ln229_74" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:507]   --->   Operation 368 'zext' 'zext_ln507_24' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (0.26ns)   --->   "%select_ln1072_24 = select i1 %icmp_ln1072_11, i17 %zext_ln507_24, i17 %cics_ip_sums_sum_V_25_load"   --->   Operation 369 'select' 'select_ln1072_24' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%p_Result_4_i258_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 424, i32 431"   --->   Operation 370 'partselect' 'p_Result_4_i258_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (0.00ns)   --->   "%p_Result_6_i259_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 416, i32 423"   --->   Operation 371 'partselect' 'p_Result_6_i259_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%p_Result_28 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i259_i, i8 %p_Result_4_i258_i"   --->   Operation 372 'bitconcatenate' 'p_Result_28' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.65ns)   --->   "%icmp_ln1072_12 = icmp_ugt  i4 %trunc_ln674, i4 13"   --->   Operation 373 'icmp' 'icmp_ln1072_12' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln885_53 = zext i16 %p_Result_28"   --->   Operation 374 'zext' 'zext_ln885_53' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln885_34 = trunc i17 %cics_ip_sums_sum_V_26_load"   --->   Operation 375 'trunc' 'trunc_ln885_34' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.79ns)   --->   "%add_ln885_55 = add i17 %cics_ip_sums_sum_V_26_load, i17 %zext_ln885_53"   --->   Operation 376 'add' 'add_ln885_55' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_55, i32 16"   --->   Operation 377 'bitselect' 'tmp_58' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln1691_56 = zext i1 %tmp_58"   --->   Operation 378 'zext' 'zext_ln1691_56' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_104 = add i16 %p_Result_28, i16 %zext_ln1691_56"   --->   Operation 379 'add' 'add_ln229_104' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 380 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_75 = add i16 %add_ln229_104, i16 %trunc_ln885_34"   --->   Operation 380 'add' 'add_ln229_75' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln507_25 = zext i16 %add_ln229_75" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:507]   --->   Operation 381 'zext' 'zext_ln507_25' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (0.26ns)   --->   "%select_ln1072_25 = select i1 %icmp_ln1072_12, i17 %zext_ln507_25, i17 %cics_ip_sums_sum_V_26_load"   --->   Operation 382 'select' 'select_ln1072_25' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%p_Result_4_i261_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 440, i32 447"   --->   Operation 383 'partselect' 'p_Result_4_i261_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%p_Result_6_i262_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 432, i32 439"   --->   Operation 384 'partselect' 'p_Result_6_i262_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%p_Result_29 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i262_i, i8 %p_Result_4_i261_i"   --->   Operation 385 'bitconcatenate' 'p_Result_29' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln885_54 = zext i16 %p_Result_29"   --->   Operation 386 'zext' 'zext_ln885_54' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%trunc_ln885_35 = trunc i17 %cics_ip_sums_sum_V_27_load"   --->   Operation 387 'trunc' 'trunc_ln885_35' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.79ns)   --->   "%add_ln885_56 = add i17 %cics_ip_sums_sum_V_27_load, i17 %zext_ln885_54"   --->   Operation 388 'add' 'add_ln885_56' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_56, i32 16"   --->   Operation 389 'bitselect' 'tmp_59' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln1691_57 = zext i1 %tmp_59"   --->   Operation 390 'zext' 'zext_ln1691_57' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_105 = add i16 %p_Result_29, i16 %zext_ln1691_57"   --->   Operation 391 'add' 'add_ln229_105' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 392 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_76 = add i16 %add_ln229_105, i16 %trunc_ln885_35"   --->   Operation 392 'add' 'add_ln229_76' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln507_26 = zext i16 %add_ln229_76" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:507]   --->   Operation 393 'zext' 'zext_ln507_26' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (0.26ns)   --->   "%select_ln1072_26 = select i1 %icmp_ln1072_12, i17 %zext_ln507_26, i17 %cics_ip_sums_sum_V_27_load"   --->   Operation 394 'select' 'select_ln1072_26' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "%p_Result_4_i264_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 456, i32 463"   --->   Operation 395 'partselect' 'p_Result_4_i264_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (0.00ns)   --->   "%p_Result_6_i265_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 448, i32 455"   --->   Operation 396 'partselect' 'p_Result_6_i265_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 397 [1/1] (0.00ns)   --->   "%p_Result_30 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i265_i, i8 %p_Result_4_i264_i"   --->   Operation 397 'bitconcatenate' 'p_Result_30' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 398 [1/1] (0.65ns)   --->   "%icmp_ln1072_13 = icmp_eq  i4 %trunc_ln674, i4 15"   --->   Operation 398 'icmp' 'icmp_ln1072_13' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln885_55 = zext i16 %p_Result_30"   --->   Operation 399 'zext' 'zext_ln885_55' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln885_36 = trunc i17 %cics_ip_sums_sum_V_28_load"   --->   Operation 400 'trunc' 'trunc_ln885_36' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.79ns)   --->   "%add_ln885_57 = add i17 %cics_ip_sums_sum_V_28_load, i17 %zext_ln885_55"   --->   Operation 401 'add' 'add_ln885_57' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_57, i32 16"   --->   Operation 402 'bitselect' 'tmp_60' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln1691_58 = zext i1 %tmp_60"   --->   Operation 403 'zext' 'zext_ln1691_58' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_106 = add i16 %p_Result_30, i16 %zext_ln1691_58"   --->   Operation 404 'add' 'add_ln229_106' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 405 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_77 = add i16 %add_ln229_106, i16 %trunc_ln885_36"   --->   Operation 405 'add' 'add_ln229_77' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln507_27 = zext i16 %add_ln229_77" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:507]   --->   Operation 406 'zext' 'zext_ln507_27' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 407 [1/1] (0.26ns)   --->   "%select_ln1072_27 = select i1 %icmp_ln1072_13, i17 %zext_ln507_27, i17 %cics_ip_sums_sum_V_28_load"   --->   Operation 407 'select' 'select_ln1072_27' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%p_Result_4_i267_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 472, i32 479"   --->   Operation 408 'partselect' 'p_Result_4_i267_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%p_Result_6_i268_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 464, i32 471"   --->   Operation 409 'partselect' 'p_Result_6_i268_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%p_Result_31 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i268_i, i8 %p_Result_4_i267_i"   --->   Operation 410 'bitconcatenate' 'p_Result_31' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln885_56 = zext i16 %p_Result_31"   --->   Operation 411 'zext' 'zext_ln885_56' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln885_37 = trunc i17 %cics_ip_sums_sum_V_29_load"   --->   Operation 412 'trunc' 'trunc_ln885_37' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.79ns)   --->   "%add_ln885_58 = add i17 %cics_ip_sums_sum_V_29_load, i17 %zext_ln885_56"   --->   Operation 413 'add' 'add_ln885_58' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_58, i32 16"   --->   Operation 414 'bitselect' 'tmp_61' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln1691_59 = zext i1 %tmp_61"   --->   Operation 415 'zext' 'zext_ln1691_59' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_107 = add i16 %p_Result_31, i16 %zext_ln1691_59"   --->   Operation 416 'add' 'add_ln229_107' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 417 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_78 = add i16 %add_ln229_107, i16 %trunc_ln885_37"   --->   Operation 417 'add' 'add_ln229_78' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln507_28 = zext i16 %add_ln229_78" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:507]   --->   Operation 418 'zext' 'zext_ln507_28' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 419 [1/1] (0.26ns)   --->   "%select_ln1072_28 = select i1 %icmp_ln1072_13, i17 %zext_ln507_28, i17 %cics_ip_sums_sum_V_29_load"   --->   Operation 419 'select' 'select_ln1072_28' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 420 [1/1] (0.38ns)   --->   "%br_ln512 = br void %._crit_edge1.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:512]   --->   Operation 420 'br' 'br_ln512' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.38>
ST_2 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node or_ln514)   --->   "%cics_firstWord_flag_0_i = phi i1 1, void %_ifconv, i1 0, void"   --->   Operation 421 'phi' 'cics_firstWord_flag_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node or_ln514_1)   --->   "%cics_ip_sums_sum_V_0_flag_1_i = phi i1 %icmp_ln1072, void %_ifconv, i1 0, void"   --->   Operation 422 'phi' 'cics_ip_sums_sum_V_0_flag_1_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node select_ln514)   --->   "%cics_ip_sums_sum_V_0_new_1_i = phi i17 %select_ln1072, void %_ifconv, i17 0, void"   --->   Operation 423 'phi' 'cics_ip_sums_sum_V_0_new_1_i' <Predicate = (tmp_i & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node select_ln514_1)   --->   "%cics_ip_sums_sum_V_1_new_0_i = phi i17 %select_ln1072_1, void %_ifconv, i17 0, void"   --->   Operation 424 'phi' 'cics_ip_sums_sum_V_1_new_0_i' <Predicate = (tmp_i & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node or_ln514_2)   --->   "%cics_ip_sums_sum_V_2_flag_0_i = phi i1 %icmp_ln1072_1, void %_ifconv, i1 0, void"   --->   Operation 425 'phi' 'cics_ip_sums_sum_V_2_flag_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node select_ln514_2)   --->   "%cics_ip_sums_sum_V_2_new_0_i = phi i17 %select_ln1072_2, void %_ifconv, i17 0, void"   --->   Operation 426 'phi' 'cics_ip_sums_sum_V_2_new_0_i' <Predicate = (tmp_i & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node select_ln514_3)   --->   "%cics_ip_sums_sum_V_3_new_0_i = phi i17 %select_ln1072_3, void %_ifconv, i17 0, void"   --->   Operation 427 'phi' 'cics_ip_sums_sum_V_3_new_0_i' <Predicate = (tmp_i & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node or_ln514_3)   --->   "%cics_ip_sums_sum_V_4_flag_0_i = phi i1 %icmp_ln1072_2, void %_ifconv, i1 0, void"   --->   Operation 428 'phi' 'cics_ip_sums_sum_V_4_flag_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node select_ln514_4)   --->   "%cics_ip_sums_sum_V_4_new_0_i = phi i17 %select_ln1072_4, void %_ifconv, i17 0, void"   --->   Operation 429 'phi' 'cics_ip_sums_sum_V_4_new_0_i' <Predicate = (tmp_i & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node or_ln514_4)   --->   "%cics_ip_sums_sum_V_6_flag_0_i = phi i1 %icmp_ln1072_3, void %_ifconv, i1 0, void"   --->   Operation 430 'phi' 'cics_ip_sums_sum_V_6_flag_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node select_ln514_5)   --->   "%cics_ip_sums_sum_V_6_new_0_i = phi i17 %select_ln1072_5, void %_ifconv, i17 0, void"   --->   Operation 431 'phi' 'cics_ip_sums_sum_V_6_new_0_i' <Predicate = (tmp_i & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node select_ln514_6)   --->   "%cics_ip_sums_sum_V_7_new_0_i = phi i17 %select_ln1072_6, void %_ifconv, i17 0, void"   --->   Operation 432 'phi' 'cics_ip_sums_sum_V_7_new_0_i' <Predicate = (tmp_i & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node or_ln514_5)   --->   "%cics_ip_sums_sum_V_8_flag_0_i = phi i1 %icmp_ln1072_4, void %_ifconv, i1 0, void"   --->   Operation 433 'phi' 'cics_ip_sums_sum_V_8_flag_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node select_ln514_7)   --->   "%cics_ip_sums_sum_V_8_new_0_i = phi i17 %select_ln1072_7, void %_ifconv, i17 0, void"   --->   Operation 434 'phi' 'cics_ip_sums_sum_V_8_new_0_i' <Predicate = (tmp_i & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node select_ln514_8)   --->   "%cics_ip_sums_sum_V_9_new_0_i = phi i17 %select_ln1072_8, void %_ifconv, i17 0, void"   --->   Operation 435 'phi' 'cics_ip_sums_sum_V_9_new_0_i' <Predicate = (tmp_i & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node or_ln514_6)   --->   "%cics_ip_sums_sum_V_10_flag_0_i = phi i1 %icmp_ln1072_5, void %_ifconv, i1 0, void"   --->   Operation 436 'phi' 'cics_ip_sums_sum_V_10_flag_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node select_ln514_9)   --->   "%cics_ip_sums_sum_V_10_new_0_i = phi i17 %select_ln1072_9, void %_ifconv, i17 0, void"   --->   Operation 437 'phi' 'cics_ip_sums_sum_V_10_new_0_i' <Predicate = (tmp_i & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node select_ln514_10)   --->   "%cics_ip_sums_sum_V_11_new_0_i = phi i17 %select_ln1072_10, void %_ifconv, i17 0, void"   --->   Operation 438 'phi' 'cics_ip_sums_sum_V_11_new_0_i' <Predicate = (tmp_i & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node or_ln514_7)   --->   "%cics_ip_sums_sum_V_12_flag_0_i = phi i1 %icmp_ln1072_6, void %_ifconv, i1 0, void"   --->   Operation 439 'phi' 'cics_ip_sums_sum_V_12_flag_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node select_ln514_11)   --->   "%cics_ip_sums_sum_V_12_new_0_i = phi i17 %select_ln1072_11, void %_ifconv, i17 0, void"   --->   Operation 440 'phi' 'cics_ip_sums_sum_V_12_new_0_i' <Predicate = (tmp_i & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node select_ln514_12)   --->   "%cics_ip_sums_sum_V_13_new_0_i = phi i17 %select_ln1072_12, void %_ifconv, i17 0, void"   --->   Operation 441 'phi' 'cics_ip_sums_sum_V_13_new_0_i' <Predicate = (tmp_i & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node or_ln514_8)   --->   "%cics_ip_sums_sum_V_14_flag_0_i = phi i1 %tmp_45, void %_ifconv, i1 0, void"   --->   Operation 442 'phi' 'cics_ip_sums_sum_V_14_flag_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node select_ln514_13)   --->   "%cics_ip_sums_sum_V_14_new_0_i = phi i17 %select_ln1072_13, void %_ifconv, i17 0, void"   --->   Operation 443 'phi' 'cics_ip_sums_sum_V_14_new_0_i' <Predicate = (tmp_i & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node select_ln514_14)   --->   "%cics_ip_sums_sum_V_15_new_0_i = phi i17 %select_ln1072_14, void %_ifconv, i17 0, void"   --->   Operation 444 'phi' 'cics_ip_sums_sum_V_15_new_0_i' <Predicate = (tmp_i & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node or_ln514_9)   --->   "%cics_ip_sums_sum_V_16_flag_0_i = phi i1 %icmp_ln1072_7, void %_ifconv, i1 0, void"   --->   Operation 445 'phi' 'cics_ip_sums_sum_V_16_flag_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node select_ln514_15)   --->   "%cics_ip_sums_sum_V_16_new_0_i = phi i17 %select_ln1072_15, void %_ifconv, i17 0, void"   --->   Operation 446 'phi' 'cics_ip_sums_sum_V_16_new_0_i' <Predicate = (tmp_i & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node select_ln514_16)   --->   "%cics_ip_sums_sum_V_17_new_0_i = phi i17 %select_ln1072_16, void %_ifconv, i17 0, void"   --->   Operation 447 'phi' 'cics_ip_sums_sum_V_17_new_0_i' <Predicate = (tmp_i & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node or_ln514_10)   --->   "%cics_ip_sums_sum_V_18_flag_0_i = phi i1 %icmp_ln1072_8, void %_ifconv, i1 0, void"   --->   Operation 448 'phi' 'cics_ip_sums_sum_V_18_flag_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node select_ln514_17)   --->   "%cics_ip_sums_sum_V_18_new_0_i = phi i17 %select_ln1072_17, void %_ifconv, i17 0, void"   --->   Operation 449 'phi' 'cics_ip_sums_sum_V_18_new_0_i' <Predicate = (tmp_i & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node select_ln514_18)   --->   "%cics_ip_sums_sum_V_19_new_0_i = phi i17 %select_ln1072_18, void %_ifconv, i17 0, void"   --->   Operation 450 'phi' 'cics_ip_sums_sum_V_19_new_0_i' <Predicate = (tmp_i & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node or_ln514_11)   --->   "%cics_ip_sums_sum_V_20_flag_0_i = phi i1 %icmp_ln1072_9, void %_ifconv, i1 0, void"   --->   Operation 451 'phi' 'cics_ip_sums_sum_V_20_flag_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node select_ln514_19)   --->   "%cics_ip_sums_sum_V_20_new_0_i = phi i17 %select_ln1072_19, void %_ifconv, i17 0, void"   --->   Operation 452 'phi' 'cics_ip_sums_sum_V_20_new_0_i' <Predicate = (tmp_i & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node select_ln514_20)   --->   "%cics_ip_sums_sum_V_21_new_0_i = phi i17 %select_ln1072_20, void %_ifconv, i17 0, void"   --->   Operation 453 'phi' 'cics_ip_sums_sum_V_21_new_0_i' <Predicate = (tmp_i & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node or_ln514_12)   --->   "%cics_ip_sums_sum_V_22_flag_0_i = phi i1 %icmp_ln1072_10, void %_ifconv, i1 0, void"   --->   Operation 454 'phi' 'cics_ip_sums_sum_V_22_flag_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node select_ln514_21)   --->   "%cics_ip_sums_sum_V_22_new_0_i = phi i17 %select_ln1072_21, void %_ifconv, i17 0, void"   --->   Operation 455 'phi' 'cics_ip_sums_sum_V_22_new_0_i' <Predicate = (tmp_i & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node select_ln514_22)   --->   "%cics_ip_sums_sum_V_23_new_0_i = phi i17 %select_ln1072_22, void %_ifconv, i17 0, void"   --->   Operation 456 'phi' 'cics_ip_sums_sum_V_23_new_0_i' <Predicate = (tmp_i & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node or_ln514_13)   --->   "%cics_ip_sums_sum_V_24_flag_0_i = phi i1 %icmp_ln1072_11, void %_ifconv, i1 0, void"   --->   Operation 457 'phi' 'cics_ip_sums_sum_V_24_flag_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node select_ln514_23)   --->   "%cics_ip_sums_sum_V_24_new_0_i = phi i17 %select_ln1072_23, void %_ifconv, i17 0, void"   --->   Operation 458 'phi' 'cics_ip_sums_sum_V_24_new_0_i' <Predicate = (tmp_i & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node select_ln514_24)   --->   "%cics_ip_sums_sum_V_25_new_0_i = phi i17 %select_ln1072_24, void %_ifconv, i17 0, void"   --->   Operation 459 'phi' 'cics_ip_sums_sum_V_25_new_0_i' <Predicate = (tmp_i & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node or_ln514_14)   --->   "%cics_ip_sums_sum_V_26_flag_0_i = phi i1 %icmp_ln1072_12, void %_ifconv, i1 0, void"   --->   Operation 460 'phi' 'cics_ip_sums_sum_V_26_flag_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node select_ln514_25)   --->   "%cics_ip_sums_sum_V_26_new_0_i = phi i17 %select_ln1072_25, void %_ifconv, i17 0, void"   --->   Operation 461 'phi' 'cics_ip_sums_sum_V_26_new_0_i' <Predicate = (tmp_i & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node select_ln514_26)   --->   "%cics_ip_sums_sum_V_27_new_0_i = phi i17 %select_ln1072_26, void %_ifconv, i17 0, void"   --->   Operation 462 'phi' 'cics_ip_sums_sum_V_27_new_0_i' <Predicate = (tmp_i & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node or_ln514_15)   --->   "%cics_ip_sums_sum_V_28_flag_0_i = phi i1 %icmp_ln1072_13, void %_ifconv, i1 0, void"   --->   Operation 463 'phi' 'cics_ip_sums_sum_V_28_flag_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node select_ln514_27)   --->   "%cics_ip_sums_sum_V_28_new_0_i = phi i17 %select_ln1072_27, void %_ifconv, i17 0, void"   --->   Operation 464 'phi' 'cics_ip_sums_sum_V_28_new_0_i' <Predicate = (tmp_i & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node select_ln514_28)   --->   "%cics_ip_sums_sum_V_29_new_0_i = phi i17 %select_ln1072_28, void %_ifconv, i17 0, void"   --->   Operation 465 'phi' 'cics_ip_sums_sum_V_29_new_0_i' <Predicate = (tmp_i & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 466 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln514 = or i1 %tmp_last_V, i1 %cics_firstWord_flag_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 466 'or' 'or_ln514' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 467 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln514_1 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_0_flag_1_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 467 'or' 'or_ln514_1' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 468 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln514 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_0_new_1_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 468 'select' 'select_ln514' <Predicate = (tmp_i)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 469 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln514_1 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_1_new_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 469 'select' 'select_ln514_1' <Predicate = (tmp_i)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 470 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln514_2 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_2_flag_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 470 'or' 'or_ln514_2' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 471 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln514_2 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_2_new_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 471 'select' 'select_ln514_2' <Predicate = (tmp_i)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 472 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln514_3 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_3_new_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 472 'select' 'select_ln514_3' <Predicate = (tmp_i)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 473 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln514_3 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_4_flag_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 473 'or' 'or_ln514_3' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 474 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln514_4 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_4_new_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 474 'select' 'select_ln514_4' <Predicate = (tmp_i)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 475 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln514_4 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_6_flag_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 475 'or' 'or_ln514_4' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 476 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln514_5 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_6_new_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 476 'select' 'select_ln514_5' <Predicate = (tmp_i)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 477 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln514_6 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_7_new_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 477 'select' 'select_ln514_6' <Predicate = (tmp_i)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 478 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln514_5 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_8_flag_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 478 'or' 'or_ln514_5' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 479 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln514_7 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_8_new_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 479 'select' 'select_ln514_7' <Predicate = (tmp_i)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 480 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln514_8 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_9_new_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 480 'select' 'select_ln514_8' <Predicate = (tmp_i)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 481 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln514_6 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_10_flag_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 481 'or' 'or_ln514_6' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 482 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln514_9 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_10_new_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 482 'select' 'select_ln514_9' <Predicate = (tmp_i)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 483 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln514_10 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_11_new_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 483 'select' 'select_ln514_10' <Predicate = (tmp_i)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 484 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln514_7 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_12_flag_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 484 'or' 'or_ln514_7' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 485 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln514_11 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_12_new_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 485 'select' 'select_ln514_11' <Predicate = (tmp_i)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 486 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln514_12 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_13_new_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 486 'select' 'select_ln514_12' <Predicate = (tmp_i)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 487 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln514_8 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_14_flag_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 487 'or' 'or_ln514_8' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 488 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln514_13 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_14_new_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 488 'select' 'select_ln514_13' <Predicate = (tmp_i)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 489 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln514_14 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_15_new_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 489 'select' 'select_ln514_14' <Predicate = (tmp_i)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 490 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln514_9 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_16_flag_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 490 'or' 'or_ln514_9' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 491 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln514_15 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_16_new_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 491 'select' 'select_ln514_15' <Predicate = (tmp_i)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 492 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln514_16 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_17_new_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 492 'select' 'select_ln514_16' <Predicate = (tmp_i)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 493 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln514_10 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_18_flag_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 493 'or' 'or_ln514_10' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 494 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln514_17 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_18_new_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 494 'select' 'select_ln514_17' <Predicate = (tmp_i)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 495 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln514_18 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_19_new_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 495 'select' 'select_ln514_18' <Predicate = (tmp_i)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 496 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln514_11 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_20_flag_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 496 'or' 'or_ln514_11' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 497 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln514_19 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_20_new_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 497 'select' 'select_ln514_19' <Predicate = (tmp_i)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 498 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln514_20 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_21_new_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 498 'select' 'select_ln514_20' <Predicate = (tmp_i)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 499 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln514_12 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_22_flag_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 499 'or' 'or_ln514_12' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 500 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln514_21 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_22_new_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 500 'select' 'select_ln514_21' <Predicate = (tmp_i)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 501 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln514_22 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_23_new_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 501 'select' 'select_ln514_22' <Predicate = (tmp_i)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 502 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln514_13 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_24_flag_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 502 'or' 'or_ln514_13' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 503 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln514_23 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_24_new_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 503 'select' 'select_ln514_23' <Predicate = (tmp_i)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 504 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln514_24 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_25_new_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 504 'select' 'select_ln514_24' <Predicate = (tmp_i)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 505 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln514_14 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_26_flag_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 505 'or' 'or_ln514_14' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 506 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln514_25 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_26_new_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 506 'select' 'select_ln514_25' <Predicate = (tmp_i)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 507 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln514_26 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_27_new_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 507 'select' 'select_ln514_26' <Predicate = (tmp_i)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 508 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln514_15 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_28_flag_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 508 'or' 'or_ln514_15' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 509 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln514_27 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_28_new_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 509 'select' 'select_ln514_27' <Predicate = (tmp_i)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 510 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln514_28 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_29_new_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 510 'select' 'select_ln514_28' <Predicate = (tmp_i)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 511 [1/1] (0.00ns)   --->   "%br_ln514 = br i1 %or_ln514_15, void %._crit_edge4.new183.i, void %mergeST184.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 511 'br' 'br_ln514' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 512 [1/1] (0.00ns)   --->   "%store_ln519 = store i17 %select_ln514_28, i17 %cics_ip_sums_sum_V_29" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:519]   --->   Operation 512 'store' 'store_ln519' <Predicate = (tmp_i & or_ln514_15)> <Delay = 0.00>
ST_2 : Operation 513 [1/1] (0.00ns)   --->   "%store_ln519 = store i17 %select_ln514_27, i17 %cics_ip_sums_sum_V_28" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:519]   --->   Operation 513 'store' 'store_ln519' <Predicate = (tmp_i & or_ln514_15)> <Delay = 0.00>
ST_2 : Operation 514 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge4.new183.i"   --->   Operation 514 'br' 'br_ln0' <Predicate = (tmp_i & or_ln514_15)> <Delay = 0.00>
ST_2 : Operation 515 [1/1] (0.00ns)   --->   "%br_ln514 = br i1 %or_ln514_14, void %._crit_edge4.new179.i, void %mergeST180.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 515 'br' 'br_ln514' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 516 [1/1] (0.00ns)   --->   "%store_ln519 = store i17 %select_ln514_26, i17 %cics_ip_sums_sum_V_27" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:519]   --->   Operation 516 'store' 'store_ln519' <Predicate = (tmp_i & or_ln514_14)> <Delay = 0.00>
ST_2 : Operation 517 [1/1] (0.00ns)   --->   "%store_ln519 = store i17 %select_ln514_25, i17 %cics_ip_sums_sum_V_26" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:519]   --->   Operation 517 'store' 'store_ln519' <Predicate = (tmp_i & or_ln514_14)> <Delay = 0.00>
ST_2 : Operation 518 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge4.new179.i"   --->   Operation 518 'br' 'br_ln0' <Predicate = (tmp_i & or_ln514_14)> <Delay = 0.00>
ST_2 : Operation 519 [1/1] (0.00ns)   --->   "%br_ln514 = br i1 %or_ln514_13, void %._crit_edge4.new175.i, void %mergeST176.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 519 'br' 'br_ln514' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 520 [1/1] (0.00ns)   --->   "%store_ln519 = store i17 %select_ln514_24, i17 %cics_ip_sums_sum_V_25" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:519]   --->   Operation 520 'store' 'store_ln519' <Predicate = (tmp_i & or_ln514_13)> <Delay = 0.00>
ST_2 : Operation 521 [1/1] (0.00ns)   --->   "%store_ln519 = store i17 %select_ln514_23, i17 %cics_ip_sums_sum_V_24" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:519]   --->   Operation 521 'store' 'store_ln519' <Predicate = (tmp_i & or_ln514_13)> <Delay = 0.00>
ST_2 : Operation 522 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge4.new175.i"   --->   Operation 522 'br' 'br_ln0' <Predicate = (tmp_i & or_ln514_13)> <Delay = 0.00>
ST_2 : Operation 523 [1/1] (0.00ns)   --->   "%br_ln514 = br i1 %or_ln514_12, void %._crit_edge4.new171.i, void %mergeST172.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 523 'br' 'br_ln514' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 524 [1/1] (0.00ns)   --->   "%store_ln519 = store i17 %select_ln514_22, i17 %cics_ip_sums_sum_V_23" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:519]   --->   Operation 524 'store' 'store_ln519' <Predicate = (tmp_i & or_ln514_12)> <Delay = 0.00>
ST_2 : Operation 525 [1/1] (0.00ns)   --->   "%store_ln519 = store i17 %select_ln514_21, i17 %cics_ip_sums_sum_V_22" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:519]   --->   Operation 525 'store' 'store_ln519' <Predicate = (tmp_i & or_ln514_12)> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge4.new171.i"   --->   Operation 526 'br' 'br_ln0' <Predicate = (tmp_i & or_ln514_12)> <Delay = 0.00>
ST_2 : Operation 527 [1/1] (0.00ns)   --->   "%br_ln514 = br i1 %or_ln514_11, void %._crit_edge4.new167.i, void %mergeST168.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 527 'br' 'br_ln514' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 528 [1/1] (0.00ns)   --->   "%store_ln519 = store i17 %select_ln514_20, i17 %cics_ip_sums_sum_V_21" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:519]   --->   Operation 528 'store' 'store_ln519' <Predicate = (tmp_i & or_ln514_11)> <Delay = 0.00>
ST_2 : Operation 529 [1/1] (0.00ns)   --->   "%store_ln519 = store i17 %select_ln514_19, i17 %cics_ip_sums_sum_V_20" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:519]   --->   Operation 529 'store' 'store_ln519' <Predicate = (tmp_i & or_ln514_11)> <Delay = 0.00>
ST_2 : Operation 530 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge4.new167.i"   --->   Operation 530 'br' 'br_ln0' <Predicate = (tmp_i & or_ln514_11)> <Delay = 0.00>
ST_2 : Operation 531 [1/1] (0.00ns)   --->   "%br_ln514 = br i1 %or_ln514_10, void %._crit_edge4.new163.i, void %mergeST164.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 531 'br' 'br_ln514' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 532 [1/1] (0.00ns)   --->   "%store_ln519 = store i17 %select_ln514_18, i17 %cics_ip_sums_sum_V_19" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:519]   --->   Operation 532 'store' 'store_ln519' <Predicate = (tmp_i & or_ln514_10)> <Delay = 0.00>
ST_2 : Operation 533 [1/1] (0.00ns)   --->   "%store_ln519 = store i17 %select_ln514_17, i17 %cics_ip_sums_sum_V_18" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:519]   --->   Operation 533 'store' 'store_ln519' <Predicate = (tmp_i & or_ln514_10)> <Delay = 0.00>
ST_2 : Operation 534 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge4.new163.i"   --->   Operation 534 'br' 'br_ln0' <Predicate = (tmp_i & or_ln514_10)> <Delay = 0.00>
ST_2 : Operation 535 [1/1] (0.00ns)   --->   "%br_ln514 = br i1 %or_ln514_9, void %._crit_edge4.new159.i, void %mergeST160.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 535 'br' 'br_ln514' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 536 [1/1] (0.00ns)   --->   "%store_ln519 = store i17 %select_ln514_16, i17 %cics_ip_sums_sum_V_17" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:519]   --->   Operation 536 'store' 'store_ln519' <Predicate = (tmp_i & or_ln514_9)> <Delay = 0.00>
ST_2 : Operation 537 [1/1] (0.00ns)   --->   "%store_ln519 = store i17 %select_ln514_15, i17 %cics_ip_sums_sum_V_16" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:519]   --->   Operation 537 'store' 'store_ln519' <Predicate = (tmp_i & or_ln514_9)> <Delay = 0.00>
ST_2 : Operation 538 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge4.new159.i"   --->   Operation 538 'br' 'br_ln0' <Predicate = (tmp_i & or_ln514_9)> <Delay = 0.00>
ST_2 : Operation 539 [1/1] (0.00ns)   --->   "%br_ln514 = br i1 %or_ln514_8, void %._crit_edge4.new155.i, void %mergeST156.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 539 'br' 'br_ln514' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 540 [1/1] (0.00ns)   --->   "%store_ln519 = store i17 %select_ln514_14, i17 %cics_ip_sums_sum_V_15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:519]   --->   Operation 540 'store' 'store_ln519' <Predicate = (tmp_i & or_ln514_8)> <Delay = 0.00>
ST_2 : Operation 541 [1/1] (0.00ns)   --->   "%store_ln519 = store i17 %select_ln514_13, i17 %cics_ip_sums_sum_V_14" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:519]   --->   Operation 541 'store' 'store_ln519' <Predicate = (tmp_i & or_ln514_8)> <Delay = 0.00>
ST_2 : Operation 542 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge4.new155.i"   --->   Operation 542 'br' 'br_ln0' <Predicate = (tmp_i & or_ln514_8)> <Delay = 0.00>
ST_2 : Operation 543 [1/1] (0.00ns)   --->   "%br_ln514 = br i1 %or_ln514_7, void %._crit_edge4.new151.i, void %mergeST152.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 543 'br' 'br_ln514' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 544 [1/1] (0.00ns)   --->   "%store_ln519 = store i17 %select_ln514_12, i17 %cics_ip_sums_sum_V_13" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:519]   --->   Operation 544 'store' 'store_ln519' <Predicate = (tmp_i & or_ln514_7)> <Delay = 0.00>
ST_2 : Operation 545 [1/1] (0.00ns)   --->   "%store_ln519 = store i17 %select_ln514_11, i17 %cics_ip_sums_sum_V_12" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:519]   --->   Operation 545 'store' 'store_ln519' <Predicate = (tmp_i & or_ln514_7)> <Delay = 0.00>
ST_2 : Operation 546 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge4.new151.i"   --->   Operation 546 'br' 'br_ln0' <Predicate = (tmp_i & or_ln514_7)> <Delay = 0.00>
ST_2 : Operation 547 [1/1] (0.00ns)   --->   "%br_ln514 = br i1 %or_ln514_6, void %._crit_edge4.new147.i, void %mergeST148.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 547 'br' 'br_ln514' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 548 [1/1] (0.00ns)   --->   "%store_ln519 = store i17 %select_ln514_10, i17 %cics_ip_sums_sum_V_11" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:519]   --->   Operation 548 'store' 'store_ln519' <Predicate = (tmp_i & or_ln514_6)> <Delay = 0.00>
ST_2 : Operation 549 [1/1] (0.00ns)   --->   "%store_ln519 = store i17 %select_ln514_9, i17 %cics_ip_sums_sum_V_10" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:519]   --->   Operation 549 'store' 'store_ln519' <Predicate = (tmp_i & or_ln514_6)> <Delay = 0.00>
ST_2 : Operation 550 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge4.new147.i"   --->   Operation 550 'br' 'br_ln0' <Predicate = (tmp_i & or_ln514_6)> <Delay = 0.00>
ST_2 : Operation 551 [1/1] (0.00ns)   --->   "%br_ln514 = br i1 %or_ln514_5, void %._crit_edge4.new143.i, void %mergeST144.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 551 'br' 'br_ln514' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 552 [1/1] (0.00ns)   --->   "%store_ln519 = store i17 %select_ln514_8, i17 %cics_ip_sums_sum_V_9" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:519]   --->   Operation 552 'store' 'store_ln519' <Predicate = (tmp_i & or_ln514_5)> <Delay = 0.00>
ST_2 : Operation 553 [1/1] (0.00ns)   --->   "%store_ln519 = store i17 %select_ln514_7, i17 %cics_ip_sums_sum_V_8" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:519]   --->   Operation 553 'store' 'store_ln519' <Predicate = (tmp_i & or_ln514_5)> <Delay = 0.00>
ST_2 : Operation 554 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge4.new143.i"   --->   Operation 554 'br' 'br_ln0' <Predicate = (tmp_i & or_ln514_5)> <Delay = 0.00>
ST_2 : Operation 555 [1/1] (0.00ns)   --->   "%br_ln514 = br i1 %or_ln514_4, void %._crit_edge4.new139.i, void %mergeST140.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 555 'br' 'br_ln514' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 556 [1/1] (0.00ns)   --->   "%store_ln519 = store i17 %select_ln514_6, i17 %cics_ip_sums_sum_V_7" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:519]   --->   Operation 556 'store' 'store_ln519' <Predicate = (tmp_i & or_ln514_4)> <Delay = 0.00>
ST_2 : Operation 557 [1/1] (0.00ns)   --->   "%store_ln519 = store i17 %select_ln514_5, i17 %cics_ip_sums_sum_V_6" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:519]   --->   Operation 557 'store' 'store_ln519' <Predicate = (tmp_i & or_ln514_4)> <Delay = 0.00>
ST_2 : Operation 558 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge4.new139.i"   --->   Operation 558 'br' 'br_ln0' <Predicate = (tmp_i & or_ln514_4)> <Delay = 0.00>
ST_2 : Operation 559 [1/1] (0.00ns)   --->   "%br_ln514 = br i1 %or_ln514_3, void %._crit_edge4.new137.i, void %mergeST136.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 559 'br' 'br_ln514' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 560 [1/1] (0.00ns)   --->   "%store_ln519 = store i17 %select_ln514_4, i17 %cics_ip_sums_sum_V_4" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:519]   --->   Operation 560 'store' 'store_ln519' <Predicate = (tmp_i & or_ln514_3)> <Delay = 0.00>
ST_2 : Operation 561 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge4.new137.i"   --->   Operation 561 'br' 'br_ln0' <Predicate = (tmp_i & or_ln514_3)> <Delay = 0.00>
ST_2 : Operation 562 [1/1] (0.00ns)   --->   "%br_ln514 = br i1 %or_ln514_2, void %._crit_edge4.new133.i, void %mergeST134.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 562 'br' 'br_ln514' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 563 [1/1] (0.00ns)   --->   "%store_ln519 = store i17 %select_ln514_3, i17 %cics_ip_sums_sum_V_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:519]   --->   Operation 563 'store' 'store_ln519' <Predicate = (tmp_i & or_ln514_2)> <Delay = 0.00>
ST_2 : Operation 564 [1/1] (0.00ns)   --->   "%store_ln519 = store i17 %select_ln514_2, i17 %cics_ip_sums_sum_V_2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:519]   --->   Operation 564 'store' 'store_ln519' <Predicate = (tmp_i & or_ln514_2)> <Delay = 0.00>
ST_2 : Operation 565 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge4.new133.i"   --->   Operation 565 'br' 'br_ln0' <Predicate = (tmp_i & or_ln514_2)> <Delay = 0.00>
ST_2 : Operation 566 [1/1] (0.00ns)   --->   "%br_ln514 = br i1 %or_ln514_1, void %._crit_edge4.new129.i, void %mergeST130.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 566 'br' 'br_ln514' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 567 [1/1] (0.00ns)   --->   "%store_ln519 = store i17 %select_ln514_1, i17 %cics_ip_sums_sum_V_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:519]   --->   Operation 567 'store' 'store_ln519' <Predicate = (tmp_i & or_ln514_1)> <Delay = 0.00>
ST_2 : Operation 568 [1/1] (0.00ns)   --->   "%store_ln506 = store i17 %select_ln514, i17 %cics_ip_sums_sum_V_0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:506]   --->   Operation 568 'store' 'store_ln506' <Predicate = (tmp_i & or_ln514_1)> <Delay = 0.00>
ST_2 : Operation 569 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge4.new129.i"   --->   Operation 569 'br' 'br_ln0' <Predicate = (tmp_i & or_ln514_1)> <Delay = 0.00>
ST_2 : Operation 570 [1/1] (0.00ns)   --->   "%br_ln514 = br i1 %or_ln514, void %._crit_edge4.new.i, void %mergeST.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514]   --->   Operation 570 'br' 'br_ln514' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 571 [1/1] (0.00ns)   --->   "%store_ln521 = store i1 %tmp_last_V, i1 %cics_firstWord" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:521]   --->   Operation 571 'store' 'store_ln521' <Predicate = (tmp_i & or_ln514)> <Delay = 0.00>
ST_2 : Operation 572 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge4.new.i"   --->   Operation 572 'br' 'br_ln0' <Predicate = (tmp_i & or_ln514)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.16>
ST_3 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_22_i = bitconcatenate i1009 @_ssdm_op_BitConcatenate.i1009.i64.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i47.i17.i15.i17.i15.i17.i15.i17.i15.i17, i64 0, i17 %select_ln1072_28, i15 0, i17 %select_ln1072_27, i15 0, i17 %select_ln1072_26, i15 0, i17 %select_ln1072_25, i15 0, i17 %select_ln1072_24, i15 0, i17 %select_ln1072_23, i15 0, i17 %select_ln1072_22, i15 0, i17 %select_ln1072_21, i15 0, i17 %select_ln1072_20, i15 0, i17 %select_ln1072_19, i15 0, i17 %select_ln1072_18, i15 0, i17 %select_ln1072_17, i15 0, i17 %select_ln1072_16, i15 0, i17 %select_ln1072_15, i15 0, i17 %select_ln1072_14, i15 0, i17 %select_ln1072_13, i15 0, i17 %select_ln1072_12, i15 0, i17 %select_ln1072_11, i15 0, i17 %select_ln1072_10, i15 0, i17 %select_ln1072_9, i15 0, i17 %select_ln1072_8, i15 0, i17 %select_ln1072_7, i15 0, i17 %select_ln1072_6, i15 0, i17 %select_ln1072_5, i47 0, i17 %select_ln1072_4, i15 0, i17 %select_ln1072_3, i15 0, i17 %select_ln1072_2, i15 0, i17 %select_ln1072_1, i15 0, i17 %select_ln1072" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 573 'bitconcatenate' 'tmp_22_i' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_3 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i1009 %tmp_22_i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 574 'zext' 'zext_ln173' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 0.00>
ST_3 : Operation 575 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %subSumFifo, i1024 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 575 'write' 'write_ln173' <Predicate = (tmp_i & cics_firstWord_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_3 : Operation 576 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 576 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 1.17ns
The critical path consists of the following:
	fifo read operation ('dataStreamBuffer0_read', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'dataStreamBuffer0' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [50]  (1.17 ns)

 <State 2>: 2.39ns
The critical path consists of the following:
	'load' operation ('cics_ip_sums_sum_V_29_load') on static variable 'cics_ip_sums_sum_V_29' [82]  (0 ns)
	'add' operation ('add_ln885_58') [444]  (0.791 ns)
	'add' operation ('add_ln229_107') [447]  (0 ns)
	'add' operation ('add_ln229_78') [448]  (0.675 ns)
	'select' operation ('select_ln1072_28') [450]  (0.268 ns)
	multiplexor before 'phi' operation ('cics_ip_sums_sum_V_29_new_0_i') with incoming values : ('select_ln1072_28') [500]  (0.387 ns)
	'phi' operation ('cics_ip_sums_sum_V_29_new_0_i') with incoming values : ('select_ln1072_28') [500]  (0 ns)
	'select' operation ('select_ln514_28', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514) [545]  (0.268 ns)
	'store' operation ('store_ln519', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:519) of variable 'select_ln514_28', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514 on static variable 'cics_ip_sums_sum_V_29' [548]  (0 ns)

 <State 3>: 1.17ns
The critical path consists of the following:
	fifo write operation ('write_ln173', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'subSumFifo' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [453]  (1.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
