#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:30:22 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Thu Feb 25 20:08:32 2016
# Process ID: 3876
# Log file: C:/Zynq_Book/SOC/vivado.log
# Journal file: C:/Zynq_Book/SOC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:\Zynq_Book\SOC\SOC.xpr}
Scanning sources...
Finished scanning sources
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot top_behav --prj C:/Zynq_Book/SOC/SOC.sim/sim_1/behav/top.prj   xil_defaultlib.top"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/cao2/Documents/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot top_behav --prj C:/Zynq_Book/SOC/SOC.sim/sim_1/behav/top.prj xil_defaultlib.top 
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/cao2/Documents/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/writefunction.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/imports/Documents/STD_FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/imports/Documents/nondeterminism.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/L1Cache.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd" into library xil_defaultlib
ERROR: [VRFC 10-47] bus_res1_1 is already declared in this region [C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd:91]
ERROR: [VRFC 10-47] brs1_ack1 is already declared in this region [C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd:92]
ERROR: [VRFC 10-47] mem_ack1 is already declared in this region [C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd:96]
ERROR: [VRFC 10-460] cannot read from 'out' object full_crq1 ; use 'buffer' or 'inout' [C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd:280]
ERROR: [VRFC 10-460] cannot read from 'out' object full_crq2 ; use 'buffer' or 'inout' [C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd:294]
ERROR: [VRFC 10-91] r5 is not declared [C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd:307]
ERROR: [VRFC 10-91] bus_res1_ack2 is not declared [C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd:315]
ERROR: [VRFC 10-91] r5 is not declared [C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd:340]
ERROR: [VRFC 10-91] bus_res1 is not declared [C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd:360]
ERROR: [VRFC 10-91] bus_res1 is not declared [C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd:363]
ERROR: [VRFC 10-91] bus_res1 is not declared [C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd:368]
ERROR: [VRFC 10-91] bus_res1 is not declared [C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd:372]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd:73]
INFO: [VRFC 10-240] VHDL file C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd ignored due to errors
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/Zynq_Book/SOC/SOC.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot top_behav --prj C:/Zynq_Book/SOC/SOC.sim/sim_1/behav/top.prj   xil_defaultlib.top"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/cao2/Documents/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot top_behav --prj C:/Zynq_Book/SOC/SOC.sim/sim_1/behav/top.prj xil_defaultlib.top 
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/cao2/Documents/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/writefunction.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/imports/Documents/STD_FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/imports/Documents/nondeterminism.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/L1Cache.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/imports/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/top.vhd" into library xil_defaultlib
Starting static elaboration
ERROR: [VRFC 10-665] expression has 52 elements ; formal datain expects 51 [C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd:120]
ERROR: [VRFC 10-665] expression has 52 elements ; formal dataout expects 51 [C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd:123]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit top in library work failed.
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/Zynq_Book/SOC/SOC.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot top_behav --prj C:/Zynq_Book/SOC/SOC.sim/sim_1/behav/top.prj   xil_defaultlib.top"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/cao2/Documents/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot top_behav --prj C:/Zynq_Book/SOC/SOC.sim/sim_1/behav/top.prj xil_defaultlib.top 
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/cao2/Documents/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/writefunction.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/imports/Documents/STD_FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/imports/Documents/nondeterminism.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/L1Cache.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/imports/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/top.vhd" into library xil_defaultlib
Starting static elaboration
WARNING: [VRFC 10-975] left bound value <51> of slice is out of range [50:0] of array <out5> [C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd:330]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-4102] Signal rom_array on file C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/L1Cache.vhd at line 75 size 41984 is bigger than 8000 that is initialized by default value.
INFO: [XSIM 43-4102] Signal rom_array on file C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/L1Cache.vhd at line 75 size 41984 is bigger than 8000 that is initialized by default value.
INFO: [XSIM 43-4102] Signal rom_array on file C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/Memory.vhd at line 49 size 2097152 is bigger than 8000 that is initialized by default value.
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package ieee.math_real
Compiling package xil_defaultlib.nondeterminism
Compiling package xil_defaultlib.writefunction
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.STD_FIFO [std_fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.L1Cache [l1cache_default]
Compiling architecture behavioral of entity xil_defaultlib.STD_FIFO [\STD_FIFO(52,256)\]
Compiling architecture behavioral of entity xil_defaultlib.AXI [axi_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.top
Built simulation snapshot top_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {top_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
WARNING: Simulation object /top/trace_file was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 844.762 ; gain = 7.270
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 100ps
launch_xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 844.762 ; gain = 7.270
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot top_behav --prj C:/Zynq_Book/SOC/SOC.sim/sim_1/behav/top.prj   xil_defaultlib.top"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/cao2/Documents/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot top_behav --prj C:/Zynq_Book/SOC/SOC.sim/sim_1/behav/top.prj xil_defaultlib.top 
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/cao2/Documents/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/writefunction.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/imports/Documents/STD_FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/imports/Documents/nondeterminism.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/L1Cache.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/imports/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/top.vhd" into library xil_defaultlib
Starting static elaboration
WARNING: [VRFC 10-975] left bound value <51> of slice is out of range [50:0] of array <out5> [C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd:312]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-4102] Signal rom_array on file C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/L1Cache.vhd at line 75 size 41984 is bigger than 8000 that is initialized by default value.
INFO: [XSIM 43-4102] Signal rom_array on file C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/L1Cache.vhd at line 75 size 41984 is bigger than 8000 that is initialized by default value.
INFO: [XSIM 43-4102] Signal rom_array on file C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/Memory.vhd at line 49 size 2097152 is bigger than 8000 that is initialized by default value.
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package ieee.math_real
Compiling package xil_defaultlib.nondeterminism
Compiling package xil_defaultlib.writefunction
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.STD_FIFO [std_fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.L1Cache [l1cache_default]
Compiling architecture behavioral of entity xil_defaultlib.STD_FIFO [\STD_FIFO(52,256)\]
Compiling architecture behavioral of entity xil_defaultlib.AXI [axi_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.top
Built simulation snapshot top_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {top_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
WARNING: Simulation object /top/trace_file was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 866.398 ; gain = 7.125
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 100ps
launch_xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 866.398 ; gain = 7.125
run 50 ns
ERROR: Array sizes do not match, left array has 51 elements, right array has 52 elements
Time: 106 ps  Iteration: 1  Process: /top/interconnect/snp_res2_fifo
  File: C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd

HDL Line: C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd:219
run 50 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 50 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 50 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot top_behav --prj C:/Zynq_Book/SOC/SOC.sim/sim_1/behav/top.prj   xil_defaultlib.top"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/cao2/Documents/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot top_behav --prj C:/Zynq_Book/SOC/SOC.sim/sim_1/behav/top.prj xil_defaultlib.top 
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/cao2/Documents/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/writefunction.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/imports/Documents/STD_FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/imports/Documents/nondeterminism.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/L1Cache.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/imports/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/top.vhd" into library xil_defaultlib
Starting static elaboration
WARNING: [VRFC 10-975] left bound value <51> of slice is out of range [50:0] of array <out5> [C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd:312]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-4102] Signal rom_array on file C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/L1Cache.vhd at line 75 size 41984 is bigger than 8000 that is initialized by default value.
INFO: [XSIM 43-4102] Signal rom_array on file C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/L1Cache.vhd at line 75 size 41984 is bigger than 8000 that is initialized by default value.
INFO: [XSIM 43-4102] Signal rom_array on file C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/Memory.vhd at line 49 size 2097152 is bigger than 8000 that is initialized by default value.
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package ieee.math_real
Compiling package xil_defaultlib.nondeterminism
Compiling package xil_defaultlib.writefunction
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.STD_FIFO [std_fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.L1Cache [l1cache_default]
Compiling architecture behavioral of entity xil_defaultlib.STD_FIFO [\STD_FIFO(52,256)\]
Compiling architecture behavioral of entity xil_defaultlib.AXI [axi_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.top
Built simulation snapshot top_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {top_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
WARNING: Simulation object /top/trace_file was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 891.320 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 100ps
launch_xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 891.320 ; gain = 0.000
run 50 ns
ERROR: Array sizes do not match, left array has 51 elements, right array has 52 elements
Time: 106 ps  Iteration: 1  Process: /top/interconnect/snp_res2_fifo
  File: C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd

HDL Line: C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd:219
run 50 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot top_behav --prj C:/Zynq_Book/SOC/SOC.sim/sim_1/behav/top.prj   xil_defaultlib.top"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/cao2/Documents/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot top_behav --prj C:/Zynq_Book/SOC/SOC.sim/sim_1/behav/top.prj xil_defaultlib.top 
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/cao2/Documents/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/writefunction.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/imports/Documents/STD_FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/imports/Documents/nondeterminism.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/L1Cache.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd" into library xil_defaultlib
ERROR: [VRFC 10-1412] syntax error near , [C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd:82]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd:73]
INFO: [VRFC 10-240] VHDL file C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd ignored due to errors
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/Zynq_Book/SOC/SOC.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot top_behav --prj C:/Zynq_Book/SOC/SOC.sim/sim_1/behav/top.prj   xil_defaultlib.top"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/cao2/Documents/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot top_behav --prj C:/Zynq_Book/SOC/SOC.sim/sim_1/behav/top.prj xil_defaultlib.top 
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/cao2/Documents/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/writefunction.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/imports/Documents/STD_FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/imports/Documents/nondeterminism.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/L1Cache.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/imports/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/top.vhd" into library xil_defaultlib
Starting static elaboration
WARNING: [VRFC 10-664] expression has 52 elements ; expected 51 [C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd:320]
WARNING: [VRFC 10-664] expression has 52 elements ; expected 51 [C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd:322]
WARNING: [VRFC 10-664] expression has 52 elements ; expected 51 [C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd:327]
WARNING: [VRFC 10-664] expression has 52 elements ; expected 51 [C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd:329]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-4102] Signal rom_array on file C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/L1Cache.vhd at line 75 size 41984 is bigger than 8000 that is initialized by default value.
INFO: [XSIM 43-4102] Signal rom_array on file C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/L1Cache.vhd at line 75 size 41984 is bigger than 8000 that is initialized by default value.
INFO: [XSIM 43-4102] Signal rom_array on file C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/Memory.vhd at line 49 size 2097152 is bigger than 8000 that is initialized by default value.
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package ieee.math_real
Compiling package xil_defaultlib.nondeterminism
Compiling package xil_defaultlib.writefunction
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.STD_FIFO [std_fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.L1Cache [l1cache_default]
Compiling architecture behavioral of entity xil_defaultlib.STD_FIFO [\STD_FIFO(52,256)\]
Compiling architecture behavioral of entity xil_defaultlib.AXI [axi_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.top
Built simulation snapshot top_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {top_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
WARNING: Simulation object /top/trace_file was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 891.320 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 100ps
launch_xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 891.320 ; gain = 0.000
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot top_behav --prj C:/Zynq_Book/SOC/SOC.sim/sim_1/behav/top.prj   xil_defaultlib.top"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/cao2/Documents/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot top_behav --prj C:/Zynq_Book/SOC/SOC.sim/sim_1/behav/top.prj xil_defaultlib.top 
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/cao2/Documents/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/writefunction.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/imports/Documents/STD_FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/imports/Documents/nondeterminism.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/L1Cache.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/imports/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/top.vhd" into library xil_defaultlib
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-4102] Signal rom_array on file C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/L1Cache.vhd at line 75 size 41984 is bigger than 8000 that is initialized by default value.
INFO: [XSIM 43-4102] Signal rom_array on file C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/L1Cache.vhd at line 75 size 41984 is bigger than 8000 that is initialized by default value.
INFO: [XSIM 43-4102] Signal rom_array on file C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/Memory.vhd at line 49 size 2097152 is bigger than 8000 that is initialized by default value.
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package ieee.math_real
Compiling package xil_defaultlib.nondeterminism
Compiling package xil_defaultlib.writefunction
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.STD_FIFO [std_fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.L1Cache [l1cache_default]
Compiling architecture behavioral of entity xil_defaultlib.STD_FIFO [\STD_FIFO(52,256)\]
Compiling architecture behavioral of entity xil_defaultlib.AXI [axi_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.top
Built simulation snapshot top_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {top_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
WARNING: Simulation object /top/trace_file was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 891.320 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 100ps
launch_xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 891.320 ; gain = 0.000
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot top_behav --prj C:/Zynq_Book/SOC/SOC.sim/sim_1/behav/top.prj   xil_defaultlib.top"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/cao2/Documents/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot top_behav --prj C:/Zynq_Book/SOC/SOC.sim/sim_1/behav/top.prj xil_defaultlib.top 
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/cao2/Documents/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/writefunction.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/imports/Documents/STD_FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/imports/Documents/nondeterminism.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/L1Cache.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/imports/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/top.vhd" into library xil_defaultlib
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-4102] Signal rom_array on file C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/L1Cache.vhd at line 75 size 41984 is bigger than 8000 that is initialized by default value.
INFO: [XSIM 43-4102] Signal rom_array on file C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/L1Cache.vhd at line 75 size 41984 is bigger than 8000 that is initialized by default value.
INFO: [XSIM 43-4102] Signal rom_array on file C:/Zynq_Book/SOC/SOC.srcs/sources_1/new/Memory.vhd at line 49 size 2097152 is bigger than 8000 that is initialized by default value.
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package ieee.math_real
Compiling package xil_defaultlib.nondeterminism
Compiling package xil_defaultlib.writefunction
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.STD_FIFO [std_fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.L1Cache [l1cache_default]
Compiling architecture behavioral of entity xil_defaultlib.STD_FIFO [\STD_FIFO(52,256)\]
Compiling architecture behavioral of entity xil_defaultlib.AXI [axi_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.top
Built simulation snapshot top_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {top_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
WARNING: Simulation object /top/trace_file was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 891.320 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 100ps
launch_xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 891.320 ; gain = 0.000
run 50 ns
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
