In the ARMv7-M architecture, all exceptions and interrupts, including the external interrupts handled by the <FONT class=clozed>NVIC</FONT>, share <FONT class=clozed>a common prioritization model, controlled by registers in the SCS</FONT>.