"use strict";(self.webpackChunkPCB_Design=self.webpackChunkPCB_Design||[]).push([[1444],{9129:(t,e,o)=>{o.r(e),o.d(e,{assets:()=>a,contentTitle:()=>d,default:()=>l,frontMatter:()=>r,metadata:()=>n,toc:()=>c});const n=JSON.parse('{"id":"design_workflow/layout/setup","title":"Introduction to design workflows","description":"","source":"@site/docs/06_design_workflow/02_layout/02_setup.md","sourceDirName":"06_design_workflow/02_layout","slug":"/design_workflow/layout/setup","permalink":"/PCB-Design-with-KiCad/docs/design_workflow/layout/setup","draft":false,"unlisted":false,"editUrl":"https://github.com/CagriCatik/PCB-Design-with-KiCad/tree/edit/main/webpage/docs/06_design_workflow/02_layout/02_setup.md","tags":[],"version":"current","sidebarPosition":2,"frontMatter":{},"sidebar":"designWorkflowSidebar","previous":{"title":"Introduction to design workflows","permalink":"/PCB-Design-with-KiCad/docs/design_workflow/layout/introduction"}}');var s=o(4848),i=o(8453);const r={},d="Introduction to design workflows",a={},c=[];function u(t){const e={h1:"h1",header:"header",...(0,i.R)(),...t.components};return(0,s.jsx)(e.header,{children:(0,s.jsx)(e.h1,{id:"introduction-to-design-workflows",children:"Introduction to design workflows"})})}function l(t={}){const{wrapper:e}={...(0,i.R)(),...t.components};return e?(0,s.jsx)(e,{...t,children:(0,s.jsx)(u,{...t})}):u(t)}},8453:(t,e,o)=>{o.d(e,{R:()=>r,x:()=>d});var n=o(6540);const s={},i=n.createContext(s);function r(t){const e=n.useContext(i);return n.useMemo((function(){return"function"==typeof t?t(e):{...e,...t}}),[e,t])}function d(t){let e;return e=t.disableParentContext?"function"==typeof t.components?t.components(s):t.components||s:r(t.components),n.createElement(i.Provider,{value:e},t.children)}}}]);