Loading plugins phase: Elapsed time ==> 1s.887ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\maor\Documents\GitHub\WineCoolerTake2\WineCoolerTake2.cydsn\WineCoolerTake2.cyprj -d CY8C5888LTI-LP097 -s C:\Users\maor\Documents\GitHub\WineCoolerTake2\WineCoolerTake2.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 6s.164ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.200ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  WineCoolerTake2.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\maor\Documents\GitHub\WineCoolerTake2\WineCoolerTake2.cydsn\WineCoolerTake2.cyprj -dcpsoc3 WineCoolerTake2.v -verilog
======================================================================

======================================================================
Compiling:  WineCoolerTake2.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\maor\Documents\GitHub\WineCoolerTake2\WineCoolerTake2.cydsn\WineCoolerTake2.cyprj -dcpsoc3 WineCoolerTake2.v -verilog
======================================================================

======================================================================
Compiling:  WineCoolerTake2.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\maor\Documents\GitHub\WineCoolerTake2\WineCoolerTake2.cydsn\WineCoolerTake2.cyprj -dcpsoc3 -verilog WineCoolerTake2.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Dec 24 08:47:33 2015


======================================================================
Compiling:  WineCoolerTake2.v
Program  :   vpp
Options  :    -yv2 -q10 WineCoolerTake2.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Dec 24 08:47:34 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bLED_PWM_v1_10\bLED_PWM_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\xor_v1_0\xor_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'WineCoolerTake2.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bLED_PWM_v1_10\bLED_PWM_v1_10.v (line 129, col 48):  Note: Substituting module 'cmp_vi_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bLED_PWM_v1_10\bLED_PWM_v1_10.v (line 132, col 42):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  WineCoolerTake2.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\maor\Documents\GitHub\WineCoolerTake2\WineCoolerTake2.cydsn\WineCoolerTake2.cyprj -dcpsoc3 -verilog WineCoolerTake2.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Dec 24 08:47:34 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\maor\Documents\GitHub\WineCoolerTake2\WineCoolerTake2.cydsn\codegentemp\WineCoolerTake2.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\maor\Documents\GitHub\WineCoolerTake2\WineCoolerTake2.cydsn\codegentemp\WineCoolerTake2.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bLED_PWM_v1_10\bLED_PWM_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  WineCoolerTake2.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\maor\Documents\GitHub\WineCoolerTake2\WineCoolerTake2.cydsn\WineCoolerTake2.cyprj -dcpsoc3 -verilog WineCoolerTake2.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Dec 24 08:47:36 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\maor\Documents\GitHub\WineCoolerTake2\WineCoolerTake2.cydsn\codegentemp\WineCoolerTake2.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\maor\Documents\GitHub\WineCoolerTake2\WineCoolerTake2.cydsn\codegentemp\WineCoolerTake2.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bLED_PWM_v1_10\bLED_PWM_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\OneWire:Net_901\
	\OneWire:Net_902\
	\OneWire:Net_903\
	\OneWire:Net_904\
	\OneWire:Net_905\
	\OneWire:Net_906\
	\OneWire:Net_907\
	\OneWire:TimerDelay:Net_260\
	\OneWire:Net_910\
	\OneWire:TimerDelay:TimerUDB:ctrl_cmode_0\
	\OneWire:TimerDelay:TimerUDB:ctrl_ic_1\
	\OneWire:TimerDelay:TimerUDB:ctrl_ic_0\
	\OneWire:Net_913\
	\OneWire:TimerDelay:TimerUDB:zeros_3\
	\OneWire:TimerDelay:TimerUDB:zeros_2\
	\OneWire:TimerDelay:Net_102\
	\OneWire:TimerDelay:Net_266\
	\OneWire:Net_820_7\
	\OneWire:ControlReg_SEL:control_out_7\
	\OneWire:Net_820_6\
	\OneWire:ControlReg_SEL:control_out_6\
	\OneWire:Net_820_5\
	\OneWire:ControlReg_SEL:control_out_5\
	\OneWire:Net_820_4\
	\OneWire:ControlReg_SEL:control_out_4\
	\OneWire:Net_820_3\
	\OneWire:ControlReg_SEL:control_out_3\
	\OneWire:Net_820_2\
	\OneWire:ControlReg_SEL:control_out_2\
	\OneWire:Net_820_1\
	\OneWire:ControlReg_SEL:control_out_1\
	\OneWire:Net_925\
	\OneWire:Net_926\
	\OneWire:Net_927\
	\OneWire:Net_928\
	\OneWire:Net_929\
	\OneWire:Net_930\
	\OneWire:Net_931\
	\OneWire:Net_986\
	\UART_1:BUART:HalfDuplexSend\
	\UART_1:BUART:FinalAddrMode_2\
	\UART_1:BUART:FinalAddrMode_1\
	\UART_1:BUART:FinalAddrMode_0\
	\UART_1:BUART:reset_sr\
	Net_45
	\LED_Driver:bLED_PWM:MODULE_1:g2:a0:gta_0\
	\LED_Driver:bLED_PWM:MODULE_2:b_31\
	\LED_Driver:bLED_PWM:MODULE_2:b_30\
	\LED_Driver:bLED_PWM:MODULE_2:b_29\
	\LED_Driver:bLED_PWM:MODULE_2:b_28\
	\LED_Driver:bLED_PWM:MODULE_2:b_27\
	\LED_Driver:bLED_PWM:MODULE_2:b_26\
	\LED_Driver:bLED_PWM:MODULE_2:b_25\
	\LED_Driver:bLED_PWM:MODULE_2:b_24\
	\LED_Driver:bLED_PWM:MODULE_2:b_23\
	\LED_Driver:bLED_PWM:MODULE_2:b_22\
	\LED_Driver:bLED_PWM:MODULE_2:b_21\
	\LED_Driver:bLED_PWM:MODULE_2:b_20\
	\LED_Driver:bLED_PWM:MODULE_2:b_19\
	\LED_Driver:bLED_PWM:MODULE_2:b_18\
	\LED_Driver:bLED_PWM:MODULE_2:b_17\
	\LED_Driver:bLED_PWM:MODULE_2:b_16\
	\LED_Driver:bLED_PWM:MODULE_2:b_15\
	\LED_Driver:bLED_PWM:MODULE_2:b_14\
	\LED_Driver:bLED_PWM:MODULE_2:b_13\
	\LED_Driver:bLED_PWM:MODULE_2:b_12\
	\LED_Driver:bLED_PWM:MODULE_2:b_11\
	\LED_Driver:bLED_PWM:MODULE_2:b_10\
	\LED_Driver:bLED_PWM:MODULE_2:b_9\
	\LED_Driver:bLED_PWM:MODULE_2:b_8\
	\LED_Driver:bLED_PWM:MODULE_2:b_7\
	\LED_Driver:bLED_PWM:MODULE_2:b_6\
	\LED_Driver:bLED_PWM:MODULE_2:b_5\
	\LED_Driver:bLED_PWM:MODULE_2:b_4\
	\LED_Driver:bLED_PWM:MODULE_2:b_3\
	\LED_Driver:bLED_PWM:MODULE_2:b_2\
	\LED_Driver:bLED_PWM:MODULE_2:b_1\
	\LED_Driver:bLED_PWM:MODULE_2:b_0\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_31\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_30\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_29\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_28\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_27\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_26\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_25\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_24\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:b_31\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:b_30\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:b_29\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:b_28\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:b_27\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:b_26\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:b_25\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:b_24\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:b_23\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:b_22\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:b_21\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:b_20\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:b_19\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:b_18\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:b_17\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:b_16\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:b_15\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:b_14\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:b_13\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:b_12\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:b_11\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:b_10\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:b_9\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:b_8\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:b_7\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:b_6\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:b_5\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:b_4\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:b_3\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:b_2\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:b_1\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:b_0\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:s_31\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:s_30\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:s_29\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:s_28\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:s_27\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:s_26\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:s_25\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:s_24\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:s_23\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:s_22\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:s_21\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:s_20\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:s_19\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:s_18\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:s_17\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:s_16\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:s_15\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:s_14\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:s_13\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:s_12\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:s_11\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:s_10\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:s_9\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:s_8\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:s_7\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:s_6\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:s_5\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:s_4\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:s_3\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:s_2\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	\LED_Driver:Net_79\
	\LED_Driver:Net_78\
	\LED_Driver:common_7\
	\LED_Driver:Com_Driver:control_out_7\
	\LED_Driver:common_6\
	\LED_Driver:Com_Driver:control_out_6\
	\LED_Driver:common_5\
	\LED_Driver:Com_Driver:control_out_5\
	\LED_Driver:common_4\
	\LED_Driver:Com_Driver:control_out_4\
	\LED_Driver:Net_127\
	\LED_Driver:Net_124\
	\LED_Driver:seg_23\
	\LED_Driver:seg_22\
	\LED_Driver:seg_21\
	\LED_Driver:seg_20\
	\LED_Driver:seg_19\
	\LED_Driver:seg_18\
	\LED_Driver:seg_17\
	\LED_Driver:seg_16\
	\LED_Driver:seg_15\
	\LED_Driver:seg_14\
	\LED_Driver:seg_13\
	\LED_Driver:seg_12\
	\LED_Driver:seg_11\
	\LED_Driver:seg_10\
	\LED_Driver:seg_9\
	\LED_Driver:seg_8\
	\LED_Driver:com_7\
	\LED_Driver:com_6\
	\LED_Driver:com_5\
	\LED_Driver:com_4\

    Synthesized names
	\LED_Driver:bLED_PWM:add_vi_vv_MODGEN_2_31\
	\LED_Driver:bLED_PWM:add_vi_vv_MODGEN_2_30\
	\LED_Driver:bLED_PWM:add_vi_vv_MODGEN_2_29\
	\LED_Driver:bLED_PWM:add_vi_vv_MODGEN_2_28\
	\LED_Driver:bLED_PWM:add_vi_vv_MODGEN_2_27\
	\LED_Driver:bLED_PWM:add_vi_vv_MODGEN_2_26\
	\LED_Driver:bLED_PWM:add_vi_vv_MODGEN_2_25\
	\LED_Driver:bLED_PWM:add_vi_vv_MODGEN_2_24\
	\LED_Driver:bLED_PWM:add_vi_vv_MODGEN_2_23\
	\LED_Driver:bLED_PWM:add_vi_vv_MODGEN_2_22\
	\LED_Driver:bLED_PWM:add_vi_vv_MODGEN_2_21\
	\LED_Driver:bLED_PWM:add_vi_vv_MODGEN_2_20\
	\LED_Driver:bLED_PWM:add_vi_vv_MODGEN_2_19\
	\LED_Driver:bLED_PWM:add_vi_vv_MODGEN_2_18\
	\LED_Driver:bLED_PWM:add_vi_vv_MODGEN_2_17\
	\LED_Driver:bLED_PWM:add_vi_vv_MODGEN_2_16\
	\LED_Driver:bLED_PWM:add_vi_vv_MODGEN_2_15\
	\LED_Driver:bLED_PWM:add_vi_vv_MODGEN_2_14\
	\LED_Driver:bLED_PWM:add_vi_vv_MODGEN_2_13\
	\LED_Driver:bLED_PWM:add_vi_vv_MODGEN_2_12\
	\LED_Driver:bLED_PWM:add_vi_vv_MODGEN_2_11\
	\LED_Driver:bLED_PWM:add_vi_vv_MODGEN_2_10\
	\LED_Driver:bLED_PWM:add_vi_vv_MODGEN_2_9\
	\LED_Driver:bLED_PWM:add_vi_vv_MODGEN_2_8\
	\LED_Driver:bLED_PWM:add_vi_vv_MODGEN_2_7\
	\LED_Driver:bLED_PWM:add_vi_vv_MODGEN_2_6\
	\LED_Driver:bLED_PWM:add_vi_vv_MODGEN_2_5\
	\LED_Driver:bLED_PWM:add_vi_vv_MODGEN_2_4\
	\LED_Driver:bLED_PWM:add_vi_vv_MODGEN_2_3\
	\LED_Driver:bLED_PWM:add_vi_vv_MODGEN_2_2\

Deleted 187 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \OneWire:ControlReg_DRV:rst\ to \OneWire:ControlReg_DRV:clk\
Aliasing zero to \OneWire:ControlReg_DRV:clk\
Aliasing \OneWire:Net_280\ to \OneWire:ControlReg_DRV:clk\
Aliasing \OneWire:TimerDelay:TimerUDB:ctrl_cmode_1\ to \OneWire:ControlReg_DRV:clk\
Aliasing \OneWire:TimerDelay:TimerUDB:ctrl_tmode_1\ to \OneWire:ControlReg_DRV:clk\
Aliasing \OneWire:TimerDelay:TimerUDB:ctrl_tmode_0\ to one
Aliasing \OneWire:TimerDelay:TimerUDB:status_6\ to \OneWire:ControlReg_DRV:clk\
Aliasing \OneWire:TimerDelay:TimerUDB:status_5\ to \OneWire:ControlReg_DRV:clk\
Aliasing \OneWire:TimerDelay:TimerUDB:status_4\ to \OneWire:ControlReg_DRV:clk\
Aliasing \OneWire:TimerDelay:TimerUDB:status_0\ to \OneWire:TimerDelay:TimerUDB:tc_i\
Aliasing \OneWire:ControlReg_SEL:clk\ to \OneWire:ControlReg_DRV:clk\
Aliasing \OneWire:ControlReg_SEL:rst\ to \OneWire:ControlReg_DRV:clk\
Aliasing \OneWire:Trigger:rst\ to \OneWire:ControlReg_DRV:clk\
Aliasing \OneWire:Net_987\ to one
Aliasing \OneWire:Net_988\ to one
Aliasing \OneWire:Net_989\ to one
Aliasing \OneWire:Net_1072\ to one
Aliasing \OneWire:Net_1073\ to one
Aliasing \OneWire:Net_1074\ to one
Aliasing \OneWire:Net_1075\ to one
Aliasing tmpOE__Pin_0_net_0 to one
Aliasing tmpOE__Com_net_3 to one
Aliasing tmpOE__Com_net_2 to one
Aliasing tmpOE__Com_net_1 to one
Aliasing tmpOE__Com_net_0 to one
Aliasing tmpOE__PinLED_net_0 to one
Aliasing Net_2190 to \OneWire:ControlReg_DRV:clk\
Aliasing \UART_1:BUART:tx_hd_send_break\ to \OneWire:ControlReg_DRV:clk\
Aliasing \UART_1:BUART:FinalParityType_1\ to \OneWire:ControlReg_DRV:clk\
Aliasing \UART_1:BUART:FinalParityType_0\ to \OneWire:ControlReg_DRV:clk\
Aliasing \UART_1:BUART:tx_ctrl_mark\ to \OneWire:ControlReg_DRV:clk\
Aliasing \UART_1:BUART:tx_status_6\ to \OneWire:ControlReg_DRV:clk\
Aliasing \UART_1:BUART:tx_status_5\ to \OneWire:ControlReg_DRV:clk\
Aliasing \UART_1:BUART:tx_status_4\ to \OneWire:ControlReg_DRV:clk\
Aliasing tmpOE__Tx_06_net_0 to one
Aliasing tmpOE__PinVdd_net_0 to one
Aliasing tmpOE__Seg_net_7 to one
Aliasing tmpOE__Seg_net_6 to one
Aliasing tmpOE__Seg_net_5 to one
Aliasing tmpOE__Seg_net_4 to one
Aliasing tmpOE__Seg_net_3 to one
Aliasing tmpOE__Seg_net_2 to one
Aliasing tmpOE__Seg_net_1 to one
Aliasing tmpOE__Seg_net_0 to one
Aliasing \LED_Driver:bLED_PWM:PwmDP:cs_addr_2\ to \OneWire:ControlReg_DRV:clk\
Aliasing \LED_Driver:bLED_PWM:MODULE_1:bb_1\ to one
Aliasing \LED_Driver:bLED_PWM:MODULE_1:bb_0\ to \OneWire:ControlReg_DRV:clk\
Aliasing \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_23\ to \OneWire:ControlReg_DRV:clk\
Aliasing \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_22\ to \OneWire:ControlReg_DRV:clk\
Aliasing \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_21\ to \OneWire:ControlReg_DRV:clk\
Aliasing \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_20\ to \OneWire:ControlReg_DRV:clk\
Aliasing \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_19\ to \OneWire:ControlReg_DRV:clk\
Aliasing \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_18\ to \OneWire:ControlReg_DRV:clk\
Aliasing \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_17\ to \OneWire:ControlReg_DRV:clk\
Aliasing \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_16\ to \OneWire:ControlReg_DRV:clk\
Aliasing \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_15\ to \OneWire:ControlReg_DRV:clk\
Aliasing \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_14\ to \OneWire:ControlReg_DRV:clk\
Aliasing \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_13\ to \OneWire:ControlReg_DRV:clk\
Aliasing \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_12\ to \OneWire:ControlReg_DRV:clk\
Aliasing \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_11\ to \OneWire:ControlReg_DRV:clk\
Aliasing \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_10\ to \OneWire:ControlReg_DRV:clk\
Aliasing \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_9\ to \OneWire:ControlReg_DRV:clk\
Aliasing \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_8\ to \OneWire:ControlReg_DRV:clk\
Aliasing \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_7\ to \OneWire:ControlReg_DRV:clk\
Aliasing \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_6\ to \OneWire:ControlReg_DRV:clk\
Aliasing \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_5\ to \OneWire:ControlReg_DRV:clk\
Aliasing \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_4\ to \OneWire:ControlReg_DRV:clk\
Aliasing \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_3\ to \OneWire:ControlReg_DRV:clk\
Aliasing \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_2\ to \OneWire:ControlReg_DRV:clk\
Aliasing \LED_Driver:bLED_PWM:MODIN2_1\ to \LED_Driver:bLED_PWM:MODIN1_1\
Aliasing \LED_Driver:bLED_PWM:MODIN2_0\ to \LED_Driver:bLED_PWM:MODIN1_0\
Aliasing \LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \LED_Driver:Seg_Driver_L:clk\ to \OneWire:ControlReg_DRV:clk\
Aliasing \LED_Driver:Seg_Driver_L:rst\ to \OneWire:ControlReg_DRV:clk\
Aliasing \LED_Driver:Com_Driver:clk\ to \OneWire:ControlReg_DRV:clk\
Aliasing \LED_Driver:Com_Driver:rst\ to \OneWire:ControlReg_DRV:clk\
Aliasing tmpOE__PinGnd_net_0 to one
Aliasing tmpOE__SsrOut_net_0 to one
Aliasing \OneWire:TimerDelay:TimerUDB:capture_last\\D\ to \OneWire:ControlReg_DRV:clk\
Aliasing \OneWire:TimerDelay:TimerUDB:capture_out_reg_i\\D\ to \OneWire:TimerDelay:TimerUDB:capt_fifo_load_int\
Aliasing Net_41D to \OneWire:ControlReg_DRV:clk\
Aliasing \LED_Driver:bLED_PWM:cnt_state_1\\D\ to \LED_Driver:tc\\D\
Removing Lhs of wire \OneWire:ControlReg_DRV:rst\[1] = \OneWire:ControlReg_DRV:clk\[0]
Removing Rhs of wire \OneWire:Net_1111\[2] = \OneWire:ControlReg_DRV:control_out_0\[3]
Removing Rhs of wire \OneWire:Net_1111\[2] = \OneWire:ControlReg_DRV:control_0\[26]
Removing Rhs of wire \OneWire:tmpOE__bufoe_1_net_0\[28] = \OneWire:Net_820_0\[31]
Removing Rhs of wire \OneWire:tmpOE__bufoe_1_net_0\[28] = \OneWire:ControlReg_SEL:control_out_0\[213]
Removing Rhs of wire \OneWire:tmpOE__bufoe_1_net_0\[28] = \OneWire:ControlReg_SEL:control_0\[222]
Removing Lhs of wire \OneWire:StatusReg_BUS:status_7\[32] = \OneWire:Net_959_7\[33]
Removing Lhs of wire \OneWire:Net_959_7\[33] = one[58]
Removing Lhs of wire \OneWire:StatusReg_BUS:status_6\[34] = \OneWire:Net_959_6\[35]
Removing Lhs of wire \OneWire:Net_959_6\[35] = one[58]
Removing Lhs of wire \OneWire:StatusReg_BUS:status_5\[36] = \OneWire:Net_959_5\[37]
Removing Lhs of wire \OneWire:Net_959_5\[37] = one[58]
Removing Lhs of wire \OneWire:StatusReg_BUS:status_4\[38] = \OneWire:Net_959_4\[39]
Removing Lhs of wire \OneWire:Net_959_4\[39] = one[58]
Removing Lhs of wire \OneWire:StatusReg_BUS:status_3\[40] = \OneWire:Net_959_3\[41]
Removing Lhs of wire \OneWire:Net_959_3\[41] = one[58]
Removing Lhs of wire \OneWire:StatusReg_BUS:status_2\[42] = \OneWire:Net_959_2\[43]
Removing Lhs of wire \OneWire:Net_959_2\[43] = one[58]
Removing Lhs of wire \OneWire:StatusReg_BUS:status_1\[44] = \OneWire:Net_959_1\[45]
Removing Lhs of wire \OneWire:Net_959_1\[45] = one[58]
Removing Lhs of wire \OneWire:StatusReg_BUS:status_0\[46] = \OneWire:Net_959_0\[47]
Removing Lhs of wire \OneWire:Net_959_0\[47] = \OneWire:Net_807\[30]
Removing Rhs of wire zero[49] = \OneWire:ControlReg_DRV:clk\[0]
Removing Lhs of wire \OneWire:Net_280\[50] = zero[49]
Removing Rhs of wire LED[54] = \OneWire:TimerDelay:Net_53\[55]
Removing Rhs of wire LED[54] = \OneWire:TimerDelay:TimerUDB:tc_reg_i\[89]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:ctrl_enable\[71] = \OneWire:TimerDelay:TimerUDB:control_7\[63]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:ctrl_ten\[72] = \OneWire:TimerDelay:TimerUDB:control_4\[66]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:ctrl_cmode_1\[73] = zero[49]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:ctrl_tmode_1\[75] = zero[49]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:ctrl_tmode_0\[76] = one[58]
Removing Rhs of wire \OneWire:TimerDelay:TimerUDB:timer_enable\[82] = \OneWire:TimerDelay:TimerUDB:runmode_enable\[94]
Removing Rhs of wire \OneWire:TimerDelay:TimerUDB:run_mode\[83] = \OneWire:TimerDelay:TimerUDB:hwEnable_reg\[84]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:tc_i\[88] = \OneWire:TimerDelay:TimerUDB:status_tc\[85]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:hwEnable\[90] = \OneWire:TimerDelay:TimerUDB:control_7\[63]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:capt_fifo_load_int\[93] = \OneWire:TimerDelay:TimerUDB:capt_fifo_load\[81]
Removing Rhs of wire \OneWire:Net_527\[97] = \OneWire:Trigger:control_out_0\[226]
Removing Rhs of wire \OneWire:Net_527\[97] = \OneWire:Trigger:control_0\[249]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:status_6\[102] = zero[49]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:status_5\[103] = zero[49]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:status_4\[104] = zero[49]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:status_0\[105] = \OneWire:TimerDelay:TimerUDB:status_tc\[85]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:status_1\[106] = \OneWire:TimerDelay:TimerUDB:capt_fifo_load\[81]
Removing Rhs of wire \OneWire:TimerDelay:TimerUDB:status_2\[107] = \OneWire:TimerDelay:TimerUDB:fifo_full\[108]
Removing Rhs of wire \OneWire:TimerDelay:TimerUDB:status_3\[109] = \OneWire:TimerDelay:TimerUDB:fifo_nempty\[110]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:cs_addr_2\[112] = LED[54]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:cs_addr_1\[113] = \OneWire:TimerDelay:TimerUDB:trig_reg\[101]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:cs_addr_0\[114] = \OneWire:TimerDelay:TimerUDB:per_zero\[87]
Removing Lhs of wire \OneWire:ControlReg_SEL:clk\[197] = zero[49]
Removing Lhs of wire \OneWire:ControlReg_SEL:rst\[198] = zero[49]
Removing Lhs of wire \OneWire:Trigger:clk\[224] = \OneWire:Net_522\[57]
Removing Lhs of wire \OneWire:Trigger:rst\[225] = zero[49]
Removing Lhs of wire \OneWire:Net_987\[251] = one[58]
Removing Lhs of wire \OneWire:Net_988\[252] = one[58]
Removing Lhs of wire \OneWire:Net_989\[253] = one[58]
Removing Lhs of wire \OneWire:Net_1072\[255] = one[58]
Removing Lhs of wire \OneWire:Net_1073\[256] = one[58]
Removing Lhs of wire \OneWire:Net_1074\[257] = one[58]
Removing Lhs of wire \OneWire:Net_1075\[258] = one[58]
Removing Lhs of wire tmpOE__Pin_0_net_0[260] = one[58]
Removing Lhs of wire tmpOE__Com_net_3[269] = one[58]
Removing Lhs of wire tmpOE__Com_net_2[270] = one[58]
Removing Lhs of wire tmpOE__Com_net_1[271] = one[58]
Removing Lhs of wire tmpOE__Com_net_0[272] = one[58]
Removing Rhs of wire Net_2204_3[273] = \LED_Driver:common_3\[768]
Removing Rhs of wire Net_2204_3[273] = \LED_Driver:Com_Driver:control_out_3\[769]
Removing Rhs of wire Net_2204_3[273] = \LED_Driver:Com_Driver:control_3\[781]
Removing Rhs of wire Net_2204_2[274] = \LED_Driver:common_2\[770]
Removing Rhs of wire Net_2204_2[274] = \LED_Driver:Com_Driver:control_out_2\[771]
Removing Rhs of wire Net_2204_2[274] = \LED_Driver:Com_Driver:control_2\[782]
Removing Rhs of wire Net_2204_1[275] = \LED_Driver:common_1\[772]
Removing Rhs of wire Net_2204_1[275] = \LED_Driver:Com_Driver:control_out_1\[773]
Removing Rhs of wire Net_2204_1[275] = \LED_Driver:Com_Driver:control_1\[783]
Removing Rhs of wire Net_2204_0[276] = \LED_Driver:common_0\[774]
Removing Rhs of wire Net_2204_0[276] = \LED_Driver:Com_Driver:control_out_0\[775]
Removing Rhs of wire Net_2204_0[276] = \LED_Driver:Com_Driver:control_0\[784]
Removing Lhs of wire tmpOE__PinLED_net_0[288] = one[58]
Removing Rhs of wire Net_44[295] = \UART_1:BUART:tx_interrupt_out\[314]
Removing Lhs of wire \UART_1:Net_61\[296] = Net_42[297]
Removing Lhs of wire Net_2190[301] = zero[49]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[302] = zero[49]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[304] = zero[49]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[305] = zero[49]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[309] = zero[49]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[319] = \UART_1:BUART:tx_bitclk_dp\[355]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[365] = \UART_1:BUART:tx_counter_dp\[356]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[366] = zero[49]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[367] = zero[49]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[368] = zero[49]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[370] = \UART_1:BUART:tx_fifo_empty\[333]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[372] = \UART_1:BUART:tx_fifo_notfull\[332]
Removing Lhs of wire tmpOE__Tx_06_net_0[380] = one[58]
Removing Lhs of wire tmpOE__PinVdd_net_0[389] = one[58]
Removing Lhs of wire tmpOE__Seg_net_7[418] = one[58]
Removing Lhs of wire tmpOE__Seg_net_6[419] = one[58]
Removing Lhs of wire tmpOE__Seg_net_5[420] = one[58]
Removing Lhs of wire tmpOE__Seg_net_4[421] = one[58]
Removing Lhs of wire tmpOE__Seg_net_3[422] = one[58]
Removing Lhs of wire tmpOE__Seg_net_2[423] = one[58]
Removing Lhs of wire tmpOE__Seg_net_1[424] = one[58]
Removing Lhs of wire tmpOE__Seg_net_0[425] = one[58]
Removing Rhs of wire Net_2203_7[426] = \LED_Driver:segments_7\[733]
Removing Rhs of wire Net_2203_7[426] = \LED_Driver:Seg_Driver_L:control_out_7\[734]
Removing Rhs of wire Net_2203_7[426] = \LED_Driver:Seg_Driver_L:control_7\[750]
Removing Rhs of wire Net_2203_6[427] = \LED_Driver:segments_6\[735]
Removing Rhs of wire Net_2203_6[427] = \LED_Driver:Seg_Driver_L:control_out_6\[736]
Removing Rhs of wire Net_2203_6[427] = \LED_Driver:Seg_Driver_L:control_6\[751]
Removing Rhs of wire Net_2203_5[428] = \LED_Driver:segments_5\[737]
Removing Rhs of wire Net_2203_5[428] = \LED_Driver:Seg_Driver_L:control_out_5\[738]
Removing Rhs of wire Net_2203_5[428] = \LED_Driver:Seg_Driver_L:control_5\[752]
Removing Rhs of wire Net_2203_4[429] = \LED_Driver:segments_4\[739]
Removing Rhs of wire Net_2203_4[429] = \LED_Driver:Seg_Driver_L:control_out_4\[740]
Removing Rhs of wire Net_2203_4[429] = \LED_Driver:Seg_Driver_L:control_4\[753]
Removing Rhs of wire Net_2203_3[430] = \LED_Driver:segments_3\[741]
Removing Rhs of wire Net_2203_3[430] = \LED_Driver:Seg_Driver_L:control_out_3\[742]
Removing Rhs of wire Net_2203_3[430] = \LED_Driver:Seg_Driver_L:control_3\[754]
Removing Rhs of wire Net_2203_2[431] = \LED_Driver:segments_2\[743]
Removing Rhs of wire Net_2203_2[431] = \LED_Driver:Seg_Driver_L:control_out_2\[744]
Removing Rhs of wire Net_2203_2[431] = \LED_Driver:Seg_Driver_L:control_2\[755]
Removing Rhs of wire Net_2203_1[432] = \LED_Driver:segments_1\[745]
Removing Rhs of wire Net_2203_1[432] = \LED_Driver:Seg_Driver_L:control_out_1\[746]
Removing Rhs of wire Net_2203_1[432] = \LED_Driver:Seg_Driver_L:control_1\[756]
Removing Rhs of wire Net_2203_0[433] = \LED_Driver:segments_0\[747]
Removing Rhs of wire Net_2203_0[433] = \LED_Driver:Seg_Driver_L:control_out_0\[748]
Removing Rhs of wire Net_2203_0[433] = \LED_Driver:Seg_Driver_L:control_0\[757]
Removing Lhs of wire \LED_Driver:Net_855\[454] = \LED_Driver:Net_1501\[453]
Removing Lhs of wire \LED_Driver:bLED_PWM:cnt_enable\[466] = \LED_Driver:bLED_PWM:ctrl_0\[465]
Removing Lhs of wire \LED_Driver:bLED_PWM:cmp_vi_vv_MODGEN_1\[473] = \LED_Driver:bLED_PWM:MODULE_1:g2:a0:lta_0\[527]
Removing Lhs of wire \LED_Driver:bLED_PWM:add_vi_vv_MODGEN_2_1\[474] = \LED_Driver:bLED_PWM:MODULE_2:g2:a0:s_1\[687]
Removing Lhs of wire \LED_Driver:bLED_PWM:add_vi_vv_MODGEN_2_0\[476] = \LED_Driver:bLED_PWM:MODULE_2:g2:a0:s_0\[688]
Removing Lhs of wire \LED_Driver:bLED_PWM:PwmDP:cs_addr_2\[480] = zero[49]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODULE_1:aa_1\[511] = \LED_Driver:bLED_PWM:MODIN1_1\[512]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODIN1_1\[512] = \LED_Driver:bLED_PWM:init_cnt_1\[472]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODULE_1:aa_0\[513] = \LED_Driver:bLED_PWM:MODIN1_0\[514]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODIN1_0\[514] = \LED_Driver:bLED_PWM:init_cnt_0\[475]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODULE_1:bb_1\[515] = one[58]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODULE_1:bb_0\[516] = zero[49]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODULE_1:g2:a0:newa_1\[517] = \LED_Driver:bLED_PWM:init_cnt_1\[472]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODULE_1:g2:a0:newa_0\[518] = \LED_Driver:bLED_PWM:init_cnt_0\[475]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODULE_1:g2:a0:newb_1\[519] = one[58]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODULE_1:g2:a0:newb_0\[520] = zero[49]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODULE_1:g2:a0:dataa_1\[521] = \LED_Driver:bLED_PWM:init_cnt_1\[472]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODULE_1:g2:a0:dataa_0\[522] = \LED_Driver:bLED_PWM:init_cnt_0\[475]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODULE_1:g2:a0:datab_1\[523] = one[58]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODULE_1:g2:a0:datab_0\[524] = zero[49]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_23\[569] = zero[49]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_22\[570] = zero[49]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_21\[571] = zero[49]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_20\[572] = zero[49]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_19\[573] = zero[49]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_18\[574] = zero[49]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_17\[575] = zero[49]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_16\[576] = zero[49]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_15\[577] = zero[49]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_14\[578] = zero[49]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_13\[579] = zero[49]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_12\[580] = zero[49]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_11\[581] = zero[49]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_10\[582] = zero[49]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_9\[583] = zero[49]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_8\[584] = zero[49]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_7\[585] = zero[49]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_6\[586] = zero[49]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_5\[587] = zero[49]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_4\[588] = zero[49]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_3\[589] = zero[49]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_2\[590] = zero[49]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_1\[591] = \LED_Driver:bLED_PWM:init_cnt_1\[472]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODIN2_1\[592] = \LED_Driver:bLED_PWM:init_cnt_1\[472]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODULE_2:g2:a0:a_0\[593] = \LED_Driver:bLED_PWM:init_cnt_0\[475]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODIN2_0\[594] = \LED_Driver:bLED_PWM:init_cnt_0\[475]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[726] = one[58]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[727] = one[58]
Removing Lhs of wire \LED_Driver:trigDMA\[728] = \LED_Driver:Net_856\[467]
Removing Lhs of wire \LED_Driver:Seg_Driver_L:clk\[731] = zero[49]
Removing Lhs of wire \LED_Driver:Seg_Driver_L:rst\[732] = zero[49]
Removing Lhs of wire \LED_Driver:Com_Driver:clk\[758] = zero[49]
Removing Lhs of wire \LED_Driver:Com_Driver:rst\[759] = zero[49]
Removing Lhs of wire \LED_Driver:Net_1418\[789] = \LED_Driver:Net_856\[467]
Removing Lhs of wire \LED_Driver:Net_1416\[793] = \LED_Driver:tc\[471]
Removing Lhs of wire tmpOE__PinGnd_net_0[837] = one[58]
Removing Lhs of wire tmpOE__SsrOut_net_0[843] = one[58]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:capture_last\\D\[852] = zero[49]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:hwEnable_reg\\D\[853] = \OneWire:TimerDelay:TimerUDB:control_7\[63]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:tc_reg_i\\D\[854] = \OneWire:TimerDelay:TimerUDB:status_tc\[85]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:capture_out_reg_i\\D\[855] = \OneWire:TimerDelay:TimerUDB:capt_fifo_load\[81]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:trig_last\\D\[858] = \OneWire:Net_527\[97]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[861] = zero[49]
Removing Lhs of wire Net_41D[866] = zero[49]
Removing Lhs of wire \LED_Driver:bLED_PWM:cnt_state_1\\D\[876] = \LED_Driver:tc\\D\[873]

------------------------------------------------------
Aliased 0 equations, 190 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\OneWire:TimerDelay:TimerUDB:fifo_load_polarized\' (cost = 0):
\OneWire:TimerDelay:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\OneWire:TimerDelay:TimerUDB:trigger_polarized\' (cost = 0):
\OneWire:TimerDelay:TimerUDB:trigger_polarized\ <= (\OneWire:TimerDelay:TimerUDB:trig_rise_detected\);

Note:  Expanding virtual equation for '\LED_Driver:bLED_PWM:MODULE_1:g2:a0:lta_1\' (cost = 0):
\LED_Driver:bLED_PWM:MODULE_1:g2:a0:lta_1\ <= (not \LED_Driver:bLED_PWM:init_cnt_1\);

Note:  Expanding virtual equation for '\LED_Driver:bLED_PWM:MODULE_1:g2:a0:gta_1\' (cost = 0):
\LED_Driver:bLED_PWM:MODULE_1:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver:bLED_PWM:MODULE_1:g2:a0:lta_0\' (cost = 0):
\LED_Driver:bLED_PWM:MODULE_1:g2:a0:lta_0\ <= (not \LED_Driver:bLED_PWM:init_cnt_1\);

Note:  Expanding virtual equation for '\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\LED_Driver:bLED_PWM:init_cnt_0\);

Note:  Expanding virtual equation for '\LED_Driver:bLED_PWM:MODULE_2:g2:a0:s_0\' (cost = 0):
\LED_Driver:bLED_PWM:MODULE_2:g2:a0:s_0\ <= (not \LED_Driver:bLED_PWM:init_cnt_0\);

Note:  Expanding virtual equation for '\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\LED_Driver:bLED_PWM:init_cnt_1\ and \LED_Driver:bLED_PWM:init_cnt_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\OneWire:TimerDelay:TimerUDB:trigger_enable\' (cost = 5):
\OneWire:TimerDelay:TimerUDB:trigger_enable\ <= ((\OneWire:TimerDelay:TimerUDB:control_4\ and \OneWire:TimerDelay:TimerUDB:trig_rise_detected\));

Note:  Expanding virtual equation for '\LED_Driver:bLED_PWM:MODULE_2:g2:a0:s_1\' (cost = 2):
\LED_Driver:bLED_PWM:MODULE_2:g2:a0:s_1\ <= ((not \LED_Driver:bLED_PWM:init_cnt_0\ and \LED_Driver:bLED_PWM:init_cnt_1\)
	OR (not \LED_Driver:bLED_PWM:init_cnt_1\ and \LED_Driver:bLED_PWM:init_cnt_0\));

Note:  Expanding virtual equation for '\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\OneWire:TimerDelay:TimerUDB:status_tc\' (cost = 5):
\OneWire:TimerDelay:TimerUDB:status_tc\ <= ((\OneWire:TimerDelay:TimerUDB:control_4\ and \OneWire:TimerDelay:TimerUDB:run_mode\ and \OneWire:TimerDelay:TimerUDB:per_zero\ and \OneWire:TimerDelay:TimerUDB:trig_rise_detected\));

Note:  Expanding virtual equation for '\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 32 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \OneWire:TimerDelay:TimerUDB:capt_fifo_load\ to zero
Aliasing \LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:capt_fifo_load\[81] = zero[49]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[697] = zero[49]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[707] = zero[49]
Removing Lhs of wire \LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[717] = zero[49]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[868] = \UART_1:BUART:tx_ctrl_mark_last\[376]

------------------------------------------------------
Aliased 0 equations, 5 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\maor\Documents\GitHub\WineCoolerTake2\WineCoolerTake2.cydsn\WineCoolerTake2.cyprj -dcpsoc3 WineCoolerTake2.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.404ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.410, Family: PSoC3, Started at: Thursday, 24 December 2015 08:47:37
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\maor\Documents\GitHub\WineCoolerTake2\WineCoolerTake2.cydsn\WineCoolerTake2.cyprj -d CY8C5888LTI-LP097 WineCoolerTake2.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.068ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \LED_Driver:bLED_PWM:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \OneWire:TimerDelay:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \OneWire:TimerDelay:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_41 from registered to combinatorial
Assigning clock LED_Driver_BUS_CLK to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_UART'. Fanout=1, Signal=Net_42
    Digital Clock 1: Automatic-assigning  clock 'LED_Driver_ClkInternal'. Fanout=1, Signal=\LED_Driver:Net_1501\
    Digital Clock 2: Automatic-assigning  clock 'Clock1kHz'. Fanout=1, Signal=Net_69
    Digital Clock 3: Automatic-assigning  clock 'OneWire_clock_delay'. Fanout=3, Signal=\OneWire:Net_522\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \OneWire:TimerDelay:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: OneWire_clock_delay was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: OneWire_clock_delay, EnableOut: Constant 1
    UDB Clk/Enable \OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: OneWire_clock_delay was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: OneWire_clock_delay, EnableOut: Constant 1
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_UART was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_UART, EnableOut: Constant 1
    UDB Clk/Enable \LED_Driver:bLED_PWM:ClkSync\: with output requested to be synchronous
        ClockIn: LED_Driver_ClkInternal was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: LED_Driver_ClkInternal, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: Tx_06(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \LED_Driver:bLED_PWM:cnt_state_1\, Duplicate of \LED_Driver:tc\ 
    MacroCell: Name=\LED_Driver:bLED_PWM:cnt_state_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LED_Driver:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_Driver:bLED_PWM:ctrl_0\ * 
              \LED_Driver:bLED_PWM:load_compare\
        );
        Output = \LED_Driver:bLED_PWM:cnt_state_1\ (fanout=1)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_0(0)
        Attributes:
            Alias: sen0
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_0(0)__PA ,
            oe => \OneWire:tmpOE__bufoe_1_net_0\ ,
            fb => \OneWire:Net_807\ ,
            input => \OneWire:Net_1111\ ,
            annotation => Net_1019 ,
            pad => Pin_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Com(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Com(0)__PA ,
            input => Net_2204_0 ,
            pad => Com(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Com(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Com(1)__PA ,
            input => Net_2204_1 ,
            pad => Com(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Com(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Com(2)__PA ,
            input => Net_2204_2 ,
            pad => Com(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Com(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Com(3)__PA ,
            input => Net_2204_3 ,
            pad => Com(3)_PAD );
        Properties:
        {
        }

    Pin : Name = PinLED(0)
        Attributes:
            Alias: LED
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PinLED(0)__PA ,
            input => LED ,
            annotation => Net_2185 ,
            pad => PinLED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_06(0)
        Attributes:
            Alias: UART_Tx
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_06(0)__PA ,
            input => Net_39 ,
            pad => Tx_06(0)_PAD );

    Pin : Name = PinVdd(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PinVdd(0)__PA ,
            analog_term => Net_2222 ,
            pad => PinVdd(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(0)__PA ,
            input => Net_2203_0 ,
            pad => Seg(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(1)__PA ,
            input => Net_2203_1 ,
            pad => Seg(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(2)__PA ,
            input => Net_2203_2 ,
            pad => Seg(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(3)__PA ,
            input => Net_2203_3 ,
            pad => Seg(3)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(4)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(4)__PA ,
            input => Net_2203_4 ,
            pad => Seg(4)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(5)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(5)__PA ,
            input => Net_2203_5 ,
            pad => Seg(5)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(6)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(6)__PA ,
            input => Net_2203_6 ,
            pad => Seg(6)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(7)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(7)__PA ,
            input => Net_2203_7 ,
            pad => Seg(7)_PAD );
        Properties:
        {
        }

    Pin : Name = PinGnd(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PinGnd(0)__PA ,
            analog_term => Net_2215 ,
            pad => PinGnd(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SsrOut(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SsrOut(0)__PA ,
            pad => SsrOut(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\OneWire:TimerDelay:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              \OneWire:TimerDelay:TimerUDB:run_mode\ * 
              \OneWire:TimerDelay:TimerUDB:per_zero\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
        );
        Output = \OneWire:TimerDelay:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\OneWire:TimerDelay:TimerUDB:trig_reg\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              \OneWire:TimerDelay:TimerUDB:timer_enable\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
        );
        Output = \OneWire:TimerDelay:TimerUDB:trig_reg\ (fanout=2)

    MacroCell: Name=Net_39, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_39 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\LED_Driver:Net_1332\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LED_Driver:tc\ * \LED_Driver:Net_1352\
            + \LED_Driver:tc\ * !\LED_Driver:Net_1352\
        );
        Output = \LED_Driver:Net_1332\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=7)

    MacroCell: Name=\OneWire:TimerDelay:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OneWire:Net_522\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OneWire:TimerDelay:TimerUDB:control_7\
        );
        Output = \OneWire:TimerDelay:TimerUDB:run_mode\ (fanout=4)

    MacroCell: Name=LED, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OneWire:Net_522\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              \OneWire:TimerDelay:TimerUDB:run_mode\ * 
              \OneWire:TimerDelay:TimerUDB:per_zero\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
        );
        Output = LED (fanout=9)

    MacroCell: Name=\OneWire:TimerDelay:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\OneWire:Net_522\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !LED * \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              !\OneWire:TimerDelay:TimerUDB:timer_enable\ * 
              !\OneWire:TimerDelay:TimerUDB:trig_disable\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
            + !LED * \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              !\OneWire:TimerDelay:TimerUDB:run_mode\ * 
              !\OneWire:TimerDelay:TimerUDB:trig_disable\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
            + !LED * \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              !\OneWire:TimerDelay:TimerUDB:per_zero\ * 
              !\OneWire:TimerDelay:TimerUDB:trig_disable\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
        );
        Output = \OneWire:TimerDelay:TimerUDB:timer_enable\ (fanout=3)

    MacroCell: Name=\OneWire:TimerDelay:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\OneWire:Net_522\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !LED * \OneWire:TimerDelay:TimerUDB:control_4\ * 
              \OneWire:TimerDelay:TimerUDB:timer_enable\ * 
              \OneWire:TimerDelay:TimerUDB:run_mode\ * 
              \OneWire:TimerDelay:TimerUDB:per_zero\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
            + !LED * \OneWire:TimerDelay:TimerUDB:trig_disable\
        );
        Output = \OneWire:TimerDelay:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\OneWire:TimerDelay:TimerUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OneWire:Net_522\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OneWire:Net_527\
        );
        Output = \OneWire:TimerDelay:TimerUDB:trig_last\ (fanout=2)

    MacroCell: Name=\OneWire:TimerDelay:TimerUDB:trig_rise_detected\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\OneWire:Net_522\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !LED * \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              !\OneWire:TimerDelay:TimerUDB:trig_last\ * \OneWire:Net_527\
            + !LED * \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
        );
        Output = \OneWire:TimerDelay:TimerUDB:trig_rise_detected\ (fanout=6)

    MacroCell: Name=\OneWire:TimerDelay:TimerUDB:trig_fall_detected\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\OneWire:Net_522\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !LED * \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              \OneWire:TimerDelay:TimerUDB:trig_last\ * !\OneWire:Net_527\
            + !LED * \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              \OneWire:TimerDelay:TimerUDB:trig_fall_detected\
        );
        Output = \OneWire:TimerDelay:TimerUDB:trig_fall_detected\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\LED_Driver:Net_856\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LED_Driver:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LED_Driver:bLED_PWM:ctrl_0\ * 
              !\LED_Driver:bLED_PWM:initialization\ * 
              \LED_Driver:bLED_PWM:load_compare\
            + \LED_Driver:bLED_PWM:ctrl_0\ * 
              !\LED_Driver:bLED_PWM:initialization\ * 
              \LED_Driver:bLED_PWM:drive_pwm\
        );
        Output = \LED_Driver:Net_856\ (fanout=1)

    MacroCell: Name=\LED_Driver:bLED_PWM:initialization\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LED_Driver:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LED_Driver:bLED_PWM:ctrl_0\
            + \LED_Driver:bLED_PWM:initialization\ * 
              \LED_Driver:bLED_PWM:load_compare\ * 
              !\LED_Driver:bLED_PWM:init_cnt_1\
        );
        Output = \LED_Driver:bLED_PWM:initialization\ (fanout=2)

    MacroCell: Name=\LED_Driver:tc\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LED_Driver:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_Driver:bLED_PWM:ctrl_0\ * 
              \LED_Driver:bLED_PWM:load_compare\
        );
        Output = \LED_Driver:tc\ (fanout=3)

    MacroCell: Name=\LED_Driver:bLED_PWM:init_cnt_1\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LED_Driver:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LED_Driver:bLED_PWM:ctrl_0\ * 
              \LED_Driver:bLED_PWM:load_compare\ * 
              \LED_Driver:bLED_PWM:init_cnt_0\
            + \LED_Driver:bLED_PWM:ctrl_0\ * \LED_Driver:bLED_PWM:init_cnt_1\
        );
        Output = \LED_Driver:bLED_PWM:init_cnt_1\ (fanout=3)

    MacroCell: Name=\LED_Driver:bLED_PWM:init_cnt_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LED_Driver:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LED_Driver:bLED_PWM:ctrl_0\ * 
              \LED_Driver:bLED_PWM:init_cnt_0\
            + \LED_Driver:bLED_PWM:ctrl_0\ * 
              \LED_Driver:bLED_PWM:load_compare\ * 
              !\LED_Driver:bLED_PWM:init_cnt_1\
        );
        Output = \LED_Driver:bLED_PWM:init_cnt_0\ (fanout=2)

    MacroCell: Name=\LED_Driver:bLED_PWM:cnt_state_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LED_Driver:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_Driver:bLED_PWM:ctrl_0\ * 
              !\LED_Driver:bLED_PWM:load_compare\
        );
        Output = \LED_Driver:bLED_PWM:cnt_state_0\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => \OneWire:Net_522\ ,
            cs_addr_2 => LED ,
            cs_addr_1 => \OneWire:TimerDelay:TimerUDB:trig_reg\ ,
            cs_addr_0 => \OneWire:TimerDelay:TimerUDB:per_zero\ ,
            chain_out => \OneWire:TimerDelay:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => \OneWire:Net_522\ ,
            cs_addr_2 => LED ,
            cs_addr_1 => \OneWire:TimerDelay:TimerUDB:trig_reg\ ,
            cs_addr_0 => \OneWire:TimerDelay:TimerUDB:per_zero\ ,
            z0_comb => \OneWire:TimerDelay:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \OneWire:TimerDelay:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \OneWire:TimerDelay:TimerUDB:status_2\ ,
            chain_in => \OneWire:TimerDelay:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_42 ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_42 ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\LED_Driver:bLED_PWM:PwmDP:u0\
        PORT MAP (
            clock => \LED_Driver:Net_1501\ ,
            cs_addr_1 => \LED_Driver:tc\ ,
            cs_addr_0 => \LED_Driver:bLED_PWM:cnt_state_0\ ,
            cl1_comb => \LED_Driver:bLED_PWM:drive_pwm\ ,
            z1_comb => \LED_Driver:bLED_PWM:load_compare\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1011110000010000010110000001000001011000100100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000100000000000000001111011100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\OneWire:StatusReg_BUS:sts:sts_reg\
        PORT MAP (
            status_7 => __ONE__ ,
            status_6 => __ONE__ ,
            status_5 => __ONE__ ,
            status_4 => __ONE__ ,
            status_3 => __ONE__ ,
            status_2 => __ONE__ ,
            status_1 => __ONE__ ,
            status_0 => \OneWire:Net_807\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\OneWire:TimerDelay:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => LED ,
            clock => \OneWire:Net_522\ ,
            status_3 => \OneWire:TimerDelay:TimerUDB:status_3\ ,
            status_2 => \OneWire:TimerDelay:TimerUDB:status_2\ ,
            status_0 => \OneWire:TimerDelay:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_42 ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ ,
            interrupt => Net_44 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\OneWire:ControlReg_DRV:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \OneWire:ControlReg_DRV:control_7\ ,
            control_6 => \OneWire:ControlReg_DRV:control_6\ ,
            control_5 => \OneWire:ControlReg_DRV:control_5\ ,
            control_4 => \OneWire:ControlReg_DRV:control_4\ ,
            control_3 => \OneWire:ControlReg_DRV:control_3\ ,
            control_2 => \OneWire:ControlReg_DRV:control_2\ ,
            control_1 => \OneWire:ControlReg_DRV:control_1\ ,
            control_0 => \OneWire:Net_1111\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Enable: True

    controlcell: Name =\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => \OneWire:Net_522\ ,
            control_7 => \OneWire:TimerDelay:TimerUDB:control_7\ ,
            control_6 => \OneWire:TimerDelay:TimerUDB:control_6\ ,
            control_5 => \OneWire:TimerDelay:TimerUDB:control_5\ ,
            control_4 => \OneWire:TimerDelay:TimerUDB:control_4\ ,
            control_3 => \OneWire:TimerDelay:TimerUDB:control_3\ ,
            control_2 => \OneWire:TimerDelay:TimerUDB:control_2\ ,
            control_1 => \OneWire:TimerDelay:TimerUDB:control_1\ ,
            control_0 => \OneWire:TimerDelay:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\OneWire:ControlReg_SEL:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \OneWire:ControlReg_SEL:control_7\ ,
            control_6 => \OneWire:ControlReg_SEL:control_6\ ,
            control_5 => \OneWire:ControlReg_SEL:control_5\ ,
            control_4 => \OneWire:ControlReg_SEL:control_4\ ,
            control_3 => \OneWire:ControlReg_SEL:control_3\ ,
            control_2 => \OneWire:ControlReg_SEL:control_2\ ,
            control_1 => \OneWire:ControlReg_SEL:control_1\ ,
            control_0 => \OneWire:tmpOE__bufoe_1_net_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00001111"
        }
        Clock Enable: True

    controlcell: Name =\OneWire:Trigger:Sync:ctrl_reg\
        PORT MAP (
            clock => \OneWire:Net_522\ ,
            control_7 => \OneWire:Trigger:control_7\ ,
            control_6 => \OneWire:Trigger:control_6\ ,
            control_5 => \OneWire:Trigger:control_5\ ,
            control_4 => \OneWire:Trigger:control_4\ ,
            control_3 => \OneWire:Trigger:control_3\ ,
            control_2 => \OneWire:Trigger:control_2\ ,
            control_1 => \OneWire:Trigger:control_1\ ,
            control_0 => \OneWire:Net_527\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000001"
            cy_ext_reset = 1
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\LED_Driver:bLED_PWM:CtlReg\
        PORT MAP (
            clock => \LED_Driver:Net_1501\ ,
            control_7 => \LED_Driver:bLED_PWM:ctrl_7\ ,
            control_6 => \LED_Driver:bLED_PWM:ctrl_6\ ,
            control_5 => \LED_Driver:bLED_PWM:ctrl_5\ ,
            control_4 => \LED_Driver:bLED_PWM:ctrl_4\ ,
            control_3 => \LED_Driver:bLED_PWM:ctrl_3\ ,
            control_2 => \LED_Driver:bLED_PWM:ctrl_2\ ,
            control_1 => \LED_Driver:bLED_PWM:ctrl_1\ ,
            control_0 => \LED_Driver:bLED_PWM:ctrl_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\LED_Driver:Seg_Driver_L:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_2203_7 ,
            control_6 => Net_2203_6 ,
            control_5 => Net_2203_5 ,
            control_4 => Net_2203_4 ,
            control_3 => Net_2203_3 ,
            control_2 => Net_2203_2 ,
            control_1 => Net_2203_1 ,
            control_0 => Net_2203_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\LED_Driver:Com_Driver:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LED_Driver:Com_Driver:control_7\ ,
            control_6 => \LED_Driver:Com_Driver:control_6\ ,
            control_5 => \LED_Driver:Com_Driver:control_5\ ,
            control_4 => \LED_Driver:Com_Driver:control_4\ ,
            control_3 => Net_2204_3 ,
            control_2 => Net_2204_2 ,
            control_1 => Net_2204_1 ,
            control_0 => Net_2204_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\LED_Driver:DMA_Com\
        PORT MAP (
            dmareq => \LED_Driver:Net_1332\ ,
            termin => zero ,
            termout => \LED_Driver:Net_1405\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\LED_Driver:DMA_Seg\
        PORT MAP (
            dmareq => \LED_Driver:Net_856\ ,
            termin => zero ,
            termout => \LED_Driver:Net_1352\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\LED_Driver:DMA_BC\
        PORT MAP (
            dmareq => \LED_Driver:tc\ ,
            termin => zero ,
            termout => \LED_Driver:Net_123\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\OneWire:isr_DataReady\
        PORT MAP (
            interrupt => LED );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\UART_1:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_44 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =TimerInterrupt
        PORT MAP (
            interrupt => Net_69_local );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   21 :   27 :   48 : 43.75 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    3 :   21 :   24 : 12.50 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   26 :  166 :  192 : 13.54 %
  Unique P-terms              :   45 :  339 :  384 : 11.72 %
  Total P-terms               :   49 :      :      :        
  Datapath Cells              :    5 :   19 :   24 : 20.83 %
  Status Cells                :    3 :   21 :   24 : 12.50 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    2 :      :      :        
  Control Cells               :    7 :   17 :   24 : 29.17 %
    Control Registers         :    7 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.227ms
Tech mapping phase: Elapsed time ==> 0s.455ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(12)][IoId=(0)] : Com(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Com(1) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : Com(2) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Com(3) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : PinGnd(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : PinLED(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : PinVdd(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Pin_0(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : Seg(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : Seg(1) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : Seg(2) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : Seg(3) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Seg(4) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Seg(5) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Seg(6) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : Seg(7) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : SsrOut(0) (fixed)
Vref[6]@[FFB(Vref,6)] : vRef_1
Vref[8]@[FFB(Vref,8)] : vRef_2
Analog Placement Results:
IO_0@[IOP=(12)][IoId=(0)] : Com(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Com(1) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : Com(2) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Com(3) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : PinGnd(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : PinLED(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : PinVdd(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Pin_0(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : Seg(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : Seg(1) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : Seg(2) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : Seg(3) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Seg(4) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Seg(5) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Seg(6) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : Seg(7) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : SsrOut(0) (fixed)
Vref[6]@[FFB(Vref,6)] : vRef_1
Vref[8]@[FFB(Vref,8)] : vRef_2

Analog Placement phase: Elapsed time ==> 0s.123ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Net "Net_2215" overuses wire "dsm0+ Wire"
Net "Net_2222" overuses wire "dsm0+ Wire"
Analog Routing phase: Elapsed time ==> 0s.029ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_2215 {
    common_vssa
    dsm_0_vplus_vssa
    dsm_0_vplus_x_dsm_0_vplus_vssa
    dsm_0_vplus
    agl2_x_dsm_0_vplus
    agl2
    agl2_x_p2_6
    p2_6
  }
  Net: Net_2222 {
    pin_vddd
    agl3_x_pin_vddd
    agl3
    agl3_x_p6_7
    p6_7
    amuxbusl_x_p6_7
    amuxbusl
    amuxbusl_x_p2_4
    p2_4
  }
}
Map of item to net {
  common_vssa                                      -> Net_2215
  dsm_0_vplus_vssa                                 -> Net_2215
  dsm_0_vplus_x_dsm_0_vplus_vssa                   -> Net_2215
  dsm_0_vplus                                      -> Net_2215
  agl2_x_dsm_0_vplus                               -> Net_2215
  agl2                                             -> Net_2215
  agl2_x_p2_6                                      -> Net_2215
  p2_6                                             -> Net_2215
  pin_vddd                                         -> Net_2222
  agl3_x_pin_vddd                                  -> Net_2222
  agl3                                             -> Net_2222
  agl3_x_p6_7                                      -> Net_2222
  p6_7                                             -> Net_2222
  amuxbusl_x_p6_7                                  -> Net_2222
  amuxbusl                                         -> Net_2222
  amuxbusl_x_p2_4                                  -> Net_2222
  p2_4                                             -> Net_2222
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 1s.417ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   16 :   32 :   48 :  33.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.31
                   Pterms :            3.06
               Macrocells :            1.63
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.184ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 451, final cost is 451 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          9 :       6.22 :       2.89
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\OneWire:TimerDelay:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              \OneWire:TimerDelay:TimerUDB:run_mode\ * 
              \OneWire:TimerDelay:TimerUDB:per_zero\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
        );
        Output = \OneWire:TimerDelay:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => \OneWire:Net_522\ ,
        cs_addr_2 => LED ,
        cs_addr_1 => \OneWire:TimerDelay:TimerUDB:trig_reg\ ,
        cs_addr_0 => \OneWire:TimerDelay:TimerUDB:per_zero\ ,
        z0_comb => \OneWire:TimerDelay:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \OneWire:TimerDelay:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \OneWire:TimerDelay:TimerUDB:status_2\ ,
        chain_in => \OneWire:TimerDelay:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\OneWire:TimerDelay:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => LED ,
        clock => \OneWire:Net_522\ ,
        status_3 => \OneWire:TimerDelay:TimerUDB:status_3\ ,
        status_2 => \OneWire:TimerDelay:TimerUDB:status_2\ ,
        status_0 => \OneWire:TimerDelay:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\OneWire:ControlReg_SEL:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \OneWire:ControlReg_SEL:control_7\ ,
        control_6 => \OneWire:ControlReg_SEL:control_6\ ,
        control_5 => \OneWire:ControlReg_SEL:control_5\ ,
        control_4 => \OneWire:ControlReg_SEL:control_4\ ,
        control_3 => \OneWire:ControlReg_SEL:control_3\ ,
        control_2 => \OneWire:ControlReg_SEL:control_2\ ,
        control_1 => \OneWire:ControlReg_SEL:control_1\ ,
        control_0 => \OneWire:tmpOE__bufoe_1_net_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00001111"
    }
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\OneWire:TimerDelay:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\OneWire:Net_522\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !LED * \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              !\OneWire:TimerDelay:TimerUDB:timer_enable\ * 
              !\OneWire:TimerDelay:TimerUDB:trig_disable\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
            + !LED * \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              !\OneWire:TimerDelay:TimerUDB:run_mode\ * 
              !\OneWire:TimerDelay:TimerUDB:trig_disable\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
            + !LED * \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              !\OneWire:TimerDelay:TimerUDB:per_zero\ * 
              !\OneWire:TimerDelay:TimerUDB:trig_disable\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
        );
        Output = \OneWire:TimerDelay:TimerUDB:timer_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\OneWire:TimerDelay:TimerUDB:trig_rise_detected\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\OneWire:Net_522\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !LED * \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              !\OneWire:TimerDelay:TimerUDB:trig_last\ * \OneWire:Net_527\
            + !LED * \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
        );
        Output = \OneWire:TimerDelay:TimerUDB:trig_rise_detected\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\OneWire:TimerDelay:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\OneWire:Net_522\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !LED * \OneWire:TimerDelay:TimerUDB:control_4\ * 
              \OneWire:TimerDelay:TimerUDB:timer_enable\ * 
              \OneWire:TimerDelay:TimerUDB:run_mode\ * 
              \OneWire:TimerDelay:TimerUDB:per_zero\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
            + !LED * \OneWire:TimerDelay:TimerUDB:trig_disable\
        );
        Output = \OneWire:TimerDelay:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\OneWire:TimerDelay:TimerUDB:trig_reg\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              \OneWire:TimerDelay:TimerUDB:timer_enable\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
        );
        Output = \OneWire:TimerDelay:TimerUDB:trig_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=LED, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OneWire:Net_522\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              \OneWire:TimerDelay:TimerUDB:run_mode\ * 
              \OneWire:TimerDelay:TimerUDB:per_zero\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
        );
        Output = LED (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\OneWire:TimerDelay:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OneWire:Net_522\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OneWire:TimerDelay:TimerUDB:control_7\
        );
        Output = \OneWire:TimerDelay:TimerUDB:run_mode\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\OneWire:TimerDelay:TimerUDB:trig_fall_detected\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\OneWire:Net_522\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !LED * \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              \OneWire:TimerDelay:TimerUDB:trig_last\ * !\OneWire:Net_527\
            + !LED * \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              \OneWire:TimerDelay:TimerUDB:trig_fall_detected\
        );
        Output = \OneWire:TimerDelay:TimerUDB:trig_fall_detected\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => \OneWire:Net_522\ ,
        cs_addr_2 => LED ,
        cs_addr_1 => \OneWire:TimerDelay:TimerUDB:trig_reg\ ,
        cs_addr_0 => \OneWire:TimerDelay:TimerUDB:per_zero\ ,
        chain_out => \OneWire:TimerDelay:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\

controlcell: Name =\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => \OneWire:Net_522\ ,
        control_7 => \OneWire:TimerDelay:TimerUDB:control_7\ ,
        control_6 => \OneWire:TimerDelay:TimerUDB:control_6\ ,
        control_5 => \OneWire:TimerDelay:TimerUDB:control_5\ ,
        control_4 => \OneWire:TimerDelay:TimerUDB:control_4\ ,
        control_3 => \OneWire:TimerDelay:TimerUDB:control_3\ ,
        control_2 => \OneWire:TimerDelay:TimerUDB:control_2\ ,
        control_1 => \OneWire:TimerDelay:TimerUDB:control_1\ ,
        control_0 => \OneWire:TimerDelay:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\LED_Driver:bLED_PWM:init_cnt_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LED_Driver:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LED_Driver:bLED_PWM:ctrl_0\ * 
              \LED_Driver:bLED_PWM:init_cnt_0\
            + \LED_Driver:bLED_PWM:ctrl_0\ * 
              \LED_Driver:bLED_PWM:load_compare\ * 
              !\LED_Driver:bLED_PWM:init_cnt_1\
        );
        Output = \LED_Driver:bLED_PWM:init_cnt_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\LED_Driver:bLED_PWM:init_cnt_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LED_Driver:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LED_Driver:bLED_PWM:ctrl_0\ * 
              \LED_Driver:bLED_PWM:load_compare\ * 
              \LED_Driver:bLED_PWM:init_cnt_0\
            + \LED_Driver:bLED_PWM:ctrl_0\ * \LED_Driver:bLED_PWM:init_cnt_1\
        );
        Output = \LED_Driver:bLED_PWM:init_cnt_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\OneWire:StatusReg_BUS:sts:sts_reg\
    PORT MAP (
        status_7 => __ONE__ ,
        status_6 => __ONE__ ,
        status_5 => __ONE__ ,
        status_4 => __ONE__ ,
        status_3 => __ONE__ ,
        status_2 => __ONE__ ,
        status_1 => __ONE__ ,
        status_0 => \OneWire:Net_807\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\OneWire:Trigger:Sync:ctrl_reg\
    PORT MAP (
        clock => \OneWire:Net_522\ ,
        control_7 => \OneWire:Trigger:control_7\ ,
        control_6 => \OneWire:Trigger:control_6\ ,
        control_5 => \OneWire:Trigger:control_5\ ,
        control_4 => \OneWire:Trigger:control_4\ ,
        control_3 => \OneWire:Trigger:control_3\ ,
        control_2 => \OneWire:Trigger:control_2\ ,
        control_1 => \OneWire:Trigger:control_1\ ,
        control_0 => \OneWire:Net_527\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000001"
        cy_ext_reset = 1
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_42 ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_42 ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ ,
        interrupt => Net_44 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\OneWire:ControlReg_DRV:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \OneWire:ControlReg_DRV:control_7\ ,
        control_6 => \OneWire:ControlReg_DRV:control_6\ ,
        control_5 => \OneWire:ControlReg_DRV:control_5\ ,
        control_4 => \OneWire:ControlReg_DRV:control_4\ ,
        control_3 => \OneWire:ControlReg_DRV:control_3\ ,
        control_2 => \OneWire:ControlReg_DRV:control_2\ ,
        control_1 => \OneWire:ControlReg_DRV:control_1\ ,
        control_0 => \OneWire:Net_1111\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000001"
    }
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\OneWire:TimerDelay:TimerUDB:trig_last\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OneWire:Net_522\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OneWire:Net_527\
        );
        Output = \OneWire:TimerDelay:TimerUDB:trig_last\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_42 ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\LED_Driver:Seg_Driver_L:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_2203_7 ,
        control_6 => Net_2203_6 ,
        control_5 => Net_2203_5 ,
        control_4 => Net_2203_4 ,
        control_3 => Net_2203_3 ,
        control_2 => Net_2203_2 ,
        control_1 => Net_2203_1 ,
        control_0 => Net_2203_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\LED_Driver:tc\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LED_Driver:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_Driver:bLED_PWM:ctrl_0\ * 
              \LED_Driver:bLED_PWM:load_compare\
        );
        Output = \LED_Driver:tc\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LED_Driver:Net_856\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LED_Driver:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LED_Driver:bLED_PWM:ctrl_0\ * 
              !\LED_Driver:bLED_PWM:initialization\ * 
              \LED_Driver:bLED_PWM:load_compare\
            + \LED_Driver:bLED_PWM:ctrl_0\ * 
              !\LED_Driver:bLED_PWM:initialization\ * 
              \LED_Driver:bLED_PWM:drive_pwm\
        );
        Output = \LED_Driver:Net_856\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_39, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_39 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\LED_Driver:Net_1332\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LED_Driver:tc\ * \LED_Driver:Net_1352\
            + \LED_Driver:tc\ * !\LED_Driver:Net_1352\
        );
        Output = \LED_Driver:Net_1332\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\LED_Driver:bLED_PWM:initialization\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LED_Driver:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LED_Driver:bLED_PWM:ctrl_0\
            + \LED_Driver:bLED_PWM:initialization\ * 
              \LED_Driver:bLED_PWM:load_compare\ * 
              !\LED_Driver:bLED_PWM:init_cnt_1\
        );
        Output = \LED_Driver:bLED_PWM:initialization\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\LED_Driver:bLED_PWM:PwmDP:u0\
    PORT MAP (
        clock => \LED_Driver:Net_1501\ ,
        cs_addr_1 => \LED_Driver:tc\ ,
        cs_addr_0 => \LED_Driver:bLED_PWM:cnt_state_0\ ,
        cl1_comb => \LED_Driver:bLED_PWM:drive_pwm\ ,
        z1_comb => \LED_Driver:bLED_PWM:load_compare\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1011110000010000010110000001000001011000100100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000100000000000000001111011100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\LED_Driver:bLED_PWM:CtlReg\
    PORT MAP (
        clock => \LED_Driver:Net_1501\ ,
        control_7 => \LED_Driver:bLED_PWM:ctrl_7\ ,
        control_6 => \LED_Driver:bLED_PWM:ctrl_6\ ,
        control_5 => \LED_Driver:bLED_PWM:ctrl_5\ ,
        control_4 => \LED_Driver:bLED_PWM:ctrl_4\ ,
        control_3 => \LED_Driver:bLED_PWM:ctrl_3\ ,
        control_2 => \LED_Driver:bLED_PWM:ctrl_2\ ,
        control_1 => \LED_Driver:bLED_PWM:ctrl_1\ ,
        control_0 => \LED_Driver:bLED_PWM:ctrl_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\LED_Driver:bLED_PWM:cnt_state_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LED_Driver:Net_1501\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_Driver:bLED_PWM:ctrl_0\ * 
              !\LED_Driver:bLED_PWM:load_compare\
        );
        Output = \LED_Driver:bLED_PWM:cnt_state_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

controlcell: Name =\LED_Driver:Com_Driver:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \LED_Driver:Com_Driver:control_7\ ,
        control_6 => \LED_Driver:Com_Driver:control_6\ ,
        control_5 => \LED_Driver:Com_Driver:control_5\ ,
        control_4 => \LED_Driver:Com_Driver:control_4\ ,
        control_3 => Net_2204_3 ,
        control_2 => Net_2204_2 ,
        control_1 => Net_2204_1 ,
        control_0 => Net_2204_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =TimerInterrupt
        PORT MAP (
            interrupt => Net_69_local );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\OneWire:isr_DataReady\
        PORT MAP (
            interrupt => LED );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\UART_1:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_44 );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\LED_Driver:DMA_BC\
        PORT MAP (
            dmareq => \LED_Driver:tc\ ,
            termin => zero ,
            termout => \LED_Driver:Net_123\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\LED_Driver:DMA_Com\
        PORT MAP (
            dmareq => \LED_Driver:Net_1332\ ,
            termin => zero ,
            termout => \LED_Driver:Net_1405\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(2)] 
    drqcell: Name =\LED_Driver:DMA_Seg\
        PORT MAP (
            dmareq => \LED_Driver:Net_856\ ,
            termin => zero ,
            termout => \LED_Driver:Net_1352\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Com(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Com(3)__PA ,
        input => Net_2204_3 ,
        pad => Com(3)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=7]: 
Pin : Name = SsrOut(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SsrOut(0)__PA ,
        pad => SsrOut(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = PinLED(0)
    Attributes:
        Alias: LED
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PinLED(0)__PA ,
        input => LED ,
        annotation => Net_2185 ,
        pad => PinLED(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = PinVdd(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PinVdd(0)__PA ,
        analog_term => Net_2222 ,
        pad => PinVdd(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_0(0)
    Attributes:
        Alias: sen0
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_0(0)__PA ,
        oe => \OneWire:tmpOE__bufoe_1_net_0\ ,
        fb => \OneWire:Net_807\ ,
        input => \OneWire:Net_1111\ ,
        annotation => Net_1019 ,
        pad => Pin_0(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PinGnd(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PinGnd(0)__PA ,
        analog_term => Net_2215 ,
        pad => PinGnd(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=3]: 
Pin : Name = Tx_06(0)
    Attributes:
        Alias: UART_Tx
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_06(0)__PA ,
        input => Net_39 ,
        pad => Tx_06(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = Com(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Com(0)__PA ,
        input => Net_2204_0 ,
        pad => Com(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Seg(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(0)__PA ,
        input => Net_2203_0 ,
        pad => Seg(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Seg(5)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(5)__PA ,
        input => Net_2203_5 ,
        pad => Seg(5)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Com(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Com(1)__PA ,
        input => Net_2204_1 ,
        pad => Com(1)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Com(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Com(2)__PA ,
        input => Net_2204_2 ,
        pad => Com(2)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Seg(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(1)__PA ,
        input => Net_2203_1 ,
        pad => Seg(1)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=1]: 
Pin : Name = Seg(4)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(4)__PA ,
        input => Net_2203_4 ,
        pad => Seg(4)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Seg(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(3)__PA ,
        input => Net_2203_3 ,
        pad => Seg(3)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Seg(7)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(7)__PA ,
        input => Net_2203_7 ,
        pad => Seg(7)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Seg(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(2)__PA ,
        input => Net_2203_2 ,
        pad => Seg(2)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Seg(6)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(6)__PA ,
        input => Net_2203_6 ,
        pad => Seg(6)_PAD );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_42 ,
            dclk_0 => Net_42_local ,
            dclk_glb_1 => \LED_Driver:Net_1501\ ,
            dclk_1 => \LED_Driver:Net_1501_local\ ,
            dclk_glb_2 => Net_69 ,
            dclk_2 => Net_69_local ,
            dclk_glb_3 => \OneWire:Net_522\ ,
            dclk_3 => \OneWire:Net_522_local\ );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,6): 
    vrefcell: Name =vRef_1
        PORT MAP (
            vout => Net_2215 );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
    Vref Block @ F(Vref,8): 
    vrefcell: Name =vRef_2
        PORT MAP (
            vout => Net_2222 );
        Properties:
        {
            autoenable = 1
            guid = "5499430B-31B8-44f1-80BA-E089CFA660C7"
            ignoresleep = 0
            name = "Vddd"
        }
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |           | 
Port | Pin | Fixed |      Type |       Drive Mode |      Name | Connections
-----+-----+-------+-----------+------------------+-----------+----------------------------------------------------------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |    Com(3) | In(Net_2204_3)
-----+-----+-------+-----------+------------------+-----------+----------------------------------------------------------------------------------
   1 |   7 |     * |      NONE |         CMOS_OUT | SsrOut(0) | 
-----+-----+-------+-----------+------------------+-----------+----------------------------------------------------------------------------------
   2 |   1 |     * |      NONE |         CMOS_OUT | PinLED(0) | In(LED)
     |   4 |     * |      NONE |      HI_Z_ANALOG | PinVdd(0) | Analog(Net_2222)
     |   5 |     * |      NONE |      RES_PULL_UP |  Pin_0(0) | FB(\OneWire:Net_807\), In(\OneWire:Net_1111\), OE(\OneWire:tmpOE__bufoe_1_net_0\)
     |   6 |     * |      NONE |      HI_Z_ANALOG | PinGnd(0) | Analog(Net_2215)
-----+-----+-------+-----------+------------------+-----------+----------------------------------------------------------------------------------
   3 |   3 |       |      NONE |         CMOS_OUT |  Tx_06(0) | In(Net_39)
-----+-----+-------+-----------+------------------+-----------+----------------------------------------------------------------------------------
  12 |   0 |     * |      NONE |         CMOS_OUT |    Com(0) | In(Net_2204_0)
     |   1 |     * |      NONE |         CMOS_OUT |    Seg(0) | In(Net_2203_0)
     |   2 |     * |      NONE |         CMOS_OUT |    Seg(5) | In(Net_2203_5)
     |   3 |     * |      NONE |         CMOS_OUT |    Com(1) | In(Net_2204_1)
     |   4 |     * |      NONE |         CMOS_OUT |    Com(2) | In(Net_2204_2)
     |   5 |     * |      NONE |         CMOS_OUT |    Seg(1) | In(Net_2203_1)
-----+-----+-------+-----------+------------------+-----------+----------------------------------------------------------------------------------
  15 |   1 |     * |      NONE |         CMOS_OUT |    Seg(4) | In(Net_2203_4)
     |   2 |     * |      NONE |         CMOS_OUT |    Seg(3) | In(Net_2203_3)
     |   3 |     * |      NONE |         CMOS_OUT |    Seg(7) | In(Net_2203_7)
     |   4 |     * |      NONE |         CMOS_OUT |    Seg(2) | In(Net_2203_2)
     |   5 |     * |      NONE |         CMOS_OUT |    Seg(6) | In(Net_2203_6)
-------------------------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.015ms
Digital Placement phase: Elapsed time ==> 3s.909ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 6s.125ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.770ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.131ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in WineCoolerTake2_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.401ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.647ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 15s.145ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 15s.272ms
API generation phase: Elapsed time ==> 4s.878ms
Dependency generation phase: Elapsed time ==> 0s.052ms
Cleanup phase: Elapsed time ==> 0s.000ms
