// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="rv32i_npp_ip_rv32i_npp_ip,hls_ip_2024_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.688200,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=2974,HLS_SYN_LUT=3536,HLS_VERSION=2024_1}" *)

module rv32i_npp_ip (
        ap_clk,
        ap_rst_n,
        code_ram_Addr_A,
        code_ram_EN_A,
        code_ram_WEN_A,
        code_ram_Din_A,
        code_ram_Dout_A,
        code_ram_Clk_A,
        code_ram_Rst_A,
        data_ram_Addr_A,
        data_ram_EN_A,
        data_ram_WEN_A,
        data_ram_Din_A,
        data_ram_Dout_A,
        data_ram_Clk_A,
        data_ram_Rst_A,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output  [31:0] code_ram_Addr_A;
output   code_ram_EN_A;
output  [3:0] code_ram_WEN_A;
output  [31:0] code_ram_Din_A;
input  [31:0] code_ram_Dout_A;
output   code_ram_Clk_A;
output   code_ram_Rst_A;
output  [31:0] data_ram_Addr_A;
output   data_ram_EN_A;
output  [3:0] data_ram_WEN_A;
output  [31:0] data_ram_Din_A;
input  [31:0] data_ram_Dout_A;
output   data_ram_Clk_A;
output   data_ram_Rst_A;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
wire    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_ready;
wire    ap_CS_fsm_state7;
wire   [0:0] or_ln18_fu_2330_p2;
reg    ap_condition_exit_pp0_iter0_stage6;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [31:0] start_pc;
reg    nb_instruction_ap_vld;
reg   [2:0] d_i_type_reg_478;
reg  signed [19:0] d_i_imm_5_reg_523;
reg   [31:0] result_30_reg_543;
wire   [31:0] grp_fu_633_p2;
reg   [31:0] reg_652;
wire    ap_CS_fsm_state3;
reg   [0:0] d_i_is_jalr_reg_2867;
reg   [0:0] d_i_is_load_reg_2859;
reg   [14:0] pc_1_reg_2599;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [31:0] reg_file_32_reg_2612;
wire    ap_CS_fsm_state2;
reg   [31:0] reg_file_33_reg_2618;
reg   [31:0] reg_file_34_reg_2624;
reg   [31:0] reg_file_35_reg_2630;
reg   [31:0] reg_file_36_reg_2636;
reg   [31:0] reg_file_37_reg_2642;
reg   [31:0] reg_file_38_reg_2648;
reg   [31:0] reg_file_39_reg_2654;
reg   [31:0] reg_file_40_reg_2660;
reg   [31:0] reg_file_41_reg_2666;
reg   [31:0] reg_file_42_reg_2672;
reg   [31:0] reg_file_43_reg_2678;
reg   [31:0] reg_file_44_reg_2684;
reg   [31:0] reg_file_45_reg_2690;
reg   [31:0] reg_file_46_reg_2696;
reg   [31:0] reg_file_47_reg_2702;
reg   [31:0] reg_file_48_reg_2708;
reg   [31:0] reg_file_49_reg_2714;
reg   [31:0] reg_file_50_reg_2720;
reg   [31:0] reg_file_51_reg_2726;
reg   [31:0] reg_file_52_reg_2732;
reg   [31:0] reg_file_53_reg_2738;
reg   [31:0] reg_file_54_reg_2744;
reg   [31:0] reg_file_55_reg_2750;
reg   [31:0] reg_file_56_reg_2756;
reg   [31:0] reg_file_57_reg_2762;
reg   [31:0] reg_file_58_reg_2768;
reg   [31:0] reg_file_59_reg_2774;
reg   [31:0] reg_file_60_reg_2780;
reg   [31:0] reg_file_61_reg_2786;
reg   [31:0] reg_file_62_reg_2792;
reg   [31:0] reg_file_63_reg_2798;
reg   [31:0] instruction_reg_2804;
reg   [4:0] d_i_rd_reg_2817;
reg   [7:0] d_imm_inst_19_12_reg_2823;
reg   [2:0] d_i_func3_reg_2828;
reg   [4:0] d_i_rs1_reg_2839;
reg   [4:0] d_i_rs2_reg_2844;
reg   [0:0] f7_6_reg_2851;
wire   [0:0] d_i_is_load_fu_1004_p2;
wire   [0:0] d_i_is_store_fu_1010_p2;
reg   [0:0] d_i_is_store_reg_2863;
wire   [0:0] d_i_is_jalr_fu_1016_p2;
wire   [0:0] d_i_is_lui_fu_1022_p2;
reg   [0:0] d_i_is_lui_reg_2872;
wire   [0:0] d_i_is_op_imm_fu_1028_p2;
reg   [0:0] d_i_is_op_imm_reg_2877;
wire   [1:0] opch_fu_1034_p4;
wire   [2:0] opcl_fu_1044_p4;
wire   [0:0] d_i_is_r_type_fu_1054_p2;
reg   [0:0] d_i_is_r_type_reg_2889;
reg   [0:0] d_imm_inst_31_reg_2897;
reg   [3:0] d_imm_inst_11_8_reg_2903;
reg   [0:0] d_imm_inst_7_reg_2908;
wire   [16:0] trunc_ln251_fu_1287_p1;
reg   [16:0] trunc_ln251_reg_2913;
wire   [31:0] rv2_fu_1291_p67;
reg   [31:0] rv2_reg_2918;
wire   [31:0] zext_ln117_fu_1420_p1;
wire   [31:0] result_3_fu_1434_p3;
reg   [31:0] result_3_reg_2930;
wire   [0:0] result_1_fu_1534_p17;
reg   [0:0] result_1_reg_2935;
wire   [31:0] result_29_fu_1580_p2;
reg   [31:0] result_29_reg_2940;
wire   [31:0] result_28_fu_1602_p3;
reg   [31:0] result_28_reg_2945;
wire   [31:0] result_25_fu_1609_p2;
reg   [31:0] result_25_reg_2950;
wire   [0:0] result_24_fu_1615_p2;
reg   [0:0] result_24_reg_2955;
wire   [0:0] result_23_fu_1621_p2;
reg   [0:0] result_23_reg_2960;
wire   [31:0] result_22_fu_1631_p2;
reg   [31:0] result_22_reg_2965;
wire   [31:0] result_21_fu_1647_p3;
reg   [31:0] result_21_reg_2970;
wire   [31:0] result_18_fu_1655_p2;
reg   [31:0] result_18_reg_2975;
wire   [31:0] zext_ln95_fu_1661_p1;
wire   [31:0] result_16_fu_1675_p2;
reg   [31:0] result_16_reg_2985;
wire   [31:0] result_15_fu_1697_p3;
reg   [31:0] result_15_reg_2990;
wire   [31:0] result_12_fu_1704_p2;
reg   [31:0] result_12_reg_2995;
wire   [0:0] grp_fu_625_p2;
reg   [0:0] result_11_reg_3000;
wire   [0:0] grp_fu_629_p2;
reg   [0:0] result_10_reg_3005;
wire   [31:0] result_9_fu_1714_p2;
reg   [31:0] result_9_reg_3010;
wire   [31:0] result_8_fu_1736_p3;
reg   [31:0] result_8_reg_3015;
wire   [31:0] result_5_fu_1744_p2;
reg   [31:0] result_5_reg_3020;
wire   [1:0] a01_fu_1770_p1;
reg   [1:0] a01_reg_3025;
wire    ap_CS_fsm_state4;
wire   [1:0] msize_fu_1774_p4;
reg   [1:0] msize_reg_3032;
wire   [14:0] grp_fu_637_p4;
reg   [14:0] a1_reg_3036;
wire   [3:0] shl_ln236_fu_1818_p2;
reg   [3:0] shl_ln236_reg_3041;
wire   [31:0] shl_ln236_2_fu_1836_p2;
reg   [31:0] shl_ln236_2_reg_3046;
wire    ap_CS_fsm_state5;
wire  signed [31:0] sext_ln195_fu_1995_p1;
wire   [31:0] zext_ln196_fu_1999_p1;
wire  signed [31:0] sext_ln199_fu_2011_p1;
wire   [31:0] zext_ln200_fu_2015_p1;
wire   [0:0] icmp_ln18_fu_2316_p2;
reg   [0:0] icmp_ln18_reg_3084;
wire    ap_CS_fsm_state6;
reg   [2:0] ap_phi_mux_d_i_type_phi_fu_481_p26;
wire   [2:0] ap_phi_reg_pp0_iter0_d_i_type_reg_478;
reg  signed [19:0] ap_phi_mux_d_i_imm_5_phi_fu_527_p12;
wire   [19:0] d_i_imm_fu_1170_p5;
wire  signed [19:0] ap_phi_reg_pp0_iter0_d_i_imm_5_reg_523;
wire  signed [19:0] sext_ln39_fu_1104_p1;
wire  signed [19:0] sext_ln38_fu_1125_p1;
wire  signed [19:0] sext_ln37_fu_1139_p1;
reg   [31:0] ap_phi_mux_result_30_phi_fu_547_p48;
reg   [31:0] ap_phi_reg_pp0_iter0_result_30_reg_543;
wire   [31:0] zext_ln108_fu_1750_p1;
reg    ap_predicate_pred90_state4;
reg    ap_predicate_pred448_state4;
reg    ap_predicate_pred453_state4;
reg    ap_predicate_pred466_state4;
reg    ap_predicate_pred471_state4;
reg    ap_predicate_pred476_state4;
wire   [31:0] zext_ln64_1_fu_1754_p1;
reg    ap_predicate_pred482_state4;
wire   [31:0] zext_ln62_1_fu_1758_p1;
reg    ap_predicate_pred488_state4;
reg    ap_predicate_pred493_state4;
reg    ap_predicate_pred498_state4;
reg    ap_predicate_pred502_state4;
reg    ap_predicate_pred506_state4;
reg    ap_predicate_pred510_state4;
wire   [31:0] zext_ln64_fu_1762_p1;
reg    ap_predicate_pred515_state4;
wire   [31:0] zext_ln62_fu_1766_p1;
reg    ap_predicate_pred520_state4;
reg    ap_predicate_pred524_state4;
reg    ap_predicate_pred528_state4;
reg   [31:0] ap_phi_reg_pp0_iter0_result_35_reg_600;
wire   [63:0] zext_ln12_fu_835_p1;
wire   [63:0] zext_ln239_fu_1789_p1;
wire   [63:0] zext_ln233_3_fu_1876_p1;
wire   [63:0] zext_ln175_fu_1881_p1;
wire   [63:0] zext_ln236_3_fu_1886_p1;
reg   [31:0] nbi_fu_282;
wire   [31:0] add_ln40_fu_2338_p2;
wire    ap_loop_init;
reg   [14:0] pc_fu_286;
wire   [14:0] add_ln153_fu_2227_p2;
wire   [14:0] grp_fu_647_p2;
wire   [14:0] add_ln147_fu_2260_p2;
wire   [14:0] select_ln136_fu_2294_p3;
wire   [14:0] trunc_ln43_fu_658_p1;
reg   [14:0] ap_sig_allocacmp_pc_1;
reg   [31:0] reg_file_fu_290;
wire   [0:0] and_ln22_fu_2047_p2;
reg   [31:0] reg_file_1_fu_294;
reg   [31:0] reg_file_2_fu_298;
reg   [31:0] reg_file_3_fu_302;
reg   [31:0] reg_file_4_fu_306;
reg   [31:0] reg_file_5_fu_310;
reg   [31:0] reg_file_6_fu_314;
reg   [31:0] reg_file_7_fu_318;
reg   [31:0] reg_file_8_fu_322;
reg   [31:0] reg_file_9_fu_326;
reg   [31:0] reg_file_10_fu_330;
reg   [31:0] reg_file_11_fu_334;
reg   [31:0] reg_file_12_fu_338;
reg   [31:0] reg_file_13_fu_342;
reg   [31:0] reg_file_14_fu_346;
reg   [31:0] reg_file_15_fu_350;
reg   [31:0] reg_file_16_fu_354;
reg   [31:0] reg_file_17_fu_358;
reg   [31:0] reg_file_18_fu_362;
reg   [31:0] reg_file_19_fu_366;
reg   [31:0] reg_file_20_fu_370;
reg   [31:0] reg_file_21_fu_374;
reg   [31:0] reg_file_22_fu_378;
reg   [31:0] reg_file_23_fu_382;
reg   [31:0] reg_file_24_fu_386;
reg   [31:0] reg_file_25_fu_390;
reg   [31:0] reg_file_26_fu_394;
reg   [31:0] reg_file_27_fu_398;
reg   [31:0] reg_file_28_fu_402;
reg   [31:0] reg_file_29_fu_406;
reg   [31:0] reg_file_30_fu_410;
reg   [31:0] reg_file_31_fu_414;
reg    code_ram_EN_A_local;
wire   [31:0] code_ram_Addr_A_orig;
reg    data_ram_EN_A_local;
reg   [3:0] data_ram_WEN_A_local;
reg   [31:0] data_ram_Addr_A_orig;
reg   [31:0] data_ram_Din_A_local;
wire   [31:0] shl_ln233_2_fu_1869_p2;
wire   [3:0] shl_ln233_fu_1850_p2;
wire   [31:0] rv1_fu_1181_p67;
wire  signed [31:0] sext_ln85_fu_1396_p1;
wire   [4:0] d_i_opcode_fu_936_p4;
wire   [5:0] tmp_4_fu_1086_p4;
wire   [11:0] d_i_imm_4_fu_1095_p5;
wire   [6:0] tmp_2_fu_1109_p4;
wire   [11:0] d_i_imm_3_fu_1118_p3;
wire   [11:0] d_i_imm_2_fu_1130_p4;
wire   [0:0] tmp_6_fu_1154_p3;
wire   [9:0] tmp_1_fu_1161_p4;
wire   [31:0] rv1_fu_1181_p65;
wire   [31:0] rv2_fu_1291_p65;
wire   [14:0] pc4_fu_1409_p2;
wire   [14:0] npc4_fu_1414_p2;
wire   [31:0] imm12_fu_1401_p3;
wire   [31:0] zext_ln114_fu_1424_p1;
wire   [31:0] result_2_fu_1428_p2;
wire   [0:0] icmp_ln37_fu_1459_p2;
wire   [0:0] icmp_ln31_5_fu_1502_p2;
wire   [0:0] icmp_ln31_6_fu_1507_p2;
wire   [0:0] icmp_ln31_fu_1477_p2;
wire   [0:0] icmp_ln31_1_fu_1482_p2;
wire   [0:0] icmp_ln31_2_fu_1487_p2;
wire   [0:0] icmp_ln31_3_fu_1492_p2;
wire   [0:0] icmp_ln31_4_fu_1497_p2;
wire   [0:0] or_ln31_fu_1512_p2;
wire   [0:0] result_1_fu_1534_p2;
wire   [0:0] result_1_fu_1534_p4;
wire   [0:0] result_1_fu_1534_p6;
wire   [0:0] result_1_fu_1534_p8;
wire   [0:0] result_1_fu_1534_p10;
wire   [0:0] result_1_fu_1534_p14;
wire   [0:0] result_1_fu_1534_p15;
wire   [5:0] result_1_fu_1534_p16;
wire   [4:0] shift_2_fu_1570_p1;
wire   [4:0] shift_3_fu_1574_p3;
wire   [31:0] zext_ln69_1_fu_1586_p1;
wire   [31:0] result_26_fu_1590_p2;
wire   [31:0] result_27_fu_1596_p2;
wire   [31:0] zext_ln60_1_fu_1627_p1;
wire   [0:0] and_ln55_1_fu_1637_p2;
wire   [31:0] result_19_fu_1641_p2;
wire   [4:0] shift_fu_1665_p1;
wire   [4:0] shift_1_fu_1669_p3;
wire   [31:0] zext_ln69_fu_1681_p1;
wire   [31:0] result_13_fu_1685_p2;
wire   [31:0] result_14_fu_1691_p2;
wire   [31:0] zext_ln60_fu_1710_p1;
wire   [0:0] and_ln55_fu_1720_p2;
wire   [31:0] result_6_fu_1724_p2;
wire   [31:0] result_7_fu_1730_p2;
wire   [15:0] rv2_01_fu_1786_p1;
wire   [0:0] tmp_fu_1798_p3;
wire   [1:0] and_ln_fu_1806_p3;
wire   [3:0] zext_ln236_1_fu_1814_p1;
wire   [4:0] shl_ln236_1_fu_1824_p3;
wire   [31:0] zext_ln236_fu_1794_p1;
wire   [31:0] zext_ln236_2_fu_1832_p1;
wire   [7:0] rv2_0_fu_1783_p1;
wire   [3:0] zext_ln233_1_fu_1846_p1;
wire   [4:0] shl_ln233_1_fu_1857_p3;
wire   [31:0] zext_ln233_fu_1842_p1;
wire   [31:0] zext_ln233_2_fu_1865_p1;
wire   [0:0] icmp_ln188_fu_1946_p2;
wire   [0:0] icmp_ln188_1_fu_1951_p2;
wire   [0:0] icmp_ln188_2_fu_1956_p2;
wire   [7:0] b_fu_1971_p2;
wire   [7:0] b_fu_1971_p4;
wire   [7:0] b_fu_1971_p6;
wire   [7:0] b_fu_1971_p8;
wire   [7:0] b_fu_1971_p9;
wire   [2:0] b_fu_1971_p10;
wire  signed [7:0] b_fu_1971_p11;
wire   [0:0] a1_1_fu_1890_p3;
wire   [15:0] h1_fu_1936_p4;
wire   [15:0] h0_fu_1912_p1;
wire  signed [15:0] h_fu_2003_p3;
wire   [3:0] tmp_8_fu_2024_p4;
wire   [4:0] or_ln_fu_2033_p3;
wire   [0:0] icmp_ln22_fu_2019_p2;
wire   [0:0] icmp_ln22_1_fu_2041_p2;
wire   [14:0] trunc_ln6_fu_2217_p4;
wire   [0:0] cond_fu_2213_p1;
wire   [14:0] trunc_ln5_fu_2242_p4;
wire   [14:0] conv25_i110_i_i_pn_fu_2252_p3;
wire   [16:0] trunc_ln138_fu_2275_p1;
wire   [16:0] add_ln138_fu_2279_p2;
wire   [14:0] trunc_ln4_fu_2284_p4;
wire   [0:0] icmp_ln18_1_fu_2324_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [6:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [4:0] rv1_fu_1181_p1;
wire   [4:0] rv1_fu_1181_p3;
wire   [4:0] rv1_fu_1181_p5;
wire   [4:0] rv1_fu_1181_p7;
wire   [4:0] rv1_fu_1181_p9;
wire   [4:0] rv1_fu_1181_p11;
wire   [4:0] rv1_fu_1181_p13;
wire   [4:0] rv1_fu_1181_p15;
wire   [4:0] rv1_fu_1181_p17;
wire   [4:0] rv1_fu_1181_p19;
wire   [4:0] rv1_fu_1181_p21;
wire   [4:0] rv1_fu_1181_p23;
wire   [4:0] rv1_fu_1181_p25;
wire   [4:0] rv1_fu_1181_p27;
wire   [4:0] rv1_fu_1181_p29;
wire   [4:0] rv1_fu_1181_p31;
wire  signed [4:0] rv1_fu_1181_p33;
wire  signed [4:0] rv1_fu_1181_p35;
wire  signed [4:0] rv1_fu_1181_p37;
wire  signed [4:0] rv1_fu_1181_p39;
wire  signed [4:0] rv1_fu_1181_p41;
wire  signed [4:0] rv1_fu_1181_p43;
wire  signed [4:0] rv1_fu_1181_p45;
wire  signed [4:0] rv1_fu_1181_p47;
wire  signed [4:0] rv1_fu_1181_p49;
wire  signed [4:0] rv1_fu_1181_p51;
wire  signed [4:0] rv1_fu_1181_p53;
wire  signed [4:0] rv1_fu_1181_p55;
wire  signed [4:0] rv1_fu_1181_p57;
wire  signed [4:0] rv1_fu_1181_p59;
wire  signed [4:0] rv1_fu_1181_p61;
wire  signed [4:0] rv1_fu_1181_p63;
wire   [4:0] rv2_fu_1291_p1;
wire   [4:0] rv2_fu_1291_p3;
wire   [4:0] rv2_fu_1291_p5;
wire   [4:0] rv2_fu_1291_p7;
wire   [4:0] rv2_fu_1291_p9;
wire   [4:0] rv2_fu_1291_p11;
wire   [4:0] rv2_fu_1291_p13;
wire   [4:0] rv2_fu_1291_p15;
wire   [4:0] rv2_fu_1291_p17;
wire   [4:0] rv2_fu_1291_p19;
wire   [4:0] rv2_fu_1291_p21;
wire   [4:0] rv2_fu_1291_p23;
wire   [4:0] rv2_fu_1291_p25;
wire   [4:0] rv2_fu_1291_p27;
wire   [4:0] rv2_fu_1291_p29;
wire   [4:0] rv2_fu_1291_p31;
wire  signed [4:0] rv2_fu_1291_p33;
wire  signed [4:0] rv2_fu_1291_p35;
wire  signed [4:0] rv2_fu_1291_p37;
wire  signed [4:0] rv2_fu_1291_p39;
wire  signed [4:0] rv2_fu_1291_p41;
wire  signed [4:0] rv2_fu_1291_p43;
wire  signed [4:0] rv2_fu_1291_p45;
wire  signed [4:0] rv2_fu_1291_p47;
wire  signed [4:0] rv2_fu_1291_p49;
wire  signed [4:0] rv2_fu_1291_p51;
wire  signed [4:0] rv2_fu_1291_p53;
wire  signed [4:0] rv2_fu_1291_p55;
wire  signed [4:0] rv2_fu_1291_p57;
wire  signed [4:0] rv2_fu_1291_p59;
wire  signed [4:0] rv2_fu_1291_p61;
wire  signed [4:0] rv2_fu_1291_p63;
wire  signed [5:0] result_1_fu_1534_p1;
wire   [5:0] result_1_fu_1534_p3;
wire   [5:0] result_1_fu_1534_p5;
wire   [5:0] result_1_fu_1534_p7;
wire   [5:0] result_1_fu_1534_p9;
wire   [5:0] result_1_fu_1534_p11;
wire   [5:0] result_1_fu_1534_p13;
wire  signed [2:0] b_fu_1971_p1;
wire   [2:0] b_fu_1971_p3;
wire   [2:0] b_fu_1971_p5;
wire   [2:0] b_fu_1971_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 nbi_fu_282 = 32'd0;
#0 pc_fu_286 = 15'd0;
#0 reg_file_fu_290 = 32'd0;
#0 reg_file_1_fu_294 = 32'd0;
#0 reg_file_2_fu_298 = 32'd0;
#0 reg_file_3_fu_302 = 32'd0;
#0 reg_file_4_fu_306 = 32'd0;
#0 reg_file_5_fu_310 = 32'd0;
#0 reg_file_6_fu_314 = 32'd0;
#0 reg_file_7_fu_318 = 32'd0;
#0 reg_file_8_fu_322 = 32'd0;
#0 reg_file_9_fu_326 = 32'd0;
#0 reg_file_10_fu_330 = 32'd0;
#0 reg_file_11_fu_334 = 32'd0;
#0 reg_file_12_fu_338 = 32'd0;
#0 reg_file_13_fu_342 = 32'd0;
#0 reg_file_14_fu_346 = 32'd0;
#0 reg_file_15_fu_350 = 32'd0;
#0 reg_file_16_fu_354 = 32'd0;
#0 reg_file_17_fu_358 = 32'd0;
#0 reg_file_18_fu_362 = 32'd0;
#0 reg_file_19_fu_366 = 32'd0;
#0 reg_file_20_fu_370 = 32'd0;
#0 reg_file_21_fu_374 = 32'd0;
#0 reg_file_22_fu_378 = 32'd0;
#0 reg_file_23_fu_382 = 32'd0;
#0 reg_file_24_fu_386 = 32'd0;
#0 reg_file_25_fu_390 = 32'd0;
#0 reg_file_26_fu_394 = 32'd0;
#0 reg_file_27_fu_398 = 32'd0;
#0 reg_file_28_fu_402 = 32'd0;
#0 reg_file_29_fu_406 = 32'd0;
#0 reg_file_30_fu_410 = 32'd0;
#0 reg_file_31_fu_414 = 32'd0;
#0 ap_done_reg = 1'b0;
end

rv32i_npp_ip_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .start_pc(start_pc),
    .nb_instruction(nbi_fu_282),
    .nb_instruction_ap_vld(nb_instruction_ap_vld),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

(* dissolve_hierarchy = "yes" *) rv32i_npp_ip_sparsemux_65_5_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 32 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 32 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 32 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 32 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 32 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 32 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 32 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 32 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 32 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 32 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 32 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 32 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 32 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 32 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 32 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 32 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 32 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 32 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 32 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 32 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 32 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 32 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 32 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 32 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
sparsemux_65_5_32_1_1_U1(
    .din0(reg_file_32_reg_2612),
    .din1(reg_file_33_reg_2618),
    .din2(reg_file_34_reg_2624),
    .din3(reg_file_35_reg_2630),
    .din4(reg_file_36_reg_2636),
    .din5(reg_file_37_reg_2642),
    .din6(reg_file_38_reg_2648),
    .din7(reg_file_39_reg_2654),
    .din8(reg_file_40_reg_2660),
    .din9(reg_file_41_reg_2666),
    .din10(reg_file_42_reg_2672),
    .din11(reg_file_43_reg_2678),
    .din12(reg_file_44_reg_2684),
    .din13(reg_file_45_reg_2690),
    .din14(reg_file_46_reg_2696),
    .din15(reg_file_47_reg_2702),
    .din16(reg_file_48_reg_2708),
    .din17(reg_file_49_reg_2714),
    .din18(reg_file_50_reg_2720),
    .din19(reg_file_51_reg_2726),
    .din20(reg_file_52_reg_2732),
    .din21(reg_file_53_reg_2738),
    .din22(reg_file_54_reg_2744),
    .din23(reg_file_55_reg_2750),
    .din24(reg_file_56_reg_2756),
    .din25(reg_file_57_reg_2762),
    .din26(reg_file_58_reg_2768),
    .din27(reg_file_59_reg_2774),
    .din28(reg_file_60_reg_2780),
    .din29(reg_file_61_reg_2786),
    .din30(reg_file_62_reg_2792),
    .din31(reg_file_63_reg_2798),
    .def(rv1_fu_1181_p65),
    .sel(d_i_rs1_reg_2839),
    .dout(rv1_fu_1181_p67)
);

(* dissolve_hierarchy = "yes" *) rv32i_npp_ip_sparsemux_65_5_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 32 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 32 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 32 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 32 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 32 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 32 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 32 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 32 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 32 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 32 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 32 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 32 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 32 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 32 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 32 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 32 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 32 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 32 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 32 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 32 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 32 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 32 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 32 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 32 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
sparsemux_65_5_32_1_1_U2(
    .din0(reg_file_32_reg_2612),
    .din1(reg_file_33_reg_2618),
    .din2(reg_file_34_reg_2624),
    .din3(reg_file_35_reg_2630),
    .din4(reg_file_36_reg_2636),
    .din5(reg_file_37_reg_2642),
    .din6(reg_file_38_reg_2648),
    .din7(reg_file_39_reg_2654),
    .din8(reg_file_40_reg_2660),
    .din9(reg_file_41_reg_2666),
    .din10(reg_file_42_reg_2672),
    .din11(reg_file_43_reg_2678),
    .din12(reg_file_44_reg_2684),
    .din13(reg_file_45_reg_2690),
    .din14(reg_file_46_reg_2696),
    .din15(reg_file_47_reg_2702),
    .din16(reg_file_48_reg_2708),
    .din17(reg_file_49_reg_2714),
    .din18(reg_file_50_reg_2720),
    .din19(reg_file_51_reg_2726),
    .din20(reg_file_52_reg_2732),
    .din21(reg_file_53_reg_2738),
    .din22(reg_file_54_reg_2744),
    .din23(reg_file_55_reg_2750),
    .din24(reg_file_56_reg_2756),
    .din25(reg_file_57_reg_2762),
    .din26(reg_file_58_reg_2768),
    .din27(reg_file_59_reg_2774),
    .din28(reg_file_60_reg_2780),
    .din29(reg_file_61_reg_2786),
    .din30(reg_file_62_reg_2792),
    .din31(reg_file_63_reg_2798),
    .def(rv2_fu_1291_p65),
    .sel(d_i_rs2_reg_2844),
    .dout(rv2_fu_1291_p67)
);

(* dissolve_hierarchy = "yes" *) rv32i_npp_ip_sparsemux_15_6_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h20 ),
    .din0_WIDTH( 1 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 1 ),
    .CASE2( 6'h8 ),
    .din2_WIDTH( 1 ),
    .CASE3( 6'h4 ),
    .din3_WIDTH( 1 ),
    .CASE4( 6'h2 ),
    .din4_WIDTH( 1 ),
    .CASE5( 6'h1 ),
    .din5_WIDTH( 1 ),
    .CASE6( 6'h0 ),
    .din6_WIDTH( 1 ),
    .def_WIDTH( 1 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 1 ))
sparsemux_15_6_1_1_1_U3(
    .din0(result_1_fu_1534_p2),
    .din1(result_1_fu_1534_p4),
    .din2(result_1_fu_1534_p6),
    .din3(result_1_fu_1534_p8),
    .din4(result_1_fu_1534_p10),
    .din5(1'd0),
    .din6(result_1_fu_1534_p14),
    .def(result_1_fu_1534_p15),
    .sel(result_1_fu_1534_p16),
    .dout(result_1_fu_1534_p17)
);

(* dissolve_hierarchy = "yes" *) rv32i_npp_ip_sparsemux_9_3_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h4 ),
    .din0_WIDTH( 8 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 3'h1 ),
    .din2_WIDTH( 8 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
sparsemux_9_3_8_1_1_U4(
    .din0(b_fu_1971_p2),
    .din1(b_fu_1971_p4),
    .din2(b_fu_1971_p6),
    .din3(b_fu_1971_p8),
    .def(b_fu_1971_p9),
    .sel(b_fu_1971_p10),
    .dout(b_fu_1971_p11)
);

rv32i_npp_ip_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage6),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(1'b1)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state3) & ((d_i_type_reg_478 == 3'd0) | (d_i_type_reg_478 == 3'd7))) | ((d_i_is_load_reg_2859 == 1'd0) & (d_i_is_jalr_reg_2867 == 1'd0) & (d_i_type_reg_478 == 3'd2) & (1'b1 == ap_CS_fsm_state3) & (d_i_is_op_imm_reg_2877 == 1'd0)))) begin
                ap_phi_reg_pp0_iter0_result_30_reg_543[2] <= 1'b0;
        ap_phi_reg_pp0_iter0_result_30_reg_543[3] <= 1'b0;
        ap_phi_reg_pp0_iter0_result_30_reg_543[4] <= 1'b0;
        ap_phi_reg_pp0_iter0_result_30_reg_543[5] <= 1'b0;
        ap_phi_reg_pp0_iter0_result_30_reg_543[6] <= 1'b0;
        ap_phi_reg_pp0_iter0_result_30_reg_543[7] <= 1'b0;
        ap_phi_reg_pp0_iter0_result_30_reg_543[8] <= 1'b0;
        ap_phi_reg_pp0_iter0_result_30_reg_543[9] <= 1'b0;
        ap_phi_reg_pp0_iter0_result_30_reg_543[10] <= 1'b0;
        ap_phi_reg_pp0_iter0_result_30_reg_543[11] <= 1'b0;
        ap_phi_reg_pp0_iter0_result_30_reg_543[12] <= 1'b0;
        ap_phi_reg_pp0_iter0_result_30_reg_543[13] <= 1'b0;
        ap_phi_reg_pp0_iter0_result_30_reg_543[14] <= 1'b0;
    end else if (((d_i_is_jalr_reg_2867 == 1'd1) & (d_i_type_reg_478 == 3'd2) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_phi_reg_pp0_iter0_result_30_reg_543[14 : 2] <= zext_ln95_fu_1661_p1[14 : 2];
    end else if (((d_i_type_reg_478 == 3'd6) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_phi_reg_pp0_iter0_result_30_reg_543[14 : 2] <= zext_ln117_fu_1420_p1[14 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((d_i_is_load_reg_2859 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_phi_reg_pp0_iter0_result_35_reg_600 <= result_30_reg_543;
    end else if (((d_i_is_load_reg_2859 == 1'd1) & (1'b1 == ap_CS_fsm_state5) & (d_i_func3_reg_2828 == 3'd5))) begin
        ap_phi_reg_pp0_iter0_result_35_reg_600 <= zext_ln200_fu_2015_p1;
    end else if (((d_i_is_load_reg_2859 == 1'd1) & (1'b1 == ap_CS_fsm_state5) & (d_i_func3_reg_2828 == 3'd0))) begin
        ap_phi_reg_pp0_iter0_result_35_reg_600 <= sext_ln195_fu_1995_p1;
    end else if (((d_i_is_load_reg_2859 == 1'd1) & (1'b1 == ap_CS_fsm_state5) & (d_i_func3_reg_2828 == 3'd1))) begin
        ap_phi_reg_pp0_iter0_result_35_reg_600 <= sext_ln199_fu_2011_p1;
    end else if (((d_i_is_load_reg_2859 == 1'd1) & (1'b1 == ap_CS_fsm_state5) & (d_i_func3_reg_2828 == 3'd2))) begin
        ap_phi_reg_pp0_iter0_result_35_reg_600 <= data_ram_Dout_A;
    end else if (((d_i_is_load_reg_2859 == 1'd1) & (1'b1 == ap_CS_fsm_state5) & (d_i_func3_reg_2828 == 3'd4))) begin
        ap_phi_reg_pp0_iter0_result_35_reg_600 <= zext_ln196_fu_1999_p1;
    end else if ((((d_i_is_load_reg_2859 == 1'd1) & (1'b1 == ap_CS_fsm_state5) & (d_i_func3_reg_2828 == 3'd3)) | ((1'b1 == ap_CS_fsm_state5) & (((d_i_is_load_reg_2859 == 1'd1) & (d_i_func3_reg_2828 == 3'd6)) | ((d_i_is_load_reg_2859 == 1'd1) & (d_i_func3_reg_2828 == 3'd7)))))) begin
        ap_phi_reg_pp0_iter0_result_35_reg_600 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((d_i_type_reg_478 == 3'd2) & (1'b1 == ap_CS_fsm_state3))) begin
        d_i_imm_5_reg_523 <= sext_ln37_fu_1139_p1;
    end else if (((d_i_type_reg_478 == 3'd3) & (1'b1 == ap_CS_fsm_state3))) begin
        d_i_imm_5_reg_523 <= sext_ln38_fu_1125_p1;
    end else if (((d_i_type_reg_478 == 3'd4) & (1'b1 == ap_CS_fsm_state3))) begin
        d_i_imm_5_reg_523 <= sext_ln39_fu_1104_p1;
    end else if (((d_i_type_reg_478 == 3'd5) & (1'b1 == ap_CS_fsm_state3))) begin
        d_i_imm_5_reg_523 <= {{instruction_reg_2804[31:12]}};
    end else if (((d_i_type_reg_478 == 3'd6) & (1'b1 == ap_CS_fsm_state3))) begin
        d_i_imm_5_reg_523 <= d_i_imm_fu_1170_p5;
    end else if (((1'b1 == ap_CS_fsm_state3) | (~(or_ln18_fu_2330_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        d_i_imm_5_reg_523 <= ap_phi_reg_pp0_iter0_d_i_imm_5_reg_523;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (opcl_fu_1044_p4 == 3'd0) & (opch_fu_1034_p4 == 2'd1))) begin
        d_i_type_reg_478 <= 3'd3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (opcl_fu_1044_p4 == 3'd4) & (opch_fu_1034_p4 == 2'd1))) begin
        d_i_type_reg_478 <= 3'd1;
    end else if ((((1'b1 == ap_CS_fsm_state2) & (opcl_fu_1044_p4 == 3'd5) & (opch_fu_1034_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state2) & (opcl_fu_1044_p4 == 3'd5) & (opch_fu_1034_p4 == 2'd0)))) begin
        d_i_type_reg_478 <= 3'd5;
    end else if (((1'b1 == ap_CS_fsm_state2) & (opcl_fu_1044_p4 == 3'd0) & (opch_fu_1034_p4 == 2'd3))) begin
        d_i_type_reg_478 <= 3'd4;
    end else if ((((1'b1 == ap_CS_fsm_state2) & (opcl_fu_1044_p4 == 3'd1) & (opch_fu_1034_p4 == 2'd3)) | ((1'b1 == ap_CS_fsm_state2) & (opcl_fu_1044_p4 == 3'd4) & (opch_fu_1034_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state2) & (opcl_fu_1044_p4 == 3'd0) & (opch_fu_1034_p4 == 2'd0)))) begin
        d_i_type_reg_478 <= 3'd2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (opcl_fu_1044_p4 == 3'd3) & (opch_fu_1034_p4 == 2'd3))) begin
        d_i_type_reg_478 <= 3'd6;
    end else if (((~(opcl_fu_1044_p4 == 3'd3) & ~(opcl_fu_1044_p4 == 3'd1) & ~(opcl_fu_1044_p4 == 3'd0) & (1'b1 == ap_CS_fsm_state2) & (opch_fu_1034_p4 == 2'd3)) | (~(opcl_fu_1044_p4 == 3'd4) & ~(opcl_fu_1044_p4 == 3'd5) & ~(opcl_fu_1044_p4 == 3'd0) & (1'b1 == ap_CS_fsm_state2) & (opch_fu_1034_p4 == 2'd1)) | (~(opcl_fu_1044_p4 == 3'd4) & ~(opcl_fu_1044_p4 == 3'd5) & ~(opcl_fu_1044_p4 == 3'd0) & (1'b1 == ap_CS_fsm_state2) & (opch_fu_1034_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state2) & (opch_fu_1034_p4 == 2'd2)))) begin
        d_i_type_reg_478 <= 3'd7;
    end else if ((~(or_ln18_fu_2330_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        d_i_type_reg_478 <= ap_phi_reg_pp0_iter0_d_i_type_reg_478;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        nbi_fu_282 <= 32'd1;
    end else if (((or_ln18_fu_2330_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        nbi_fu_282 <= add_ln40_fu_2338_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        pc_fu_286 <= trunc_ln43_fu_658_p1;
    end else if (((d_i_type_reg_478 == 3'd2) & (1'b1 == ap_CS_fsm_state6))) begin
        pc_fu_286 <= select_ln136_fu_2294_p3;
    end else if (((d_i_type_reg_478 == 3'd4) & (1'b1 == ap_CS_fsm_state6))) begin
        pc_fu_286 <= add_ln147_fu_2260_p2;
    end else if ((((d_i_type_reg_478 == 3'd3) & (1'b1 == ap_CS_fsm_state6)) | ((d_i_type_reg_478 == 3'd1) & (1'b1 == ap_CS_fsm_state6)) | ((d_i_type_reg_478 == 3'd5) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_CS_fsm_state6) & ((d_i_type_reg_478 == 3'd0) | (d_i_type_reg_478 == 3'd7))))) begin
        pc_fu_286 <= grp_fu_647_p2;
    end else if (((d_i_type_reg_478 == 3'd6) & (1'b1 == ap_CS_fsm_state6))) begin
        pc_fu_286 <= add_ln153_fu_2227_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_10_fu_330 <= 32'd0;
    end else if (((1'd1 == and_ln22_fu_2047_p2) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_reg_2817 == 5'd10))) begin
        reg_file_10_fu_330 <= ap_phi_reg_pp0_iter0_result_35_reg_600;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_11_fu_334 <= 32'd0;
    end else if (((1'd1 == and_ln22_fu_2047_p2) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_reg_2817 == 5'd11))) begin
        reg_file_11_fu_334 <= ap_phi_reg_pp0_iter0_result_35_reg_600;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_12_fu_338 <= 32'd0;
    end else if (((1'd1 == and_ln22_fu_2047_p2) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_reg_2817 == 5'd12))) begin
        reg_file_12_fu_338 <= ap_phi_reg_pp0_iter0_result_35_reg_600;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_13_fu_342 <= 32'd0;
    end else if (((1'd1 == and_ln22_fu_2047_p2) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_reg_2817 == 5'd13))) begin
        reg_file_13_fu_342 <= ap_phi_reg_pp0_iter0_result_35_reg_600;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_14_fu_346 <= 32'd0;
    end else if (((1'd1 == and_ln22_fu_2047_p2) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_reg_2817 == 5'd14))) begin
        reg_file_14_fu_346 <= ap_phi_reg_pp0_iter0_result_35_reg_600;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_15_fu_350 <= 32'd0;
    end else if (((1'd1 == and_ln22_fu_2047_p2) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_reg_2817 == 5'd15))) begin
        reg_file_15_fu_350 <= ap_phi_reg_pp0_iter0_result_35_reg_600;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_16_fu_354 <= 32'd0;
    end else if (((1'd1 == and_ln22_fu_2047_p2) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_reg_2817 == 5'd16))) begin
        reg_file_16_fu_354 <= ap_phi_reg_pp0_iter0_result_35_reg_600;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_17_fu_358 <= 32'd0;
    end else if (((1'd1 == and_ln22_fu_2047_p2) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_reg_2817 == 5'd17))) begin
        reg_file_17_fu_358 <= ap_phi_reg_pp0_iter0_result_35_reg_600;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_18_fu_362 <= 32'd0;
    end else if (((1'd1 == and_ln22_fu_2047_p2) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_reg_2817 == 5'd18))) begin
        reg_file_18_fu_362 <= ap_phi_reg_pp0_iter0_result_35_reg_600;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_19_fu_366 <= 32'd0;
    end else if (((1'd1 == and_ln22_fu_2047_p2) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_reg_2817 == 5'd19))) begin
        reg_file_19_fu_366 <= ap_phi_reg_pp0_iter0_result_35_reg_600;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_1_fu_294 <= 32'd0;
    end else if (((1'd1 == and_ln22_fu_2047_p2) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_reg_2817 == 5'd1))) begin
        reg_file_1_fu_294 <= ap_phi_reg_pp0_iter0_result_35_reg_600;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_20_fu_370 <= 32'd0;
    end else if (((1'd1 == and_ln22_fu_2047_p2) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_reg_2817 == 5'd20))) begin
        reg_file_20_fu_370 <= ap_phi_reg_pp0_iter0_result_35_reg_600;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_21_fu_374 <= 32'd0;
    end else if (((1'd1 == and_ln22_fu_2047_p2) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_reg_2817 == 5'd21))) begin
        reg_file_21_fu_374 <= ap_phi_reg_pp0_iter0_result_35_reg_600;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_22_fu_378 <= 32'd0;
    end else if (((1'd1 == and_ln22_fu_2047_p2) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_reg_2817 == 5'd22))) begin
        reg_file_22_fu_378 <= ap_phi_reg_pp0_iter0_result_35_reg_600;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_23_fu_382 <= 32'd0;
    end else if (((1'd1 == and_ln22_fu_2047_p2) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_reg_2817 == 5'd23))) begin
        reg_file_23_fu_382 <= ap_phi_reg_pp0_iter0_result_35_reg_600;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_24_fu_386 <= 32'd0;
    end else if (((1'd1 == and_ln22_fu_2047_p2) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_reg_2817 == 5'd24))) begin
        reg_file_24_fu_386 <= ap_phi_reg_pp0_iter0_result_35_reg_600;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_25_fu_390 <= 32'd0;
    end else if (((1'd1 == and_ln22_fu_2047_p2) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_reg_2817 == 5'd25))) begin
        reg_file_25_fu_390 <= ap_phi_reg_pp0_iter0_result_35_reg_600;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_26_fu_394 <= 32'd0;
    end else if (((1'd1 == and_ln22_fu_2047_p2) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_reg_2817 == 5'd26))) begin
        reg_file_26_fu_394 <= ap_phi_reg_pp0_iter0_result_35_reg_600;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_27_fu_398 <= 32'd0;
    end else if (((1'd1 == and_ln22_fu_2047_p2) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_reg_2817 == 5'd27))) begin
        reg_file_27_fu_398 <= ap_phi_reg_pp0_iter0_result_35_reg_600;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_28_fu_402 <= 32'd0;
    end else if (((1'd1 == and_ln22_fu_2047_p2) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_reg_2817 == 5'd28))) begin
        reg_file_28_fu_402 <= ap_phi_reg_pp0_iter0_result_35_reg_600;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_29_fu_406 <= 32'd0;
    end else if (((1'd1 == and_ln22_fu_2047_p2) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_reg_2817 == 5'd29))) begin
        reg_file_29_fu_406 <= ap_phi_reg_pp0_iter0_result_35_reg_600;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_2_fu_298 <= 32'd0;
    end else if (((1'd1 == and_ln22_fu_2047_p2) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_reg_2817 == 5'd2))) begin
        reg_file_2_fu_298 <= ap_phi_reg_pp0_iter0_result_35_reg_600;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_30_fu_410 <= 32'd0;
    end else if (((1'd1 == and_ln22_fu_2047_p2) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_reg_2817 == 5'd30))) begin
        reg_file_30_fu_410 <= ap_phi_reg_pp0_iter0_result_35_reg_600;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_31_fu_414 <= 32'd0;
    end else if (((1'd1 == and_ln22_fu_2047_p2) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_reg_2817 == 5'd31))) begin
        reg_file_31_fu_414 <= ap_phi_reg_pp0_iter0_result_35_reg_600;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_3_fu_302 <= 32'd0;
    end else if (((1'd1 == and_ln22_fu_2047_p2) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_reg_2817 == 5'd3))) begin
        reg_file_3_fu_302 <= ap_phi_reg_pp0_iter0_result_35_reg_600;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_4_fu_306 <= 32'd0;
    end else if (((1'd1 == and_ln22_fu_2047_p2) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_reg_2817 == 5'd4))) begin
        reg_file_4_fu_306 <= ap_phi_reg_pp0_iter0_result_35_reg_600;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_5_fu_310 <= 32'd0;
    end else if (((1'd1 == and_ln22_fu_2047_p2) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_reg_2817 == 5'd5))) begin
        reg_file_5_fu_310 <= ap_phi_reg_pp0_iter0_result_35_reg_600;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_6_fu_314 <= 32'd0;
    end else if (((1'd1 == and_ln22_fu_2047_p2) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_reg_2817 == 5'd6))) begin
        reg_file_6_fu_314 <= ap_phi_reg_pp0_iter0_result_35_reg_600;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_7_fu_318 <= 32'd0;
    end else if (((1'd1 == and_ln22_fu_2047_p2) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_reg_2817 == 5'd7))) begin
        reg_file_7_fu_318 <= ap_phi_reg_pp0_iter0_result_35_reg_600;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_8_fu_322 <= 32'd0;
    end else if (((1'd1 == and_ln22_fu_2047_p2) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_reg_2817 == 5'd8))) begin
        reg_file_8_fu_322 <= ap_phi_reg_pp0_iter0_result_35_reg_600;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_9_fu_326 <= 32'd0;
    end else if (((1'd1 == and_ln22_fu_2047_p2) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_reg_2817 == 5'd9))) begin
        reg_file_9_fu_326 <= ap_phi_reg_pp0_iter0_result_35_reg_600;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_file_fu_290 <= 32'd0;
    end else if (((1'd1 == and_ln22_fu_2047_p2) & (1'b1 == ap_CS_fsm_state6) & (d_i_rd_reg_2817 == 5'd0))) begin
        reg_file_fu_290 <= ap_phi_reg_pp0_iter0_result_35_reg_600;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred528_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_reg_543 <= result_8_reg_3015;
    end else if (((ap_predicate_pred524_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_reg_543 <= result_9_reg_3010;
    end else if (((ap_predicate_pred520_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_reg_543 <= zext_ln62_fu_1766_p1;
    end else if (((ap_predicate_pred515_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_reg_543 <= zext_ln64_fu_1762_p1;
    end else if (((ap_predicate_pred510_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_reg_543 <= result_12_reg_2995;
    end else if (((ap_predicate_pred506_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_reg_543 <= result_15_reg_2990;
    end else if (((ap_predicate_pred502_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_reg_543 <= result_16_reg_2985;
    end else if (((ap_predicate_pred498_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_reg_543 <= result_21_reg_2970;
    end else if (((ap_predicate_pred493_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_reg_543 <= result_22_reg_2965;
    end else if (((ap_predicate_pred488_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_reg_543 <= zext_ln62_1_fu_1758_p1;
    end else if (((ap_predicate_pred482_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_reg_543 <= zext_ln64_1_fu_1754_p1;
    end else if (((ap_predicate_pred476_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_reg_543 <= result_25_reg_2950;
    end else if (((ap_predicate_pred471_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_reg_543 <= result_28_reg_2945;
    end else if (((ap_predicate_pred466_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_reg_543 <= result_29_reg_2940;
    end else if (((ap_predicate_pred453_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_reg_543 <= result_5_reg_3020;
    end else if (((ap_predicate_pred448_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_reg_543 <= result_18_reg_2975;
    end else if ((((d_i_type_reg_478 == 3'd3) & (1'b1 == ap_CS_fsm_state4)) | ((ap_predicate_pred90_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        result_30_reg_543 <= reg_652;
    end else if (((d_i_type_reg_478 == 3'd4) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_reg_543 <= zext_ln108_fu_1750_p1;
    end else if (((d_i_type_reg_478 == 3'd5) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_reg_543 <= result_3_reg_2930;
    end else if (((1'b1 == ap_CS_fsm_state4) | (~(or_ln18_fu_2330_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        result_30_reg_543 <= ap_phi_reg_pp0_iter0_result_30_reg_543;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        a01_reg_3025 <= a01_fu_1770_p1;
        a1_reg_3036 <= {{ap_phi_mux_result_30_phi_fu_547_p48[16:2]}};
        msize_reg_3032 <= {{instruction_reg_2804[13:12]}};
        shl_ln236_2_reg_3046 <= shl_ln236_2_fu_1836_p2;
        shl_ln236_reg_3041 <= shl_ln236_fu_1818_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_predicate_pred448_state4 <= ((d_i_is_load_reg_2859 == 1'd0) & (d_i_is_jalr_reg_2867 == 1'd0) & (d_i_type_reg_478 == 3'd2) & (d_i_is_op_imm_reg_2877 == 1'd1) & (d_i_func3_reg_2828 == 3'd7));
        ap_predicate_pred453_state4 <= ((d_i_type_reg_478 == 3'd1) & (d_i_func3_reg_2828 == 3'd7));
        ap_predicate_pred466_state4 <= ((d_i_is_load_reg_2859 == 1'd0) & (d_i_is_jalr_reg_2867 == 1'd0) & (d_i_type_reg_478 == 3'd2) & (d_i_is_op_imm_reg_2877 == 1'd1) & (d_i_func3_reg_2828 == 3'd6));
        ap_predicate_pred471_state4 <= ((d_i_is_load_reg_2859 == 1'd0) & (d_i_is_jalr_reg_2867 == 1'd0) & (d_i_type_reg_478 == 3'd2) & (d_i_is_op_imm_reg_2877 == 1'd1) & (d_i_func3_reg_2828 == 3'd5));
        ap_predicate_pred476_state4 <= ((d_i_is_load_reg_2859 == 1'd0) & (d_i_is_jalr_reg_2867 == 1'd0) & (d_i_type_reg_478 == 3'd2) & (d_i_is_op_imm_reg_2877 == 1'd1) & (d_i_func3_reg_2828 == 3'd4));
        ap_predicate_pred482_state4 <= ((d_i_is_load_reg_2859 == 1'd0) & (d_i_is_jalr_reg_2867 == 1'd0) & (d_i_type_reg_478 == 3'd2) & (d_i_is_op_imm_reg_2877 == 1'd1) & (d_i_func3_reg_2828 == 3'd3));
        ap_predicate_pred488_state4 <= ((d_i_is_load_reg_2859 == 1'd0) & (d_i_is_jalr_reg_2867 == 1'd0) & (d_i_type_reg_478 == 3'd2) & (d_i_is_op_imm_reg_2877 == 1'd1) & (d_i_func3_reg_2828 == 3'd2));
        ap_predicate_pred493_state4 <= ((d_i_is_load_reg_2859 == 1'd0) & (d_i_is_jalr_reg_2867 == 1'd0) & (d_i_type_reg_478 == 3'd2) & (d_i_is_op_imm_reg_2877 == 1'd1) & (d_i_func3_reg_2828 == 3'd1));
        ap_predicate_pred498_state4 <= ((d_i_is_load_reg_2859 == 1'd0) & (d_i_is_jalr_reg_2867 == 1'd0) & (d_i_type_reg_478 == 3'd2) & (d_i_is_op_imm_reg_2877 == 1'd1) & (d_i_func3_reg_2828 == 3'd0));
        ap_predicate_pred502_state4 <= ((d_i_type_reg_478 == 3'd1) & (d_i_func3_reg_2828 == 3'd6));
        ap_predicate_pred506_state4 <= ((d_i_type_reg_478 == 3'd1) & (d_i_func3_reg_2828 == 3'd5));
        ap_predicate_pred510_state4 <= ((d_i_type_reg_478 == 3'd1) & (d_i_func3_reg_2828 == 3'd4));
        ap_predicate_pred515_state4 <= ((d_i_type_reg_478 == 3'd1) & (d_i_func3_reg_2828 == 3'd3));
        ap_predicate_pred520_state4 <= ((d_i_type_reg_478 == 3'd1) & (d_i_func3_reg_2828 == 3'd2));
        ap_predicate_pred524_state4 <= ((d_i_type_reg_478 == 3'd1) & (d_i_func3_reg_2828 == 3'd1));
        ap_predicate_pred528_state4 <= ((d_i_type_reg_478 == 3'd1) & (d_i_func3_reg_2828 == 3'd0));
        ap_predicate_pred90_state4 <= ((d_i_is_load_reg_2859 == 1'd1) & (d_i_is_jalr_reg_2867 == 1'd0) & (d_i_type_reg_478 == 3'd2));
        result_10_reg_3005 <= grp_fu_629_p2;
        result_11_reg_3000 <= grp_fu_625_p2;
        result_12_reg_2995 <= result_12_fu_1704_p2;
        result_15_reg_2990 <= result_15_fu_1697_p3;
        result_16_reg_2985 <= result_16_fu_1675_p2;
        result_18_reg_2975 <= result_18_fu_1655_p2;
        result_1_reg_2935 <= result_1_fu_1534_p17;
        result_21_reg_2970 <= result_21_fu_1647_p3;
        result_22_reg_2965 <= result_22_fu_1631_p2;
        result_23_reg_2960 <= result_23_fu_1621_p2;
        result_24_reg_2955 <= result_24_fu_1615_p2;
        result_25_reg_2950 <= result_25_fu_1609_p2;
        result_28_reg_2945 <= result_28_fu_1602_p3;
        result_29_reg_2940 <= result_29_fu_1580_p2;
        result_3_reg_2930[31 : 2] <= result_3_fu_1434_p3[31 : 2];
        result_5_reg_3020 <= result_5_fu_1744_p2;
        result_8_reg_3015 <= result_8_fu_1736_p3;
        result_9_reg_3010 <= result_9_fu_1714_p2;
        rv2_reg_2918 <= rv2_fu_1291_p67;
        trunc_ln251_reg_2913 <= trunc_ln251_fu_1287_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        d_i_func3_reg_2828 <= {{code_ram_Dout_A[14:12]}};
        d_i_is_jalr_reg_2867 <= d_i_is_jalr_fu_1016_p2;
        d_i_is_load_reg_2859 <= d_i_is_load_fu_1004_p2;
        d_i_is_lui_reg_2872 <= d_i_is_lui_fu_1022_p2;
        d_i_is_op_imm_reg_2877 <= d_i_is_op_imm_fu_1028_p2;
        d_i_is_r_type_reg_2889 <= d_i_is_r_type_fu_1054_p2;
        d_i_is_store_reg_2863 <= d_i_is_store_fu_1010_p2;
        d_i_rd_reg_2817 <= {{code_ram_Dout_A[11:7]}};
        d_i_rs1_reg_2839 <= {{code_ram_Dout_A[19:15]}};
        d_i_rs2_reg_2844 <= {{code_ram_Dout_A[24:20]}};
        d_imm_inst_11_8_reg_2903 <= {{code_ram_Dout_A[11:8]}};
        d_imm_inst_19_12_reg_2823 <= {{code_ram_Dout_A[19:12]}};
        d_imm_inst_31_reg_2897 <= code_ram_Dout_A[32'd31];
        d_imm_inst_7_reg_2908 <= code_ram_Dout_A[32'd7];
        f7_6_reg_2851 <= code_ram_Dout_A[32'd30];
        instruction_reg_2804 <= code_ram_Dout_A;
        reg_file_32_reg_2612 <= reg_file_fu_290;
        reg_file_33_reg_2618 <= reg_file_1_fu_294;
        reg_file_34_reg_2624 <= reg_file_2_fu_298;
        reg_file_35_reg_2630 <= reg_file_3_fu_302;
        reg_file_36_reg_2636 <= reg_file_4_fu_306;
        reg_file_37_reg_2642 <= reg_file_5_fu_310;
        reg_file_38_reg_2648 <= reg_file_6_fu_314;
        reg_file_39_reg_2654 <= reg_file_7_fu_318;
        reg_file_40_reg_2660 <= reg_file_8_fu_322;
        reg_file_41_reg_2666 <= reg_file_9_fu_326;
        reg_file_42_reg_2672 <= reg_file_10_fu_330;
        reg_file_43_reg_2678 <= reg_file_11_fu_334;
        reg_file_44_reg_2684 <= reg_file_12_fu_338;
        reg_file_45_reg_2690 <= reg_file_13_fu_342;
        reg_file_46_reg_2696 <= reg_file_14_fu_346;
        reg_file_47_reg_2702 <= reg_file_15_fu_350;
        reg_file_48_reg_2708 <= reg_file_16_fu_354;
        reg_file_49_reg_2714 <= reg_file_17_fu_358;
        reg_file_50_reg_2720 <= reg_file_18_fu_362;
        reg_file_51_reg_2726 <= reg_file_19_fu_366;
        reg_file_52_reg_2732 <= reg_file_20_fu_370;
        reg_file_53_reg_2738 <= reg_file_21_fu_374;
        reg_file_54_reg_2744 <= reg_file_22_fu_378;
        reg_file_55_reg_2750 <= reg_file_23_fu_382;
        reg_file_56_reg_2756 <= reg_file_24_fu_386;
        reg_file_57_reg_2762 <= reg_file_25_fu_390;
        reg_file_58_reg_2768 <= reg_file_26_fu_394;
        reg_file_59_reg_2774 <= reg_file_27_fu_398;
        reg_file_60_reg_2780 <= reg_file_28_fu_402;
        reg_file_61_reg_2786 <= reg_file_29_fu_406;
        reg_file_62_reg_2792 <= reg_file_30_fu_410;
        reg_file_63_reg_2798 <= reg_file_31_fu_414;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        icmp_ln18_reg_3084 <= icmp_ln18_fu_2316_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        pc_1_reg_2599 <= ap_sig_allocacmp_pc_1;
    end
end

always @ (posedge ap_clk) begin
    if ((((d_i_is_load_reg_2859 == 1'd1) & (d_i_is_jalr_reg_2867 == 1'd0) & (d_i_type_reg_478 == 3'd2) & (1'b1 == ap_CS_fsm_state3)) | ((d_i_type_reg_478 == 3'd3) & (1'b1 == ap_CS_fsm_state3)))) begin
        reg_652 <= grp_fu_633_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1_pp0_stage0_iter0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if (((or_ln18_fu_2330_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_condition_exit_pp0_iter0_stage6 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage6 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((d_i_type_reg_478 == 3'd2)) begin
        ap_phi_mux_d_i_imm_5_phi_fu_527_p12 = sext_ln37_fu_1139_p1;
    end else if ((d_i_type_reg_478 == 3'd3)) begin
        ap_phi_mux_d_i_imm_5_phi_fu_527_p12 = sext_ln38_fu_1125_p1;
    end else if ((d_i_type_reg_478 == 3'd4)) begin
        ap_phi_mux_d_i_imm_5_phi_fu_527_p12 = sext_ln39_fu_1104_p1;
    end else if ((d_i_type_reg_478 == 3'd5)) begin
        ap_phi_mux_d_i_imm_5_phi_fu_527_p12 = {{instruction_reg_2804[31:12]}};
    end else if ((d_i_type_reg_478 == 3'd6)) begin
        ap_phi_mux_d_i_imm_5_phi_fu_527_p12 = d_i_imm_fu_1170_p5;
    end else begin
        ap_phi_mux_d_i_imm_5_phi_fu_527_p12 = 20'd0;
    end
end

always @ (*) begin
    if (((opcl_fu_1044_p4 == 3'd0) & (opch_fu_1034_p4 == 2'd1))) begin
        ap_phi_mux_d_i_type_phi_fu_481_p26 = 3'd3;
    end else if (((opcl_fu_1044_p4 == 3'd4) & (opch_fu_1034_p4 == 2'd1))) begin
        ap_phi_mux_d_i_type_phi_fu_481_p26 = 3'd1;
    end else if ((((opcl_fu_1044_p4 == 3'd5) & (opch_fu_1034_p4 == 2'd1)) | ((opcl_fu_1044_p4 == 3'd5) & (opch_fu_1034_p4 == 2'd0)))) begin
        ap_phi_mux_d_i_type_phi_fu_481_p26 = 3'd5;
    end else if (((opcl_fu_1044_p4 == 3'd0) & (opch_fu_1034_p4 == 2'd3))) begin
        ap_phi_mux_d_i_type_phi_fu_481_p26 = 3'd4;
    end else if ((((opcl_fu_1044_p4 == 3'd1) & (opch_fu_1034_p4 == 2'd3)) | ((opcl_fu_1044_p4 == 3'd4) & (opch_fu_1034_p4 == 2'd0)) | ((opcl_fu_1044_p4 == 3'd0) & (opch_fu_1034_p4 == 2'd0)))) begin
        ap_phi_mux_d_i_type_phi_fu_481_p26 = 3'd2;
    end else if (((opcl_fu_1044_p4 == 3'd3) & (opch_fu_1034_p4 == 2'd3))) begin
        ap_phi_mux_d_i_type_phi_fu_481_p26 = 3'd6;
    end else if (((opch_fu_1034_p4 == 2'd2) | (~(opcl_fu_1044_p4 == 3'd3) & ~(opcl_fu_1044_p4 == 3'd1) & ~(opcl_fu_1044_p4 == 3'd0) & (opch_fu_1034_p4 == 2'd3)) | (~(opcl_fu_1044_p4 == 3'd4) & ~(opcl_fu_1044_p4 == 3'd5) & ~(opcl_fu_1044_p4 == 3'd0) & (opch_fu_1034_p4 == 2'd1)) | (~(opcl_fu_1044_p4 == 3'd4) & ~(opcl_fu_1044_p4 == 3'd5) & ~(opcl_fu_1044_p4 == 3'd0) & (opch_fu_1034_p4 == 2'd0)))) begin
        ap_phi_mux_d_i_type_phi_fu_481_p26 = 3'd7;
    end else begin
        ap_phi_mux_d_i_type_phi_fu_481_p26 = ap_phi_reg_pp0_iter0_d_i_type_reg_478;
    end
end

always @ (*) begin
    if (((d_i_type_reg_478 == 3'd1) & (d_i_func3_reg_2828 == 3'd0))) begin
        ap_phi_mux_result_30_phi_fu_547_p48 = result_8_reg_3015;
    end else if (((d_i_type_reg_478 == 3'd1) & (d_i_func3_reg_2828 == 3'd1))) begin
        ap_phi_mux_result_30_phi_fu_547_p48 = result_9_reg_3010;
    end else if (((d_i_type_reg_478 == 3'd1) & (d_i_func3_reg_2828 == 3'd2))) begin
        ap_phi_mux_result_30_phi_fu_547_p48 = zext_ln62_fu_1766_p1;
    end else if (((d_i_type_reg_478 == 3'd1) & (d_i_func3_reg_2828 == 3'd3))) begin
        ap_phi_mux_result_30_phi_fu_547_p48 = zext_ln64_fu_1762_p1;
    end else if (((d_i_type_reg_478 == 3'd1) & (d_i_func3_reg_2828 == 3'd4))) begin
        ap_phi_mux_result_30_phi_fu_547_p48 = result_12_reg_2995;
    end else if (((d_i_type_reg_478 == 3'd1) & (d_i_func3_reg_2828 == 3'd5))) begin
        ap_phi_mux_result_30_phi_fu_547_p48 = result_15_reg_2990;
    end else if (((d_i_type_reg_478 == 3'd1) & (d_i_func3_reg_2828 == 3'd6))) begin
        ap_phi_mux_result_30_phi_fu_547_p48 = result_16_reg_2985;
    end else if (((d_i_is_load_reg_2859 == 1'd0) & (d_i_is_jalr_reg_2867 == 1'd0) & (d_i_type_reg_478 == 3'd2) & (d_i_is_op_imm_reg_2877 == 1'd1) & (d_i_func3_reg_2828 == 3'd0))) begin
        ap_phi_mux_result_30_phi_fu_547_p48 = result_21_reg_2970;
    end else if (((d_i_is_load_reg_2859 == 1'd0) & (d_i_is_jalr_reg_2867 == 1'd0) & (d_i_type_reg_478 == 3'd2) & (d_i_is_op_imm_reg_2877 == 1'd1) & (d_i_func3_reg_2828 == 3'd1))) begin
        ap_phi_mux_result_30_phi_fu_547_p48 = result_22_reg_2965;
    end else if (((d_i_is_load_reg_2859 == 1'd0) & (d_i_is_jalr_reg_2867 == 1'd0) & (d_i_type_reg_478 == 3'd2) & (d_i_is_op_imm_reg_2877 == 1'd1) & (d_i_func3_reg_2828 == 3'd2))) begin
        ap_phi_mux_result_30_phi_fu_547_p48 = zext_ln62_1_fu_1758_p1;
    end else if (((d_i_is_load_reg_2859 == 1'd0) & (d_i_is_jalr_reg_2867 == 1'd0) & (d_i_type_reg_478 == 3'd2) & (d_i_is_op_imm_reg_2877 == 1'd1) & (d_i_func3_reg_2828 == 3'd3))) begin
        ap_phi_mux_result_30_phi_fu_547_p48 = zext_ln64_1_fu_1754_p1;
    end else if (((d_i_is_load_reg_2859 == 1'd0) & (d_i_is_jalr_reg_2867 == 1'd0) & (d_i_type_reg_478 == 3'd2) & (d_i_is_op_imm_reg_2877 == 1'd1) & (d_i_func3_reg_2828 == 3'd4))) begin
        ap_phi_mux_result_30_phi_fu_547_p48 = result_25_reg_2950;
    end else if (((d_i_is_load_reg_2859 == 1'd0) & (d_i_is_jalr_reg_2867 == 1'd0) & (d_i_type_reg_478 == 3'd2) & (d_i_is_op_imm_reg_2877 == 1'd1) & (d_i_func3_reg_2828 == 3'd5))) begin
        ap_phi_mux_result_30_phi_fu_547_p48 = result_28_reg_2945;
    end else if (((d_i_is_load_reg_2859 == 1'd0) & (d_i_is_jalr_reg_2867 == 1'd0) & (d_i_type_reg_478 == 3'd2) & (d_i_is_op_imm_reg_2877 == 1'd1) & (d_i_func3_reg_2828 == 3'd6))) begin
        ap_phi_mux_result_30_phi_fu_547_p48 = result_29_reg_2940;
    end else if (((d_i_type_reg_478 == 3'd1) & (d_i_func3_reg_2828 == 3'd7))) begin
        ap_phi_mux_result_30_phi_fu_547_p48 = result_5_reg_3020;
    end else if (((d_i_is_load_reg_2859 == 1'd0) & (d_i_is_jalr_reg_2867 == 1'd0) & (d_i_type_reg_478 == 3'd2) & (d_i_is_op_imm_reg_2877 == 1'd1) & (d_i_func3_reg_2828 == 3'd7))) begin
        ap_phi_mux_result_30_phi_fu_547_p48 = result_18_reg_2975;
    end else if (((d_i_type_reg_478 == 3'd3) | ((d_i_is_load_reg_2859 == 1'd1) & (d_i_is_jalr_reg_2867 == 1'd0) & (d_i_type_reg_478 == 3'd2)))) begin
        ap_phi_mux_result_30_phi_fu_547_p48 = reg_652;
    end else if ((d_i_type_reg_478 == 3'd4)) begin
        ap_phi_mux_result_30_phi_fu_547_p48 = zext_ln108_fu_1750_p1;
    end else if ((d_i_type_reg_478 == 3'd5)) begin
        ap_phi_mux_result_30_phi_fu_547_p48 = result_3_reg_2930;
    end else begin
        ap_phi_mux_result_30_phi_fu_547_p48 = ap_phi_reg_pp0_iter0_result_30_reg_543;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_pc_1 = trunc_ln43_fu_658_p1;
    end else begin
        ap_sig_allocacmp_pc_1 = pc_fu_286;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        code_ram_EN_A_local = 1'b1;
    end else begin
        code_ram_EN_A_local = 1'b0;
    end
end

always @ (*) begin
    if (((msize_reg_3032 == 2'd1) & (1'b1 == ap_CS_fsm_state5) & (d_i_is_store_reg_2863 == 1'd1))) begin
        data_ram_Addr_A_orig = zext_ln236_3_fu_1886_p1;
    end else if (((d_i_is_load_reg_2859 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        data_ram_Addr_A_orig = zext_ln175_fu_1881_p1;
    end else if (((msize_fu_1774_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_is_store_reg_2863 == 1'd1))) begin
        data_ram_Addr_A_orig = zext_ln233_3_fu_1876_p1;
    end else if (((msize_fu_1774_p4 == 2'd2) & (1'b1 == ap_CS_fsm_state4) & (d_i_is_store_reg_2863 == 1'd1))) begin
        data_ram_Addr_A_orig = zext_ln239_fu_1789_p1;
    end else begin
        data_ram_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((d_i_is_store_reg_2863 == 1'd1)) begin
        if (((msize_reg_3032 == 2'd1) & (1'b1 == ap_CS_fsm_state5))) begin
            data_ram_Din_A_local = shl_ln236_2_reg_3046;
        end else if (((msize_fu_1774_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state4))) begin
            data_ram_Din_A_local = shl_ln233_2_fu_1869_p2;
        end else if (((msize_fu_1774_p4 == 2'd2) & (1'b1 == ap_CS_fsm_state4))) begin
            data_ram_Din_A_local = rv2_reg_2918;
        end else begin
            data_ram_Din_A_local = 'bx;
        end
    end else begin
        data_ram_Din_A_local = 'bx;
    end
end

always @ (*) begin
    if ((((d_i_is_load_reg_2859 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((msize_reg_3032 == 2'd1) & (1'b1 == ap_CS_fsm_state5) & (d_i_is_store_reg_2863 == 1'd1)) | ((msize_fu_1774_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_is_store_reg_2863 == 1'd1)) | ((msize_fu_1774_p4 == 2'd2) & (1'b1 == ap_CS_fsm_state4) & (d_i_is_store_reg_2863 == 1'd1)))) begin
        data_ram_EN_A_local = 1'b1;
    end else begin
        data_ram_EN_A_local = 1'b0;
    end
end

always @ (*) begin
    if ((d_i_is_store_reg_2863 == 1'd1)) begin
        if (((msize_reg_3032 == 2'd1) & (1'b1 == ap_CS_fsm_state5))) begin
            data_ram_WEN_A_local = shl_ln236_reg_3041;
        end else if (((msize_fu_1774_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state4))) begin
            data_ram_WEN_A_local = shl_ln233_fu_1850_p2;
        end else if (((msize_fu_1774_p4 == 2'd2) & (1'b1 == ap_CS_fsm_state4))) begin
            data_ram_WEN_A_local = 4'd15;
        end else begin
            data_ram_WEN_A_local = 4'd0;
        end
    end else begin
        data_ram_WEN_A_local = 4'd0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (or_ln18_fu_2330_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        nb_instruction_ap_vld = 1'b1;
    end else begin
        nb_instruction_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a01_fu_1770_p1 = ap_phi_mux_result_30_phi_fu_547_p48[1:0];

assign a1_1_fu_1890_p3 = result_30_reg_543[32'd1];

assign add_ln138_fu_2279_p2 = (trunc_ln251_reg_2913 + trunc_ln138_fu_2275_p1);

assign add_ln147_fu_2260_p2 = (conv25_i110_i_i_pn_fu_2252_p3 + pc_1_reg_2599);

assign add_ln153_fu_2227_p2 = (trunc_ln6_fu_2217_p4 + pc_1_reg_2599);

assign add_ln40_fu_2338_p2 = (nbi_fu_282 + 32'd1);

assign and_ln22_fu_2047_p2 = (icmp_ln22_fu_2019_p2 & icmp_ln22_1_fu_2041_p2);

assign and_ln55_1_fu_1637_p2 = (f7_6_reg_2851 & d_i_is_r_type_reg_2889);

assign and_ln55_fu_1720_p2 = (f7_6_reg_2851 & d_i_is_r_type_reg_2889);

assign and_ln_fu_1806_p3 = {{tmp_fu_1798_p3}, {1'd0}};

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

assign ap_done = ap_done_sig;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage6;

assign ap_phi_reg_pp0_iter0_d_i_imm_5_reg_523 = 20'd0;

assign ap_phi_reg_pp0_iter0_d_i_type_reg_478 = 'bx;

assign ap_ready = ap_ready_sig;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign b_fu_1971_p10 = {{{icmp_ln188_fu_1946_p2}, {icmp_ln188_1_fu_1951_p2}}, {icmp_ln188_2_fu_1956_p2}};

assign b_fu_1971_p2 = {{data_ram_Dout_A[23:16]}};

assign b_fu_1971_p4 = {{data_ram_Dout_A[15:8]}};

assign b_fu_1971_p6 = data_ram_Dout_A[7:0];

assign b_fu_1971_p8 = {{data_ram_Dout_A[31:24]}};

assign b_fu_1971_p9 = 'bx;

assign code_ram_Addr_A = code_ram_Addr_A_orig << 32'd2;

assign code_ram_Addr_A_orig = zext_ln12_fu_835_p1;

assign code_ram_Clk_A = ap_clk;

assign code_ram_Din_A = 32'd0;

assign code_ram_EN_A = code_ram_EN_A_local;

assign code_ram_Rst_A = ap_rst_n_inv;

assign code_ram_WEN_A = 4'd0;

assign cond_fu_2213_p1 = ap_phi_reg_pp0_iter0_result_35_reg_600[0:0];

assign conv25_i110_i_i_pn_fu_2252_p3 = ((cond_fu_2213_p1[0:0] == 1'b1) ? trunc_ln5_fu_2242_p4 : 15'd1);

assign d_i_imm_2_fu_1130_p4 = {{instruction_reg_2804[31:20]}};

assign d_i_imm_3_fu_1118_p3 = {{tmp_2_fu_1109_p4}, {d_i_rd_reg_2817}};

assign d_i_imm_4_fu_1095_p5 = {{{{d_imm_inst_31_reg_2897}, {d_imm_inst_7_reg_2908}}, {tmp_4_fu_1086_p4}}, {d_imm_inst_11_8_reg_2903}};

assign d_i_imm_fu_1170_p5 = {{{{d_imm_inst_31_reg_2897}, {d_imm_inst_19_12_reg_2823}}, {tmp_6_fu_1154_p3}}, {tmp_1_fu_1161_p4}};

assign d_i_is_jalr_fu_1016_p2 = ((d_i_opcode_fu_936_p4 == 5'd25) ? 1'b1 : 1'b0);

assign d_i_is_load_fu_1004_p2 = ((d_i_opcode_fu_936_p4 == 5'd0) ? 1'b1 : 1'b0);

assign d_i_is_lui_fu_1022_p2 = ((d_i_opcode_fu_936_p4 == 5'd13) ? 1'b1 : 1'b0);

assign d_i_is_op_imm_fu_1028_p2 = ((d_i_opcode_fu_936_p4 == 5'd4) ? 1'b1 : 1'b0);

assign d_i_is_r_type_fu_1054_p2 = ((ap_phi_mux_d_i_type_phi_fu_481_p26 == 3'd1) ? 1'b1 : 1'b0);

assign d_i_is_store_fu_1010_p2 = ((d_i_opcode_fu_936_p4 == 5'd8) ? 1'b1 : 1'b0);

assign d_i_opcode_fu_936_p4 = {{code_ram_Dout_A[6:2]}};

assign data_ram_Addr_A = data_ram_Addr_A_orig << 32'd2;

assign data_ram_Clk_A = ap_clk;

assign data_ram_Din_A = data_ram_Din_A_local;

assign data_ram_EN_A = data_ram_EN_A_local;

assign data_ram_Rst_A = ap_rst_n_inv;

assign data_ram_WEN_A = data_ram_WEN_A_local;

assign grp_fu_625_p2 = ((rv1_fu_1181_p67 < rv2_fu_1291_p67) ? 1'b1 : 1'b0);

assign grp_fu_629_p2 = (($signed(rv1_fu_1181_p67) < $signed(rv2_fu_1291_p67)) ? 1'b1 : 1'b0);

assign grp_fu_633_p2 = ($signed(rv1_fu_1181_p67) + $signed(sext_ln85_fu_1396_p1));

assign grp_fu_637_p4 = {{ap_phi_mux_result_30_phi_fu_547_p48[16:2]}};

assign grp_fu_647_p2 = (pc_1_reg_2599 + 15'd1);

assign h0_fu_1912_p1 = data_ram_Dout_A[15:0];

assign h1_fu_1936_p4 = {{data_ram_Dout_A[31:16]}};

assign h_fu_2003_p3 = ((a1_1_fu_1890_p3[0:0] == 1'b1) ? h1_fu_1936_p4 : h0_fu_1912_p1);

assign icmp_ln188_1_fu_1951_p2 = ((a01_reg_3025 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln188_2_fu_1956_p2 = ((a01_reg_3025 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln188_fu_1946_p2 = ((a01_reg_3025 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln18_1_fu_2324_p2 = ((pc_fu_286 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln18_fu_2316_p2 = ((instruction_reg_2804 != 32'd32871) ? 1'b1 : 1'b0);

assign icmp_ln22_1_fu_2041_p2 = ((or_ln_fu_2033_p3 != 5'd24) ? 1'b1 : 1'b0);

assign icmp_ln22_fu_2019_p2 = ((d_i_rd_reg_2817 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln31_1_fu_1482_p2 = ((d_i_func3_reg_2828 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln31_2_fu_1487_p2 = ((d_i_func3_reg_2828 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln31_3_fu_1492_p2 = ((d_i_func3_reg_2828 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln31_4_fu_1497_p2 = ((d_i_func3_reg_2828 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln31_5_fu_1502_p2 = ((d_i_func3_reg_2828 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln31_6_fu_1507_p2 = ((d_i_func3_reg_2828 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln31_fu_1477_p2 = ((d_i_func3_reg_2828 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln37_fu_1459_p2 = (($signed(rv1_fu_1181_p67) < $signed(rv2_fu_1291_p67)) ? 1'b1 : 1'b0);

assign imm12_fu_1401_p3 = {{ap_phi_mux_d_i_imm_5_phi_fu_527_p12}, {12'd0}};

assign msize_fu_1774_p4 = {{instruction_reg_2804[13:12]}};

assign npc4_fu_1414_p2 = (pc4_fu_1409_p2 + 15'd4);

assign opch_fu_1034_p4 = {{code_ram_Dout_A[6:5]}};

assign opcl_fu_1044_p4 = {{code_ram_Dout_A[4:2]}};

assign or_ln18_fu_2330_p2 = (icmp_ln18_reg_3084 | icmp_ln18_1_fu_2324_p2);

assign or_ln31_fu_1512_p2 = (icmp_ln31_6_fu_1507_p2 | icmp_ln31_5_fu_1502_p2);

assign or_ln_fu_2033_p3 = {{1'd1}, {tmp_8_fu_2024_p4}};

assign pc4_fu_1409_p2 = pc_1_reg_2599 << 15'd2;

assign result_12_fu_1704_p2 = (rv2_fu_1291_p67 ^ rv1_fu_1181_p67);

assign result_13_fu_1685_p2 = $signed(rv1_fu_1181_p67) >>> zext_ln69_fu_1681_p1;

assign result_14_fu_1691_p2 = rv1_fu_1181_p67 >> zext_ln69_fu_1681_p1;

assign result_15_fu_1697_p3 = ((f7_6_reg_2851[0:0] == 1'b1) ? result_13_fu_1685_p2 : result_14_fu_1691_p2);

assign result_16_fu_1675_p2 = (rv2_fu_1291_p67 | rv1_fu_1181_p67);

assign result_18_fu_1655_p2 = (sext_ln85_fu_1396_p1 & rv1_fu_1181_p67);

assign result_19_fu_1641_p2 = ($signed(rv1_fu_1181_p67) - $signed(sext_ln85_fu_1396_p1));

assign result_1_fu_1534_p10 = ((rv1_fu_1181_p67 == rv2_fu_1291_p67) ? 1'b1 : 1'b0);

assign result_1_fu_1534_p14 = (grp_fu_625_p2 ^ 1'd1);

assign result_1_fu_1534_p15 = 'bx;

assign result_1_fu_1534_p16 = {{{{{{icmp_ln31_fu_1477_p2}, {icmp_ln31_1_fu_1482_p2}}, {icmp_ln31_2_fu_1487_p2}}, {icmp_ln31_3_fu_1492_p2}}, {icmp_ln31_4_fu_1497_p2}}, {or_ln31_fu_1512_p2}};

assign result_1_fu_1534_p2 = ((rv1_fu_1181_p67 < rv2_fu_1291_p67) ? 1'b1 : 1'b0);

assign result_1_fu_1534_p4 = (icmp_ln37_fu_1459_p2 ^ 1'd1);

assign result_1_fu_1534_p6 = (($signed(rv1_fu_1181_p67) < $signed(rv2_fu_1291_p67)) ? 1'b1 : 1'b0);

assign result_1_fu_1534_p8 = ((rv1_fu_1181_p67 != rv2_fu_1291_p67) ? 1'b1 : 1'b0);

assign result_21_fu_1647_p3 = ((and_ln55_1_fu_1637_p2[0:0] == 1'b1) ? result_19_fu_1641_p2 : grp_fu_633_p2);

assign result_22_fu_1631_p2 = rv1_fu_1181_p67 << zext_ln60_1_fu_1627_p1;

assign result_23_fu_1621_p2 = (($signed(rv1_fu_1181_p67) < $signed(sext_ln85_fu_1396_p1)) ? 1'b1 : 1'b0);

assign result_24_fu_1615_p2 = ((rv1_fu_1181_p67 < sext_ln85_fu_1396_p1) ? 1'b1 : 1'b0);

assign result_25_fu_1609_p2 = (sext_ln85_fu_1396_p1 ^ rv1_fu_1181_p67);

assign result_26_fu_1590_p2 = $signed(rv1_fu_1181_p67) >>> zext_ln69_1_fu_1586_p1;

assign result_27_fu_1596_p2 = rv1_fu_1181_p67 >> zext_ln69_1_fu_1586_p1;

assign result_28_fu_1602_p3 = ((f7_6_reg_2851[0:0] == 1'b1) ? result_26_fu_1590_p2 : result_27_fu_1596_p2);

assign result_29_fu_1580_p2 = (sext_ln85_fu_1396_p1 | rv1_fu_1181_p67);

assign result_2_fu_1428_p2 = (imm12_fu_1401_p3 + zext_ln114_fu_1424_p1);

assign result_3_fu_1434_p3 = ((d_i_is_lui_reg_2872[0:0] == 1'b1) ? imm12_fu_1401_p3 : result_2_fu_1428_p2);

assign result_5_fu_1744_p2 = (rv2_fu_1291_p67 & rv1_fu_1181_p67);

assign result_6_fu_1724_p2 = (rv1_fu_1181_p67 - rv2_fu_1291_p67);

assign result_7_fu_1730_p2 = (rv2_fu_1291_p67 + rv1_fu_1181_p67);

assign result_8_fu_1736_p3 = ((and_ln55_fu_1720_p2[0:0] == 1'b1) ? result_6_fu_1724_p2 : result_7_fu_1730_p2);

assign result_9_fu_1714_p2 = rv1_fu_1181_p67 << zext_ln60_fu_1710_p1;

assign rv1_fu_1181_p65 = 'bx;

assign rv2_01_fu_1786_p1 = rv2_reg_2918[15:0];

assign rv2_0_fu_1783_p1 = rv2_reg_2918[7:0];

assign rv2_fu_1291_p65 = 'bx;

assign select_ln136_fu_2294_p3 = ((d_i_is_jalr_reg_2867[0:0] == 1'b1) ? trunc_ln4_fu_2284_p4 : grp_fu_647_p2);

assign sext_ln195_fu_1995_p1 = b_fu_1971_p11;

assign sext_ln199_fu_2011_p1 = h_fu_2003_p3;

assign sext_ln37_fu_1139_p1 = $signed(d_i_imm_2_fu_1130_p4);

assign sext_ln38_fu_1125_p1 = $signed(d_i_imm_3_fu_1118_p3);

assign sext_ln39_fu_1104_p1 = $signed(d_i_imm_4_fu_1095_p5);

assign sext_ln85_fu_1396_p1 = ap_phi_mux_d_i_imm_5_phi_fu_527_p12;

assign shift_1_fu_1669_p3 = ((d_i_is_r_type_reg_2889[0:0] == 1'b1) ? shift_fu_1665_p1 : d_i_rs2_reg_2844);

assign shift_2_fu_1570_p1 = ap_phi_mux_d_i_imm_5_phi_fu_527_p12[4:0];

assign shift_3_fu_1574_p3 = ((d_i_is_r_type_reg_2889[0:0] == 1'b1) ? shift_2_fu_1570_p1 : d_i_rs2_reg_2844);

assign shift_fu_1665_p1 = rv2_fu_1291_p67[4:0];

assign shl_ln233_1_fu_1857_p3 = {{a01_fu_1770_p1}, {3'd0}};

assign shl_ln233_2_fu_1869_p2 = zext_ln233_fu_1842_p1 << zext_ln233_2_fu_1865_p1;

assign shl_ln233_fu_1850_p2 = 4'd1 << zext_ln233_1_fu_1846_p1;

assign shl_ln236_1_fu_1824_p3 = {{tmp_fu_1798_p3}, {4'd0}};

assign shl_ln236_2_fu_1836_p2 = zext_ln236_fu_1794_p1 << zext_ln236_2_fu_1832_p1;

assign shl_ln236_fu_1818_p2 = 4'd3 << zext_ln236_1_fu_1814_p1;

assign tmp_1_fu_1161_p4 = {{instruction_reg_2804[30:21]}};

assign tmp_2_fu_1109_p4 = {{instruction_reg_2804[31:25]}};

assign tmp_4_fu_1086_p4 = {{instruction_reg_2804[30:25]}};

assign tmp_6_fu_1154_p3 = instruction_reg_2804[32'd20];

assign tmp_8_fu_2024_p4 = {{instruction_reg_2804[5:2]}};

assign tmp_fu_1798_p3 = ap_phi_mux_result_30_phi_fu_547_p48[32'd1];

assign trunc_ln138_fu_2275_p1 = d_i_imm_5_reg_523[16:0];

assign trunc_ln251_fu_1287_p1 = rv1_fu_1181_p67[16:0];

assign trunc_ln43_fu_658_p1 = start_pc[14:0];

assign trunc_ln4_fu_2284_p4 = {{add_ln138_fu_2279_p2[16:2]}};

assign trunc_ln5_fu_2242_p4 = {{d_i_imm_5_reg_523[15:1]}};

assign trunc_ln6_fu_2217_p4 = {{d_i_imm_5_reg_523[15:1]}};

assign zext_ln108_fu_1750_p1 = result_1_reg_2935;

assign zext_ln114_fu_1424_p1 = pc4_fu_1409_p2;

assign zext_ln117_fu_1420_p1 = npc4_fu_1414_p2;

assign zext_ln12_fu_835_p1 = ap_sig_allocacmp_pc_1;

assign zext_ln175_fu_1881_p1 = grp_fu_637_p4;

assign zext_ln196_fu_1999_p1 = $unsigned(b_fu_1971_p11);

assign zext_ln200_fu_2015_p1 = $unsigned(h_fu_2003_p3);

assign zext_ln233_1_fu_1846_p1 = a01_fu_1770_p1;

assign zext_ln233_2_fu_1865_p1 = shl_ln233_1_fu_1857_p3;

assign zext_ln233_3_fu_1876_p1 = grp_fu_637_p4;

assign zext_ln233_fu_1842_p1 = rv2_0_fu_1783_p1;

assign zext_ln236_1_fu_1814_p1 = and_ln_fu_1806_p3;

assign zext_ln236_2_fu_1832_p1 = shl_ln236_1_fu_1824_p3;

assign zext_ln236_3_fu_1886_p1 = a1_reg_3036;

assign zext_ln236_fu_1794_p1 = rv2_01_fu_1786_p1;

assign zext_ln239_fu_1789_p1 = grp_fu_637_p4;

assign zext_ln60_1_fu_1627_p1 = shift_3_fu_1574_p3;

assign zext_ln60_fu_1710_p1 = shift_1_fu_1669_p3;

assign zext_ln62_1_fu_1758_p1 = result_23_reg_2960;

assign zext_ln62_fu_1766_p1 = result_10_reg_3005;

assign zext_ln64_1_fu_1754_p1 = result_24_reg_2955;

assign zext_ln64_fu_1762_p1 = result_11_reg_3000;

assign zext_ln69_1_fu_1586_p1 = shift_3_fu_1574_p3;

assign zext_ln69_fu_1681_p1 = shift_1_fu_1669_p3;

assign zext_ln95_fu_1661_p1 = npc4_fu_1414_p2;

always @ (posedge ap_clk) begin
    result_3_reg_2930[1:0] <= 2'b00;
    ap_phi_reg_pp0_iter0_result_30_reg_543[1:0] <= 2'b00;
    ap_phi_reg_pp0_iter0_result_30_reg_543[31:15] <= 17'b00000000000000000;
end

endmodule //rv32i_npp_ip
