<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="pool_core.cpp:37:23" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="sw.bb66.load.29" BundleName="gmem" VarName="feature_in" LoopLoc="pool_core.cpp:37:23" LoopName="VITIS_LOOP_37_5" ParentFunc="Pool(ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;8&gt;, ap_uint&lt;8&gt;, ap_uint&lt;2&gt;, float*, float*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="pool_core.cpp:37:23" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="sw.bb39.load.29" BundleName="gmem" VarName="feature_in" LoopLoc="pool_core.cpp:37:23" LoopName="VITIS_LOOP_37_5" ParentFunc="Pool(ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;8&gt;, ap_uint&lt;8&gt;, ap_uint&lt;2&gt;, float*, float*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="pool_core.cpp:37:23" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="sw.bb.load.29" BundleName="gmem" VarName="feature_in" LoopLoc="pool_core.cpp:37:23" LoopName="VITIS_LOOP_37_5" ParentFunc="Pool(ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;8&gt;, ap_uint&lt;8&gt;, ap_uint&lt;2&gt;, float*, float*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="pool_core.cpp:26:21" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" ID="for.end104.store.34" BundleName="gmem" VarName="feature_out" LoopLoc="pool_core.cpp:26:21" LoopName="VITIS_LOOP_26_3" ParentFunc="Pool(ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;8&gt;, ap_uint&lt;8&gt;, ap_uint&lt;2&gt;, float*, float*)"/>
</VitisHLS:BurstInfo>

