// Seed: 1973973504
module module_0 (
    input  tri  id_0,
    output wand id_1
);
  tri1 id_3;
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9;
  supply1 id_10;
  assign id_3  = 1;
  assign id_10 = id_3;
endmodule
module module_1 (
    input supply0 id_0,
    output wire id_1,
    output tri1 id_2,
    output tri0 id_3,
    output supply1 id_4,
    input uwire id_5,
    input tri1 id_6,
    input supply1 id_7,
    input wand id_8,
    output uwire id_9
);
  module_0(
      id_7, id_2
  );
  wire id_11;
  wire id_12;
  wor  id_13 = 1;
endmodule
