$date
	Sat Apr 15 20:01:47 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dev_tb $end
$var wire 32 ! y [31:0] $end
$var wire 1 " rdy $end
$var wire 1 # rd $end
$var reg 1 $ clk $end
$var reg 1 % rst $end
$var reg 1 & start $end
$var reg 32 ' x [31:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
0&
1%
0$
x#
x"
bx !
$end
#5000
b1 !
0#
1"
1$
#10000
0$
#15000
1$
#20000
0$
0%
#25000
1$
#30000
0$
#35000
1$
#40000
0$
1&
#45000
1#
0"
1$
#50000
b1000 '
0$
0&
#55000
b100000000 !
1$
#60000
b111 '
0$
#65000
b1000000000000000 !
1$
#70000
0$
#75000
b10000000000000000000000 !
1$
#80000
0$
#85000
b100000000000000000000000000000 !
1$
#90000
0$
#95000
b10000 !
1$
#100000
0$
#105000
b100000000000 !
1$
#110000
b101 '
0$
#115000
b10000000000000000 !
1$
#120000
b10 '
0$
#125000
b1000000000000000000 !
1$
#130000
b1 '
0$
#135000
b10000000000000000000 !
1$
#140000
b1001 '
0$
#145000
b10000000000000000000000000000 !
1$
#150000
b1000 '
0$
#155000
b10000 !
1$
#160000
b111 '
0$
#165000
b100000000000 !
1$
#170000
b1001 '
0$
#175000
b100000000000000000000 !
1$
#180000
b10 '
0$
#185000
b10000000000000000000000 !
1$
#190000
b1001 '
0$
#195000
b10000000000000000000000000000000 !
1$
#200000
b110 '
0$
#205000
b100000 !
1$
#210000
b111 '
0$
#215000
b1000000000000 !
1$
#220000
b10 '
0$
#225000
b100000000000000 !
1$
#230000
b101 '
0$
#235000
b10000000000000000000 !
1$
#240000
0$
#245000
b1000000000000000000000000 !
1$
#250000
b100 '
0$
#255000
b10000000000000000000000000000 !
1$
#260000
b1001 '
0$
#265000
b100000 !
1$
#270000
b110 '
0$
#275000
b100000000000 !
1$
#280000
b0 '
0$
#285000
1$
#290000
b1000 '
0$
#295000
b10000000000000000000 !
1$
#300000
0$
