Loading plugins phase: Elapsed time ==> 5s.480ms
Initializing data phase: Elapsed time ==> 17s.558ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Mike\Documents\PulseSensor\usbtest1.cydsn\usbtest1.cyprj -d CY8C5568AXI-060 -s C:\Users\Mike\Documents\PulseSensor\usbtest1.cydsn\Generated_Source\PSoC5 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: prj.M0245: information: PSoC 5LP provides many improvements over PSoC 5. Learn more about migrating to PSoC 5LP at www.cypress.com/go/PSoC5LP
 * usbtest1 ()

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 16s.167ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.218ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  usbtest1.v
Program  :   C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mike\Documents\PulseSensor\usbtest1.cydsn\usbtest1.cyprj -dcpsoc3 usbtest1.v -verilog
======================================================================

======================================================================
Compiling:  usbtest1.v
Program  :   C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mike\Documents\PulseSensor\usbtest1.cydsn\usbtest1.cyprj -dcpsoc3 usbtest1.v -verilog
======================================================================

======================================================================
Compiling:  usbtest1.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mike\Documents\PulseSensor\usbtest1.cydsn\usbtest1.cyprj -dcpsoc3 -verilog usbtest1.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Jan 07 17:07:31 2013


======================================================================
Compiling:  usbtest1.v
Program  :   vpp
Options  :    -yv2 -q10 usbtest1.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Jan 07 17:07:31 2013

Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_70\AMux_v1_70.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'usbtest1.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  usbtest1.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mike\Documents\PulseSensor\usbtest1.cydsn\usbtest1.cyprj -dcpsoc3 -verilog usbtest1.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Jan 07 17:07:34 2013

Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Mike\Documents\PulseSensor\usbtest1.cydsn\codegentemp\usbtest1.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Mike\Documents\PulseSensor\usbtest1.cydsn\codegentemp\usbtest1.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_70\AMux_v1_70.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.

tovif:  No errors.


======================================================================
Compiling:  usbtest1.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mike\Documents\PulseSensor\usbtest1.cydsn\usbtest1.cyprj -dcpsoc3 -verilog usbtest1.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Jan 07 17:07:35 2013

Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Mike\Documents\PulseSensor\usbtest1.cydsn\codegentemp\usbtest1.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Mike\Documents\PulseSensor\usbtest1.cydsn\codegentemp\usbtest1.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_70\AMux_v1_70.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\IDAC8:Net_157\


Deleted 1 User equation or component.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing Net_286 to Net_294
Aliasing zero to Net_294
Aliasing one to tmpOE__Current_Source_net_0
Aliasing tmpOE__Pin_Ground_net_0 to tmpOE__Current_Source_net_0
Aliasing tmpOE__Mux0_0_net_0 to tmpOE__Current_Source_net_0
Aliasing tmpOE__Mux0_1_net_0 to tmpOE__Current_Source_net_0
Aliasing tmpOE__Mux0_2_net_0 to tmpOE__Current_Source_net_0
Aliasing tmpOE__Mux0_3_net_0 to tmpOE__Current_Source_net_0
Aliasing tmpOE__Mux1_0_net_0 to tmpOE__Current_Source_net_0
Aliasing tmpOE__Mux1_1_net_0 to tmpOE__Current_Source_net_0
Aliasing tmpOE__Mux1_2_net_0 to tmpOE__Current_Source_net_0
Aliasing tmpOE__Mux1_3_net_0 to tmpOE__Current_Source_net_0
Aliasing \IDAC8:Net_125\ to Net_294
Aliasing \IDAC8:Net_194\ to Net_294
Aliasing \IDAC8:Net_195\ to Net_294
Aliasing \ADC_SAR_1:vp_ctl_0\ to Net_294
Aliasing \ADC_SAR_1:vp_ctl_2\ to Net_294
Aliasing \ADC_SAR_1:vn_ctl_1\ to Net_294
Aliasing \ADC_SAR_1:vn_ctl_3\ to Net_294
Aliasing \ADC_SAR_1:vp_ctl_1\ to Net_294
Aliasing \ADC_SAR_1:vp_ctl_3\ to Net_294
Aliasing \ADC_SAR_1:vn_ctl_0\ to Net_294
Aliasing \ADC_SAR_1:vn_ctl_2\ to Net_294
Aliasing \USBUART_1:tmpOE__Dm_net_0\ to tmpOE__Current_Source_net_0
Aliasing \USBUART_1:tmpOE__Dp_1_net_0\ to tmpOE__Current_Source_net_0
Aliasing \ADC_SAR_0:vp_ctl_0\ to Net_294
Aliasing \ADC_SAR_0:vp_ctl_2\ to Net_294
Aliasing \ADC_SAR_0:vn_ctl_1\ to Net_294
Aliasing \ADC_SAR_0:vn_ctl_3\ to Net_294
Aliasing \ADC_SAR_0:vp_ctl_1\ to Net_294
Aliasing \ADC_SAR_0:vp_ctl_3\ to Net_294
Aliasing \ADC_SAR_0:vn_ctl_0\ to Net_294
Aliasing \ADC_SAR_0:vn_ctl_2\ to Net_294
Removing Lhs of wire Net_286[1] = Net_294[0]
Removing Lhs of wire zero[4] = Net_294[0]
Removing Lhs of wire one[10] = tmpOE__Current_Source_net_0[3]
Removing Lhs of wire tmpOE__Pin_Ground_net_0[30] = tmpOE__Current_Source_net_0[3]
Removing Lhs of wire tmpOE__Mux0_0_net_0[37] = tmpOE__Current_Source_net_0[3]
Removing Lhs of wire tmpOE__Mux0_1_net_0[44] = tmpOE__Current_Source_net_0[3]
Removing Lhs of wire tmpOE__Mux0_2_net_0[51] = tmpOE__Current_Source_net_0[3]
Removing Lhs of wire tmpOE__Mux0_3_net_0[58] = tmpOE__Current_Source_net_0[3]
Removing Lhs of wire tmpOE__Mux1_0_net_0[65] = tmpOE__Current_Source_net_0[3]
Removing Lhs of wire tmpOE__Mux1_1_net_0[72] = tmpOE__Current_Source_net_0[3]
Removing Lhs of wire tmpOE__Mux1_2_net_0[79] = tmpOE__Current_Source_net_0[3]
Removing Lhs of wire tmpOE__Mux1_3_net_0[86] = tmpOE__Current_Source_net_0[3]
Removing Lhs of wire \IDAC8:Net_125\[93] = Net_294[0]
Removing Lhs of wire \IDAC8:Net_158\[94] = Net_294[0]
Removing Lhs of wire \IDAC8:Net_123\[95] = Net_294[0]
Removing Lhs of wire \IDAC8:Net_194\[99] = Net_294[0]
Removing Lhs of wire \IDAC8:Net_195\[100] = Net_294[0]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_0\[106] = Net_294[0]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_2\[107] = Net_294[0]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_1\[108] = Net_294[0]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_3\[109] = Net_294[0]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_1\[110] = Net_294[0]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_3\[111] = Net_294[0]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_0\[112] = Net_294[0]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_2\[113] = Net_294[0]
Removing Lhs of wire \ADC_SAR_1:Net_188\[116] = \ADC_SAR_1:Net_221\[115]
Removing Lhs of wire \USBUART_1:tmpOE__Dm_net_0\[183] = tmpOE__Current_Source_net_0[3]
Removing Lhs of wire \USBUART_1:tmpOE__Dp_1_net_0\[189] = tmpOE__Current_Source_net_0[3]
Removing Lhs of wire \ADC_SAR_0:vp_ctl_0\[199] = Net_294[0]
Removing Lhs of wire \ADC_SAR_0:vp_ctl_2\[200] = Net_294[0]
Removing Lhs of wire \ADC_SAR_0:vn_ctl_1\[201] = Net_294[0]
Removing Lhs of wire \ADC_SAR_0:vn_ctl_3\[202] = Net_294[0]
Removing Lhs of wire \ADC_SAR_0:vp_ctl_1\[203] = Net_294[0]
Removing Lhs of wire \ADC_SAR_0:vp_ctl_3\[204] = Net_294[0]
Removing Lhs of wire \ADC_SAR_0:vn_ctl_0\[205] = Net_294[0]
Removing Lhs of wire \ADC_SAR_0:vn_ctl_2\[206] = Net_294[0]
Removing Lhs of wire \ADC_SAR_0:Net_188\[209] = \ADC_SAR_0:Net_221\[208]

------------------------------------------------------
Aliased 0 equations, 37 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp
Warp Program   : C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mike\Documents\PulseSensor\usbtest1.cydsn\usbtest1.cyprj -dcpsoc3 usbtest1.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 5s.665ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V2.2.0.293, Family: PSoC3, Started at: Monday, 07 January 2013 17:07:36
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mike\Documents\PulseSensor\usbtest1.cydsn\usbtest1.cyprj -d CY8C5568AXI-060 usbtest1.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.057ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Automatic-assigning  clock 'ADC_SAR_0_theACLK'. Fanout=2, Signal=\ADC_SAR_0:Net_221\
    Analog  Clock 1: Automatic-assigning  clock 'ADC_SAR_1_theACLK'. Fanout=2, Signal=\ADC_SAR_1:Net_221\
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: \USBUART_1:Dp_1(0)\


Removing unused cells resulting from optimization
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Current_Source(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Current_Source(0)__PA ,
            analog_term => Net_327 ,
            annotation => Net_314 ,
            pad => Current_Source(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Mux0_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Mux0_0(0)__PA ,
            analog_term => Net_290 ,
            annotation => Net_314 ,
            pad => Mux0_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Mux0_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Mux0_1(0)__PA ,
            analog_term => Net_291 ,
            annotation => Net_112 ,
            pad => Mux0_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Mux0_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Mux0_2(0)__PA ,
            analog_term => Net_292 ,
            annotation => Net_183 ,
            pad => Mux0_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Mux0_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Mux0_3(0)__PA ,
            analog_term => Net_293 ,
            annotation => Net_80 ,
            pad => Mux0_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Mux1_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Mux1_0(0)__PA ,
            analog_term => Net_298 ,
            annotation => Net_86 ,
            pad => Mux1_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Mux1_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Mux1_1(0)__PA ,
            analog_term => Net_369 ,
            annotation => Net_127 ,
            pad => Mux1_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Mux1_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Mux1_2(0)__PA ,
            analog_term => Net_370 ,
            annotation => Net_87 ,
            pad => Mux1_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Mux1_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Mux1_3(0)__PA ,
            analog_term => Net_371 ,
            annotation => Net_126 ,
            pad => Mux1_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Ground(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Ground(0)__PA ,
            analog_term => Net_368 ,
            annotation => Net_118 ,
            pad => Pin_Ground(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART_1:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART_1:Dm(0)\__PA ,
            analog_term => \USBUART_1:Net_597\ ,
            pad => \USBUART_1:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART_1:Dp_1(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART_1:Dp_1(0)\__PA ,
            analog_term => \USBUART_1:Net_1000\ ,
            pad => \USBUART_1:Dp_1(0)_PAD\ );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_SAR_0:IRQ\
        PORT MAP (
            interrupt => Net_375 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_381 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:arb_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_79\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:bus_reset\
        PORT MAP (
            interrupt => \USBUART_1:Net_81\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ep_0\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ep_1\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ep_2\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ep_3\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ord_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_95\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:sof_int\
        PORT MAP (
            interrupt => Net_374 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital domain clock dividers :    0 :    8 :    8 :   0.00%
Analog domain clock dividers  :    2 :    2 :    4 :  50.00%
Pins                          :   15 :   55 :   70 :  21.43%
UDB Macrocells                :    0 :  192 :  192 :   0.00%
UDB Unique Pterms             :    0 :  384 :  384 :   0.00%
UDB Datapath Cells            :    0 :   24 :   24 :   0.00%
UDB Status Cells              :    0 :   24 :   24 :   0.00%
UDB Control Cells             :    0 :   24 :   24 :   0.00%
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :   10 :   22 :   32 :  31.25%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    1 :    3 :    4 :  25.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    1 :    0 :    1 : 100.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    2 :    0 :    2 : 100.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.064ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.311ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_7@[IOP=(0)][IoId=(7)] : Current_Source(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Mux0_0(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Mux0_1(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Mux0_2(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Mux0_3(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Mux1_0(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Mux1_1(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Mux1_2(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Mux1_3(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Pin_Ground(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART_1:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART_1:Dp_1(0)\ (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_0:ADC_SAR\
Vref[12]@[FFB(Vref,12)] : \ADC_SAR_0:vRef_Vdda\
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_1:ADC_SAR\
VIDAC[2]@[FFB(VIDAC,2)] : \IDAC8:viDAC8\
USB[0]@[FFB(USB,0)] : \USBUART_1:USB\
Log: apr.M0058: The analog placement iterative improvement is 38% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 96% done. (App=cydsfit)
Analog Placement Results:
IO_7@[IOP=(0)][IoId=(7)] : Current_Source(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Mux0_0(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Mux0_1(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Mux0_2(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Mux0_3(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Mux1_0(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Mux1_1(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Mux1_2(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Mux1_3(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Pin_Ground(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART_1:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART_1:Dp_1(0)\ (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_0:ADC_SAR\
Vref[12]@[FFB(Vref,12)] : \ADC_SAR_0:vRef_Vdda\
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_1:ADC_SAR\
VIDAC[2]@[FFB(VIDAC,2)] : \IDAC8:viDAC8\
USB[0]@[FFB(USB,0)] : \USBUART_1:USB\

Analog Placement phase: Elapsed time ==> 14s.258ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.029ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_17 {
    sar_1_vplus
  }
  Net: Net_290 {
    p1_7
  }
  Net: Net_291 {
    p1_6
  }
  Net: Net_292 {
    p1_4
  }
  Net: Net_293 {
    p1_2
  }
  Net: \ADC_SAR_0:Net_126\ {
    sar_1_vminus
  }
  Net: Net_368 {
    p0_0
    agl4_x_p0_0
    agl4
  }
  Net: Net_179 {
    sar_0_vplus
  }
  Net: Net_298 {
    p0_6
  }
  Net: Net_369 {
    p0_5
  }
  Net: Net_370 {
    p0_3
  }
  Net: Net_371 {
    p0_1
  }
  Net: \ADC_SAR_1:Net_126\ {
    sar_0_vminus
  }
  Net: Net_327 {
    vidac_2_iout
    p0_7_iout2_x_vidac_2_iout
    p0_7_iout2
    p0_7
  }
  Net: \ADC_SAR_0:Net_215\ {
  }
  Net: \ADC_SAR_0:Net_248\ {
    sar_0_vref
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    common_sar_vref_vdda_x_sar_0_vref_vdda_vdda_2
    common_sar_vref_vdda
    common_sar_vref_vdda_x_sar_1_vref_vdda_vdda_2
    sar_1_vref_vdda_vdda_2
    sar_1_vref_x_sar_1_vref_vdda_vdda_2
    sar_1_vref
  }
  Net: \ADC_SAR_0:Net_257\ {
  }
  Net: \ADC_SAR_1:Net_215\ {
  }
  Net: \ADC_SAR_1:Net_257\ {
  }
  Net: \IDAC8:Net_124\ {
  }
  Net: AmuxNet::AMux_0_CYAMUXSIDE_A {
    sar_1_vplus
    agr0_x_sar_1_vplus
    agr0
    agr0_x_p1_4
    agr3_x_sar_1_vplus
    agr3
    agr3_x_p1_7
    agr2_x_sar_1_vplus
    agr2
    agr2_x_p1_6
    agr2_x_p1_2
    p1_4
    p1_7
    p1_6
    p1_2
  }
  Net: AmuxNet::AMux_0_CYAMUXSIDE_B {
    sar_1_vminus
    agr4_x_sar_1_vminus
    agr4
    agl4_x_agr4
    agl4
  }
  Net: AmuxNet::AMux_1_CYAMUXSIDE_A {
    sar_0_vplus
    agl5_x_sar_0_vplus
    agl5
    agl5_x_p0_5
    agl6_x_sar_0_vplus
    agl6
    agl6_x_p0_6
    agl7_x_sar_0_vplus
    agl7
    agl7_x_p0_3
    agl5_x_p0_1
    p0_5
    p0_6
    p0_3
    p0_1
  }
  Net: AmuxNet::AMux_1_CYAMUXSIDE_B {
    sar_0_vminus
    agl4_x_sar_0_vminus
  }
}
Map of item to net {
  p0_0                                             -> Net_368
  agl4_x_p0_0                                      -> Net_368
  agl4                                             -> Net_368
  vidac_2_iout                                     -> Net_327
  p0_7_iout2_x_vidac_2_iout                        -> Net_327
  p0_7_iout2                                       -> Net_327
  p0_7                                             -> Net_327
  sar_0_vref                                       -> \ADC_SAR_0:Net_248\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \ADC_SAR_0:Net_248\
  sar_0_vref_vdda_vdda_2                           -> \ADC_SAR_0:Net_248\
  common_sar_vref_vdda_x_sar_0_vref_vdda_vdda_2    -> \ADC_SAR_0:Net_248\
  common_sar_vref_vdda                             -> \ADC_SAR_0:Net_248\
  common_sar_vref_vdda_x_sar_1_vref_vdda_vdda_2    -> \ADC_SAR_0:Net_248\
  sar_1_vref_vdda_vdda_2                           -> \ADC_SAR_0:Net_248\
  sar_1_vref_x_sar_1_vref_vdda_vdda_2              -> \ADC_SAR_0:Net_248\
  sar_1_vref                                       -> \ADC_SAR_0:Net_248\
  sar_1_vplus                                      -> Net_17
  p1_7                                             -> Net_290
  p1_6                                             -> Net_291
  p1_4                                             -> Net_292
  p1_2                                             -> Net_293
  sar_1_vminus                                     -> \ADC_SAR_0:Net_126\
  sar_0_vplus                                      -> Net_179
  p0_6                                             -> Net_298
  p0_5                                             -> Net_369
  p0_3                                             -> Net_370
  p0_1                                             -> Net_371
  sar_0_vminus                                     -> \ADC_SAR_1:Net_126\
  agr0_x_sar_1_vplus                               -> AmuxNet::AMux_0_CYAMUXSIDE_A
  agr0                                             -> AmuxNet::AMux_0_CYAMUXSIDE_A
  agr0_x_p1_4                                      -> AmuxNet::AMux_0_CYAMUXSIDE_A
  agr3_x_sar_1_vplus                               -> AmuxNet::AMux_0_CYAMUXSIDE_A
  agr3                                             -> AmuxNet::AMux_0_CYAMUXSIDE_A
  agr3_x_p1_7                                      -> AmuxNet::AMux_0_CYAMUXSIDE_A
  agr2_x_sar_1_vplus                               -> AmuxNet::AMux_0_CYAMUXSIDE_A
  agr2                                             -> AmuxNet::AMux_0_CYAMUXSIDE_A
  agr2_x_p1_6                                      -> AmuxNet::AMux_0_CYAMUXSIDE_A
  agr2_x_p1_2                                      -> AmuxNet::AMux_0_CYAMUXSIDE_A
  agr4_x_sar_1_vminus                              -> AmuxNet::AMux_0_CYAMUXSIDE_B
  agr4                                             -> AmuxNet::AMux_0_CYAMUXSIDE_B
  agl4_x_agr4                                      -> AmuxNet::AMux_0_CYAMUXSIDE_B
  agl5_x_sar_0_vplus                               -> AmuxNet::AMux_1_CYAMUXSIDE_A
  agl5                                             -> AmuxNet::AMux_1_CYAMUXSIDE_A
  agl5_x_p0_5                                      -> AmuxNet::AMux_1_CYAMUXSIDE_A
  agl6_x_sar_0_vplus                               -> AmuxNet::AMux_1_CYAMUXSIDE_A
  agl6                                             -> AmuxNet::AMux_1_CYAMUXSIDE_A
  agl6_x_p0_6                                      -> AmuxNet::AMux_1_CYAMUXSIDE_A
  agl7_x_sar_0_vplus                               -> AmuxNet::AMux_1_CYAMUXSIDE_A
  agl7                                             -> AmuxNet::AMux_1_CYAMUXSIDE_A
  agl7_x_p0_3                                      -> AmuxNet::AMux_1_CYAMUXSIDE_A
  agl5_x_p0_1                                      -> AmuxNet::AMux_1_CYAMUXSIDE_A
  agl4_x_sar_0_vminus                              -> AmuxNet::AMux_1_CYAMUXSIDE_B
}
Mux Info {
  Mux: AMux_0_CYAMUXSIDE_A {
     Mouth: Net_17
     Guts:  AmuxNet::AMux_0_CYAMUXSIDE_A
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   Net_290
      Outer: agr3_x_p1_7
      Inner: agr3_x_sar_1_vplus
      Path {
        p1_7
        agr3_x_p1_7
        agr3
        agr3_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 1 {
      Net:   Net_291
      Outer: agr2_x_p1_6
      Inner: __open__
      Path {
        p1_6
        agr2_x_p1_6
        agr2
        agr2_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 2 {
      Net:   Net_292
      Outer: agr0_x_p1_4
      Inner: agr0_x_sar_1_vplus
      Path {
        p1_4
        agr0_x_p1_4
        agr0
        agr0_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 3 {
      Net:   Net_293
      Outer: agr2_x_p1_2
      Inner: __open__
      Path {
        p1_2
        agr2_x_p1_2
        agr2
        agr2_x_sar_1_vplus
        sar_1_vplus
      }
    }
  }
  Mux: AMux_0_CYAMUXSIDE_B {
     Mouth: \ADC_SAR_0:Net_126\
     Guts:  AmuxNet::AMux_0_CYAMUXSIDE_B
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   Net_368
      Outer: agl4_x_agr4
      Inner: agr4_x_sar_1_vminus
      Path {
        agl4
        agl4_x_agr4
        agr4
        agr4_x_sar_1_vminus
        sar_1_vminus
      }
    }
    Arm: 1 {
      Net:   Net_368
      Outer: agl4_x_agr4
      Inner: agr4_x_sar_1_vminus
      Path {
        agl4
        agl4_x_agr4
        agr4
        agr4_x_sar_1_vminus
        sar_1_vminus
      }
    }
    Arm: 2 {
      Net:   Net_368
      Outer: agl4_x_agr4
      Inner: agr4_x_sar_1_vminus
      Path {
        agl4
        agl4_x_agr4
        agr4
        agr4_x_sar_1_vminus
        sar_1_vminus
      }
    }
    Arm: 3 {
      Net:   Net_368
      Outer: agl4_x_agr4
      Inner: agr4_x_sar_1_vminus
      Path {
        agl4
        agl4_x_agr4
        agr4
        agr4_x_sar_1_vminus
        sar_1_vminus
      }
    }
  }
  Mux: AMux_1_CYAMUXSIDE_A {
     Mouth: Net_179
     Guts:  AmuxNet::AMux_1_CYAMUXSIDE_A
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   Net_298
      Outer: agl6_x_p0_6
      Inner: agl6_x_sar_0_vplus
      Path {
        p0_6
        agl6_x_p0_6
        agl6
        agl6_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_369
      Outer: agl5_x_p0_5
      Inner: __open__
      Path {
        p0_5
        agl5_x_p0_5
        agl5
        agl5_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 2 {
      Net:   Net_370
      Outer: agl7_x_p0_3
      Inner: agl7_x_sar_0_vplus
      Path {
        p0_3
        agl7_x_p0_3
        agl7
        agl7_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 3 {
      Net:   Net_371
      Outer: agl5_x_p0_1
      Inner: __open__
      Path {
        p0_1
        agl5_x_p0_1
        agl5
        agl5_x_sar_0_vplus
        sar_0_vplus
      }
    }
  }
  Mux: AMux_1_CYAMUXSIDE_B {
     Mouth: \ADC_SAR_1:Net_126\
     Guts:  AmuxNet::AMux_1_CYAMUXSIDE_B
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   Net_368
      Outer: agl4_x_sar_0_vminus
      Inner: __open__
      Path {
        agl4_x_sar_0_vminus
        sar_0_vminus
      }
    }
    Arm: 1 {
      Net:   Net_368
      Outer: agl4_x_sar_0_vminus
      Inner: __open__
      Path {
        agl4_x_sar_0_vminus
        sar_0_vminus
      }
    }
    Arm: 2 {
      Net:   Net_368
      Outer: agl4_x_sar_0_vminus
      Inner: __open__
      Path {
        agl4_x_sar_0_vminus
        sar_0_vminus
      }
    }
    Arm: 3 {
      Net:   Net_368
      Outer: agl4_x_sar_0_vminus
      Inner: __open__
      Path {
        agl4_x_sar_0_vminus
        sar_0_vminus
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.102ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary">
No PLDs were packed.
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.007ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.080ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.003ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 142, final cost is 142 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          0 :       0.00 :       0.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =\ADC_SAR_0:IRQ\
        PORT MAP (
            interrupt => Net_375 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_381 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =\USBUART_1:bus_reset\
        PORT MAP (
            interrupt => \USBUART_1:Net_81\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(3)] 
    interrupt: Name =\USBUART_1:ep_0\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(4)] 
    interrupt: Name =\USBUART_1:ep_1\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(5)] 
    interrupt: Name =\USBUART_1:ep_2\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(6)] 
    interrupt: Name =\USBUART_1:ep_3\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(7)] 
    interrupt: Name =\USBUART_1:sof_int\
        PORT MAP (
            interrupt => Net_374 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART_1:arb_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_79\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(25)] 
    interrupt: Name =\USBUART_1:ord_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_95\ );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_Ground(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Ground(0)__PA ,
        analog_term => Net_368 ,
        annotation => Net_118 ,
        pad => Pin_Ground(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Mux1_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Mux1_3(0)__PA ,
        analog_term => Net_371 ,
        annotation => Net_126 ,
        pad => Mux1_3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Mux1_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Mux1_2(0)__PA ,
        analog_term => Net_370 ,
        annotation => Net_87 ,
        pad => Mux1_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Mux1_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Mux1_1(0)__PA ,
        analog_term => Net_369 ,
        annotation => Net_127 ,
        pad => Mux1_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Mux1_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Mux1_0(0)__PA ,
        analog_term => Net_298 ,
        annotation => Net_86 ,
        pad => Mux1_0(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Current_Source(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Current_Source(0)__PA ,
        analog_term => Net_327 ,
        annotation => Net_314 ,
        pad => Current_Source(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = Mux0_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Mux0_3(0)__PA ,
        analog_term => Net_293 ,
        annotation => Net_80 ,
        pad => Mux0_3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Mux0_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Mux0_2(0)__PA ,
        analog_term => Net_292 ,
        annotation => Net_183 ,
        pad => Mux0_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Mux0_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Mux0_1(0)__PA ,
        analog_term => Net_291 ,
        annotation => Net_112 ,
        pad => Mux0_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Mux0_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Mux0_0(0)__PA ,
        analog_term => Net_290 ,
        annotation => Net_314 ,
        pad => Mux0_0(0)_PAD );
    Properties:
    {
    }

Port 2 is empty
Port 3 is empty
Port 4 is empty
Port 5 is empty
Port 6 is empty
Port 12 is empty
Port 15 contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBUART_1:Dp_1(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART_1:Dp_1(0)\__PA ,
        analog_term => \USBUART_1:Net_1000\ ,
        pad => \USBUART_1:Dp_1(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART_1:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART_1:Dm(0)\__PA ,
        analog_term => \USBUART_1:Net_597\ ,
        pad => \USBUART_1:Dm(0)_PAD\ );
    Properties:
    {
    }

Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            aclk_glb_0 => \ADC_SAR_0:Net_221\ ,
            aclk_0 => \ADC_SAR_0:Net_221_local\ ,
            clk_a_dig_glb_0 => \ADC_SAR_0:Net_221_adig\ ,
            clk_a_dig_0 => \ADC_SAR_0:Net_221_adig_local\ ,
            aclk_glb_1 => \ADC_SAR_1:Net_221\ ,
            aclk_1 => \ADC_SAR_1:Net_221_local\ ,
            clk_a_dig_glb_1 => \ADC_SAR_1:Net_221_adig\ ,
            clk_a_dig_1 => \ADC_SAR_1:Net_221_adig_local\ );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: empty
Fixed Function block hod @ [FFB(Decimator,0)]: empty
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: empty
Fixed Function block hod @ [FFB(USB,0)]: 
    USB Block @ [FFB(USB,0)]: 
    usbcell: Name =\USBUART_1:USB\
        PORT MAP (
            dp => \USBUART_1:Net_1000\ ,
            dm => \USBUART_1:Net_597\ ,
            sof_int => Net_374 ,
            arb_int => \USBUART_1:Net_79\ ,
            usb_int => \USBUART_1:Net_81\ ,
            ept_int_8 => \USBUART_1:ept_int_8\ ,
            ept_int_7 => \USBUART_1:ept_int_7\ ,
            ept_int_6 => \USBUART_1:ept_int_6\ ,
            ept_int_5 => \USBUART_1:ept_int_5\ ,
            ept_int_4 => \USBUART_1:ept_int_4\ ,
            ept_int_3 => \USBUART_1:ept_int_3\ ,
            ept_int_2 => \USBUART_1:ept_int_2\ ,
            ept_int_1 => \USBUART_1:ept_int_1\ ,
            ept_int_0 => \USBUART_1:ept_int_0\ ,
            ord_int => \USBUART_1:Net_95\ ,
            dma_req_7 => \USBUART_1:dma_req_7\ ,
            dma_req_6 => \USBUART_1:dma_req_6\ ,
            dma_req_5 => \USBUART_1:dma_req_5\ ,
            dma_req_4 => \USBUART_1:dma_req_4\ ,
            dma_req_3 => \USBUART_1:dma_req_3\ ,
            dma_req_2 => \USBUART_1:dma_req_2\ ,
            dma_req_1 => \USBUART_1:dma_req_1\ ,
            dma_req_0 => \USBUART_1:dma_req_0\ ,
            dma_termin => \USBUART_1:Net_824\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(VIDAC,0)]: 
    VIDAC Block @ [FFB(VIDAC,2)]: 
    vidaccell: Name =\IDAC8:viDAC8\
        PORT MAP (
            vout => \IDAC8:Net_124\ ,
            iout => Net_327 );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Fixed Function block hod @ [FFB(Abuf,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: 
    Vref Block @ [FFB(Vref,12)]: 
    vrefcell: Name =\ADC_SAR_0:vRef_Vdda\
        PORT MAP (
            vout => \ADC_SAR_0:Net_248\ );
        Properties:
        {
            autoenable = 1
            guid = "206B3D12-10C8-4e0c-A050-DDD8AA31CF27"
            ignoresleep = 0
            name = "Vdda(HiZ)"
        }
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: 
    SAR @ [FFB(SAR,0)]: 
    sarcell: Name =\ADC_SAR_1:ADC_SAR\
        PORT MAP (
            vplus => Net_179 ,
            vminus => \ADC_SAR_1:Net_126\ ,
            ext_pin => \ADC_SAR_1:Net_215\ ,
            vrefhi_out => \ADC_SAR_1:Net_257\ ,
            vref => \ADC_SAR_0:Net_248\ ,
            clock => \ADC_SAR_1:Net_221\ ,
            pump_clock => \ADC_SAR_1:Net_221\ ,
            irq => \ADC_SAR_1:Net_252\ ,
            next => Net_384 ,
            data_out_udb_11 => \ADC_SAR_1:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_1:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_1:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_1:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_1:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_1:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_1:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_1:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_1:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_1:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_1:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_1:Net_207_0\ ,
            eof_udb => Net_381 );
        Properties:
        {
            cy_registers = ""
        }
    SAR @ [FFB(SAR,1)]: 
    sarcell: Name =\ADC_SAR_0:ADC_SAR\
        PORT MAP (
            vplus => Net_17 ,
            vminus => \ADC_SAR_0:Net_126\ ,
            ext_pin => \ADC_SAR_0:Net_215\ ,
            vrefhi_out => \ADC_SAR_0:Net_257\ ,
            vref => \ADC_SAR_0:Net_248\ ,
            clock => \ADC_SAR_0:Net_221\ ,
            pump_clock => \ADC_SAR_0:Net_221\ ,
            irq => \ADC_SAR_0:Net_252\ ,
            next => Net_385 ,
            data_out_udb_11 => \ADC_SAR_0:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_0:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_0:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_0:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_0:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_0:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_0:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_0:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_0:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_0:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_0:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_0:Net_207_0\ ,
            eof_udb => Net_375 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(TimingFault,0)]: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux_0_CYAMUXSIDE_A
        PORT MAP (
            muxin_3 => Net_293 ,
            muxin_2 => Net_292 ,
            muxin_1 => Net_291 ,
            muxin_0 => Net_290 ,
            vout => Net_17 );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "0000"
            muxin_width = 4
            one_active = 0
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux_0_CYAMUXSIDE_B
        PORT MAP (
            muxin_3 => Net_368 ,
            muxin_2 => Net_368 ,
            muxin_1 => Net_368 ,
            muxin_0 => Net_368 ,
            vout => \ADC_SAR_0:Net_126\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "0000"
            muxin_width = 4
            one_active = 0
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux_1_CYAMUXSIDE_A
        PORT MAP (
            muxin_3 => Net_371 ,
            muxin_2 => Net_370 ,
            muxin_1 => Net_369 ,
            muxin_0 => Net_298 ,
            vout => Net_179 );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "0000"
            muxin_width = 4
            one_active = 0
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux_1_CYAMUXSIDE_B
        PORT MAP (
            muxin_3 => Net_368 ,
            muxin_2 => Net_368 ,
            muxin_1 => Net_368 ,
            muxin_0 => Net_368 ,
            vout => \ADC_SAR_1:Net_126\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "0000"
            muxin_width = 4
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                     | 
Port | Pin | Fixed |      Type |       Drive Mode |                Name | Connections
-----+-----+-------+-----------+------------------+---------------------+-----------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |       Pin_Ground(0) | Analog(Net_368)
     |   1 |     * |      NONE |      HI_Z_ANALOG |           Mux1_3(0) | Analog(Net_371)
     |   3 |     * |      NONE |      HI_Z_ANALOG |           Mux1_2(0) | Analog(Net_370)
     |   5 |     * |      NONE |      HI_Z_ANALOG |           Mux1_1(0) | Analog(Net_369)
     |   6 |     * |      NONE |      HI_Z_ANALOG |           Mux1_0(0) | Analog(Net_298)
     |   7 |     * |      NONE |      HI_Z_ANALOG |   Current_Source(0) | Analog(Net_327)
-----+-----+-------+-----------+------------------+---------------------+-----------------------------
   1 |   2 |     * |      NONE |      HI_Z_ANALOG |           Mux0_3(0) | Analog(Net_293)
     |   4 |     * |      NONE |      HI_Z_ANALOG |           Mux0_2(0) | Analog(Net_292)
     |   6 |     * |      NONE |      HI_Z_ANALOG |           Mux0_1(0) | Analog(Net_291)
     |   7 |     * |      NONE |      HI_Z_ANALOG |           Mux0_0(0) | Analog(Net_290)
-----+-----+-------+-----------+------------------+---------------------+-----------------------------
  15 |   6 |       |      NONE |      HI_Z_ANALOG | \USBUART_1:Dp_1(0)\ | Analog(\USBUART_1:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |   \USBUART_1:Dm(0)\ | Analog(\USBUART_1:Net_597\)
------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
Info: plm.M0039: The pin named Mux1_0(0) at location P0[6] prevents usage of the high current (2mA) feature of an IDAC. (App=cydsfit)
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.007ms
Digital Placement phase: Elapsed time ==> 4s.761ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.980ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.534ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.149ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in usbtest1_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.173ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.461ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 24s.906ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 25s.043ms
API generation phase: Elapsed time ==> 2s.997ms
Dependency generation phase: Elapsed time ==> 0s.006ms
Cleanup phase: Elapsed time ==> 0s.002ms
