*****************************************************************

Copyright (c) 2014 by SHENZHEN PANGO MICROSYSTEMS CO.,LTD
ALL RIGHTS RESERVED.

THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY
PARTIES WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.

  Operator  [GTP_ADC_E2]

  Author    [Peifu Shen]

  Abstract  []

  Revision History:

  IMPORTANT [SCRIPT GENERATED, DO NOT EDIT MANUALLY!]

*******************************************************************************/

tech
operator GTP_ADC_E2
{
    parameter
    (
        bit CREG_00H[15:0] = 16'h0001,
        bit CREG_01H[15:0] = 16'hC83F,
        bit CREG_02H[15:0] = 16'h0009,
        bit CREG_31H[13:0] = 14'b00000000000000,
        bit CREG_03H[15:0] = 16'b0000000000000000,
        bit CREG_04H[15:0] = 16'b0000000000000000,
        bit CREG_0AH[15:0] = 16'b0000000000000000,
        bit CREG_05H[15:0] = 16'b0000000000000000,
        bit CREG_06H[15:0] = 16'b0000000000000000,
        bit CREG_0CH[15:0] = 16'b0000000000000000,
        bit CREG_07H[15:0] = 16'b0000000000000000,
        bit CREG_08H[15:0] = 16'b0000000000000000,
        bit CREG_0EH[15:0] = 16'b0000000000000000,
        bit CREG_20H[11:0] = 12'b000000000000,
        bit CREG_21H[11:0] = 12'b000000000000,
        bit CREG_22H[11:0] = 12'b000000000000,
        bit CREG_23H[11:0] = 12'b000000000000,
        bit CREG_24H[11:0] = 12'b000000000000,
        bit CREG_25H[11:0] = 12'b000000000000,
        bit CREG_26H[11:0] = 12'b000000000000,
        bit CREG_27H[11:0] = 12'b000000000000,
        bit CREG_28H[11:0] = 12'b000000000000,
        bit CREG_29H[11:0] = 12'b000000000000,
        bit CREG_2AH[11:0] = 12'hCC2,
        bit CREG_2BH[11:0] = 12'hA5B
    );

    port
    (
        input VA[1:0] /* pragma PAP_IS_PAD_PIN */,
        input VAUX[31:0],
        input DCLK /* pragma PAP_IS_CLOCK_PIN */,
        input DADDR[7:0],
        input DEN,
        input SECEN,
        input DWE,
        input DI[15:0],
        output DO[15:0],
        output DRDY,
        input CONVST,
        input RST_N,
        input LOADSC_N,
        output OVER_TEMP,
        output LOGIC_DONE_A,
        output LOGIC_DONE_B,
        output ADC_CLK_OUT,
        output DMODIFIED,
        output ALARM[4:0]
    );
};
