Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Jun  7 09:59:06 2019
| Host         : Lenovo-XiaoXin-CHAO7000 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.598        0.000                      0                68190        0.016        0.000                      0                68190        3.750        0.000                       0                 28728  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.598        0.000                      0                68190        0.016        0.000                      0                68190        3.750        0.000                       0                 28728  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.598ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_14_U/window_macc_kernel_weight_14_rom_U/q2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.053ns  (logic 1.450ns (16.016%)  route 7.603ns (83.984%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 12.847 - 10.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28785, routed)       1.657     2.951    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X53Y49         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456     3.407 r  design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=18, routed)          1.340     4.747    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/ap_CS_fsm_reg[9][1]
    SLICE_X54Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.871 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/icmp_ln169_2_reg_947[0]_i_5/O
                         net (fo=6, routed)           0.675     5.547    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/icmp_ln169_2_reg_947[0]_i_5_n_0
    SLICE_X54Y56         LUT5 (Prop_lut5_I0_O)        0.150     5.697 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/icmp_ln169_2_reg_947[0]_i_3/O
                         net (fo=12, routed)          0.424     6.120    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/grp_out_stream_merge_fu_913_outStream_TREADY
    SLICE_X55Y54         LUT6 (Prop_lut6_I0_O)        0.348     6.468 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/select_ln30_10_reg_2951[1]_i_3/O
                         net (fo=10, routed)          0.476     6.944    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/select_ln30_10_reg_2951[1]_i_3_n_0
    SLICE_X54Y52         LUT4 (Prop_lut4_I3_O)        0.124     7.068 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/and_ln30_reg_2853[0]_i_1/O
                         net (fo=42, routed)          1.102     8.170    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/ap_enable_reg_pp0_iter01
    SLICE_X65Y49         LUT6 (Prop_lut6_I2_O)        0.124     8.294 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/ce_r_i_1/O
                         net (fo=5219, routed)        2.142    10.436    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_10_U/window_macc_kernel_weight_10_rom_U/grp_window_macc_fu_821_ap_ce
    SLICE_X102Y58        LUT2 (Prop_lut2_I1_O)        0.124    10.560 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_10_U/window_macc_kernel_weight_10_rom_U/ap_phi_reg_pp0_iter14_UnifiedRetVal_i_reg_1904[31]_i_1__0/O
                         net (fo=516, routed)         1.445    12.004    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_14_U/window_macc_kernel_weight_14_rom_U/ap_condition_1569
    SLICE_X106Y73        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_14_U/window_macc_kernel_weight_14_rom_U/q2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28785, routed)       1.668    12.847    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_14_U/window_macc_kernel_weight_14_rom_U/ap_clk
    SLICE_X106Y73        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_14_U/window_macc_kernel_weight_14_rom_U/q2_reg[1]/C
                         clock pessimism              0.115    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X106Y73        FDRE (Setup_fdre_C_CE)      -0.205    12.603    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_14_U/window_macc_kernel_weight_14_rom_U/q2_reg[1]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                         -12.004    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_14_U/window_macc_kernel_weight_14_rom_U/q2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.053ns  (logic 1.450ns (16.016%)  route 7.603ns (83.984%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 12.847 - 10.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28785, routed)       1.657     2.951    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X53Y49         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456     3.407 r  design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=18, routed)          1.340     4.747    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/ap_CS_fsm_reg[9][1]
    SLICE_X54Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.871 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/icmp_ln169_2_reg_947[0]_i_5/O
                         net (fo=6, routed)           0.675     5.547    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/icmp_ln169_2_reg_947[0]_i_5_n_0
    SLICE_X54Y56         LUT5 (Prop_lut5_I0_O)        0.150     5.697 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/icmp_ln169_2_reg_947[0]_i_3/O
                         net (fo=12, routed)          0.424     6.120    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/grp_out_stream_merge_fu_913_outStream_TREADY
    SLICE_X55Y54         LUT6 (Prop_lut6_I0_O)        0.348     6.468 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/select_ln30_10_reg_2951[1]_i_3/O
                         net (fo=10, routed)          0.476     6.944    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/select_ln30_10_reg_2951[1]_i_3_n_0
    SLICE_X54Y52         LUT4 (Prop_lut4_I3_O)        0.124     7.068 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/and_ln30_reg_2853[0]_i_1/O
                         net (fo=42, routed)          1.102     8.170    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/ap_enable_reg_pp0_iter01
    SLICE_X65Y49         LUT6 (Prop_lut6_I2_O)        0.124     8.294 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/ce_r_i_1/O
                         net (fo=5219, routed)        2.142    10.436    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_10_U/window_macc_kernel_weight_10_rom_U/grp_window_macc_fu_821_ap_ce
    SLICE_X102Y58        LUT2 (Prop_lut2_I1_O)        0.124    10.560 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_10_U/window_macc_kernel_weight_10_rom_U/ap_phi_reg_pp0_iter14_UnifiedRetVal_i_reg_1904[31]_i_1__0/O
                         net (fo=516, routed)         1.445    12.004    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_14_U/window_macc_kernel_weight_14_rom_U/ap_condition_1569
    SLICE_X106Y73        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_14_U/window_macc_kernel_weight_14_rom_U/q2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28785, routed)       1.668    12.847    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_14_U/window_macc_kernel_weight_14_rom_U/ap_clk
    SLICE_X106Y73        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_14_U/window_macc_kernel_weight_14_rom_U/q2_reg[5]/C
                         clock pessimism              0.115    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X106Y73        FDRE (Setup_fdre_C_CE)      -0.205    12.603    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_14_U/window_macc_kernel_weight_14_rom_U/q2_reg[5]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                         -12.004    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_9_U/window_macc_kernel_weight_9_rom_U/q2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.053ns  (logic 1.450ns (16.016%)  route 7.603ns (83.984%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 12.847 - 10.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28785, routed)       1.657     2.951    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X53Y49         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456     3.407 r  design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=18, routed)          1.340     4.747    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/ap_CS_fsm_reg[9][1]
    SLICE_X54Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.871 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/icmp_ln169_2_reg_947[0]_i_5/O
                         net (fo=6, routed)           0.675     5.547    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/icmp_ln169_2_reg_947[0]_i_5_n_0
    SLICE_X54Y56         LUT5 (Prop_lut5_I0_O)        0.150     5.697 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/icmp_ln169_2_reg_947[0]_i_3/O
                         net (fo=12, routed)          0.424     6.120    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/grp_out_stream_merge_fu_913_outStream_TREADY
    SLICE_X55Y54         LUT6 (Prop_lut6_I0_O)        0.348     6.468 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/select_ln30_10_reg_2951[1]_i_3/O
                         net (fo=10, routed)          0.476     6.944    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/select_ln30_10_reg_2951[1]_i_3_n_0
    SLICE_X54Y52         LUT4 (Prop_lut4_I3_O)        0.124     7.068 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/and_ln30_reg_2853[0]_i_1/O
                         net (fo=42, routed)          1.102     8.170    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/ap_enable_reg_pp0_iter01
    SLICE_X65Y49         LUT6 (Prop_lut6_I2_O)        0.124     8.294 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/ce_r_i_1/O
                         net (fo=5219, routed)        2.142    10.436    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_10_U/window_macc_kernel_weight_10_rom_U/grp_window_macc_fu_821_ap_ce
    SLICE_X102Y58        LUT2 (Prop_lut2_I1_O)        0.124    10.560 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_10_U/window_macc_kernel_weight_10_rom_U/ap_phi_reg_pp0_iter14_UnifiedRetVal_i_reg_1904[31]_i_1__0/O
                         net (fo=516, routed)         1.445    12.004    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_9_U/window_macc_kernel_weight_9_rom_U/ap_condition_1569
    SLICE_X106Y73        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_9_U/window_macc_kernel_weight_9_rom_U/q2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28785, routed)       1.668    12.847    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_9_U/window_macc_kernel_weight_9_rom_U/ap_clk
    SLICE_X106Y73        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_9_U/window_macc_kernel_weight_9_rom_U/q2_reg[1]/C
                         clock pessimism              0.115    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X106Y73        FDRE (Setup_fdre_C_CE)      -0.205    12.603    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_9_U/window_macc_kernel_weight_9_rom_U/q2_reg[1]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                         -12.004    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_9_U/window_macc_kernel_weight_9_rom_U/q2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.053ns  (logic 1.450ns (16.016%)  route 7.603ns (83.984%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 12.847 - 10.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28785, routed)       1.657     2.951    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X53Y49         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456     3.407 r  design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=18, routed)          1.340     4.747    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/ap_CS_fsm_reg[9][1]
    SLICE_X54Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.871 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/icmp_ln169_2_reg_947[0]_i_5/O
                         net (fo=6, routed)           0.675     5.547    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/icmp_ln169_2_reg_947[0]_i_5_n_0
    SLICE_X54Y56         LUT5 (Prop_lut5_I0_O)        0.150     5.697 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/icmp_ln169_2_reg_947[0]_i_3/O
                         net (fo=12, routed)          0.424     6.120    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/grp_out_stream_merge_fu_913_outStream_TREADY
    SLICE_X55Y54         LUT6 (Prop_lut6_I0_O)        0.348     6.468 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/select_ln30_10_reg_2951[1]_i_3/O
                         net (fo=10, routed)          0.476     6.944    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/select_ln30_10_reg_2951[1]_i_3_n_0
    SLICE_X54Y52         LUT4 (Prop_lut4_I3_O)        0.124     7.068 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/and_ln30_reg_2853[0]_i_1/O
                         net (fo=42, routed)          1.102     8.170    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/ap_enable_reg_pp0_iter01
    SLICE_X65Y49         LUT6 (Prop_lut6_I2_O)        0.124     8.294 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/ce_r_i_1/O
                         net (fo=5219, routed)        2.142    10.436    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_10_U/window_macc_kernel_weight_10_rom_U/grp_window_macc_fu_821_ap_ce
    SLICE_X102Y58        LUT2 (Prop_lut2_I1_O)        0.124    10.560 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_10_U/window_macc_kernel_weight_10_rom_U/ap_phi_reg_pp0_iter14_UnifiedRetVal_i_reg_1904[31]_i_1__0/O
                         net (fo=516, routed)         1.445    12.004    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_9_U/window_macc_kernel_weight_9_rom_U/ap_condition_1569
    SLICE_X106Y73        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_9_U/window_macc_kernel_weight_9_rom_U/q2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28785, routed)       1.668    12.847    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_9_U/window_macc_kernel_weight_9_rom_U/ap_clk
    SLICE_X106Y73        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_9_U/window_macc_kernel_weight_9_rom_U/q2_reg[5]/C
                         clock pessimism              0.115    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X106Y73        FDRE (Setup_fdre_C_CE)      -0.205    12.603    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_9_U/window_macc_kernel_weight_9_rom_U/q2_reg[5]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                         -12.004    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q2_reg[27]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.046ns  (logic 1.450ns (16.030%)  route 7.596ns (83.970%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 12.845 - 10.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28785, routed)       1.657     2.951    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X53Y49         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456     3.407 r  design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=18, routed)          1.340     4.747    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/ap_CS_fsm_reg[9][1]
    SLICE_X54Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.871 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/icmp_ln169_2_reg_947[0]_i_5/O
                         net (fo=6, routed)           0.675     5.547    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/icmp_ln169_2_reg_947[0]_i_5_n_0
    SLICE_X54Y56         LUT5 (Prop_lut5_I0_O)        0.150     5.697 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/icmp_ln169_2_reg_947[0]_i_3/O
                         net (fo=12, routed)          0.424     6.120    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/grp_out_stream_merge_fu_913_outStream_TREADY
    SLICE_X55Y54         LUT6 (Prop_lut6_I0_O)        0.348     6.468 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/select_ln30_10_reg_2951[1]_i_3/O
                         net (fo=10, routed)          0.476     6.944    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/select_ln30_10_reg_2951[1]_i_3_n_0
    SLICE_X54Y52         LUT4 (Prop_lut4_I3_O)        0.124     7.068 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/and_ln30_reg_2853[0]_i_1/O
                         net (fo=42, routed)          1.102     8.170    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/ap_enable_reg_pp0_iter01
    SLICE_X65Y49         LUT6 (Prop_lut6_I2_O)        0.124     8.294 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/ce_r_i_1/O
                         net (fo=5219, routed)        2.142    10.436    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_10_U/window_macc_kernel_weight_10_rom_U/grp_window_macc_fu_821_ap_ce
    SLICE_X102Y58        LUT2 (Prop_lut2_I1_O)        0.124    10.560 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_10_U/window_macc_kernel_weight_10_rom_U/ap_phi_reg_pp0_iter14_UnifiedRetVal_i_reg_1904[31]_i_1__0/O
                         net (fo=516, routed)         1.437    11.997    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/ap_condition_1569
    SLICE_X107Y74        FDSE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q2_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28785, routed)       1.666    12.845    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/ap_clk
    SLICE_X107Y74        FDSE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q2_reg[27]/C
                         clock pessimism              0.115    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X107Y74        FDSE (Setup_fdse_C_CE)      -0.205    12.601    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q2_reg[27]
  -------------------------------------------------------------------
                         required time                         12.601    
                         arrival time                         -11.997    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_1_U/window_macc_kernel_weight_1_rom_U/q2_reg[26]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.046ns  (logic 1.450ns (16.030%)  route 7.596ns (83.970%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 12.845 - 10.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28785, routed)       1.657     2.951    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X53Y49         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456     3.407 r  design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=18, routed)          1.340     4.747    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/ap_CS_fsm_reg[9][1]
    SLICE_X54Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.871 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/icmp_ln169_2_reg_947[0]_i_5/O
                         net (fo=6, routed)           0.675     5.547    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/icmp_ln169_2_reg_947[0]_i_5_n_0
    SLICE_X54Y56         LUT5 (Prop_lut5_I0_O)        0.150     5.697 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/icmp_ln169_2_reg_947[0]_i_3/O
                         net (fo=12, routed)          0.424     6.120    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/grp_out_stream_merge_fu_913_outStream_TREADY
    SLICE_X55Y54         LUT6 (Prop_lut6_I0_O)        0.348     6.468 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/select_ln30_10_reg_2951[1]_i_3/O
                         net (fo=10, routed)          0.476     6.944    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/select_ln30_10_reg_2951[1]_i_3_n_0
    SLICE_X54Y52         LUT4 (Prop_lut4_I3_O)        0.124     7.068 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/and_ln30_reg_2853[0]_i_1/O
                         net (fo=42, routed)          1.102     8.170    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/ap_enable_reg_pp0_iter01
    SLICE_X65Y49         LUT6 (Prop_lut6_I2_O)        0.124     8.294 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/ce_r_i_1/O
                         net (fo=5219, routed)        2.142    10.436    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_10_U/window_macc_kernel_weight_10_rom_U/grp_window_macc_fu_821_ap_ce
    SLICE_X102Y58        LUT2 (Prop_lut2_I1_O)        0.124    10.560 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_10_U/window_macc_kernel_weight_10_rom_U/ap_phi_reg_pp0_iter14_UnifiedRetVal_i_reg_1904[31]_i_1__0/O
                         net (fo=516, routed)         1.437    11.997    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_1_U/window_macc_kernel_weight_1_rom_U/ap_condition_1569
    SLICE_X107Y74        FDSE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_1_U/window_macc_kernel_weight_1_rom_U/q2_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28785, routed)       1.666    12.845    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_1_U/window_macc_kernel_weight_1_rom_U/ap_clk
    SLICE_X107Y74        FDSE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_1_U/window_macc_kernel_weight_1_rom_U/q2_reg[26]/C
                         clock pessimism              0.115    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X107Y74        FDSE (Setup_fdse_C_CE)      -0.205    12.601    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_1_U/window_macc_kernel_weight_1_rom_U/q2_reg[26]
  -------------------------------------------------------------------
                         required time                         12.601    
                         arrival time                         -11.997    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_2_U/window_macc_kernel_weight_2_rom_U/q2_reg[26]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.046ns  (logic 1.450ns (16.030%)  route 7.596ns (83.970%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 12.845 - 10.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28785, routed)       1.657     2.951    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X53Y49         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456     3.407 r  design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=18, routed)          1.340     4.747    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/ap_CS_fsm_reg[9][1]
    SLICE_X54Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.871 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/icmp_ln169_2_reg_947[0]_i_5/O
                         net (fo=6, routed)           0.675     5.547    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/icmp_ln169_2_reg_947[0]_i_5_n_0
    SLICE_X54Y56         LUT5 (Prop_lut5_I0_O)        0.150     5.697 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/icmp_ln169_2_reg_947[0]_i_3/O
                         net (fo=12, routed)          0.424     6.120    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/grp_out_stream_merge_fu_913_outStream_TREADY
    SLICE_X55Y54         LUT6 (Prop_lut6_I0_O)        0.348     6.468 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/select_ln30_10_reg_2951[1]_i_3/O
                         net (fo=10, routed)          0.476     6.944    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/select_ln30_10_reg_2951[1]_i_3_n_0
    SLICE_X54Y52         LUT4 (Prop_lut4_I3_O)        0.124     7.068 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/and_ln30_reg_2853[0]_i_1/O
                         net (fo=42, routed)          1.102     8.170    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/ap_enable_reg_pp0_iter01
    SLICE_X65Y49         LUT6 (Prop_lut6_I2_O)        0.124     8.294 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/ce_r_i_1/O
                         net (fo=5219, routed)        2.142    10.436    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_10_U/window_macc_kernel_weight_10_rom_U/grp_window_macc_fu_821_ap_ce
    SLICE_X102Y58        LUT2 (Prop_lut2_I1_O)        0.124    10.560 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_10_U/window_macc_kernel_weight_10_rom_U/ap_phi_reg_pp0_iter14_UnifiedRetVal_i_reg_1904[31]_i_1__0/O
                         net (fo=516, routed)         1.437    11.997    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_2_U/window_macc_kernel_weight_2_rom_U/ap_condition_1569
    SLICE_X107Y74        FDSE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_2_U/window_macc_kernel_weight_2_rom_U/q2_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28785, routed)       1.666    12.845    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_2_U/window_macc_kernel_weight_2_rom_U/ap_clk
    SLICE_X107Y74        FDSE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_2_U/window_macc_kernel_weight_2_rom_U/q2_reg[26]/C
                         clock pessimism              0.115    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X107Y74        FDSE (Setup_fdse_C_CE)      -0.205    12.601    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_2_U/window_macc_kernel_weight_2_rom_U/q2_reg[26]
  -------------------------------------------------------------------
                         required time                         12.601    
                         arrival time                         -11.997    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_6_U/window_macc_kernel_weight_6_rom_U/q2_reg[26]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.046ns  (logic 1.450ns (16.030%)  route 7.596ns (83.970%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 12.845 - 10.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28785, routed)       1.657     2.951    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X53Y49         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456     3.407 r  design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=18, routed)          1.340     4.747    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/ap_CS_fsm_reg[9][1]
    SLICE_X54Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.871 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/icmp_ln169_2_reg_947[0]_i_5/O
                         net (fo=6, routed)           0.675     5.547    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/icmp_ln169_2_reg_947[0]_i_5_n_0
    SLICE_X54Y56         LUT5 (Prop_lut5_I0_O)        0.150     5.697 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/icmp_ln169_2_reg_947[0]_i_3/O
                         net (fo=12, routed)          0.424     6.120    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/grp_out_stream_merge_fu_913_outStream_TREADY
    SLICE_X55Y54         LUT6 (Prop_lut6_I0_O)        0.348     6.468 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/select_ln30_10_reg_2951[1]_i_3/O
                         net (fo=10, routed)          0.476     6.944    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/select_ln30_10_reg_2951[1]_i_3_n_0
    SLICE_X54Y52         LUT4 (Prop_lut4_I3_O)        0.124     7.068 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/and_ln30_reg_2853[0]_i_1/O
                         net (fo=42, routed)          1.102     8.170    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/ap_enable_reg_pp0_iter01
    SLICE_X65Y49         LUT6 (Prop_lut6_I2_O)        0.124     8.294 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/ce_r_i_1/O
                         net (fo=5219, routed)        2.142    10.436    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_10_U/window_macc_kernel_weight_10_rom_U/grp_window_macc_fu_821_ap_ce
    SLICE_X102Y58        LUT2 (Prop_lut2_I1_O)        0.124    10.560 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_10_U/window_macc_kernel_weight_10_rom_U/ap_phi_reg_pp0_iter14_UnifiedRetVal_i_reg_1904[31]_i_1__0/O
                         net (fo=516, routed)         1.437    11.997    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_6_U/window_macc_kernel_weight_6_rom_U/ap_condition_1569
    SLICE_X107Y74        FDSE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_6_U/window_macc_kernel_weight_6_rom_U/q2_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28785, routed)       1.666    12.845    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_6_U/window_macc_kernel_weight_6_rom_U/ap_clk
    SLICE_X107Y74        FDSE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_6_U/window_macc_kernel_weight_6_rom_U/q2_reg[26]/C
                         clock pessimism              0.115    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X107Y74        FDSE (Setup_fdse_C_CE)      -0.205    12.601    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_6_U/window_macc_kernel_weight_6_rom_U/q2_reg[26]
  -------------------------------------------------------------------
                         required time                         12.601    
                         arrival time                         -11.997    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_6_U/window_macc_kernel_weight_6_rom_U/q2_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.040ns  (logic 1.450ns (16.040%)  route 7.590ns (83.960%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 12.848 - 10.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28785, routed)       1.657     2.951    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X53Y49         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456     3.407 r  design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=18, routed)          1.340     4.747    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/ap_CS_fsm_reg[9][1]
    SLICE_X54Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.871 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/icmp_ln169_2_reg_947[0]_i_5/O
                         net (fo=6, routed)           0.675     5.547    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/icmp_ln169_2_reg_947[0]_i_5_n_0
    SLICE_X54Y56         LUT5 (Prop_lut5_I0_O)        0.150     5.697 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/icmp_ln169_2_reg_947[0]_i_3/O
                         net (fo=12, routed)          0.424     6.120    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/grp_out_stream_merge_fu_913_outStream_TREADY
    SLICE_X55Y54         LUT6 (Prop_lut6_I0_O)        0.348     6.468 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/select_ln30_10_reg_2951[1]_i_3/O
                         net (fo=10, routed)          0.476     6.944    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/select_ln30_10_reg_2951[1]_i_3_n_0
    SLICE_X54Y52         LUT4 (Prop_lut4_I3_O)        0.124     7.068 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/and_ln30_reg_2853[0]_i_1/O
                         net (fo=42, routed)          1.102     8.170    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/ap_enable_reg_pp0_iter01
    SLICE_X65Y49         LUT6 (Prop_lut6_I2_O)        0.124     8.294 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/ce_r_i_1/O
                         net (fo=5219, routed)        2.142    10.436    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_10_U/window_macc_kernel_weight_10_rom_U/grp_window_macc_fu_821_ap_ce
    SLICE_X102Y58        LUT2 (Prop_lut2_I1_O)        0.124    10.560 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_10_U/window_macc_kernel_weight_10_rom_U/ap_phi_reg_pp0_iter14_UnifiedRetVal_i_reg_1904[31]_i_1__0/O
                         net (fo=516, routed)         1.431    11.991    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_6_U/window_macc_kernel_weight_6_rom_U/ap_condition_1569
    SLICE_X107Y72        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_6_U/window_macc_kernel_weight_6_rom_U/q2_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28785, routed)       1.669    12.848    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_6_U/window_macc_kernel_weight_6_rom_U/ap_clk
    SLICE_X107Y72        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_6_U/window_macc_kernel_weight_6_rom_U/q2_reg[25]/C
                         clock pessimism              0.115    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X107Y72        FDRE (Setup_fdre_C_CE)      -0.205    12.604    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_6_U/window_macc_kernel_weight_6_rom_U/q2_reg[25]
  -------------------------------------------------------------------
                         required time                         12.604    
                         arrival time                         -11.991    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_7_U/window_macc_kernel_weight_7_rom_U/q2_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.040ns  (logic 1.450ns (16.040%)  route 7.590ns (83.960%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 12.848 - 10.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28785, routed)       1.657     2.951    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X53Y49         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456     3.407 r  design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=18, routed)          1.340     4.747    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/ap_CS_fsm_reg[9][1]
    SLICE_X54Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.871 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/icmp_ln169_2_reg_947[0]_i_5/O
                         net (fo=6, routed)           0.675     5.547    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/icmp_ln169_2_reg_947[0]_i_5_n_0
    SLICE_X54Y56         LUT5 (Prop_lut5_I0_O)        0.150     5.697 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/icmp_ln169_2_reg_947[0]_i_3/O
                         net (fo=12, routed)          0.424     6.120    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/grp_out_stream_merge_fu_913_outStream_TREADY
    SLICE_X55Y54         LUT6 (Prop_lut6_I0_O)        0.348     6.468 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/select_ln30_10_reg_2951[1]_i_3/O
                         net (fo=10, routed)          0.476     6.944    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/select_ln30_10_reg_2951[1]_i_3_n_0
    SLICE_X54Y52         LUT4 (Prop_lut4_I3_O)        0.124     7.068 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/and_ln30_reg_2853[0]_i_1/O
                         net (fo=42, routed)          1.102     8.170    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/ap_enable_reg_pp0_iter01
    SLICE_X65Y49         LUT6 (Prop_lut6_I2_O)        0.124     8.294 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_913/ce_r_i_1/O
                         net (fo=5219, routed)        2.142    10.436    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_10_U/window_macc_kernel_weight_10_rom_U/grp_window_macc_fu_821_ap_ce
    SLICE_X102Y58        LUT2 (Prop_lut2_I1_O)        0.124    10.560 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_10_U/window_macc_kernel_weight_10_rom_U/ap_phi_reg_pp0_iter14_UnifiedRetVal_i_reg_1904[31]_i_1__0/O
                         net (fo=516, routed)         1.431    11.991    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_7_U/window_macc_kernel_weight_7_rom_U/ap_condition_1569
    SLICE_X107Y72        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_7_U/window_macc_kernel_weight_7_rom_U/q2_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28785, routed)       1.669    12.848    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_7_U/window_macc_kernel_weight_7_rom_U/ap_clk
    SLICE_X107Y72        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_7_U/window_macc_kernel_weight_7_rom_U/q2_reg[25]/C
                         clock pessimism              0.115    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X107Y72        FDRE (Setup_fdre_C_CE)      -0.205    12.604    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/kernel_weight_7_U/window_macc_kernel_weight_7_rom_U/q2_reg[25]
  -------------------------------------------------------------------
                         required time                         12.604    
                         arrival time                         -11.991    
  -------------------------------------------------------------------
                         slack                                  0.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U22/dout_r_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/val_1_0_1_reg_3620_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.184ns (47.443%)  route 0.204ns (52.557%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28785, routed)       0.615     0.951    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U22/ap_clk
    SLICE_X99Y49         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U22/dout_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y49         FDRE (Prop_fdre_C_Q)         0.141     1.092 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U22/dout_r_reg[29]/Q
                         net (fo=1, routed)           0.204     1.295    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U22/dout_r[29]
    SLICE_X101Y50        LUT3 (Prop_lut3_I1_O)        0.043     1.338 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U22/val_1_0_1_reg_3620[29]_i_1__0/O
                         net (fo=1, routed)           0.000     1.338    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/grp_fu_2298_p2[29]
    SLICE_X101Y50        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/val_1_0_1_reg_3620_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28785, routed)       0.879     1.245    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/ap_clk
    SLICE_X101Y50        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/val_1_0_1_reg_3620_reg[29]/C
                         clock pessimism             -0.030     1.215    
    SLICE_X101Y50        FDRE (Hold_fdre_C_D)         0.107     1.322    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_867/val_1_0_1_reg_3620_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28785, routed)       0.559     0.895    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X51Y1          FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.206     1.242    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X50Y1          RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28785, routed)       0.826     1.192    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X50Y1          RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.284     0.908    
    SLICE_X50Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.218    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28785, routed)       0.559     0.895    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X51Y1          FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.206     1.242    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X50Y1          RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28785, routed)       0.826     1.192    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X50Y1          RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.284     0.908    
    SLICE_X50Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.218    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28785, routed)       0.559     0.895    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X51Y1          FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.206     1.242    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X50Y1          RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28785, routed)       0.826     1.192    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X50Y1          RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.284     0.908    
    SLICE_X50Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.218    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28785, routed)       0.559     0.895    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X51Y1          FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.206     1.242    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X50Y1          RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28785, routed)       0.826     1.192    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X50Y1          RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.284     0.908    
    SLICE_X50Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.218    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28785, routed)       0.559     0.895    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X51Y1          FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.206     1.242    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X50Y1          RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28785, routed)       0.826     1.192    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X50Y1          RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.284     0.908    
    SLICE_X50Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.218    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28785, routed)       0.559     0.895    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X51Y1          FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.206     1.242    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X50Y1          RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28785, routed)       0.826     1.192    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X50Y1          RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.284     0.908    
    SLICE_X50Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.218    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28785, routed)       0.559     0.895    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X51Y1          FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.206     1.242    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X50Y1          RAMS32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28785, routed)       0.826     1.192    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X50Y1          RAMS32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.284     0.908    
    SLICE_X50Y1          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.218    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28785, routed)       0.559     0.895    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X51Y1          FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.206     1.242    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X50Y1          RAMS32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28785, routed)       0.826     1.192    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X50Y1          RAMS32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.284     0.908    
    SLICE_X50Y1          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.218    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/yolo_conv_top_0/inst/tmp_39_fu_350_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/out_stream_group_8_s_fifo_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.673%)  route 0.179ns (58.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28785, routed)       0.627     0.963    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X53Y118        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/tmp_39_fu_350_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y118        FDRE (Prop_fdre_C_Q)         0.128     1.091 r  design_1_i/yolo_conv_top_0/inst/tmp_39_fu_350_reg[20]/Q
                         net (fo=2, routed)           0.179     1.270    design_1_i/yolo_conv_top_0/inst/out_stream_group_8_s_fifo_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][31]_0[20]
    SLICE_X48Y119        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/out_stream_group_8_s_fifo_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28785, routed)       0.900     1.266    design_1_i/yolo_conv_top_0/inst/out_stream_group_8_s_fifo_U/U_fifo_w32_d2_A_ram/ap_clk
    SLICE_X48Y119        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/out_stream_group_8_s_fifo_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][20]/C
                         clock pessimism             -0.039     1.227    
    SLICE_X48Y119        FDRE (Hold_fdre_C_D)         0.016     1.243    design_1_i/yolo_conv_top_0/inst/out_stream_group_8_s_fifo_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][20]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.027    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y4   design_1_i/yolo_conv_top_0/inst/line_buff_group_val_1_U/yolo_conv_top_line_buff_group_val_s_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y1   design_1_i/yolo_conv_top_0/inst/line_buff_group_val_1_U/yolo_conv_top_line_buff_group_val_s_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y3   design_1_i/yolo_conv_top_0/inst/line_buff_group_val_2_U/yolo_conv_top_line_buff_group_val_s_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y2   design_1_i/yolo_conv_top_0/inst/line_buff_group_val_2_U/yolo_conv_top_line_buff_group_val_s_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y5   design_1_i/yolo_conv_top_0/inst/line_buff_group_val_s_U/yolo_conv_top_line_buff_group_val_s_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y0   design_1_i/yolo_conv_top_0/inst/line_buff_group_val_s_U/yolo_conv_top_line_buff_group_val_s_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y4   design_1_i/yolo_conv_top_0/inst/line_buff_group_val_1_U/yolo_conv_top_line_buff_group_val_s_ram_U/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y1   design_1_i/yolo_conv_top_0/inst/line_buff_group_val_1_U/yolo_conv_top_line_buff_group_val_s_ram_U/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y3   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y3   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y3   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y3   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y3   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y3   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y3   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y3   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y3   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y3   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y3   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y3   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y3   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y3   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y3   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y3   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y3   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y3   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y18  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y18  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK



