10:17:45 INFO  : Registering command handlers for Vitis TCF services
10:17:45 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Thermocouple_SPI\temp_xsdb_launch_script.tcl
10:17:45 INFO  : Platform repository initialization has completed.
10:17:49 INFO  : XSCT server has started successfully.
10:17:54 INFO  : Successfully done setting XSCT server connection channel  
10:17:54 INFO  : plnx-install-location is set to ''
10:17:54 INFO  : Successfully done query RDI_DATADIR 
10:17:54 INFO  : Successfully done setting workspace for the tool. 
10:21:51 INFO  : Result from executing command 'getProjects': SPI_wrapper
10:21:51 INFO  : Result from executing command 'getPlatforms': 
10:21:51 WARN  : An unexpected exception occurred in the module 'platform project logging'
10:21:52 INFO  : Platform 'SPI_wrapper' is added to custom repositories.
10:22:02 INFO  : Platform 'SPI_wrapper' is added to custom repositories.
10:22:59 INFO  : Result from executing command 'getProjects': SPI_wrapper
10:22:59 INFO  : Result from executing command 'getPlatforms': SPI_wrapper|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/SPI_wrapper.xpfm
10:23:00 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
10:23:23 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
10:25:06 INFO  : Example project xspips_eeprom_polled_example_1 has been created successfully.
10:26:51 INFO  : Result from executing command 'getProjects': SPI_wrapper
10:26:51 INFO  : Result from executing command 'getPlatforms': SPI_wrapper|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/SPI_wrapper.xpfm
10:26:51 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
10:27:04 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
10:27:34 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
10:27:54 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
10:42:59 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
10:43:08 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
10:43:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:43:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
10:43:24 INFO  : 'jtag frequency' command is executed.
10:43:24 INFO  : Context for 'APU' is selected.
10:43:24 INFO  : System reset is completed.
10:43:27 INFO  : 'after 3000' command is executed.
10:43:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
10:43:30 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit"
10:43:30 INFO  : Context for 'APU' is selected.
10:43:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa'.
10:43:30 INFO  : 'configparams force-mem-access 1' command is executed.
10:43:30 INFO  : Context for 'APU' is selected.
10:43:30 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl' is done.
10:43:31 INFO  : 'ps7_init' command is executed.
10:43:31 INFO  : 'ps7_post_config' command is executed.
10:43:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:43:31 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:43:31 INFO  : 'configparams force-mem-access 0' command is executed.
10:43:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf
configparams force-mem-access 0
----------------End of Script----------------

10:43:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:43:32 INFO  : 'con' command is executed.
10:43:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:43:32 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Thermocouple_SPI\application_project_thermocouple_spi_system\_ide\scripts\debugger_application_project_thermocouple_spi-default.tcl'
10:44:01 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
10:44:09 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
10:44:20 INFO  : Disconnected from the channel tcfchan#7.
10:44:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:44:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
10:44:21 INFO  : 'jtag frequency' command is executed.
10:44:21 INFO  : Context for 'APU' is selected.
10:44:21 INFO  : System reset is completed.
10:44:24 INFO  : 'after 3000' command is executed.
10:44:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
10:44:27 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit"
10:44:27 INFO  : Context for 'APU' is selected.
10:44:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa'.
10:44:27 INFO  : 'configparams force-mem-access 1' command is executed.
10:44:27 INFO  : Context for 'APU' is selected.
10:44:27 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl' is done.
10:44:28 INFO  : 'ps7_init' command is executed.
10:44:28 INFO  : 'ps7_post_config' command is executed.
10:44:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:28 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:44:28 INFO  : 'configparams force-mem-access 0' command is executed.
10:44:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf
configparams force-mem-access 0
----------------End of Script----------------

10:44:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:29 INFO  : 'con' command is executed.
10:44:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:44:29 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Thermocouple_SPI\application_project_thermocouple_spi_system\_ide\scripts\debugger_application_project_thermocouple_spi-default.tcl'
10:44:59 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
10:45:08 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
10:45:25 INFO  : Disconnected from the channel tcfchan#10.
10:45:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:45:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
10:45:26 INFO  : 'jtag frequency' command is executed.
10:45:26 INFO  : Context for 'APU' is selected.
10:45:26 INFO  : System reset is completed.
10:45:29 INFO  : 'after 3000' command is executed.
10:45:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
10:45:32 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit"
10:45:32 INFO  : Context for 'APU' is selected.
10:45:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa'.
10:45:32 INFO  : 'configparams force-mem-access 1' command is executed.
10:45:32 INFO  : Context for 'APU' is selected.
10:45:32 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl' is done.
10:45:32 INFO  : 'ps7_init' command is executed.
10:45:32 INFO  : 'ps7_post_config' command is executed.
10:45:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:33 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:45:33 INFO  : 'configparams force-mem-access 0' command is executed.
10:45:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf
configparams force-mem-access 0
----------------End of Script----------------

10:45:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:33 INFO  : 'con' command is executed.
10:45:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:45:33 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Thermocouple_SPI\application_project_thermocouple_spi_system\_ide\scripts\debugger_application_project_thermocouple_spi-default.tcl'
10:56:29 INFO  : Disconnected from the channel tcfchan#13.
10:56:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
10:56:30 INFO  : 'jtag frequency' command is executed.
10:56:30 INFO  : Context for 'APU' is selected.
10:56:30 INFO  : System reset is completed.
10:56:33 INFO  : 'after 3000' command is executed.
10:56:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
10:56:36 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit"
10:56:36 INFO  : Context for 'APU' is selected.
10:56:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa'.
10:56:36 INFO  : 'configparams force-mem-access 1' command is executed.
10:56:36 INFO  : Context for 'APU' is selected.
10:56:36 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl' is done.
10:56:36 INFO  : 'ps7_init' command is executed.
10:56:36 INFO  : 'ps7_post_config' command is executed.
10:56:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:37 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:56:37 INFO  : 'configparams force-mem-access 0' command is executed.
10:56:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf
configparams force-mem-access 0
----------------End of Script----------------

10:56:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:37 INFO  : 'con' command is executed.
10:56:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:56:37 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Thermocouple_SPI\application_project_thermocouple_spi_system\_ide\scripts\debugger_application_project_thermocouple_spi-default.tcl'
10:58:53 ERROR : (XSDB Server)expected integer but got "0x0002_FC0F" instead

11:03:14 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
11:03:23 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
11:03:36 INFO  : Disconnected from the channel tcfchan#14.
11:03:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
11:03:37 INFO  : 'jtag frequency' command is executed.
11:03:39 INFO  : Context for 'APU' is selected.
11:03:39 INFO  : System reset is completed.
11:03:42 INFO  : 'after 3000' command is executed.
11:03:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
11:03:44 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit"
11:03:45 INFO  : Context for 'APU' is selected.
11:03:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa'.
11:03:45 INFO  : 'configparams force-mem-access 1' command is executed.
11:03:45 INFO  : Context for 'APU' is selected.
11:03:45 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl' is done.
11:03:45 INFO  : 'ps7_init' command is executed.
11:03:45 INFO  : 'ps7_post_config' command is executed.
11:03:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:46 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:03:46 INFO  : 'configparams force-mem-access 0' command is executed.
11:03:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf
configparams force-mem-access 0
----------------End of Script----------------

11:03:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:46 INFO  : 'con' command is executed.
11:03:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:03:46 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Thermocouple_SPI\application_project_thermocouple_spi_system\_ide\scripts\debugger_application_project_thermocouple_spi-default.tcl'
11:04:06 INFO  : Disconnected from the channel tcfchan#17.
11:04:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
11:04:07 INFO  : 'jtag frequency' command is executed.
11:04:09 INFO  : Context for 'APU' is selected.
11:04:09 INFO  : System reset is completed.
11:04:12 INFO  : 'after 3000' command is executed.
11:04:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
11:04:15 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit"
11:04:15 INFO  : Context for 'APU' is selected.
11:04:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa'.
11:04:15 INFO  : 'configparams force-mem-access 1' command is executed.
11:04:15 INFO  : Context for 'APU' is selected.
11:04:15 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl' is done.
11:04:16 INFO  : 'ps7_init' command is executed.
11:04:16 INFO  : 'ps7_post_config' command is executed.
11:04:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:16 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:04:16 INFO  : 'configparams force-mem-access 0' command is executed.
11:04:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf
configparams force-mem-access 0
----------------End of Script----------------

11:04:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:16 INFO  : 'con' command is executed.
11:04:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:04:16 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Thermocouple_SPI\application_project_thermocouple_spi_system\_ide\scripts\debugger_application_project_thermocouple_spi-default.tcl'
11:05:59 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
11:06:19 INFO  : Disconnected from the channel tcfchan#18.
11:06:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:06:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
11:06:20 INFO  : 'jtag frequency' command is executed.
11:06:20 INFO  : Context for 'APU' is selected.
11:06:20 INFO  : System reset is completed.
11:06:23 INFO  : 'after 3000' command is executed.
11:06:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
11:06:26 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit"
11:06:26 INFO  : Context for 'APU' is selected.
11:06:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa'.
11:06:26 INFO  : 'configparams force-mem-access 1' command is executed.
11:06:26 INFO  : Context for 'APU' is selected.
11:06:26 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl' is done.
11:06:26 INFO  : 'ps7_init' command is executed.
11:06:26 INFO  : 'ps7_post_config' command is executed.
11:06:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:27 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:06:27 INFO  : 'configparams force-mem-access 0' command is executed.
11:06:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf
configparams force-mem-access 0
----------------End of Script----------------

11:06:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:27 INFO  : 'con' command is executed.
11:06:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:06:27 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Thermocouple_SPI\application_project_thermocouple_spi_system\_ide\scripts\debugger_application_project_thermocouple_spi-default.tcl'
11:08:22 ERROR : (XSDB Server)Memory read error at 0xE0006020. Blocked address 0xE0006020. Cannot access read-once register

11:08:54 ERROR : (XSDB Server)Memory read error at 0xE000601C. Blocked address 0xE000601C. Cannot read write-only register

11:15:41 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
11:15:58 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
11:16:06 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
11:16:22 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
11:16:35 INFO  : Disconnected from the channel tcfchan#20.
11:16:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
11:16:36 ERROR : port closed
11:16:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:16:36 ERROR : port closed
11:16:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
11:16:43 INFO  : 'jtag frequency' command is executed.
11:16:43 INFO  : Context for 'APU' is selected.
11:16:43 INFO  : System reset is completed.
11:16:46 INFO  : 'after 3000' command is executed.
11:16:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
11:16:49 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit"
11:16:49 INFO  : Context for 'APU' is selected.
11:16:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa'.
11:16:49 INFO  : 'configparams force-mem-access 1' command is executed.
11:16:49 INFO  : Context for 'APU' is selected.
11:16:49 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl' is done.
11:16:50 INFO  : 'ps7_init' command is executed.
11:16:50 INFO  : 'ps7_post_config' command is executed.
11:16:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:50 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:16:50 INFO  : 'configparams force-mem-access 0' command is executed.
11:16:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf
configparams force-mem-access 0
----------------End of Script----------------

11:16:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:50 INFO  : 'con' command is executed.
11:16:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:16:50 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Thermocouple_SPI\application_project_thermocouple_spi_system\_ide\scripts\debugger_application_project_thermocouple_spi-default.tcl'
11:18:31 INFO  : Disconnected from the channel tcfchan#23.
11:18:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:18:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
11:18:34 INFO  : 'jtag frequency' command is executed.
11:18:34 INFO  : Context for 'APU' is selected.
11:18:34 INFO  : System reset is completed.
11:18:37 INFO  : 'after 3000' command is executed.
11:18:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
11:18:39 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit"
11:18:39 INFO  : Context for 'APU' is selected.
11:18:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa'.
11:18:39 INFO  : 'configparams force-mem-access 1' command is executed.
11:18:39 INFO  : Context for 'APU' is selected.
11:18:39 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl' is done.
11:18:40 INFO  : 'ps7_init' command is executed.
11:18:40 INFO  : 'ps7_post_config' command is executed.
11:18:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:41 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:18:41 INFO  : 'configparams force-mem-access 0' command is executed.
11:18:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf
configparams force-mem-access 0
----------------End of Script----------------

11:18:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:41 INFO  : 'con' command is executed.
11:18:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:18:41 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Thermocouple_SPI\application_project_thermocouple_spi_system\_ide\scripts\debugger_application_project_thermocouple_spi-default.tcl'
11:19:28 INFO  : Disconnected from the channel tcfchan#24.
11:19:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:19:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
11:19:30 ERROR : port closed
11:19:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:19:30 ERROR : port closed
11:19:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:19:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
11:19:38 INFO  : 'jtag frequency' command is executed.
11:19:38 INFO  : Context for 'APU' is selected.
11:19:38 INFO  : System reset is completed.
11:19:41 INFO  : 'after 3000' command is executed.
11:19:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
11:19:43 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit"
11:19:43 INFO  : Context for 'APU' is selected.
11:19:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa'.
11:19:43 INFO  : 'configparams force-mem-access 1' command is executed.
11:19:43 INFO  : Context for 'APU' is selected.
11:19:43 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl' is done.
11:19:44 INFO  : 'ps7_init' command is executed.
11:19:44 INFO  : 'ps7_post_config' command is executed.
11:19:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:19:45 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:19:45 INFO  : 'configparams force-mem-access 0' command is executed.
11:19:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf
configparams force-mem-access 0
----------------End of Script----------------

11:19:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:19:45 INFO  : 'con' command is executed.
11:19:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:19:45 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Thermocouple_SPI\application_project_thermocouple_spi_system\_ide\scripts\debugger_application_project_thermocouple_spi-default.tcl'
18:08:25 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
18:08:46 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
18:08:59 INFO  : Disconnected from the channel tcfchan#25.
18:09:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
18:09:01 ERROR : port closed
18:09:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:09:01 ERROR : port closed
18:09:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
18:09:11 INFO  : 'jtag frequency' command is executed.
18:09:11 INFO  : Context for 'APU' is selected.
18:09:11 INFO  : System reset is completed.
18:09:14 INFO  : 'after 3000' command is executed.
18:09:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
18:09:16 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit"
18:09:16 INFO  : Context for 'APU' is selected.
18:09:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa'.
18:09:16 INFO  : 'configparams force-mem-access 1' command is executed.
18:09:16 INFO  : Context for 'APU' is selected.
18:09:16 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl' is done.
18:09:17 INFO  : 'ps7_init' command is executed.
18:09:17 INFO  : 'ps7_post_config' command is executed.
18:09:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:18 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:09:18 INFO  : 'configparams force-mem-access 0' command is executed.
18:09:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf
configparams force-mem-access 0
----------------End of Script----------------

18:09:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:18 INFO  : 'con' command is executed.
18:09:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:09:18 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Thermocouple_SPI\application_project_thermocouple_spi_system\_ide\scripts\debugger_application_project_thermocouple_spi-default.tcl'
18:16:03 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
18:16:19 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
18:16:37 INFO  : Disconnected from the channel tcfchan#28.
18:16:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
18:16:39 INFO  : 'jtag frequency' command is executed.
18:16:40 INFO  : Context for 'APU' is selected.
18:16:40 INFO  : System reset is completed.
18:16:43 INFO  : 'after 3000' command is executed.
18:16:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
18:16:45 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit"
18:16:45 INFO  : Context for 'APU' is selected.
18:16:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa'.
18:16:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:16:45 INFO  : Context for 'APU' is selected.
18:16:45 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl' is done.
18:16:46 INFO  : 'ps7_init' command is executed.
18:16:46 INFO  : 'ps7_post_config' command is executed.
18:16:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:46 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:16:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:16:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf
configparams force-mem-access 0
----------------End of Script----------------

18:16:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:47 INFO  : 'con' command is executed.
18:16:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:16:47 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Thermocouple_SPI\application_project_thermocouple_spi_system\_ide\scripts\debugger_application_project_thermocouple_spi-default.tcl'
18:17:02 INFO  : Disconnected from the channel tcfchan#31.
18:17:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
18:17:03 INFO  : 'jtag frequency' command is executed.
18:17:04 INFO  : Context for 'APU' is selected.
18:17:04 INFO  : System reset is completed.
18:17:07 INFO  : 'after 3000' command is executed.
18:17:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
18:17:09 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit"
18:17:09 INFO  : Context for 'APU' is selected.
18:17:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa'.
18:17:09 INFO  : 'configparams force-mem-access 1' command is executed.
18:17:09 INFO  : Context for 'APU' is selected.
18:17:09 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl' is done.
18:17:10 INFO  : 'ps7_init' command is executed.
18:17:10 INFO  : 'ps7_post_config' command is executed.
18:17:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:10 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:17:10 INFO  : 'configparams force-mem-access 0' command is executed.
18:17:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf
configparams force-mem-access 0
----------------End of Script----------------

18:17:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:10 INFO  : 'con' command is executed.
18:17:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:17:10 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Thermocouple_SPI\application_project_thermocouple_spi_system\_ide\scripts\debugger_application_project_thermocouple_spi-default.tcl'
18:17:32 INFO  : Disconnected from the channel tcfchan#32.
18:17:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
18:17:34 ERROR : port closed
18:17:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:17:34 ERROR : port closed
18:17:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
18:17:40 INFO  : 'jtag frequency' command is executed.
18:17:40 INFO  : Context for 'APU' is selected.
18:17:40 INFO  : System reset is completed.
18:17:43 INFO  : 'after 3000' command is executed.
18:17:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
18:17:45 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit"
18:17:45 INFO  : Context for 'APU' is selected.
18:17:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa'.
18:17:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:17:45 INFO  : Context for 'APU' is selected.
18:17:45 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl' is done.
18:17:46 INFO  : 'ps7_init' command is executed.
18:17:46 INFO  : 'ps7_post_config' command is executed.
18:17:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:46 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:17:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:17:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf
configparams force-mem-access 0
----------------End of Script----------------

18:17:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:46 INFO  : 'con' command is executed.
18:17:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:17:46 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Thermocouple_SPI\application_project_thermocouple_spi_system\_ide\scripts\debugger_application_project_thermocouple_spi-default.tcl'
18:31:29 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
18:31:53 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
18:32:13 INFO  : Disconnected from the channel tcfchan#33.
18:32:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
18:32:15 INFO  : 'jtag frequency' command is executed.
18:32:15 INFO  : Context for 'APU' is selected.
18:32:15 INFO  : System reset is completed.
18:32:18 INFO  : 'after 3000' command is executed.
18:32:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
18:32:20 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit"
18:32:20 INFO  : Context for 'APU' is selected.
18:32:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa'.
18:32:20 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:20 INFO  : Context for 'APU' is selected.
18:32:20 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl' is done.
18:32:21 INFO  : 'ps7_init' command is executed.
18:32:21 INFO  : 'ps7_post_config' command is executed.
18:32:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:22 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:32:22 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:22 INFO  : 'con' command is executed.
18:32:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:32:22 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Thermocouple_SPI\application_project_thermocouple_spi_system\_ide\scripts\debugger_application_project_thermocouple_spi-default.tcl'
18:32:34 ERROR : (XSDB Server)Memory read error at 0xE0060000. Blocked address 0xE0060000. Access can hang PS interconnect

18:33:02 ERROR : (XSDB Server)Memory read error at 0x41200000. Blocked address 0x41200000. PL AXI slave ports access is not allowed. This address has not beed added to the memory map

18:33:09 INFO  : Disconnected from the channel tcfchan#36.
18:33:17 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
18:33:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
18:33:30 INFO  : 'jtag frequency' command is executed.
18:33:30 INFO  : Context for 'APU' is selected.
18:33:30 INFO  : System reset is completed.
18:33:33 INFO  : 'after 3000' command is executed.
18:33:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
18:33:35 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit"
18:33:35 INFO  : Context for 'APU' is selected.
18:33:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa'.
18:33:35 INFO  : 'configparams force-mem-access 1' command is executed.
18:33:35 INFO  : Context for 'APU' is selected.
18:33:35 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl' is done.
18:33:36 INFO  : 'ps7_init' command is executed.
18:33:36 INFO  : 'ps7_post_config' command is executed.
18:33:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:36 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:33:36 INFO  : 'configparams force-mem-access 0' command is executed.
18:33:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf
configparams force-mem-access 0
----------------End of Script----------------

18:33:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:37 INFO  : 'con' command is executed.
18:33:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:33:37 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Thermocouple_SPI\application_project_thermocouple_spi_system\_ide\scripts\debugger_application_project_thermocouple_spi-default.tcl'
18:33:56 ERROR : (XSDB Server)Memory read error at 0xE0060000. Blocked address 0xE0060000. Access can hang PS interconnect

18:36:13 ERROR : (XSDB Server)Memory read error at 0xE0006020. Blocked address 0xE0006020. Cannot access read-once register

18:36:18 ERROR : (XSDB Server)Memory read error at 0xE0006020. Blocked address 0xE0006020. Cannot access read-once register

18:40:17 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
18:40:43 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
18:40:56 INFO  : Disconnected from the channel tcfchan#38.
18:40:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
18:40:57 INFO  : 'jtag frequency' command is executed.
18:40:59 INFO  : Context for 'APU' is selected.
18:40:59 INFO  : System reset is completed.
18:41:02 INFO  : 'after 3000' command is executed.
18:41:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
18:41:04 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit"
18:41:04 INFO  : Context for 'APU' is selected.
18:41:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa'.
18:41:04 INFO  : 'configparams force-mem-access 1' command is executed.
18:41:05 INFO  : Context for 'APU' is selected.
18:41:05 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl' is done.
18:41:05 INFO  : 'ps7_init' command is executed.
18:41:05 INFO  : 'ps7_post_config' command is executed.
18:41:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:06 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:41:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:41:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf
configparams force-mem-access 0
----------------End of Script----------------

18:41:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:06 INFO  : 'con' command is executed.
18:41:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:41:06 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Thermocouple_SPI\application_project_thermocouple_spi_system\_ide\scripts\debugger_application_project_thermocouple_spi-default.tcl'
18:41:19 ERROR : (XSDB Server)Memory read error at 0xE0006020. Blocked address 0xE0006020. Cannot access read-once register

18:42:31 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
18:42:40 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
18:42:53 INFO  : Disconnected from the channel tcfchan#41.
18:42:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
18:42:54 INFO  : 'jtag frequency' command is executed.
18:42:54 INFO  : Context for 'APU' is selected.
18:42:54 INFO  : System reset is completed.
18:42:57 INFO  : 'after 3000' command is executed.
18:42:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
18:43:00 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit"
18:43:00 INFO  : Context for 'APU' is selected.
18:43:00 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa'.
18:43:00 INFO  : 'configparams force-mem-access 1' command is executed.
18:43:00 INFO  : Context for 'APU' is selected.
18:43:00 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl' is done.
18:43:01 INFO  : 'ps7_init' command is executed.
18:43:01 INFO  : 'ps7_post_config' command is executed.
18:43:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:01 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:43:01 INFO  : 'configparams force-mem-access 0' command is executed.
18:43:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf
configparams force-mem-access 0
----------------End of Script----------------

18:43:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:01 INFO  : 'con' command is executed.
18:43:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:43:01 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Thermocouple_SPI\application_project_thermocouple_spi_system\_ide\scripts\debugger_application_project_thermocouple_spi-default.tcl'
18:43:26 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
18:43:39 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
18:43:53 INFO  : Disconnected from the channel tcfchan#44.
18:43:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
18:43:54 INFO  : 'jtag frequency' command is executed.
18:43:54 INFO  : Context for 'APU' is selected.
18:43:54 INFO  : System reset is completed.
18:43:57 INFO  : 'after 3000' command is executed.
18:43:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
18:44:00 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit"
18:44:00 INFO  : Context for 'APU' is selected.
18:44:00 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa'.
18:44:00 INFO  : 'configparams force-mem-access 1' command is executed.
18:44:00 INFO  : Context for 'APU' is selected.
18:44:00 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl' is done.
18:44:00 INFO  : 'ps7_init' command is executed.
18:44:00 INFO  : 'ps7_post_config' command is executed.
18:44:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:01 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:44:01 INFO  : 'configparams force-mem-access 0' command is executed.
18:44:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf
configparams force-mem-access 0
----------------End of Script----------------

18:44:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:01 INFO  : 'con' command is executed.
18:44:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:44:01 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Thermocouple_SPI\application_project_thermocouple_spi_system\_ide\scripts\debugger_application_project_thermocouple_spi-default.tcl'
18:48:46 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
18:48:57 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
18:49:10 INFO  : Disconnected from the channel tcfchan#47.
18:49:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
18:49:11 INFO  : 'jtag frequency' command is executed.
18:49:11 INFO  : Context for 'APU' is selected.
18:49:11 INFO  : System reset is completed.
18:49:14 INFO  : 'after 3000' command is executed.
18:49:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
18:49:17 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit"
18:49:17 INFO  : Context for 'APU' is selected.
18:49:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa'.
18:49:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:17 INFO  : Context for 'APU' is selected.
18:49:17 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl' is done.
18:49:18 INFO  : 'ps7_init' command is executed.
18:49:18 INFO  : 'ps7_post_config' command is executed.
18:49:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:18 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:49:18 INFO  : 'configparams force-mem-access 0' command is executed.
18:49:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf
configparams force-mem-access 0
----------------End of Script----------------

18:49:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:18 INFO  : 'con' command is executed.
18:49:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:49:18 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Thermocouple_SPI\application_project_thermocouple_spi_system\_ide\scripts\debugger_application_project_thermocouple_spi-default.tcl'
18:50:51 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
18:51:10 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
18:51:20 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
18:51:32 INFO  : Disconnected from the channel tcfchan#50.
18:51:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
18:51:33 INFO  : 'jtag frequency' command is executed.
18:51:33 INFO  : Context for 'APU' is selected.
18:51:33 INFO  : System reset is completed.
18:51:36 INFO  : 'after 3000' command is executed.
18:51:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
18:51:39 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit"
18:51:39 INFO  : Context for 'APU' is selected.
18:51:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa'.
18:51:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:51:39 INFO  : Context for 'APU' is selected.
18:51:39 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl' is done.
18:51:39 INFO  : 'ps7_init' command is executed.
18:51:39 INFO  : 'ps7_post_config' command is executed.
18:51:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:40 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:51:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:51:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf
configparams force-mem-access 0
----------------End of Script----------------

18:51:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:40 INFO  : 'con' command is executed.
18:51:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:51:40 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Thermocouple_SPI\application_project_thermocouple_spi_system\_ide\scripts\debugger_application_project_thermocouple_spi-default.tcl'
18:52:29 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
18:52:40 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
18:52:57 INFO  : Disconnected from the channel tcfchan#53.
18:52:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
18:52:58 INFO  : 'jtag frequency' command is executed.
18:53:00 INFO  : Context for 'APU' is selected.
18:53:00 INFO  : System reset is completed.
18:53:03 INFO  : 'after 3000' command is executed.
18:53:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
18:53:06 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit"
18:53:06 INFO  : Context for 'APU' is selected.
18:53:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa'.
18:53:06 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:06 INFO  : Context for 'APU' is selected.
18:53:06 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl' is done.
18:53:07 INFO  : 'ps7_init' command is executed.
18:53:07 INFO  : 'ps7_post_config' command is executed.
18:53:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:07 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:07 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:07 INFO  : 'con' command is executed.
18:53:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:53:07 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Thermocouple_SPI\application_project_thermocouple_spi_system\_ide\scripts\debugger_application_project_thermocouple_spi-default.tcl'
18:53:28 INFO  : Disconnected from the channel tcfchan#56.
18:53:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
18:53:30 INFO  : 'jtag frequency' command is executed.
18:53:30 INFO  : Context for 'APU' is selected.
18:53:30 INFO  : System reset is completed.
18:53:33 INFO  : 'after 3000' command is executed.
18:53:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
18:53:36 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit"
18:53:36 INFO  : Context for 'APU' is selected.
18:53:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa'.
18:53:36 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:36 INFO  : Context for 'APU' is selected.
18:53:36 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl' is done.
18:53:36 INFO  : 'ps7_init' command is executed.
18:53:36 INFO  : 'ps7_post_config' command is executed.
18:53:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:37 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:37 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:37 INFO  : 'con' command is executed.
18:53:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:53:37 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Thermocouple_SPI\application_project_thermocouple_spi_system\_ide\scripts\debugger_application_project_thermocouple_spi-default.tcl'
18:55:00 ERROR : (XSDB Server)expected integer but got "" instead

18:55:20 INFO  : Disconnected from the channel tcfchan#57.
18:55:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
18:55:22 INFO  : 'jtag frequency' command is executed.
18:55:22 INFO  : Context for 'APU' is selected.
18:55:23 INFO  : System reset is completed.
18:55:26 INFO  : 'after 3000' command is executed.
18:55:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
18:55:28 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit"
18:55:28 INFO  : Context for 'APU' is selected.
18:55:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa'.
18:55:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:55:28 INFO  : Context for 'APU' is selected.
18:55:28 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl' is done.
18:55:29 INFO  : 'ps7_init' command is executed.
18:55:29 INFO  : 'ps7_post_config' command is executed.
18:55:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:29 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:55:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:55:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf
configparams force-mem-access 0
----------------End of Script----------------

18:55:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:29 INFO  : 'con' command is executed.
18:55:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:55:29 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Thermocouple_SPI\application_project_thermocouple_spi_system\_ide\scripts\debugger_application_project_thermocouple_spi-default.tcl'
18:56:21 INFO  : Disconnected from the channel tcfchan#58.
18:56:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
18:56:25 INFO  : 'jtag frequency' command is executed.
18:56:25 INFO  : Context for 'APU' is selected.
18:56:25 INFO  : System reset is completed.
18:56:28 INFO  : 'after 3000' command is executed.
18:56:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
18:56:30 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit"
18:56:30 INFO  : Context for 'APU' is selected.
18:56:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa'.
18:56:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:56:30 INFO  : Context for 'APU' is selected.
18:56:30 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl' is done.
18:56:31 INFO  : 'ps7_init' command is executed.
18:56:31 INFO  : 'ps7_post_config' command is executed.
18:56:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:31 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:56:32 INFO  : 'configparams force-mem-access 0' command is executed.
18:56:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf
configparams force-mem-access 0
----------------End of Script----------------

18:56:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:32 INFO  : 'con' command is executed.
18:56:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:56:32 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Thermocouple_SPI\application_project_thermocouple_spi_system\_ide\scripts\debugger_application_project_thermocouple_spi-default.tcl'
18:57:43 INFO  : Disconnected from the channel tcfchan#59.
18:57:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
18:57:45 INFO  : 'jtag frequency' command is executed.
18:57:45 INFO  : Context for 'APU' is selected.
18:57:45 INFO  : System reset is completed.
18:57:48 INFO  : 'after 3000' command is executed.
18:57:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
18:57:51 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit"
18:57:51 INFO  : Context for 'APU' is selected.
18:57:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa'.
18:57:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:57:51 INFO  : Context for 'APU' is selected.
18:57:51 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl' is done.
18:57:51 INFO  : 'ps7_init' command is executed.
18:57:51 INFO  : 'ps7_post_config' command is executed.
18:57:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:52 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:57:52 INFO  : 'configparams force-mem-access 0' command is executed.
18:57:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf
configparams force-mem-access 0
----------------End of Script----------------

18:57:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:52 INFO  : 'con' command is executed.
18:57:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:57:52 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Thermocouple_SPI\application_project_thermocouple_spi_system\_ide\scripts\debugger_application_project_thermocouple_spi-default.tcl'
19:00:44 INFO  : Disconnected from the channel tcfchan#60.
19:50:21 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
19:50:33 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
19:50:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:51:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:51:04 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:51:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:51:16 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:51:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:51:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
19:51:29 INFO  : 'jtag frequency' command is executed.
19:51:29 INFO  : Context for 'APU' is selected.
19:51:29 INFO  : System reset is completed.
19:51:32 INFO  : 'after 3000' command is executed.
19:51:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
19:51:35 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit"
19:51:35 INFO  : Context for 'APU' is selected.
19:51:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa'.
19:51:35 INFO  : 'configparams force-mem-access 1' command is executed.
19:51:35 INFO  : Context for 'APU' is selected.
19:51:35 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl' is done.
19:51:36 INFO  : 'ps7_init' command is executed.
19:51:36 INFO  : 'ps7_post_config' command is executed.
19:51:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:36 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:51:36 INFO  : 'configparams force-mem-access 0' command is executed.
19:51:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf
configparams force-mem-access 0
----------------End of Script----------------

19:51:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:37 INFO  : 'con' command is executed.
19:51:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:51:37 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Thermocouple_SPI\application_project_thermocouple_spi_system\_ide\scripts\debugger_application_project_thermocouple_spi-default.tcl'
19:52:50 INFO  : Disconnected from the channel tcfchan#63.
19:52:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:52:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
19:52:51 ERROR : port closed
19:52:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:52:51 ERROR : port closed
19:53:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:53:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
19:53:02 INFO  : 'jtag frequency' command is executed.
19:53:02 INFO  : Context for 'APU' is selected.
19:53:02 INFO  : System reset is completed.
19:53:05 INFO  : 'after 3000' command is executed.
19:53:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
19:53:08 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit"
19:53:08 INFO  : Context for 'APU' is selected.
19:53:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa'.
19:53:08 INFO  : 'configparams force-mem-access 1' command is executed.
19:53:08 INFO  : Context for 'APU' is selected.
19:53:08 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl' is done.
19:53:09 INFO  : 'ps7_init' command is executed.
19:53:09 INFO  : 'ps7_post_config' command is executed.
19:53:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:09 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:53:09 INFO  : 'configparams force-mem-access 0' command is executed.
19:53:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf
configparams force-mem-access 0
----------------End of Script----------------

19:53:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:10 INFO  : 'con' command is executed.
19:53:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:53:10 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Thermocouple_SPI\application_project_thermocouple_spi_system\_ide\scripts\debugger_application_project_thermocouple_spi-default.tcl'
19:53:15 INFO  : Disconnected from the channel tcfchan#64.
19:53:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:53:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
19:53:20 INFO  : 'jtag frequency' command is executed.
19:53:20 INFO  : Context for 'APU' is selected.
19:53:20 INFO  : System reset is completed.
19:53:23 INFO  : 'after 3000' command is executed.
19:53:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
19:53:25 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit"
19:53:25 INFO  : Context for 'APU' is selected.
19:53:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa'.
19:53:25 INFO  : 'configparams force-mem-access 1' command is executed.
19:53:25 INFO  : Context for 'APU' is selected.
19:53:25 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl' is done.
19:53:26 INFO  : 'ps7_init' command is executed.
19:53:26 INFO  : 'ps7_post_config' command is executed.
19:53:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:26 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:53:26 INFO  : 'configparams force-mem-access 0' command is executed.
19:53:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf
configparams force-mem-access 0
----------------End of Script----------------

19:53:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:27 INFO  : 'con' command is executed.
19:53:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:53:27 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Thermocouple_SPI\application_project_thermocouple_spi_system\_ide\scripts\debugger_application_project_thermocouple_spi-default.tcl'
19:56:06 INFO  : Disconnected from the channel tcfchan#65.
19:57:16 ERROR : (XSDB Server)Invalid target. Use "connect" command to connect to hw_server/TCF agent

19:57:34 ERROR : (XSDB Server)Memory read error at 0xE0006020. Blocked address 0xE0006020. Cannot access read-once register

19:59:53 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
20:00:55 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
20:01:16 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
20:04:23 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
20:04:36 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
20:04:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
20:04:50 INFO  : 'jtag frequency' command is executed.
20:04:50 INFO  : Context for 'APU' is selected.
20:04:50 INFO  : System reset is completed.
20:04:53 INFO  : 'after 3000' command is executed.
20:04:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
20:04:55 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit"
20:04:55 INFO  : Context for 'APU' is selected.
20:04:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa'.
20:04:55 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:55 INFO  : Context for 'APU' is selected.
20:04:55 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl' is done.
20:04:56 INFO  : 'ps7_init' command is executed.
20:04:56 INFO  : 'ps7_post_config' command is executed.
20:04:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:57 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:04:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:04:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf
configparams force-mem-access 0
----------------End of Script----------------

20:04:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:57 INFO  : 'con' command is executed.
20:04:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:04:57 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Thermocouple_SPI\application_project_thermocouple_spi_system\_ide\scripts\debugger_application_project_thermocouple_spi-default.tcl'
20:07:24 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
20:07:34 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
20:07:49 INFO  : Disconnected from the channel tcfchan#66.
20:07:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
20:07:50 INFO  : 'jtag frequency' command is executed.
20:07:50 INFO  : Context for 'APU' is selected.
20:07:50 INFO  : System reset is completed.
20:07:53 INFO  : 'after 3000' command is executed.
20:07:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
20:07:55 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit"
20:07:55 INFO  : Context for 'APU' is selected.
20:07:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa'.
20:07:55 INFO  : 'configparams force-mem-access 1' command is executed.
20:07:55 INFO  : Context for 'APU' is selected.
20:07:55 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl' is done.
20:07:56 INFO  : 'ps7_init' command is executed.
20:07:56 INFO  : 'ps7_post_config' command is executed.
20:07:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:57 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:07:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:07:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf
configparams force-mem-access 0
----------------End of Script----------------

20:07:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:57 INFO  : 'con' command is executed.
20:07:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:07:57 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Thermocouple_SPI\application_project_thermocouple_spi_system\_ide\scripts\debugger_application_project_thermocouple_spi-default.tcl'
20:28:15 ERROR : (XSDB Server)Memory read error at 0xE0006020. Blocked address 0xE0006020. Cannot access read-once register

20:28:59 INFO  : Disconnected from the channel tcfchan#71.
20:29:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:29:09 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:29:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
20:29:30 INFO  : 'jtag frequency' command is executed.
20:29:30 INFO  : Context for 'APU' is selected.
20:29:30 INFO  : System reset is completed.
20:29:33 INFO  : 'after 3000' command is executed.
20:29:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
20:29:35 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit"
20:29:35 INFO  : Context for 'APU' is selected.
20:29:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa'.
20:29:35 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:35 INFO  : Context for 'APU' is selected.
20:29:35 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl' is done.
20:29:36 INFO  : 'ps7_init' command is executed.
20:29:36 INFO  : 'ps7_post_config' command is executed.
20:29:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:37 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:29:37 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:37 INFO  : 'con' command is executed.
20:29:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:29:37 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Thermocouple_SPI\application_project_thermocouple_spi_system\_ide\scripts\debugger_application_project_thermocouple_spi-default.tcl'
21:05:22 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
21:05:40 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
21:05:51 INFO  : Disconnected from the channel tcfchan#72.
21:05:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
21:05:58 INFO  : 'jtag frequency' command is executed.
21:05:58 INFO  : Context for 'APU' is selected.
21:05:58 INFO  : System reset is completed.
21:06:01 INFO  : 'after 3000' command is executed.
21:06:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
21:06:04 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit"
21:06:04 INFO  : Context for 'APU' is selected.
21:06:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa'.
21:06:04 INFO  : 'configparams force-mem-access 1' command is executed.
21:06:04 INFO  : Context for 'APU' is selected.
21:06:04 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl' is done.
21:06:05 INFO  : 'ps7_init' command is executed.
21:06:05 INFO  : 'ps7_post_config' command is executed.
21:06:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:05 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:06:05 INFO  : 'configparams force-mem-access 0' command is executed.
21:06:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf
configparams force-mem-access 0
----------------End of Script----------------

21:06:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:05 INFO  : 'con' command is executed.
21:06:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:06:05 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Thermocouple_SPI\application_project_thermocouple_spi_system\_ide\scripts\debugger_application_project_thermocouple_spi-default.tcl'
21:39:36 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
21:39:50 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
21:40:13 INFO  : Disconnected from the channel tcfchan#75.
21:40:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
21:40:14 ERROR : port closed
21:40:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:40:14 ERROR : port closed
21:40:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
21:40:35 INFO  : 'jtag frequency' command is executed.
21:40:35 INFO  : Context for 'APU' is selected.
21:40:35 INFO  : System reset is completed.
21:40:38 INFO  : 'after 3000' command is executed.
21:40:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
21:40:41 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit"
21:40:41 INFO  : Context for 'APU' is selected.
21:40:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa'.
21:40:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:40:41 INFO  : Context for 'APU' is selected.
21:40:41 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl' is done.
21:40:41 INFO  : 'ps7_init' command is executed.
21:40:41 INFO  : 'ps7_post_config' command is executed.
21:40:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:42 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:40:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:40:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf
configparams force-mem-access 0
----------------End of Script----------------

21:40:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:42 INFO  : 'con' command is executed.
21:40:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:40:42 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Thermocouple_SPI\application_project_thermocouple_spi_system\_ide\scripts\debugger_application_project_thermocouple_spi-default.tcl'
20:53:15 INFO  : Disconnected from the channel tcfchan#78.
14:10:19 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Thermocouple_SPI\temp_xsdb_launch_script.tcl
14:10:23 INFO  : XSCT server has started successfully.
14:10:23 INFO  : plnx-install-location is set to ''
14:10:23 INFO  : Successfully done setting XSCT server connection channel  
14:10:23 INFO  : Successfully done setting workspace for the tool. 
14:10:24 INFO  : Registering command handlers for Vitis TCF services
14:10:24 INFO  : Platform repository initialization has completed.
14:10:30 INFO  : Successfully done query RDI_DATADIR 
14:22:52 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Thermocouple_SPI\temp_xsdb_launch_script.tcl
14:23:01 INFO  : Registering command handlers for Vitis TCF services
14:23:01 INFO  : Platform repository initialization has completed.
14:23:03 INFO  : XSCT server has started successfully.
14:23:10 INFO  : plnx-install-location is set to ''
14:23:10 INFO  : Successfully done setting XSCT server connection channel  
14:23:10 INFO  : Successfully done query RDI_DATADIR 
14:23:10 INFO  : Successfully done setting workspace for the tool. 
20:36:19 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Thermocouple_SPI\temp_xsdb_launch_script.tcl
20:36:24 INFO  : XSCT server has started successfully.
20:36:24 INFO  : Successfully done setting XSCT server connection channel  
20:36:24 INFO  : plnx-install-location is set to ''
20:36:24 INFO  : Successfully done setting workspace for the tool. 
20:36:45 INFO  : Registering command handlers for Vitis TCF services
20:36:45 INFO  : Platform repository initialization has completed.
20:36:49 INFO  : Successfully done query RDI_DATADIR 
22:23:23 INFO  : Result from executing command 'getProjects': SPI_wrapper
22:23:23 INFO  : Result from executing command 'getPlatforms': SPI_wrapper|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/SPI_wrapper.xpfm
22:23:23 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
22:23:47 INFO  : Checking for BSP changes to sync application flags for project 'application_project_thermocouple_spi'...
22:25:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
22:25:23 INFO  : 'jtag frequency' command is executed.
22:25:23 INFO  : Context for 'APU' is selected.
22:25:23 INFO  : System reset is completed.
22:25:26 INFO  : 'after 3000' command is executed.
22:25:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
22:25:28 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit"
22:25:29 INFO  : Context for 'APU' is selected.
22:25:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa'.
22:25:29 INFO  : 'configparams force-mem-access 1' command is executed.
22:25:29 INFO  : Context for 'APU' is selected.
22:25:29 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl' is done.
22:25:29 INFO  : 'ps7_init' command is executed.
22:25:29 INFO  : 'ps7_post_config' command is executed.
22:25:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:29 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:25:29 INFO  : 'configparams force-mem-access 0' command is executed.
22:25:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf
configparams force-mem-access 0
----------------End of Script----------------

22:25:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:30 INFO  : 'con' command is executed.
22:25:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:25:30 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Thermocouple_SPI\application_project_thermocouple_spi_system\_ide\scripts\debugger_application_project_thermocouple_spi-default.tcl'
22:25:46 INFO  : Disconnected from the channel tcfchan#4.
22:25:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
22:25:47 INFO  : 'jtag frequency' command is executed.
22:25:47 INFO  : Context for 'APU' is selected.
22:25:47 INFO  : System reset is completed.
22:25:50 INFO  : 'after 3000' command is executed.
22:25:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
22:25:53 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit"
22:25:53 INFO  : Context for 'APU' is selected.
22:25:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa'.
22:25:53 INFO  : 'configparams force-mem-access 1' command is executed.
22:25:53 INFO  : Context for 'APU' is selected.
22:25:53 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl' is done.
22:25:53 INFO  : 'ps7_init' command is executed.
22:25:53 INFO  : 'ps7_post_config' command is executed.
22:25:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:53 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:25:53 INFO  : 'configparams force-mem-access 0' command is executed.
22:25:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf
configparams force-mem-access 0
----------------End of Script----------------

22:25:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:54 INFO  : 'con' command is executed.
22:25:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:25:54 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Thermocouple_SPI\application_project_thermocouple_spi_system\_ide\scripts\debugger_application_project_thermocouple_spi-default.tcl'
22:29:58 INFO  : Disconnected from the channel tcfchan#5.
22:29:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:29:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
22:29:59 INFO  : 'jtag frequency' command is executed.
22:30:02 INFO  : Context for 'APU' is selected.
22:30:02 INFO  : System reset is completed.
22:30:05 INFO  : 'after 3000' command is executed.
22:30:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
22:30:07 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit"
22:30:07 INFO  : Context for 'APU' is selected.
22:30:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa'.
22:30:07 INFO  : 'configparams force-mem-access 1' command is executed.
22:30:07 INFO  : Context for 'APU' is selected.
22:30:07 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl' is done.
22:30:08 INFO  : 'ps7_init' command is executed.
22:30:08 INFO  : 'ps7_post_config' command is executed.
22:30:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:08 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:30:08 INFO  : 'configparams force-mem-access 0' command is executed.
22:30:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf
configparams force-mem-access 0
----------------End of Script----------------

22:30:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:08 INFO  : 'con' command is executed.
22:30:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:30:08 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Thermocouple_SPI\application_project_thermocouple_spi_system\_ide\scripts\debugger_application_project_thermocouple_spi-default.tcl'
22:30:28 INFO  : Disconnected from the channel tcfchan#6.
22:30:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:30:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
22:30:30 INFO  : 'jtag frequency' command is executed.
22:30:30 INFO  : Context for 'APU' is selected.
22:30:30 INFO  : System reset is completed.
22:30:33 INFO  : 'after 3000' command is executed.
22:30:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
22:30:35 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit"
22:30:35 INFO  : Context for 'APU' is selected.
22:30:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa'.
22:30:35 INFO  : 'configparams force-mem-access 1' command is executed.
22:30:35 INFO  : Context for 'APU' is selected.
22:30:35 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl' is done.
22:30:36 INFO  : 'ps7_init' command is executed.
22:30:36 INFO  : 'ps7_post_config' command is executed.
22:30:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:36 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:30:36 INFO  : 'configparams force-mem-access 0' command is executed.
22:30:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/hw/SPI_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf
configparams force-mem-access 0
----------------End of Script----------------

22:30:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:36 INFO  : 'con' command is executed.
22:30:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:30:36 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Thermocouple_SPI\application_project_thermocouple_spi_system\_ide\scripts\debugger_application_project_thermocouple_spi-default.tcl'
