#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x24606e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2460360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x2488560 .functor NOT 1, L_0x24b3520, C4<0>, C4<0>, C4<0>;
L_0x24b3300 .functor XOR 2, L_0x24b31c0, L_0x24b3260, C4<00>, C4<00>;
L_0x24b3410 .functor XOR 2, L_0x24b3300, L_0x24b3370, C4<00>, C4<00>;
v0x24afd90_0 .net "Y2_dut", 0 0, L_0x24b20e0;  1 drivers
v0x24afe50_0 .net "Y2_ref", 0 0, L_0x247a0f0;  1 drivers
v0x24afef0_0 .net "Y4_dut", 0 0, L_0x24b2f20;  1 drivers
v0x24affc0_0 .net "Y4_ref", 0 0, L_0x24b1470;  1 drivers
v0x24b0090_0 .net *"_ivl_10", 1 0, L_0x24b3370;  1 drivers
v0x24b0180_0 .net *"_ivl_12", 1 0, L_0x24b3410;  1 drivers
v0x24b0220_0 .net *"_ivl_2", 1 0, L_0x24b3120;  1 drivers
v0x24b02e0_0 .net *"_ivl_4", 1 0, L_0x24b31c0;  1 drivers
v0x24b03c0_0 .net *"_ivl_6", 1 0, L_0x24b3260;  1 drivers
v0x24b04a0_0 .net *"_ivl_8", 1 0, L_0x24b3300;  1 drivers
v0x24b0580_0 .var "clk", 0 0;
v0x24b0620_0 .var/2u "stats1", 223 0;
v0x24b06e0_0 .var/2u "strobe", 0 0;
v0x24b07a0_0 .net "tb_match", 0 0, L_0x24b3520;  1 drivers
v0x24b0870_0 .net "tb_mismatch", 0 0, L_0x2488560;  1 drivers
v0x24b0910_0 .net "w", 0 0, v0x24add90_0;  1 drivers
v0x24b09b0_0 .net "y", 6 1, v0x24ade30_0;  1 drivers
L_0x24b3120 .concat [ 1 1 0 0], L_0x24b1470, L_0x247a0f0;
L_0x24b31c0 .concat [ 1 1 0 0], L_0x24b1470, L_0x247a0f0;
L_0x24b3260 .concat [ 1 1 0 0], L_0x24b2f20, L_0x24b20e0;
L_0x24b3370 .concat [ 1 1 0 0], L_0x24b1470, L_0x247a0f0;
L_0x24b3520 .cmp/eeq 2, L_0x24b3120, L_0x24b3410;
S_0x2479420 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x2460360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_0x2464a50 .functor NOT 1, v0x24add90_0, C4<0>, C4<0>, C4<0>;
L_0x247a0f0 .functor AND 1, L_0x24b0bd0, L_0x2464a50, C4<1>, C4<1>;
L_0x24885d0 .functor OR 1, L_0x24b0dc0, L_0x24b0e60, C4<0>, C4<0>;
L_0x24b1070 .functor OR 1, L_0x24885d0, L_0x24b0fa0, C4<0>, C4<0>;
L_0x24b1360 .functor OR 1, L_0x24b1070, L_0x24b11b0, C4<0>, C4<0>;
L_0x24b1470 .functor AND 1, L_0x24b1360, v0x24add90_0, C4<1>, C4<1>;
v0x24886d0_0 .net "Y2", 0 0, L_0x247a0f0;  alias, 1 drivers
v0x2488770_0 .net "Y4", 0 0, L_0x24b1470;  alias, 1 drivers
v0x2464b60_0 .net *"_ivl_1", 0 0, L_0x24b0bd0;  1 drivers
v0x2464c30_0 .net *"_ivl_10", 0 0, L_0x24885d0;  1 drivers
v0x24acda0_0 .net *"_ivl_13", 0 0, L_0x24b0fa0;  1 drivers
v0x24aced0_0 .net *"_ivl_14", 0 0, L_0x24b1070;  1 drivers
v0x24acfb0_0 .net *"_ivl_17", 0 0, L_0x24b11b0;  1 drivers
v0x24ad090_0 .net *"_ivl_18", 0 0, L_0x24b1360;  1 drivers
v0x24ad170_0 .net *"_ivl_2", 0 0, L_0x2464a50;  1 drivers
v0x24ad2e0_0 .net *"_ivl_7", 0 0, L_0x24b0dc0;  1 drivers
v0x24ad3c0_0 .net *"_ivl_9", 0 0, L_0x24b0e60;  1 drivers
v0x24ad4a0_0 .net "w", 0 0, v0x24add90_0;  alias, 1 drivers
v0x24ad560_0 .net "y", 6 1, v0x24ade30_0;  alias, 1 drivers
L_0x24b0bd0 .part v0x24ade30_0, 0, 1;
L_0x24b0dc0 .part v0x24ade30_0, 1, 1;
L_0x24b0e60 .part v0x24ade30_0, 2, 1;
L_0x24b0fa0 .part v0x24ade30_0, 4, 1;
L_0x24b11b0 .part v0x24ade30_0, 5, 1;
S_0x24ad6c0 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0x2460360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0x24ad920_0 .net "clk", 0 0, v0x24b0580_0;  1 drivers
v0x24ada00_0 .var/2s "errored1", 31 0;
v0x24adae0_0 .var/2s "onehot_error", 31 0;
v0x24adba0_0 .net "tb_match", 0 0, L_0x24b3520;  alias, 1 drivers
v0x24adc60_0 .var/2s "temp", 31 0;
v0x24add90_0 .var "w", 0 0;
v0x24ade30_0 .var "y", 6 1;
E_0x2473710/0 .event negedge, v0x24ad920_0;
E_0x2473710/1 .event posedge, v0x24ad920_0;
E_0x2473710 .event/or E_0x2473710/0, E_0x2473710/1;
S_0x24adf30 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x2460360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_0x24b1660 .functor NOT 1, v0x24add90_0, C4<0>, C4<0>, C4<0>;
L_0x24b16d0 .functor AND 1, L_0x24b15c0, L_0x24b1660, C4<1>, C4<1>;
L_0x24b1880 .functor AND 1, L_0x24b17e0, v0x24add90_0, C4<1>, C4<1>;
L_0x24b1940 .functor OR 1, L_0x24b16d0, L_0x24b1880, C4<0>, C4<0>;
L_0x24b1b20 .functor NOT 1, v0x24add90_0, C4<0>, C4<0>, C4<0>;
L_0x24b1ca0 .functor AND 1, L_0x24b1a80, L_0x24b1b20, C4<1>, C4<1>;
L_0x24b1df0 .functor OR 1, L_0x24b1940, L_0x24b1ca0, C4<0>, C4<0>;
L_0x24b1fd0 .functor AND 1, L_0x24b1f00, v0x24add90_0, C4<1>, C4<1>;
L_0x24b20e0 .functor OR 1, L_0x24b1df0, L_0x24b1fd0, C4<0>, C4<0>;
L_0x24b22e0 .functor NOT 1, v0x24add90_0, C4<0>, C4<0>, C4<0>;
L_0x24b23b0 .functor AND 1, L_0x24b2240, L_0x24b22e0, C4<1>, C4<1>;
L_0x24b2550 .functor AND 1, L_0x24b2470, v0x24add90_0, C4<1>, C4<1>;
L_0x24b2680 .functor OR 1, L_0x24b23b0, L_0x24b2550, C4<0>, C4<0>;
L_0x24b2830 .functor NOT 1, v0x24add90_0, C4<0>, C4<0>, C4<0>;
L_0x24b2610 .functor AND 1, L_0x24b2790, L_0x24b2830, C4<1>, C4<1>;
L_0x24b29c0 .functor OR 1, L_0x24b2680, L_0x24b2610, C4<0>, C4<0>;
L_0x24b2e60 .functor AND 1, L_0x24b2b60, v0x24add90_0, C4<1>, C4<1>;
L_0x24b2f20 .functor OR 1, L_0x24b29c0, L_0x24b2e60, C4<0>, C4<0>;
v0x24ae1d0_0 .net "Y2", 0 0, L_0x24b20e0;  alias, 1 drivers
v0x24ae290_0 .net "Y4", 0 0, L_0x24b2f20;  alias, 1 drivers
v0x24ae350_0 .net *"_ivl_1", 0 0, L_0x24b15c0;  1 drivers
v0x24ae440_0 .net *"_ivl_10", 0 0, L_0x24b1940;  1 drivers
v0x24ae520_0 .net *"_ivl_13", 0 0, L_0x24b1a80;  1 drivers
v0x24ae650_0 .net *"_ivl_14", 0 0, L_0x24b1b20;  1 drivers
v0x24ae730_0 .net *"_ivl_16", 0 0, L_0x24b1ca0;  1 drivers
v0x24ae810_0 .net *"_ivl_18", 0 0, L_0x24b1df0;  1 drivers
v0x24ae8f0_0 .net *"_ivl_2", 0 0, L_0x24b1660;  1 drivers
v0x24aea60_0 .net *"_ivl_21", 0 0, L_0x24b1f00;  1 drivers
v0x24aeb40_0 .net *"_ivl_22", 0 0, L_0x24b1fd0;  1 drivers
v0x24aec20_0 .net *"_ivl_27", 0 0, L_0x24b2240;  1 drivers
v0x24aed00_0 .net *"_ivl_28", 0 0, L_0x24b22e0;  1 drivers
v0x24aede0_0 .net *"_ivl_30", 0 0, L_0x24b23b0;  1 drivers
v0x24aeec0_0 .net *"_ivl_33", 0 0, L_0x24b2470;  1 drivers
v0x24aefa0_0 .net *"_ivl_34", 0 0, L_0x24b2550;  1 drivers
v0x24af080_0 .net *"_ivl_36", 0 0, L_0x24b2680;  1 drivers
v0x24af160_0 .net *"_ivl_39", 0 0, L_0x24b2790;  1 drivers
v0x24af240_0 .net *"_ivl_4", 0 0, L_0x24b16d0;  1 drivers
v0x24af320_0 .net *"_ivl_40", 0 0, L_0x24b2830;  1 drivers
v0x24af400_0 .net *"_ivl_42", 0 0, L_0x24b2610;  1 drivers
v0x24af4e0_0 .net *"_ivl_44", 0 0, L_0x24b29c0;  1 drivers
v0x24af5c0_0 .net *"_ivl_47", 0 0, L_0x24b2b60;  1 drivers
v0x24af6a0_0 .net *"_ivl_48", 0 0, L_0x24b2e60;  1 drivers
v0x24af780_0 .net *"_ivl_7", 0 0, L_0x24b17e0;  1 drivers
v0x24af860_0 .net *"_ivl_8", 0 0, L_0x24b1880;  1 drivers
v0x24af940_0 .net "w", 0 0, v0x24add90_0;  alias, 1 drivers
v0x24af9e0_0 .net "y", 6 1, v0x24ade30_0;  alias, 1 drivers
L_0x24b15c0 .part v0x24ade30_0, 0, 1;
L_0x24b17e0 .part v0x24ade30_0, 1, 1;
L_0x24b1a80 .part v0x24ade30_0, 2, 1;
L_0x24b1f00 .part v0x24ade30_0, 4, 1;
L_0x24b2240 .part v0x24ade30_0, 1, 1;
L_0x24b2470 .part v0x24ade30_0, 2, 1;
L_0x24b2790 .part v0x24ade30_0, 3, 1;
L_0x24b2b60 .part v0x24ade30_0, 5, 1;
S_0x24afb70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x2460360;
 .timescale -12 -12;
E_0x2473260 .event anyedge, v0x24b06e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x24b06e0_0;
    %nor/r;
    %assign/vec4 v0x24b06e0_0, 0;
    %wait E_0x2473260;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x24ad6c0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x24ada00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x24adae0_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x24ad6c0;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2473710;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x24ade30_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x24add90_0, 0;
    %load/vec4 v0x24adba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24adae0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x24adae0_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x24ada00_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2473710;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0x24adc60_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x24adc60_0;
    %parti/s 2, 5, 4;
    %load/vec4 v0x24adc60_0;
    %parti/s 2, 2, 3;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0x24adc60_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x24adc60_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0x24adc60_0;
    %parti/s 6, 1, 2;
    %assign/vec4 v0x24ade30_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x24add90_0, 0;
    %load/vec4 v0x24adba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24ada00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x24ada00_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x24adae0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x24ada00_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0x24adae0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x24ada00_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x2460360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24b0580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24b06e0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2460360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x24b0580_0;
    %inv;
    %store/vec4 v0x24b0580_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x2460360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x24ad920_0, v0x24b0870_0, v0x24b09b0_0, v0x24b0910_0, v0x24afe50_0, v0x24afd90_0, v0x24affc0_0, v0x24afef0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2460360;
T_6 ;
    %load/vec4 v0x24b0620_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x24b0620_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24b0620_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y2" {0 0 0};
T_6.1 ;
    %load/vec4 v0x24b0620_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x24b0620_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x24b0620_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y4", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y4" {0 0 0};
T_6.3 ;
    %load/vec4 v0x24b0620_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x24b0620_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x24b0620_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x24b0620_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x2460360;
T_7 ;
    %wait E_0x2473710;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24b0620_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24b0620_0, 4, 32;
    %load/vec4 v0x24b07a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x24b0620_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24b0620_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24b0620_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24b0620_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x24afe50_0;
    %load/vec4 v0x24afe50_0;
    %load/vec4 v0x24afd90_0;
    %xor;
    %load/vec4 v0x24afe50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x24b0620_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24b0620_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x24b0620_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24b0620_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x24affc0_0;
    %load/vec4 v0x24affc0_0;
    %load/vec4 v0x24afef0_0;
    %xor;
    %load/vec4 v0x24affc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x24b0620_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24b0620_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x24b0620_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24b0620_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q6c/m2014_q6c_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can5_depth0/human/m2014_q6c/iter0/response4/top_module.sv";
