Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:20:16 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/linearmap/post_route_timing.rpt
| Design       : linearmap
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
vl_reg[0]/C                    addr_reg[17]/D                 6.227         
vl_reg[0]/C                    addr_reg[16]/D                 6.298         
vl_reg[0]/C                    addr_reg[15]/D                 6.312         
vl_reg[0]/C                    addr_reg[13]/D                 6.316         
vl_reg[0]/C                    addr_reg[14]/D                 6.365         
vl_reg[0]/C                    addr_reg[12]/D                 6.387         
vl_reg[0]/C                    addr_reg[11]/D                 6.408         
vl_reg[0]/C                    addr_reg[9]/D                  6.412         
vl_reg[0]/C                    addr_reg[10]/D                 6.461         
vl_reg[0]/C                    addr_reg[8]/D                  6.483         
vl_reg[0]/C                    addr_reg[7]/D                  6.585         
vl_reg[0]/C                    addr_reg[6]/D                  6.630         
vl_reg[0]/C                    addr_reg[5]/D                  6.681         
vl_reg[0]/C                    addr_reg[4]/D                  6.752         
vl_reg[0]/C                    addr_reg[3]/D                  7.023         
ul_reg[2]/C                    addr_reg[2]/D                  7.548         
ul_reg[2]/C                    addr_reg[1]/D                  7.811         
vl_reg[0]/C                    addr_reg[0]/D                  8.545         



