Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,106
design__inferred_latch__count,0
design__instance__count,22696
design__instance__area,235495
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.008858522400259972
power__switching__total,0.001907927100546658
power__leakage__total,0.000008753424481255934
power__total,0.010775202885270119
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,0.06892336896298172
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.06892336896298172
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.16847196337063275
timing__setup__ws__corner:nom_fast_1p32V_m40C,4.845864291440658
timing__hold__tns__corner:nom_fast_1p32V_m40C,0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.168472
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,4.845864
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.14282786468912256
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,-0.14282786468912256
timing__hold__ws__corner:nom_slow_1p08V_125C,0.39854931594161513
timing__setup__ws__corner:nom_slow_1p08V_125C,2.3344082883036115
timing__hold__tns__corner:nom_slow_1p08V_125C,0
timing__setup__tns__corner:nom_slow_1p08V_125C,0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.398549
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,2.334408
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,0.09297529675984732
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.09297529675984732
timing__hold__ws__corner:nom_typ_1p20V_25C,0.25215030777048447
timing__setup__ws__corner:nom_typ_1p20V_25C,3.92197085908727
timing__hold__tns__corner:nom_typ_1p20V_25C,0
timing__setup__tns__corner:nom_typ_1p20V_25C,0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.25215
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,3.921971
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,0.09297529675984732
clock__skew__worst_setup,-0.14282786468912256
timing__hold__ws,0.16847196337063275
timing__setup__ws,2.3344082883036115
timing__hold__tns,0
timing__setup__tns,0
timing__hold__wns,0
timing__setup__wns,0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.168472
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,2.334408
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 498.415 517.135
design__core__bbox,5.76 15.12 492.48 498.96
design__io,7
design__die__area,257748
design__core__area,235495
design__instance__count__stdcell,8394
design__instance__area__stdcell,103923
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.441298
design__instance__utilization__stdcell,0.441298
design__rows,128
design__rows:CoreSite,128
design__sites,129792
design__sites:CoreSite,129792
design__instance__count__class:buffer,231
design__instance__area__class:buffer,2344.2
design__instance__count__class:inverter,1759
design__instance__area__class:inverter,10180.6
design__instance__count__class:sequential_cell,750
design__instance__area__class:sequential_cell,37376.6
design__instance__count__class:multi_input_combinational_cell,5113
design__instance__area__class:multi_input_combinational_cell,46461.3
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,470
design__instance__area__class:timing_repair_buffer,4093.29
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,188175
design__violations,0
design__instance__count__class:clock_buffer,212
design__instance__area__class:clock_buffer,4967.83
design__instance__count__class:clock_inverter,90
design__instance__area__class:clock_inverter,843.696
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
global_route__vias,52334
global_route__wirelength,318836
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,8283
route__net__special,2
route__drc_errors__iter:0,2474
route__wirelength__iter:0,215490
route__drc_errors__iter:1,961
route__wirelength__iter:1,214120
route__drc_errors__iter:2,805
route__wirelength__iter:2,213725
route__drc_errors__iter:3,5
route__wirelength__iter:3,213515
route__drc_errors__iter:4,0
route__wirelength__iter:4,213512
route__drc_errors,0
route__wirelength,213512
route__vias,50142
route__vias__singlecut,50142
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,1431.7
design__instance__count__class:fill_cell,14302
design__instance__area__class:fill_cell,131571
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,115
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,115
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,115
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,115
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19831
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19961
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00169063
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00118503
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000367332
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00118503
design_powergrid__voltage__worst,0.00118503
design_powergrid__voltage__worst__net:VPWR,1.19831
design_powergrid__drop__worst,0.00169063
design_powergrid__drop__worst__net:VPWR,0.00169063
design_powergrid__voltage__worst__net:VGND,0.00118503
design_powergrid__drop__worst__net:VGND,0.00118503
ir__voltage__worst,1.2
ir__drop__avg,0.000391
ir__drop__worst,0.00169
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
