
SPI_QUICK_START_MASTER1_6_2(3).elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002568  00000000  00000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000000c  20000000  00002568  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000050  2000000c  00002574  0001000c  2**2
                  ALLOC
  3 .stack        00002004  2000005c  000025c4  0001000c  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  0001000c  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  00010034  2**0
                  CONTENTS, READONLY
  6 .debug_info   00012e6a  00000000  00000000  0001008f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000176a  00000000  00000000  00022ef9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00001594  00000000  00000000  00024663  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000430  00000000  00000000  00025bf7  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000380  00000000  00000000  00026027  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00017c1b  00000000  00000000  000263a7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000070b0  00000000  00000000  0003dfc2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00088a43  00000000  00000000  00045072  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000d98  00000000  00000000  000cdab8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20002060 	.word	0x20002060
       4:	00001ec1 	.word	0x00001ec1
       8:	00001fb1 	.word	0x00001fb1
       c:	00001fb1 	.word	0x00001fb1
	...
      2c:	00001fb1 	.word	0x00001fb1
	...
      38:	00001fb1 	.word	0x00001fb1
      3c:	00001fb1 	.word	0x00001fb1
      40:	00001fb1 	.word	0x00001fb1
      44:	00001fb1 	.word	0x00001fb1
      48:	00001fb1 	.word	0x00001fb1
      4c:	00001fb1 	.word	0x00001fb1
      50:	00001fb1 	.word	0x00001fb1
      54:	00001fb1 	.word	0x00001fb1
      58:	00001fb1 	.word	0x00001fb1
      5c:	00001fb1 	.word	0x00001fb1
      60:	00001fb1 	.word	0x00001fb1
      64:	00001fb1 	.word	0x00001fb1
      68:	00001fb1 	.word	0x00001fb1
      6c:	00001fb1 	.word	0x00001fb1
      70:	00001fb1 	.word	0x00001fb1
      74:	00001fb1 	.word	0x00001fb1
      78:	00001fb1 	.word	0x00001fb1
      7c:	00001fb1 	.word	0x00001fb1
      80:	00001fb1 	.word	0x00001fb1
      84:	00001fb1 	.word	0x00001fb1
      88:	00001fb1 	.word	0x00001fb1
      8c:	00001fb1 	.word	0x00001fb1
      90:	00001fb1 	.word	0x00001fb1
      94:	00001fb1 	.word	0x00001fb1
      98:	00001fb1 	.word	0x00001fb1
      9c:	00001fb1 	.word	0x00001fb1
      a0:	00001fb1 	.word	0x00001fb1
      a4:	00001fb1 	.word	0x00001fb1
      a8:	00001fb1 	.word	0x00001fb1
      ac:	00001fb1 	.word	0x00001fb1

000000b0 <__do_global_dtors_aux>:
      b0:	b510      	push	{r4, lr}
      b2:	4c06      	ldr	r4, [pc, #24]	; (cc <__do_global_dtors_aux+0x1c>)
      b4:	7823      	ldrb	r3, [r4, #0]
      b6:	2b00      	cmp	r3, #0
      b8:	d107      	bne.n	ca <__do_global_dtors_aux+0x1a>
      ba:	4b05      	ldr	r3, [pc, #20]	; (d0 <__do_global_dtors_aux+0x20>)
      bc:	2b00      	cmp	r3, #0
      be:	d002      	beq.n	c6 <__do_global_dtors_aux+0x16>
      c0:	4804      	ldr	r0, [pc, #16]	; (d4 <__do_global_dtors_aux+0x24>)
      c2:	e000      	b.n	c6 <__do_global_dtors_aux+0x16>
      c4:	bf00      	nop
      c6:	2301      	movs	r3, #1
      c8:	7023      	strb	r3, [r4, #0]
      ca:	bd10      	pop	{r4, pc}
      cc:	2000000c 	.word	0x2000000c
      d0:	00000000 	.word	0x00000000
      d4:	00002568 	.word	0x00002568

000000d8 <frame_dummy>:
      d8:	b508      	push	{r3, lr}
      da:	4b08      	ldr	r3, [pc, #32]	; (fc <frame_dummy+0x24>)
      dc:	2b00      	cmp	r3, #0
      de:	d003      	beq.n	e8 <frame_dummy+0x10>
      e0:	4807      	ldr	r0, [pc, #28]	; (100 <frame_dummy+0x28>)
      e2:	4908      	ldr	r1, [pc, #32]	; (104 <frame_dummy+0x2c>)
      e4:	e000      	b.n	e8 <frame_dummy+0x10>
      e6:	bf00      	nop
      e8:	4807      	ldr	r0, [pc, #28]	; (108 <frame_dummy+0x30>)
      ea:	6803      	ldr	r3, [r0, #0]
      ec:	2b00      	cmp	r3, #0
      ee:	d100      	bne.n	f2 <frame_dummy+0x1a>
      f0:	bd08      	pop	{r3, pc}
      f2:	4b06      	ldr	r3, [pc, #24]	; (10c <frame_dummy+0x34>)
      f4:	2b00      	cmp	r3, #0
      f6:	d0fb      	beq.n	f0 <frame_dummy+0x18>
      f8:	4798      	blx	r3
      fa:	e7f9      	b.n	f0 <frame_dummy+0x18>
      fc:	00000000 	.word	0x00000000
     100:	00002568 	.word	0x00002568
     104:	20000010 	.word	0x20000010
     108:	00002568 	.word	0x00002568
     10c:	00000000 	.word	0x00000000

00000110 <cpu_irq_enter_critical>:
 */
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
     110:	b580      	push	{r7, lr}
     112:	b082      	sub	sp, #8
     114:	af00      	add	r7, sp, #0
	if (cpu_irq_critical_section_counter == 0) {
     116:	4b0f      	ldr	r3, [pc, #60]	; (154 <cpu_irq_enter_critical+0x44>)
     118:	681b      	ldr	r3, [r3, #0]
     11a:	2b00      	cmp	r3, #0
     11c:	d112      	bne.n	144 <cpu_irq_enter_critical+0x34>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     11e:	f3ef 8310 	mrs	r3, PRIMASK
     122:	607b      	str	r3, [r7, #4]
  return(result);
     124:	687b      	ldr	r3, [r7, #4]
		if (cpu_irq_is_enabled()) {
     126:	2b00      	cmp	r3, #0
     128:	d109      	bne.n	13e <cpu_irq_enter_critical+0x2e>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
     12a:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     12c:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     130:	4b09      	ldr	r3, [pc, #36]	; (158 <cpu_irq_enter_critical+0x48>)
     132:	2200      	movs	r2, #0
     134:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     136:	4b09      	ldr	r3, [pc, #36]	; (15c <cpu_irq_enter_critical+0x4c>)
     138:	2201      	movs	r2, #1
     13a:	701a      	strb	r2, [r3, #0]
     13c:	e002      	b.n	144 <cpu_irq_enter_critical+0x34>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     13e:	4b07      	ldr	r3, [pc, #28]	; (15c <cpu_irq_enter_critical+0x4c>)
     140:	2200      	movs	r2, #0
     142:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     144:	4b03      	ldr	r3, [pc, #12]	; (154 <cpu_irq_enter_critical+0x44>)
     146:	681b      	ldr	r3, [r3, #0]
     148:	1c5a      	adds	r2, r3, #1
     14a:	4b02      	ldr	r3, [pc, #8]	; (154 <cpu_irq_enter_critical+0x44>)
     14c:	601a      	str	r2, [r3, #0]
}
     14e:	46bd      	mov	sp, r7
     150:	b002      	add	sp, #8
     152:	bd80      	pop	{r7, pc}
     154:	20000028 	.word	0x20000028
     158:	20000000 	.word	0x20000000
     15c:	2000002c 	.word	0x2000002c

00000160 <cpu_irq_leave_critical>:

void cpu_irq_leave_critical(void)
{
     160:	b580      	push	{r7, lr}
     162:	af00      	add	r7, sp, #0
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     164:	4b0a      	ldr	r3, [pc, #40]	; (190 <cpu_irq_leave_critical+0x30>)
     166:	681b      	ldr	r3, [r3, #0]
     168:	1e5a      	subs	r2, r3, #1
     16a:	4b09      	ldr	r3, [pc, #36]	; (190 <cpu_irq_leave_critical+0x30>)
     16c:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     16e:	4b08      	ldr	r3, [pc, #32]	; (190 <cpu_irq_leave_critical+0x30>)
     170:	681b      	ldr	r3, [r3, #0]
     172:	2b00      	cmp	r3, #0
     174:	d10a      	bne.n	18c <cpu_irq_leave_critical+0x2c>
     176:	4b07      	ldr	r3, [pc, #28]	; (194 <cpu_irq_leave_critical+0x34>)
     178:	781b      	ldrb	r3, [r3, #0]
     17a:	b2db      	uxtb	r3, r3
     17c:	2b00      	cmp	r3, #0
     17e:	d005      	beq.n	18c <cpu_irq_leave_critical+0x2c>
		cpu_irq_enable();
     180:	4b05      	ldr	r3, [pc, #20]	; (198 <cpu_irq_leave_critical+0x38>)
     182:	2201      	movs	r2, #1
     184:	701a      	strb	r2, [r3, #0]
     186:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
     18a:	b662      	cpsie	i
	}
}
     18c:	46bd      	mov	sp, r7
     18e:	bd80      	pop	{r7, pc}
     190:	20000028 	.word	0x20000028
     194:	2000002c 	.word	0x2000002c
     198:	20000000 	.word	0x20000000

0000019c <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
     19c:	b580      	push	{r7, lr}
     19e:	b084      	sub	sp, #16
     1a0:	af00      	add	r7, sp, #0
     1a2:	1c02      	adds	r2, r0, #0
     1a4:	1dfb      	adds	r3, r7, #7
     1a6:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
     1a8:	230f      	movs	r3, #15
     1aa:	18fb      	adds	r3, r7, r3
     1ac:	1dfa      	adds	r2, r7, #7
     1ae:	7812      	ldrb	r2, [r2, #0]
     1b0:	09d2      	lsrs	r2, r2, #7
     1b2:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
     1b4:	230e      	movs	r3, #14
     1b6:	18fb      	adds	r3, r7, r3
     1b8:	1dfa      	adds	r2, r7, #7
     1ba:	7812      	ldrb	r2, [r2, #0]
     1bc:	0952      	lsrs	r2, r2, #5
     1be:	701a      	strb	r2, [r3, #0]

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
     1c0:	4b0d      	ldr	r3, [pc, #52]	; (1f8 <system_pinmux_get_group_from_gpio_pin+0x5c>)
     1c2:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
     1c4:	230f      	movs	r3, #15
     1c6:	18fb      	adds	r3, r7, r3
     1c8:	781b      	ldrb	r3, [r3, #0]
     1ca:	2b00      	cmp	r3, #0
     1cc:	d10f      	bne.n	1ee <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
     1ce:	230f      	movs	r3, #15
     1d0:	18fb      	adds	r3, r7, r3
     1d2:	781b      	ldrb	r3, [r3, #0]
     1d4:	009b      	lsls	r3, r3, #2
     1d6:	2210      	movs	r2, #16
     1d8:	4694      	mov	ip, r2
     1da:	44bc      	add	ip, r7
     1dc:	4463      	add	r3, ip
     1de:	3b08      	subs	r3, #8
     1e0:	681a      	ldr	r2, [r3, #0]
     1e2:	230e      	movs	r3, #14
     1e4:	18fb      	adds	r3, r7, r3
     1e6:	781b      	ldrb	r3, [r3, #0]
     1e8:	01db      	lsls	r3, r3, #7
     1ea:	18d3      	adds	r3, r2, r3
     1ec:	e000      	b.n	1f0 <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
     1ee:	2300      	movs	r3, #0
	}
}
     1f0:	1c18      	adds	r0, r3, #0
     1f2:	46bd      	mov	sp, r7
     1f4:	b004      	add	sp, #16
     1f6:	bd80      	pop	{r7, pc}
     1f8:	41004400 	.word	0x41004400

000001fc <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
     1fc:	b580      	push	{r7, lr}
     1fe:	b082      	sub	sp, #8
     200:	af00      	add	r7, sp, #0
     202:	1c02      	adds	r2, r0, #0
     204:	1dfb      	adds	r3, r7, #7
     206:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
     208:	1dfb      	adds	r3, r7, #7
     20a:	781b      	ldrb	r3, [r3, #0]
     20c:	1c18      	adds	r0, r3, #0
     20e:	4b03      	ldr	r3, [pc, #12]	; (21c <port_get_group_from_gpio_pin+0x20>)
     210:	4798      	blx	r3
     212:	1c03      	adds	r3, r0, #0
}
     214:	1c18      	adds	r0, r3, #0
     216:	46bd      	mov	sp, r7
     218:	b002      	add	sp, #8
     21a:	bd80      	pop	{r7, pc}
     21c:	0000019d 	.word	0x0000019d

00000220 <port_get_config_defaults>:
 *
 *  \param[out] config  Configuration structure to initialize to default values
 */
static inline void port_get_config_defaults(
		struct port_config *const config)
{
     220:	b580      	push	{r7, lr}
     222:	b082      	sub	sp, #8
     224:	af00      	add	r7, sp, #0
     226:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
     228:	687b      	ldr	r3, [r7, #4]
     22a:	2200      	movs	r2, #0
     22c:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     22e:	687b      	ldr	r3, [r7, #4]
     230:	2201      	movs	r2, #1
     232:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
     234:	687b      	ldr	r3, [r7, #4]
     236:	2200      	movs	r2, #0
     238:	709a      	strb	r2, [r3, #2]
}
     23a:	46bd      	mov	sp, r7
     23c:	b002      	add	sp, #8
     23e:	bd80      	pop	{r7, pc}

00000240 <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
     240:	b580      	push	{r7, lr}
     242:	b084      	sub	sp, #16
     244:	af00      	add	r7, sp, #0
     246:	1c02      	adds	r2, r0, #0
     248:	1dfb      	adds	r3, r7, #7
     24a:	701a      	strb	r2, [r3, #0]
     24c:	1dbb      	adds	r3, r7, #6
     24e:	1c0a      	adds	r2, r1, #0
     250:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
     252:	1dfb      	adds	r3, r7, #7
     254:	781b      	ldrb	r3, [r3, #0]
     256:	1c18      	adds	r0, r3, #0
     258:	4b0c      	ldr	r3, [pc, #48]	; (28c <port_pin_set_output_level+0x4c>)
     25a:	4798      	blx	r3
     25c:	1c03      	adds	r3, r0, #0
     25e:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     260:	1dfb      	adds	r3, r7, #7
     262:	781b      	ldrb	r3, [r3, #0]
     264:	221f      	movs	r2, #31
     266:	4013      	ands	r3, r2
     268:	2201      	movs	r2, #1
     26a:	409a      	lsls	r2, r3
     26c:	1c13      	adds	r3, r2, #0
     26e:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
     270:	1dbb      	adds	r3, r7, #6
     272:	781b      	ldrb	r3, [r3, #0]
     274:	2b00      	cmp	r3, #0
     276:	d003      	beq.n	280 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
     278:	68fb      	ldr	r3, [r7, #12]
     27a:	68ba      	ldr	r2, [r7, #8]
     27c:	619a      	str	r2, [r3, #24]
     27e:	e002      	b.n	286 <port_pin_set_output_level+0x46>
	} else {
		port_base->OUTCLR.reg = pin_mask;
     280:	68fb      	ldr	r3, [r7, #12]
     282:	68ba      	ldr	r2, [r7, #8]
     284:	615a      	str	r2, [r3, #20]
	}
}
     286:	46bd      	mov	sp, r7
     288:	b004      	add	sp, #16
     28a:	bd80      	pop	{r7, pc}
     28c:	000001fd 	.word	0x000001fd

00000290 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
     290:	b580      	push	{r7, lr}
     292:	b082      	sub	sp, #8
     294:	af00      	add	r7, sp, #0
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
     296:	1d3b      	adds	r3, r7, #4
     298:	1c18      	adds	r0, r3, #0
     29a:	4b0e      	ldr	r3, [pc, #56]	; (2d4 <system_board_init+0x44>)
     29c:	4798      	blx	r3

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     29e:	1d3b      	adds	r3, r7, #4
     2a0:	2201      	movs	r2, #1
     2a2:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     2a4:	1d3b      	adds	r3, r7, #4
     2a6:	203e      	movs	r0, #62	; 0x3e
     2a8:	1c19      	adds	r1, r3, #0
     2aa:	4b0b      	ldr	r3, [pc, #44]	; (2d8 <system_board_init+0x48>)
     2ac:	4798      	blx	r3
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);
     2ae:	203e      	movs	r0, #62	; 0x3e
     2b0:	2101      	movs	r1, #1
     2b2:	4b0a      	ldr	r3, [pc, #40]	; (2dc <system_board_init+0x4c>)
     2b4:	4798      	blx	r3

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     2b6:	1d3b      	adds	r3, r7, #4
     2b8:	2200      	movs	r2, #0
     2ba:	701a      	strb	r2, [r3, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     2bc:	1d3b      	adds	r3, r7, #4
     2be:	2201      	movs	r2, #1
     2c0:	705a      	strb	r2, [r3, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     2c2:	1d3b      	adds	r3, r7, #4
     2c4:	200f      	movs	r0, #15
     2c6:	1c19      	adds	r1, r3, #0
     2c8:	4b03      	ldr	r3, [pc, #12]	; (2d8 <system_board_init+0x48>)
     2ca:	4798      	blx	r3
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
#endif	
}
     2cc:	46bd      	mov	sp, r7
     2ce:	b002      	add	sp, #8
     2d0:	bd80      	pop	{r7, pc}
     2d2:	46c0      	nop			; (mov r8, r8)
     2d4:	00000221 	.word	0x00000221
     2d8:	00000309 	.word	0x00000309
     2dc:	00000241 	.word	0x00000241

000002e0 <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
     2e0:	b580      	push	{r7, lr}
     2e2:	b082      	sub	sp, #8
     2e4:	af00      	add	r7, sp, #0
     2e6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     2e8:	687b      	ldr	r3, [r7, #4]
     2ea:	2280      	movs	r2, #128	; 0x80
     2ec:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     2ee:	687b      	ldr	r3, [r7, #4]
     2f0:	2200      	movs	r2, #0
     2f2:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     2f4:	687b      	ldr	r3, [r7, #4]
     2f6:	2201      	movs	r2, #1
     2f8:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     2fa:	687b      	ldr	r3, [r7, #4]
     2fc:	2200      	movs	r2, #0
     2fe:	70da      	strb	r2, [r3, #3]
}
     300:	46bd      	mov	sp, r7
     302:	b002      	add	sp, #8
     304:	bd80      	pop	{r7, pc}
     306:	46c0      	nop			; (mov r8, r8)

00000308 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     308:	b580      	push	{r7, lr}
     30a:	b084      	sub	sp, #16
     30c:	af00      	add	r7, sp, #0
     30e:	1c02      	adds	r2, r0, #0
     310:	6039      	str	r1, [r7, #0]
     312:	1dfb      	adds	r3, r7, #7
     314:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);
     316:	230c      	movs	r3, #12
     318:	18fb      	adds	r3, r7, r3
     31a:	1c18      	adds	r0, r3, #0
     31c:	4b0f      	ldr	r3, [pc, #60]	; (35c <port_pin_set_config+0x54>)
     31e:	4798      	blx	r3

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
     320:	230c      	movs	r3, #12
     322:	18fb      	adds	r3, r7, r3
     324:	2280      	movs	r2, #128	; 0x80
     326:	701a      	strb	r2, [r3, #0]
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     328:	683b      	ldr	r3, [r7, #0]
     32a:	781a      	ldrb	r2, [r3, #0]
     32c:	230c      	movs	r3, #12
     32e:	18fb      	adds	r3, r7, r3
     330:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     332:	683b      	ldr	r3, [r7, #0]
     334:	785a      	ldrb	r2, [r3, #1]
     336:	230c      	movs	r3, #12
     338:	18fb      	adds	r3, r7, r3
     33a:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     33c:	683b      	ldr	r3, [r7, #0]
     33e:	789a      	ldrb	r2, [r3, #2]
     340:	230c      	movs	r3, #12
     342:	18fb      	adds	r3, r7, r3
     344:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     346:	1dfb      	adds	r3, r7, #7
     348:	781a      	ldrb	r2, [r3, #0]
     34a:	230c      	movs	r3, #12
     34c:	18fb      	adds	r3, r7, r3
     34e:	1c10      	adds	r0, r2, #0
     350:	1c19      	adds	r1, r3, #0
     352:	4b03      	ldr	r3, [pc, #12]	; (360 <port_pin_set_config+0x58>)
     354:	4798      	blx	r3
}
     356:	46bd      	mov	sp, r7
     358:	b004      	add	sp, #16
     35a:	bd80      	pop	{r7, pc}
     35c:	000002e1 	.word	0x000002e1
     360:	00001e41 	.word	0x00001e41

00000364 <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
     364:	b580      	push	{r7, lr}
     366:	b082      	sub	sp, #8
     368:	af00      	add	r7, sp, #0
     36a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     36c:	687b      	ldr	r3, [r7, #4]
     36e:	2200      	movs	r2, #0
     370:	701a      	strb	r2, [r3, #0]
}
     372:	46bd      	mov	sp, r7
     374:	b002      	add	sp, #8
     376:	bd80      	pop	{r7, pc}

00000378 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     378:	b580      	push	{r7, lr}
     37a:	b086      	sub	sp, #24
     37c:	af00      	add	r7, sp, #0
     37e:	60f8      	str	r0, [r7, #12]
     380:	60b9      	str	r1, [r7, #8]
     382:	607a      	str	r2, [r7, #4]
	/* Baud value variable */
	uint16_t baud_calculated = 0;
     384:	2316      	movs	r3, #22
     386:	18fb      	adds	r3, r7, r3
     388:	2200      	movs	r2, #0
     38a:	801a      	strh	r2, [r3, #0]
	uint32_t clock_value = external_clock;
     38c:	68bb      	ldr	r3, [r7, #8]
     38e:	613b      	str	r3, [r7, #16]


	/* Check if baudrate is outside of valid range. */
	if (baudrate > (external_clock / 2)) {
     390:	68bb      	ldr	r3, [r7, #8]
     392:	085a      	lsrs	r2, r3, #1
     394:	68fb      	ldr	r3, [r7, #12]
     396:	429a      	cmp	r2, r3
     398:	d201      	bcs.n	39e <_sercom_get_sync_baud_val+0x26>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     39a:	2340      	movs	r3, #64	; 0x40
     39c:	e026      	b.n	3ec <_sercom_get_sync_baud_val+0x74>
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
     39e:	68bb      	ldr	r3, [r7, #8]
     3a0:	085b      	lsrs	r3, r3, #1
     3a2:	613b      	str	r3, [r7, #16]
	while (clock_value >= baudrate) {
     3a4:	e00a      	b.n	3bc <_sercom_get_sync_baud_val+0x44>
		clock_value = clock_value - baudrate;
     3a6:	693a      	ldr	r2, [r7, #16]
     3a8:	68fb      	ldr	r3, [r7, #12]
     3aa:	1ad3      	subs	r3, r2, r3
     3ac:	613b      	str	r3, [r7, #16]
		baud_calculated++;
     3ae:	2316      	movs	r3, #22
     3b0:	18fb      	adds	r3, r7, r3
     3b2:	881a      	ldrh	r2, [r3, #0]
     3b4:	2316      	movs	r3, #22
     3b6:	18fb      	adds	r3, r7, r3
     3b8:	3201      	adds	r2, #1
     3ba:	801a      	strh	r2, [r3, #0]
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
     3bc:	693a      	ldr	r2, [r7, #16]
     3be:	68fb      	ldr	r3, [r7, #12]
     3c0:	429a      	cmp	r2, r3
     3c2:	d2f0      	bcs.n	3a6 <_sercom_get_sync_baud_val+0x2e>
		clock_value = clock_value - baudrate;
		baud_calculated++;
	}
	baud_calculated = baud_calculated - 1;
     3c4:	2316      	movs	r3, #22
     3c6:	18fb      	adds	r3, r7, r3
     3c8:	2216      	movs	r2, #22
     3ca:	18ba      	adds	r2, r7, r2
     3cc:	8812      	ldrh	r2, [r2, #0]
     3ce:	3a01      	subs	r2, #1
     3d0:	801a      	strh	r2, [r3, #0]

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
     3d2:	2316      	movs	r3, #22
     3d4:	18fb      	adds	r3, r7, r3
     3d6:	881b      	ldrh	r3, [r3, #0]
     3d8:	2bff      	cmp	r3, #255	; 0xff
     3da:	d901      	bls.n	3e0 <_sercom_get_sync_baud_val+0x68>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     3dc:	2340      	movs	r3, #64	; 0x40
     3de:	e005      	b.n	3ec <_sercom_get_sync_baud_val+0x74>
	} else {
		*baudvalue = baud_calculated;
     3e0:	687b      	ldr	r3, [r7, #4]
     3e2:	2216      	movs	r2, #22
     3e4:	18ba      	adds	r2, r7, r2
     3e6:	8812      	ldrh	r2, [r2, #0]
     3e8:	801a      	strh	r2, [r3, #0]
		return STATUS_OK;
     3ea:	2300      	movs	r3, #0
	}
}
     3ec:	1c18      	adds	r0, r3, #0
     3ee:	46bd      	mov	sp, r7
     3f0:	b006      	add	sp, #24
     3f2:	bd80      	pop	{r7, pc}

000003f4 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     3f4:	b580      	push	{r7, lr}
     3f6:	b084      	sub	sp, #16
     3f8:	af00      	add	r7, sp, #0
     3fa:	1c02      	adds	r2, r0, #0
     3fc:	1dfb      	adds	r3, r7, #7
     3fe:	701a      	strb	r2, [r3, #0]
     400:	1dbb      	adds	r3, r7, #6
     402:	1c0a      	adds	r2, r1, #0
     404:	701a      	strb	r2, [r3, #0]
	/* Check if valid option. */
	if (!_sercom_config.generator_is_set || force_change) {
     406:	4b1a      	ldr	r3, [pc, #104]	; (470 <sercom_set_gclk_generator+0x7c>)
     408:	781b      	ldrb	r3, [r3, #0]
     40a:	2201      	movs	r2, #1
     40c:	4053      	eors	r3, r2
     40e:	b2db      	uxtb	r3, r3
     410:	2b00      	cmp	r3, #0
     412:	d103      	bne.n	41c <sercom_set_gclk_generator+0x28>
     414:	1dbb      	adds	r3, r7, #6
     416:	781b      	ldrb	r3, [r3, #0]
     418:	2b00      	cmp	r3, #0
     41a:	d01b      	beq.n	454 <sercom_set_gclk_generator+0x60>
		/* Create and fill a GCLK configuration structure for the new config. */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
     41c:	230c      	movs	r3, #12
     41e:	18fb      	adds	r3, r7, r3
     420:	1c18      	adds	r0, r3, #0
     422:	4b14      	ldr	r3, [pc, #80]	; (474 <sercom_set_gclk_generator+0x80>)
     424:	4798      	blx	r3
		gclk_chan_conf.source_generator = generator_source;
     426:	230c      	movs	r3, #12
     428:	18fb      	adds	r3, r7, r3
     42a:	1dfa      	adds	r2, r7, #7
     42c:	7812      	ldrb	r2, [r2, #0]
     42e:	701a      	strb	r2, [r3, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     430:	230c      	movs	r3, #12
     432:	18fb      	adds	r3, r7, r3
     434:	2013      	movs	r0, #19
     436:	1c19      	adds	r1, r3, #0
     438:	4b0f      	ldr	r3, [pc, #60]	; (478 <sercom_set_gclk_generator+0x84>)
     43a:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     43c:	2013      	movs	r0, #19
     43e:	4b0f      	ldr	r3, [pc, #60]	; (47c <sercom_set_gclk_generator+0x88>)
     440:	4798      	blx	r3

		/* Save config. */
		_sercom_config.generator_source = generator_source;
     442:	4b0b      	ldr	r3, [pc, #44]	; (470 <sercom_set_gclk_generator+0x7c>)
     444:	1dfa      	adds	r2, r7, #7
     446:	7812      	ldrb	r2, [r2, #0]
     448:	705a      	strb	r2, [r3, #1]
		_sercom_config.generator_is_set = true;
     44a:	4b09      	ldr	r3, [pc, #36]	; (470 <sercom_set_gclk_generator+0x7c>)
     44c:	2201      	movs	r2, #1
     44e:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
     450:	2300      	movs	r3, #0
     452:	e008      	b.n	466 <sercom_set_gclk_generator+0x72>
	} else if (generator_source == _sercom_config.generator_source) {
     454:	4b06      	ldr	r3, [pc, #24]	; (470 <sercom_set_gclk_generator+0x7c>)
     456:	785b      	ldrb	r3, [r3, #1]
     458:	1dfa      	adds	r2, r7, #7
     45a:	7812      	ldrb	r2, [r2, #0]
     45c:	429a      	cmp	r2, r3
     45e:	d101      	bne.n	464 <sercom_set_gclk_generator+0x70>
		/* Return status OK if same config. */
		return STATUS_OK;
     460:	2300      	movs	r3, #0
     462:	e000      	b.n	466 <sercom_set_gclk_generator+0x72>
	}

	/* Return invalid config to already initialized GCLK. */
	return STATUS_ERR_ALREADY_INITIALIZED;
     464:	231d      	movs	r3, #29
}
     466:	1c18      	adds	r0, r3, #0
     468:	46bd      	mov	sp, r7
     46a:	b004      	add	sp, #16
     46c:	bd80      	pop	{r7, pc}
     46e:	46c0      	nop			; (mov r8, r8)
     470:	20000030 	.word	0x20000030
     474:	00000365 	.word	0x00000365
     478:	00001b55 	.word	0x00001b55
     47c:	00001b99 	.word	0x00001b99

00000480 <_sercom_get_default_pad>:
 *
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
     480:	b580      	push	{r7, lr}
     482:	b082      	sub	sp, #8
     484:	af00      	add	r7, sp, #0
     486:	6078      	str	r0, [r7, #4]
     488:	1c0a      	adds	r2, r1, #0
     48a:	1cfb      	adds	r3, r7, #3
     48c:	701a      	strb	r2, [r3, #0]
	switch ((uintptr_t)sercom_module) {
     48e:	687b      	ldr	r3, [r7, #4]
     490:	4a4d      	ldr	r2, [pc, #308]	; (5c8 <_sercom_get_default_pad+0x148>)
     492:	4293      	cmp	r3, r2
     494:	d03f      	beq.n	516 <_sercom_get_default_pad+0x96>
     496:	4a4c      	ldr	r2, [pc, #304]	; (5c8 <_sercom_get_default_pad+0x148>)
     498:	4293      	cmp	r3, r2
     49a:	d806      	bhi.n	4aa <_sercom_get_default_pad+0x2a>
     49c:	4a4b      	ldr	r2, [pc, #300]	; (5cc <_sercom_get_default_pad+0x14c>)
     49e:	4293      	cmp	r3, r2
     4a0:	d00f      	beq.n	4c2 <_sercom_get_default_pad+0x42>
     4a2:	4a4b      	ldr	r2, [pc, #300]	; (5d0 <_sercom_get_default_pad+0x150>)
     4a4:	4293      	cmp	r3, r2
     4a6:	d021      	beq.n	4ec <_sercom_get_default_pad+0x6c>
     4a8:	e089      	b.n	5be <_sercom_get_default_pad+0x13e>
     4aa:	4a4a      	ldr	r2, [pc, #296]	; (5d4 <_sercom_get_default_pad+0x154>)
     4ac:	4293      	cmp	r3, r2
     4ae:	d100      	bne.n	4b2 <_sercom_get_default_pad+0x32>
     4b0:	e05b      	b.n	56a <_sercom_get_default_pad+0xea>
     4b2:	4a49      	ldr	r2, [pc, #292]	; (5d8 <_sercom_get_default_pad+0x158>)
     4b4:	4293      	cmp	r3, r2
     4b6:	d100      	bne.n	4ba <_sercom_get_default_pad+0x3a>
     4b8:	e06c      	b.n	594 <_sercom_get_default_pad+0x114>
     4ba:	4a48      	ldr	r2, [pc, #288]	; (5dc <_sercom_get_default_pad+0x15c>)
     4bc:	4293      	cmp	r3, r2
     4be:	d03f      	beq.n	540 <_sercom_get_default_pad+0xc0>
     4c0:	e07d      	b.n	5be <_sercom_get_default_pad+0x13e>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     4c2:	1cfb      	adds	r3, r7, #3
     4c4:	781b      	ldrb	r3, [r3, #0]
     4c6:	2b01      	cmp	r3, #1
     4c8:	d00a      	beq.n	4e0 <_sercom_get_default_pad+0x60>
     4ca:	dc02      	bgt.n	4d2 <_sercom_get_default_pad+0x52>
     4cc:	2b00      	cmp	r3, #0
     4ce:	d005      	beq.n	4dc <_sercom_get_default_pad+0x5c>
     4d0:	e075      	b.n	5be <_sercom_get_default_pad+0x13e>
     4d2:	2b02      	cmp	r3, #2
     4d4:	d006      	beq.n	4e4 <_sercom_get_default_pad+0x64>
     4d6:	2b03      	cmp	r3, #3
     4d8:	d006      	beq.n	4e8 <_sercom_get_default_pad+0x68>
     4da:	e070      	b.n	5be <_sercom_get_default_pad+0x13e>
     4dc:	4b40      	ldr	r3, [pc, #256]	; (5e0 <_sercom_get_default_pad+0x160>)
     4de:	e06f      	b.n	5c0 <_sercom_get_default_pad+0x140>
     4e0:	4b40      	ldr	r3, [pc, #256]	; (5e4 <_sercom_get_default_pad+0x164>)
     4e2:	e06d      	b.n	5c0 <_sercom_get_default_pad+0x140>
     4e4:	4b40      	ldr	r3, [pc, #256]	; (5e8 <_sercom_get_default_pad+0x168>)
     4e6:	e06b      	b.n	5c0 <_sercom_get_default_pad+0x140>
     4e8:	4b40      	ldr	r3, [pc, #256]	; (5ec <_sercom_get_default_pad+0x16c>)
     4ea:	e069      	b.n	5c0 <_sercom_get_default_pad+0x140>
     4ec:	1cfb      	adds	r3, r7, #3
     4ee:	781b      	ldrb	r3, [r3, #0]
     4f0:	2b01      	cmp	r3, #1
     4f2:	d00a      	beq.n	50a <_sercom_get_default_pad+0x8a>
     4f4:	dc02      	bgt.n	4fc <_sercom_get_default_pad+0x7c>
     4f6:	2b00      	cmp	r3, #0
     4f8:	d005      	beq.n	506 <_sercom_get_default_pad+0x86>
     4fa:	e060      	b.n	5be <_sercom_get_default_pad+0x13e>
     4fc:	2b02      	cmp	r3, #2
     4fe:	d006      	beq.n	50e <_sercom_get_default_pad+0x8e>
     500:	2b03      	cmp	r3, #3
     502:	d006      	beq.n	512 <_sercom_get_default_pad+0x92>
     504:	e05b      	b.n	5be <_sercom_get_default_pad+0x13e>
     506:	2303      	movs	r3, #3
     508:	e05a      	b.n	5c0 <_sercom_get_default_pad+0x140>
     50a:	4b39      	ldr	r3, [pc, #228]	; (5f0 <_sercom_get_default_pad+0x170>)
     50c:	e058      	b.n	5c0 <_sercom_get_default_pad+0x140>
     50e:	4b39      	ldr	r3, [pc, #228]	; (5f4 <_sercom_get_default_pad+0x174>)
     510:	e056      	b.n	5c0 <_sercom_get_default_pad+0x140>
     512:	4b39      	ldr	r3, [pc, #228]	; (5f8 <_sercom_get_default_pad+0x178>)
     514:	e054      	b.n	5c0 <_sercom_get_default_pad+0x140>
     516:	1cfb      	adds	r3, r7, #3
     518:	781b      	ldrb	r3, [r3, #0]
     51a:	2b01      	cmp	r3, #1
     51c:	d00a      	beq.n	534 <_sercom_get_default_pad+0xb4>
     51e:	dc02      	bgt.n	526 <_sercom_get_default_pad+0xa6>
     520:	2b00      	cmp	r3, #0
     522:	d005      	beq.n	530 <_sercom_get_default_pad+0xb0>
     524:	e04b      	b.n	5be <_sercom_get_default_pad+0x13e>
     526:	2b02      	cmp	r3, #2
     528:	d006      	beq.n	538 <_sercom_get_default_pad+0xb8>
     52a:	2b03      	cmp	r3, #3
     52c:	d006      	beq.n	53c <_sercom_get_default_pad+0xbc>
     52e:	e046      	b.n	5be <_sercom_get_default_pad+0x13e>
     530:	4b32      	ldr	r3, [pc, #200]	; (5fc <_sercom_get_default_pad+0x17c>)
     532:	e045      	b.n	5c0 <_sercom_get_default_pad+0x140>
     534:	4b32      	ldr	r3, [pc, #200]	; (600 <_sercom_get_default_pad+0x180>)
     536:	e043      	b.n	5c0 <_sercom_get_default_pad+0x140>
     538:	4b32      	ldr	r3, [pc, #200]	; (604 <_sercom_get_default_pad+0x184>)
     53a:	e041      	b.n	5c0 <_sercom_get_default_pad+0x140>
     53c:	4b32      	ldr	r3, [pc, #200]	; (608 <_sercom_get_default_pad+0x188>)
     53e:	e03f      	b.n	5c0 <_sercom_get_default_pad+0x140>
     540:	1cfb      	adds	r3, r7, #3
     542:	781b      	ldrb	r3, [r3, #0]
     544:	2b01      	cmp	r3, #1
     546:	d00a      	beq.n	55e <_sercom_get_default_pad+0xde>
     548:	dc02      	bgt.n	550 <_sercom_get_default_pad+0xd0>
     54a:	2b00      	cmp	r3, #0
     54c:	d005      	beq.n	55a <_sercom_get_default_pad+0xda>
     54e:	e036      	b.n	5be <_sercom_get_default_pad+0x13e>
     550:	2b02      	cmp	r3, #2
     552:	d006      	beq.n	562 <_sercom_get_default_pad+0xe2>
     554:	2b03      	cmp	r3, #3
     556:	d006      	beq.n	566 <_sercom_get_default_pad+0xe6>
     558:	e031      	b.n	5be <_sercom_get_default_pad+0x13e>
     55a:	4b2c      	ldr	r3, [pc, #176]	; (60c <_sercom_get_default_pad+0x18c>)
     55c:	e030      	b.n	5c0 <_sercom_get_default_pad+0x140>
     55e:	4b2c      	ldr	r3, [pc, #176]	; (610 <_sercom_get_default_pad+0x190>)
     560:	e02e      	b.n	5c0 <_sercom_get_default_pad+0x140>
     562:	4b2c      	ldr	r3, [pc, #176]	; (614 <_sercom_get_default_pad+0x194>)
     564:	e02c      	b.n	5c0 <_sercom_get_default_pad+0x140>
     566:	4b2c      	ldr	r3, [pc, #176]	; (618 <_sercom_get_default_pad+0x198>)
     568:	e02a      	b.n	5c0 <_sercom_get_default_pad+0x140>
     56a:	1cfb      	adds	r3, r7, #3
     56c:	781b      	ldrb	r3, [r3, #0]
     56e:	2b01      	cmp	r3, #1
     570:	d00a      	beq.n	588 <_sercom_get_default_pad+0x108>
     572:	dc02      	bgt.n	57a <_sercom_get_default_pad+0xfa>
     574:	2b00      	cmp	r3, #0
     576:	d005      	beq.n	584 <_sercom_get_default_pad+0x104>
     578:	e021      	b.n	5be <_sercom_get_default_pad+0x13e>
     57a:	2b02      	cmp	r3, #2
     57c:	d006      	beq.n	58c <_sercom_get_default_pad+0x10c>
     57e:	2b03      	cmp	r3, #3
     580:	d006      	beq.n	590 <_sercom_get_default_pad+0x110>
     582:	e01c      	b.n	5be <_sercom_get_default_pad+0x13e>
     584:	4b25      	ldr	r3, [pc, #148]	; (61c <_sercom_get_default_pad+0x19c>)
     586:	e01b      	b.n	5c0 <_sercom_get_default_pad+0x140>
     588:	4b25      	ldr	r3, [pc, #148]	; (620 <_sercom_get_default_pad+0x1a0>)
     58a:	e019      	b.n	5c0 <_sercom_get_default_pad+0x140>
     58c:	4b25      	ldr	r3, [pc, #148]	; (624 <_sercom_get_default_pad+0x1a4>)
     58e:	e017      	b.n	5c0 <_sercom_get_default_pad+0x140>
     590:	4b25      	ldr	r3, [pc, #148]	; (628 <_sercom_get_default_pad+0x1a8>)
     592:	e015      	b.n	5c0 <_sercom_get_default_pad+0x140>
     594:	1cfb      	adds	r3, r7, #3
     596:	781b      	ldrb	r3, [r3, #0]
     598:	2b01      	cmp	r3, #1
     59a:	d00a      	beq.n	5b2 <_sercom_get_default_pad+0x132>
     59c:	dc02      	bgt.n	5a4 <_sercom_get_default_pad+0x124>
     59e:	2b00      	cmp	r3, #0
     5a0:	d005      	beq.n	5ae <_sercom_get_default_pad+0x12e>
     5a2:	e00c      	b.n	5be <_sercom_get_default_pad+0x13e>
     5a4:	2b02      	cmp	r3, #2
     5a6:	d006      	beq.n	5b6 <_sercom_get_default_pad+0x136>
     5a8:	2b03      	cmp	r3, #3
     5aa:	d006      	beq.n	5ba <_sercom_get_default_pad+0x13a>
     5ac:	e007      	b.n	5be <_sercom_get_default_pad+0x13e>
     5ae:	4b1f      	ldr	r3, [pc, #124]	; (62c <_sercom_get_default_pad+0x1ac>)
     5b0:	e006      	b.n	5c0 <_sercom_get_default_pad+0x140>
     5b2:	4b1f      	ldr	r3, [pc, #124]	; (630 <_sercom_get_default_pad+0x1b0>)
     5b4:	e004      	b.n	5c0 <_sercom_get_default_pad+0x140>
     5b6:	4b1f      	ldr	r3, [pc, #124]	; (634 <_sercom_get_default_pad+0x1b4>)
     5b8:	e002      	b.n	5c0 <_sercom_get_default_pad+0x140>
     5ba:	4b1f      	ldr	r3, [pc, #124]	; (638 <_sercom_get_default_pad+0x1b8>)
     5bc:	e000      	b.n	5c0 <_sercom_get_default_pad+0x140>
	}

	Assert(false);
	return 0;
     5be:	2300      	movs	r3, #0
}
     5c0:	1c18      	adds	r0, r3, #0
     5c2:	46bd      	mov	sp, r7
     5c4:	b002      	add	sp, #8
     5c6:	bd80      	pop	{r7, pc}
     5c8:	42001000 	.word	0x42001000
     5cc:	42000800 	.word	0x42000800
     5d0:	42000c00 	.word	0x42000c00
     5d4:	42001800 	.word	0x42001800
     5d8:	42001c00 	.word	0x42001c00
     5dc:	42001400 	.word	0x42001400
     5e0:	00040003 	.word	0x00040003
     5e4:	00050003 	.word	0x00050003
     5e8:	00060003 	.word	0x00060003
     5ec:	00070003 	.word	0x00070003
     5f0:	00010003 	.word	0x00010003
     5f4:	001e0003 	.word	0x001e0003
     5f8:	001f0003 	.word	0x001f0003
     5fc:	00080003 	.word	0x00080003
     600:	00090003 	.word	0x00090003
     604:	000a0003 	.word	0x000a0003
     608:	000b0003 	.word	0x000b0003
     60c:	00100003 	.word	0x00100003
     610:	00110003 	.word	0x00110003
     614:	00120003 	.word	0x00120003
     618:	00130003 	.word	0x00130003
     61c:	000c0003 	.word	0x000c0003
     620:	000d0003 	.word	0x000d0003
     624:	000e0003 	.word	0x000e0003
     628:	000f0003 	.word	0x000f0003
     62c:	00160003 	.word	0x00160003
     630:	00170003 	.word	0x00170003
     634:	00180003 	.word	0x00180003
     638:	00190003 	.word	0x00190003

0000063c <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     63c:	b590      	push	{r4, r7, lr}
     63e:	b08b      	sub	sp, #44	; 0x2c
     640:	af00      	add	r7, sp, #0
     642:	6078      	str	r0, [r7, #4]
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     644:	230c      	movs	r3, #12
     646:	18fb      	adds	r3, r7, r3
     648:	4a0e      	ldr	r2, [pc, #56]	; (684 <_sercom_get_sercom_inst_index+0x48>)
     64a:	ca13      	ldmia	r2!, {r0, r1, r4}
     64c:	c313      	stmia	r3!, {r0, r1, r4}
     64e:	ca13      	ldmia	r2!, {r0, r1, r4}
     650:	c313      	stmia	r3!, {r0, r1, r4}

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     652:	2300      	movs	r3, #0
     654:	627b      	str	r3, [r7, #36]	; 0x24
     656:	e00d      	b.n	674 <_sercom_get_sercom_inst_index+0x38>
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     658:	687b      	ldr	r3, [r7, #4]
     65a:	220c      	movs	r2, #12
     65c:	18ba      	adds	r2, r7, r2
     65e:	6a79      	ldr	r1, [r7, #36]	; 0x24
     660:	0089      	lsls	r1, r1, #2
     662:	588a      	ldr	r2, [r1, r2]
     664:	4293      	cmp	r3, r2
     666:	d102      	bne.n	66e <_sercom_get_sercom_inst_index+0x32>
			return i;
     668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     66a:	b2db      	uxtb	r3, r3
     66c:	e006      	b.n	67c <_sercom_get_sercom_inst_index+0x40>
{
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     66e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     670:	3301      	adds	r3, #1
     672:	627b      	str	r3, [r7, #36]	; 0x24
     674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     676:	2b05      	cmp	r3, #5
     678:	d9ee      	bls.n	658 <_sercom_get_sercom_inst_index+0x1c>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
     67a:	2300      	movs	r3, #0
}
     67c:	1c18      	adds	r0, r3, #0
     67e:	46bd      	mov	sp, r7
     680:	b00b      	add	sp, #44	; 0x2c
     682:	bd90      	pop	{r4, r7, pc}
     684:	000024e8 	.word	0x000024e8

00000688 <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
     688:	b580      	push	{r7, lr}
     68a:	b082      	sub	sp, #8
     68c:	af00      	add	r7, sp, #0
     68e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     690:	687b      	ldr	r3, [r7, #4]
     692:	2280      	movs	r2, #128	; 0x80
     694:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     696:	687b      	ldr	r3, [r7, #4]
     698:	2200      	movs	r2, #0
     69a:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     69c:	687b      	ldr	r3, [r7, #4]
     69e:	2201      	movs	r2, #1
     6a0:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     6a2:	687b      	ldr	r3, [r7, #4]
     6a4:	2200      	movs	r2, #0
     6a6:	70da      	strb	r2, [r3, #3]
}
     6a8:	46bd      	mov	sp, r7
     6aa:	b002      	add	sp, #8
     6ac:	bd80      	pop	{r7, pc}
     6ae:	46c0      	nop			; (mov r8, r8)

000006b0 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
     6b0:	b580      	push	{r7, lr}
     6b2:	b084      	sub	sp, #16
     6b4:	af00      	add	r7, sp, #0
     6b6:	1c02      	adds	r2, r0, #0
     6b8:	1dfb      	adds	r3, r7, #7
     6ba:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
     6bc:	230f      	movs	r3, #15
     6be:	18fb      	adds	r3, r7, r3
     6c0:	1dfa      	adds	r2, r7, #7
     6c2:	7812      	ldrb	r2, [r2, #0]
     6c4:	09d2      	lsrs	r2, r2, #7
     6c6:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
     6c8:	230e      	movs	r3, #14
     6ca:	18fb      	adds	r3, r7, r3
     6cc:	1dfa      	adds	r2, r7, #7
     6ce:	7812      	ldrb	r2, [r2, #0]
     6d0:	0952      	lsrs	r2, r2, #5
     6d2:	701a      	strb	r2, [r3, #0]

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
     6d4:	4b0d      	ldr	r3, [pc, #52]	; (70c <system_pinmux_get_group_from_gpio_pin+0x5c>)
     6d6:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
     6d8:	230f      	movs	r3, #15
     6da:	18fb      	adds	r3, r7, r3
     6dc:	781b      	ldrb	r3, [r3, #0]
     6de:	2b00      	cmp	r3, #0
     6e0:	d10f      	bne.n	702 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
     6e2:	230f      	movs	r3, #15
     6e4:	18fb      	adds	r3, r7, r3
     6e6:	781b      	ldrb	r3, [r3, #0]
     6e8:	009b      	lsls	r3, r3, #2
     6ea:	2210      	movs	r2, #16
     6ec:	4694      	mov	ip, r2
     6ee:	44bc      	add	ip, r7
     6f0:	4463      	add	r3, ip
     6f2:	3b08      	subs	r3, #8
     6f4:	681a      	ldr	r2, [r3, #0]
     6f6:	230e      	movs	r3, #14
     6f8:	18fb      	adds	r3, r7, r3
     6fa:	781b      	ldrb	r3, [r3, #0]
     6fc:	01db      	lsls	r3, r3, #7
     6fe:	18d3      	adds	r3, r2, r3
     700:	e000      	b.n	704 <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
     702:	2300      	movs	r3, #0
	}
}
     704:	1c18      	adds	r0, r3, #0
     706:	46bd      	mov	sp, r7
     708:	b004      	add	sp, #16
     70a:	bd80      	pop	{r7, pc}
     70c:	41004400 	.word	0x41004400

00000710 <system_pinmux_pin_get_mux_position>:
 *
 * \return Currently selected peripheral index on the specified pin.
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
     710:	b580      	push	{r7, lr}
     712:	b086      	sub	sp, #24
     714:	af00      	add	r7, sp, #0
     716:	1c02      	adds	r2, r0, #0
     718:	1dfb      	adds	r3, r7, #7
     71a:	701a      	strb	r2, [r3, #0]
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
     71c:	1dfb      	adds	r3, r7, #7
     71e:	781b      	ldrb	r3, [r3, #0]
     720:	1c18      	adds	r0, r3, #0
     722:	4b19      	ldr	r3, [pc, #100]	; (788 <system_pinmux_pin_get_mux_position+0x78>)
     724:	4798      	blx	r3
     726:	1c03      	adds	r3, r0, #0
     728:	617b      	str	r3, [r7, #20]
	uint32_t pin_index = (gpio_pin % 32);
     72a:	1dfb      	adds	r3, r7, #7
     72c:	781b      	ldrb	r3, [r3, #0]
     72e:	221f      	movs	r2, #31
     730:	4013      	ands	r3, r2
     732:	613b      	str	r3, [r7, #16]

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
     734:	697a      	ldr	r2, [r7, #20]
     736:	2140      	movs	r1, #64	; 0x40
     738:	693b      	ldr	r3, [r7, #16]
     73a:	18d3      	adds	r3, r2, r3
     73c:	185b      	adds	r3, r3, r1
     73e:	781b      	ldrb	r3, [r3, #0]
     740:	b2db      	uxtb	r3, r3
     742:	1c1a      	adds	r2, r3, #0
     744:	2301      	movs	r3, #1
     746:	4013      	ands	r3, r2
     748:	d101      	bne.n	74e <system_pinmux_pin_get_mux_position+0x3e>
		return SYSTEM_PINMUX_GPIO;
     74a:	2380      	movs	r3, #128	; 0x80
     74c:	e017      	b.n	77e <system_pinmux_pin_get_mux_position+0x6e>
	}

	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
     74e:	693b      	ldr	r3, [r7, #16]
     750:	085b      	lsrs	r3, r3, #1
     752:	697a      	ldr	r2, [r7, #20]
     754:	2130      	movs	r1, #48	; 0x30
     756:	18d3      	adds	r3, r2, r3
     758:	185b      	adds	r3, r3, r1
     75a:	781b      	ldrb	r3, [r3, #0]
     75c:	b2db      	uxtb	r3, r3
     75e:	60fb      	str	r3, [r7, #12]

	if (pin_index & 1) {
     760:	693b      	ldr	r3, [r7, #16]
     762:	2201      	movs	r2, #1
     764:	4013      	ands	r3, r2
     766:	d005      	beq.n	774 <system_pinmux_pin_get_mux_position+0x64>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
     768:	68fb      	ldr	r3, [r7, #12]
     76a:	22f0      	movs	r2, #240	; 0xf0
     76c:	4013      	ands	r3, r2
     76e:	091b      	lsrs	r3, r3, #4
     770:	b2db      	uxtb	r3, r3
     772:	e004      	b.n	77e <system_pinmux_pin_get_mux_position+0x6e>
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
     774:	68fb      	ldr	r3, [r7, #12]
     776:	b2db      	uxtb	r3, r3
     778:	220f      	movs	r2, #15
     77a:	4013      	ands	r3, r2
     77c:	b2db      	uxtb	r3, r3
	}
}
     77e:	1c18      	adds	r0, r3, #0
     780:	46bd      	mov	sp, r7
     782:	b006      	add	sp, #24
     784:	bd80      	pop	{r7, pc}
     786:	46c0      	nop			; (mov r8, r8)
     788:	000006b1 	.word	0x000006b1

0000078c <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
     78c:	b580      	push	{r7, lr}
     78e:	b082      	sub	sp, #8
     790:	af00      	add	r7, sp, #0
     792:	1c02      	adds	r2, r0, #0
     794:	1dfb      	adds	r3, r7, #7
     796:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
     798:	1dfb      	adds	r3, r7, #7
     79a:	781b      	ldrb	r3, [r3, #0]
     79c:	1c18      	adds	r0, r3, #0
     79e:	4b03      	ldr	r3, [pc, #12]	; (7ac <port_get_group_from_gpio_pin+0x20>)
     7a0:	4798      	blx	r3
     7a2:	1c03      	adds	r3, r0, #0
}
     7a4:	1c18      	adds	r0, r3, #0
     7a6:	46bd      	mov	sp, r7
     7a8:	b002      	add	sp, #8
     7aa:	bd80      	pop	{r7, pc}
     7ac:	000006b1 	.word	0x000006b1

000007b0 <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
     7b0:	b580      	push	{r7, lr}
     7b2:	b084      	sub	sp, #16
     7b4:	af00      	add	r7, sp, #0
     7b6:	1c02      	adds	r2, r0, #0
     7b8:	1dfb      	adds	r3, r7, #7
     7ba:	701a      	strb	r2, [r3, #0]
     7bc:	1dbb      	adds	r3, r7, #6
     7be:	1c0a      	adds	r2, r1, #0
     7c0:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
     7c2:	1dfb      	adds	r3, r7, #7
     7c4:	781b      	ldrb	r3, [r3, #0]
     7c6:	1c18      	adds	r0, r3, #0
     7c8:	4b0c      	ldr	r3, [pc, #48]	; (7fc <port_pin_set_output_level+0x4c>)
     7ca:	4798      	blx	r3
     7cc:	1c03      	adds	r3, r0, #0
     7ce:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     7d0:	1dfb      	adds	r3, r7, #7
     7d2:	781b      	ldrb	r3, [r3, #0]
     7d4:	221f      	movs	r2, #31
     7d6:	4013      	ands	r3, r2
     7d8:	2201      	movs	r2, #1
     7da:	409a      	lsls	r2, r3
     7dc:	1c13      	adds	r3, r2, #0
     7de:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
     7e0:	1dbb      	adds	r3, r7, #6
     7e2:	781b      	ldrb	r3, [r3, #0]
     7e4:	2b00      	cmp	r3, #0
     7e6:	d003      	beq.n	7f0 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
     7e8:	68fb      	ldr	r3, [r7, #12]
     7ea:	68ba      	ldr	r2, [r7, #8]
     7ec:	619a      	str	r2, [r3, #24]
     7ee:	e002      	b.n	7f6 <port_pin_set_output_level+0x46>
	} else {
		port_base->OUTCLR.reg = pin_mask;
     7f0:	68fb      	ldr	r3, [r7, #12]
     7f2:	68ba      	ldr	r2, [r7, #8]
     7f4:	615a      	str	r2, [r3, #20]
	}
}
     7f6:	46bd      	mov	sp, r7
     7f8:	b004      	add	sp, #16
     7fa:	bd80      	pop	{r7, pc}
     7fc:	0000078d 	.word	0x0000078d

00000800 <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
     800:	b580      	push	{r7, lr}
     802:	b082      	sub	sp, #8
     804:	af00      	add	r7, sp, #0
     806:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     808:	687b      	ldr	r3, [r7, #4]
     80a:	2200      	movs	r2, #0
     80c:	701a      	strb	r2, [r3, #0]
}
     80e:	46bd      	mov	sp, r7
     810:	b002      	add	sp, #8
     812:	bd80      	pop	{r7, pc}

00000814 <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
     814:	b580      	push	{r7, lr}
     816:	b082      	sub	sp, #8
     818:	af00      	add	r7, sp, #0
     81a:	1c02      	adds	r2, r0, #0
     81c:	6039      	str	r1, [r7, #0]
     81e:	1dfb      	adds	r3, r7, #7
     820:	701a      	strb	r2, [r3, #0]
	switch (bus) {
     822:	1dfb      	adds	r3, r7, #7
     824:	781b      	ldrb	r3, [r3, #0]
     826:	2b01      	cmp	r3, #1
     828:	d00a      	beq.n	840 <system_apb_clock_set_mask+0x2c>
     82a:	2b02      	cmp	r3, #2
     82c:	d00f      	beq.n	84e <system_apb_clock_set_mask+0x3a>
     82e:	2b00      	cmp	r3, #0
     830:	d114      	bne.n	85c <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     832:	4b0e      	ldr	r3, [pc, #56]	; (86c <system_apb_clock_set_mask+0x58>)
     834:	4a0d      	ldr	r2, [pc, #52]	; (86c <system_apb_clock_set_mask+0x58>)
     836:	6991      	ldr	r1, [r2, #24]
     838:	683a      	ldr	r2, [r7, #0]
     83a:	430a      	orrs	r2, r1
     83c:	619a      	str	r2, [r3, #24]
			break;
     83e:	e00f      	b.n	860 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
     840:	4b0a      	ldr	r3, [pc, #40]	; (86c <system_apb_clock_set_mask+0x58>)
     842:	4a0a      	ldr	r2, [pc, #40]	; (86c <system_apb_clock_set_mask+0x58>)
     844:	69d1      	ldr	r1, [r2, #28]
     846:	683a      	ldr	r2, [r7, #0]
     848:	430a      	orrs	r2, r1
     84a:	61da      	str	r2, [r3, #28]
			break;
     84c:	e008      	b.n	860 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     84e:	4b07      	ldr	r3, [pc, #28]	; (86c <system_apb_clock_set_mask+0x58>)
     850:	4a06      	ldr	r2, [pc, #24]	; (86c <system_apb_clock_set_mask+0x58>)
     852:	6a11      	ldr	r1, [r2, #32]
     854:	683a      	ldr	r2, [r7, #0]
     856:	430a      	orrs	r2, r1
     858:	621a      	str	r2, [r3, #32]
			break;
     85a:	e001      	b.n	860 <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
     85c:	2317      	movs	r3, #23
     85e:	e000      	b.n	862 <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
     860:	2300      	movs	r3, #0
}
     862:	1c18      	adds	r0, r3, #0
     864:	46bd      	mov	sp, r7
     866:	b002      	add	sp, #8
     868:	bd80      	pop	{r7, pc}
     86a:	46c0      	nop			; (mov r8, r8)
     86c:	40000400 	.word	0x40000400

00000870 <system_is_debugger_present>:
 * \retval true  Debugger is connected to the system
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
     870:	b580      	push	{r7, lr}
     872:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     874:	4b05      	ldr	r3, [pc, #20]	; (88c <system_is_debugger_present+0x1c>)
     876:	789b      	ldrb	r3, [r3, #2]
     878:	b2db      	uxtb	r3, r3
     87a:	1c1a      	adds	r2, r3, #0
     87c:	2302      	movs	r3, #2
     87e:	4013      	ands	r3, r2
     880:	1e5a      	subs	r2, r3, #1
     882:	4193      	sbcs	r3, r2
     884:	b2db      	uxtb	r3, r3
}
     886:	1c18      	adds	r0, r3, #0
     888:	46bd      	mov	sp, r7
     88a:	bd80      	pop	{r7, pc}
     88c:	41002000 	.word	0x41002000

00000890 <spi_is_syncing>:
 * \retval false  Module synchronization is not ongoing
 *
 */
static inline bool spi_is_syncing(
		struct spi_module *const module)
{
     890:	b580      	push	{r7, lr}
     892:	b084      	sub	sp, #16
     894:	af00      	add	r7, sp, #0
     896:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     898:	687b      	ldr	r3, [r7, #4]
     89a:	681b      	ldr	r3, [r3, #0]
     89c:	60fb      	str	r3, [r7, #12]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
     89e:	68fb      	ldr	r3, [r7, #12]
     8a0:	69db      	ldr	r3, [r3, #28]
     8a2:	1e5a      	subs	r2, r3, #1
     8a4:	4193      	sbcs	r3, r2
     8a6:	b2db      	uxtb	r3, r3
#  else
	/* Return synchronization status */
	return (spi_module->STATUS.reg & SERCOM_SPI_STATUS_SYNCBUSY);
#  endif
}
     8a8:	1c18      	adds	r0, r3, #0
     8aa:	46bd      	mov	sp, r7
     8ac:	b004      	add	sp, #16
     8ae:	bd80      	pop	{r7, pc}

000008b0 <spi_enable>:
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
static inline void spi_enable(
		struct spi_module *const module)
{
     8b0:	b580      	push	{r7, lr}
     8b2:	b084      	sub	sp, #16
     8b4:	af00      	add	r7, sp, #0
     8b6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     8b8:	687b      	ldr	r3, [r7, #4]
     8ba:	681b      	ldr	r3, [r3, #0]
     8bc:	60fb      	str	r3, [r7, #12]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
     8be:	46c0      	nop			; (mov r8, r8)
     8c0:	687b      	ldr	r3, [r7, #4]
     8c2:	1c18      	adds	r0, r3, #0
     8c4:	4b06      	ldr	r3, [pc, #24]	; (8e0 <spi_enable+0x30>)
     8c6:	4798      	blx	r3
     8c8:	1e03      	subs	r3, r0, #0
     8ca:	d1f9      	bne.n	8c0 <spi_enable+0x10>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
     8cc:	68fb      	ldr	r3, [r7, #12]
     8ce:	681b      	ldr	r3, [r3, #0]
     8d0:	2202      	movs	r2, #2
     8d2:	431a      	orrs	r2, r3
     8d4:	68fb      	ldr	r3, [r7, #12]
     8d6:	601a      	str	r2, [r3, #0]
}
     8d8:	46bd      	mov	sp, r7
     8da:	b004      	add	sp, #16
     8dc:	bd80      	pop	{r7, pc}
     8de:	46c0      	nop			; (mov r8, r8)
     8e0:	00000891 	.word	0x00000891

000008e4 <spi_disable>:
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
static inline void spi_disable(
		struct spi_module *const module)
{
     8e4:	b580      	push	{r7, lr}
     8e6:	b084      	sub	sp, #16
     8e8:	af00      	add	r7, sp, #0
     8ea:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     8ec:	687b      	ldr	r3, [r7, #4]
     8ee:	681b      	ldr	r3, [r3, #0]
     8f0:	60fb      	str	r3, [r7, #12]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_disable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
     8f2:	46c0      	nop			; (mov r8, r8)
     8f4:	687b      	ldr	r3, [r7, #4]
     8f6:	1c18      	adds	r0, r3, #0
     8f8:	4b06      	ldr	r3, [pc, #24]	; (914 <spi_disable+0x30>)
     8fa:	4798      	blx	r3
     8fc:	1e03      	subs	r3, r0, #0
     8fe:	d1f9      	bne.n	8f4 <spi_disable+0x10>
		/* Wait until the synchronization is complete */
	}

	/* Disable SPI */
	spi_module->CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
     900:	68fb      	ldr	r3, [r7, #12]
     902:	681b      	ldr	r3, [r3, #0]
     904:	2202      	movs	r2, #2
     906:	4393      	bics	r3, r2
     908:	1c1a      	adds	r2, r3, #0
     90a:	68fb      	ldr	r3, [r7, #12]
     90c:	601a      	str	r2, [r3, #0]
}
     90e:	46bd      	mov	sp, r7
     910:	b004      	add	sp, #16
     912:	bd80      	pop	{r7, pc}
     914:	00000891 	.word	0x00000891

00000918 <spi_is_write_complete>:
 *                has been drawn high for SPI slave
 * \retval false  If the SPI master module has not shifted out data
 */
static inline bool spi_is_write_complete(
		struct spi_module *const module)
{
     918:	b580      	push	{r7, lr}
     91a:	b084      	sub	sp, #16
     91c:	af00      	add	r7, sp, #0
     91e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     920:	687b      	ldr	r3, [r7, #4]
     922:	681b      	ldr	r3, [r3, #0]
     924:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     926:	68fb      	ldr	r3, [r7, #12]
     928:	7e1b      	ldrb	r3, [r3, #24]
     92a:	b2db      	uxtb	r3, r3
     92c:	1c1a      	adds	r2, r3, #0
     92e:	2302      	movs	r3, #2
     930:	4013      	ands	r3, r2
     932:	1e5a      	subs	r2, r3, #1
     934:	4193      	sbcs	r3, r2
     936:	b2db      	uxtb	r3, r3
}
     938:	1c18      	adds	r0, r3, #0
     93a:	46bd      	mov	sp, r7
     93c:	b004      	add	sp, #16
     93e:	bd80      	pop	{r7, pc}

00000940 <spi_is_ready_to_write>:
 * \retval true   If the SPI module is ready to write data
 * \retval false  If the SPI module is not ready to write data
 */
static inline bool spi_is_ready_to_write(
		struct spi_module *const module)
{
     940:	b580      	push	{r7, lr}
     942:	b084      	sub	sp, #16
     944:	af00      	add	r7, sp, #0
     946:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     948:	687b      	ldr	r3, [r7, #4]
     94a:	681b      	ldr	r3, [r3, #0]
     94c:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     94e:	68fb      	ldr	r3, [r7, #12]
     950:	7e1b      	ldrb	r3, [r3, #24]
     952:	b2db      	uxtb	r3, r3
     954:	1c1a      	adds	r2, r3, #0
     956:	2301      	movs	r3, #1
     958:	4013      	ands	r3, r2
     95a:	1e5a      	subs	r2, r3, #1
     95c:	4193      	sbcs	r3, r2
     95e:	b2db      	uxtb	r3, r3
}
     960:	1c18      	adds	r0, r3, #0
     962:	46bd      	mov	sp, r7
     964:	b004      	add	sp, #16
     966:	bd80      	pop	{r7, pc}

00000968 <spi_is_ready_to_read>:
 * \retval true   If the SPI module is ready to read data
 * \retval false  If the SPI module is not ready to read data
 */
static inline bool spi_is_ready_to_read(
		struct spi_module *const module)
{
     968:	b580      	push	{r7, lr}
     96a:	b084      	sub	sp, #16
     96c:	af00      	add	r7, sp, #0
     96e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     970:	687b      	ldr	r3, [r7, #4]
     972:	681b      	ldr	r3, [r3, #0]
     974:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     976:	68fb      	ldr	r3, [r7, #12]
     978:	7e1b      	ldrb	r3, [r3, #24]
     97a:	b2db      	uxtb	r3, r3
     97c:	1c1a      	adds	r2, r3, #0
     97e:	2304      	movs	r3, #4
     980:	4013      	ands	r3, r2
     982:	1e5a      	subs	r2, r3, #1
     984:	4193      	sbcs	r3, r2
     986:	b2db      	uxtb	r3, r3
}
     988:	1c18      	adds	r0, r3, #0
     98a:	46bd      	mov	sp, r7
     98c:	b004      	add	sp, #16
     98e:	bd80      	pop	{r7, pc}

00000990 <spi_write>:
 * \retval STATUS_BUSY  If the last write was not completed
 */
static inline enum status_code spi_write(
		struct spi_module *module,
		uint16_t tx_data)
{
     990:	b580      	push	{r7, lr}
     992:	b084      	sub	sp, #16
     994:	af00      	add	r7, sp, #0
     996:	6078      	str	r0, [r7, #4]
     998:	1c0a      	adds	r2, r1, #0
     99a:	1cbb      	adds	r3, r7, #2
     99c:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     99e:	687b      	ldr	r3, [r7, #4]
     9a0:	681b      	ldr	r3, [r3, #0]
     9a2:	60fb      	str	r3, [r7, #12]

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
     9a4:	687b      	ldr	r3, [r7, #4]
     9a6:	1c18      	adds	r0, r3, #0
     9a8:	4b0a      	ldr	r3, [pc, #40]	; (9d4 <spi_write+0x44>)
     9aa:	4798      	blx	r3
     9ac:	1c03      	adds	r3, r0, #0
     9ae:	1c1a      	adds	r2, r3, #0
     9b0:	2301      	movs	r3, #1
     9b2:	4053      	eors	r3, r2
     9b4:	b2db      	uxtb	r3, r3
     9b6:	2b00      	cmp	r3, #0
     9b8:	d001      	beq.n	9be <spi_write+0x2e>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
     9ba:	2305      	movs	r3, #5
     9bc:	e006      	b.n	9cc <spi_write+0x3c>
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     9be:	1cbb      	adds	r3, r7, #2
     9c0:	881b      	ldrh	r3, [r3, #0]
     9c2:	05db      	lsls	r3, r3, #23
     9c4:	0dda      	lsrs	r2, r3, #23
     9c6:	68fb      	ldr	r3, [r7, #12]
     9c8:	629a      	str	r2, [r3, #40]	; 0x28

	return STATUS_OK;
     9ca:	2300      	movs	r3, #0
}
     9cc:	1c18      	adds	r0, r3, #0
     9ce:	46bd      	mov	sp, r7
     9d0:	b004      	add	sp, #16
     9d2:	bd80      	pop	{r7, pc}
     9d4:	00000941 	.word	0x00000941

000009d8 <spi_read>:
 * \retval STATUS_ERR_OVERFLOW  If the data is overflown
 */
static inline enum status_code spi_read(
		struct spi_module *const module,
		uint16_t *rx_data)
{
     9d8:	b580      	push	{r7, lr}
     9da:	b084      	sub	sp, #16
     9dc:	af00      	add	r7, sp, #0
     9de:	6078      	str	r0, [r7, #4]
     9e0:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     9e2:	687b      	ldr	r3, [r7, #4]
     9e4:	681b      	ldr	r3, [r3, #0]
     9e6:	60bb      	str	r3, [r7, #8]

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
     9e8:	687b      	ldr	r3, [r7, #4]
     9ea:	1c18      	adds	r0, r3, #0
     9ec:	4b1d      	ldr	r3, [pc, #116]	; (a64 <spi_read+0x8c>)
     9ee:	4798      	blx	r3
     9f0:	1c03      	adds	r3, r0, #0
     9f2:	1c1a      	adds	r2, r3, #0
     9f4:	2301      	movs	r3, #1
     9f6:	4053      	eors	r3, r2
     9f8:	b2db      	uxtb	r3, r3
     9fa:	2b00      	cmp	r3, #0
     9fc:	d001      	beq.n	a02 <spi_read+0x2a>
		/* No data has been received, return */
		return STATUS_ERR_IO;
     9fe:	2310      	movs	r3, #16
     a00:	e02c      	b.n	a5c <spi_read+0x84>
	}

	/* Return value */
	enum status_code retval = STATUS_OK;
     a02:	230f      	movs	r3, #15
     a04:	18fb      	adds	r3, r7, r3
     a06:	2200      	movs	r2, #0
     a08:	701a      	strb	r2, [r3, #0]

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     a0a:	68bb      	ldr	r3, [r7, #8]
     a0c:	8b5b      	ldrh	r3, [r3, #26]
     a0e:	b29b      	uxth	r3, r3
     a10:	1c1a      	adds	r2, r3, #0
     a12:	2304      	movs	r3, #4
     a14:	4013      	ands	r3, r2
     a16:	d00b      	beq.n	a30 <spi_read+0x58>
		retval = STATUS_ERR_OVERFLOW;
     a18:	230f      	movs	r3, #15
     a1a:	18fb      	adds	r3, r7, r3
     a1c:	221e      	movs	r2, #30
     a1e:	701a      	strb	r2, [r3, #0]
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
     a20:	68bb      	ldr	r3, [r7, #8]
     a22:	8b5b      	ldrh	r3, [r3, #26]
     a24:	b29b      	uxth	r3, r3
     a26:	2204      	movs	r2, #4
     a28:	4313      	orrs	r3, r2
     a2a:	b29a      	uxth	r2, r3
     a2c:	68bb      	ldr	r3, [r7, #8]
     a2e:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     a30:	687b      	ldr	r3, [r7, #4]
     a32:	799b      	ldrb	r3, [r3, #6]
     a34:	2b01      	cmp	r3, #1
     a36:	d108      	bne.n	a4a <spi_read+0x72>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     a38:	68bb      	ldr	r3, [r7, #8]
     a3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     a3c:	b29b      	uxth	r3, r3
     a3e:	05db      	lsls	r3, r3, #23
     a40:	0ddb      	lsrs	r3, r3, #23
     a42:	b29a      	uxth	r2, r3
     a44:	683b      	ldr	r3, [r7, #0]
     a46:	801a      	strh	r2, [r3, #0]
     a48:	e005      	b.n	a56 <spi_read+0x7e>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     a4a:	68bb      	ldr	r3, [r7, #8]
     a4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     a4e:	b2db      	uxtb	r3, r3
     a50:	b29a      	uxth	r2, r3
     a52:	683b      	ldr	r3, [r7, #0]
     a54:	801a      	strh	r2, [r3, #0]
	}

	return retval;
     a56:	230f      	movs	r3, #15
     a58:	18fb      	adds	r3, r7, r3
     a5a:	781b      	ldrb	r3, [r3, #0]
}
     a5c:	1c18      	adds	r0, r3, #0
     a5e:	46bd      	mov	sp, r7
     a60:	b004      	add	sp, #16
     a62:	bd80      	pop	{r7, pc}
     a64:	00000969 	.word	0x00000969

00000a68 <spi_set_baudrate>:
 * \retval STATUS_OK               If the configuration was written
 */
enum status_code spi_set_baudrate(
		struct spi_module *const module,
		uint32_t baudrate)
{
     a68:	b590      	push	{r4, r7, lr}
     a6a:	b089      	sub	sp, #36	; 0x24
     a6c:	af00      	add	r7, sp, #0
     a6e:	6078      	str	r0, [r7, #4]
     a70:	6039      	str	r1, [r7, #0]
	Assert(module);
	Assert(baudrate);
	Assert(module->hw);

	/* Value to write to BAUD register */
	uint16_t baud = 0;
     a72:	230c      	movs	r3, #12
     a74:	18fb      	adds	r3, r7, r3
     a76:	2200      	movs	r2, #0
     a78:	801a      	strh	r2, [r3, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);
     a7a:	687b      	ldr	r3, [r7, #4]
     a7c:	681b      	ldr	r3, [r3, #0]
     a7e:	61fb      	str	r3, [r7, #28]

	/* Disable the module */
	spi_disable(module);
     a80:	687b      	ldr	r3, [r7, #4]
     a82:	1c18      	adds	r0, r3, #0
     a84:	4b25      	ldr	r3, [pc, #148]	; (b1c <spi_set_baudrate+0xb4>)
     a86:	4798      	blx	r3

	while (spi_is_syncing(module)) {
     a88:	46c0      	nop			; (mov r8, r8)
     a8a:	687b      	ldr	r3, [r7, #4]
     a8c:	1c18      	adds	r0, r3, #0
     a8e:	4b24      	ldr	r3, [pc, #144]	; (b20 <spi_set_baudrate+0xb8>)
     a90:	4798      	blx	r3
     a92:	1e03      	subs	r3, r0, #0
     a94:	d1f9      	bne.n	a8a <spi_set_baudrate+0x22>
		/* Wait until the synchronization is complete */
	}

	/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     a96:	687b      	ldr	r3, [r7, #4]
     a98:	681b      	ldr	r3, [r3, #0]
     a9a:	1c18      	adds	r0, r3, #0
     a9c:	4b21      	ldr	r3, [pc, #132]	; (b24 <spi_set_baudrate+0xbc>)
     a9e:	4798      	blx	r3
     aa0:	1c03      	adds	r3, r0, #0
     aa2:	61bb      	str	r3, [r7, #24]
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     aa4:	69bb      	ldr	r3, [r7, #24]
     aa6:	3314      	adds	r3, #20
     aa8:	617b      	str	r3, [r7, #20]
	uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
     aaa:	697b      	ldr	r3, [r7, #20]
     aac:	b2db      	uxtb	r3, r3
     aae:	1c18      	adds	r0, r3, #0
     ab0:	4b1d      	ldr	r3, [pc, #116]	; (b28 <spi_set_baudrate+0xc0>)
     ab2:	4798      	blx	r3
     ab4:	1c03      	adds	r3, r0, #0
     ab6:	613b      	str	r3, [r7, #16]

	/* Get baud value, based on baudrate and the internal clock frequency */
	enum status_code error_code = _sercom_get_sync_baud_val(
     ab8:	230f      	movs	r3, #15
     aba:	18fc      	adds	r4, r7, r3
     abc:	6839      	ldr	r1, [r7, #0]
     abe:	693a      	ldr	r2, [r7, #16]
     ac0:	230c      	movs	r3, #12
     ac2:	18fb      	adds	r3, r7, r3
     ac4:	1c08      	adds	r0, r1, #0
     ac6:	1c11      	adds	r1, r2, #0
     ac8:	1c1a      	adds	r2, r3, #0
     aca:	4b18      	ldr	r3, [pc, #96]	; (b2c <spi_set_baudrate+0xc4>)
     acc:	4798      	blx	r3
     ace:	1c03      	adds	r3, r0, #0
     ad0:	7023      	strb	r3, [r4, #0]
			baudrate, internal_clock, &baud);

	if (error_code != STATUS_OK) {
     ad2:	230f      	movs	r3, #15
     ad4:	18fb      	adds	r3, r7, r3
     ad6:	781b      	ldrb	r3, [r3, #0]
     ad8:	2b00      	cmp	r3, #0
     ada:	d001      	beq.n	ae0 <spi_set_baudrate+0x78>
		/* Baud rate calculation error, return status code */
		return STATUS_ERR_INVALID_ARG;
     adc:	2317      	movs	r3, #23
     ade:	e018      	b.n	b12 <spi_set_baudrate+0xaa>
	}

	spi_module->BAUD.reg = (uint8_t)baud;
     ae0:	230c      	movs	r3, #12
     ae2:	18fb      	adds	r3, r7, r3
     ae4:	881b      	ldrh	r3, [r3, #0]
     ae6:	b2da      	uxtb	r2, r3
     ae8:	69fb      	ldr	r3, [r7, #28]
     aea:	731a      	strb	r2, [r3, #12]

	while (spi_is_syncing(module)) {
     aec:	46c0      	nop			; (mov r8, r8)
     aee:	687b      	ldr	r3, [r7, #4]
     af0:	1c18      	adds	r0, r3, #0
     af2:	4b0b      	ldr	r3, [pc, #44]	; (b20 <spi_set_baudrate+0xb8>)
     af4:	4798      	blx	r3
     af6:	1e03      	subs	r3, r0, #0
     af8:	d1f9      	bne.n	aee <spi_set_baudrate+0x86>
		/* Wait until the synchronization is complete */
	}

	/* Enable the module */
	spi_enable(module);
     afa:	687b      	ldr	r3, [r7, #4]
     afc:	1c18      	adds	r0, r3, #0
     afe:	4b0c      	ldr	r3, [pc, #48]	; (b30 <spi_set_baudrate+0xc8>)
     b00:	4798      	blx	r3

	while (spi_is_syncing(module)) {
     b02:	46c0      	nop			; (mov r8, r8)
     b04:	687b      	ldr	r3, [r7, #4]
     b06:	1c18      	adds	r0, r3, #0
     b08:	4b05      	ldr	r3, [pc, #20]	; (b20 <spi_set_baudrate+0xb8>)
     b0a:	4798      	blx	r3
     b0c:	1e03      	subs	r3, r0, #0
     b0e:	d1f9      	bne.n	b04 <spi_set_baudrate+0x9c>
		/* Wait until the synchronization is complete */
	}

	return STATUS_OK;
     b10:	2300      	movs	r3, #0
}
     b12:	1c18      	adds	r0, r3, #0
     b14:	46bd      	mov	sp, r7
     b16:	b009      	add	sp, #36	; 0x24
     b18:	bd90      	pop	{r4, r7, pc}
     b1a:	46c0      	nop			; (mov r8, r8)
     b1c:	000008e5 	.word	0x000008e5
     b20:	00000891 	.word	0x00000891
     b24:	0000063d 	.word	0x0000063d
     b28:	00001c79 	.word	0x00001c79
     b2c:	00000379 	.word	0x00000379
     b30:	000008b1 	.word	0x000008b1

00000b34 <_spi_set_config>:
 * \retval STATUS_OK               If the configuration was written
 */
static enum status_code _spi_set_config(
		struct spi_module *const module,
		const struct spi_config *const config)
{
     b34:	b590      	push	{r4, r7, lr}
     b36:	b093      	sub	sp, #76	; 0x4c
     b38:	af00      	add	r7, sp, #0
     b3a:	6078      	str	r0, [r7, #4]
     b3c:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     b3e:	687b      	ldr	r3, [r7, #4]
     b40:	681b      	ldr	r3, [r3, #0]
     b42:	637b      	str	r3, [r7, #52]	; 0x34
	Sercom *const hw = module->hw;
     b44:	687b      	ldr	r3, [r7, #4]
     b46:	681b      	ldr	r3, [r3, #0]
     b48:	633b      	str	r3, [r7, #48]	; 0x30

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
     b4a:	231c      	movs	r3, #28
     b4c:	18fb      	adds	r3, r7, r3
     b4e:	1c18      	adds	r0, r3, #0
     b50:	4b76      	ldr	r3, [pc, #472]	; (d2c <_spi_set_config+0x1f8>)
     b52:	4798      	blx	r3
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
     b54:	231c      	movs	r3, #28
     b56:	18fb      	adds	r3, r7, r3
     b58:	2200      	movs	r2, #0
     b5a:	705a      	strb	r2, [r3, #1]
	if(config->mode == SPI_MODE_SLAVE) {
     b5c:	683b      	ldr	r3, [r7, #0]
     b5e:	781b      	ldrb	r3, [r3, #0]
     b60:	2b00      	cmp	r3, #0
     b62:	d103      	bne.n	b6c <_spi_set_config+0x38>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     b64:	231c      	movs	r3, #28
     b66:	18fb      	adds	r3, r7, r3
     b68:	2200      	movs	r2, #0
     b6a:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
			config->pinmux_pad0, config->pinmux_pad1,
     b6c:	683b      	ldr	r3, [r7, #0]
     b6e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
	}

	uint32_t pad_pinmuxes[] = {
     b70:	230c      	movs	r3, #12
     b72:	18fb      	adds	r3, r7, r3
     b74:	601a      	str	r2, [r3, #0]
			config->pinmux_pad0, config->pinmux_pad1,
     b76:	683b      	ldr	r3, [r7, #0]
     b78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
	}

	uint32_t pad_pinmuxes[] = {
     b7a:	230c      	movs	r3, #12
     b7c:	18fb      	adds	r3, r7, r3
     b7e:	605a      	str	r2, [r3, #4]
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
     b80:	683b      	ldr	r3, [r7, #0]
     b82:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
	}

	uint32_t pad_pinmuxes[] = {
     b84:	230c      	movs	r3, #12
     b86:	18fb      	adds	r3, r7, r3
     b88:	609a      	str	r2, [r3, #8]
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
     b8a:	683b      	ldr	r3, [r7, #0]
     b8c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
	}

	uint32_t pad_pinmuxes[] = {
     b8e:	230c      	movs	r3, #12
     b90:	18fb      	adds	r3, r7, r3
     b92:	60da      	str	r2, [r3, #12]
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     b94:	2347      	movs	r3, #71	; 0x47
     b96:	18fb      	adds	r3, r7, r3
     b98:	2200      	movs	r2, #0
     b9a:	701a      	strb	r2, [r3, #0]
     b9c:	e02c      	b.n	bf8 <_spi_set_config+0xc4>
		uint32_t current_pinmux = pad_pinmuxes[pad];
     b9e:	2347      	movs	r3, #71	; 0x47
     ba0:	18fb      	adds	r3, r7, r3
     ba2:	781a      	ldrb	r2, [r3, #0]
     ba4:	230c      	movs	r3, #12
     ba6:	18fb      	adds	r3, r7, r3
     ba8:	0092      	lsls	r2, r2, #2
     baa:	58d3      	ldr	r3, [r2, r3]
     bac:	643b      	str	r3, [r7, #64]	; 0x40

		if (current_pinmux == PINMUX_DEFAULT) {
     bae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     bb0:	2b00      	cmp	r3, #0
     bb2:	d109      	bne.n	bc8 <_spi_set_config+0x94>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     bb4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
     bb6:	2347      	movs	r3, #71	; 0x47
     bb8:	18fb      	adds	r3, r7, r3
     bba:	781b      	ldrb	r3, [r3, #0]
     bbc:	1c10      	adds	r0, r2, #0
     bbe:	1c19      	adds	r1, r3, #0
     bc0:	4b5b      	ldr	r3, [pc, #364]	; (d30 <_spi_set_config+0x1fc>)
     bc2:	4798      	blx	r3
     bc4:	1c03      	adds	r3, r0, #0
     bc6:	643b      	str	r3, [r7, #64]	; 0x40
		}

		if (current_pinmux != PINMUX_UNUSED) {
     bc8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     bca:	3301      	adds	r3, #1
     bcc:	d00d      	beq.n	bea <_spi_set_config+0xb6>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     bce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     bd0:	b2da      	uxtb	r2, r3
     bd2:	231c      	movs	r3, #28
     bd4:	18fb      	adds	r3, r7, r3
     bd6:	701a      	strb	r2, [r3, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     bd8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     bda:	0c1b      	lsrs	r3, r3, #16
     bdc:	b2da      	uxtb	r2, r3
     bde:	231c      	movs	r3, #28
     be0:	18fb      	adds	r3, r7, r3
     be2:	1c10      	adds	r0, r2, #0
     be4:	1c19      	adds	r1, r3, #0
     be6:	4b53      	ldr	r3, [pc, #332]	; (d34 <_spi_set_config+0x200>)
     be8:	4798      	blx	r3
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     bea:	2347      	movs	r3, #71	; 0x47
     bec:	18fb      	adds	r3, r7, r3
     bee:	781a      	ldrb	r2, [r3, #0]
     bf0:	2347      	movs	r3, #71	; 0x47
     bf2:	18fb      	adds	r3, r7, r3
     bf4:	3201      	adds	r2, #1
     bf6:	701a      	strb	r2, [r3, #0]
     bf8:	2347      	movs	r3, #71	; 0x47
     bfa:	18fb      	adds	r3, r7, r3
     bfc:	781b      	ldrb	r3, [r3, #0]
     bfe:	2b03      	cmp	r3, #3
     c00:	d9cd      	bls.n	b9e <_spi_set_config+0x6a>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
     c02:	683b      	ldr	r3, [r7, #0]
     c04:	781a      	ldrb	r2, [r3, #0]
     c06:	687b      	ldr	r3, [r7, #4]
     c08:	715a      	strb	r2, [r3, #5]
	module->character_size   = config->character_size;
     c0a:	683b      	ldr	r3, [r7, #0]
     c0c:	7c1a      	ldrb	r2, [r3, #16]
     c0e:	687b      	ldr	r3, [r7, #4]
     c10:	719a      	strb	r2, [r3, #6]
	module->receiver_enabled = config->receiver_enable;
     c12:	683b      	ldr	r3, [r7, #0]
     c14:	7c9a      	ldrb	r2, [r3, #18]
     c16:	687b      	ldr	r3, [r7, #4]
     c18:	71da      	strb	r2, [r3, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
     c1a:	683b      	ldr	r3, [r7, #0]
     c1c:	7d1a      	ldrb	r2, [r3, #20]
     c1e:	687b      	ldr	r3, [r7, #4]
     c20:	721a      	strb	r2, [r3, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
     c22:	230a      	movs	r3, #10
     c24:	18fb      	adds	r3, r7, r3
     c26:	2200      	movs	r2, #0
     c28:	801a      	strh	r2, [r3, #0]
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
     c2a:	2300      	movs	r3, #0
     c2c:	63fb      	str	r3, [r7, #60]	; 0x3c
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
     c2e:	2300      	movs	r3, #0
     c30:	63bb      	str	r3, [r7, #56]	; 0x38

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
     c32:	683b      	ldr	r3, [r7, #0]
     c34:	781b      	ldrb	r3, [r3, #0]
     c36:	2b01      	cmp	r3, #1
     c38:	d12b      	bne.n	c92 <_spi_set_config+0x15e>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     c3a:	687b      	ldr	r3, [r7, #4]
     c3c:	681b      	ldr	r3, [r3, #0]
     c3e:	1c18      	adds	r0, r3, #0
     c40:	4b3d      	ldr	r3, [pc, #244]	; (d38 <_spi_set_config+0x204>)
     c42:	4798      	blx	r3
     c44:	1c03      	adds	r3, r0, #0
     c46:	62fb      	str	r3, [r7, #44]	; 0x2c
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     c48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     c4a:	3314      	adds	r3, #20
     c4c:	62bb      	str	r3, [r7, #40]	; 0x28
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
     c4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
     c50:	b2db      	uxtb	r3, r3
     c52:	1c18      	adds	r0, r3, #0
     c54:	4b39      	ldr	r3, [pc, #228]	; (d3c <_spi_set_config+0x208>)
     c56:	4798      	blx	r3
     c58:	1c03      	adds	r3, r0, #0
     c5a:	627b      	str	r3, [r7, #36]	; 0x24

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
     c5c:	683b      	ldr	r3, [r7, #0]
     c5e:	6999      	ldr	r1, [r3, #24]
     c60:	2323      	movs	r3, #35	; 0x23
     c62:	18fc      	adds	r4, r7, r3
     c64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
     c66:	230a      	movs	r3, #10
     c68:	18fb      	adds	r3, r7, r3
     c6a:	1c08      	adds	r0, r1, #0
     c6c:	1c11      	adds	r1, r2, #0
     c6e:	1c1a      	adds	r2, r3, #0
     c70:	4b33      	ldr	r3, [pc, #204]	; (d40 <_spi_set_config+0x20c>)
     c72:	4798      	blx	r3
     c74:	1c03      	adds	r3, r0, #0
     c76:	7023      	strb	r3, [r4, #0]
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
     c78:	2323      	movs	r3, #35	; 0x23
     c7a:	18fb      	adds	r3, r7, r3
     c7c:	781b      	ldrb	r3, [r3, #0]
     c7e:	2b00      	cmp	r3, #0
     c80:	d001      	beq.n	c86 <_spi_set_config+0x152>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
     c82:	2317      	movs	r3, #23
     c84:	e04e      	b.n	d24 <_spi_set_config+0x1f0>
		}

		spi_module->BAUD.reg = (uint8_t)baud;
     c86:	230a      	movs	r3, #10
     c88:	18fb      	adds	r3, r7, r3
     c8a:	881b      	ldrh	r3, [r3, #0]
     c8c:	b2da      	uxtb	r2, r3
     c8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     c90:	731a      	strb	r2, [r3, #12]
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
		}
	}
# endif
	/* Set data order */
	ctrla |= config->data_order;
     c92:	683b      	ldr	r3, [r7, #0]
     c94:	685b      	ldr	r3, [r3, #4]
     c96:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
     c98:	4313      	orrs	r3, r2
     c9a:	63fb      	str	r3, [r7, #60]	; 0x3c

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
     c9c:	683b      	ldr	r3, [r7, #0]
     c9e:	689b      	ldr	r3, [r3, #8]
     ca0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
     ca2:	4313      	orrs	r3, r2
     ca4:	63fb      	str	r3, [r7, #60]	; 0x3c

	/* Set MUX setting */
	ctrla |= config->mux_setting;
     ca6:	683b      	ldr	r3, [r7, #0]
     ca8:	68db      	ldr	r3, [r3, #12]
     caa:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
     cac:	4313      	orrs	r3, r2
     cae:	63fb      	str	r3, [r7, #60]	; 0x3c

	/* Set SPI character size */
	ctrlb |= config->character_size;
     cb0:	683b      	ldr	r3, [r7, #0]
     cb2:	7c1b      	ldrb	r3, [r3, #16]
     cb4:	1c1a      	adds	r2, r3, #0
     cb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     cb8:	4313      	orrs	r3, r2
     cba:	63bb      	str	r3, [r7, #56]	; 0x38

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     cbc:	683b      	ldr	r3, [r7, #0]
     cbe:	7c5b      	ldrb	r3, [r3, #17]
     cc0:	2b00      	cmp	r3, #0
     cc2:	d103      	bne.n	ccc <_spi_set_config+0x198>
     cc4:	4b1f      	ldr	r3, [pc, #124]	; (d44 <_spi_set_config+0x210>)
     cc6:	4798      	blx	r3
     cc8:	1e03      	subs	r3, r0, #0
     cca:	d003      	beq.n	cd4 <_spi_set_config+0x1a0>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
     ccc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     cce:	2280      	movs	r2, #128	; 0x80
     cd0:	4313      	orrs	r3, r2
     cd2:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	if (config->receiver_enable) {
     cd4:	683b      	ldr	r3, [r7, #0]
     cd6:	7c9b      	ldrb	r3, [r3, #18]
     cd8:	2b00      	cmp	r3, #0
     cda:	d004      	beq.n	ce6 <_spi_set_config+0x1b2>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
     cdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     cde:	2280      	movs	r2, #128	; 0x80
     ce0:	0292      	lsls	r2, r2, #10
     ce2:	4313      	orrs	r3, r2
     ce4:	63bb      	str	r3, [r7, #56]	; 0x38
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
     ce6:	683b      	ldr	r3, [r7, #0]
     ce8:	7cdb      	ldrb	r3, [r3, #19]
     cea:	2b00      	cmp	r3, #0
     cec:	d004      	beq.n	cf8 <_spi_set_config+0x1c4>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
     cee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     cf0:	2280      	movs	r2, #128	; 0x80
     cf2:	0092      	lsls	r2, r2, #2
     cf4:	4313      	orrs	r3, r2
     cf6:	63bb      	str	r3, [r7, #56]	; 0x38
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
     cf8:	683b      	ldr	r3, [r7, #0]
     cfa:	7d1b      	ldrb	r3, [r3, #20]
     cfc:	2b00      	cmp	r3, #0
     cfe:	d004      	beq.n	d0a <_spi_set_config+0x1d6>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
     d00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     d02:	2280      	movs	r2, #128	; 0x80
     d04:	0192      	lsls	r2, r2, #6
     d06:	4313      	orrs	r3, r2
     d08:	63bb      	str	r3, [r7, #56]	; 0x38
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
     d0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     d0c:	681a      	ldr	r2, [r3, #0]
     d0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     d10:	431a      	orrs	r2, r3
     d12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     d14:	601a      	str	r2, [r3, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
     d16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     d18:	685a      	ldr	r2, [r3, #4]
     d1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     d1c:	431a      	orrs	r2, r3
     d1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     d20:	605a      	str	r2, [r3, #4]

	return STATUS_OK;
     d22:	2300      	movs	r3, #0
}
     d24:	1c18      	adds	r0, r3, #0
     d26:	46bd      	mov	sp, r7
     d28:	b013      	add	sp, #76	; 0x4c
     d2a:	bd90      	pop	{r4, r7, pc}
     d2c:	00000689 	.word	0x00000689
     d30:	00000481 	.word	0x00000481
     d34:	00001e41 	.word	0x00001e41
     d38:	0000063d 	.word	0x0000063d
     d3c:	00001c79 	.word	0x00001c79
     d40:	00000379 	.word	0x00000379
     d44:	00000871 	.word	0x00000871

00000d48 <_spi_check_config>:
 * \retval STATUS_OK               If the configuration was written
 */
static enum status_code _spi_check_config(
		struct spi_module *const module,
		const struct spi_config *const config)
{
     d48:	b590      	push	{r4, r7, lr}
     d4a:	b091      	sub	sp, #68	; 0x44
     d4c:	af00      	add	r7, sp, #0
     d4e:	6078      	str	r0, [r7, #4]
     d50:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     d52:	687b      	ldr	r3, [r7, #4]
     d54:	681b      	ldr	r3, [r3, #0]
     d56:	62fb      	str	r3, [r7, #44]	; 0x2c
	Sercom *const hw = module->hw;
     d58:	687b      	ldr	r3, [r7, #4]
     d5a:	681b      	ldr	r3, [r3, #0]
     d5c:	62bb      	str	r3, [r7, #40]	; 0x28

	uint32_t pad_pinmuxes[] = {
		config->pinmux_pad0, config->pinmux_pad1,
     d5e:	683b      	ldr	r3, [r7, #0]
     d60:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
	Sercom *const hw = module->hw;

	uint32_t pad_pinmuxes[] = {
     d62:	2310      	movs	r3, #16
     d64:	18fb      	adds	r3, r7, r3
     d66:	601a      	str	r2, [r3, #0]
		config->pinmux_pad0, config->pinmux_pad1,
     d68:	683b      	ldr	r3, [r7, #0]
     d6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
	Sercom *const hw = module->hw;

	uint32_t pad_pinmuxes[] = {
     d6c:	2310      	movs	r3, #16
     d6e:	18fb      	adds	r3, r7, r3
     d70:	605a      	str	r2, [r3, #4]
		config->pinmux_pad0, config->pinmux_pad1,
		config->pinmux_pad2, config->pinmux_pad3
     d72:	683b      	ldr	r3, [r7, #0]
     d74:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
	Sercom *const hw = module->hw;

	uint32_t pad_pinmuxes[] = {
     d76:	2310      	movs	r3, #16
     d78:	18fb      	adds	r3, r7, r3
     d7a:	609a      	str	r2, [r3, #8]
		config->pinmux_pad0, config->pinmux_pad1,
		config->pinmux_pad2, config->pinmux_pad3
     d7c:	683b      	ldr	r3, [r7, #0]
     d7e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
	Sercom *const hw = module->hw;

	uint32_t pad_pinmuxes[] = {
     d80:	2310      	movs	r3, #16
     d82:	18fb      	adds	r3, r7, r3
     d84:	60da      	str	r2, [r3, #12]
		config->pinmux_pad0, config->pinmux_pad1,
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     d86:	233f      	movs	r3, #63	; 0x3f
     d88:	18fb      	adds	r3, r7, r3
     d8a:	2200      	movs	r2, #0
     d8c:	701a      	strb	r2, [r3, #0]
     d8e:	e030      	b.n	df2 <_spi_check_config+0xaa>
		uint32_t current_pinmux = pad_pinmuxes[pad];
     d90:	233f      	movs	r3, #63	; 0x3f
     d92:	18fb      	adds	r3, r7, r3
     d94:	781a      	ldrb	r2, [r3, #0]
     d96:	2310      	movs	r3, #16
     d98:	18fb      	adds	r3, r7, r3
     d9a:	0092      	lsls	r2, r2, #2
     d9c:	58d3      	ldr	r3, [r2, r3]
     d9e:	63bb      	str	r3, [r7, #56]	; 0x38

		if (current_pinmux == PINMUX_DEFAULT) {
     da0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     da2:	2b00      	cmp	r3, #0
     da4:	d109      	bne.n	dba <_spi_check_config+0x72>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     da6:	6aba      	ldr	r2, [r7, #40]	; 0x28
     da8:	233f      	movs	r3, #63	; 0x3f
     daa:	18fb      	adds	r3, r7, r3
     dac:	781b      	ldrb	r3, [r3, #0]
     dae:	1c10      	adds	r0, r2, #0
     db0:	1c19      	adds	r1, r3, #0
     db2:	4b57      	ldr	r3, [pc, #348]	; (f10 <_spi_check_config+0x1c8>)
     db4:	4798      	blx	r3
     db6:	1c03      	adds	r3, r0, #0
     db8:	63bb      	str	r3, [r7, #56]	; 0x38
		}

		if (current_pinmux == PINMUX_UNUSED) {
     dba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     dbc:	3301      	adds	r3, #1
     dbe:	d100      	bne.n	dc2 <_spi_check_config+0x7a>
			continue;
     dc0:	e010      	b.n	de4 <_spi_check_config+0x9c>
		}

		if ((current_pinmux & 0xFFFF) !=
     dc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     dc4:	041b      	lsls	r3, r3, #16
     dc6:	0c1c      	lsrs	r4, r3, #16
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
     dc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     dca:	0c1b      	lsrs	r3, r3, #16
     dcc:	b2db      	uxtb	r3, r3
     dce:	1c18      	adds	r0, r3, #0
     dd0:	4b50      	ldr	r3, [pc, #320]	; (f14 <_spi_check_config+0x1cc>)
     dd2:	4798      	blx	r3
     dd4:	1c03      	adds	r3, r0, #0

		if (current_pinmux == PINMUX_UNUSED) {
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
     dd6:	429c      	cmp	r4, r3
     dd8:	d004      	beq.n	de4 <_spi_check_config+0x9c>
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
			module->hw = NULL;
     dda:	687b      	ldr	r3, [r7, #4]
     ddc:	2200      	movs	r2, #0
     dde:	601a      	str	r2, [r3, #0]
			return STATUS_ERR_DENIED;
     de0:	231c      	movs	r3, #28
     de2:	e090      	b.n	f06 <_spi_check_config+0x1be>
		config->pinmux_pad0, config->pinmux_pad1,
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     de4:	233f      	movs	r3, #63	; 0x3f
     de6:	18fb      	adds	r3, r7, r3
     de8:	781a      	ldrb	r2, [r3, #0]
     dea:	233f      	movs	r3, #63	; 0x3f
     dec:	18fb      	adds	r3, r7, r3
     dee:	3201      	adds	r2, #1
     df0:	701a      	strb	r2, [r3, #0]
     df2:	233f      	movs	r3, #63	; 0x3f
     df4:	18fb      	adds	r3, r7, r3
     df6:	781b      	ldrb	r3, [r3, #0]
     df8:	2b03      	cmp	r3, #3
     dfa:	d9c9      	bls.n	d90 <_spi_check_config+0x48>
	}

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
     dfc:	2013      	movs	r0, #19
     dfe:	4b46      	ldr	r3, [pc, #280]	; (f18 <_spi_check_config+0x1d0>)
     e00:	4798      	blx	r3
     e02:	1c03      	adds	r3, r0, #0
     e04:	627b      	str	r3, [r7, #36]	; 0x24
#  endif
	/* Value to read CTRLA, CTRLB and ADDR register */
	uint32_t ctrla = 0;
     e06:	2300      	movs	r3, #0
     e08:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t ctrlb = 0;
     e0a:	2300      	movs	r3, #0
     e0c:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
     e0e:	683b      	ldr	r3, [r7, #0]
     e10:	781b      	ldrb	r3, [r3, #0]
     e12:	2b01      	cmp	r3, #1
     e14:	d123      	bne.n	e5e <_spi_check_config+0x116>
		enum status_code error_code = _sercom_get_sync_baud_val(
     e16:	683b      	ldr	r3, [r7, #0]
     e18:	6999      	ldr	r1, [r3, #24]
     e1a:	2323      	movs	r3, #35	; 0x23
     e1c:	18fc      	adds	r4, r7, r3
     e1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
     e20:	230e      	movs	r3, #14
     e22:	18fb      	adds	r3, r7, r3
     e24:	1c08      	adds	r0, r1, #0
     e26:	1c11      	adds	r1, r2, #0
     e28:	1c1a      	adds	r2, r3, #0
     e2a:	4b3c      	ldr	r3, [pc, #240]	; (f1c <_spi_check_config+0x1d4>)
     e2c:	4798      	blx	r3
     e2e:	1c03      	adds	r3, r0, #0
     e30:	7023      	strb	r3, [r4, #0]
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
     e32:	2323      	movs	r3, #35	; 0x23
     e34:	18fb      	adds	r3, r7, r3
     e36:	781b      	ldrb	r3, [r3, #0]
     e38:	2b00      	cmp	r3, #0
     e3a:	d001      	beq.n	e40 <_spi_check_config+0xf8>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
     e3c:	2317      	movs	r3, #23
     e3e:	e062      	b.n	f06 <_spi_check_config+0x1be>
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
     e40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     e42:	7b1b      	ldrb	r3, [r3, #12]
     e44:	b2da      	uxtb	r2, r3
     e46:	230e      	movs	r3, #14
     e48:	18fb      	adds	r3, r7, r3
     e4a:	881b      	ldrh	r3, [r3, #0]
     e4c:	b2db      	uxtb	r3, r3
     e4e:	429a      	cmp	r2, r3
     e50:	d001      	beq.n	e56 <_spi_check_config+0x10e>
			return STATUS_ERR_DENIED;
     e52:	231c      	movs	r3, #28
     e54:	e057      	b.n	f06 <_spi_check_config+0x1be>
		}

		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
     e56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     e58:	220c      	movs	r2, #12
     e5a:	4313      	orrs	r3, r2
     e5c:	637b      	str	r3, [r7, #52]	; 0x34
		}
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x2);
	}
#  endif
	/* Set data order */
	ctrla |= config->data_order;
     e5e:	683b      	ldr	r3, [r7, #0]
     e60:	685b      	ldr	r3, [r3, #4]
     e62:	6b7a      	ldr	r2, [r7, #52]	; 0x34
     e64:	4313      	orrs	r3, r2
     e66:	637b      	str	r3, [r7, #52]	; 0x34

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
     e68:	683b      	ldr	r3, [r7, #0]
     e6a:	689b      	ldr	r3, [r3, #8]
     e6c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
     e6e:	4313      	orrs	r3, r2
     e70:	637b      	str	r3, [r7, #52]	; 0x34

	/* Set MUX setting */
	ctrla |= config->mux_setting;
     e72:	683b      	ldr	r3, [r7, #0]
     e74:	68db      	ldr	r3, [r3, #12]
     e76:	6b7a      	ldr	r2, [r7, #52]	; 0x34
     e78:	4313      	orrs	r3, r2
     e7a:	637b      	str	r3, [r7, #52]	; 0x34

	/* Set SPI character size */
	ctrlb |= config->character_size;
     e7c:	683b      	ldr	r3, [r7, #0]
     e7e:	7c1b      	ldrb	r3, [r3, #16]
     e80:	1c1a      	adds	r2, r3, #0
     e82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     e84:	4313      	orrs	r3, r2
     e86:	633b      	str	r3, [r7, #48]	; 0x30

	if (config->run_in_standby) {
     e88:	683b      	ldr	r3, [r7, #0]
     e8a:	7c5b      	ldrb	r3, [r3, #17]
     e8c:	2b00      	cmp	r3, #0
     e8e:	d003      	beq.n	e98 <_spi_check_config+0x150>
		/* Enable in sleep mode */
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
     e90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     e92:	2280      	movs	r2, #128	; 0x80
     e94:	4313      	orrs	r3, r2
     e96:	637b      	str	r3, [r7, #52]	; 0x34
	}

	if (config->receiver_enable) {
     e98:	683b      	ldr	r3, [r7, #0]
     e9a:	7c9b      	ldrb	r3, [r3, #18]
     e9c:	2b00      	cmp	r3, #0
     e9e:	d004      	beq.n	eaa <_spi_check_config+0x162>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
     ea0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     ea2:	2280      	movs	r2, #128	; 0x80
     ea4:	0292      	lsls	r2, r2, #10
     ea6:	4313      	orrs	r3, r2
     ea8:	633b      	str	r3, [r7, #48]	; 0x30
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
     eaa:	683b      	ldr	r3, [r7, #0]
     eac:	7cdb      	ldrb	r3, [r3, #19]
     eae:	2b00      	cmp	r3, #0
     eb0:	d004      	beq.n	ebc <_spi_check_config+0x174>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
     eb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     eb4:	2280      	movs	r2, #128	; 0x80
     eb6:	0092      	lsls	r2, r2, #2
     eb8:	4313      	orrs	r3, r2
     eba:	633b      	str	r3, [r7, #48]	; 0x30
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
     ebc:	683b      	ldr	r3, [r7, #0]
     ebe:	7d1b      	ldrb	r3, [r3, #20]
     ec0:	2b00      	cmp	r3, #0
     ec2:	d004      	beq.n	ece <_spi_check_config+0x186>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
     ec4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     ec6:	2280      	movs	r2, #128	; 0x80
     ec8:	0192      	lsls	r2, r2, #6
     eca:	4313      	orrs	r3, r2
     ecc:	633b      	str	r3, [r7, #48]	; 0x30
	}
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;
     ece:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     ed0:	2202      	movs	r2, #2
     ed2:	4313      	orrs	r3, r2
     ed4:	637b      	str	r3, [r7, #52]	; 0x34

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
     ed6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     ed8:	681a      	ldr	r2, [r3, #0]
     eda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     edc:	429a      	cmp	r2, r3
     ede:	d10e      	bne.n	efe <_spi_check_config+0x1b6>
			spi_module->CTRLB.reg == ctrlb) {
     ee0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     ee2:	685a      	ldr	r2, [r3, #4]
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
     ee4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     ee6:	429a      	cmp	r2, r3
     ee8:	d109      	bne.n	efe <_spi_check_config+0x1b6>
			spi_module->CTRLB.reg == ctrlb) {
		module->mode           = config->mode;
     eea:	683b      	ldr	r3, [r7, #0]
     eec:	781a      	ldrb	r2, [r3, #0]
     eee:	687b      	ldr	r3, [r7, #4]
     ef0:	715a      	strb	r2, [r3, #5]
		module->character_size = config->character_size;
     ef2:	683b      	ldr	r3, [r7, #0]
     ef4:	7c1a      	ldrb	r2, [r3, #16]
     ef6:	687b      	ldr	r3, [r7, #4]
     ef8:	719a      	strb	r2, [r3, #6]
		return STATUS_OK;
     efa:	2300      	movs	r3, #0
     efc:	e003      	b.n	f06 <_spi_check_config+0x1be>
	}

	/* Not same config, wipe module pointer and return */
	module->hw = NULL;
     efe:	687b      	ldr	r3, [r7, #4]
     f00:	2200      	movs	r2, #0
     f02:	601a      	str	r2, [r3, #0]

	return STATUS_ERR_DENIED;
     f04:	231c      	movs	r3, #28
}
     f06:	1c18      	adds	r0, r3, #0
     f08:	46bd      	mov	sp, r7
     f0a:	b011      	add	sp, #68	; 0x44
     f0c:	bd90      	pop	{r4, r7, pc}
     f0e:	46c0      	nop			; (mov r8, r8)
     f10:	00000481 	.word	0x00000481
     f14:	00000711 	.word	0x00000711
     f18:	00001c79 	.word	0x00001c79
     f1c:	00000379 	.word	0x00000379

00000f20 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
     f20:	b580      	push	{r7, lr}
     f22:	b08a      	sub	sp, #40	; 0x28
     f24:	af00      	add	r7, sp, #0
     f26:	60f8      	str	r0, [r7, #12]
     f28:	60b9      	str	r1, [r7, #8]
     f2a:	607a      	str	r2, [r7, #4]
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     f2c:	68fb      	ldr	r3, [r7, #12]
     f2e:	68ba      	ldr	r2, [r7, #8]
     f30:	601a      	str	r2, [r3, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);
     f32:	68fb      	ldr	r3, [r7, #12]
     f34:	681b      	ldr	r3, [r3, #0]
     f36:	627b      	str	r3, [r7, #36]	; 0x24

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
     f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     f3a:	681b      	ldr	r3, [r3, #0]
     f3c:	2202      	movs	r2, #2
     f3e:	4013      	ands	r3, r2
     f40:	d007      	beq.n	f52 <spi_init+0x32>
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
     f42:	68fa      	ldr	r2, [r7, #12]
     f44:	687b      	ldr	r3, [r7, #4]
     f46:	1c10      	adds	r0, r2, #0
     f48:	1c19      	adds	r1, r3, #0
     f4a:	4b2a      	ldr	r3, [pc, #168]	; (ff4 <spi_init+0xd4>)
     f4c:	4798      	blx	r3
     f4e:	1c03      	adds	r3, r0, #0
     f50:	e04b      	b.n	fea <spi_init+0xca>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
     f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     f54:	681b      	ldr	r3, [r3, #0]
     f56:	2201      	movs	r2, #1
     f58:	4013      	ands	r3, r2
     f5a:	d001      	beq.n	f60 <spi_init+0x40>
		return STATUS_BUSY;
     f5c:	2305      	movs	r3, #5
     f5e:	e044      	b.n	fea <spi_init+0xca>
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     f60:	68fb      	ldr	r3, [r7, #12]
     f62:	681b      	ldr	r3, [r3, #0]
     f64:	1c18      	adds	r0, r3, #0
     f66:	4b24      	ldr	r3, [pc, #144]	; (ff8 <spi_init+0xd8>)
     f68:	4798      	blx	r3
     f6a:	1c03      	adds	r3, r0, #0
     f6c:	623b      	str	r3, [r7, #32]
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     f6e:	6a3b      	ldr	r3, [r7, #32]
     f70:	3302      	adds	r3, #2
     f72:	61fb      	str	r3, [r7, #28]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     f74:	6a3b      	ldr	r3, [r7, #32]
     f76:	3314      	adds	r3, #20
     f78:	61bb      	str	r3, [r7, #24]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     f7a:	69fb      	ldr	r3, [r7, #28]
     f7c:	2201      	movs	r2, #1
     f7e:	409a      	lsls	r2, r3
     f80:	1c13      	adds	r3, r2, #0
     f82:	2002      	movs	r0, #2
     f84:	1c19      	adds	r1, r3, #0
     f86:	4b1d      	ldr	r3, [pc, #116]	; (ffc <spi_init+0xdc>)
     f88:	4798      	blx	r3
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
     f8a:	2314      	movs	r3, #20
     f8c:	18fb      	adds	r3, r7, r3
     f8e:	1c18      	adds	r0, r3, #0
     f90:	4b1b      	ldr	r3, [pc, #108]	; (1000 <spi_init+0xe0>)
     f92:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
     f94:	687b      	ldr	r3, [r7, #4]
     f96:	2224      	movs	r2, #36	; 0x24
     f98:	5c9a      	ldrb	r2, [r3, r2]
     f9a:	2314      	movs	r3, #20
     f9c:	18fb      	adds	r3, r7, r3
     f9e:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     fa0:	69bb      	ldr	r3, [r7, #24]
     fa2:	b2da      	uxtb	r2, r3
     fa4:	2314      	movs	r3, #20
     fa6:	18fb      	adds	r3, r7, r3
     fa8:	1c10      	adds	r0, r2, #0
     faa:	1c19      	adds	r1, r3, #0
     fac:	4b15      	ldr	r3, [pc, #84]	; (1004 <spi_init+0xe4>)
     fae:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     fb0:	69bb      	ldr	r3, [r7, #24]
     fb2:	b2db      	uxtb	r3, r3
     fb4:	1c18      	adds	r0, r3, #0
     fb6:	4b14      	ldr	r3, [pc, #80]	; (1008 <spi_init+0xe8>)
     fb8:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     fba:	687b      	ldr	r3, [r7, #4]
     fbc:	2224      	movs	r2, #36	; 0x24
     fbe:	5c9b      	ldrb	r3, [r3, r2]
     fc0:	1c18      	adds	r0, r3, #0
     fc2:	2100      	movs	r1, #0
     fc4:	4b11      	ldr	r3, [pc, #68]	; (100c <spi_init+0xec>)
     fc6:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
     fc8:	687b      	ldr	r3, [r7, #4]
     fca:	781b      	ldrb	r3, [r3, #0]
     fcc:	2b01      	cmp	r3, #1
     fce:	d105      	bne.n	fdc <spi_init+0xbc>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
     fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     fd2:	681b      	ldr	r3, [r3, #0]
     fd4:	220c      	movs	r2, #12
     fd6:	431a      	orrs	r2, r3
     fd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     fda:	601a      	str	r2, [r3, #0]
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
     fdc:	68fa      	ldr	r2, [r7, #12]
     fde:	687b      	ldr	r3, [r7, #4]
     fe0:	1c10      	adds	r0, r2, #0
     fe2:	1c19      	adds	r1, r3, #0
     fe4:	4b0a      	ldr	r3, [pc, #40]	; (1010 <spi_init+0xf0>)
     fe6:	4798      	blx	r3
     fe8:	1c03      	adds	r3, r0, #0
}
     fea:	1c18      	adds	r0, r3, #0
     fec:	46bd      	mov	sp, r7
     fee:	b00a      	add	sp, #40	; 0x28
     ff0:	bd80      	pop	{r7, pc}
     ff2:	46c0      	nop			; (mov r8, r8)
     ff4:	00000d49 	.word	0x00000d49
     ff8:	0000063d 	.word	0x0000063d
     ffc:	00000815 	.word	0x00000815
    1000:	00000801 	.word	0x00000801
    1004:	00001b55 	.word	0x00001b55
    1008:	00001b99 	.word	0x00001b99
    100c:	000003f5 	.word	0x000003f5
    1010:	00000b35 	.word	0x00000b35

00001014 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    1014:	b580      	push	{r7, lr}
    1016:	b086      	sub	sp, #24
    1018:	af00      	add	r7, sp, #0
    101a:	60f8      	str	r0, [r7, #12]
    101c:	60b9      	str	r1, [r7, #8]
    101e:	1dfb      	adds	r3, r7, #7
    1020:	701a      	strb	r2, [r3, #0]
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    1022:	68fb      	ldr	r3, [r7, #12]
    1024:	795b      	ldrb	r3, [r3, #5]
    1026:	2b01      	cmp	r3, #1
    1028:	d001      	beq.n	102e <spi_select_slave+0x1a>
		return STATUS_ERR_UNSUPPORTED_DEV;
    102a:	2315      	movs	r3, #21
    102c:	e05c      	b.n	10e8 <spi_select_slave+0xd4>
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    102e:	68fb      	ldr	r3, [r7, #12]
    1030:	7a1b      	ldrb	r3, [r3, #8]
    1032:	2201      	movs	r2, #1
    1034:	4053      	eors	r3, r2
    1036:	b2db      	uxtb	r3, r3
    1038:	2b00      	cmp	r3, #0
    103a:	d054      	beq.n	10e6 <spi_select_slave+0xd2>
#  endif
	{
		if (select) {
    103c:	1dfb      	adds	r3, r7, #7
    103e:	781b      	ldrb	r3, [r3, #0]
    1040:	2b00      	cmp	r3, #0
    1042:	d04a      	beq.n	10da <spi_select_slave+0xc6>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    1044:	68bb      	ldr	r3, [r7, #8]
    1046:	785b      	ldrb	r3, [r3, #1]
    1048:	2b00      	cmp	r3, #0
    104a:	d03f      	beq.n	10cc <spi_select_slave+0xb8>
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    104c:	68fb      	ldr	r3, [r7, #12]
    104e:	1c18      	adds	r0, r3, #0
    1050:	4b27      	ldr	r3, [pc, #156]	; (10f0 <spi_select_slave+0xdc>)
    1052:	4798      	blx	r3
    1054:	1c03      	adds	r3, r0, #0
    1056:	1c1a      	adds	r2, r3, #0
    1058:	2301      	movs	r3, #1
    105a:	4053      	eors	r3, r2
    105c:	b2db      	uxtb	r3, r3
    105e:	2b00      	cmp	r3, #0
    1060:	d007      	beq.n	1072 <spi_select_slave+0x5e>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    1062:	68bb      	ldr	r3, [r7, #8]
    1064:	781b      	ldrb	r3, [r3, #0]
    1066:	1c18      	adds	r0, r3, #0
    1068:	2101      	movs	r1, #1
    106a:	4b22      	ldr	r3, [pc, #136]	; (10f4 <spi_select_slave+0xe0>)
    106c:	4798      	blx	r3
					return STATUS_BUSY;
    106e:	2305      	movs	r3, #5
    1070:	e03a      	b.n	10e8 <spi_select_slave+0xd4>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    1072:	68bb      	ldr	r3, [r7, #8]
    1074:	781b      	ldrb	r3, [r3, #0]
    1076:	1c18      	adds	r0, r3, #0
    1078:	2100      	movs	r1, #0
    107a:	4b1e      	ldr	r3, [pc, #120]	; (10f4 <spi_select_slave+0xe0>)
    107c:	4798      	blx	r3

				/* Write address to slave */
				spi_write(module, slave->address);
    107e:	68bb      	ldr	r3, [r7, #8]
    1080:	789b      	ldrb	r3, [r3, #2]
    1082:	b29b      	uxth	r3, r3
    1084:	68fa      	ldr	r2, [r7, #12]
    1086:	1c10      	adds	r0, r2, #0
    1088:	1c19      	adds	r1, r3, #0
    108a:	4b1b      	ldr	r3, [pc, #108]	; (10f8 <spi_select_slave+0xe4>)
    108c:	4798      	blx	r3

				if (!(module->receiver_enabled)) {
    108e:	68fb      	ldr	r3, [r7, #12]
    1090:	79db      	ldrb	r3, [r3, #7]
    1092:	2201      	movs	r2, #1
    1094:	4053      	eors	r3, r2
    1096:	b2db      	uxtb	r3, r3
    1098:	2b00      	cmp	r3, #0
    109a:	d024      	beq.n	10e6 <spi_select_slave+0xd2>
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    109c:	46c0      	nop			; (mov r8, r8)
    109e:	68fb      	ldr	r3, [r7, #12]
    10a0:	1c18      	adds	r0, r3, #0
    10a2:	4b16      	ldr	r3, [pc, #88]	; (10fc <spi_select_slave+0xe8>)
    10a4:	4798      	blx	r3
    10a6:	1c03      	adds	r3, r0, #0
    10a8:	1c1a      	adds	r2, r3, #0
    10aa:	2301      	movs	r3, #1
    10ac:	4053      	eors	r3, r2
    10ae:	b2db      	uxtb	r3, r3
    10b0:	2b00      	cmp	r3, #0
    10b2:	d1f4      	bne.n	109e <spi_select_slave+0x8a>
					}
					uint16_t flush = 0;
    10b4:	2316      	movs	r3, #22
    10b6:	18fb      	adds	r3, r7, r3
    10b8:	2200      	movs	r2, #0
    10ba:	801a      	strh	r2, [r3, #0]
					spi_read(module, &flush);
    10bc:	68fa      	ldr	r2, [r7, #12]
    10be:	2316      	movs	r3, #22
    10c0:	18fb      	adds	r3, r7, r3
    10c2:	1c10      	adds	r0, r2, #0
    10c4:	1c19      	adds	r1, r3, #0
    10c6:	4b0e      	ldr	r3, [pc, #56]	; (1100 <spi_select_slave+0xec>)
    10c8:	4798      	blx	r3
    10ca:	e00c      	b.n	10e6 <spi_select_slave+0xd2>
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    10cc:	68bb      	ldr	r3, [r7, #8]
    10ce:	781b      	ldrb	r3, [r3, #0]
    10d0:	1c18      	adds	r0, r3, #0
    10d2:	2100      	movs	r1, #0
    10d4:	4b07      	ldr	r3, [pc, #28]	; (10f4 <spi_select_slave+0xe0>)
    10d6:	4798      	blx	r3
    10d8:	e005      	b.n	10e6 <spi_select_slave+0xd2>
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    10da:	68bb      	ldr	r3, [r7, #8]
    10dc:	781b      	ldrb	r3, [r3, #0]
    10de:	1c18      	adds	r0, r3, #0
    10e0:	2101      	movs	r1, #1
    10e2:	4b04      	ldr	r3, [pc, #16]	; (10f4 <spi_select_slave+0xe0>)
    10e4:	4798      	blx	r3
		}
	}
	return STATUS_OK;
    10e6:	2300      	movs	r3, #0
}
    10e8:	1c18      	adds	r0, r3, #0
    10ea:	46bd      	mov	sp, r7
    10ec:	b006      	add	sp, #24
    10ee:	bd80      	pop	{r7, pc}
    10f0:	00000941 	.word	0x00000941
    10f4:	000007b1 	.word	0x000007b1
    10f8:	00000991 	.word	0x00000991
    10fc:	00000969 	.word	0x00000969
    1100:	000009d9 	.word	0x000009d9

00001104 <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    1104:	b580      	push	{r7, lr}
    1106:	b086      	sub	sp, #24
    1108:	af00      	add	r7, sp, #0
    110a:	60f8      	str	r0, [r7, #12]
    110c:	60b9      	str	r1, [r7, #8]
    110e:	1dbb      	adds	r3, r7, #6
    1110:	801a      	strh	r2, [r3, #0]
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
    1112:	1dbb      	adds	r3, r7, #6
    1114:	881b      	ldrh	r3, [r3, #0]
    1116:	2b00      	cmp	r3, #0
    1118:	d101      	bne.n	111e <spi_write_buffer_wait+0x1a>
		return STATUS_ERR_INVALID_ARG;
    111a:	2317      	movs	r3, #23
    111c:	e080      	b.n	1220 <spi_write_buffer_wait+0x11c>
		/* Clear TX complete flag */
		_spi_clear_tx_complete_flag(module);
	}
#  endif

	uint16_t tx_pos = 0;
    111e:	2316      	movs	r3, #22
    1120:	18fb      	adds	r3, r7, r3
    1122:	2200      	movs	r2, #0
    1124:	801a      	strh	r2, [r3, #0]
	uint16_t flush_length = length;
    1126:	2314      	movs	r3, #20
    1128:	18fb      	adds	r3, r7, r3
    112a:	1dba      	adds	r2, r7, #6
    112c:	8812      	ldrh	r2, [r2, #0]
    112e:	801a      	strh	r2, [r3, #0]

	/* Write block */
	while (length--) {
    1130:	e05e      	b.n	11f0 <spi_write_buffer_wait+0xec>
			}
		}
#  endif

		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
    1132:	46c0      	nop			; (mov r8, r8)
    1134:	68fb      	ldr	r3, [r7, #12]
    1136:	1c18      	adds	r0, r3, #0
    1138:	4b3b      	ldr	r3, [pc, #236]	; (1228 <spi_write_buffer_wait+0x124>)
    113a:	4798      	blx	r3
    113c:	1c03      	adds	r3, r0, #0
    113e:	1c1a      	adds	r2, r3, #0
    1140:	2301      	movs	r3, #1
    1142:	4053      	eors	r3, r2
    1144:	b2db      	uxtb	r3, r3
    1146:	2b00      	cmp	r3, #0
    1148:	d1f4      	bne.n	1134 <spi_write_buffer_wait+0x30>
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    114a:	2316      	movs	r3, #22
    114c:	18fb      	adds	r3, r7, r3
    114e:	881b      	ldrh	r3, [r3, #0]
    1150:	2216      	movs	r2, #22
    1152:	18ba      	adds	r2, r7, r2
    1154:	1c59      	adds	r1, r3, #1
    1156:	8011      	strh	r1, [r2, #0]
    1158:	1c1a      	adds	r2, r3, #0
    115a:	68bb      	ldr	r3, [r7, #8]
    115c:	189b      	adds	r3, r3, r2
    115e:	781a      	ldrb	r2, [r3, #0]
    1160:	2312      	movs	r3, #18
    1162:	18fb      	adds	r3, r7, r3
    1164:	801a      	strh	r2, [r3, #0]

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1166:	68fb      	ldr	r3, [r7, #12]
    1168:	799b      	ldrb	r3, [r3, #6]
    116a:	2b01      	cmp	r3, #1
    116c:	d114      	bne.n	1198 <spi_write_buffer_wait+0x94>
			data_to_send |= (tx_data[tx_pos++] << 8);
    116e:	2316      	movs	r3, #22
    1170:	18fb      	adds	r3, r7, r3
    1172:	881b      	ldrh	r3, [r3, #0]
    1174:	2216      	movs	r2, #22
    1176:	18ba      	adds	r2, r7, r2
    1178:	1c59      	adds	r1, r3, #1
    117a:	8011      	strh	r1, [r2, #0]
    117c:	1c1a      	adds	r2, r3, #0
    117e:	68bb      	ldr	r3, [r7, #8]
    1180:	189b      	adds	r3, r3, r2
    1182:	781b      	ldrb	r3, [r3, #0]
    1184:	021b      	lsls	r3, r3, #8
    1186:	b29a      	uxth	r2, r3
    1188:	2312      	movs	r3, #18
    118a:	18fb      	adds	r3, r7, r3
    118c:	881b      	ldrh	r3, [r3, #0]
    118e:	4313      	orrs	r3, r2
    1190:	b29a      	uxth	r2, r3
    1192:	2312      	movs	r3, #18
    1194:	18fb      	adds	r3, r7, r3
    1196:	801a      	strh	r2, [r3, #0]
		}

		/* Write the data to send */
		spi_write(module, data_to_send);
    1198:	68fa      	ldr	r2, [r7, #12]
    119a:	2312      	movs	r3, #18
    119c:	18fb      	adds	r3, r7, r3
    119e:	881b      	ldrh	r3, [r3, #0]
    11a0:	1c10      	adds	r0, r2, #0
    11a2:	1c19      	adds	r1, r3, #0
    11a4:	4b21      	ldr	r3, [pc, #132]	; (122c <spi_write_buffer_wait+0x128>)
    11a6:	4798      	blx	r3

		if (module->receiver_enabled) {
    11a8:	68fb      	ldr	r3, [r7, #12]
    11aa:	79db      	ldrb	r3, [r3, #7]
    11ac:	2214      	movs	r2, #20
    11ae:	18ba      	adds	r2, r7, r2
    11b0:	2114      	movs	r1, #20
    11b2:	1879      	adds	r1, r7, r1
    11b4:	8809      	ldrh	r1, [r1, #0]
    11b6:	8011      	strh	r1, [r2, #0]
    11b8:	2b00      	cmp	r3, #0
    11ba:	d019      	beq.n	11f0 <spi_write_buffer_wait+0xec>
					return STATUS_ERR_TIMEOUT;
				}
			}
#  endif

			while (!spi_is_ready_to_read(module)) {
    11bc:	46c0      	nop			; (mov r8, r8)
    11be:	68fb      	ldr	r3, [r7, #12]
    11c0:	1c18      	adds	r0, r3, #0
    11c2:	4b1b      	ldr	r3, [pc, #108]	; (1230 <spi_write_buffer_wait+0x12c>)
    11c4:	4798      	blx	r3
    11c6:	1c03      	adds	r3, r0, #0
    11c8:	1c1a      	adds	r2, r3, #0
    11ca:	2301      	movs	r3, #1
    11cc:	4053      	eors	r3, r2
    11ce:	b2db      	uxtb	r3, r3
    11d0:	2b00      	cmp	r3, #0
    11d2:	d1f4      	bne.n	11be <spi_write_buffer_wait+0xba>
			}

			/* Flush read buffer */
			uint16_t flush;
			spi_read(module, &flush);
    11d4:	68fa      	ldr	r2, [r7, #12]
    11d6:	2310      	movs	r3, #16
    11d8:	18fb      	adds	r3, r7, r3
    11da:	1c10      	adds	r0, r2, #0
    11dc:	1c19      	adds	r1, r3, #0
    11de:	4b15      	ldr	r3, [pc, #84]	; (1234 <spi_write_buffer_wait+0x130>)
    11e0:	4798      	blx	r3
			flush_length--;
    11e2:	2314      	movs	r3, #20
    11e4:	18fb      	adds	r3, r7, r3
    11e6:	881a      	ldrh	r2, [r3, #0]
    11e8:	2314      	movs	r3, #20
    11ea:	18fb      	adds	r3, r7, r3
    11ec:	3a01      	subs	r2, #1
    11ee:	801a      	strh	r2, [r3, #0]

	uint16_t tx_pos = 0;
	uint16_t flush_length = length;

	/* Write block */
	while (length--) {
    11f0:	1dbb      	adds	r3, r7, #6
    11f2:	881b      	ldrh	r3, [r3, #0]
    11f4:	1dba      	adds	r2, r7, #6
    11f6:	1e59      	subs	r1, r3, #1
    11f8:	8011      	strh	r1, [r2, #0]
    11fa:	2b00      	cmp	r3, #0
    11fc:	d199      	bne.n	1132 <spi_write_buffer_wait+0x2e>
			flush_length--;
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
    11fe:	68fb      	ldr	r3, [r7, #12]
    1200:	795b      	ldrb	r3, [r3, #5]
    1202:	2b01      	cmp	r3, #1
    1204:	d10b      	bne.n	121e <spi_write_buffer_wait+0x11a>
		/* Wait for last byte to be transferred */
		while (!spi_is_write_complete(module)) {
    1206:	46c0      	nop			; (mov r8, r8)
    1208:	68fb      	ldr	r3, [r7, #12]
    120a:	1c18      	adds	r0, r3, #0
    120c:	4b0a      	ldr	r3, [pc, #40]	; (1238 <spi_write_buffer_wait+0x134>)
    120e:	4798      	blx	r3
    1210:	1c03      	adds	r3, r0, #0
    1212:	1c1a      	adds	r2, r3, #0
    1214:	2301      	movs	r3, #1
    1216:	4053      	eors	r3, r2
    1218:	b2db      	uxtb	r3, r3
    121a:	2b00      	cmp	r3, #0
    121c:	d1f4      	bne.n	1208 <spi_write_buffer_wait+0x104>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    121e:	2300      	movs	r3, #0
}
    1220:	1c18      	adds	r0, r3, #0
    1222:	46bd      	mov	sp, r7
    1224:	b006      	add	sp, #24
    1226:	bd80      	pop	{r7, pc}
    1228:	00000941 	.word	0x00000941
    122c:	00000991 	.word	0x00000991
    1230:	00000969 	.word	0x00000969
    1234:	000009d9 	.word	0x000009d9
    1238:	00000919 	.word	0x00000919

0000123c <spi_transceive_buffer_wait>:
enum status_code spi_transceive_buffer_wait(
		struct spi_module *const module,
		uint8_t *tx_data,
		uint8_t *rx_data,
		uint16_t length)
{
    123c:	b590      	push	{r4, r7, lr}
    123e:	b089      	sub	sp, #36	; 0x24
    1240:	af00      	add	r7, sp, #0
    1242:	60f8      	str	r0, [r7, #12]
    1244:	60b9      	str	r1, [r7, #8]
    1246:	607a      	str	r2, [r7, #4]
    1248:	1c1a      	adds	r2, r3, #0
    124a:	1cbb      	adds	r3, r7, #2
    124c:	801a      	strh	r2, [r3, #0]
		return STATUS_BUSY;
	}
#  endif

	/* Sanity check arguments */
	if (length == 0) {
    124e:	1cbb      	adds	r3, r7, #2
    1250:	881b      	ldrh	r3, [r3, #0]
    1252:	2b00      	cmp	r3, #0
    1254:	d101      	bne.n	125a <spi_transceive_buffer_wait+0x1e>
		return STATUS_ERR_INVALID_ARG;
    1256:	2317      	movs	r3, #23
    1258:	e0b9      	b.n	13ce <spi_transceive_buffer_wait+0x192>
	}

	if (!(module->receiver_enabled)) {
    125a:	68fb      	ldr	r3, [r7, #12]
    125c:	79db      	ldrb	r3, [r3, #7]
    125e:	2201      	movs	r2, #1
    1260:	4053      	eors	r3, r2
    1262:	b2db      	uxtb	r3, r3
    1264:	2b00      	cmp	r3, #0
    1266:	d001      	beq.n	126c <spi_transceive_buffer_wait+0x30>
		return STATUS_ERR_DENIED;
    1268:	231c      	movs	r3, #28
    126a:	e0b0      	b.n	13ce <spi_transceive_buffer_wait+0x192>
		/* Clear TX complete flag */
		_spi_clear_tx_complete_flag(module);
	}
#  endif

	uint16_t tx_pos = 0;
    126c:	231e      	movs	r3, #30
    126e:	18fb      	adds	r3, r7, r3
    1270:	2200      	movs	r2, #0
    1272:	801a      	strh	r2, [r3, #0]
	uint16_t rx_pos = 0;
    1274:	231c      	movs	r3, #28
    1276:	18fb      	adds	r3, r7, r3
    1278:	2200      	movs	r2, #0
    127a:	801a      	strh	r2, [r3, #0]
	uint16_t rx_length = length;
    127c:	231a      	movs	r3, #26
    127e:	18fb      	adds	r3, r7, r3
    1280:	1cba      	adds	r2, r7, #2
    1282:	8812      	ldrh	r2, [r2, #0]
    1284:	801a      	strh	r2, [r3, #0]

	/* Send and receive buffer */
	while (length--) {
    1286:	e089      	b.n	139c <spi_transceive_buffer_wait+0x160>
			}
		}
#  endif

		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
    1288:	46c0      	nop			; (mov r8, r8)
    128a:	68fb      	ldr	r3, [r7, #12]
    128c:	1c18      	adds	r0, r3, #0
    128e:	4b52      	ldr	r3, [pc, #328]	; (13d8 <spi_transceive_buffer_wait+0x19c>)
    1290:	4798      	blx	r3
    1292:	1c03      	adds	r3, r0, #0
    1294:	1c1a      	adds	r2, r3, #0
    1296:	2301      	movs	r3, #1
    1298:	4053      	eors	r3, r2
    129a:	b2db      	uxtb	r3, r3
    129c:	2b00      	cmp	r3, #0
    129e:	d1f4      	bne.n	128a <spi_transceive_buffer_wait+0x4e>
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    12a0:	231e      	movs	r3, #30
    12a2:	18fb      	adds	r3, r7, r3
    12a4:	881b      	ldrh	r3, [r3, #0]
    12a6:	221e      	movs	r2, #30
    12a8:	18ba      	adds	r2, r7, r2
    12aa:	1c59      	adds	r1, r3, #1
    12ac:	8011      	strh	r1, [r2, #0]
    12ae:	1c1a      	adds	r2, r3, #0
    12b0:	68bb      	ldr	r3, [r7, #8]
    12b2:	189b      	adds	r3, r3, r2
    12b4:	781a      	ldrb	r2, [r3, #0]
    12b6:	2318      	movs	r3, #24
    12b8:	18fb      	adds	r3, r7, r3
    12ba:	801a      	strh	r2, [r3, #0]

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    12bc:	68fb      	ldr	r3, [r7, #12]
    12be:	799b      	ldrb	r3, [r3, #6]
    12c0:	2b01      	cmp	r3, #1
    12c2:	d114      	bne.n	12ee <spi_transceive_buffer_wait+0xb2>
			data_to_send |= (tx_data[tx_pos++] << 8);
    12c4:	231e      	movs	r3, #30
    12c6:	18fb      	adds	r3, r7, r3
    12c8:	881b      	ldrh	r3, [r3, #0]
    12ca:	221e      	movs	r2, #30
    12cc:	18ba      	adds	r2, r7, r2
    12ce:	1c59      	adds	r1, r3, #1
    12d0:	8011      	strh	r1, [r2, #0]
    12d2:	1c1a      	adds	r2, r3, #0
    12d4:	68bb      	ldr	r3, [r7, #8]
    12d6:	189b      	adds	r3, r3, r2
    12d8:	781b      	ldrb	r3, [r3, #0]
    12da:	021b      	lsls	r3, r3, #8
    12dc:	b29a      	uxth	r2, r3
    12de:	2318      	movs	r3, #24
    12e0:	18fb      	adds	r3, r7, r3
    12e2:	881b      	ldrh	r3, [r3, #0]
    12e4:	4313      	orrs	r3, r2
    12e6:	b29a      	uxth	r2, r3
    12e8:	2318      	movs	r3, #24
    12ea:	18fb      	adds	r3, r7, r3
    12ec:	801a      	strh	r2, [r3, #0]
		}

		/* Write the data to send */
		spi_write(module, data_to_send);
    12ee:	68fa      	ldr	r2, [r7, #12]
    12f0:	2318      	movs	r3, #24
    12f2:	18fb      	adds	r3, r7, r3
    12f4:	881b      	ldrh	r3, [r3, #0]
    12f6:	1c10      	adds	r0, r2, #0
    12f8:	1c19      	adds	r1, r3, #0
    12fa:	4b38      	ldr	r3, [pc, #224]	; (13dc <spi_transceive_buffer_wait+0x1a0>)
    12fc:	4798      	blx	r3
			}
		}
#  endif

		/* Wait until the module is ready to read a character */
		while (!spi_is_ready_to_read(module)) {
    12fe:	46c0      	nop			; (mov r8, r8)
    1300:	68fb      	ldr	r3, [r7, #12]
    1302:	1c18      	adds	r0, r3, #0
    1304:	4b36      	ldr	r3, [pc, #216]	; (13e0 <spi_transceive_buffer_wait+0x1a4>)
    1306:	4798      	blx	r3
    1308:	1c03      	adds	r3, r0, #0
    130a:	1c1a      	adds	r2, r3, #0
    130c:	2301      	movs	r3, #1
    130e:	4053      	eors	r3, r2
    1310:	b2db      	uxtb	r3, r3
    1312:	2b00      	cmp	r3, #0
    1314:	d1f4      	bne.n	1300 <spi_transceive_buffer_wait+0xc4>
		}

		enum status_code retval;
		uint16_t received_data = 0;
    1316:	2314      	movs	r3, #20
    1318:	18fb      	adds	r3, r7, r3
    131a:	2200      	movs	r2, #0
    131c:	801a      	strh	r2, [r3, #0]
		rx_length--;
    131e:	231a      	movs	r3, #26
    1320:	18fb      	adds	r3, r7, r3
    1322:	881a      	ldrh	r2, [r3, #0]
    1324:	231a      	movs	r3, #26
    1326:	18fb      	adds	r3, r7, r3
    1328:	3a01      	subs	r2, #1
    132a:	801a      	strh	r2, [r3, #0]

		retval = spi_read(module, &received_data);
    132c:	2317      	movs	r3, #23
    132e:	18fc      	adds	r4, r7, r3
    1330:	68fa      	ldr	r2, [r7, #12]
    1332:	2314      	movs	r3, #20
    1334:	18fb      	adds	r3, r7, r3
    1336:	1c10      	adds	r0, r2, #0
    1338:	1c19      	adds	r1, r3, #0
    133a:	4b2a      	ldr	r3, [pc, #168]	; (13e4 <spi_transceive_buffer_wait+0x1a8>)
    133c:	4798      	blx	r3
    133e:	1c03      	adds	r3, r0, #0
    1340:	7023      	strb	r3, [r4, #0]

		if (retval != STATUS_OK) {
    1342:	2317      	movs	r3, #23
    1344:	18fb      	adds	r3, r7, r3
    1346:	781b      	ldrb	r3, [r3, #0]
    1348:	2b00      	cmp	r3, #0
    134a:	d003      	beq.n	1354 <spi_transceive_buffer_wait+0x118>
			/* Overflow, abort */
			return retval;
    134c:	2317      	movs	r3, #23
    134e:	18fb      	adds	r3, r7, r3
    1350:	781b      	ldrb	r3, [r3, #0]
    1352:	e03c      	b.n	13ce <spi_transceive_buffer_wait+0x192>
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    1354:	231c      	movs	r3, #28
    1356:	18fb      	adds	r3, r7, r3
    1358:	881b      	ldrh	r3, [r3, #0]
    135a:	221c      	movs	r2, #28
    135c:	18ba      	adds	r2, r7, r2
    135e:	1c59      	adds	r1, r3, #1
    1360:	8011      	strh	r1, [r2, #0]
    1362:	1c1a      	adds	r2, r3, #0
    1364:	687b      	ldr	r3, [r7, #4]
    1366:	189b      	adds	r3, r3, r2
    1368:	2214      	movs	r2, #20
    136a:	18ba      	adds	r2, r7, r2
    136c:	8812      	ldrh	r2, [r2, #0]
    136e:	b2d2      	uxtb	r2, r2
    1370:	701a      	strb	r2, [r3, #0]

		/* If 9-bit data, write next received byte to the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1372:	68fb      	ldr	r3, [r7, #12]
    1374:	799b      	ldrb	r3, [r3, #6]
    1376:	2b01      	cmp	r3, #1
    1378:	d110      	bne.n	139c <spi_transceive_buffer_wait+0x160>
			rx_data[rx_pos++] = (received_data >> 8);
    137a:	231c      	movs	r3, #28
    137c:	18fb      	adds	r3, r7, r3
    137e:	881b      	ldrh	r3, [r3, #0]
    1380:	221c      	movs	r2, #28
    1382:	18ba      	adds	r2, r7, r2
    1384:	1c59      	adds	r1, r3, #1
    1386:	8011      	strh	r1, [r2, #0]
    1388:	1c1a      	adds	r2, r3, #0
    138a:	687b      	ldr	r3, [r7, #4]
    138c:	189b      	adds	r3, r3, r2
    138e:	2214      	movs	r2, #20
    1390:	18ba      	adds	r2, r7, r2
    1392:	8812      	ldrh	r2, [r2, #0]
    1394:	0a12      	lsrs	r2, r2, #8
    1396:	b292      	uxth	r2, r2
    1398:	b2d2      	uxtb	r2, r2
    139a:	701a      	strb	r2, [r3, #0]
	uint16_t tx_pos = 0;
	uint16_t rx_pos = 0;
	uint16_t rx_length = length;

	/* Send and receive buffer */
	while (length--) {
    139c:	1cbb      	adds	r3, r7, #2
    139e:	881b      	ldrh	r3, [r3, #0]
    13a0:	1cba      	adds	r2, r7, #2
    13a2:	1e59      	subs	r1, r3, #1
    13a4:	8011      	strh	r1, [r2, #0]
    13a6:	2b00      	cmp	r3, #0
    13a8:	d000      	beq.n	13ac <spi_transceive_buffer_wait+0x170>
    13aa:	e76d      	b.n	1288 <spi_transceive_buffer_wait+0x4c>
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
    13ac:	68fb      	ldr	r3, [r7, #12]
    13ae:	795b      	ldrb	r3, [r3, #5]
    13b0:	2b01      	cmp	r3, #1
    13b2:	d10b      	bne.n	13cc <spi_transceive_buffer_wait+0x190>
		/* Wait for last byte to be transferred */
		while (!spi_is_write_complete(module)) {
    13b4:	46c0      	nop			; (mov r8, r8)
    13b6:	68fb      	ldr	r3, [r7, #12]
    13b8:	1c18      	adds	r0, r3, #0
    13ba:	4b0b      	ldr	r3, [pc, #44]	; (13e8 <spi_transceive_buffer_wait+0x1ac>)
    13bc:	4798      	blx	r3
    13be:	1c03      	adds	r3, r0, #0
    13c0:	1c1a      	adds	r2, r3, #0
    13c2:	2301      	movs	r3, #1
    13c4:	4053      	eors	r3, r2
    13c6:	b2db      	uxtb	r3, r3
    13c8:	2b00      	cmp	r3, #0
    13ca:	d1f4      	bne.n	13b6 <spi_transceive_buffer_wait+0x17a>
				rx_data[rx_pos++] = (received_data >> 8);
			}
		}
	}
#  endif
	return STATUS_OK;
    13cc:	2300      	movs	r3, #0
}
    13ce:	1c18      	adds	r0, r3, #0
    13d0:	46bd      	mov	sp, r7
    13d2:	b009      	add	sp, #36	; 0x24
    13d4:	bd90      	pop	{r4, r7, pc}
    13d6:	46c0      	nop			; (mov r8, r8)
    13d8:	00000941 	.word	0x00000941
    13dc:	00000991 	.word	0x00000991
    13e0:	00000969 	.word	0x00000969
    13e4:	000009d9 	.word	0x000009d9
    13e8:	00000919 	.word	0x00000919

000013ec <system_gclk_gen_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_gen_get_config_defaults(
		struct system_gclk_gen_config *const config)
{
    13ec:	b580      	push	{r7, lr}
    13ee:	b082      	sub	sp, #8
    13f0:	af00      	add	r7, sp, #0
    13f2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    13f4:	687b      	ldr	r3, [r7, #4]
    13f6:	2201      	movs	r2, #1
    13f8:	605a      	str	r2, [r3, #4]
	config->high_when_disabled = false;
    13fa:	687b      	ldr	r3, [r7, #4]
    13fc:	2200      	movs	r2, #0
    13fe:	705a      	strb	r2, [r3, #1]
#if SAML21
	config->source_clock       = GCLK_SOURCE_OSC16M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    1400:	687b      	ldr	r3, [r7, #4]
    1402:	2206      	movs	r2, #6
    1404:	701a      	strb	r2, [r3, #0]
#endif
	config->run_in_standby     = false;
    1406:	687b      	ldr	r3, [r7, #4]
    1408:	2200      	movs	r2, #0
    140a:	721a      	strb	r2, [r3, #8]
	config->output_enable      = false;
    140c:	687b      	ldr	r3, [r7, #4]
    140e:	2200      	movs	r2, #0
    1410:	725a      	strb	r2, [r3, #9]
}
    1412:	46bd      	mov	sp, r7
    1414:	b002      	add	sp, #8
    1416:	bd80      	pop	{r7, pc}

00001418 <system_clock_source_osc8m_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to fill with default values
 */
static inline void system_clock_source_osc8m_get_config_defaults(
		struct system_clock_source_osc8m_config *const config)
{
    1418:	b580      	push	{r7, lr}
    141a:	b082      	sub	sp, #8
    141c:	af00      	add	r7, sp, #0
    141e:	6078      	str	r0, [r7, #4]
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
    1420:	687b      	ldr	r3, [r7, #4]
    1422:	2203      	movs	r2, #3
    1424:	701a      	strb	r2, [r3, #0]
	config->run_in_standby  = false;
    1426:	687b      	ldr	r3, [r7, #4]
    1428:	2200      	movs	r2, #0
    142a:	705a      	strb	r2, [r3, #1]
	config->on_demand       = true;
    142c:	687b      	ldr	r3, [r7, #4]
    142e:	2201      	movs	r2, #1
    1430:	709a      	strb	r2, [r3, #2]
}
    1432:	46bd      	mov	sp, r7
    1434:	b002      	add	sp, #8
    1436:	bd80      	pop	{r7, pc}

00001438 <system_cpu_clock_set_divider>:
 *
 * \param[in] divider  CPU clock divider to set
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
    1438:	b580      	push	{r7, lr}
    143a:	b082      	sub	sp, #8
    143c:	af00      	add	r7, sp, #0
    143e:	1c02      	adds	r2, r0, #0
    1440:	1dfb      	adds	r3, r7, #7
    1442:	701a      	strb	r2, [r3, #0]
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    1444:	4a03      	ldr	r2, [pc, #12]	; (1454 <system_cpu_clock_set_divider+0x1c>)
    1446:	1dfb      	adds	r3, r7, #7
    1448:	781b      	ldrb	r3, [r3, #0]
    144a:	7213      	strb	r3, [r2, #8]
}
    144c:	46bd      	mov	sp, r7
    144e:	b002      	add	sp, #8
    1450:	bd80      	pop	{r7, pc}
    1452:	46c0      	nop			; (mov r8, r8)
    1454:	40000400 	.word	0x40000400

00001458 <system_apb_clock_set_divider>:
 * \retval STATUS_OK               The APBx clock was set successfully
 */
static inline enum status_code system_apb_clock_set_divider(
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
    1458:	b580      	push	{r7, lr}
    145a:	b082      	sub	sp, #8
    145c:	af00      	add	r7, sp, #0
    145e:	1c02      	adds	r2, r0, #0
    1460:	1dfb      	adds	r3, r7, #7
    1462:	701a      	strb	r2, [r3, #0]
    1464:	1dbb      	adds	r3, r7, #6
    1466:	1c0a      	adds	r2, r1, #0
    1468:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    146a:	1dfb      	adds	r3, r7, #7
    146c:	781b      	ldrb	r3, [r3, #0]
    146e:	2b01      	cmp	r3, #1
    1470:	d008      	beq.n	1484 <system_apb_clock_set_divider+0x2c>
    1472:	2b02      	cmp	r3, #2
    1474:	d00b      	beq.n	148e <system_apb_clock_set_divider+0x36>
    1476:	2b00      	cmp	r3, #0
    1478:	d10e      	bne.n	1498 <system_apb_clock_set_divider+0x40>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    147a:	4a0b      	ldr	r2, [pc, #44]	; (14a8 <system_apb_clock_set_divider+0x50>)
    147c:	1dbb      	adds	r3, r7, #6
    147e:	781b      	ldrb	r3, [r3, #0]
    1480:	7253      	strb	r3, [r2, #9]
			break;
    1482:	e00b      	b.n	149c <system_apb_clock_set_divider+0x44>
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    1484:	4a08      	ldr	r2, [pc, #32]	; (14a8 <system_apb_clock_set_divider+0x50>)
    1486:	1dbb      	adds	r3, r7, #6
    1488:	781b      	ldrb	r3, [r3, #0]
    148a:	7293      	strb	r3, [r2, #10]
			break;
    148c:	e006      	b.n	149c <system_apb_clock_set_divider+0x44>
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    148e:	4a06      	ldr	r2, [pc, #24]	; (14a8 <system_apb_clock_set_divider+0x50>)
    1490:	1dbb      	adds	r3, r7, #6
    1492:	781b      	ldrb	r3, [r3, #0]
    1494:	72d3      	strb	r3, [r2, #11]
			break;
    1496:	e001      	b.n	149c <system_apb_clock_set_divider+0x44>
		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    1498:	2317      	movs	r3, #23
    149a:	e000      	b.n	149e <system_apb_clock_set_divider+0x46>
	}

	return STATUS_OK;
    149c:	2300      	movs	r3, #0
}
    149e:	1c18      	adds	r0, r3, #0
    14a0:	46bd      	mov	sp, r7
    14a2:	b002      	add	sp, #8
    14a4:	bd80      	pop	{r7, pc}
    14a6:	46c0      	nop			; (mov r8, r8)
    14a8:	40000400 	.word	0x40000400

000014ac <system_flash_set_waitstates>:
 * can be found in the electrical characteristics of the device.
 *
 * \param[in] wait_states Number of wait states to use for internal flash
 */
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
    14ac:	b580      	push	{r7, lr}
    14ae:	b082      	sub	sp, #8
    14b0:	af00      	add	r7, sp, #0
    14b2:	1c02      	adds	r2, r0, #0
    14b4:	1dfb      	adds	r3, r7, #7
    14b6:	701a      	strb	r2, [r3, #0]
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    14b8:	4b08      	ldr	r3, [pc, #32]	; (14dc <system_flash_set_waitstates+0x30>)
    14ba:	1dfa      	adds	r2, r7, #7
    14bc:	7812      	ldrb	r2, [r2, #0]
    14be:	210f      	movs	r1, #15
    14c0:	400a      	ands	r2, r1
    14c2:	b2d2      	uxtb	r2, r2
    14c4:	210f      	movs	r1, #15
    14c6:	400a      	ands	r2, r1
    14c8:	0052      	lsls	r2, r2, #1
    14ca:	6859      	ldr	r1, [r3, #4]
    14cc:	201e      	movs	r0, #30
    14ce:	4381      	bics	r1, r0
    14d0:	430a      	orrs	r2, r1
    14d2:	605a      	str	r2, [r3, #4]
}
    14d4:	46bd      	mov	sp, r7
    14d6:	b002      	add	sp, #8
    14d8:	bd80      	pop	{r7, pc}
    14da:	46c0      	nop			; (mov r8, r8)
    14dc:	41004000 	.word	0x41004000

000014e0 <_system_dfll_wait_for_sync>:
/**
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
    14e0:	b580      	push	{r7, lr}
    14e2:	af00      	add	r7, sp, #0
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    14e4:	46c0      	nop			; (mov r8, r8)
    14e6:	4b03      	ldr	r3, [pc, #12]	; (14f4 <_system_dfll_wait_for_sync+0x14>)
    14e8:	68db      	ldr	r3, [r3, #12]
    14ea:	2210      	movs	r2, #16
    14ec:	4013      	ands	r3, r2
    14ee:	d0fa      	beq.n	14e6 <_system_dfll_wait_for_sync+0x6>
		/* Wait for DFLL sync */
	}
}
    14f0:	46bd      	mov	sp, r7
    14f2:	bd80      	pop	{r7, pc}
    14f4:	40000800 	.word	0x40000800

000014f8 <_system_clock_source_dfll_set_config_errata_9905>:
		/* Wait for OSC32K sync */
	}
}

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{
    14f8:	b580      	push	{r7, lr}
    14fa:	af00      	add	r7, sp, #0

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
    14fc:	4a0c      	ldr	r2, [pc, #48]	; (1530 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    14fe:	4b0d      	ldr	r3, [pc, #52]	; (1534 <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    1500:	681b      	ldr	r3, [r3, #0]
    1502:	b29b      	uxth	r3, r3
    1504:	2180      	movs	r1, #128	; 0x80
    1506:	438b      	bics	r3, r1
    1508:	b29b      	uxth	r3, r3
    150a:	8493      	strh	r3, [r2, #36]	; 0x24
	_system_dfll_wait_for_sync();
    150c:	4b0a      	ldr	r3, [pc, #40]	; (1538 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    150e:	4798      	blx	r3

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    1510:	4a07      	ldr	r2, [pc, #28]	; (1530 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    1512:	4b08      	ldr	r3, [pc, #32]	; (1534 <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    1514:	689b      	ldr	r3, [r3, #8]
    1516:	62d3      	str	r3, [r2, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    1518:	4a05      	ldr	r2, [pc, #20]	; (1530 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    151a:	4b06      	ldr	r3, [pc, #24]	; (1534 <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    151c:	685b      	ldr	r3, [r3, #4]
    151e:	6293      	str	r3, [r2, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    1520:	4a03      	ldr	r2, [pc, #12]	; (1530 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    1522:	4b04      	ldr	r3, [pc, #16]	; (1534 <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    1524:	681b      	ldr	r3, [r3, #0]
    1526:	b29b      	uxth	r3, r3
    1528:	8493      	strh	r3, [r2, #36]	; 0x24
}
    152a:	46bd      	mov	sp, r7
    152c:	bd80      	pop	{r7, pc}
    152e:	46c0      	nop			; (mov r8, r8)
    1530:	40000800 	.word	0x40000800
    1534:	20000034 	.word	0x20000034
    1538:	000014e1 	.word	0x000014e1

0000153c <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    153c:	b580      	push	{r7, lr}
    153e:	b082      	sub	sp, #8
    1540:	af00      	add	r7, sp, #0
    1542:	1c02      	adds	r2, r0, #0
    1544:	1dfb      	adds	r3, r7, #7
    1546:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    1548:	1dfb      	adds	r3, r7, #7
    154a:	781b      	ldrb	r3, [r3, #0]
    154c:	2b08      	cmp	r3, #8
    154e:	d842      	bhi.n	15d6 <system_clock_source_get_hz+0x9a>
    1550:	009a      	lsls	r2, r3, #2
    1552:	4b23      	ldr	r3, [pc, #140]	; (15e0 <system_clock_source_get_hz+0xa4>)
    1554:	18d3      	adds	r3, r2, r3
    1556:	681b      	ldr	r3, [r3, #0]
    1558:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    155a:	4b22      	ldr	r3, [pc, #136]	; (15e4 <system_clock_source_get_hz+0xa8>)
    155c:	691b      	ldr	r3, [r3, #16]
    155e:	e03b      	b.n	15d8 <system_clock_source_get_hz+0x9c>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    1560:	4b21      	ldr	r3, [pc, #132]	; (15e8 <system_clock_source_get_hz+0xac>)
    1562:	6a1b      	ldr	r3, [r3, #32]
    1564:	0a1b      	lsrs	r3, r3, #8
    1566:	1c1a      	adds	r2, r3, #0
    1568:	2303      	movs	r3, #3
    156a:	4013      	ands	r3, r2
    156c:	b2db      	uxtb	r3, r3
    156e:	1c1a      	adds	r2, r3, #0
    1570:	4b1e      	ldr	r3, [pc, #120]	; (15ec <system_clock_source_get_hz+0xb0>)
    1572:	40d3      	lsrs	r3, r2
    1574:	e030      	b.n	15d8 <system_clock_source_get_hz+0x9c>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    1576:	2380      	movs	r3, #128	; 0x80
    1578:	021b      	lsls	r3, r3, #8
    157a:	e02d      	b.n	15d8 <system_clock_source_get_hz+0x9c>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;
    157c:	2380      	movs	r3, #128	; 0x80
    157e:	021b      	lsls	r3, r3, #8
    1580:	e02a      	b.n	15d8 <system_clock_source_get_hz+0x9c>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    1582:	4b18      	ldr	r3, [pc, #96]	; (15e4 <system_clock_source_get_hz+0xa8>)
    1584:	695b      	ldr	r3, [r3, #20]
    1586:	e027      	b.n	15d8 <system_clock_source_get_hz+0x9c>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1588:	4b16      	ldr	r3, [pc, #88]	; (15e4 <system_clock_source_get_hz+0xa8>)
    158a:	681b      	ldr	r3, [r3, #0]
    158c:	2202      	movs	r2, #2
    158e:	4013      	ands	r3, r2
    1590:	d101      	bne.n	1596 <system_clock_source_get_hz+0x5a>
			return 0;
    1592:	2300      	movs	r3, #0
    1594:	e020      	b.n	15d8 <system_clock_source_get_hz+0x9c>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();
    1596:	4b16      	ldr	r3, [pc, #88]	; (15f0 <system_clock_source_get_hz+0xb4>)
    1598:	4798      	blx	r3

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    159a:	4b12      	ldr	r3, [pc, #72]	; (15e4 <system_clock_source_get_hz+0xa8>)
    159c:	681b      	ldr	r3, [r3, #0]
    159e:	2204      	movs	r2, #4
    15a0:	4013      	ands	r3, r2
    15a2:	d009      	beq.n	15b8 <system_clock_source_get_hz+0x7c>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    15a4:	2000      	movs	r0, #0
    15a6:	4b13      	ldr	r3, [pc, #76]	; (15f4 <system_clock_source_get_hz+0xb8>)
    15a8:	4798      	blx	r3
    15aa:	1c02      	adds	r2, r0, #0
					(_system_clock_inst.dfll.mul & 0xffff);
    15ac:	4b0d      	ldr	r3, [pc, #52]	; (15e4 <system_clock_source_get_hz+0xa8>)
    15ae:	689b      	ldr	r3, [r3, #8]
    15b0:	041b      	lsls	r3, r3, #16
    15b2:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    15b4:	4353      	muls	r3, r2
    15b6:	e00f      	b.n	15d8 <system_clock_source_get_hz+0x9c>
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    15b8:	4b0f      	ldr	r3, [pc, #60]	; (15f8 <system_clock_source_get_hz+0xbc>)
    15ba:	e00d      	b.n	15d8 <system_clock_source_get_hz+0x9c>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    15bc:	4a0a      	ldr	r2, [pc, #40]	; (15e8 <system_clock_source_get_hz+0xac>)
    15be:	2350      	movs	r3, #80	; 0x50
    15c0:	5cd3      	ldrb	r3, [r2, r3]
    15c2:	b2db      	uxtb	r3, r3
    15c4:	1c1a      	adds	r2, r3, #0
    15c6:	2304      	movs	r3, #4
    15c8:	4013      	ands	r3, r2
    15ca:	d101      	bne.n	15d0 <system_clock_source_get_hz+0x94>
			return 0;
    15cc:	2300      	movs	r3, #0
    15ce:	e003      	b.n	15d8 <system_clock_source_get_hz+0x9c>
		}

		return _system_clock_inst.dpll.frequency;
    15d0:	4b04      	ldr	r3, [pc, #16]	; (15e4 <system_clock_source_get_hz+0xa8>)
    15d2:	68db      	ldr	r3, [r3, #12]
    15d4:	e000      	b.n	15d8 <system_clock_source_get_hz+0x9c>
#endif

	default:
		return 0;
    15d6:	2300      	movs	r3, #0
	}
}
    15d8:	1c18      	adds	r0, r3, #0
    15da:	46bd      	mov	sp, r7
    15dc:	b002      	add	sp, #8
    15de:	bd80      	pop	{r7, pc}
    15e0:	00002500 	.word	0x00002500
    15e4:	20000034 	.word	0x20000034
    15e8:	40000800 	.word	0x40000800
    15ec:	007a1200 	.word	0x007a1200
    15f0:	000014e1 	.word	0x000014e1
    15f4:	00001c79 	.word	0x00001c79
    15f8:	02dc6c00 	.word	0x02dc6c00

000015fc <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    15fc:	b580      	push	{r7, lr}
    15fe:	b084      	sub	sp, #16
    1600:	af00      	add	r7, sp, #0
    1602:	6078      	str	r0, [r7, #4]
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    1604:	4b1a      	ldr	r3, [pc, #104]	; (1670 <system_clock_source_osc8m_set_config+0x74>)
    1606:	6a1b      	ldr	r3, [r3, #32]
    1608:	60fb      	str	r3, [r7, #12]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    160a:	687b      	ldr	r3, [r7, #4]
    160c:	781b      	ldrb	r3, [r3, #0]
    160e:	1c1a      	adds	r2, r3, #0
    1610:	2303      	movs	r3, #3
    1612:	4013      	ands	r3, r2
    1614:	b2da      	uxtb	r2, r3
    1616:	230d      	movs	r3, #13
    1618:	18fb      	adds	r3, r7, r3
    161a:	2103      	movs	r1, #3
    161c:	400a      	ands	r2, r1
    161e:	1c10      	adds	r0, r2, #0
    1620:	781a      	ldrb	r2, [r3, #0]
    1622:	2103      	movs	r1, #3
    1624:	438a      	bics	r2, r1
    1626:	1c11      	adds	r1, r2, #0
    1628:	1c02      	adds	r2, r0, #0
    162a:	430a      	orrs	r2, r1
    162c:	701a      	strb	r2, [r3, #0]
	temp.bit.ONDEMAND = config->on_demand;
    162e:	687b      	ldr	r3, [r7, #4]
    1630:	789a      	ldrb	r2, [r3, #2]
    1632:	230c      	movs	r3, #12
    1634:	18fb      	adds	r3, r7, r3
    1636:	01d0      	lsls	r0, r2, #7
    1638:	781a      	ldrb	r2, [r3, #0]
    163a:	217f      	movs	r1, #127	; 0x7f
    163c:	400a      	ands	r2, r1
    163e:	1c11      	adds	r1, r2, #0
    1640:	1c02      	adds	r2, r0, #0
    1642:	430a      	orrs	r2, r1
    1644:	701a      	strb	r2, [r3, #0]
	temp.bit.RUNSTDBY = config->run_in_standby;
    1646:	687b      	ldr	r3, [r7, #4]
    1648:	785a      	ldrb	r2, [r3, #1]
    164a:	230c      	movs	r3, #12
    164c:	18fb      	adds	r3, r7, r3
    164e:	2101      	movs	r1, #1
    1650:	400a      	ands	r2, r1
    1652:	0190      	lsls	r0, r2, #6
    1654:	781a      	ldrb	r2, [r3, #0]
    1656:	2140      	movs	r1, #64	; 0x40
    1658:	438a      	bics	r2, r1
    165a:	1c11      	adds	r1, r2, #0
    165c:	1c02      	adds	r2, r0, #0
    165e:	430a      	orrs	r2, r1
    1660:	701a      	strb	r2, [r3, #0]

	SYSCTRL->OSC8M = temp;
    1662:	4b03      	ldr	r3, [pc, #12]	; (1670 <system_clock_source_osc8m_set_config+0x74>)
    1664:	68fa      	ldr	r2, [r7, #12]
    1666:	621a      	str	r2, [r3, #32]
}
    1668:	46bd      	mov	sp, r7
    166a:	b004      	add	sp, #16
    166c:	bd80      	pop	{r7, pc}
    166e:	46c0      	nop			; (mov r8, r8)
    1670:	40000800 	.word	0x40000800

00001674 <system_clock_source_enable>:
 * \retval STATUS_ERR_INVALID_ARG  The clock source is not available on this
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
    1674:	b580      	push	{r7, lr}
    1676:	b082      	sub	sp, #8
    1678:	af00      	add	r7, sp, #0
    167a:	1c02      	adds	r2, r0, #0
    167c:	1dfb      	adds	r3, r7, #7
    167e:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    1680:	1dfb      	adds	r3, r7, #7
    1682:	781b      	ldrb	r3, [r3, #0]
    1684:	2b08      	cmp	r3, #8
    1686:	d83b      	bhi.n	1700 <system_clock_source_enable+0x8c>
    1688:	009a      	lsls	r2, r3, #2
    168a:	4b21      	ldr	r3, [pc, #132]	; (1710 <system_clock_source_enable+0x9c>)
    168c:	18d3      	adds	r3, r2, r3
    168e:	681b      	ldr	r3, [r3, #0]
    1690:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    1692:	4b20      	ldr	r3, [pc, #128]	; (1714 <system_clock_source_enable+0xa0>)
    1694:	4a1f      	ldr	r2, [pc, #124]	; (1714 <system_clock_source_enable+0xa0>)
    1696:	6a12      	ldr	r2, [r2, #32]
    1698:	2102      	movs	r1, #2
    169a:	430a      	orrs	r2, r1
    169c:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    169e:	2300      	movs	r3, #0
    16a0:	e031      	b.n	1706 <system_clock_source_enable+0x92>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    16a2:	4b1c      	ldr	r3, [pc, #112]	; (1714 <system_clock_source_enable+0xa0>)
    16a4:	4a1b      	ldr	r2, [pc, #108]	; (1714 <system_clock_source_enable+0xa0>)
    16a6:	6992      	ldr	r2, [r2, #24]
    16a8:	2102      	movs	r1, #2
    16aa:	430a      	orrs	r2, r1
    16ac:	619a      	str	r2, [r3, #24]
		break;
    16ae:	e029      	b.n	1704 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    16b0:	4a18      	ldr	r2, [pc, #96]	; (1714 <system_clock_source_enable+0xa0>)
    16b2:	4b18      	ldr	r3, [pc, #96]	; (1714 <system_clock_source_enable+0xa0>)
    16b4:	8a1b      	ldrh	r3, [r3, #16]
    16b6:	b29b      	uxth	r3, r3
    16b8:	2102      	movs	r1, #2
    16ba:	430b      	orrs	r3, r1
    16bc:	b29b      	uxth	r3, r3
    16be:	8213      	strh	r3, [r2, #16]
		break;
    16c0:	e020      	b.n	1704 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    16c2:	4a14      	ldr	r2, [pc, #80]	; (1714 <system_clock_source_enable+0xa0>)
    16c4:	4b13      	ldr	r3, [pc, #76]	; (1714 <system_clock_source_enable+0xa0>)
    16c6:	8a9b      	ldrh	r3, [r3, #20]
    16c8:	b29b      	uxth	r3, r3
    16ca:	2102      	movs	r1, #2
    16cc:	430b      	orrs	r3, r1
    16ce:	b29b      	uxth	r3, r3
    16d0:	8293      	strh	r3, [r2, #20]
		break;
    16d2:	e017      	b.n	1704 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    16d4:	4b10      	ldr	r3, [pc, #64]	; (1718 <system_clock_source_enable+0xa4>)
    16d6:	681b      	ldr	r3, [r3, #0]
    16d8:	2202      	movs	r2, #2
    16da:	431a      	orrs	r2, r3
    16dc:	4b0e      	ldr	r3, [pc, #56]	; (1718 <system_clock_source_enable+0xa4>)
    16de:	601a      	str	r2, [r3, #0]
		_system_clock_source_dfll_set_config_errata_9905();
    16e0:	4b0e      	ldr	r3, [pc, #56]	; (171c <system_clock_source_enable+0xa8>)
    16e2:	4798      	blx	r3
		break;
    16e4:	e00e      	b.n	1704 <system_clock_source_enable+0x90>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    16e6:	4a0b      	ldr	r2, [pc, #44]	; (1714 <system_clock_source_enable+0xa0>)
    16e8:	490a      	ldr	r1, [pc, #40]	; (1714 <system_clock_source_enable+0xa0>)
    16ea:	2344      	movs	r3, #68	; 0x44
    16ec:	5ccb      	ldrb	r3, [r1, r3]
    16ee:	b2db      	uxtb	r3, r3
    16f0:	2102      	movs	r1, #2
    16f2:	430b      	orrs	r3, r1
    16f4:	b2d9      	uxtb	r1, r3
    16f6:	2344      	movs	r3, #68	; 0x44
    16f8:	54d1      	strb	r1, [r2, r3]
		break;
    16fa:	e003      	b.n	1704 <system_clock_source_enable+0x90>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    16fc:	2300      	movs	r3, #0
    16fe:	e002      	b.n	1706 <system_clock_source_enable+0x92>

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1700:	2317      	movs	r3, #23
    1702:	e000      	b.n	1706 <system_clock_source_enable+0x92>
	}

	return STATUS_OK;
    1704:	2300      	movs	r3, #0
}
    1706:	1c18      	adds	r0, r3, #0
    1708:	46bd      	mov	sp, r7
    170a:	b002      	add	sp, #8
    170c:	bd80      	pop	{r7, pc}
    170e:	46c0      	nop			; (mov r8, r8)
    1710:	00002524 	.word	0x00002524
    1714:	40000800 	.word	0x40000800
    1718:	20000034 	.word	0x20000034
    171c:	000014f9 	.word	0x000014f9

00001720 <_switch_peripheral_gclk>:
 *
 * Switch all peripheral clock to a not enabled general clock
 * to save power.
 */
static void _switch_peripheral_gclk(void)
{
    1720:	b580      	push	{r7, lr}
    1722:	b082      	sub	sp, #8
    1724:	af00      	add	r7, sp, #0
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    1726:	1c3b      	adds	r3, r7, #0
    1728:	2201      	movs	r2, #1
    172a:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    172c:	2300      	movs	r3, #0
    172e:	607b      	str	r3, [r7, #4]
    1730:	e009      	b.n	1746 <_switch_peripheral_gclk+0x26>
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    1732:	687b      	ldr	r3, [r7, #4]
    1734:	b2da      	uxtb	r2, r3
    1736:	1c3b      	adds	r3, r7, #0
    1738:	1c10      	adds	r0, r2, #0
    173a:	1c19      	adds	r1, r3, #0
    173c:	4b05      	ldr	r3, [pc, #20]	; (1754 <_switch_peripheral_gclk+0x34>)
    173e:	4798      	blx	r3
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1740:	687b      	ldr	r3, [r7, #4]
    1742:	3301      	adds	r3, #1
    1744:	607b      	str	r3, [r7, #4]
    1746:	687b      	ldr	r3, [r7, #4]
    1748:	2b24      	cmp	r3, #36	; 0x24
    174a:	d9f2      	bls.n	1732 <_switch_peripheral_gclk+0x12>
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
	}
}
    174c:	46bd      	mov	sp, r7
    174e:	b002      	add	sp, #8
    1750:	bd80      	pop	{r7, pc}
    1752:	46c0      	nop			; (mov r8, r8)
    1754:	00001b55 	.word	0x00001b55

00001758 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    1758:	b580      	push	{r7, lr}
    175a:	b09c      	sub	sp, #112	; 0x70
    175c:	af00      	add	r7, sp, #0
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    175e:	4b25      	ldr	r3, [pc, #148]	; (17f4 <system_clock_init+0x9c>)
    1760:	22c2      	movs	r2, #194	; 0xc2
    1762:	00d2      	lsls	r2, r2, #3
    1764:	609a      	str	r2, [r3, #8]
			SYSCTRL_INTFLAG_DFLLRDY;

	system_flash_set_waitstates(CONF_CLOCK_FLASH_WAIT_STATES);
    1766:	2000      	movs	r0, #0
    1768:	4b23      	ldr	r3, [pc, #140]	; (17f8 <system_clock_init+0xa0>)
    176a:	4798      	blx	r3

	/* Switch all peripheral clock to a not enabled general clock to save power. */
	_switch_peripheral_gclk();
    176c:	4b23      	ldr	r3, [pc, #140]	; (17fc <system_clock_init+0xa4>)
    176e:	4798      	blx	r3
#endif


	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);
    1770:	236c      	movs	r3, #108	; 0x6c
    1772:	18fb      	adds	r3, r7, r3
    1774:	1c18      	adds	r0, r3, #0
    1776:	4b22      	ldr	r3, [pc, #136]	; (1800 <system_clock_init+0xa8>)
    1778:	4798      	blx	r3

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    177a:	236c      	movs	r3, #108	; 0x6c
    177c:	18fb      	adds	r3, r7, r3
    177e:	2200      	movs	r2, #0
    1780:	701a      	strb	r2, [r3, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    1782:	236c      	movs	r3, #108	; 0x6c
    1784:	18fb      	adds	r3, r7, r3
    1786:	2201      	movs	r2, #1
    1788:	709a      	strb	r2, [r3, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;
    178a:	236c      	movs	r3, #108	; 0x6c
    178c:	18fb      	adds	r3, r7, r3
    178e:	2200      	movs	r2, #0
    1790:	705a      	strb	r2, [r3, #1]

	system_clock_source_osc8m_set_config(&osc8m_conf);
    1792:	236c      	movs	r3, #108	; 0x6c
    1794:	18fb      	adds	r3, r7, r3
    1796:	1c18      	adds	r0, r3, #0
    1798:	4b1a      	ldr	r3, [pc, #104]	; (1804 <system_clock_init+0xac>)
    179a:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    179c:	2006      	movs	r0, #6
    179e:	4b1a      	ldr	r3, [pc, #104]	; (1808 <system_clock_init+0xb0>)
    17a0:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    17a2:	4b1a      	ldr	r3, [pc, #104]	; (180c <system_clock_init+0xb4>)
    17a4:	4798      	blx	r3

#  endif
#endif

	/* CPU and BUS clocks */
	system_cpu_clock_set_divider(CONF_CLOCK_CPU_DIVIDER);
    17a6:	2000      	movs	r0, #0
    17a8:	4b19      	ldr	r3, [pc, #100]	; (1810 <system_clock_init+0xb8>)
    17aa:	4798      	blx	r3

	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBA, CONF_CLOCK_APBA_DIVIDER);
    17ac:	2000      	movs	r0, #0
    17ae:	2100      	movs	r1, #0
    17b0:	4b18      	ldr	r3, [pc, #96]	; (1814 <system_clock_init+0xbc>)
    17b2:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER);
    17b4:	2001      	movs	r0, #1
    17b6:	2100      	movs	r1, #0
    17b8:	4b16      	ldr	r3, [pc, #88]	; (1814 <system_clock_init+0xbc>)
    17ba:	4798      	blx	r3

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    17bc:	1c3b      	adds	r3, r7, #0
    17be:	1c18      	adds	r0, r3, #0
    17c0:	4b15      	ldr	r3, [pc, #84]	; (1818 <system_clock_init+0xc0>)
    17c2:	4798      	blx	r3
    17c4:	1c3b      	adds	r3, r7, #0
    17c6:	2206      	movs	r2, #6
    17c8:	701a      	strb	r2, [r3, #0]
    17ca:	1c3b      	adds	r3, r7, #0
    17cc:	2201      	movs	r2, #1
    17ce:	605a      	str	r2, [r3, #4]
    17d0:	1c3b      	adds	r3, r7, #0
    17d2:	2200      	movs	r2, #0
    17d4:	721a      	strb	r2, [r3, #8]
    17d6:	1c3b      	adds	r3, r7, #0
    17d8:	2200      	movs	r2, #0
    17da:	725a      	strb	r2, [r3, #9]
    17dc:	1c3b      	adds	r3, r7, #0
    17de:	2000      	movs	r0, #0
    17e0:	1c19      	adds	r1, r3, #0
    17e2:	4b0e      	ldr	r3, [pc, #56]	; (181c <system_clock_init+0xc4>)
    17e4:	4798      	blx	r3
    17e6:	2000      	movs	r0, #0
    17e8:	4b0d      	ldr	r3, [pc, #52]	; (1820 <system_clock_init+0xc8>)
    17ea:	4798      	blx	r3
#endif
}
    17ec:	46bd      	mov	sp, r7
    17ee:	b01c      	add	sp, #112	; 0x70
    17f0:	bd80      	pop	{r7, pc}
    17f2:	46c0      	nop			; (mov r8, r8)
    17f4:	40000800 	.word	0x40000800
    17f8:	000014ad 	.word	0x000014ad
    17fc:	00001721 	.word	0x00001721
    1800:	00001419 	.word	0x00001419
    1804:	000015fd 	.word	0x000015fd
    1808:	00001675 	.word	0x00001675
    180c:	000018c5 	.word	0x000018c5
    1810:	00001439 	.word	0x00001439
    1814:	00001459 	.word	0x00001459
    1818:	000013ed 	.word	0x000013ed
    181c:	000018f5 	.word	0x000018f5
    1820:	00001a15 	.word	0x00001a15

00001824 <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
    1824:	b580      	push	{r7, lr}
    1826:	b082      	sub	sp, #8
    1828:	af00      	add	r7, sp, #0
    182a:	1c02      	adds	r2, r0, #0
    182c:	6039      	str	r1, [r7, #0]
    182e:	1dfb      	adds	r3, r7, #7
    1830:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    1832:	1dfb      	adds	r3, r7, #7
    1834:	781b      	ldrb	r3, [r3, #0]
    1836:	2b01      	cmp	r3, #1
    1838:	d00a      	beq.n	1850 <system_apb_clock_set_mask+0x2c>
    183a:	2b02      	cmp	r3, #2
    183c:	d00f      	beq.n	185e <system_apb_clock_set_mask+0x3a>
    183e:	2b00      	cmp	r3, #0
    1840:	d114      	bne.n	186c <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    1842:	4b0e      	ldr	r3, [pc, #56]	; (187c <system_apb_clock_set_mask+0x58>)
    1844:	4a0d      	ldr	r2, [pc, #52]	; (187c <system_apb_clock_set_mask+0x58>)
    1846:	6991      	ldr	r1, [r2, #24]
    1848:	683a      	ldr	r2, [r7, #0]
    184a:	430a      	orrs	r2, r1
    184c:	619a      	str	r2, [r3, #24]
			break;
    184e:	e00f      	b.n	1870 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    1850:	4b0a      	ldr	r3, [pc, #40]	; (187c <system_apb_clock_set_mask+0x58>)
    1852:	4a0a      	ldr	r2, [pc, #40]	; (187c <system_apb_clock_set_mask+0x58>)
    1854:	69d1      	ldr	r1, [r2, #28]
    1856:	683a      	ldr	r2, [r7, #0]
    1858:	430a      	orrs	r2, r1
    185a:	61da      	str	r2, [r3, #28]
			break;
    185c:	e008      	b.n	1870 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    185e:	4b07      	ldr	r3, [pc, #28]	; (187c <system_apb_clock_set_mask+0x58>)
    1860:	4a06      	ldr	r2, [pc, #24]	; (187c <system_apb_clock_set_mask+0x58>)
    1862:	6a11      	ldr	r1, [r2, #32]
    1864:	683a      	ldr	r2, [r7, #0]
    1866:	430a      	orrs	r2, r1
    1868:	621a      	str	r2, [r3, #32]
			break;
    186a:	e001      	b.n	1870 <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    186c:	2317      	movs	r3, #23
    186e:	e000      	b.n	1872 <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
    1870:	2300      	movs	r3, #0
}
    1872:	1c18      	adds	r0, r3, #0
    1874:	46bd      	mov	sp, r7
    1876:	b002      	add	sp, #8
    1878:	bd80      	pop	{r7, pc}
    187a:	46c0      	nop			; (mov r8, r8)
    187c:	40000400 	.word	0x40000400

00001880 <system_interrupt_enter_critical_section>:
 * count of the critical section nesting will be kept, so that global interrupts
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
    1880:	b580      	push	{r7, lr}
    1882:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
    1884:	4b01      	ldr	r3, [pc, #4]	; (188c <system_interrupt_enter_critical_section+0xc>)
    1886:	4798      	blx	r3
}
    1888:	46bd      	mov	sp, r7
    188a:	bd80      	pop	{r7, pc}
    188c:	00000111 	.word	0x00000111

00001890 <system_interrupt_leave_critical_section>:
 * count of the critical section nesting will be kept, so that global interrupts
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
    1890:	b580      	push	{r7, lr}
    1892:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
    1894:	4b01      	ldr	r3, [pc, #4]	; (189c <system_interrupt_leave_critical_section+0xc>)
    1896:	4798      	blx	r3
}
    1898:	46bd      	mov	sp, r7
    189a:	bd80      	pop	{r7, pc}
    189c:	00000161 	.word	0x00000161

000018a0 <system_gclk_is_syncing>:
 *
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
    18a0:	b580      	push	{r7, lr}
    18a2:	af00      	add	r7, sp, #0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    18a4:	4b06      	ldr	r3, [pc, #24]	; (18c0 <system_gclk_is_syncing+0x20>)
    18a6:	785b      	ldrb	r3, [r3, #1]
    18a8:	b2db      	uxtb	r3, r3
    18aa:	b2db      	uxtb	r3, r3
    18ac:	b25b      	sxtb	r3, r3
    18ae:	2b00      	cmp	r3, #0
    18b0:	da01      	bge.n	18b6 <system_gclk_is_syncing+0x16>
		return true;
    18b2:	2301      	movs	r3, #1
    18b4:	e000      	b.n	18b8 <system_gclk_is_syncing+0x18>
	}

	return false;
    18b6:	2300      	movs	r3, #0
}
    18b8:	1c18      	adds	r0, r3, #0
    18ba:	46bd      	mov	sp, r7
    18bc:	bd80      	pop	{r7, pc}
    18be:	46c0      	nop			; (mov r8, r8)
    18c0:	40000c00 	.word	0x40000c00

000018c4 <system_gclk_init>:
 *
 * Initializes the Generic Clock module, disabling and resetting all active
 * Generic Clock Generators and Channels to their power-on default values.
 */
void system_gclk_init(void)
{
    18c4:	b580      	push	{r7, lr}
    18c6:	af00      	add	r7, sp, #0
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);
    18c8:	2000      	movs	r0, #0
    18ca:	2108      	movs	r1, #8
    18cc:	4b07      	ldr	r3, [pc, #28]	; (18ec <system_gclk_init+0x28>)
    18ce:	4798      	blx	r3

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    18d0:	4b07      	ldr	r3, [pc, #28]	; (18f0 <system_gclk_init+0x2c>)
    18d2:	2201      	movs	r2, #1
    18d4:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    18d6:	46c0      	nop			; (mov r8, r8)
    18d8:	4b05      	ldr	r3, [pc, #20]	; (18f0 <system_gclk_init+0x2c>)
    18da:	781b      	ldrb	r3, [r3, #0]
    18dc:	b2db      	uxtb	r3, r3
    18de:	1c1a      	adds	r2, r3, #0
    18e0:	2301      	movs	r3, #1
    18e2:	4013      	ands	r3, r2
    18e4:	d1f8      	bne.n	18d8 <system_gclk_init+0x14>
		/* Wait for reset to complete */
	}
}
    18e6:	46bd      	mov	sp, r7
    18e8:	bd80      	pop	{r7, pc}
    18ea:	46c0      	nop			; (mov r8, r8)
    18ec:	00001825 	.word	0x00001825
    18f0:	40000c00 	.word	0x40000c00

000018f4 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    18f4:	b580      	push	{r7, lr}
    18f6:	b086      	sub	sp, #24
    18f8:	af00      	add	r7, sp, #0
    18fa:	1c02      	adds	r2, r0, #0
    18fc:	6039      	str	r1, [r7, #0]
    18fe:	1dfb      	adds	r3, r7, #7
    1900:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    1902:	1dfb      	adds	r3, r7, #7
    1904:	781b      	ldrb	r3, [r3, #0]
    1906:	617b      	str	r3, [r7, #20]
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);
    1908:	1dfb      	adds	r3, r7, #7
    190a:	781b      	ldrb	r3, [r3, #0]
    190c:	613b      	str	r3, [r7, #16]

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    190e:	683b      	ldr	r3, [r7, #0]
    1910:	781b      	ldrb	r3, [r3, #0]
    1912:	021b      	lsls	r3, r3, #8
    1914:	1c1a      	adds	r2, r3, #0
    1916:	697b      	ldr	r3, [r7, #20]
    1918:	4313      	orrs	r3, r2
    191a:	617b      	str	r3, [r7, #20]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    191c:	683b      	ldr	r3, [r7, #0]
    191e:	785b      	ldrb	r3, [r3, #1]
    1920:	2b00      	cmp	r3, #0
    1922:	d004      	beq.n	192e <system_gclk_gen_set_config+0x3a>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    1924:	697b      	ldr	r3, [r7, #20]
    1926:	2280      	movs	r2, #128	; 0x80
    1928:	02d2      	lsls	r2, r2, #11
    192a:	4313      	orrs	r3, r2
    192c:	617b      	str	r3, [r7, #20]
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    192e:	683b      	ldr	r3, [r7, #0]
    1930:	7a5b      	ldrb	r3, [r3, #9]
    1932:	2b00      	cmp	r3, #0
    1934:	d004      	beq.n	1940 <system_gclk_gen_set_config+0x4c>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    1936:	697b      	ldr	r3, [r7, #20]
    1938:	2280      	movs	r2, #128	; 0x80
    193a:	0312      	lsls	r2, r2, #12
    193c:	4313      	orrs	r3, r2
    193e:	617b      	str	r3, [r7, #20]
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    1940:	683b      	ldr	r3, [r7, #0]
    1942:	685b      	ldr	r3, [r3, #4]
    1944:	2b01      	cmp	r3, #1
    1946:	d92c      	bls.n	19a2 <system_gclk_gen_set_config+0xae>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    1948:	683b      	ldr	r3, [r7, #0]
    194a:	685a      	ldr	r2, [r3, #4]
    194c:	683b      	ldr	r3, [r7, #0]
    194e:	685b      	ldr	r3, [r3, #4]
    1950:	3b01      	subs	r3, #1
    1952:	4013      	ands	r3, r2
    1954:	d11a      	bne.n	198c <system_gclk_gen_set_config+0x98>
			/* Determine the index of the highest bit set to get the
			 * division factor that must be loaded into the division
			 * register */

			uint32_t div2_count = 0;
    1956:	2300      	movs	r3, #0
    1958:	60fb      	str	r3, [r7, #12]

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    195a:	2302      	movs	r3, #2
    195c:	60bb      	str	r3, [r7, #8]
    195e:	e005      	b.n	196c <system_gclk_gen_set_config+0x78>
						mask <<= 1) {
				div2_count++;
    1960:	68fb      	ldr	r3, [r7, #12]
    1962:	3301      	adds	r3, #1
    1964:	60fb      	str	r3, [r7, #12]

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    1966:	68bb      	ldr	r3, [r7, #8]
    1968:	005b      	lsls	r3, r3, #1
    196a:	60bb      	str	r3, [r7, #8]
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    196c:	683b      	ldr	r3, [r7, #0]
    196e:	685a      	ldr	r2, [r3, #4]
    1970:	68bb      	ldr	r3, [r7, #8]
    1972:	429a      	cmp	r2, r3
    1974:	d8f4      	bhi.n	1960 <system_gclk_gen_set_config+0x6c>
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    1976:	68fb      	ldr	r3, [r7, #12]
    1978:	021b      	lsls	r3, r3, #8
    197a:	693a      	ldr	r2, [r7, #16]
    197c:	4313      	orrs	r3, r2
    197e:	613b      	str	r3, [r7, #16]
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    1980:	697b      	ldr	r3, [r7, #20]
    1982:	2280      	movs	r2, #128	; 0x80
    1984:	0352      	lsls	r2, r2, #13
    1986:	4313      	orrs	r3, r2
    1988:	617b      	str	r3, [r7, #20]
    198a:	e00a      	b.n	19a2 <system_gclk_gen_set_config+0xae>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    198c:	683b      	ldr	r3, [r7, #0]
    198e:	685b      	ldr	r3, [r3, #4]
    1990:	021b      	lsls	r3, r3, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    1992:	693a      	ldr	r2, [r7, #16]
    1994:	4313      	orrs	r3, r2
    1996:	613b      	str	r3, [r7, #16]
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    1998:	697b      	ldr	r3, [r7, #20]
    199a:	2280      	movs	r2, #128	; 0x80
    199c:	0292      	lsls	r2, r2, #10
    199e:	4313      	orrs	r3, r2
    19a0:	617b      	str	r3, [r7, #20]
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    19a2:	683b      	ldr	r3, [r7, #0]
    19a4:	7a1b      	ldrb	r3, [r3, #8]
    19a6:	2b00      	cmp	r3, #0
    19a8:	d004      	beq.n	19b4 <system_gclk_gen_set_config+0xc0>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    19aa:	697b      	ldr	r3, [r7, #20]
    19ac:	2280      	movs	r2, #128	; 0x80
    19ae:	0392      	lsls	r2, r2, #14
    19b0:	4313      	orrs	r3, r2
    19b2:	617b      	str	r3, [r7, #20]
	}

	while (system_gclk_is_syncing()) {
    19b4:	46c0      	nop			; (mov r8, r8)
    19b6:	4b12      	ldr	r3, [pc, #72]	; (1a00 <system_gclk_gen_set_config+0x10c>)
    19b8:	4798      	blx	r3
    19ba:	1e03      	subs	r3, r0, #0
    19bc:	d1fb      	bne.n	19b6 <system_gclk_gen_set_config+0xc2>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    19be:	4b11      	ldr	r3, [pc, #68]	; (1a04 <system_gclk_gen_set_config+0x110>)
    19c0:	4798      	blx	r3

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    19c2:	4a11      	ldr	r2, [pc, #68]	; (1a08 <system_gclk_gen_set_config+0x114>)
    19c4:	1dfb      	adds	r3, r7, #7
    19c6:	781b      	ldrb	r3, [r3, #0]
    19c8:	7013      	strb	r3, [r2, #0]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    19ca:	46c0      	nop			; (mov r8, r8)
    19cc:	4b0c      	ldr	r3, [pc, #48]	; (1a00 <system_gclk_gen_set_config+0x10c>)
    19ce:	4798      	blx	r3
    19d0:	1e03      	subs	r3, r0, #0
    19d2:	d1fb      	bne.n	19cc <system_gclk_gen_set_config+0xd8>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    19d4:	4b0d      	ldr	r3, [pc, #52]	; (1a0c <system_gclk_gen_set_config+0x118>)
    19d6:	693a      	ldr	r2, [r7, #16]
    19d8:	609a      	str	r2, [r3, #8]

	while (system_gclk_is_syncing()) {
    19da:	46c0      	nop			; (mov r8, r8)
    19dc:	4b08      	ldr	r3, [pc, #32]	; (1a00 <system_gclk_gen_set_config+0x10c>)
    19de:	4798      	blx	r3
    19e0:	1e03      	subs	r3, r0, #0
    19e2:	d1fb      	bne.n	19dc <system_gclk_gen_set_config+0xe8>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    19e4:	4b09      	ldr	r3, [pc, #36]	; (1a0c <system_gclk_gen_set_config+0x118>)
    19e6:	4a09      	ldr	r2, [pc, #36]	; (1a0c <system_gclk_gen_set_config+0x118>)
    19e8:	6851      	ldr	r1, [r2, #4]
    19ea:	2280      	movs	r2, #128	; 0x80
    19ec:	0252      	lsls	r2, r2, #9
    19ee:	4011      	ands	r1, r2
    19f0:	697a      	ldr	r2, [r7, #20]
    19f2:	430a      	orrs	r2, r1
    19f4:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
    19f6:	4b06      	ldr	r3, [pc, #24]	; (1a10 <system_gclk_gen_set_config+0x11c>)
    19f8:	4798      	blx	r3
}
    19fa:	46bd      	mov	sp, r7
    19fc:	b006      	add	sp, #24
    19fe:	bd80      	pop	{r7, pc}
    1a00:	000018a1 	.word	0x000018a1
    1a04:	00001881 	.word	0x00001881
    1a08:	40000c08 	.word	0x40000c08
    1a0c:	40000c00 	.word	0x40000c00
    1a10:	00001891 	.word	0x00001891

00001a14 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    1a14:	b580      	push	{r7, lr}
    1a16:	b082      	sub	sp, #8
    1a18:	af00      	add	r7, sp, #0
    1a1a:	1c02      	adds	r2, r0, #0
    1a1c:	1dfb      	adds	r3, r7, #7
    1a1e:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
    1a20:	46c0      	nop			; (mov r8, r8)
    1a22:	4b0d      	ldr	r3, [pc, #52]	; (1a58 <system_gclk_gen_enable+0x44>)
    1a24:	4798      	blx	r3
    1a26:	1e03      	subs	r3, r0, #0
    1a28:	d1fb      	bne.n	1a22 <system_gclk_gen_enable+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    1a2a:	4b0c      	ldr	r3, [pc, #48]	; (1a5c <system_gclk_gen_enable+0x48>)
    1a2c:	4798      	blx	r3

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1a2e:	4a0c      	ldr	r2, [pc, #48]	; (1a60 <system_gclk_gen_enable+0x4c>)
    1a30:	1dfb      	adds	r3, r7, #7
    1a32:	781b      	ldrb	r3, [r3, #0]
    1a34:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    1a36:	46c0      	nop			; (mov r8, r8)
    1a38:	4b07      	ldr	r3, [pc, #28]	; (1a58 <system_gclk_gen_enable+0x44>)
    1a3a:	4798      	blx	r3
    1a3c:	1e03      	subs	r3, r0, #0
    1a3e:	d1fb      	bne.n	1a38 <system_gclk_gen_enable+0x24>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    1a40:	4b08      	ldr	r3, [pc, #32]	; (1a64 <system_gclk_gen_enable+0x50>)
    1a42:	4a08      	ldr	r2, [pc, #32]	; (1a64 <system_gclk_gen_enable+0x50>)
    1a44:	6852      	ldr	r2, [r2, #4]
    1a46:	2180      	movs	r1, #128	; 0x80
    1a48:	0249      	lsls	r1, r1, #9
    1a4a:	430a      	orrs	r2, r1
    1a4c:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
    1a4e:	4b06      	ldr	r3, [pc, #24]	; (1a68 <system_gclk_gen_enable+0x54>)
    1a50:	4798      	blx	r3
}
    1a52:	46bd      	mov	sp, r7
    1a54:	b002      	add	sp, #8
    1a56:	bd80      	pop	{r7, pc}
    1a58:	000018a1 	.word	0x000018a1
    1a5c:	00001881 	.word	0x00001881
    1a60:	40000c04 	.word	0x40000c04
    1a64:	40000c00 	.word	0x40000c00
    1a68:	00001891 	.word	0x00001891

00001a6c <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    1a6c:	b580      	push	{r7, lr}
    1a6e:	b086      	sub	sp, #24
    1a70:	af00      	add	r7, sp, #0
    1a72:	1c02      	adds	r2, r0, #0
    1a74:	1dfb      	adds	r3, r7, #7
    1a76:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
    1a78:	46c0      	nop			; (mov r8, r8)
    1a7a:	4b2e      	ldr	r3, [pc, #184]	; (1b34 <system_gclk_gen_get_hz+0xc8>)
    1a7c:	4798      	blx	r3
    1a7e:	1e03      	subs	r3, r0, #0
    1a80:	d1fb      	bne.n	1a7a <system_gclk_gen_get_hz+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    1a82:	4b2d      	ldr	r3, [pc, #180]	; (1b38 <system_gclk_gen_get_hz+0xcc>)
    1a84:	4798      	blx	r3

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1a86:	4a2d      	ldr	r2, [pc, #180]	; (1b3c <system_gclk_gen_get_hz+0xd0>)
    1a88:	1dfb      	adds	r3, r7, #7
    1a8a:	781b      	ldrb	r3, [r3, #0]
    1a8c:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    1a8e:	46c0      	nop			; (mov r8, r8)
    1a90:	4b28      	ldr	r3, [pc, #160]	; (1b34 <system_gclk_gen_get_hz+0xc8>)
    1a92:	4798      	blx	r3
    1a94:	1e03      	subs	r3, r0, #0
    1a96:	d1fb      	bne.n	1a90 <system_gclk_gen_get_hz+0x24>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    1a98:	4b29      	ldr	r3, [pc, #164]	; (1b40 <system_gclk_gen_get_hz+0xd4>)
    1a9a:	685b      	ldr	r3, [r3, #4]
    1a9c:	0a1b      	lsrs	r3, r3, #8
    1a9e:	1c1a      	adds	r2, r3, #0
    1aa0:	231f      	movs	r3, #31
    1aa2:	4013      	ands	r3, r2
    1aa4:	b2db      	uxtb	r3, r3
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    1aa6:	1c18      	adds	r0, r3, #0
    1aa8:	4b26      	ldr	r3, [pc, #152]	; (1b44 <system_gclk_gen_get_hz+0xd8>)
    1aaa:	4798      	blx	r3
    1aac:	1c03      	adds	r3, r0, #0
    1aae:	617b      	str	r3, [r7, #20]
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1ab0:	4a22      	ldr	r2, [pc, #136]	; (1b3c <system_gclk_gen_get_hz+0xd0>)
    1ab2:	1dfb      	adds	r3, r7, #7
    1ab4:	781b      	ldrb	r3, [r3, #0]
    1ab6:	7013      	strb	r3, [r2, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    1ab8:	4b21      	ldr	r3, [pc, #132]	; (1b40 <system_gclk_gen_get_hz+0xd4>)
    1aba:	685b      	ldr	r3, [r3, #4]
    1abc:	0d1b      	lsrs	r3, r3, #20
    1abe:	1c1a      	adds	r2, r3, #0
    1ac0:	2301      	movs	r3, #1
    1ac2:	4013      	ands	r3, r2
    1ac4:	b2da      	uxtb	r2, r3
    1ac6:	2313      	movs	r3, #19
    1ac8:	18fb      	adds	r3, r7, r3
    1aca:	701a      	strb	r2, [r3, #0]

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1acc:	4a1e      	ldr	r2, [pc, #120]	; (1b48 <system_gclk_gen_get_hz+0xdc>)
    1ace:	1dfb      	adds	r3, r7, #7
    1ad0:	781b      	ldrb	r3, [r3, #0]
    1ad2:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    1ad4:	46c0      	nop			; (mov r8, r8)
    1ad6:	4b17      	ldr	r3, [pc, #92]	; (1b34 <system_gclk_gen_get_hz+0xc8>)
    1ad8:	4798      	blx	r3
    1ada:	1e03      	subs	r3, r0, #0
    1adc:	d1fb      	bne.n	1ad6 <system_gclk_gen_get_hz+0x6a>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    1ade:	4b18      	ldr	r3, [pc, #96]	; (1b40 <system_gclk_gen_get_hz+0xd4>)
    1ae0:	689b      	ldr	r3, [r3, #8]
    1ae2:	0a1b      	lsrs	r3, r3, #8
    1ae4:	1c1a      	adds	r2, r3, #0
    1ae6:	2300      	movs	r3, #0
    1ae8:	439a      	bics	r2, r3
    1aea:	1c13      	adds	r3, r2, #0
    1aec:	b29b      	uxth	r3, r3
    1aee:	60fb      	str	r3, [r7, #12]

	system_interrupt_leave_critical_section();
    1af0:	4b16      	ldr	r3, [pc, #88]	; (1b4c <system_gclk_gen_get_hz+0xe0>)
    1af2:	4798      	blx	r3

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    1af4:	2313      	movs	r3, #19
    1af6:	18fb      	adds	r3, r7, r3
    1af8:	781b      	ldrb	r3, [r3, #0]
    1afa:	2b00      	cmp	r3, #0
    1afc:	d109      	bne.n	1b12 <system_gclk_gen_get_hz+0xa6>
    1afe:	68fb      	ldr	r3, [r7, #12]
    1b00:	2b01      	cmp	r3, #1
    1b02:	d906      	bls.n	1b12 <system_gclk_gen_get_hz+0xa6>
		gen_input_hz /= divider;
    1b04:	4b12      	ldr	r3, [pc, #72]	; (1b50 <system_gclk_gen_get_hz+0xe4>)
    1b06:	6978      	ldr	r0, [r7, #20]
    1b08:	68f9      	ldr	r1, [r7, #12]
    1b0a:	4798      	blx	r3
    1b0c:	1c03      	adds	r3, r0, #0
    1b0e:	617b      	str	r3, [r7, #20]
    1b10:	e00a      	b.n	1b28 <system_gclk_gen_get_hz+0xbc>
	} else if (divsel) {
    1b12:	2313      	movs	r3, #19
    1b14:	18fb      	adds	r3, r7, r3
    1b16:	781b      	ldrb	r3, [r3, #0]
    1b18:	2b00      	cmp	r3, #0
    1b1a:	d005      	beq.n	1b28 <system_gclk_gen_get_hz+0xbc>
		gen_input_hz >>= (divider+1);
    1b1c:	68fb      	ldr	r3, [r7, #12]
    1b1e:	3301      	adds	r3, #1
    1b20:	1c1a      	adds	r2, r3, #0
    1b22:	697b      	ldr	r3, [r7, #20]
    1b24:	40d3      	lsrs	r3, r2
    1b26:	617b      	str	r3, [r7, #20]
	}

	return gen_input_hz;
    1b28:	697b      	ldr	r3, [r7, #20]
}
    1b2a:	1c18      	adds	r0, r3, #0
    1b2c:	46bd      	mov	sp, r7
    1b2e:	b006      	add	sp, #24
    1b30:	bd80      	pop	{r7, pc}
    1b32:	46c0      	nop			; (mov r8, r8)
    1b34:	000018a1 	.word	0x000018a1
    1b38:	00001881 	.word	0x00001881
    1b3c:	40000c04 	.word	0x40000c04
    1b40:	40000c00 	.word	0x40000c00
    1b44:	0000153d 	.word	0x0000153d
    1b48:	40000c08 	.word	0x40000c08
    1b4c:	00001891 	.word	0x00001891
    1b50:	00002369 	.word	0x00002369

00001b54 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    1b54:	b580      	push	{r7, lr}
    1b56:	b084      	sub	sp, #16
    1b58:	af00      	add	r7, sp, #0
    1b5a:	1c02      	adds	r2, r0, #0
    1b5c:	6039      	str	r1, [r7, #0]
    1b5e:	1dfb      	adds	r3, r7, #7
    1b60:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);
    1b62:	1dfb      	adds	r3, r7, #7
    1b64:	781b      	ldrb	r3, [r3, #0]
    1b66:	60fb      	str	r3, [r7, #12]

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    1b68:	683b      	ldr	r3, [r7, #0]
    1b6a:	781b      	ldrb	r3, [r3, #0]
    1b6c:	021b      	lsls	r3, r3, #8
    1b6e:	1c1a      	adds	r2, r3, #0
    1b70:	68fb      	ldr	r3, [r7, #12]
    1b72:	4313      	orrs	r3, r2
    1b74:	60fb      	str	r3, [r7, #12]

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    1b76:	1dfb      	adds	r3, r7, #7
    1b78:	781b      	ldrb	r3, [r3, #0]
    1b7a:	1c18      	adds	r0, r3, #0
    1b7c:	4b04      	ldr	r3, [pc, #16]	; (1b90 <system_gclk_chan_set_config+0x3c>)
    1b7e:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    1b80:	4b04      	ldr	r3, [pc, #16]	; (1b94 <system_gclk_chan_set_config+0x40>)
    1b82:	68fa      	ldr	r2, [r7, #12]
    1b84:	b292      	uxth	r2, r2
    1b86:	805a      	strh	r2, [r3, #2]
}
    1b88:	46bd      	mov	sp, r7
    1b8a:	b004      	add	sp, #16
    1b8c:	bd80      	pop	{r7, pc}
    1b8e:	46c0      	nop			; (mov r8, r8)
    1b90:	00001bdd 	.word	0x00001bdd
    1b94:	40000c00 	.word	0x40000c00

00001b98 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    1b98:	b580      	push	{r7, lr}
    1b9a:	b082      	sub	sp, #8
    1b9c:	af00      	add	r7, sp, #0
    1b9e:	1c02      	adds	r2, r0, #0
    1ba0:	1dfb      	adds	r3, r7, #7
    1ba2:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    1ba4:	4b09      	ldr	r3, [pc, #36]	; (1bcc <system_gclk_chan_enable+0x34>)
    1ba6:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1ba8:	4a09      	ldr	r2, [pc, #36]	; (1bd0 <system_gclk_chan_enable+0x38>)
    1baa:	1dfb      	adds	r3, r7, #7
    1bac:	781b      	ldrb	r3, [r3, #0]
    1bae:	7013      	strb	r3, [r2, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    1bb0:	4908      	ldr	r1, [pc, #32]	; (1bd4 <system_gclk_chan_enable+0x3c>)
    1bb2:	4b08      	ldr	r3, [pc, #32]	; (1bd4 <system_gclk_chan_enable+0x3c>)
    1bb4:	885b      	ldrh	r3, [r3, #2]
    1bb6:	b29b      	uxth	r3, r3
    1bb8:	2280      	movs	r2, #128	; 0x80
    1bba:	01d2      	lsls	r2, r2, #7
    1bbc:	4313      	orrs	r3, r2
    1bbe:	b29b      	uxth	r3, r3
    1bc0:	804b      	strh	r3, [r1, #2]

	system_interrupt_leave_critical_section();
    1bc2:	4b05      	ldr	r3, [pc, #20]	; (1bd8 <system_gclk_chan_enable+0x40>)
    1bc4:	4798      	blx	r3
}
    1bc6:	46bd      	mov	sp, r7
    1bc8:	b002      	add	sp, #8
    1bca:	bd80      	pop	{r7, pc}
    1bcc:	00001881 	.word	0x00001881
    1bd0:	40000c02 	.word	0x40000c02
    1bd4:	40000c00 	.word	0x40000c00
    1bd8:	00001891 	.word	0x00001891

00001bdc <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    1bdc:	b580      	push	{r7, lr}
    1bde:	b084      	sub	sp, #16
    1be0:	af00      	add	r7, sp, #0
    1be2:	1c02      	adds	r2, r0, #0
    1be4:	1dfb      	adds	r3, r7, #7
    1be6:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    1be8:	4b1d      	ldr	r3, [pc, #116]	; (1c60 <system_gclk_chan_disable+0x84>)
    1bea:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1bec:	4a1d      	ldr	r2, [pc, #116]	; (1c64 <system_gclk_chan_disable+0x88>)
    1bee:	1dfb      	adds	r3, r7, #7
    1bf0:	781b      	ldrb	r3, [r3, #0]
    1bf2:	7013      	strb	r3, [r2, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    1bf4:	4b1c      	ldr	r3, [pc, #112]	; (1c68 <system_gclk_chan_disable+0x8c>)
    1bf6:	885b      	ldrh	r3, [r3, #2]
    1bf8:	b29b      	uxth	r3, r3
    1bfa:	0a1b      	lsrs	r3, r3, #8
    1bfc:	1c1a      	adds	r2, r3, #0
    1bfe:	230f      	movs	r3, #15
    1c00:	4013      	ands	r3, r2
    1c02:	b2db      	uxtb	r3, r3
    1c04:	60fb      	str	r3, [r7, #12]
	GCLK->CLKCTRL.bit.GEN = 0;
    1c06:	4b18      	ldr	r3, [pc, #96]	; (1c68 <system_gclk_chan_disable+0x8c>)
    1c08:	885a      	ldrh	r2, [r3, #2]
    1c0a:	4918      	ldr	r1, [pc, #96]	; (1c6c <system_gclk_chan_disable+0x90>)
    1c0c:	400a      	ands	r2, r1
    1c0e:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    1c10:	4a15      	ldr	r2, [pc, #84]	; (1c68 <system_gclk_chan_disable+0x8c>)
    1c12:	4b15      	ldr	r3, [pc, #84]	; (1c68 <system_gclk_chan_disable+0x8c>)
    1c14:	885b      	ldrh	r3, [r3, #2]
    1c16:	b29b      	uxth	r3, r3
    1c18:	4915      	ldr	r1, [pc, #84]	; (1c70 <system_gclk_chan_disable+0x94>)
    1c1a:	400b      	ands	r3, r1
    1c1c:	b29b      	uxth	r3, r3
    1c1e:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    1c20:	46c0      	nop			; (mov r8, r8)
    1c22:	4b11      	ldr	r3, [pc, #68]	; (1c68 <system_gclk_chan_disable+0x8c>)
    1c24:	885b      	ldrh	r3, [r3, #2]
    1c26:	b29b      	uxth	r3, r3
    1c28:	1c1a      	adds	r2, r3, #0
    1c2a:	2380      	movs	r3, #128	; 0x80
    1c2c:	01db      	lsls	r3, r3, #7
    1c2e:	4013      	ands	r3, r2
    1c30:	d1f7      	bne.n	1c22 <system_gclk_chan_disable+0x46>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    1c32:	4b0d      	ldr	r3, [pc, #52]	; (1c68 <system_gclk_chan_disable+0x8c>)
    1c34:	68fa      	ldr	r2, [r7, #12]
    1c36:	b2d2      	uxtb	r2, r2
    1c38:	1c11      	adds	r1, r2, #0
    1c3a:	220f      	movs	r2, #15
    1c3c:	400a      	ands	r2, r1
    1c3e:	b2d2      	uxtb	r2, r2
    1c40:	1c11      	adds	r1, r2, #0
    1c42:	220f      	movs	r2, #15
    1c44:	400a      	ands	r2, r1
    1c46:	0210      	lsls	r0, r2, #8
    1c48:	885a      	ldrh	r2, [r3, #2]
    1c4a:	4908      	ldr	r1, [pc, #32]	; (1c6c <system_gclk_chan_disable+0x90>)
    1c4c:	400a      	ands	r2, r1
    1c4e:	1c11      	adds	r1, r2, #0
    1c50:	1c02      	adds	r2, r0, #0
    1c52:	430a      	orrs	r2, r1
    1c54:	805a      	strh	r2, [r3, #2]

	system_interrupt_leave_critical_section();
    1c56:	4b07      	ldr	r3, [pc, #28]	; (1c74 <system_gclk_chan_disable+0x98>)
    1c58:	4798      	blx	r3
}
    1c5a:	46bd      	mov	sp, r7
    1c5c:	b004      	add	sp, #16
    1c5e:	bd80      	pop	{r7, pc}
    1c60:	00001881 	.word	0x00001881
    1c64:	40000c02 	.word	0x40000c02
    1c68:	40000c00 	.word	0x40000c00
    1c6c:	fffff0ff 	.word	0xfffff0ff
    1c70:	ffffbfff 	.word	0xffffbfff
    1c74:	00001891 	.word	0x00001891

00001c78 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    1c78:	b580      	push	{r7, lr}
    1c7a:	b084      	sub	sp, #16
    1c7c:	af00      	add	r7, sp, #0
    1c7e:	1c02      	adds	r2, r0, #0
    1c80:	1dfb      	adds	r3, r7, #7
    1c82:	701a      	strb	r2, [r3, #0]
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
    1c84:	4b0e      	ldr	r3, [pc, #56]	; (1cc0 <system_gclk_chan_get_hz+0x48>)
    1c86:	4798      	blx	r3

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1c88:	4a0e      	ldr	r2, [pc, #56]	; (1cc4 <system_gclk_chan_get_hz+0x4c>)
    1c8a:	1dfb      	adds	r3, r7, #7
    1c8c:	781b      	ldrb	r3, [r3, #0]
    1c8e:	7013      	strb	r3, [r2, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    1c90:	4b0d      	ldr	r3, [pc, #52]	; (1cc8 <system_gclk_chan_get_hz+0x50>)
    1c92:	885b      	ldrh	r3, [r3, #2]
    1c94:	b29b      	uxth	r3, r3
    1c96:	0a1b      	lsrs	r3, r3, #8
    1c98:	1c1a      	adds	r2, r3, #0
    1c9a:	230f      	movs	r3, #15
    1c9c:	4013      	ands	r3, r2
    1c9e:	b2da      	uxtb	r2, r3
    1ca0:	230f      	movs	r3, #15
    1ca2:	18fb      	adds	r3, r7, r3
    1ca4:	701a      	strb	r2, [r3, #0]

	system_interrupt_leave_critical_section();
    1ca6:	4b09      	ldr	r3, [pc, #36]	; (1ccc <system_gclk_chan_get_hz+0x54>)
    1ca8:	4798      	blx	r3

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1caa:	230f      	movs	r3, #15
    1cac:	18fb      	adds	r3, r7, r3
    1cae:	781b      	ldrb	r3, [r3, #0]
    1cb0:	1c18      	adds	r0, r3, #0
    1cb2:	4b07      	ldr	r3, [pc, #28]	; (1cd0 <system_gclk_chan_get_hz+0x58>)
    1cb4:	4798      	blx	r3
    1cb6:	1c03      	adds	r3, r0, #0
}
    1cb8:	1c18      	adds	r0, r3, #0
    1cba:	46bd      	mov	sp, r7
    1cbc:	b004      	add	sp, #16
    1cbe:	bd80      	pop	{r7, pc}
    1cc0:	00001881 	.word	0x00001881
    1cc4:	40000c02 	.word	0x40000c02
    1cc8:	40000c00 	.word	0x40000c00
    1ccc:	00001891 	.word	0x00001891
    1cd0:	00001a6d 	.word	0x00001a6d

00001cd4 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    1cd4:	b580      	push	{r7, lr}
    1cd6:	b084      	sub	sp, #16
    1cd8:	af00      	add	r7, sp, #0
    1cda:	1c02      	adds	r2, r0, #0
    1cdc:	1dfb      	adds	r3, r7, #7
    1cde:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    1ce0:	230f      	movs	r3, #15
    1ce2:	18fb      	adds	r3, r7, r3
    1ce4:	1dfa      	adds	r2, r7, #7
    1ce6:	7812      	ldrb	r2, [r2, #0]
    1ce8:	09d2      	lsrs	r2, r2, #7
    1cea:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    1cec:	230e      	movs	r3, #14
    1cee:	18fb      	adds	r3, r7, r3
    1cf0:	1dfa      	adds	r2, r7, #7
    1cf2:	7812      	ldrb	r2, [r2, #0]
    1cf4:	0952      	lsrs	r2, r2, #5
    1cf6:	701a      	strb	r2, [r3, #0]

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    1cf8:	4b0d      	ldr	r3, [pc, #52]	; (1d30 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    1cfa:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    1cfc:	230f      	movs	r3, #15
    1cfe:	18fb      	adds	r3, r7, r3
    1d00:	781b      	ldrb	r3, [r3, #0]
    1d02:	2b00      	cmp	r3, #0
    1d04:	d10f      	bne.n	1d26 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    1d06:	230f      	movs	r3, #15
    1d08:	18fb      	adds	r3, r7, r3
    1d0a:	781b      	ldrb	r3, [r3, #0]
    1d0c:	009b      	lsls	r3, r3, #2
    1d0e:	2210      	movs	r2, #16
    1d10:	4694      	mov	ip, r2
    1d12:	44bc      	add	ip, r7
    1d14:	4463      	add	r3, ip
    1d16:	3b08      	subs	r3, #8
    1d18:	681a      	ldr	r2, [r3, #0]
    1d1a:	230e      	movs	r3, #14
    1d1c:	18fb      	adds	r3, r7, r3
    1d1e:	781b      	ldrb	r3, [r3, #0]
    1d20:	01db      	lsls	r3, r3, #7
    1d22:	18d3      	adds	r3, r2, r3
    1d24:	e000      	b.n	1d28 <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    1d26:	2300      	movs	r3, #0
	}
}
    1d28:	1c18      	adds	r0, r3, #0
    1d2a:	46bd      	mov	sp, r7
    1d2c:	b004      	add	sp, #16
    1d2e:	bd80      	pop	{r7, pc}
    1d30:	41004400 	.word	0x41004400

00001d34 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    1d34:	b580      	push	{r7, lr}
    1d36:	b088      	sub	sp, #32
    1d38:	af00      	add	r7, sp, #0
    1d3a:	60f8      	str	r0, [r7, #12]
    1d3c:	60b9      	str	r1, [r7, #8]
    1d3e:	607a      	str	r2, [r7, #4]
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    1d40:	2300      	movs	r3, #0
    1d42:	61fb      	str	r3, [r7, #28]

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    1d44:	687b      	ldr	r3, [r7, #4]
    1d46:	78db      	ldrb	r3, [r3, #3]
    1d48:	2201      	movs	r2, #1
    1d4a:	4053      	eors	r3, r2
    1d4c:	b2db      	uxtb	r3, r3
    1d4e:	2b00      	cmp	r3, #0
    1d50:	d035      	beq.n	1dbe <_system_pinmux_config+0x8a>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    1d52:	687b      	ldr	r3, [r7, #4]
    1d54:	781b      	ldrb	r3, [r3, #0]
    1d56:	2b80      	cmp	r3, #128	; 0x80
    1d58:	d00b      	beq.n	1d72 <_system_pinmux_config+0x3e>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
    1d5a:	69fb      	ldr	r3, [r7, #28]
    1d5c:	2280      	movs	r2, #128	; 0x80
    1d5e:	0252      	lsls	r2, r2, #9
    1d60:	4313      	orrs	r3, r2
    1d62:	61fb      	str	r3, [r7, #28]
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    1d64:	687b      	ldr	r3, [r7, #4]
    1d66:	781b      	ldrb	r3, [r3, #0]
    1d68:	061b      	lsls	r3, r3, #24
    1d6a:	1c1a      	adds	r2, r3, #0
    1d6c:	69fb      	ldr	r3, [r7, #28]
    1d6e:	4313      	orrs	r3, r2
    1d70:	61fb      	str	r3, [r7, #28]
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    1d72:	687b      	ldr	r3, [r7, #4]
    1d74:	785b      	ldrb	r3, [r3, #1]
    1d76:	2b00      	cmp	r3, #0
    1d78:	d003      	beq.n	1d82 <_system_pinmux_config+0x4e>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    1d7a:	687b      	ldr	r3, [r7, #4]
    1d7c:	785b      	ldrb	r3, [r3, #1]
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    1d7e:	2b02      	cmp	r3, #2
    1d80:	d110      	bne.n	1da4 <_system_pinmux_config+0x70>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    1d82:	69fb      	ldr	r3, [r7, #28]
    1d84:	2280      	movs	r2, #128	; 0x80
    1d86:	0292      	lsls	r2, r2, #10
    1d88:	4313      	orrs	r3, r2
    1d8a:	61fb      	str	r3, [r7, #28]

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    1d8c:	687b      	ldr	r3, [r7, #4]
    1d8e:	789b      	ldrb	r3, [r3, #2]
    1d90:	2b00      	cmp	r3, #0
    1d92:	d004      	beq.n	1d9e <_system_pinmux_config+0x6a>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    1d94:	69fb      	ldr	r3, [r7, #28]
    1d96:	2280      	movs	r2, #128	; 0x80
    1d98:	02d2      	lsls	r2, r2, #11
    1d9a:	4313      	orrs	r3, r2
    1d9c:	61fb      	str	r3, [r7, #28]
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    1d9e:	68fb      	ldr	r3, [r7, #12]
    1da0:	68ba      	ldr	r2, [r7, #8]
    1da2:	605a      	str	r2, [r3, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1da4:	687b      	ldr	r3, [r7, #4]
    1da6:	785b      	ldrb	r3, [r3, #1]
    1da8:	2b01      	cmp	r3, #1
    1daa:	d003      	beq.n	1db4 <_system_pinmux_config+0x80>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    1dac:	687b      	ldr	r3, [r7, #4]
    1dae:	785b      	ldrb	r3, [r3, #1]
			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1db0:	2b02      	cmp	r3, #2
    1db2:	d107      	bne.n	1dc4 <_system_pinmux_config+0x90>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pullup if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    1db4:	69fb      	ldr	r3, [r7, #28]
    1db6:	4a21      	ldr	r2, [pc, #132]	; (1e3c <_system_pinmux_config+0x108>)
    1db8:	4013      	ands	r3, r2
    1dba:	61fb      	str	r3, [r7, #28]
    1dbc:	e002      	b.n	1dc4 <_system_pinmux_config+0x90>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    1dbe:	68fb      	ldr	r3, [r7, #12]
    1dc0:	68ba      	ldr	r2, [r7, #8]
    1dc2:	605a      	str	r2, [r3, #4]
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1dc4:	68bb      	ldr	r3, [r7, #8]
    1dc6:	041b      	lsls	r3, r3, #16
    1dc8:	0c1b      	lsrs	r3, r3, #16
    1dca:	61bb      	str	r3, [r7, #24]
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1dcc:	68bb      	ldr	r3, [r7, #8]
    1dce:	0c1b      	lsrs	r3, r3, #16
    1dd0:	617b      	str	r3, [r7, #20]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1dd2:	69ba      	ldr	r2, [r7, #24]
    1dd4:	69fb      	ldr	r3, [r7, #28]
    1dd6:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1dd8:	22a0      	movs	r2, #160	; 0xa0
    1dda:	05d2      	lsls	r2, r2, #23
    1ddc:	431a      	orrs	r2, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1dde:	68fb      	ldr	r3, [r7, #12]
    1de0:	629a      	str	r2, [r3, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1de2:	697a      	ldr	r2, [r7, #20]
    1de4:	69fb      	ldr	r3, [r7, #28]
    1de6:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1de8:	22d0      	movs	r2, #208	; 0xd0
    1dea:	0612      	lsls	r2, r2, #24
    1dec:	431a      	orrs	r2, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1dee:	68fb      	ldr	r3, [r7, #12]
    1df0:	629a      	str	r2, [r3, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    1df2:	687b      	ldr	r3, [r7, #4]
    1df4:	78db      	ldrb	r3, [r3, #3]
    1df6:	2201      	movs	r2, #1
    1df8:	4053      	eors	r3, r2
    1dfa:	b2db      	uxtb	r3, r3
    1dfc:	2b00      	cmp	r3, #0
    1dfe:	d01a      	beq.n	1e36 <_system_pinmux_config+0x102>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    1e00:	69fa      	ldr	r2, [r7, #28]
    1e02:	2380      	movs	r3, #128	; 0x80
    1e04:	02db      	lsls	r3, r3, #11
    1e06:	4013      	ands	r3, r2
    1e08:	d00a      	beq.n	1e20 <_system_pinmux_config+0xec>
			/* Set the OUT register bits to enable the pullup if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    1e0a:	687b      	ldr	r3, [r7, #4]
    1e0c:	789b      	ldrb	r3, [r3, #2]
    1e0e:	2b01      	cmp	r3, #1
    1e10:	d103      	bne.n	1e1a <_system_pinmux_config+0xe6>
				port->OUTSET.reg = pin_mask;
    1e12:	68fb      	ldr	r3, [r7, #12]
    1e14:	68ba      	ldr	r2, [r7, #8]
    1e16:	619a      	str	r2, [r3, #24]
    1e18:	e002      	b.n	1e20 <_system_pinmux_config+0xec>
			} else {
				port->OUTCLR.reg = pin_mask;
    1e1a:	68fb      	ldr	r3, [r7, #12]
    1e1c:	68ba      	ldr	r2, [r7, #8]
    1e1e:	615a      	str	r2, [r3, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1e20:	687b      	ldr	r3, [r7, #4]
    1e22:	785b      	ldrb	r3, [r3, #1]
    1e24:	2b01      	cmp	r3, #1
    1e26:	d003      	beq.n	1e30 <_system_pinmux_config+0xfc>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    1e28:	687b      	ldr	r3, [r7, #4]
    1e2a:	785b      	ldrb	r3, [r3, #1]
				port->OUTCLR.reg = pin_mask;
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1e2c:	2b02      	cmp	r3, #2
    1e2e:	d102      	bne.n	1e36 <_system_pinmux_config+0x102>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    1e30:	68fb      	ldr	r3, [r7, #12]
    1e32:	68ba      	ldr	r2, [r7, #8]
    1e34:	609a      	str	r2, [r3, #8]
		}
	}
}
    1e36:	46bd      	mov	sp, r7
    1e38:	b008      	add	sp, #32
    1e3a:	bd80      	pop	{r7, pc}
    1e3c:	fffbffff 	.word	0xfffbffff

00001e40 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1e40:	b580      	push	{r7, lr}
    1e42:	b084      	sub	sp, #16
    1e44:	af00      	add	r7, sp, #0
    1e46:	1c02      	adds	r2, r0, #0
    1e48:	6039      	str	r1, [r7, #0]
    1e4a:	1dfb      	adds	r3, r7, #7
    1e4c:	701a      	strb	r2, [r3, #0]
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
    1e4e:	1dfb      	adds	r3, r7, #7
    1e50:	781b      	ldrb	r3, [r3, #0]
    1e52:	1c18      	adds	r0, r3, #0
    1e54:	4b0b      	ldr	r3, [pc, #44]	; (1e84 <system_pinmux_pin_set_config+0x44>)
    1e56:	4798      	blx	r3
    1e58:	1c03      	adds	r3, r0, #0
    1e5a:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    1e5c:	1dfb      	adds	r3, r7, #7
    1e5e:	781b      	ldrb	r3, [r3, #0]
    1e60:	221f      	movs	r2, #31
    1e62:	4013      	ands	r3, r2
    1e64:	2201      	movs	r2, #1
    1e66:	409a      	lsls	r2, r3
    1e68:	1c13      	adds	r3, r2, #0
    1e6a:	60bb      	str	r3, [r7, #8]

	_system_pinmux_config(port, pin_mask, config);
    1e6c:	68f9      	ldr	r1, [r7, #12]
    1e6e:	68ba      	ldr	r2, [r7, #8]
    1e70:	683b      	ldr	r3, [r7, #0]
    1e72:	1c08      	adds	r0, r1, #0
    1e74:	1c11      	adds	r1, r2, #0
    1e76:	1c1a      	adds	r2, r3, #0
    1e78:	4b03      	ldr	r3, [pc, #12]	; (1e88 <system_pinmux_pin_set_config+0x48>)
    1e7a:	4798      	blx	r3
}
    1e7c:	46bd      	mov	sp, r7
    1e7e:	b004      	add	sp, #16
    1e80:	bd80      	pop	{r7, pc}
    1e82:	46c0      	nop			; (mov r8, r8)
    1e84:	00001cd5 	.word	0x00001cd5
    1e88:	00001d35 	.word	0x00001d35

00001e8c <_system_dummy_init>:
 * Dummy initialization function, used as a weak alias target for the various
 * init functions called by \ref system_init().
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
    1e8c:	b580      	push	{r7, lr}
    1e8e:	af00      	add	r7, sp, #0
	return;
    1e90:	46c0      	nop			; (mov r8, r8)
}
    1e92:	46bd      	mov	sp, r7
    1e94:	bd80      	pop	{r7, pc}
    1e96:	46c0      	nop			; (mov r8, r8)

00001e98 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    1e98:	b580      	push	{r7, lr}
    1e9a:	af00      	add	r7, sp, #0
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    1e9c:	4b04      	ldr	r3, [pc, #16]	; (1eb0 <system_init+0x18>)
    1e9e:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    1ea0:	4b04      	ldr	r3, [pc, #16]	; (1eb4 <system_init+0x1c>)
    1ea2:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    1ea4:	4b04      	ldr	r3, [pc, #16]	; (1eb8 <system_init+0x20>)
    1ea6:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    1ea8:	4b04      	ldr	r3, [pc, #16]	; (1ebc <system_init+0x24>)
    1eaa:	4798      	blx	r3
}
    1eac:	46bd      	mov	sp, r7
    1eae:	bd80      	pop	{r7, pc}
    1eb0:	00001759 	.word	0x00001759
    1eb4:	00000291 	.word	0x00000291
    1eb8:	00001e8d 	.word	0x00001e8d
    1ebc:	00001e8d 	.word	0x00001e8d

00001ec0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    1ec0:	b580      	push	{r7, lr}
    1ec2:	b082      	sub	sp, #8
    1ec4:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Change default QOS values to have the best performance and correct USB behavior */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    1ec6:	4a2e      	ldr	r2, [pc, #184]	; (1f80 <Reset_Handler+0xc0>)
    1ec8:	2390      	movs	r3, #144	; 0x90
    1eca:	005b      	lsls	r3, r3, #1
    1ecc:	2102      	movs	r1, #2
    1ece:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    1ed0:	4b2c      	ldr	r3, [pc, #176]	; (1f84 <Reset_Handler+0xc4>)
    1ed2:	78da      	ldrb	r2, [r3, #3]
    1ed4:	2103      	movs	r1, #3
    1ed6:	438a      	bics	r2, r1
    1ed8:	1c11      	adds	r1, r2, #0
    1eda:	2202      	movs	r2, #2
    1edc:	430a      	orrs	r2, r1
    1ede:	70da      	strb	r2, [r3, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    1ee0:	4b28      	ldr	r3, [pc, #160]	; (1f84 <Reset_Handler+0xc4>)
    1ee2:	78da      	ldrb	r2, [r3, #3]
    1ee4:	210c      	movs	r1, #12
    1ee6:	438a      	bics	r2, r1
    1ee8:	1c11      	adds	r1, r2, #0
    1eea:	2208      	movs	r2, #8
    1eec:	430a      	orrs	r2, r1
    1eee:	70da      	strb	r2, [r3, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    1ef0:	4b25      	ldr	r3, [pc, #148]	; (1f88 <Reset_Handler+0xc8>)
    1ef2:	7b9a      	ldrb	r2, [r3, #14]
    1ef4:	2130      	movs	r1, #48	; 0x30
    1ef6:	438a      	bics	r2, r1
    1ef8:	1c11      	adds	r1, r2, #0
    1efa:	2220      	movs	r2, #32
    1efc:	430a      	orrs	r2, r1
    1efe:	739a      	strb	r2, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    1f00:	4b21      	ldr	r3, [pc, #132]	; (1f88 <Reset_Handler+0xc8>)
    1f02:	7b9a      	ldrb	r2, [r3, #14]
    1f04:	210c      	movs	r1, #12
    1f06:	438a      	bics	r2, r1
    1f08:	1c11      	adds	r1, r2, #0
    1f0a:	2208      	movs	r2, #8
    1f0c:	430a      	orrs	r2, r1
    1f0e:	739a      	strb	r2, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    1f10:	4b1d      	ldr	r3, [pc, #116]	; (1f88 <Reset_Handler+0xc8>)
    1f12:	7b9a      	ldrb	r2, [r3, #14]
    1f14:	2103      	movs	r1, #3
    1f16:	438a      	bics	r2, r1
    1f18:	1c11      	adds	r1, r2, #0
    1f1a:	2202      	movs	r2, #2
    1f1c:	430a      	orrs	r2, r1
    1f1e:	739a      	strb	r2, [r3, #14]

        /* Initialize the relocate segment */
        pSrc = &_etext;
    1f20:	4b1a      	ldr	r3, [pc, #104]	; (1f8c <Reset_Handler+0xcc>)
    1f22:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
    1f24:	4b1a      	ldr	r3, [pc, #104]	; (1f90 <Reset_Handler+0xd0>)
    1f26:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
    1f28:	687a      	ldr	r2, [r7, #4]
    1f2a:	683b      	ldr	r3, [r7, #0]
    1f2c:	429a      	cmp	r2, r3
    1f2e:	d00c      	beq.n	1f4a <Reset_Handler+0x8a>
                for (; pDest < &_erelocate;) {
    1f30:	e007      	b.n	1f42 <Reset_Handler+0x82>
                        *pDest++ = *pSrc++;
    1f32:	683b      	ldr	r3, [r7, #0]
    1f34:	1d1a      	adds	r2, r3, #4
    1f36:	603a      	str	r2, [r7, #0]
    1f38:	687a      	ldr	r2, [r7, #4]
    1f3a:	1d11      	adds	r1, r2, #4
    1f3c:	6079      	str	r1, [r7, #4]
    1f3e:	6812      	ldr	r2, [r2, #0]
    1f40:	601a      	str	r2, [r3, #0]
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    1f42:	683a      	ldr	r2, [r7, #0]
    1f44:	4b13      	ldr	r3, [pc, #76]	; (1f94 <Reset_Handler+0xd4>)
    1f46:	429a      	cmp	r2, r3
    1f48:	d3f3      	bcc.n	1f32 <Reset_Handler+0x72>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    1f4a:	4b13      	ldr	r3, [pc, #76]	; (1f98 <Reset_Handler+0xd8>)
    1f4c:	603b      	str	r3, [r7, #0]
    1f4e:	e004      	b.n	1f5a <Reset_Handler+0x9a>
                *pDest++ = 0;
    1f50:	683b      	ldr	r3, [r7, #0]
    1f52:	1d1a      	adds	r2, r3, #4
    1f54:	603a      	str	r2, [r7, #0]
    1f56:	2200      	movs	r2, #0
    1f58:	601a      	str	r2, [r3, #0]
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    1f5a:	683a      	ldr	r2, [r7, #0]
    1f5c:	4b0f      	ldr	r3, [pc, #60]	; (1f9c <Reset_Handler+0xdc>)
    1f5e:	429a      	cmp	r2, r3
    1f60:	d3f6      	bcc.n	1f50 <Reset_Handler+0x90>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
    1f62:	4b0f      	ldr	r3, [pc, #60]	; (1fa0 <Reset_Handler+0xe0>)
    1f64:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    1f66:	4b0f      	ldr	r3, [pc, #60]	; (1fa4 <Reset_Handler+0xe4>)
    1f68:	687a      	ldr	r2, [r7, #4]
    1f6a:	217f      	movs	r1, #127	; 0x7f
    1f6c:	438a      	bics	r2, r1
    1f6e:	609a      	str	r2, [r3, #8]

        /* Initialize the C library */
        __libc_init_array();
    1f70:	4b0d      	ldr	r3, [pc, #52]	; (1fa8 <Reset_Handler+0xe8>)
    1f72:	4798      	blx	r3

        /* Branch to main function */
        main();
    1f74:	4b0d      	ldr	r3, [pc, #52]	; (1fac <Reset_Handler+0xec>)
    1f76:	4798      	blx	r3

        /* Infinite loop */
        //while (1);
}
    1f78:	46bd      	mov	sp, r7
    1f7a:	b002      	add	sp, #8
    1f7c:	bd80      	pop	{r7, pc}
    1f7e:	46c0      	nop			; (mov r8, r8)
    1f80:	41007000 	.word	0x41007000
    1f84:	41005000 	.word	0x41005000
    1f88:	41004800 	.word	0x41004800
    1f8c:	00002568 	.word	0x00002568
    1f90:	20000000 	.word	0x20000000
    1f94:	2000000c 	.word	0x2000000c
    1f98:	2000000c 	.word	0x2000000c
    1f9c:	2000005c 	.word	0x2000005c
    1fa0:	00000000 	.word	0x00000000
    1fa4:	e000ed00 	.word	0xe000ed00
    1fa8:	0000248d 	.word	0x0000248d
    1fac:	000022b9 	.word	0x000022b9

00001fb0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    1fb0:	b580      	push	{r7, lr}
    1fb2:	af00      	add	r7, sp, #0
        //while (1) {
        //}
}
    1fb4:	46bd      	mov	sp, r7
    1fb6:	bd80      	pop	{r7, pc}

00001fb8 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    1fb8:	b580      	push	{r7, lr}
    1fba:	b084      	sub	sp, #16
    1fbc:	af00      	add	r7, sp, #0
    1fbe:	1c02      	adds	r2, r0, #0
    1fc0:	1dfb      	adds	r3, r7, #7
    1fc2:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    1fc4:	230f      	movs	r3, #15
    1fc6:	18fb      	adds	r3, r7, r3
    1fc8:	1dfa      	adds	r2, r7, #7
    1fca:	7812      	ldrb	r2, [r2, #0]
    1fcc:	09d2      	lsrs	r2, r2, #7
    1fce:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    1fd0:	230e      	movs	r3, #14
    1fd2:	18fb      	adds	r3, r7, r3
    1fd4:	1dfa      	adds	r2, r7, #7
    1fd6:	7812      	ldrb	r2, [r2, #0]
    1fd8:	0952      	lsrs	r2, r2, #5
    1fda:	701a      	strb	r2, [r3, #0]

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    1fdc:	4b0d      	ldr	r3, [pc, #52]	; (2014 <STACK_SIZE+0x14>)
    1fde:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    1fe0:	230f      	movs	r3, #15
    1fe2:	18fb      	adds	r3, r7, r3
    1fe4:	781b      	ldrb	r3, [r3, #0]
    1fe6:	2b00      	cmp	r3, #0
    1fe8:	d10f      	bne.n	200a <STACK_SIZE+0xa>
		return &(ports[port_index]->Group[group_index]);
    1fea:	230f      	movs	r3, #15
    1fec:	18fb      	adds	r3, r7, r3
    1fee:	781b      	ldrb	r3, [r3, #0]
    1ff0:	009b      	lsls	r3, r3, #2
    1ff2:	2210      	movs	r2, #16
    1ff4:	4694      	mov	ip, r2
    1ff6:	44bc      	add	ip, r7
    1ff8:	4463      	add	r3, ip
    1ffa:	3b08      	subs	r3, #8
    1ffc:	681a      	ldr	r2, [r3, #0]
    1ffe:	230e      	movs	r3, #14
    2000:	18fb      	adds	r3, r7, r3
    2002:	781b      	ldrb	r3, [r3, #0]
    2004:	01db      	lsls	r3, r3, #7
    2006:	18d3      	adds	r3, r2, r3
    2008:	e000      	b.n	200c <STACK_SIZE+0xc>
	} else {
		Assert(false);
		return NULL;
    200a:	2300      	movs	r3, #0
	}
}
    200c:	1c18      	adds	r0, r3, #0
    200e:	46bd      	mov	sp, r7
    2010:	b004      	add	sp, #16
    2012:	bd80      	pop	{r7, pc}
    2014:	41004400 	.word	0x41004400

00002018 <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    2018:	b580      	push	{r7, lr}
    201a:	b082      	sub	sp, #8
    201c:	af00      	add	r7, sp, #0
    201e:	1c02      	adds	r2, r0, #0
    2020:	1dfb      	adds	r3, r7, #7
    2022:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    2024:	1dfb      	adds	r3, r7, #7
    2026:	781b      	ldrb	r3, [r3, #0]
    2028:	1c18      	adds	r0, r3, #0
    202a:	4b03      	ldr	r3, [pc, #12]	; (2038 <port_get_group_from_gpio_pin+0x20>)
    202c:	4798      	blx	r3
    202e:	1c03      	adds	r3, r0, #0
}
    2030:	1c18      	adds	r0, r3, #0
    2032:	46bd      	mov	sp, r7
    2034:	b002      	add	sp, #8
    2036:	bd80      	pop	{r7, pc}
    2038:	00001fb9 	.word	0x00001fb9

0000203c <port_get_config_defaults>:
 *
 *  \param[out] config  Configuration structure to initialize to default values
 */
static inline void port_get_config_defaults(
		struct port_config *const config)
{
    203c:	b580      	push	{r7, lr}
    203e:	b082      	sub	sp, #8
    2040:	af00      	add	r7, sp, #0
    2042:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    2044:	687b      	ldr	r3, [r7, #4]
    2046:	2200      	movs	r2, #0
    2048:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    204a:	687b      	ldr	r3, [r7, #4]
    204c:	2201      	movs	r2, #1
    204e:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
    2050:	687b      	ldr	r3, [r7, #4]
    2052:	2200      	movs	r2, #0
    2054:	709a      	strb	r2, [r3, #2]
}
    2056:	46bd      	mov	sp, r7
    2058:	b002      	add	sp, #8
    205a:	bd80      	pop	{r7, pc}

0000205c <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
    205c:	b580      	push	{r7, lr}
    205e:	b084      	sub	sp, #16
    2060:	af00      	add	r7, sp, #0
    2062:	1c02      	adds	r2, r0, #0
    2064:	1dfb      	adds	r3, r7, #7
    2066:	701a      	strb	r2, [r3, #0]
    2068:	1dbb      	adds	r3, r7, #6
    206a:	1c0a      	adds	r2, r1, #0
    206c:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    206e:	1dfb      	adds	r3, r7, #7
    2070:	781b      	ldrb	r3, [r3, #0]
    2072:	1c18      	adds	r0, r3, #0
    2074:	4b0c      	ldr	r3, [pc, #48]	; (20a8 <port_pin_set_output_level+0x4c>)
    2076:	4798      	blx	r3
    2078:	1c03      	adds	r3, r0, #0
    207a:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    207c:	1dfb      	adds	r3, r7, #7
    207e:	781b      	ldrb	r3, [r3, #0]
    2080:	221f      	movs	r2, #31
    2082:	4013      	ands	r3, r2
    2084:	2201      	movs	r2, #1
    2086:	409a      	lsls	r2, r3
    2088:	1c13      	adds	r3, r2, #0
    208a:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
    208c:	1dbb      	adds	r3, r7, #6
    208e:	781b      	ldrb	r3, [r3, #0]
    2090:	2b00      	cmp	r3, #0
    2092:	d003      	beq.n	209c <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    2094:	68fb      	ldr	r3, [r7, #12]
    2096:	68ba      	ldr	r2, [r7, #8]
    2098:	619a      	str	r2, [r3, #24]
    209a:	e002      	b.n	20a2 <port_pin_set_output_level+0x46>
	} else {
		port_base->OUTCLR.reg = pin_mask;
    209c:	68fb      	ldr	r3, [r7, #12]
    209e:	68ba      	ldr	r2, [r7, #8]
    20a0:	615a      	str	r2, [r3, #20]
	}
}
    20a2:	46bd      	mov	sp, r7
    20a4:	b004      	add	sp, #16
    20a6:	bd80      	pop	{r7, pc}
    20a8:	00002019 	.word	0x00002019

000020ac <spi_is_syncing>:
 * \retval false  Module synchronization is not ongoing
 *
 */
static inline bool spi_is_syncing(
		struct spi_module *const module)
{
    20ac:	b580      	push	{r7, lr}
    20ae:	b084      	sub	sp, #16
    20b0:	af00      	add	r7, sp, #0
    20b2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    20b4:	687b      	ldr	r3, [r7, #4]
    20b6:	681b      	ldr	r3, [r3, #0]
    20b8:	60fb      	str	r3, [r7, #12]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    20ba:	68fb      	ldr	r3, [r7, #12]
    20bc:	69db      	ldr	r3, [r3, #28]
    20be:	1e5a      	subs	r2, r3, #1
    20c0:	4193      	sbcs	r3, r2
    20c2:	b2db      	uxtb	r3, r3
#  else
	/* Return synchronization status */
	return (spi_module->STATUS.reg & SERCOM_SPI_STATUS_SYNCBUSY);
#  endif
}
    20c4:	1c18      	adds	r0, r3, #0
    20c6:	46bd      	mov	sp, r7
    20c8:	b004      	add	sp, #16
    20ca:	bd80      	pop	{r7, pc}

000020cc <spi_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void spi_get_config_defaults(
		struct spi_config *const config)
{
    20cc:	b580      	push	{r7, lr}
    20ce:	b082      	sub	sp, #8
    20d0:	af00      	add	r7, sp, #0
    20d2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    20d4:	687b      	ldr	r3, [r7, #4]
    20d6:	2201      	movs	r2, #1
    20d8:	701a      	strb	r2, [r3, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    20da:	687b      	ldr	r3, [r7, #4]
    20dc:	2200      	movs	r2, #0
    20de:	605a      	str	r2, [r3, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    20e0:	687b      	ldr	r3, [r7, #4]
    20e2:	2200      	movs	r2, #0
    20e4:	609a      	str	r2, [r3, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
    20e6:	687b      	ldr	r3, [r7, #4]
    20e8:	22c0      	movs	r2, #192	; 0xc0
    20ea:	0392      	lsls	r2, r2, #14
    20ec:	60da      	str	r2, [r3, #12]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    20ee:	687b      	ldr	r3, [r7, #4]
    20f0:	2200      	movs	r2, #0
    20f2:	741a      	strb	r2, [r3, #16]
	config->run_in_standby   = false;
    20f4:	687b      	ldr	r3, [r7, #4]
    20f6:	2200      	movs	r2, #0
    20f8:	745a      	strb	r2, [r3, #17]
	config->receiver_enable  = true;
    20fa:	687b      	ldr	r3, [r7, #4]
    20fc:	2201      	movs	r2, #1
    20fe:	749a      	strb	r2, [r3, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    2100:	687b      	ldr	r3, [r7, #4]
    2102:	2201      	movs	r2, #1
    2104:	74da      	strb	r2, [r3, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    2106:	687b      	ldr	r3, [r7, #4]
    2108:	2200      	movs	r2, #0
    210a:	751a      	strb	r2, [r3, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    210c:	687b      	ldr	r3, [r7, #4]
    210e:	2224      	movs	r2, #36	; 0x24
    2110:	2100      	movs	r1, #0
    2112:	5499      	strb	r1, [r3, r2]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    2114:	687b      	ldr	r3, [r7, #4]
    2116:	3318      	adds	r3, #24
    2118:	1c18      	adds	r0, r3, #0
    211a:	2100      	movs	r1, #0
    211c:	220c      	movs	r2, #12
    211e:	4b0a      	ldr	r3, [pc, #40]	; (2148 <spi_get_config_defaults+0x7c>)
    2120:	4798      	blx	r3

	/* Master config defaults */
	config->mode_specific.master.baudrate = 100000;
    2122:	687b      	ldr	r3, [r7, #4]
    2124:	4a09      	ldr	r2, [pc, #36]	; (214c <spi_get_config_defaults+0x80>)
    2126:	619a      	str	r2, [r3, #24]

	/* pinmux config defaults */
	config->pinmux_pad0 = PINMUX_DEFAULT;
    2128:	687b      	ldr	r3, [r7, #4]
    212a:	2200      	movs	r2, #0
    212c:	629a      	str	r2, [r3, #40]	; 0x28
	config->pinmux_pad1 = PINMUX_DEFAULT;
    212e:	687b      	ldr	r3, [r7, #4]
    2130:	2200      	movs	r2, #0
    2132:	62da      	str	r2, [r3, #44]	; 0x2c
	config->pinmux_pad2 = PINMUX_DEFAULT;
    2134:	687b      	ldr	r3, [r7, #4]
    2136:	2200      	movs	r2, #0
    2138:	631a      	str	r2, [r3, #48]	; 0x30
	config->pinmux_pad3 = PINMUX_DEFAULT;
    213a:	687b      	ldr	r3, [r7, #4]
    213c:	2200      	movs	r2, #0
    213e:	635a      	str	r2, [r3, #52]	; 0x34

};
    2140:	46bd      	mov	sp, r7
    2142:	b002      	add	sp, #8
    2144:	bd80      	pop	{r7, pc}
    2146:	46c0      	nop			; (mov r8, r8)
    2148:	000024d9 	.word	0x000024d9
    214c:	000186a0 	.word	0x000186a0

00002150 <spi_slave_inst_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void spi_slave_inst_get_config_defaults(
		struct spi_slave_inst_config *const config)
{
    2150:	b580      	push	{r7, lr}
    2152:	b082      	sub	sp, #8
    2154:	af00      	add	r7, sp, #0
    2156:	6078      	str	r0, [r7, #4]
	Assert(config);

	config->ss_pin          = 10;
    2158:	687b      	ldr	r3, [r7, #4]
    215a:	220a      	movs	r2, #10
    215c:	701a      	strb	r2, [r3, #0]
	config->address_enabled = false;
    215e:	687b      	ldr	r3, [r7, #4]
    2160:	2200      	movs	r2, #0
    2162:	705a      	strb	r2, [r3, #1]
	config->address         = 0;
    2164:	687b      	ldr	r3, [r7, #4]
    2166:	2200      	movs	r2, #0
    2168:	709a      	strb	r2, [r3, #2]
}
    216a:	46bd      	mov	sp, r7
    216c:	b002      	add	sp, #8
    216e:	bd80      	pop	{r7, pc}

00002170 <spi_attach_slave>:
 *
 */
static inline void spi_attach_slave(
		struct spi_slave_inst *const slave,
		struct spi_slave_inst_config *const config)
{
    2170:	b580      	push	{r7, lr}
    2172:	b084      	sub	sp, #16
    2174:	af00      	add	r7, sp, #0
    2176:	6078      	str	r0, [r7, #4]
    2178:	6039      	str	r1, [r7, #0]
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
    217a:	683b      	ldr	r3, [r7, #0]
    217c:	781a      	ldrb	r2, [r3, #0]
    217e:	687b      	ldr	r3, [r7, #4]
    2180:	701a      	strb	r2, [r3, #0]
	slave->address_enabled = config->address_enabled;
    2182:	683b      	ldr	r3, [r7, #0]
    2184:	785a      	ldrb	r2, [r3, #1]
    2186:	687b      	ldr	r3, [r7, #4]
    2188:	705a      	strb	r2, [r3, #1]
	slave->address         = config->address;
    218a:	683b      	ldr	r3, [r7, #0]
    218c:	789a      	ldrb	r2, [r3, #2]
    218e:	687b      	ldr	r3, [r7, #4]
    2190:	709a      	strb	r2, [r3, #2]

	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
    2192:	230c      	movs	r3, #12
    2194:	18fb      	adds	r3, r7, r3
    2196:	1c18      	adds	r0, r3, #0
    2198:	4b0b      	ldr	r3, [pc, #44]	; (21c8 <spi_attach_slave+0x58>)
    219a:	4798      	blx	r3

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    219c:	230c      	movs	r3, #12
    219e:	18fb      	adds	r3, r7, r3
    21a0:	2201      	movs	r2, #1
    21a2:	701a      	strb	r2, [r3, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
    21a4:	687b      	ldr	r3, [r7, #4]
    21a6:	781a      	ldrb	r2, [r3, #0]
    21a8:	230c      	movs	r3, #12
    21aa:	18fb      	adds	r3, r7, r3
    21ac:	1c10      	adds	r0, r2, #0
    21ae:	1c19      	adds	r1, r3, #0
    21b0:	4b06      	ldr	r3, [pc, #24]	; (21cc <spi_attach_slave+0x5c>)
    21b2:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    21b4:	687b      	ldr	r3, [r7, #4]
    21b6:	781b      	ldrb	r3, [r3, #0]
    21b8:	1c18      	adds	r0, r3, #0
    21ba:	2101      	movs	r1, #1
    21bc:	4b04      	ldr	r3, [pc, #16]	; (21d0 <spi_attach_slave+0x60>)
    21be:	4798      	blx	r3
}
    21c0:	46bd      	mov	sp, r7
    21c2:	b004      	add	sp, #16
    21c4:	bd80      	pop	{r7, pc}
    21c6:	46c0      	nop			; (mov r8, r8)
    21c8:	0000203d 	.word	0x0000203d
    21cc:	00000309 	.word	0x00000309
    21d0:	0000205d 	.word	0x0000205d

000021d4 <spi_enable>:
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
static inline void spi_enable(
		struct spi_module *const module)
{
    21d4:	b580      	push	{r7, lr}
    21d6:	b084      	sub	sp, #16
    21d8:	af00      	add	r7, sp, #0
    21da:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    21dc:	687b      	ldr	r3, [r7, #4]
    21de:	681b      	ldr	r3, [r3, #0]
    21e0:	60fb      	str	r3, [r7, #12]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
    21e2:	46c0      	nop			; (mov r8, r8)
    21e4:	687b      	ldr	r3, [r7, #4]
    21e6:	1c18      	adds	r0, r3, #0
    21e8:	4b06      	ldr	r3, [pc, #24]	; (2204 <spi_enable+0x30>)
    21ea:	4798      	blx	r3
    21ec:	1e03      	subs	r3, r0, #0
    21ee:	d1f9      	bne.n	21e4 <spi_enable+0x10>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    21f0:	68fb      	ldr	r3, [r7, #12]
    21f2:	681b      	ldr	r3, [r3, #0]
    21f4:	2202      	movs	r2, #2
    21f6:	431a      	orrs	r2, r3
    21f8:	68fb      	ldr	r3, [r7, #12]
    21fa:	601a      	str	r2, [r3, #0]
}
    21fc:	46bd      	mov	sp, r7
    21fe:	b004      	add	sp, #16
    2200:	bd80      	pop	{r7, pc}
    2202:	46c0      	nop			; (mov r8, r8)
    2204:	000020ad 	.word	0x000020ad

00002208 <configure_spi_master>:

void configure_spi_master(void);

//! [configure_spi]
void configure_spi_master(void)
{
    2208:	b590      	push	{r4, r7, lr}
    220a:	b091      	sub	sp, #68	; 0x44
    220c:	af00      	add	r7, sp, #0
//! [slave_config]
	struct spi_slave_inst_config slave_dev_config;
//! [slave_config]
	/* Configure and initialize software device instance of peripheral slave */
//! [slave_conf_defaults]
	spi_slave_inst_get_config_defaults(&slave_dev_config);
    220e:	1c3b      	adds	r3, r7, #0
    2210:	1c18      	adds	r0, r3, #0
    2212:	4b1c      	ldr	r3, [pc, #112]	; (2284 <configure_spi_master+0x7c>)
    2214:	4798      	blx	r3
//! [slave_conf_defaults]
//! [ss_pin]
	slave_dev_config.ss_pin = SLAVE_SELECT_PIN;
    2216:	1c3b      	adds	r3, r7, #0
    2218:	2205      	movs	r2, #5
    221a:	701a      	strb	r2, [r3, #0]
//! [ss_pin]
//! [slave_init]
	spi_attach_slave(&slave, &slave_dev_config);
    221c:	4a1a      	ldr	r2, [pc, #104]	; (2288 <configure_spi_master+0x80>)
    221e:	1c3b      	adds	r3, r7, #0
    2220:	1c10      	adds	r0, r2, #0
    2222:	1c19      	adds	r1, r3, #0
    2224:	4b19      	ldr	r3, [pc, #100]	; (228c <configure_spi_master+0x84>)
    2226:	4798      	blx	r3
//! [slave_init]
	/* Configure, initialize and enable SERCOM SPI module */
//! [conf_defaults]
	spi_get_config_defaults(&config_spi_master);
    2228:	1d3b      	adds	r3, r7, #4
    222a:	1c18      	adds	r0, r3, #0
    222c:	4b18      	ldr	r3, [pc, #96]	; (2290 <configure_spi_master+0x88>)
    222e:	4798      	blx	r3

//! [conf_defaults]
//! [mux_setting]
	config_spi_master.mux_setting = EXT1_SPI_SERCOM_MUX_SETTING;
    2230:	1d3b      	adds	r3, r7, #4
    2232:	2280      	movs	r2, #128	; 0x80
    2234:	0252      	lsls	r2, r2, #9
    2236:	60da      	str	r2, [r3, #12]
//! [mux_setting]
	/* Configure pad 0 for data in */
//! [di]
	config_spi_master.pinmux_pad0 = EXT1_SPI_SERCOM_PINMUX_PAD0;
    2238:	1d3b      	adds	r3, r7, #4
    223a:	4a16      	ldr	r2, [pc, #88]	; (2294 <configure_spi_master+0x8c>)
    223c:	629a      	str	r2, [r3, #40]	; 0x28
//! [di]
	/* Configure pad 1 as unused */
//! [ss]
	config_spi_master.pinmux_pad1 = PINMUX_UNUSED;
    223e:	1d3b      	adds	r3, r7, #4
    2240:	2201      	movs	r2, #1
    2242:	4252      	negs	r2, r2
    2244:	62da      	str	r2, [r3, #44]	; 0x2c
//! [ss]
	/* Configure pad 2 for data out */
//! [do]
	config_spi_master.pinmux_pad2 = EXT1_SPI_SERCOM_PINMUX_PAD2;
    2246:	1d3b      	adds	r3, r7, #4
    2248:	4a13      	ldr	r2, [pc, #76]	; (2298 <configure_spi_master+0x90>)
    224a:	631a      	str	r2, [r3, #48]	; 0x30
//! [do]
	/* Configure pad 3 for SCK */
//! [sck]
	config_spi_master.pinmux_pad3 = EXT1_SPI_SERCOM_PINMUX_PAD3;
    224c:	1d3b      	adds	r3, r7, #4
    224e:	4a13      	ldr	r2, [pc, #76]	; (229c <configure_spi_master+0x94>)
    2250:	635a      	str	r2, [r3, #52]	; 0x34
//! [sck]
//! [init]
	spi_init(&spi_master_instance, EXT1_SPI_MODULE, &config_spi_master);
    2252:	4a13      	ldr	r2, [pc, #76]	; (22a0 <configure_spi_master+0x98>)
    2254:	4913      	ldr	r1, [pc, #76]	; (22a4 <configure_spi_master+0x9c>)
    2256:	1d3b      	adds	r3, r7, #4
    2258:	1c10      	adds	r0, r2, #0
    225a:	1c1a      	adds	r2, r3, #0
    225c:	4b12      	ldr	r3, [pc, #72]	; (22a8 <configure_spi_master+0xa0>)
    225e:	4798      	blx	r3
//! [init]

//! [enable]
	enum status_code code = spi_set_baudrate(&spi_master_instance, 1000000);
    2260:	233f      	movs	r3, #63	; 0x3f
    2262:	18fc      	adds	r4, r7, r3
    2264:	4b0e      	ldr	r3, [pc, #56]	; (22a0 <configure_spi_master+0x98>)
    2266:	4a11      	ldr	r2, [pc, #68]	; (22ac <configure_spi_master+0xa4>)
    2268:	1c18      	adds	r0, r3, #0
    226a:	1c11      	adds	r1, r2, #0
    226c:	4b10      	ldr	r3, [pc, #64]	; (22b0 <configure_spi_master+0xa8>)
    226e:	4798      	blx	r3
    2270:	1c03      	adds	r3, r0, #0
    2272:	7023      	strb	r3, [r4, #0]

	spi_enable(&spi_master_instance);
    2274:	4b0a      	ldr	r3, [pc, #40]	; (22a0 <configure_spi_master+0x98>)
    2276:	1c18      	adds	r0, r3, #0
    2278:	4b0e      	ldr	r3, [pc, #56]	; (22b4 <configure_spi_master+0xac>)
    227a:	4798      	blx	r3
//! [enable]

}
    227c:	46bd      	mov	sp, r7
    227e:	b011      	add	sp, #68	; 0x44
    2280:	bd90      	pop	{r4, r7, pc}
    2282:	46c0      	nop			; (mov r8, r8)
    2284:	00002151 	.word	0x00002151
    2288:	20000058 	.word	0x20000058
    228c:	00002171 	.word	0x00002171
    2290:	000020cd 	.word	0x000020cd
    2294:	00040003 	.word	0x00040003
    2298:	00060003 	.word	0x00060003
    229c:	00070003 	.word	0x00070003
    22a0:	2000004c 	.word	0x2000004c
    22a4:	42000800 	.word	0x42000800
    22a8:	00000f21 	.word	0x00000f21
    22ac:	000f4240 	.word	0x000f4240
    22b0:	00000a69 	.word	0x00000a69
    22b4:	000021d5 	.word	0x000021d5

000022b8 <main>:
//! [configure_spi]

int main(void)
{
    22b8:	b5b0      	push	{r4, r5, r7, lr}
    22ba:	b084      	sub	sp, #16
    22bc:	af00      	add	r7, sp, #0
//! [main_setup]
//! [system_init]
	system_init();
    22be:	4b21      	ldr	r3, [pc, #132]	; (2344 <main+0x8c>)
    22c0:	4798      	blx	r3
//! [system_init]
//! [run_config]
	configure_spi_master();
    22c2:	4b21      	ldr	r3, [pc, #132]	; (2348 <main+0x90>)
    22c4:	4798      	blx	r3
	static uint8_t read1[4] = {
		0x03, 0x00, 0x00, 0x00
	};
	static uint8_t enable = 0x06;
	static uint8_t status[6] = {0x05, 0x06, 0x06, 0x06, 0x06, 0x06, 0x06, 0x06, 0x06, 0x06};
	spi_select_slave(&spi_master_instance, &slave, false);
    22c6:	4a21      	ldr	r2, [pc, #132]	; (234c <main+0x94>)
    22c8:	4b21      	ldr	r3, [pc, #132]	; (2350 <main+0x98>)
    22ca:	1c10      	adds	r0, r2, #0
    22cc:	1c19      	adds	r1, r3, #0
    22ce:	2200      	movs	r2, #0
    22d0:	4b20      	ldr	r3, [pc, #128]	; (2354 <main+0x9c>)
    22d2:	4798      	blx	r3
	spi_select_slave(&spi_master_instance, &slave, true);
    22d4:	4a1d      	ldr	r2, [pc, #116]	; (234c <main+0x94>)
    22d6:	4b1e      	ldr	r3, [pc, #120]	; (2350 <main+0x98>)
    22d8:	1c10      	adds	r0, r2, #0
    22da:	1c19      	adds	r1, r3, #0
    22dc:	2201      	movs	r2, #1
    22de:	4b1d      	ldr	r3, [pc, #116]	; (2354 <main+0x9c>)
    22e0:	4798      	blx	r3
	enum status_code code_1 = spi_write_buffer_wait(&spi_master_instance, &enable, 1);
    22e2:	230f      	movs	r3, #15
    22e4:	18fc      	adds	r4, r7, r3
    22e6:	4a19      	ldr	r2, [pc, #100]	; (234c <main+0x94>)
    22e8:	4b1b      	ldr	r3, [pc, #108]	; (2358 <main+0xa0>)
    22ea:	1c10      	adds	r0, r2, #0
    22ec:	1c19      	adds	r1, r3, #0
    22ee:	2201      	movs	r2, #1
    22f0:	4b1a      	ldr	r3, [pc, #104]	; (235c <main+0xa4>)
    22f2:	4798      	blx	r3
    22f4:	1c03      	adds	r3, r0, #0
    22f6:	7023      	strb	r3, [r4, #0]
	spi_select_slave(&spi_master_instance, &slave, false);
    22f8:	4a14      	ldr	r2, [pc, #80]	; (234c <main+0x94>)
    22fa:	4b15      	ldr	r3, [pc, #84]	; (2350 <main+0x98>)
    22fc:	1c10      	adds	r0, r2, #0
    22fe:	1c19      	adds	r1, r3, #0
    2300:	2200      	movs	r2, #0
    2302:	4b14      	ldr	r3, [pc, #80]	; (2354 <main+0x9c>)
    2304:	4798      	blx	r3
	//spi_select_slave(&spi_master_instance, &slave, false);
//! [deselect_slave]
	int temp[2];
//! [inf_loop]
	while (true) {
		spi_select_slave(&spi_master_instance, &slave, true);
    2306:	4a11      	ldr	r2, [pc, #68]	; (234c <main+0x94>)
    2308:	4b11      	ldr	r3, [pc, #68]	; (2350 <main+0x98>)
    230a:	1c10      	adds	r0, r2, #0
    230c:	1c19      	adds	r1, r3, #0
    230e:	2201      	movs	r2, #1
    2310:	4b10      	ldr	r3, [pc, #64]	; (2354 <main+0x9c>)
    2312:	4798      	blx	r3
		enum status_code code_2 = spi_transceive_buffer_wait(&spi_master_instance, status, &temp, 2);
    2314:	230e      	movs	r3, #14
    2316:	18fc      	adds	r4, r7, r3
    2318:	490c      	ldr	r1, [pc, #48]	; (234c <main+0x94>)
    231a:	4a11      	ldr	r2, [pc, #68]	; (2360 <main+0xa8>)
    231c:	1c3b      	adds	r3, r7, #0
    231e:	1c08      	adds	r0, r1, #0
    2320:	1c11      	adds	r1, r2, #0
    2322:	1c1a      	adds	r2, r3, #0
    2324:	2302      	movs	r3, #2
    2326:	4d0f      	ldr	r5, [pc, #60]	; (2364 <main+0xac>)
    2328:	47a8      	blx	r5
    232a:	1c03      	adds	r3, r0, #0
    232c:	7023      	strb	r3, [r4, #0]
		/*for (int i = 0; i < 10; ++i){
			int data;
			enum status_code code_4 = spi_read(&spi_master_instance, &data);
			rx[i] = data;	
		}*/
		spi_select_slave(&spi_master_instance, &slave, false);
    232e:	4a07      	ldr	r2, [pc, #28]	; (234c <main+0x94>)
    2330:	4b07      	ldr	r3, [pc, #28]	; (2350 <main+0x98>)
    2332:	1c10      	adds	r0, r2, #0
    2334:	1c19      	adds	r1, r3, #0
    2336:	2200      	movs	r2, #0
    2338:	4b06      	ldr	r3, [pc, #24]	; (2354 <main+0x9c>)
    233a:	4798      	blx	r3
		int a = 9 ;
    233c:	2309      	movs	r3, #9
    233e:	60bb      	str	r3, [r7, #8]
	}
    2340:	e7e1      	b.n	2306 <main+0x4e>
    2342:	46c0      	nop			; (mov r8, r8)
    2344:	00001e99 	.word	0x00001e99
    2348:	00002209 	.word	0x00002209
    234c:	2000004c 	.word	0x2000004c
    2350:	20000058 	.word	0x20000058
    2354:	00001015 	.word	0x00001015
    2358:	20000001 	.word	0x20000001
    235c:	00001105 	.word	0x00001105
    2360:	20000004 	.word	0x20000004
    2364:	0000123d 	.word	0x0000123d

00002368 <__aeabi_uidiv>:
    2368:	2200      	movs	r2, #0
    236a:	0843      	lsrs	r3, r0, #1
    236c:	428b      	cmp	r3, r1
    236e:	d374      	bcc.n	245a <__aeabi_uidiv+0xf2>
    2370:	0903      	lsrs	r3, r0, #4
    2372:	428b      	cmp	r3, r1
    2374:	d35f      	bcc.n	2436 <__aeabi_uidiv+0xce>
    2376:	0a03      	lsrs	r3, r0, #8
    2378:	428b      	cmp	r3, r1
    237a:	d344      	bcc.n	2406 <__aeabi_uidiv+0x9e>
    237c:	0b03      	lsrs	r3, r0, #12
    237e:	428b      	cmp	r3, r1
    2380:	d328      	bcc.n	23d4 <__aeabi_uidiv+0x6c>
    2382:	0c03      	lsrs	r3, r0, #16
    2384:	428b      	cmp	r3, r1
    2386:	d30d      	bcc.n	23a4 <__aeabi_uidiv+0x3c>
    2388:	22ff      	movs	r2, #255	; 0xff
    238a:	0209      	lsls	r1, r1, #8
    238c:	ba12      	rev	r2, r2
    238e:	0c03      	lsrs	r3, r0, #16
    2390:	428b      	cmp	r3, r1
    2392:	d302      	bcc.n	239a <__aeabi_uidiv+0x32>
    2394:	1212      	asrs	r2, r2, #8
    2396:	0209      	lsls	r1, r1, #8
    2398:	d065      	beq.n	2466 <__aeabi_uidiv+0xfe>
    239a:	0b03      	lsrs	r3, r0, #12
    239c:	428b      	cmp	r3, r1
    239e:	d319      	bcc.n	23d4 <__aeabi_uidiv+0x6c>
    23a0:	e000      	b.n	23a4 <__aeabi_uidiv+0x3c>
    23a2:	0a09      	lsrs	r1, r1, #8
    23a4:	0bc3      	lsrs	r3, r0, #15
    23a6:	428b      	cmp	r3, r1
    23a8:	d301      	bcc.n	23ae <__aeabi_uidiv+0x46>
    23aa:	03cb      	lsls	r3, r1, #15
    23ac:	1ac0      	subs	r0, r0, r3
    23ae:	4152      	adcs	r2, r2
    23b0:	0b83      	lsrs	r3, r0, #14
    23b2:	428b      	cmp	r3, r1
    23b4:	d301      	bcc.n	23ba <__aeabi_uidiv+0x52>
    23b6:	038b      	lsls	r3, r1, #14
    23b8:	1ac0      	subs	r0, r0, r3
    23ba:	4152      	adcs	r2, r2
    23bc:	0b43      	lsrs	r3, r0, #13
    23be:	428b      	cmp	r3, r1
    23c0:	d301      	bcc.n	23c6 <__aeabi_uidiv+0x5e>
    23c2:	034b      	lsls	r3, r1, #13
    23c4:	1ac0      	subs	r0, r0, r3
    23c6:	4152      	adcs	r2, r2
    23c8:	0b03      	lsrs	r3, r0, #12
    23ca:	428b      	cmp	r3, r1
    23cc:	d301      	bcc.n	23d2 <__aeabi_uidiv+0x6a>
    23ce:	030b      	lsls	r3, r1, #12
    23d0:	1ac0      	subs	r0, r0, r3
    23d2:	4152      	adcs	r2, r2
    23d4:	0ac3      	lsrs	r3, r0, #11
    23d6:	428b      	cmp	r3, r1
    23d8:	d301      	bcc.n	23de <__aeabi_uidiv+0x76>
    23da:	02cb      	lsls	r3, r1, #11
    23dc:	1ac0      	subs	r0, r0, r3
    23de:	4152      	adcs	r2, r2
    23e0:	0a83      	lsrs	r3, r0, #10
    23e2:	428b      	cmp	r3, r1
    23e4:	d301      	bcc.n	23ea <__aeabi_uidiv+0x82>
    23e6:	028b      	lsls	r3, r1, #10
    23e8:	1ac0      	subs	r0, r0, r3
    23ea:	4152      	adcs	r2, r2
    23ec:	0a43      	lsrs	r3, r0, #9
    23ee:	428b      	cmp	r3, r1
    23f0:	d301      	bcc.n	23f6 <__aeabi_uidiv+0x8e>
    23f2:	024b      	lsls	r3, r1, #9
    23f4:	1ac0      	subs	r0, r0, r3
    23f6:	4152      	adcs	r2, r2
    23f8:	0a03      	lsrs	r3, r0, #8
    23fa:	428b      	cmp	r3, r1
    23fc:	d301      	bcc.n	2402 <__aeabi_uidiv+0x9a>
    23fe:	020b      	lsls	r3, r1, #8
    2400:	1ac0      	subs	r0, r0, r3
    2402:	4152      	adcs	r2, r2
    2404:	d2cd      	bcs.n	23a2 <__aeabi_uidiv+0x3a>
    2406:	09c3      	lsrs	r3, r0, #7
    2408:	428b      	cmp	r3, r1
    240a:	d301      	bcc.n	2410 <__aeabi_uidiv+0xa8>
    240c:	01cb      	lsls	r3, r1, #7
    240e:	1ac0      	subs	r0, r0, r3
    2410:	4152      	adcs	r2, r2
    2412:	0983      	lsrs	r3, r0, #6
    2414:	428b      	cmp	r3, r1
    2416:	d301      	bcc.n	241c <__aeabi_uidiv+0xb4>
    2418:	018b      	lsls	r3, r1, #6
    241a:	1ac0      	subs	r0, r0, r3
    241c:	4152      	adcs	r2, r2
    241e:	0943      	lsrs	r3, r0, #5
    2420:	428b      	cmp	r3, r1
    2422:	d301      	bcc.n	2428 <__aeabi_uidiv+0xc0>
    2424:	014b      	lsls	r3, r1, #5
    2426:	1ac0      	subs	r0, r0, r3
    2428:	4152      	adcs	r2, r2
    242a:	0903      	lsrs	r3, r0, #4
    242c:	428b      	cmp	r3, r1
    242e:	d301      	bcc.n	2434 <__aeabi_uidiv+0xcc>
    2430:	010b      	lsls	r3, r1, #4
    2432:	1ac0      	subs	r0, r0, r3
    2434:	4152      	adcs	r2, r2
    2436:	08c3      	lsrs	r3, r0, #3
    2438:	428b      	cmp	r3, r1
    243a:	d301      	bcc.n	2440 <__aeabi_uidiv+0xd8>
    243c:	00cb      	lsls	r3, r1, #3
    243e:	1ac0      	subs	r0, r0, r3
    2440:	4152      	adcs	r2, r2
    2442:	0883      	lsrs	r3, r0, #2
    2444:	428b      	cmp	r3, r1
    2446:	d301      	bcc.n	244c <__aeabi_uidiv+0xe4>
    2448:	008b      	lsls	r3, r1, #2
    244a:	1ac0      	subs	r0, r0, r3
    244c:	4152      	adcs	r2, r2
    244e:	0843      	lsrs	r3, r0, #1
    2450:	428b      	cmp	r3, r1
    2452:	d301      	bcc.n	2458 <__aeabi_uidiv+0xf0>
    2454:	004b      	lsls	r3, r1, #1
    2456:	1ac0      	subs	r0, r0, r3
    2458:	4152      	adcs	r2, r2
    245a:	1a41      	subs	r1, r0, r1
    245c:	d200      	bcs.n	2460 <__aeabi_uidiv+0xf8>
    245e:	4601      	mov	r1, r0
    2460:	4152      	adcs	r2, r2
    2462:	4610      	mov	r0, r2
    2464:	4770      	bx	lr
    2466:	e7ff      	b.n	2468 <__aeabi_uidiv+0x100>
    2468:	b501      	push	{r0, lr}
    246a:	2000      	movs	r0, #0
    246c:	f000 f80c 	bl	2488 <__aeabi_idiv0>
    2470:	bd02      	pop	{r1, pc}
    2472:	46c0      	nop			; (mov r8, r8)

00002474 <__aeabi_uidivmod>:
    2474:	2900      	cmp	r1, #0
    2476:	d0f7      	beq.n	2468 <__aeabi_uidiv+0x100>
    2478:	b503      	push	{r0, r1, lr}
    247a:	f7ff ff75 	bl	2368 <__aeabi_uidiv>
    247e:	bc0e      	pop	{r1, r2, r3}
    2480:	4342      	muls	r2, r0
    2482:	1a89      	subs	r1, r1, r2
    2484:	4718      	bx	r3
    2486:	46c0      	nop			; (mov r8, r8)

00002488 <__aeabi_idiv0>:
    2488:	4770      	bx	lr
    248a:	46c0      	nop			; (mov r8, r8)

0000248c <__libc_init_array>:
    248c:	4b0e      	ldr	r3, [pc, #56]	; (24c8 <__libc_init_array+0x3c>)
    248e:	b570      	push	{r4, r5, r6, lr}
    2490:	2500      	movs	r5, #0
    2492:	1c1e      	adds	r6, r3, #0
    2494:	4c0d      	ldr	r4, [pc, #52]	; (24cc <__libc_init_array+0x40>)
    2496:	1ae4      	subs	r4, r4, r3
    2498:	10a4      	asrs	r4, r4, #2
    249a:	42a5      	cmp	r5, r4
    249c:	d004      	beq.n	24a8 <__libc_init_array+0x1c>
    249e:	00ab      	lsls	r3, r5, #2
    24a0:	58f3      	ldr	r3, [r6, r3]
    24a2:	4798      	blx	r3
    24a4:	3501      	adds	r5, #1
    24a6:	e7f8      	b.n	249a <__libc_init_array+0xe>
    24a8:	f000 f84e 	bl	2548 <_init>
    24ac:	4b08      	ldr	r3, [pc, #32]	; (24d0 <__libc_init_array+0x44>)
    24ae:	2500      	movs	r5, #0
    24b0:	1c1e      	adds	r6, r3, #0
    24b2:	4c08      	ldr	r4, [pc, #32]	; (24d4 <__libc_init_array+0x48>)
    24b4:	1ae4      	subs	r4, r4, r3
    24b6:	10a4      	asrs	r4, r4, #2
    24b8:	42a5      	cmp	r5, r4
    24ba:	d004      	beq.n	24c6 <__libc_init_array+0x3a>
    24bc:	00ab      	lsls	r3, r5, #2
    24be:	58f3      	ldr	r3, [r6, r3]
    24c0:	4798      	blx	r3
    24c2:	3501      	adds	r5, #1
    24c4:	e7f8      	b.n	24b8 <__libc_init_array+0x2c>
    24c6:	bd70      	pop	{r4, r5, r6, pc}
    24c8:	00002554 	.word	0x00002554
    24cc:	00002554 	.word	0x00002554
    24d0:	00002554 	.word	0x00002554
    24d4:	00002558 	.word	0x00002558

000024d8 <memset>:
    24d8:	1c03      	adds	r3, r0, #0
    24da:	1882      	adds	r2, r0, r2
    24dc:	4293      	cmp	r3, r2
    24de:	d002      	beq.n	24e6 <memset+0xe>
    24e0:	7019      	strb	r1, [r3, #0]
    24e2:	3301      	adds	r3, #1
    24e4:	e7fa      	b.n	24dc <memset+0x4>
    24e6:	4770      	bx	lr
    24e8:	42000800 	.word	0x42000800
    24ec:	42000c00 	.word	0x42000c00
    24f0:	42001000 	.word	0x42001000
    24f4:	42001400 	.word	0x42001400
    24f8:	42001800 	.word	0x42001800
    24fc:	42001c00 	.word	0x42001c00
    2500:	0000155a 	.word	0x0000155a
    2504:	000015d6 	.word	0x000015d6
    2508:	000015d6 	.word	0x000015d6
    250c:	0000157c 	.word	0x0000157c
    2510:	00001576 	.word	0x00001576
    2514:	00001582 	.word	0x00001582
    2518:	00001560 	.word	0x00001560
    251c:	00001588 	.word	0x00001588
    2520:	000015bc 	.word	0x000015bc
    2524:	000016b0 	.word	0x000016b0
    2528:	00001700 	.word	0x00001700
    252c:	00001700 	.word	0x00001700
    2530:	000016fc 	.word	0x000016fc
    2534:	000016a2 	.word	0x000016a2
    2538:	000016c2 	.word	0x000016c2
    253c:	00001692 	.word	0x00001692
    2540:	000016d4 	.word	0x000016d4
    2544:	000016e6 	.word	0x000016e6

00002548 <_init>:
    2548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    254a:	46c0      	nop			; (mov r8, r8)
    254c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    254e:	bc08      	pop	{r3}
    2550:	469e      	mov	lr, r3
    2552:	4770      	bx	lr

00002554 <__init_array_start>:
    2554:	000000d9 	.word	0x000000d9

00002558 <_fini>:
    2558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    255a:	46c0      	nop			; (mov r8, r8)
    255c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    255e:	bc08      	pop	{r3}
    2560:	469e      	mov	lr, r3
    2562:	4770      	bx	lr

00002564 <__fini_array_start>:
    2564:	000000b1 	.word	0x000000b1
