$date
	Wed Aug 14 16:37:17 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Mux_tb $end
$var wire 1 ! Out $end
$var reg 4 " In [3:0] $end
$var reg 2 # Sel [1:0] $end
$var integer 32 $ i [31:0] $end
$scope module mux0 $end
$var wire 4 % In [3:0] $end
$var wire 2 & Sel [1:0] $end
$var reg 1 ! Out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b1001 %
b0 $
b0 #
b1001 "
1!
$end
#500
0!
b1 #
b1 &
b1 $
#1000
b10 #
b10 &
b10 $
#1500
1!
b11 #
b11 &
b11 $
#2000
b100 $
#2500
