# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../assignment-1.gen/sources_1/bd/uart_rx_design/ipshared/30ef" \
"../../../../assignment-1.srcs/sources_1/new/uart_rx.sv" \
"../../../../assignment-1.srcs/sim/new/uart_rx_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
