{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 23 20:35:20 2021 " "Info: Processing started: Fri Apr 23 20:35:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst1~latch " "Warning: Node \"inst1~latch\" is a latch" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2~latch " "Warning: Node \"inst2~latch\" is a latch" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst~latch " "Warning: Node \"inst~latch\" is a latch" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 232 296 256 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "pre " "Info: Assuming node \"pre\" is an undefined clock" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -184 24 192 -168 "pre" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "pre" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "clr " "Info: Assuming node \"clr\" is an undefined clock" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 304 8 176 320 "clr" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clr" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "d1 " "Info: Assuming node \"d1\" is an undefined clock" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -80 24 192 -64 "d1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "d1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 208 24 192 224 "clk" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "d0 " "Info: Assuming node \"d0\" is an undefined clock" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -24 24 192 -8 "d0" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "d0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "10 " "Warning: Found 10 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst~latch " "Info: Detected ripple clock \"inst~latch\" as buffer" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 232 296 256 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst1~latch " "Info: Detected ripple clock \"inst1~latch\" as buffer" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst1~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst~_emulated " "Info: Detected ripple clock \"inst~_emulated\" as buffer" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 232 296 256 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst18 " "Info: Detected gated clock \"inst18\" as buffer" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -8 520 584 40 "inst18" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst11 " "Info: Detected gated clock \"inst11\" as buffer" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 280 200 264 328 "inst11" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst~head_lut " "Info: Detected gated clock \"inst~head_lut\" as buffer" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 232 296 256 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst12 " "Info: Detected gated clock \"inst12\" as buffer" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 344 352 416 392 "inst12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst1~_emulated " "Info: Detected ripple clock \"inst1~_emulated\" as buffer" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst1~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst19 " "Info: Detected gated clock \"inst19\" as buffer" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -72 520 584 -24 "inst19" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst1~head_lut " "Info: Detected gated clock \"inst1~head_lut\" as buffer" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst1~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "pre register inst2~_emulated register inst2~_emulated 241.95 MHz 4.133 ns Internal " "Info: Clock \"pre\" has Internal fmax of 241.95 MHz between source register \"inst2~_emulated\" and destination register \"inst2~_emulated\" (period= 4.133 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.332 ns + Longest register register " "Info: + Longest register to register delay is 1.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2~_emulated 1 REG LCFF_X24_Y3_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y3_N1; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.206 ns) 0.633 ns inst2~head_lut 2 COMB LCCOMB_X24_Y3_N26 2 " "Info: 2: + IC(0.427 ns) + CELL(0.206 ns) = 0.633 ns; Loc. = LCCOMB_X24_Y3_N26; Fanout = 2; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 1.224 ns inst2~data_lut 3 COMB LCCOMB_X24_Y3_N0 1 " "Info: 3: + IC(0.385 ns) + CELL(0.206 ns) = 1.224 ns; Loc. = LCCOMB_X24_Y3_N0; Fanout = 1; COMB Node = 'inst2~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { inst2~head_lut inst2~data_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.332 ns inst2~_emulated 4 REG LCFF_X24_Y3_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.332 ns; Loc. = LCFF_X24_Y3_N1; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.04 % ) " "Info: Total cell delay = 0.520 ns ( 39.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.812 ns ( 60.96 % ) " "Info: Total interconnect delay = 0.812 ns ( 60.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.332 ns" { inst2~_emulated inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.332 ns" { inst2~_emulated {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.427ns 0.385ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.537 ns - Smallest " "Info: - Smallest clock skew is -2.537 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pre destination 4.197 ns + Shortest register " "Info: + Shortest clock path from clock \"pre\" to destination register is 4.197 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns pre 1 CLK PIN_84 6 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 6; CLK Node = 'pre'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pre } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -184 24 192 -168 "pre" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.206 ns) 2.597 ns inst12 2 COMB LCCOMB_X24_Y3_N28 3 " "Info: 2: + IC(1.427 ns) + CELL(0.206 ns) = 2.597 ns; Loc. = LCCOMB_X24_Y3_N28; Fanout = 3; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.633 ns" { pre inst12 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 344 352 416 392 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 3.184 ns inst1~head_lut 3 COMB LCCOMB_X24_Y3_N22 3 " "Info: 3: + IC(0.381 ns) + CELL(0.206 ns) = 3.184 ns; Loc. = LCCOMB_X24_Y3_N22; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { inst12 inst1~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.666 ns) 4.197 ns inst2~_emulated 4 REG LCFF_X24_Y3_N1 1 " "Info: 4: + IC(0.347 ns) + CELL(0.666 ns) = 4.197 ns; Loc. = LCFF_X24_Y3_N1; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.042 ns ( 48.65 % ) " "Info: Total cell delay = 2.042 ns ( 48.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.155 ns ( 51.35 % ) " "Info: Total interconnect delay = 2.155 ns ( 51.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.197 ns" { pre inst12 inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.197 ns" { pre {} pre~combout {} inst12 {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.427ns 0.381ns 0.347ns } { 0.000ns 0.964ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pre source 6.734 ns - Longest register " "Info: - Longest clock path from clock \"pre\" to source register is 6.734 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns pre 1 CLK PIN_84 6 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 6; CLK Node = 'pre'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pre } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -184 24 192 -168 "pre" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.424 ns) + CELL(0.206 ns) 2.594 ns inst11 2 COMB LCCOMB_X24_Y3_N8 3 " "Info: 2: + IC(1.424 ns) + CELL(0.206 ns) = 2.594 ns; Loc. = LCCOMB_X24_Y3_N8; Fanout = 3; COMB Node = 'inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.630 ns" { pre inst11 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 280 200 264 328 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.624 ns) 3.599 ns inst~head_lut 3 COMB LCCOMB_X24_Y3_N24 3 " "Info: 3: + IC(0.381 ns) + CELL(0.624 ns) = 3.599 ns; Loc. = LCCOMB_X24_Y3_N24; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { inst11 inst~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 232 296 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.970 ns) 4.907 ns inst1~_emulated 4 REG LCFF_X24_Y3_N5 1 " "Info: 4: + IC(0.338 ns) + CELL(0.970 ns) = 4.907 ns; Loc. = LCFF_X24_Y3_N5; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.366 ns) 5.721 ns inst1~head_lut 5 COMB LCCOMB_X24_Y3_N22 3 " "Info: 5: + IC(0.448 ns) + CELL(0.366 ns) = 5.721 ns; Loc. = LCCOMB_X24_Y3_N22; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.666 ns) 6.734 ns inst2~_emulated 6 REG LCFF_X24_Y3_N1 1 " "Info: 6: + IC(0.347 ns) + CELL(0.666 ns) = 6.734 ns; Loc. = LCFF_X24_Y3_N1; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.796 ns ( 56.37 % ) " "Info: Total cell delay = 3.796 ns ( 56.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.938 ns ( 43.63 % ) " "Info: Total interconnect delay = 2.938 ns ( 43.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.734 ns" { pre inst11 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.734 ns" { pre {} pre~combout {} inst11 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.424ns 0.381ns 0.338ns 0.448ns 0.347ns } { 0.000ns 0.964ns 0.206ns 0.624ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.197 ns" { pre inst12 inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.197 ns" { pre {} pre~combout {} inst12 {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.427ns 0.381ns 0.347ns } { 0.000ns 0.964ns 0.206ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.734 ns" { pre inst11 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.734 ns" { pre {} pre~combout {} inst11 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.424ns 0.381ns 0.338ns 0.448ns 0.347ns } { 0.000ns 0.964ns 0.206ns 0.624ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.332 ns" { inst2~_emulated inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.332 ns" { inst2~_emulated {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.427ns 0.385ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.197 ns" { pre inst12 inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.197 ns" { pre {} pre~combout {} inst12 {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.427ns 0.381ns 0.347ns } { 0.000ns 0.964ns 0.206ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.734 ns" { pre inst11 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.734 ns" { pre {} pre~combout {} inst11 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.424ns 0.381ns 0.338ns 0.448ns 0.347ns } { 0.000ns 0.964ns 0.206ns 0.624ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clr register inst2~_emulated register inst2~_emulated 241.72 MHz 4.137 ns Internal " "Info: Clock \"clr\" has Internal fmax of 241.72 MHz between source register \"inst2~_emulated\" and destination register \"inst2~_emulated\" (period= 4.137 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.332 ns + Longest register register " "Info: + Longest register to register delay is 1.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2~_emulated 1 REG LCFF_X24_Y3_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y3_N1; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.206 ns) 0.633 ns inst2~head_lut 2 COMB LCCOMB_X24_Y3_N26 2 " "Info: 2: + IC(0.427 ns) + CELL(0.206 ns) = 0.633 ns; Loc. = LCCOMB_X24_Y3_N26; Fanout = 2; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 1.224 ns inst2~data_lut 3 COMB LCCOMB_X24_Y3_N0 1 " "Info: 3: + IC(0.385 ns) + CELL(0.206 ns) = 1.224 ns; Loc. = LCCOMB_X24_Y3_N0; Fanout = 1; COMB Node = 'inst2~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { inst2~head_lut inst2~data_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.332 ns inst2~_emulated 4 REG LCFF_X24_Y3_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.332 ns; Loc. = LCFF_X24_Y3_N1; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.04 % ) " "Info: Total cell delay = 0.520 ns ( 39.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.812 ns ( 60.96 % ) " "Info: Total interconnect delay = 0.812 ns ( 60.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.332 ns" { inst2~_emulated inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.332 ns" { inst2~_emulated {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.427ns 0.385ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.541 ns - Smallest " "Info: - Smallest clock skew is -2.541 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clr destination 4.346 ns + Shortest register " "Info: + Shortest clock path from clock \"clr\" to destination register is 4.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns clr 1 CLK PIN_82 3 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_82; Fanout = 3; CLK Node = 'clr'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 304 8 176 320 "clr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.402 ns) + CELL(0.370 ns) 2.746 ns inst12 2 COMB LCCOMB_X24_Y3_N28 3 " "Info: 2: + IC(1.402 ns) + CELL(0.370 ns) = 2.746 ns; Loc. = LCCOMB_X24_Y3_N28; Fanout = 3; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.772 ns" { clr inst12 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 344 352 416 392 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 3.333 ns inst1~head_lut 3 COMB LCCOMB_X24_Y3_N22 3 " "Info: 3: + IC(0.381 ns) + CELL(0.206 ns) = 3.333 ns; Loc. = LCCOMB_X24_Y3_N22; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { inst12 inst1~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.666 ns) 4.346 ns inst2~_emulated 4 REG LCFF_X24_Y3_N1 1 " "Info: 4: + IC(0.347 ns) + CELL(0.666 ns) = 4.346 ns; Loc. = LCFF_X24_Y3_N1; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.216 ns ( 50.99 % ) " "Info: Total cell delay = 2.216 ns ( 50.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.130 ns ( 49.01 % ) " "Info: Total interconnect delay = 2.130 ns ( 49.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.346 ns" { clr inst12 inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.346 ns" { clr {} clr~combout {} inst12 {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.402ns 0.381ns 0.347ns } { 0.000ns 0.974ns 0.370ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clr source 6.887 ns - Longest register " "Info: - Longest clock path from clock \"clr\" to source register is 6.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns clr 1 CLK PIN_82 3 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_82; Fanout = 3; CLK Node = 'clr'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 304 8 176 320 "clr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.403 ns) + CELL(0.370 ns) 2.747 ns inst11 2 COMB LCCOMB_X24_Y3_N8 3 " "Info: 2: + IC(1.403 ns) + CELL(0.370 ns) = 2.747 ns; Loc. = LCCOMB_X24_Y3_N8; Fanout = 3; COMB Node = 'inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.773 ns" { clr inst11 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 280 200 264 328 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.624 ns) 3.752 ns inst~head_lut 3 COMB LCCOMB_X24_Y3_N24 3 " "Info: 3: + IC(0.381 ns) + CELL(0.624 ns) = 3.752 ns; Loc. = LCCOMB_X24_Y3_N24; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { inst11 inst~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 232 296 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.970 ns) 5.060 ns inst1~_emulated 4 REG LCFF_X24_Y3_N5 1 " "Info: 4: + IC(0.338 ns) + CELL(0.970 ns) = 5.060 ns; Loc. = LCFF_X24_Y3_N5; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.366 ns) 5.874 ns inst1~head_lut 5 COMB LCCOMB_X24_Y3_N22 3 " "Info: 5: + IC(0.448 ns) + CELL(0.366 ns) = 5.874 ns; Loc. = LCCOMB_X24_Y3_N22; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.666 ns) 6.887 ns inst2~_emulated 6 REG LCFF_X24_Y3_N1 1 " "Info: 6: + IC(0.347 ns) + CELL(0.666 ns) = 6.887 ns; Loc. = LCFF_X24_Y3_N1; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.970 ns ( 57.64 % ) " "Info: Total cell delay = 3.970 ns ( 57.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.917 ns ( 42.36 % ) " "Info: Total interconnect delay = 2.917 ns ( 42.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.887 ns" { clr inst11 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.887 ns" { clr {} clr~combout {} inst11 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.403ns 0.381ns 0.338ns 0.448ns 0.347ns } { 0.000ns 0.974ns 0.370ns 0.624ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.346 ns" { clr inst12 inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.346 ns" { clr {} clr~combout {} inst12 {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.402ns 0.381ns 0.347ns } { 0.000ns 0.974ns 0.370ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.887 ns" { clr inst11 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.887 ns" { clr {} clr~combout {} inst11 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.403ns 0.381ns 0.338ns 0.448ns 0.347ns } { 0.000ns 0.974ns 0.370ns 0.624ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.332 ns" { inst2~_emulated inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.332 ns" { inst2~_emulated {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.427ns 0.385ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.346 ns" { clr inst12 inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.346 ns" { clr {} clr~combout {} inst12 {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.402ns 0.381ns 0.347ns } { 0.000ns 0.974ns 0.370ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.887 ns" { clr inst11 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.887 ns" { clr {} clr~combout {} inst11 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.403ns 0.381ns 0.338ns 0.448ns 0.347ns } { 0.000ns 0.974ns 0.370ns 0.624ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "d1 register register inst2~_emulated inst2~_emulated 360.1 MHz Internal " "Info: Clock \"d1\" Internal fmax is restricted to 360.1 MHz between source register \"inst2~_emulated\" and destination register \"inst2~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.332 ns + Longest register register " "Info: + Longest register to register delay is 1.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2~_emulated 1 REG LCFF_X24_Y3_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y3_N1; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.206 ns) 0.633 ns inst2~head_lut 2 COMB LCCOMB_X24_Y3_N26 2 " "Info: 2: + IC(0.427 ns) + CELL(0.206 ns) = 0.633 ns; Loc. = LCCOMB_X24_Y3_N26; Fanout = 2; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 1.224 ns inst2~data_lut 3 COMB LCCOMB_X24_Y3_N0 1 " "Info: 3: + IC(0.385 ns) + CELL(0.206 ns) = 1.224 ns; Loc. = LCCOMB_X24_Y3_N0; Fanout = 1; COMB Node = 'inst2~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { inst2~head_lut inst2~data_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.332 ns inst2~_emulated 4 REG LCFF_X24_Y3_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.332 ns; Loc. = LCFF_X24_Y3_N1; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.04 % ) " "Info: Total cell delay = 0.520 ns ( 39.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.812 ns ( 60.96 % ) " "Info: Total interconnect delay = 0.812 ns ( 60.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.332 ns" { inst2~_emulated inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.332 ns" { inst2~_emulated {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.427ns 0.385ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.389 ns - Smallest " "Info: - Smallest clock skew is -0.389 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "d1 destination 4.601 ns + Shortest register " "Info: + Shortest clock path from clock \"d1\" to destination register is 4.601 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns d1 1 CLK PIN_80 2 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 2; CLK Node = 'd1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d1 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -80 24 192 -64 "d1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.394 ns) + CELL(0.623 ns) 3.001 ns inst12 2 COMB LCCOMB_X24_Y3_N28 3 " "Info: 2: + IC(1.394 ns) + CELL(0.623 ns) = 3.001 ns; Loc. = LCCOMB_X24_Y3_N28; Fanout = 3; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.017 ns" { d1 inst12 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 344 352 416 392 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 3.588 ns inst1~head_lut 3 COMB LCCOMB_X24_Y3_N22 3 " "Info: 3: + IC(0.381 ns) + CELL(0.206 ns) = 3.588 ns; Loc. = LCCOMB_X24_Y3_N22; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { inst12 inst1~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.666 ns) 4.601 ns inst2~_emulated 4 REG LCFF_X24_Y3_N1 1 " "Info: 4: + IC(0.347 ns) + CELL(0.666 ns) = 4.601 ns; Loc. = LCFF_X24_Y3_N1; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.479 ns ( 53.88 % ) " "Info: Total cell delay = 2.479 ns ( 53.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.122 ns ( 46.12 % ) " "Info: Total interconnect delay = 2.122 ns ( 46.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.601 ns" { d1 inst12 inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.601 ns" { d1 {} d1~combout {} inst12 {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.394ns 0.381ns 0.347ns } { 0.000ns 0.984ns 0.623ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "d1 source 4.990 ns - Longest register " "Info: - Longest clock path from clock \"d1\" to source register is 4.990 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns d1 1 CLK PIN_80 2 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 2; CLK Node = 'd1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d1 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -80 24 192 -64 "d1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.392 ns) + CELL(0.624 ns) 3.000 ns inst19 2 COMB LCCOMB_X24_Y3_N18 3 " "Info: 2: + IC(1.392 ns) + CELL(0.624 ns) = 3.000 ns; Loc. = LCCOMB_X24_Y3_N18; Fanout = 3; COMB Node = 'inst19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.016 ns" { d1 inst19 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -72 520 584 -24 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.589 ns) 3.977 ns inst1~head_lut 3 COMB LCCOMB_X24_Y3_N22 3 " "Info: 3: + IC(0.388 ns) + CELL(0.589 ns) = 3.977 ns; Loc. = LCCOMB_X24_Y3_N22; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.977 ns" { inst19 inst1~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.666 ns) 4.990 ns inst2~_emulated 4 REG LCFF_X24_Y3_N1 1 " "Info: 4: + IC(0.347 ns) + CELL(0.666 ns) = 4.990 ns; Loc. = LCFF_X24_Y3_N1; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.863 ns ( 57.37 % ) " "Info: Total cell delay = 2.863 ns ( 57.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.127 ns ( 42.63 % ) " "Info: Total interconnect delay = 2.127 ns ( 42.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.990 ns" { d1 inst19 inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.990 ns" { d1 {} d1~combout {} inst19 {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.392ns 0.388ns 0.347ns } { 0.000ns 0.984ns 0.624ns 0.589ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.601 ns" { d1 inst12 inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.601 ns" { d1 {} d1~combout {} inst12 {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.394ns 0.381ns 0.347ns } { 0.000ns 0.984ns 0.623ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.990 ns" { d1 inst19 inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.990 ns" { d1 {} d1~combout {} inst19 {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.392ns 0.388ns 0.347ns } { 0.000ns 0.984ns 0.624ns 0.589ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.332 ns" { inst2~_emulated inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.332 ns" { inst2~_emulated {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.427ns 0.385ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.601 ns" { d1 inst12 inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.601 ns" { d1 {} d1~combout {} inst12 {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.394ns 0.381ns 0.347ns } { 0.000ns 0.984ns 0.623ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.990 ns" { d1 inst19 inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.990 ns" { d1 {} d1~combout {} inst19 {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.392ns 0.388ns 0.347ns } { 0.000ns 0.984ns 0.624ns 0.589ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { inst2~_emulated {} } {  } {  } "" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register inst~_emulated register inst~_emulated 215.19 MHz 4.647 ns Internal " "Info: Clock \"clk\" has Internal fmax of 215.19 MHz between source register \"inst~_emulated\" and destination register \"inst~_emulated\" (period= 4.647 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.383 ns + Longest register register " "Info: + Longest register to register delay is 4.383 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst~_emulated 1 REG LCFF_X28_Y10_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y10_N17; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 232 296 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.958 ns) + CELL(0.206 ns) 2.164 ns inst~head_lut 2 COMB LCCOMB_X24_Y3_N24 3 " "Info: 2: + IC(1.958 ns) + CELL(0.206 ns) = 2.164 ns; Loc. = LCCOMB_X24_Y3_N24; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.164 ns" { inst~_emulated inst~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 232 296 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.905 ns) + CELL(0.206 ns) 4.275 ns inst~data_lut 3 COMB LCCOMB_X28_Y10_N16 1 " "Info: 3: + IC(1.905 ns) + CELL(0.206 ns) = 4.275 ns; Loc. = LCCOMB_X28_Y10_N16; Fanout = 1; COMB Node = 'inst~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.111 ns" { inst~head_lut inst~data_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 232 296 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.383 ns inst~_emulated 4 REG LCFF_X28_Y10_N17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 4.383 ns; Loc. = LCFF_X28_Y10_N17; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst~data_lut inst~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 232 296 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 11.86 % ) " "Info: Total cell delay = 0.520 ns ( 11.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.863 ns ( 88.14 % ) " "Info: Total interconnect delay = 3.863 ns ( 88.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.383 ns" { inst~_emulated inst~head_lut inst~data_lut inst~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.383 ns" { inst~_emulated {} inst~head_lut {} inst~data_lut {} inst~_emulated {} } { 0.000ns 1.958ns 1.905ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.199 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns clk 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 208 24 192 224 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.383 ns) + CELL(0.666 ns) 3.199 ns inst~_emulated 2 REG LCFF_X28_Y10_N17 1 " "Info: 2: + IC(1.383 ns) + CELL(0.666 ns) = 3.199 ns; Loc. = LCFF_X28_Y10_N17; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.049 ns" { clk inst~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 232 296 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 56.77 % ) " "Info: Total cell delay = 1.816 ns ( 56.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.383 ns ( 43.23 % ) " "Info: Total interconnect delay = 1.383 ns ( 43.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.199 ns" { clk inst~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.199 ns" { clk {} clk~combout {} inst~_emulated {} } { 0.000ns 0.000ns 1.383ns } { 0.000ns 1.150ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.199 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns clk 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 208 24 192 224 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.383 ns) + CELL(0.666 ns) 3.199 ns inst~_emulated 2 REG LCFF_X28_Y10_N17 1 " "Info: 2: + IC(1.383 ns) + CELL(0.666 ns) = 3.199 ns; Loc. = LCFF_X28_Y10_N17; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.049 ns" { clk inst~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 232 296 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 56.77 % ) " "Info: Total cell delay = 1.816 ns ( 56.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.383 ns ( 43.23 % ) " "Info: Total interconnect delay = 1.383 ns ( 43.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.199 ns" { clk inst~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.199 ns" { clk {} clk~combout {} inst~_emulated {} } { 0.000ns 0.000ns 1.383ns } { 0.000ns 1.150ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.199 ns" { clk inst~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.199 ns" { clk {} clk~combout {} inst~_emulated {} } { 0.000ns 0.000ns 1.383ns } { 0.000ns 1.150ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 232 296 256 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 232 296 256 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.383 ns" { inst~_emulated inst~head_lut inst~data_lut inst~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.383 ns" { inst~_emulated {} inst~head_lut {} inst~data_lut {} inst~_emulated {} } { 0.000ns 1.958ns 1.905ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.199 ns" { clk inst~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.199 ns" { clk {} clk~combout {} inst~_emulated {} } { 0.000ns 0.000ns 1.383ns } { 0.000ns 1.150ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "d0 register register inst1~_emulated inst1~_emulated 360.1 MHz Internal " "Info: Clock \"d0\" Internal fmax is restricted to 360.1 MHz between source register \"inst1~_emulated\" and destination register \"inst1~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.518 ns + Longest register register " "Info: + Longest register to register delay is 1.518 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst1~_emulated 1 REG LCFF_X24_Y3_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y3_N5; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst1~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.366 ns) 0.814 ns inst1~head_lut 2 COMB LCCOMB_X24_Y3_N22 3 " "Info: 2: + IC(0.448 ns) + CELL(0.366 ns) = 0.814 ns; Loc. = LCCOMB_X24_Y3_N22; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.206 ns) 1.410 ns inst1~data_lut 3 COMB LCCOMB_X24_Y3_N4 1 " "Info: 3: + IC(0.390 ns) + CELL(0.206 ns) = 1.410 ns; Loc. = LCCOMB_X24_Y3_N4; Fanout = 1; COMB Node = 'inst1~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { inst1~head_lut inst1~data_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.518 ns inst1~_emulated 4 REG LCFF_X24_Y3_N5 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.518 ns; Loc. = LCFF_X24_Y3_N5; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst1~data_lut inst1~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 44.80 % ) " "Info: Total cell delay = 0.680 ns ( 44.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.838 ns ( 55.20 % ) " "Info: Total interconnect delay = 0.838 ns ( 55.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { inst1~_emulated inst1~head_lut inst1~data_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.518 ns" { inst1~_emulated {} inst1~head_lut {} inst1~data_lut {} inst1~_emulated {} } { 0.000ns 0.448ns 0.390ns 0.000ns } { 0.000ns 0.366ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.500 ns - Smallest " "Info: - Smallest clock skew is -0.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "d0 destination 5.189 ns + Shortest register " "Info: + Shortest clock path from clock \"d0\" to destination register is 5.189 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns d0 1 CLK PIN_77 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 2; CLK Node = 'd0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d0 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -24 24 192 -8 "d0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.087 ns) + CELL(0.370 ns) 3.431 ns inst18 2 COMB LCCOMB_X24_Y3_N14 3 " "Info: 2: + IC(2.087 ns) + CELL(0.370 ns) = 3.431 ns; Loc. = LCCOMB_X24_Y3_N14; Fanout = 3; COMB Node = 'inst18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.457 ns" { d0 inst18 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -8 520 584 40 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.370 ns) 4.185 ns inst~head_lut 3 COMB LCCOMB_X24_Y3_N24 3 " "Info: 3: + IC(0.384 ns) + CELL(0.370 ns) = 4.185 ns; Loc. = LCCOMB_X24_Y3_N24; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { inst18 inst~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 232 296 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.666 ns) 5.189 ns inst1~_emulated 4 REG LCFF_X24_Y3_N5 1 " "Info: 4: + IC(0.338 ns) + CELL(0.666 ns) = 5.189 ns; Loc. = LCFF_X24_Y3_N5; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.380 ns ( 45.87 % ) " "Info: Total cell delay = 2.380 ns ( 45.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.809 ns ( 54.13 % ) " "Info: Total interconnect delay = 2.809 ns ( 54.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.189 ns" { d0 inst18 inst~head_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.189 ns" { d0 {} d0~combout {} inst18 {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 2.087ns 0.384ns 0.338ns } { 0.000ns 0.974ns 0.370ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "d0 source 5.689 ns - Longest register " "Info: - Longest clock path from clock \"d0\" to source register is 5.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns d0 1 CLK PIN_77 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 2; CLK Node = 'd0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d0 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -24 24 192 -8 "d0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.083 ns) + CELL(0.623 ns) 3.680 ns inst11 2 COMB LCCOMB_X24_Y3_N8 3 " "Info: 2: + IC(2.083 ns) + CELL(0.623 ns) = 3.680 ns; Loc. = LCCOMB_X24_Y3_N8; Fanout = 3; COMB Node = 'inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.706 ns" { d0 inst11 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 280 200 264 328 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.624 ns) 4.685 ns inst~head_lut 3 COMB LCCOMB_X24_Y3_N24 3 " "Info: 3: + IC(0.381 ns) + CELL(0.624 ns) = 4.685 ns; Loc. = LCCOMB_X24_Y3_N24; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { inst11 inst~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 232 296 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.666 ns) 5.689 ns inst1~_emulated 4 REG LCFF_X24_Y3_N5 1 " "Info: 4: + IC(0.338 ns) + CELL(0.666 ns) = 5.689 ns; Loc. = LCFF_X24_Y3_N5; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.887 ns ( 50.75 % ) " "Info: Total cell delay = 2.887 ns ( 50.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.802 ns ( 49.25 % ) " "Info: Total interconnect delay = 2.802 ns ( 49.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.689 ns" { d0 inst11 inst~head_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.689 ns" { d0 {} d0~combout {} inst11 {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 2.083ns 0.381ns 0.338ns } { 0.000ns 0.974ns 0.623ns 0.624ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.189 ns" { d0 inst18 inst~head_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.189 ns" { d0 {} d0~combout {} inst18 {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 2.087ns 0.384ns 0.338ns } { 0.000ns 0.974ns 0.370ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.689 ns" { d0 inst11 inst~head_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.689 ns" { d0 {} d0~combout {} inst11 {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 2.083ns 0.381ns 0.338ns } { 0.000ns 0.974ns 0.623ns 0.624ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { inst1~_emulated inst1~head_lut inst1~data_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.518 ns" { inst1~_emulated {} inst1~head_lut {} inst1~data_lut {} inst1~_emulated {} } { 0.000ns 0.448ns 0.390ns 0.000ns } { 0.000ns 0.366ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.189 ns" { d0 inst18 inst~head_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.189 ns" { d0 {} d0~combout {} inst18 {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 2.087ns 0.384ns 0.338ns } { 0.000ns 0.974ns 0.370ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.689 ns" { d0 inst11 inst~head_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.689 ns" { d0 {} d0~combout {} inst11 {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 2.083ns 0.381ns 0.338ns } { 0.000ns 0.974ns 0.623ns 0.624ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { inst1~_emulated {} } {  } {  } "" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "pre 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"pre\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst2~_emulated inst2~_emulated pre 1.207 ns " "Info: Found hold time violation between source  pin or register \"inst2~_emulated\" and destination pin or register \"inst2~_emulated\" for clock \"pre\" (Hold time is 1.207 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.537 ns + Largest " "Info: + Largest clock skew is 2.537 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pre destination 6.734 ns + Longest register " "Info: + Longest clock path from clock \"pre\" to destination register is 6.734 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns pre 1 CLK PIN_84 6 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 6; CLK Node = 'pre'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pre } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -184 24 192 -168 "pre" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.424 ns) + CELL(0.206 ns) 2.594 ns inst11 2 COMB LCCOMB_X24_Y3_N8 3 " "Info: 2: + IC(1.424 ns) + CELL(0.206 ns) = 2.594 ns; Loc. = LCCOMB_X24_Y3_N8; Fanout = 3; COMB Node = 'inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.630 ns" { pre inst11 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 280 200 264 328 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.624 ns) 3.599 ns inst~head_lut 3 COMB LCCOMB_X24_Y3_N24 3 " "Info: 3: + IC(0.381 ns) + CELL(0.624 ns) = 3.599 ns; Loc. = LCCOMB_X24_Y3_N24; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { inst11 inst~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 232 296 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.970 ns) 4.907 ns inst1~_emulated 4 REG LCFF_X24_Y3_N5 1 " "Info: 4: + IC(0.338 ns) + CELL(0.970 ns) = 4.907 ns; Loc. = LCFF_X24_Y3_N5; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.366 ns) 5.721 ns inst1~head_lut 5 COMB LCCOMB_X24_Y3_N22 3 " "Info: 5: + IC(0.448 ns) + CELL(0.366 ns) = 5.721 ns; Loc. = LCCOMB_X24_Y3_N22; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.666 ns) 6.734 ns inst2~_emulated 6 REG LCFF_X24_Y3_N1 1 " "Info: 6: + IC(0.347 ns) + CELL(0.666 ns) = 6.734 ns; Loc. = LCFF_X24_Y3_N1; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.796 ns ( 56.37 % ) " "Info: Total cell delay = 3.796 ns ( 56.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.938 ns ( 43.63 % ) " "Info: Total interconnect delay = 2.938 ns ( 43.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.734 ns" { pre inst11 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.734 ns" { pre {} pre~combout {} inst11 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.424ns 0.381ns 0.338ns 0.448ns 0.347ns } { 0.000ns 0.964ns 0.206ns 0.624ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pre source 4.197 ns - Shortest register " "Info: - Shortest clock path from clock \"pre\" to source register is 4.197 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns pre 1 CLK PIN_84 6 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 6; CLK Node = 'pre'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pre } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -184 24 192 -168 "pre" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.206 ns) 2.597 ns inst12 2 COMB LCCOMB_X24_Y3_N28 3 " "Info: 2: + IC(1.427 ns) + CELL(0.206 ns) = 2.597 ns; Loc. = LCCOMB_X24_Y3_N28; Fanout = 3; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.633 ns" { pre inst12 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 344 352 416 392 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 3.184 ns inst1~head_lut 3 COMB LCCOMB_X24_Y3_N22 3 " "Info: 3: + IC(0.381 ns) + CELL(0.206 ns) = 3.184 ns; Loc. = LCCOMB_X24_Y3_N22; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { inst12 inst1~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.666 ns) 4.197 ns inst2~_emulated 4 REG LCFF_X24_Y3_N1 1 " "Info: 4: + IC(0.347 ns) + CELL(0.666 ns) = 4.197 ns; Loc. = LCFF_X24_Y3_N1; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.042 ns ( 48.65 % ) " "Info: Total cell delay = 2.042 ns ( 48.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.155 ns ( 51.35 % ) " "Info: Total interconnect delay = 2.155 ns ( 51.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.197 ns" { pre inst12 inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.197 ns" { pre {} pre~combout {} inst12 {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.427ns 0.381ns 0.347ns } { 0.000ns 0.964ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.734 ns" { pre inst11 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.734 ns" { pre {} pre~combout {} inst11 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.424ns 0.381ns 0.338ns 0.448ns 0.347ns } { 0.000ns 0.964ns 0.206ns 0.624ns 0.970ns 0.366ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.197 ns" { pre inst12 inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.197 ns" { pre {} pre~combout {} inst12 {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.427ns 0.381ns 0.347ns } { 0.000ns 0.964ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.332 ns - Shortest register register " "Info: - Shortest register to register delay is 1.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2~_emulated 1 REG LCFF_X24_Y3_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y3_N1; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.206 ns) 0.633 ns inst2~head_lut 2 COMB LCCOMB_X24_Y3_N26 2 " "Info: 2: + IC(0.427 ns) + CELL(0.206 ns) = 0.633 ns; Loc. = LCCOMB_X24_Y3_N26; Fanout = 2; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 1.224 ns inst2~data_lut 3 COMB LCCOMB_X24_Y3_N0 1 " "Info: 3: + IC(0.385 ns) + CELL(0.206 ns) = 1.224 ns; Loc. = LCCOMB_X24_Y3_N0; Fanout = 1; COMB Node = 'inst2~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { inst2~head_lut inst2~data_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.332 ns inst2~_emulated 4 REG LCFF_X24_Y3_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.332 ns; Loc. = LCFF_X24_Y3_N1; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.04 % ) " "Info: Total cell delay = 0.520 ns ( 39.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.812 ns ( 60.96 % ) " "Info: Total interconnect delay = 0.812 ns ( 60.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.332 ns" { inst2~_emulated inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.332 ns" { inst2~_emulated {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.427ns 0.385ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.734 ns" { pre inst11 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.734 ns" { pre {} pre~combout {} inst11 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.424ns 0.381ns 0.338ns 0.448ns 0.347ns } { 0.000ns 0.964ns 0.206ns 0.624ns 0.970ns 0.366ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.197 ns" { pre inst12 inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.197 ns" { pre {} pre~combout {} inst12 {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.427ns 0.381ns 0.347ns } { 0.000ns 0.964ns 0.206ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.332 ns" { inst2~_emulated inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.332 ns" { inst2~_emulated {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.427ns 0.385ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clr 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"clr\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst2~_emulated inst2~_emulated clr 1.211 ns " "Info: Found hold time violation between source  pin or register \"inst2~_emulated\" and destination pin or register \"inst2~_emulated\" for clock \"clr\" (Hold time is 1.211 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.541 ns + Largest " "Info: + Largest clock skew is 2.541 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clr destination 6.887 ns + Longest register " "Info: + Longest clock path from clock \"clr\" to destination register is 6.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns clr 1 CLK PIN_82 3 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_82; Fanout = 3; CLK Node = 'clr'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 304 8 176 320 "clr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.403 ns) + CELL(0.370 ns) 2.747 ns inst11 2 COMB LCCOMB_X24_Y3_N8 3 " "Info: 2: + IC(1.403 ns) + CELL(0.370 ns) = 2.747 ns; Loc. = LCCOMB_X24_Y3_N8; Fanout = 3; COMB Node = 'inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.773 ns" { clr inst11 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 280 200 264 328 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.624 ns) 3.752 ns inst~head_lut 3 COMB LCCOMB_X24_Y3_N24 3 " "Info: 3: + IC(0.381 ns) + CELL(0.624 ns) = 3.752 ns; Loc. = LCCOMB_X24_Y3_N24; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { inst11 inst~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 232 296 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.970 ns) 5.060 ns inst1~_emulated 4 REG LCFF_X24_Y3_N5 1 " "Info: 4: + IC(0.338 ns) + CELL(0.970 ns) = 5.060 ns; Loc. = LCFF_X24_Y3_N5; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.366 ns) 5.874 ns inst1~head_lut 5 COMB LCCOMB_X24_Y3_N22 3 " "Info: 5: + IC(0.448 ns) + CELL(0.366 ns) = 5.874 ns; Loc. = LCCOMB_X24_Y3_N22; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.666 ns) 6.887 ns inst2~_emulated 6 REG LCFF_X24_Y3_N1 1 " "Info: 6: + IC(0.347 ns) + CELL(0.666 ns) = 6.887 ns; Loc. = LCFF_X24_Y3_N1; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.970 ns ( 57.64 % ) " "Info: Total cell delay = 3.970 ns ( 57.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.917 ns ( 42.36 % ) " "Info: Total interconnect delay = 2.917 ns ( 42.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.887 ns" { clr inst11 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.887 ns" { clr {} clr~combout {} inst11 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.403ns 0.381ns 0.338ns 0.448ns 0.347ns } { 0.000ns 0.974ns 0.370ns 0.624ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clr source 4.346 ns - Shortest register " "Info: - Shortest clock path from clock \"clr\" to source register is 4.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns clr 1 CLK PIN_82 3 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_82; Fanout = 3; CLK Node = 'clr'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 304 8 176 320 "clr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.402 ns) + CELL(0.370 ns) 2.746 ns inst12 2 COMB LCCOMB_X24_Y3_N28 3 " "Info: 2: + IC(1.402 ns) + CELL(0.370 ns) = 2.746 ns; Loc. = LCCOMB_X24_Y3_N28; Fanout = 3; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.772 ns" { clr inst12 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 344 352 416 392 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 3.333 ns inst1~head_lut 3 COMB LCCOMB_X24_Y3_N22 3 " "Info: 3: + IC(0.381 ns) + CELL(0.206 ns) = 3.333 ns; Loc. = LCCOMB_X24_Y3_N22; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { inst12 inst1~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.666 ns) 4.346 ns inst2~_emulated 4 REG LCFF_X24_Y3_N1 1 " "Info: 4: + IC(0.347 ns) + CELL(0.666 ns) = 4.346 ns; Loc. = LCFF_X24_Y3_N1; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.216 ns ( 50.99 % ) " "Info: Total cell delay = 2.216 ns ( 50.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.130 ns ( 49.01 % ) " "Info: Total interconnect delay = 2.130 ns ( 49.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.346 ns" { clr inst12 inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.346 ns" { clr {} clr~combout {} inst12 {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.402ns 0.381ns 0.347ns } { 0.000ns 0.974ns 0.370ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.887 ns" { clr inst11 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.887 ns" { clr {} clr~combout {} inst11 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.403ns 0.381ns 0.338ns 0.448ns 0.347ns } { 0.000ns 0.974ns 0.370ns 0.624ns 0.970ns 0.366ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.346 ns" { clr inst12 inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.346 ns" { clr {} clr~combout {} inst12 {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.402ns 0.381ns 0.347ns } { 0.000ns 0.974ns 0.370ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.332 ns - Shortest register register " "Info: - Shortest register to register delay is 1.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2~_emulated 1 REG LCFF_X24_Y3_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y3_N1; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.206 ns) 0.633 ns inst2~head_lut 2 COMB LCCOMB_X24_Y3_N26 2 " "Info: 2: + IC(0.427 ns) + CELL(0.206 ns) = 0.633 ns; Loc. = LCCOMB_X24_Y3_N26; Fanout = 2; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 1.224 ns inst2~data_lut 3 COMB LCCOMB_X24_Y3_N0 1 " "Info: 3: + IC(0.385 ns) + CELL(0.206 ns) = 1.224 ns; Loc. = LCCOMB_X24_Y3_N0; Fanout = 1; COMB Node = 'inst2~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { inst2~head_lut inst2~data_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.332 ns inst2~_emulated 4 REG LCFF_X24_Y3_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.332 ns; Loc. = LCFF_X24_Y3_N1; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.04 % ) " "Info: Total cell delay = 0.520 ns ( 39.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.812 ns ( 60.96 % ) " "Info: Total interconnect delay = 0.812 ns ( 60.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.332 ns" { inst2~_emulated inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.332 ns" { inst2~_emulated {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.427ns 0.385ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.887 ns" { clr inst11 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.887 ns" { clr {} clr~combout {} inst11 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.403ns 0.381ns 0.338ns 0.448ns 0.347ns } { 0.000ns 0.974ns 0.370ns 0.624ns 0.970ns 0.366ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.346 ns" { clr inst12 inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.346 ns" { clr {} clr~combout {} inst12 {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.402ns 0.381ns 0.347ns } { 0.000ns 0.974ns 0.370ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.332 ns" { inst2~_emulated inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.332 ns" { inst2~_emulated {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.427ns 0.385ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst2~_emulated pre pre 4.747 ns register " "Info: tsu for register \"inst2~_emulated\" (data pin = \"pre\", clock pin = \"pre\") is 4.747 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.984 ns + Longest pin register " "Info: + Longest pin to register delay is 8.984 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns pre 1 CLK PIN_84 6 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 6; CLK Node = 'pre'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pre } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -184 24 192 -168 "pre" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.767 ns) + CELL(0.623 ns) 7.354 ns inst13 2 COMB LCCOMB_X24_Y3_N30 3 " "Info: 2: + IC(5.767 ns) + CELL(0.623 ns) = 7.354 ns; Loc. = LCCOMB_X24_Y3_N30; Fanout = 3; COMB Node = 'inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.390 ns" { pre inst13 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 376 592 656 424 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.544 ns) 8.285 ns inst2~head_lut 3 COMB LCCOMB_X24_Y3_N26 2 " "Info: 3: + IC(0.387 ns) + CELL(0.544 ns) = 8.285 ns; Loc. = LCCOMB_X24_Y3_N26; Fanout = 2; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.931 ns" { inst13 inst2~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 8.876 ns inst2~data_lut 4 COMB LCCOMB_X24_Y3_N0 1 " "Info: 4: + IC(0.385 ns) + CELL(0.206 ns) = 8.876 ns; Loc. = LCCOMB_X24_Y3_N0; Fanout = 1; COMB Node = 'inst2~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { inst2~head_lut inst2~data_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.984 ns inst2~_emulated 5 REG LCFF_X24_Y3_N1 1 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 8.984 ns; Loc. = LCFF_X24_Y3_N1; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.445 ns ( 27.22 % ) " "Info: Total cell delay = 2.445 ns ( 27.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.539 ns ( 72.78 % ) " "Info: Total interconnect delay = 6.539 ns ( 72.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.984 ns" { pre inst13 inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.984 ns" { pre {} pre~combout {} inst13 {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 5.767ns 0.387ns 0.385ns 0.000ns } { 0.000ns 0.964ns 0.623ns 0.544ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pre destination 4.197 ns - Shortest register " "Info: - Shortest clock path from clock \"pre\" to destination register is 4.197 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns pre 1 CLK PIN_84 6 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 6; CLK Node = 'pre'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pre } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -184 24 192 -168 "pre" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.206 ns) 2.597 ns inst12 2 COMB LCCOMB_X24_Y3_N28 3 " "Info: 2: + IC(1.427 ns) + CELL(0.206 ns) = 2.597 ns; Loc. = LCCOMB_X24_Y3_N28; Fanout = 3; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.633 ns" { pre inst12 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 344 352 416 392 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 3.184 ns inst1~head_lut 3 COMB LCCOMB_X24_Y3_N22 3 " "Info: 3: + IC(0.381 ns) + CELL(0.206 ns) = 3.184 ns; Loc. = LCCOMB_X24_Y3_N22; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { inst12 inst1~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.666 ns) 4.197 ns inst2~_emulated 4 REG LCFF_X24_Y3_N1 1 " "Info: 4: + IC(0.347 ns) + CELL(0.666 ns) = 4.197 ns; Loc. = LCFF_X24_Y3_N1; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.042 ns ( 48.65 % ) " "Info: Total cell delay = 2.042 ns ( 48.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.155 ns ( 51.35 % ) " "Info: Total interconnect delay = 2.155 ns ( 51.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.197 ns" { pre inst12 inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.197 ns" { pre {} pre~combout {} inst12 {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.427ns 0.381ns 0.347ns } { 0.000ns 0.964ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.984 ns" { pre inst13 inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.984 ns" { pre {} pre~combout {} inst13 {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 5.767ns 0.387ns 0.385ns 0.000ns } { 0.000ns 0.964ns 0.623ns 0.544ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.197 ns" { pre inst12 inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.197 ns" { pre {} pre~combout {} inst12 {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.427ns 0.381ns 0.347ns } { 0.000ns 0.964ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk q2 inst2~_emulated 15.561 ns register " "Info: tco from clock \"clk\" to destination pin \"q2\" through register \"inst2~_emulated\" is 15.561 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.802 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns clk 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 208 24 192 224 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.383 ns) + CELL(0.970 ns) 3.503 ns inst~_emulated 2 REG LCFF_X28_Y10_N17 1 " "Info: 2: + IC(1.383 ns) + CELL(0.970 ns) = 3.503 ns; Loc. = LCFF_X28_Y10_N17; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { clk inst~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 232 296 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.958 ns) + CELL(0.206 ns) 5.667 ns inst~head_lut 3 COMB LCCOMB_X24_Y3_N24 3 " "Info: 3: + IC(1.958 ns) + CELL(0.206 ns) = 5.667 ns; Loc. = LCCOMB_X24_Y3_N24; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.164 ns" { inst~_emulated inst~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 232 296 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.970 ns) 6.975 ns inst1~_emulated 4 REG LCFF_X24_Y3_N5 1 " "Info: 4: + IC(0.338 ns) + CELL(0.970 ns) = 6.975 ns; Loc. = LCFF_X24_Y3_N5; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.366 ns) 7.789 ns inst1~head_lut 5 COMB LCCOMB_X24_Y3_N22 3 " "Info: 5: + IC(0.448 ns) + CELL(0.366 ns) = 7.789 ns; Loc. = LCCOMB_X24_Y3_N22; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.666 ns) 8.802 ns inst2~_emulated 6 REG LCFF_X24_Y3_N1 1 " "Info: 6: + IC(0.347 ns) + CELL(0.666 ns) = 8.802 ns; Loc. = LCFF_X24_Y3_N1; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.328 ns ( 49.17 % ) " "Info: Total cell delay = 4.328 ns ( 49.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.474 ns ( 50.83 % ) " "Info: Total interconnect delay = 4.474 ns ( 50.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.802 ns" { clk inst~_emulated inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.802 ns" { clk {} clk~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.383ns 1.958ns 0.338ns 0.448ns 0.347ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.455 ns + Longest register pin " "Info: + Longest register to pin delay is 6.455 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2~_emulated 1 REG LCFF_X24_Y3_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y3_N1; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.206 ns) 0.633 ns inst2~head_lut 2 COMB LCCOMB_X24_Y3_N26 2 " "Info: 2: + IC(0.427 ns) + CELL(0.206 ns) = 0.633 ns; Loc. = LCCOMB_X24_Y3_N26; Fanout = 2; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.716 ns) + CELL(3.106 ns) 6.455 ns q2 3 PIN PIN_144 0 " "Info: 3: + IC(2.716 ns) + CELL(3.106 ns) = 6.455 ns; Loc. = PIN_144; Fanout = 0; PIN Node = 'q2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.822 ns" { inst2~head_lut q2 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 96 784 960 112 "q2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.312 ns ( 51.31 % ) " "Info: Total cell delay = 3.312 ns ( 51.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.143 ns ( 48.69 % ) " "Info: Total interconnect delay = 3.143 ns ( 48.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.455 ns" { inst2~_emulated inst2~head_lut q2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.455 ns" { inst2~_emulated {} inst2~head_lut {} q2 {} } { 0.000ns 0.427ns 2.716ns } { 0.000ns 0.206ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.802 ns" { clk inst~_emulated inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.802 ns" { clk {} clk~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.383ns 1.958ns 0.338ns 0.448ns 0.347ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.970ns 0.366ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.455 ns" { inst2~_emulated inst2~head_lut q2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.455 ns" { inst2~_emulated {} inst2~head_lut {} q2 {} } { 0.000ns 0.427ns 2.716ns } { 0.000ns 0.206ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "pre q2 14.107 ns Longest " "Info: Longest tpd from source pin \"pre\" to destination pin \"q2\" is 14.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns pre 1 CLK PIN_84 6 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 6; CLK Node = 'pre'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pre } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -184 24 192 -168 "pre" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.767 ns) + CELL(0.623 ns) 7.354 ns inst13 2 COMB LCCOMB_X24_Y3_N30 3 " "Info: 2: + IC(5.767 ns) + CELL(0.623 ns) = 7.354 ns; Loc. = LCCOMB_X24_Y3_N30; Fanout = 3; COMB Node = 'inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.390 ns" { pre inst13 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 376 592 656 424 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.544 ns) 8.285 ns inst2~head_lut 3 COMB LCCOMB_X24_Y3_N26 2 " "Info: 3: + IC(0.387 ns) + CELL(0.544 ns) = 8.285 ns; Loc. = LCCOMB_X24_Y3_N26; Fanout = 2; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.931 ns" { inst13 inst2~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.716 ns) + CELL(3.106 ns) 14.107 ns q2 4 PIN PIN_144 0 " "Info: 4: + IC(2.716 ns) + CELL(3.106 ns) = 14.107 ns; Loc. = PIN_144; Fanout = 0; PIN Node = 'q2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.822 ns" { inst2~head_lut q2 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 96 784 960 112 "q2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.237 ns ( 37.12 % ) " "Info: Total cell delay = 5.237 ns ( 37.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.870 ns ( 62.88 % ) " "Info: Total interconnect delay = 8.870 ns ( 62.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.107 ns" { pre inst13 inst2~head_lut q2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.107 ns" { pre {} pre~combout {} inst13 {} inst2~head_lut {} q2 {} } { 0.000ns 0.000ns 5.767ns 0.387ns 2.716ns } { 0.000ns 0.964ns 0.623ns 0.544ns 3.106ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst1~_emulated pre clk 3.089 ns register " "Info: th for register \"inst1~_emulated\" (data pin = \"pre\", clock pin = \"clk\") is 3.089 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.671 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns clk 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 208 24 192 224 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.383 ns) + CELL(0.970 ns) 3.503 ns inst~_emulated 2 REG LCFF_X28_Y10_N17 1 " "Info: 2: + IC(1.383 ns) + CELL(0.970 ns) = 3.503 ns; Loc. = LCFF_X28_Y10_N17; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { clk inst~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 232 296 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.958 ns) + CELL(0.206 ns) 5.667 ns inst~head_lut 3 COMB LCCOMB_X24_Y3_N24 3 " "Info: 3: + IC(1.958 ns) + CELL(0.206 ns) = 5.667 ns; Loc. = LCCOMB_X24_Y3_N24; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.164 ns" { inst~_emulated inst~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 232 296 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.666 ns) 6.671 ns inst1~_emulated 4 REG LCFF_X24_Y3_N5 1 " "Info: 4: + IC(0.338 ns) + CELL(0.666 ns) = 6.671 ns; Loc. = LCFF_X24_Y3_N5; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.992 ns ( 44.85 % ) " "Info: Total cell delay = 2.992 ns ( 44.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.679 ns ( 55.15 % ) " "Info: Total interconnect delay = 3.679 ns ( 55.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.671 ns" { clk inst~_emulated inst~head_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.671 ns" { clk {} clk~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 1.383ns 1.958ns 0.338ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.888 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns pre 1 CLK PIN_84 6 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 6; CLK Node = 'pre'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pre } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -184 24 192 -168 "pre" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.206 ns) 2.597 ns inst12 2 COMB LCCOMB_X24_Y3_N28 3 " "Info: 2: + IC(1.427 ns) + CELL(0.206 ns) = 2.597 ns; Loc. = LCCOMB_X24_Y3_N28; Fanout = 3; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.633 ns" { pre inst12 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 344 352 416 392 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 3.184 ns inst1~head_lut 3 COMB LCCOMB_X24_Y3_N22 3 " "Info: 3: + IC(0.381 ns) + CELL(0.206 ns) = 3.184 ns; Loc. = LCCOMB_X24_Y3_N22; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { inst12 inst1~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.206 ns) 3.780 ns inst1~data_lut 4 COMB LCCOMB_X24_Y3_N4 1 " "Info: 4: + IC(0.390 ns) + CELL(0.206 ns) = 3.780 ns; Loc. = LCCOMB_X24_Y3_N4; Fanout = 1; COMB Node = 'inst1~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { inst1~head_lut inst1~data_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.888 ns inst1~_emulated 5 REG LCFF_X24_Y3_N5 1 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 3.888 ns; Loc. = LCFF_X24_Y3_N5; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst1~data_lut inst1~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.690 ns ( 43.47 % ) " "Info: Total cell delay = 1.690 ns ( 43.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.198 ns ( 56.53 % ) " "Info: Total interconnect delay = 2.198 ns ( 56.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.888 ns" { pre inst12 inst1~head_lut inst1~data_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.888 ns" { pre {} pre~combout {} inst12 {} inst1~head_lut {} inst1~data_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 1.427ns 0.381ns 0.390ns 0.000ns } { 0.000ns 0.964ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.671 ns" { clk inst~_emulated inst~head_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.671 ns" { clk {} clk~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 1.383ns 1.958ns 0.338ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.888 ns" { pre inst12 inst1~head_lut inst1~data_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.888 ns" { pre {} pre~combout {} inst12 {} inst1~head_lut {} inst1~data_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 1.427ns 0.381ns 0.390ns 0.000ns } { 0.000ns 0.964ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 23 20:35:21 2021 " "Info: Processing ended: Fri Apr 23 20:35:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
