// Seed: 1414437734
parameter id_3 = id_3[id_4[id_3-~id_4]-1];
module module_0 (
    input id_0,
    output id_1,
    output logic id_2,
    input id_3,
    input id_4,
    output id_5
);
  assign id_2 = id_0 < id_3 ? id_4 : id_3;
  logic id_6;
  assign id_2 = 1;
  assign id_6 = 1;
endmodule
