Compile Report
Microsemi Corporation - Microsemi Libero Software Release v2022.1 (Version 2022.1.0.10)
Date: Tue May 14 15:26:40 2024

Device Selection
+--------------------------------------------+-------------+
| Family                                     | PolarFire   |
| Device                                     | MPF300TS_ES |
| Package                                    | FCG1152     |
| Speed Grade                                | -1          |
| Core Voltage                               | 1.0V        |
| Part Range                                 | EXT         |
| Default I/O technology                     | LVCMOS 1.8V |
| FPGA Hardware Breakpoint Auto Instantation | Off         |
+--------------------------------------------+-------------+

Source Files
+---------+------------------------------------------------------------------+
| Topcell | Top                                                              |
| Format  | Verilog                                                          |
| Source  | C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.vm |
+---------+------------------------------------------------------------------+

Options
+----------------------------------------------------+----+
| Limit the number of high fanout nets to display to | 10 |
+----------------------------------------------------+----+

Resource Usage
+---------------------------+--------+--------+------------+
| Type                      | Used   | Total  | Percentage |
+---------------------------+--------+--------+------------+
| 4LUT                      | 143699 | 299544 | 47.97      |
| DFF                       | 66714  | 299544 | 22.27      |
| I/O Register              | 0      | 1536   | 0.00       |
| User I/O                  | 116    | 512    | 22.66      |
| -- Single-ended I/O       | 104    | 512    | 20.31      |
| -- Differential I/O Pairs | 6      | 256    | 2.34       |
| uSRAM                     | 0      | 2772   | 0.00       |
| LSRAM                     | 941    | 952    | 98.84      |
| Math                      | 0      | 924    | 0.00       |
| H-Chip Global             | 19     | 48     | 39.58      |
| Local Global              | 4      | 1008   | 0.40       |
| PLL                       | 4      | 8      | 50.00      |
| DLL                       | 0      | 8      | 0.00       |
| CRN_INT                   | 4      | 24     | 16.67      |
| INIT                      | 1      | 1      | 100.00     |
| OSC_RC160MHZ              | 1      | 1      | 100.00     |
| Transceiver Lanes         | 2      | 16     | 12.50      |
| Transceiver PCIe          | 0      | 2      | 0.00       |
| TX_PLL                    | 2      | 11     | 18.18      |
| ICB_CLKDIV                | 2      | 24     | 8.33       |
| ICB_CLKINT                | 8      | 72     | 11.11      |
| ICB_INT                   | 2      | 12     | 16.67      |
+---------------------------+--------+--------+------------+

Detailed Logic Resource Usage
+-----------------------+--------+-------+
| Type                  | 4LUT   | DFF   |
+-----------------------+--------+-------+
| Fabric Logic          | 109823 | 32838 |
| uSRAM Interface Logic | 0      | 0     |
| LSRAM Interface Logic | 33876  | 33876 |
| Math Interface Logic  | 0      | 0     |
| Total Used            | 143699 | 66714 |
+-----------------------+--------+-------+

Detailed Carry Chains Resource Usage
+--------+------+
| Length | Used |
| 6      | 4    |
| 7      | 49   |
| 8      | 34   |
| 9      | 20   |
| 10     | 34   |
| 11     | 49   |
| 12     | 33   |
| 13     | 8    |
| 14     | 6    |
| 15     | 20   |
| 16     | 30   |
| 17     | 8    |
| 18     | 1    |
| 19     | 1    |
| 20     | 3    |
| 21     | 3    |
| 30     | 1    |
| 32     | 4    |
| 33     | 22   |
| 129    | 1    |
| Total  | 331  |
+--------+------+

Detailed 4LUT Groups Resource Usage
+--------+------+
| Length | Used |
| 2      | 2685 |
| 5      | 885  |
| 10     | 99   |
| 22     | 14   |
| 46     | 407  |
| Total  | 4090 |
+--------+------+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 19           | 0           | 0               |
| Output I/O                    | 49           | 0           | 0               |
| Bidirectional I/O             | 36           | 0           | 0               |
| Differential Input I/O Pairs  | 2            | 0           | 0               |
| Differential Output I/O Pairs | 4            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

Nets assigned to chip global resources
+--------+---------+-----------------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                          |
+--------+---------+-----------------------------------------------------------------------------------------------+
| 21813  | INT_NET | Net   : Clock_Reset_0_Main_CLOCK_0                                                            |
|        |         | Driver: Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1                                |
|        |         | Source: NETLIST                                                                               |
| 10462  | INT_NET | Net   : Clock_Reset_0_Clock_LogicData                                                         |
|        |         | Driver: Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/clkint_0/U0_RGB1                                |
|        |         | Source: NETLIST                                                                               |
| 9345   | INT_NET | Net   : AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/WR_INDEX_Z[4]                |
|        |         | Driver: AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/WR_INDEX_RNIUEG7[4]/U0_RGB1  |
|        |         | Source: NETLIST                                                                               |
| 9345   | INT_NET | Net   : AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/WR_INDEX_Z[4]                |
|        |         | Driver: AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/WR_INDEX_RNIVH4B[4]/U0_RGB1  |
|        |         | Source: NETLIST                                                                               |
| 9345   | INT_NET | Net   : AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/WR_INDEX_Z[3]                |
|        |         | Driver: AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/WR_INDEX_RNITDG7[3]/U0_RGB1  |
|        |         | Source: NETLIST                                                                               |
| 9345   | INT_NET | Net   : AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/WR_INDEX_Z[3]                |
|        |         | Driver: AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/WR_INDEX_RNIUG4B[3]/U0_RGB1  |
|        |         | Source: NETLIST                                                                               |
| 6151   | INT_NET | Net   : Transceiver_Main_0/Chain_arst1                                                        |
|        |         | Driver: Transceiver_Main_0/Synchronizer_0_2_0/Chain_rep_RNI4903[1]/U0_RGB1                    |
|        |         | Source: NETLIST                                                                               |
| 3088   | INT_NET | Net   : dff_arst                                                                              |
|        |         | Driver: Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1           |
|        |         | Source: NETLIST                                                                               |
| 1335   | INT_NET | Net   : INT_DataFifo_Reset_N_arst                                                             |
|        |         | Driver: Controler_0/Reset_Controler_0/INT_DataFifo_Reset_N_RNI3DRB/U0_RGB1                    |
|        |         | Source: NETLIST                                                                               |
| 1046   | INT_NET | Net   : Clock_Reset_0_UART_CLOCK_1                                                            |
|        |         | Driver: Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1                                |
|        |         | Source: NETLIST                                                                               |
| 878    | INT_NET | Net   : Chain_arst1                                                                           |
|        |         | Driver: Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1                             |
|        |         | Source: NETLIST                                                                               |
| 873    | INT_NET | Net   : Chain_arst1_0                                                                         |
|        |         | Driver: Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_RNI9K7E[1]/U0_RGB1 |
|        |         | Source: NETLIST                                                                               |
| 251    | INT_NET | Net   : NN_1                                                                                  |
|        |         | Driver: I_1/U0_RGB1                                                                           |
|        |         | Source: NETLIST                                                                               |
| 78     | INT_NET | Net   : Clock_Reset_0_XCVR_CTRL_Clock_40M                                                     |
|        |         | Driver: Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9/U0_RGB1                    |
|        |         | Source: NETLIST                                                                               |
| 6      | INT_NET | Net   : Clock_Reset_0_Clock_XcvrRef                                                           |
|        |         | Driver: Clock_Reset_0/PF_CCC_C8_0/PF_CCC_C8_0/clkint_0/U0_RGB1                                |
|        |         | Source: NETLIST                                                                               |
| 4      | INT_NET | Net   : Clock_Reset_0/XCVR_REF_Clock                                                          |
|        |         | Driver: Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1                           |
|        |         | Source: NETLIST                                                                               |
| 3      | INT_NET | Net   : GPIO_0_c                                                                              |
|        |         | Driver: I_2/U0_RGB1                                                                           |
|        |         | Source: NETLIST                                                                               |
| 2      | INT_NET | Net   : Clock_Reset_0/PF_CLK_DIV_C3_0_CLK_OUT                                                 |
|        |         | Driver: Clock_Reset_0/PF_CLK_DIV_C3_0/PF_CLK_DIV_C3_0/I_CD_RNI04D/U0_RGB1                     |
|        |         | Source: NETLIST                                                                               |
| 1      | INT_NET | Net   : Clock_Reset_0_HMC_CLK                                                                 |
|        |         | Driver: Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0/U0_RGB1                                |
|        |         | Source: NETLIST                                                                               |
+--------+---------+-----------------------------------------------------------------------------------------------+

Nets assigned to row global resources
+--------+---------+------------------------------------------------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                                                         |
+--------+---------+------------------------------------------------------------------------------------------------------------------------------+
| 438    | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0_LANE0_TX_CLK_R_0        |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_TX_rclkint |
|        |         | Source: NETLIST                                                                                                              |
| 438    | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0_LANE0_TX_CLK_R_0        |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_TX_rclkint |
|        |         | Source: NETLIST                                                                                                              |
| 96     | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0_LANE0_RX_CLK_R          |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_RX_rclkint |
|        |         | Source: NETLIST                                                                                                              |
| 96     | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0_LANE0_RX_CLK_R          |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_RX_rclkint |
|        |         | Source: NETLIST                                                                                                              |
+--------+---------+------------------------------------------------------------------------------------------------------------------------------+

High fanout nets
+--------+---------+-------------------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                            |
+--------+---------+-------------------------------------------------------------------------------------------------+
| 2714   | INT_NET | Net   : AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/RD_INDEX_Z[9]                  |
|        |         | Driver: AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/RD_INDEX[9]                    |
| 2633   | INT_NET | Net   : AnalyzInCirc_Top_0_FifoInst_GEN_1_inst_AnalyzInCirc_FIFO_RD_INDEX[8]                    |
|        |         | Driver: AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/RD_INDEX[8]                    |
| 2344   | INT_NET | Net   : AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/RD_INDEX_Z[7]                  |
|        |         | Driver: AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/RD_INDEX[7]                    |
| 2336   | INT_NET | Net   : AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/fifo_data_data_N_302           |
|        |         | Driver: AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/fifo_data_data_awe0_7_0_a2_4   |
| 2336   | INT_NET | Net   : AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/fifo_data_data_N_301           |
|        |         | Driver: AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/fifo_data_data_awe0_127_0_a2_1 |
| 2336   | INT_NET | Net   : AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/fifo_data_data_N_307           |
|        |         | Driver: AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/fifo_data_data_awe0_87_0_a2_2  |
| 2336   | INT_NET | Net   : AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/fifo_data_data_N_308           |
|        |         | Driver: AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/fifo_data_data_awe0_47_0_a2_2  |
| 2336   | INT_NET | Net   : AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/fifo_data_data_N_302           |
|        |         | Driver: AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/fifo_data_data_awe0_7_0_a2_4   |
| 2336   | INT_NET | Net   : AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/fifo_data_data_N_301           |
|        |         | Driver: AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/fifo_data_data_awe0_127_0_a2_1 |
| 2336   | INT_NET | Net   : AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/fifo_data_data_N_307           |
|        |         | Driver: AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/fifo_data_data_awe0_87_0_a2_2  |
+--------+---------+-------------------------------------------------------------------------------------------------+

High fanout nets (through buffer trees)
+--------+---------+-------------------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                            |
+--------+---------+-------------------------------------------------------------------------------------------------+
| 2714   | INT_NET | Net   : AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/RD_INDEX_Z[9]                  |
|        |         | Driver: AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/RD_INDEX[9]                    |
| 2633   | INT_NET | Net   : AnalyzInCirc_Top_0_FifoInst_GEN_1_inst_AnalyzInCirc_FIFO_RD_INDEX[8]                    |
|        |         | Driver: AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/RD_INDEX[8]                    |
| 2344   | INT_NET | Net   : AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/RD_INDEX_Z[7]                  |
|        |         | Driver: AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/RD_INDEX[7]                    |
| 2336   | INT_NET | Net   : AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/fifo_data_data_N_302           |
|        |         | Driver: AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/fifo_data_data_awe0_7_0_a2_4   |
| 2336   | INT_NET | Net   : AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/fifo_data_data_N_301           |
|        |         | Driver: AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/fifo_data_data_awe0_127_0_a2_1 |
| 2336   | INT_NET | Net   : AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/fifo_data_data_N_307           |
|        |         | Driver: AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/fifo_data_data_awe0_87_0_a2_2  |
| 2336   | INT_NET | Net   : AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/fifo_data_data_N_308           |
|        |         | Driver: AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/fifo_data_data_awe0_47_0_a2_2  |
| 2336   | INT_NET | Net   : AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/fifo_data_data_N_302           |
|        |         | Driver: AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/fifo_data_data_awe0_7_0_a2_4   |
| 2336   | INT_NET | Net   : AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/fifo_data_data_N_301           |
|        |         | Driver: AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/fifo_data_data_awe0_127_0_a2_1 |
| 2336   | INT_NET | Net   : AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/fifo_data_data_N_307           |
|        |         | Driver: AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/fifo_data_data_awe0_87_0_a2_2  |
+--------+---------+-------------------------------------------------------------------------------------------------+

