/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * Actions Semi S500 Register Definitions
 *
 * Copyright (C) 2012 Actions Semi Inc.
 * Copyright (C) 2021 Cristian Ciocaltea <cristian.ciocaltea@gmail.com>
 */

#ifndef _OWL_REGS_S500_H_
#define _OWL_REGS_S500_H_

/*
 * CMU (Clock Management Unit) registers
 */
#define CMU_COREPLL			0x0000
#define CMU_DEVPLL			0x0004
#define CMU_DDRPLL			0x0008
#define CMU_NANDPLL			0x000C
#define CMU_DISPLAYPLL			0x0010
#define CMU_AUDIOPLL			0x0014
#define CMU_TVOUTPLL			0x0018
#define CMU_BUSCLK			0x001C
#define CMU_SENSORCLK			0x0020
#define CMU_LCDCLK			0x0024
#define CMU_DSICLK			0x0028
#define CMU_CSICLK			0x002C
#define CMU_DECLK			0x0030
#define CMU_BISPCLK			0x0034
#define CMU_BUSCLK1			0x0038
#define CMU_VDECLK			0x0040
#define CMU_VCECLK			0x0044
#define CMU_NANDCCLK			0x004C
#define CMU_SD0CLK			0x0050
#define CMU_SD1CLK			0x0054
#define CMU_SD2CLK			0x0058
#define CMU_UART0CLK			0x005C
#define CMU_UART1CLK			0x0060
#define CMU_UART2CLK			0x0064
#define CMU_PWM4CLK			0x0068
#define CMU_PWM5CLK			0x006C
#define CMU_PWM0CLK			0x0070
#define CMU_PWM1CLK			0x0074
#define CMU_PWM2CLK			0x0078
#define CMU_PWM3CLK			0x007C
#define CMU_USBPLL			0x0080
#define CMU_ETHERNETPLL			0x0084
#define CMU_CVBSPLL			0x0088
#define CMU_LENSCLK			0x008C
#define CMU_GPU3DCLK			0x0090
#define CMU_CORECTL			0x009C
#define CMU_DEVCLKEN0			0x00A0
#define CMU_DEVCLKEN1			0x00A4
#define CMU_DEVRST0			0x00A8
#define CMU_DEVRST1			0x00AC
#define CMU_UART3CLK			0x00B0
#define CMU_UART4CLK			0x00B4
#define CMU_UART5CLK			0x00B8
#define CMU_UART6CLK			0x00BC
#define CMU_SSCLK			0x00C0
#define CMU_DIGITALDEBUG		0x00D0
#define CMU_ANALOGDEBUG			0x00D4
#define CMU_COREPLLDEBUG		0x00D8
#define CMU_DEVPLLDEBUG			0x00DC
#define CMU_DDRPLLDEBUG			0x00E0
#define CMU_NANDPLLDEBUG		0x00E4
#define CMU_DISPLAYPLLDEBUG		0x00E8
#define CMU_TVOUTPLLDEBUG		0x00EC
#define CMU_DEEPCOLORPLLDEBUG		0x00F4
#define CMU_AUDIOPLL_ETHPLLDEBUG	0x00F8
#define CMU_CVBSPLLDEBUG		0x00FC

/* BUSCLK register */
#define CMU_BUSCLK_DIVEN		BIT(31)
#define CMU_BUSCLK_NICDIV_2		1
#define CMU_BUSCLK_NICDIV_SHIFT		16
#define CMU_BUSCLK_NICDIV_DIV		(CMU_BUSCLK_NICDIV_2 << CMU_BUSCLK_NICDIV_SHIFT)
#define CMU_BUSCLK_NICDIV_MASK		GENMASK(CMU_BUSCLK_NICDIV_SHIFT + 2, CMU_BUSCLK_NICDIV_SHIFT)
#define CMU_BUSCLK_NICSRC_MASK		GENMASK(6, 4)

/* BUSCLK1 register */
#define CMU_BUSCLK1_HCLK_DIV		(1 << 2)
#define CMU_BUSCLK1_AHBPREDIV_DIV	(2 << 12)
#define CMU_BUSCLK1_APBCLK_DIV		(3 << 14)

/* DEVCLKEN0 register */
#define CMU_DEVCLKEN0_DE		BIT(8)

/* DEVCLKEN1 register */
#define CMU_DEVCLKEN1_NOC1		BIT(28)
#define CMU_DEVCLKEN1_TIMER		BIT(27)
#define CMU_DEVCLKEN1_ETH		BIT(22)
#define CMU_DEVCLKEN1_UART3		BIT(19)
#define CMU_DEVCLKEN1_UART2		BIT(8)

#endif
