===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 22.3015 seconds

  ----Wall Time----  ----Name----
    4.6703 ( 20.9%)  FIR Parser
    9.2212 ( 41.3%)  'firrtl.circuit' Pipeline
    0.1027 (  0.5%)    InferWidths
    0.8284 (  3.7%)    LowerFIRRTLTypes
    7.3123 ( 32.8%)    'firrtl.module' Pipeline
    0.9414 (  4.2%)      ExpandWhens
    1.3197 (  5.9%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    5.0512 ( 22.6%)      SimpleCanonicalizer
    0.9262 (  4.2%)    IMConstProp
    0.0000 (  0.0%)    BlackBoxReader
    0.0515 (  0.2%)    'firrtl.module' Pipeline
    0.0515 (  0.2%)      CheckWidths
    2.3986 ( 10.8%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    3.5457 ( 15.9%)  'hw.module' Pipeline
    0.0837 (  0.4%)    HWCleanup
    0.9847 (  4.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.4774 ( 11.1%)    SimpleCanonicalizer
    0.2918 (  1.3%)  HWLegalizeNames
    0.6372 (  2.9%)  'hw.module' Pipeline
    0.6372 (  2.9%)    PrettifyVerilog
    1.5343 (  6.9%)  Output
    0.0023 (  0.0%)  Rest
   22.3015 (100.0%)  Total

{
  totalTime: 22.346,
  maxMemory: 592732160
}
