{
  "module_name": "cxlpci.h",
  "hash_id": "da917ee6b6ad6ff2097d98fe158b63cc6222541dbb16bd35901fccc89a37c272",
  "original_prompt": "Ingested from linux-6.6.14/drivers/cxl/cxlpci.h",
  "human_readable_source": " \n \n#ifndef __CXL_PCI_H__\n#define __CXL_PCI_H__\n#include <linux/pci.h>\n#include \"cxl.h\"\n\n#define CXL_MEMORY_PROGIF\t0x10\n\n \n#define PCI_DVSEC_HEADER1_LENGTH_MASK\tGENMASK(31, 20)\n#define PCI_DVSEC_VENDOR_ID_CXL\t\t0x1E98\n\n \n#define CXL_DVSEC_PCIE_DEVICE\t\t\t\t\t0\n#define   CXL_DVSEC_CAP_OFFSET\t\t0xA\n#define     CXL_DVSEC_MEM_CAPABLE\tBIT(2)\n#define     CXL_DVSEC_HDM_COUNT_MASK\tGENMASK(5, 4)\n#define   CXL_DVSEC_CTRL_OFFSET\t\t0xC\n#define     CXL_DVSEC_MEM_ENABLE\tBIT(2)\n#define   CXL_DVSEC_RANGE_SIZE_HIGH(i)\t(0x18 + (i * 0x10))\n#define   CXL_DVSEC_RANGE_SIZE_LOW(i)\t(0x1C + (i * 0x10))\n#define     CXL_DVSEC_MEM_INFO_VALID\tBIT(0)\n#define     CXL_DVSEC_MEM_ACTIVE\tBIT(1)\n#define     CXL_DVSEC_MEM_SIZE_LOW_MASK\tGENMASK(31, 28)\n#define   CXL_DVSEC_RANGE_BASE_HIGH(i)\t(0x20 + (i * 0x10))\n#define   CXL_DVSEC_RANGE_BASE_LOW(i)\t(0x24 + (i * 0x10))\n#define     CXL_DVSEC_MEM_BASE_LOW_MASK\tGENMASK(31, 28)\n\n#define CXL_DVSEC_RANGE_MAX\t\t2\n\n \n#define CXL_DVSEC_FUNCTION_MAP\t\t\t\t\t2\n\n \n#define CXL_DVSEC_PORT_EXTENSIONS\t\t\t\t3\n\n \n#define CXL_DVSEC_PORT_GPF\t\t\t\t\t4\n\n \n#define CXL_DVSEC_DEVICE_GPF\t\t\t\t\t5\n\n \n#define CXL_DVSEC_PCIE_FLEXBUS_PORT\t\t\t\t7\n\n \n#define CXL_DVSEC_REG_LOCATOR\t\t\t\t\t8\n#define   CXL_DVSEC_REG_LOCATOR_BLOCK1_OFFSET\t\t\t0xC\n#define     CXL_DVSEC_REG_LOCATOR_BIR_MASK\t\t\tGENMASK(2, 0)\n#define\t    CXL_DVSEC_REG_LOCATOR_BLOCK_ID_MASK\t\t\tGENMASK(15, 8)\n#define     CXL_DVSEC_REG_LOCATOR_BLOCK_OFF_LOW_MASK\t\tGENMASK(31, 16)\n\n \n#define CXL_PCI_DEFAULT_MAX_VECTORS 16\n\n \nenum cxl_regloc_type {\n\tCXL_REGLOC_RBI_EMPTY = 0,\n\tCXL_REGLOC_RBI_COMPONENT,\n\tCXL_REGLOC_RBI_VIRT,\n\tCXL_REGLOC_RBI_MEMDEV,\n\tCXL_REGLOC_RBI_PMU,\n\tCXL_REGLOC_RBI_TYPES\n};\n\nstruct cdat_header {\n\t__le32 length;\n\tu8 revision;\n\tu8 checksum;\n\tu8 reserved[6];\n\t__le32 sequence;\n} __packed;\n\nstruct cdat_entry_header {\n\tu8 type;\n\tu8 reserved;\n\t__le16 length;\n} __packed;\n\nint devm_cxl_port_enumerate_dports(struct cxl_port *port);\nstruct cxl_dev_state;\nint cxl_hdm_decode_init(struct cxl_dev_state *cxlds, struct cxl_hdm *cxlhdm,\n\t\t\tstruct cxl_endpoint_dvsec_info *info);\nvoid read_cdat_data(struct cxl_port *port);\nvoid cxl_cor_error_detected(struct pci_dev *pdev);\npci_ers_result_t cxl_error_detected(struct pci_dev *pdev,\n\t\t\t\t    pci_channel_state_t state);\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}