

================================================================
== Vitis HLS Report for 'reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc'
================================================================
* Date:           Wed Jul 16 18:22:37 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FFT_DIT_RN
* Solution:       FFT_DIT_RN (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  4.956 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       35|       35|  0.173 us|  0.173 us|   33|   33|  loop auto-rewind stp (delay=1 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- STREAM_OUT_REVERSE  |       33|       33|         3|          1|          1|    32|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     32|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|      12|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      12|     77|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |i_fu_189_p2                |         +|   0|  0|  13|           5|           1|
    |ap_condition_172           |       and|   0|  0|   2|           1|           1|
    |icmp_ln357_fu_195_p2       |      icmp|   0|  0|  13|           5|           2|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  32|          13|           7|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i45_load         |   9|          2|    5|         10|
    |i45_fu_54                         |   9|          2|    5|         10|
    |reverse_in_stream_vector_blk_n    |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  45|         10|   13|         26|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+---+----+-----+-----------+
    |                       Name                       | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                         |  1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |  1|   0|    1|          0|
    |ap_done_reg                                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |  1|   0|    1|          0|
    |i45_fu_54                                         |  5|   0|    5|          0|
    +--------------------------------------------------+---+----+-----+-----------+
    |Total                                             | 12|   0|   12|          0|
    +--------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|                                  RTL Ports                                  | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+-----------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk                                                                       |   in|    1|  ap_ctrl_hs|               reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc|  return value|
|ap_rst                                                                       |   in|    1|  ap_ctrl_hs|               reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc|  return value|
|ap_start                                                                     |   in|    1|  ap_ctrl_hs|               reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc|  return value|
|ap_done                                                                      |  out|    1|  ap_ctrl_hs|               reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc|  return value|
|ap_continue                                                                  |   in|    1|  ap_ctrl_hs|               reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc|  return value|
|ap_idle                                                                      |  out|    1|  ap_ctrl_hs|               reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc|  return value|
|ap_ready                                                                     |  out|    1|  ap_ctrl_hs|               reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc|  return value|
|reverse_in_stream_vector_din                                                 |  out|  256|     ap_fifo|                                            reverse_in_stream_vector|       pointer|
|reverse_in_stream_vector_full_n                                              |   in|    1|     ap_fifo|                                            reverse_in_stream_vector|       pointer|
|reverse_in_stream_vector_write                                               |  out|    1|     ap_fifo|                                            reverse_in_stream_vector|       pointer|
|reverse_in_stream_vector_num_data_valid                                      |   in|   32|     ap_fifo|                                            reverse_in_stream_vector|       pointer|
|reverse_in_stream_vector_fifo_cap                                            |   in|   32|     ap_fifo|                                            reverse_in_stream_vector|       pointer|
|reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_address0  |  out|    5|   ap_memory|  reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0|         array|
|reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_ce0       |  out|    1|   ap_memory|  reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0|         array|
|reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_q0        |   in|   32|   ap_memory|  reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0|         array|
|reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_address0  |  out|    5|   ap_memory|  reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0|         array|
|reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_ce0       |  out|    1|   ap_memory|  reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0|         array|
|reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_q0        |   in|   32|   ap_memory|  reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0|         array|
|reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_address0  |  out|    5|   ap_memory|  reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1|         array|
|reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_ce0       |  out|    1|   ap_memory|  reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1|         array|
|reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_q0        |   in|   32|   ap_memory|  reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1|         array|
|reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_address0  |  out|    5|   ap_memory|  reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1|         array|
|reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_ce0       |  out|    1|   ap_memory|  reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1|         array|
|reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_q0        |   in|   32|   ap_memory|  reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1|         array|
|reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_address0  |  out|    5|   ap_memory|  reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2|         array|
|reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_ce0       |  out|    1|   ap_memory|  reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2|         array|
|reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_q0        |   in|   32|   ap_memory|  reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2|         array|
|reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_address0  |  out|    5|   ap_memory|  reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2|         array|
|reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_ce0       |  out|    1|   ap_memory|  reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2|         array|
|reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_q0        |   in|   32|   ap_memory|  reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2|         array|
|reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_address0  |  out|    5|   ap_memory|  reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3|         array|
|reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_ce0       |  out|    1|   ap_memory|  reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3|         array|
|reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_q0        |   in|   32|   ap_memory|  reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3|         array|
|reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_address0  |  out|    5|   ap_memory|  reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3|         array|
|reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_ce0       |  out|    1|   ap_memory|  reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3|         array|
|reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_q0        |   in|   32|   ap_memory|  reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3|         array|
+-----------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i45 = alloca i32 1"   --->   Operation 6 'alloca' 'i45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %reverse_in_stream_vector, void @empty_70, i32 0, i32 0, void @empty_71, i32 0, i32 0, void @empty_71, void @empty_71, void @empty_71, i32 0, i32 0, i32 0, i32 0, void @empty_71, void @empty_71, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specperformance_ln357 = specperformance void @_ssdm_op_SpecPerformance, i32 0, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_71" [FFT.cpp:357]   --->   Operation 8 'specperformance' 'specperformance_ln357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %i45"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln357 = br void %VITIS_LOOP_361_6.split.i" [FFT.cpp:357]   --->   Operation 10 'br' 'br_ln357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i45_load = load i5 %i45" [FFT.cpp:357]   --->   Operation 11 'load' 'i45_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln357 = zext i5 %i45_load" [FFT.cpp:357]   --->   Operation 12 'zext' 'zext_ln357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_addr = getelementptr i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0, i64 0, i64 %zext_ln357" [FFT.cpp:362]   --->   Operation 13 'getelementptr' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_addr = getelementptr i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0, i64 0, i64 %zext_ln357" [FFT.cpp:362]   --->   Operation 14 'getelementptr' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [3/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_addr" [FFT.cpp:362]   --->   Operation 15 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 16 [3/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_addr" [FFT.cpp:362]   --->   Operation 16 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_addr = getelementptr i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1, i64 0, i64 %zext_ln357" [FFT.cpp:362]   --->   Operation 17 'getelementptr' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_addr = getelementptr i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1, i64 0, i64 %zext_ln357" [FFT.cpp:362]   --->   Operation 18 'getelementptr' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [3/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_addr" [FFT.cpp:362]   --->   Operation 19 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 20 [3/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_addr" [FFT.cpp:362]   --->   Operation 20 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_addr = getelementptr i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2, i64 0, i64 %zext_ln357" [FFT.cpp:362]   --->   Operation 21 'getelementptr' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_addr = getelementptr i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2, i64 0, i64 %zext_ln357" [FFT.cpp:362]   --->   Operation 22 'getelementptr' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [3/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_addr" [FFT.cpp:362]   --->   Operation 23 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 24 [3/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_addr" [FFT.cpp:362]   --->   Operation 24 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_addr = getelementptr i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3, i64 0, i64 %zext_ln357" [FFT.cpp:362]   --->   Operation 25 'getelementptr' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_addr = getelementptr i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3, i64 0, i64 %zext_ln357" [FFT.cpp:362]   --->   Operation 26 'getelementptr' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [3/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_addr" [FFT.cpp:362]   --->   Operation 27 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 28 [3/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_addr" [FFT.cpp:362]   --->   Operation 28 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 29 [1/1] (1.78ns)   --->   "%i = add i5 %i45_load, i5 1" [FFT.cpp:357]   --->   Operation 29 'add' 'i' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.78ns)   --->   "%icmp_ln357 = icmp_eq  i5 %i45_load, i5 31" [FFT.cpp:357]   --->   Operation 30 'icmp' 'icmp_ln357' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln357 = store i5 %i, i5 %i45" [FFT.cpp:357]   --->   Operation 31 'store' 'store_ln357' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln357 = br i1 %icmp_ln357, void %VITIS_LOOP_361_6.split.i, void %reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc.exit" [FFT.cpp:357]   --->   Operation 32 'br' 'br_ln357' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 33 [2/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_addr" [FFT.cpp:362]   --->   Operation 33 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 34 [2/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_addr" [FFT.cpp:362]   --->   Operation 34 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 35 [2/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_addr" [FFT.cpp:362]   --->   Operation 35 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 36 [2/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_addr" [FFT.cpp:362]   --->   Operation 36 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 37 [2/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_addr" [FFT.cpp:362]   --->   Operation 37 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 38 [2/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_addr" [FFT.cpp:362]   --->   Operation 38 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 39 [2/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_addr" [FFT.cpp:362]   --->   Operation 39 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 40 [2/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_addr" [FFT.cpp:362]   --->   Operation 40 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 3.14>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln358 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_71" [FFT.cpp:358]   --->   Operation 41 'specpipeline' 'specpipeline_ln358' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln357 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [FFT.cpp:357]   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln357' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln357 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [FFT.cpp:357]   --->   Operation 43 'specloopname' 'specloopname_ln357' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/3] ( I:1.68ns O:1.68ns )   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_addr" [FFT.cpp:362]   --->   Operation 44 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 45 [1/3] ( I:1.68ns O:1.68ns )   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_addr" [FFT.cpp:362]   --->   Operation 45 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 46 [1/3] ( I:1.68ns O:1.68ns )   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_addr" [FFT.cpp:362]   --->   Operation 46 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 47 [1/3] ( I:1.68ns O:1.68ns )   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_addr" [FFT.cpp:362]   --->   Operation 47 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 48 [1/3] ( I:1.68ns O:1.68ns )   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_addr" [FFT.cpp:362]   --->   Operation 48 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 49 [1/3] ( I:1.68ns O:1.68ns )   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_addr" [FFT.cpp:362]   --->   Operation 49 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 50 [1/3] ( I:1.68ns O:1.68ns )   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_addr" [FFT.cpp:362]   --->   Operation 50 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 51 [1/3] ( I:1.68ns O:1.68ns )   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_addr" [FFT.cpp:362]   --->   Operation 51 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln364 = bitcast i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_load" [FFT.cpp:364]   --->   Operation 52 'bitcast' 'bitcast_ln364' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%bitcast_ln364_1 = bitcast i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_load" [FFT.cpp:364]   --->   Operation 53 'bitcast' 'bitcast_ln364_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%bitcast_ln364_2 = bitcast i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_load" [FFT.cpp:364]   --->   Operation 54 'bitcast' 'bitcast_ln364_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%bitcast_ln364_3 = bitcast i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_load" [FFT.cpp:364]   --->   Operation 55 'bitcast' 'bitcast_ln364_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%bitcast_ln364_4 = bitcast i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_load" [FFT.cpp:364]   --->   Operation 56 'bitcast' 'bitcast_ln364_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%bitcast_ln364_5 = bitcast i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_load" [FFT.cpp:364]   --->   Operation 57 'bitcast' 'bitcast_ln364_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%bitcast_ln364_6 = bitcast i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_load" [FFT.cpp:364]   --->   Operation 58 'bitcast' 'bitcast_ln364_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%bitcast_ln364_7 = bitcast i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_load" [FFT.cpp:364]   --->   Operation 59 'bitcast' 'bitcast_ln364_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%or_ln364_5_i = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln364_7, i32 %bitcast_ln364_6, i32 %bitcast_ln364_5, i32 %bitcast_ln364_4, i32 %bitcast_ln364_3, i32 %bitcast_ln364_2, i32 %bitcast_ln364_1, i32 %bitcast_ln364" [FFT.cpp:364]   --->   Operation 60 'bitconcatenate' 'or_ln364_5_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] ( I:1.46ns O:1.46ns )   --->   "%write_ln364 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %reverse_in_stream_vector, i256 %or_ln364_5_i" [FFT.cpp:364]   --->   Operation 61 'write' 'write_ln364' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_3 : Operation 62 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 62 'ret' 'ret_ln0' <Predicate = (icmp_ln357)> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reverse_in_stream_vector]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i45                                                                     (alloca           ) [ 0100]
specinterface_ln0                                                       (specinterface    ) [ 0000]
specperformance_ln357                                                   (specperformance  ) [ 0000]
store_ln0                                                               (store            ) [ 0000]
br_ln357                                                                (br               ) [ 0000]
i45_load                                                                (load             ) [ 0000]
zext_ln357                                                              (zext             ) [ 0000]
reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_addr (getelementptr    ) [ 0111]
reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_addr (getelementptr    ) [ 0111]
reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_addr (getelementptr    ) [ 0111]
reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_addr (getelementptr    ) [ 0111]
reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_addr (getelementptr    ) [ 0111]
reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_addr (getelementptr    ) [ 0111]
reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_addr (getelementptr    ) [ 0111]
reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_addr (getelementptr    ) [ 0111]
i                                                                       (add              ) [ 0000]
icmp_ln357                                                              (icmp             ) [ 0111]
store_ln357                                                             (store            ) [ 0000]
br_ln357                                                                (br               ) [ 0000]
specpipeline_ln358                                                      (specpipeline     ) [ 0000]
speclooptripcount_ln357                                                 (speclooptripcount) [ 0000]
specloopname_ln357                                                      (specloopname     ) [ 0000]
reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_load (load             ) [ 0000]
reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_load (load             ) [ 0000]
reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_load (load             ) [ 0000]
reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_load (load             ) [ 0000]
reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_load (load             ) [ 0000]
reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_load (load             ) [ 0000]
reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_load (load             ) [ 0000]
reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_load (load             ) [ 0000]
bitcast_ln364                                                           (bitcast          ) [ 0000]
bitcast_ln364_1                                                         (bitcast          ) [ 0000]
bitcast_ln364_2                                                         (bitcast          ) [ 0000]
bitcast_ln364_3                                                         (bitcast          ) [ 0000]
bitcast_ln364_4                                                         (bitcast          ) [ 0000]
bitcast_ln364_5                                                         (bitcast          ) [ 0000]
bitcast_ln364_6                                                         (bitcast          ) [ 0000]
bitcast_ln364_7                                                         (bitcast          ) [ 0000]
or_ln364_5_i                                                            (bitconcatenate   ) [ 0000]
write_ln364                                                             (write            ) [ 0000]
ret_ln0                                                                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reverse_in_stream_vector">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_in_stream_vector"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_70"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_71"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPerformance"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i45_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i45/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln364_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="256" slack="0"/>
<pin id="61" dir="0" index="2" bw="256" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln364/3 "/>
</bind>
</comp>

<comp id="65" class="1004" name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="5" slack="0"/>
<pin id="69" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_addr/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="5" slack="0"/>
<pin id="76" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_addr/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="5" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_load/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="5" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_load/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="5" slack="0"/>
<pin id="95" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_addr/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="5" slack="0"/>
<pin id="102" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="5" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_load/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="5" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_load/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="5" slack="0"/>
<pin id="121" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_addr/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="5" slack="0"/>
<pin id="128" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_addr/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="5" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_load/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="5" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_load/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="5" slack="0"/>
<pin id="147" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_addr/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="5" slack="0"/>
<pin id="154" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_addr/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="5" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_load/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="5" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_load/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln0_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="5" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="i45_load_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="5" slack="0"/>
<pin id="176" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i45_load/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln357_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="0"/>
<pin id="179" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln357/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="i_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln357_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="0"/>
<pin id="197" dir="0" index="1" bw="5" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln357/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln357_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="5" slack="0"/>
<pin id="203" dir="0" index="1" bw="5" slack="0"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln357/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="bitcast_ln364_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln364/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="bitcast_ln364_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln364_1/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="bitcast_ln364_2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln364_2/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="bitcast_ln364_3_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln364_3/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="bitcast_ln364_4_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln364_4/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="bitcast_ln364_5_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln364_5/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="bitcast_ln364_6_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln364_6/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="bitcast_ln364_7_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln364_7/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="or_ln364_5_i_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="256" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="0" index="2" bw="32" slack="0"/>
<pin id="242" dir="0" index="3" bw="32" slack="0"/>
<pin id="243" dir="0" index="4" bw="32" slack="0"/>
<pin id="244" dir="0" index="5" bw="32" slack="0"/>
<pin id="245" dir="0" index="6" bw="32" slack="0"/>
<pin id="246" dir="0" index="7" bw="32" slack="0"/>
<pin id="247" dir="0" index="8" bw="32" slack="0"/>
<pin id="248" dir="1" index="9" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln364_5_i/3 "/>
</bind>
</comp>

<comp id="259" class="1005" name="i45_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="5" slack="0"/>
<pin id="261" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i45 "/>
</bind>
</comp>

<comp id="266" class="1005" name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_addr_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="1"/>
<pin id="268" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_addr "/>
</bind>
</comp>

<comp id="271" class="1005" name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_addr_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="1"/>
<pin id="273" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_addr "/>
</bind>
</comp>

<comp id="276" class="1005" name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_addr_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="1"/>
<pin id="278" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_addr "/>
</bind>
</comp>

<comp id="281" class="1005" name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_addr_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="5" slack="1"/>
<pin id="283" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_addr "/>
</bind>
</comp>

<comp id="286" class="1005" name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_addr_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="1"/>
<pin id="288" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_addr "/>
</bind>
</comp>

<comp id="291" class="1005" name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_addr_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="1"/>
<pin id="293" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_addr "/>
</bind>
</comp>

<comp id="296" class="1005" name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_addr_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="5" slack="1"/>
<pin id="298" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_addr "/>
</bind>
</comp>

<comp id="301" class="1005" name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_addr_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="5" slack="1"/>
<pin id="303" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_addr "/>
</bind>
</comp>

<comp id="306" class="1005" name="icmp_ln357_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="2"/>
<pin id="308" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln357 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="18" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="52" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="34" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="34" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="65" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="72" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="34" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="34" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="91" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="98" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="10" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="117" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="124" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="34" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="34" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="143" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="150" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="36" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="174" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="182"><net_src comp="177" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="183"><net_src comp="177" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="184"><net_src comp="177" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="185"><net_src comp="177" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="186"><net_src comp="177" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="188"><net_src comp="177" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="193"><net_src comp="174" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="38" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="174" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="189" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="79" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="85" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="105" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="111" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="131" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="137" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="157" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="163" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="249"><net_src comp="50" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="250"><net_src comp="234" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="251"><net_src comp="230" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="252"><net_src comp="226" pin="1"/><net_sink comp="238" pin=3"/></net>

<net id="253"><net_src comp="222" pin="1"/><net_sink comp="238" pin=4"/></net>

<net id="254"><net_src comp="218" pin="1"/><net_sink comp="238" pin=5"/></net>

<net id="255"><net_src comp="214" pin="1"/><net_sink comp="238" pin=6"/></net>

<net id="256"><net_src comp="210" pin="1"/><net_sink comp="238" pin=7"/></net>

<net id="257"><net_src comp="206" pin="1"/><net_sink comp="238" pin=8"/></net>

<net id="258"><net_src comp="238" pin="9"/><net_sink comp="58" pin=2"/></net>

<net id="262"><net_src comp="54" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="264"><net_src comp="259" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="265"><net_src comp="259" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="269"><net_src comp="65" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="274"><net_src comp="72" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="279"><net_src comp="91" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="284"><net_src comp="98" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="289"><net_src comp="117" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="294"><net_src comp="124" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="299"><net_src comp="143" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="304"><net_src comp="150" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="309"><net_src comp="195" pin="2"/><net_sink comp="306" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: reverse_in_stream_vector | {3 }
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0 | {}
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0 | {}
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1 | {}
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1 | {}
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2 | {}
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2 | {}
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3 | {}
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3 | {}
 - Input state : 
	Port: reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc : reverse_in_stream_vector | {}
	Port: reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc : reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0 | {1 2 3 }
	Port: reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc : reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0 | {1 2 3 }
	Port: reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc : reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1 | {1 2 3 }
	Port: reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc : reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1 | {1 2 3 }
	Port: reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc : reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2 | {1 2 3 }
	Port: reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc : reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2 | {1 2 3 }
	Port: reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc : reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3 | {1 2 3 }
	Port: reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc : reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3 | {1 2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		i45_load : 1
		zext_ln357 : 2
		reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_addr : 3
		reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_addr : 3
		reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_load : 4
		reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_load : 4
		reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_addr : 3
		reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_addr : 3
		reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_load : 4
		reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_load : 4
		reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_addr : 3
		reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_addr : 3
		reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_load : 4
		reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_load : 4
		reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_addr : 3
		reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_addr : 3
		reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_load : 4
		reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_load : 4
		i : 2
		icmp_ln357 : 2
		store_ln357 : 3
		br_ln357 : 3
	State 2
	State 3
		bitcast_ln364 : 1
		bitcast_ln364_1 : 1
		bitcast_ln364_2 : 1
		bitcast_ln364_3 : 1
		bitcast_ln364_4 : 1
		bitcast_ln364_5 : 1
		bitcast_ln364_6 : 1
		bitcast_ln364_7 : 1
		or_ln364_5_i : 2
		write_ln364 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |         i_fu_189        |    0    |    13   |
|----------|-------------------------|---------|---------|
|   icmp   |    icmp_ln357_fu_195    |    0    |    13   |
|----------|-------------------------|---------|---------|
|   write  | write_ln364_write_fu_58 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    zext_ln357_fu_177    |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|   or_ln364_5_i_fu_238   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    26   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------------------------------------------------+--------+
|                                                                               |   FF   |
+-------------------------------------------------------------------------------+--------+
|                                  i45_reg_259                                  |    5   |
|                               icmp_ln357_reg_306                              |    1   |
|reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_addr_reg_266|    5   |
|reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_addr_reg_276|    5   |
|reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_addr_reg_286|    5   |
|reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_addr_reg_296|    5   |
|reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_addr_reg_271|    5   |
|reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_addr_reg_281|    5   |
|reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_addr_reg_291|    5   |
|reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_addr_reg_301|    5   |
+-------------------------------------------------------------------------------+--------+
|                                     Total                                     |   46   |
+-------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
|  grp_access_fu_79 |  p0  |   2  |   5  |   10   ||    0    ||    9    |
|  grp_access_fu_85 |  p0  |   2  |   5  |   10   ||    0    ||    9    |
| grp_access_fu_105 |  p0  |   2  |   5  |   10   ||    0    ||    9    |
| grp_access_fu_111 |  p0  |   2  |   5  |   10   ||    0    ||    9    |
| grp_access_fu_131 |  p0  |   2  |   5  |   10   ||    0    ||    9    |
| grp_access_fu_137 |  p0  |   2  |   5  |   10   ||    0    ||    9    |
| grp_access_fu_157 |  p0  |   2  |   5  |   10   ||    0    ||    9    |
| grp_access_fu_163 |  p0  |   2  |   5  |   10   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   80   ||  12.704 ||    0    ||    72   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   26   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    0   |   72   |
|  Register |    -   |   46   |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   46   |   98   |
+-----------+--------+--------+--------+
