[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2920187 heartbeat IPC: 3.424 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 43 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2920187 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 43 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2920187 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 43 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 12951196 heartbeat IPC: 0.9969 cumulative IPC: 0.9969 (Simulation time: 00 hr 01 min 59 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 21890022 heartbeat IPC: 1.119 cumulative IPC: 1.054 (Simulation time: 00 hr 03 min 08 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 29611759 heartbeat IPC: 1.295 cumulative IPC: 1.124 (Simulation time: 00 hr 04 min 13 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 35577868 cumulative IPC: 1.124 (Simulation time: 00 hr 05 min 21 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 35577868 cumulative IPC: 1.124 (Simulation time: 00 hr 05 min 21 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.124 instructions: 40000002 cycles: 35577868
CPU 0 Branch Prediction Accuracy: 94.55% MPKI: 12.1 Average ROB Occupancy at Mispredict: 40.97
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 9.315
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331451 HIT:     329904 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331451 HIT:     329904 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 324.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875252 HIT:     831854 MISS:      43398 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711548 HIT:     679273 MISS:      32275 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43596 HIT:      35599 MISS:       7997 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116896 HIT:     116804 MISS:         92 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3212 HIT:        178 MISS:       3034 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 64.78 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4618380 HIT:    4203438 MISS:     414942 MSHR_MERGE:     108405
cpu0->cpu0_L1I LOAD         ACCESS:    4618380 HIT:    4203438 MISS:     414942 MSHR_MERGE:     108405
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.084 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14242005 HIT:   13629417 MISS:     612588 MSHR_MERGE:     160768
cpu0->cpu0_L1D LOAD         ACCESS:    7906120 HIT:    7412266 MISS:     493854 MSHR_MERGE:      88843
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6332424 HIT:    6216910 MISS:     115514 MSHR_MERGE:      71917
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3461 HIT:        241 MISS:       3220 MSHR_MERGE:          8
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.72 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4049086 HIT:    3948879 MISS:     100207 MSHR_MERGE:      63157
cpu0->cpu0_ITLB LOAD         ACCESS:    4049086 HIT:    3948879 MISS:     100207 MSHR_MERGE:      63157
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.803 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13503341 HIT:   13125291 MISS:     378050 MSHR_MERGE:      83649
cpu0->cpu0_DTLB LOAD         ACCESS:   13503341 HIT:   13125291 MISS:     378050 MSHR_MERGE:      83649
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.61 cycles
cpu0->LLC TOTAL        ACCESS:      57327 HIT:      41679 MISS:      15648 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      32275 HIT:      23581 MISS:       8694 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       7997 HIT:       5204 MISS:       2793 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14021 HIT:      11269 MISS:       2752 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3034 HIT:       1625 MISS:       1409 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 138.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        629
  ROW_BUFFER_MISS:      12267
  AVG DBUS CONGESTED CYCLE: 15.97
Channel 0 WQ ROW_BUFFER_HIT:        352
  ROW_BUFFER_MISS:       2218
  FULL:          0
Channel 0 REFRESHES ISSUED:       2965
