#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1308520 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13086b0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1300500 .functor NOT 1, L_0x1338160, C4<0>, C4<0>, C4<0>;
L_0x1337ec0 .functor XOR 1, L_0x1337d60, L_0x1337e20, C4<0>, C4<0>;
L_0x1338050 .functor XOR 1, L_0x1337ec0, L_0x1337f80, C4<0>, C4<0>;
v0x1335320_0 .net *"_ivl_10", 0 0, L_0x1337f80;  1 drivers
v0x1335420_0 .net *"_ivl_12", 0 0, L_0x1338050;  1 drivers
v0x1335500_0 .net *"_ivl_2", 0 0, L_0x1337cc0;  1 drivers
v0x13355c0_0 .net *"_ivl_4", 0 0, L_0x1337d60;  1 drivers
v0x13356a0_0 .net *"_ivl_6", 0 0, L_0x1337e20;  1 drivers
v0x13357d0_0 .net *"_ivl_8", 0 0, L_0x1337ec0;  1 drivers
v0x13358b0_0 .var "clk", 0 0;
v0x1335950_0 .net "f_dut", 0 0, L_0x1337b60;  1 drivers
v0x13359f0_0 .net "f_ref", 0 0, L_0x1336b60;  1 drivers
v0x1335b20_0 .var/2u "stats1", 159 0;
v0x1335bc0_0 .var/2u "strobe", 0 0;
v0x1335c60_0 .net "tb_match", 0 0, L_0x1338160;  1 drivers
v0x1335d20_0 .net "tb_mismatch", 0 0, L_0x1300500;  1 drivers
v0x1335de0_0 .net "wavedrom_enable", 0 0, v0x1333bb0_0;  1 drivers
v0x1335e80_0 .net "wavedrom_title", 511 0, v0x1333c70_0;  1 drivers
v0x1335f50_0 .net "x1", 0 0, v0x1333d30_0;  1 drivers
v0x1335ff0_0 .net "x2", 0 0, v0x1333dd0_0;  1 drivers
v0x13361a0_0 .net "x3", 0 0, v0x1333ec0_0;  1 drivers
L_0x1337cc0 .concat [ 1 0 0 0], L_0x1336b60;
L_0x1337d60 .concat [ 1 0 0 0], L_0x1336b60;
L_0x1337e20 .concat [ 1 0 0 0], L_0x1337b60;
L_0x1337f80 .concat [ 1 0 0 0], L_0x1336b60;
L_0x1338160 .cmp/eeq 1, L_0x1337cc0, L_0x1338050;
S_0x1308840 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x13086b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x12f4e70 .functor NOT 1, v0x1333ec0_0, C4<0>, C4<0>, C4<0>;
L_0x1308f60 .functor AND 1, L_0x12f4e70, v0x1333dd0_0, C4<1>, C4<1>;
L_0x1300570 .functor NOT 1, v0x1333d30_0, C4<0>, C4<0>, C4<0>;
L_0x1336440 .functor AND 1, L_0x1308f60, L_0x1300570, C4<1>, C4<1>;
L_0x1336510 .functor NOT 1, v0x1333ec0_0, C4<0>, C4<0>, C4<0>;
L_0x1336580 .functor AND 1, L_0x1336510, v0x1333dd0_0, C4<1>, C4<1>;
L_0x1336630 .functor AND 1, L_0x1336580, v0x1333d30_0, C4<1>, C4<1>;
L_0x13366f0 .functor OR 1, L_0x1336440, L_0x1336630, C4<0>, C4<0>;
L_0x1336850 .functor NOT 1, v0x1333dd0_0, C4<0>, C4<0>, C4<0>;
L_0x13368c0 .functor AND 1, v0x1333ec0_0, L_0x1336850, C4<1>, C4<1>;
L_0x13369e0 .functor AND 1, L_0x13368c0, v0x1333d30_0, C4<1>, C4<1>;
L_0x1336a50 .functor OR 1, L_0x13366f0, L_0x13369e0, C4<0>, C4<0>;
L_0x1336bd0 .functor AND 1, v0x1333ec0_0, v0x1333dd0_0, C4<1>, C4<1>;
L_0x1336c40 .functor AND 1, L_0x1336bd0, v0x1333d30_0, C4<1>, C4<1>;
L_0x1336b60 .functor OR 1, L_0x1336a50, L_0x1336c40, C4<0>, C4<0>;
v0x1300770_0 .net *"_ivl_0", 0 0, L_0x12f4e70;  1 drivers
v0x1300810_0 .net *"_ivl_10", 0 0, L_0x1336580;  1 drivers
v0x12f4ee0_0 .net *"_ivl_12", 0 0, L_0x1336630;  1 drivers
v0x1332510_0 .net *"_ivl_14", 0 0, L_0x13366f0;  1 drivers
v0x13325f0_0 .net *"_ivl_16", 0 0, L_0x1336850;  1 drivers
v0x1332720_0 .net *"_ivl_18", 0 0, L_0x13368c0;  1 drivers
v0x1332800_0 .net *"_ivl_2", 0 0, L_0x1308f60;  1 drivers
v0x13328e0_0 .net *"_ivl_20", 0 0, L_0x13369e0;  1 drivers
v0x13329c0_0 .net *"_ivl_22", 0 0, L_0x1336a50;  1 drivers
v0x1332b30_0 .net *"_ivl_24", 0 0, L_0x1336bd0;  1 drivers
v0x1332c10_0 .net *"_ivl_26", 0 0, L_0x1336c40;  1 drivers
v0x1332cf0_0 .net *"_ivl_4", 0 0, L_0x1300570;  1 drivers
v0x1332dd0_0 .net *"_ivl_6", 0 0, L_0x1336440;  1 drivers
v0x1332eb0_0 .net *"_ivl_8", 0 0, L_0x1336510;  1 drivers
v0x1332f90_0 .net "f", 0 0, L_0x1336b60;  alias, 1 drivers
v0x1333050_0 .net "x1", 0 0, v0x1333d30_0;  alias, 1 drivers
v0x1333110_0 .net "x2", 0 0, v0x1333dd0_0;  alias, 1 drivers
v0x13331d0_0 .net "x3", 0 0, v0x1333ec0_0;  alias, 1 drivers
S_0x1333310 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x13086b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x1333af0_0 .net "clk", 0 0, v0x13358b0_0;  1 drivers
v0x1333bb0_0 .var "wavedrom_enable", 0 0;
v0x1333c70_0 .var "wavedrom_title", 511 0;
v0x1333d30_0 .var "x1", 0 0;
v0x1333dd0_0 .var "x2", 0 0;
v0x1333ec0_0 .var "x3", 0 0;
E_0x1303400/0 .event negedge, v0x1333af0_0;
E_0x1303400/1 .event posedge, v0x1333af0_0;
E_0x1303400 .event/or E_0x1303400/0, E_0x1303400/1;
E_0x1303190 .event negedge, v0x1333af0_0;
E_0x12ee9f0 .event posedge, v0x1333af0_0;
S_0x13335f0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x1333310;
 .timescale -12 -12;
v0x13337f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x13338f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x1333310;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1333fc0 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x13086b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1336e70 .functor NOT 1, v0x1333d30_0, C4<0>, C4<0>, C4<0>;
L_0x1336ff0 .functor AND 1, v0x1333dd0_0, L_0x1336e70, C4<1>, C4<1>;
L_0x13371e0 .functor NOT 1, v0x1333dd0_0, C4<0>, C4<0>, C4<0>;
L_0x1337250 .functor AND 1, v0x1333ec0_0, L_0x13371e0, C4<1>, C4<1>;
L_0x1337450 .functor AND 1, L_0x1337250, v0x1333d30_0, C4<1>, C4<1>;
L_0x1337510 .functor OR 1, L_0x1336ff0, L_0x1337450, C4<0>, C4<0>;
L_0x1337660 .functor AND 1, v0x1333ec0_0, v0x1333dd0_0, C4<1>, C4<1>;
L_0x13376d0 .functor NOT 1, v0x1333d30_0, C4<0>, C4<0>, C4<0>;
L_0x1337790 .functor AND 1, L_0x1337660, L_0x13376d0, C4<1>, C4<1>;
L_0x13378a0 .functor OR 1, L_0x1337510, L_0x1337790, C4<0>, C4<0>;
L_0x1337a10 .functor AND 1, v0x1333ec0_0, v0x1333dd0_0, C4<1>, C4<1>;
L_0x1337a80 .functor AND 1, L_0x1337a10, v0x1333d30_0, C4<1>, C4<1>;
L_0x1337b60 .functor OR 1, L_0x13378a0, L_0x1337a80, C4<0>, C4<0>;
v0x13341d0_0 .net *"_ivl_0", 0 0, L_0x1336e70;  1 drivers
v0x13342b0_0 .net *"_ivl_10", 0 0, L_0x1337510;  1 drivers
v0x1334390_0 .net *"_ivl_12", 0 0, L_0x1337660;  1 drivers
v0x1334480_0 .net *"_ivl_14", 0 0, L_0x13376d0;  1 drivers
v0x1334560_0 .net *"_ivl_16", 0 0, L_0x1337790;  1 drivers
v0x1334690_0 .net *"_ivl_18", 0 0, L_0x13378a0;  1 drivers
v0x1334770_0 .net *"_ivl_2", 0 0, L_0x1336ff0;  1 drivers
v0x1334850_0 .net *"_ivl_20", 0 0, L_0x1337a10;  1 drivers
v0x1334930_0 .net *"_ivl_22", 0 0, L_0x1337a80;  1 drivers
v0x1334aa0_0 .net *"_ivl_4", 0 0, L_0x13371e0;  1 drivers
v0x1334b80_0 .net *"_ivl_6", 0 0, L_0x1337250;  1 drivers
v0x1334c60_0 .net *"_ivl_8", 0 0, L_0x1337450;  1 drivers
v0x1334d40_0 .net "f", 0 0, L_0x1337b60;  alias, 1 drivers
v0x1334e00_0 .net "x1", 0 0, v0x1333d30_0;  alias, 1 drivers
v0x1334ea0_0 .net "x2", 0 0, v0x1333dd0_0;  alias, 1 drivers
v0x1334f90_0 .net "x3", 0 0, v0x1333ec0_0;  alias, 1 drivers
S_0x1335100 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x13086b0;
 .timescale -12 -12;
E_0x1303650 .event anyedge, v0x1335bc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1335bc0_0;
    %nor/r;
    %assign/vec4 v0x1335bc0_0, 0;
    %wait E_0x1303650;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1333310;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1333d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1333dd0_0, 0;
    %assign/vec4 v0x1333ec0_0, 0;
    %wait E_0x1303190;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12ee9f0;
    %load/vec4 v0x1333ec0_0;
    %load/vec4 v0x1333dd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1333d30_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1333d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1333dd0_0, 0;
    %assign/vec4 v0x1333ec0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1303190;
    %fork TD_tb.stim1.wavedrom_stop, S_0x13338f0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1303400;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1333d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1333dd0_0, 0;
    %assign/vec4 v0x1333ec0_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x13086b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13358b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1335bc0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x13086b0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x13358b0_0;
    %inv;
    %store/vec4 v0x13358b0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x13086b0;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1333af0_0, v0x1335d20_0, v0x13361a0_0, v0x1335ff0_0, v0x1335f50_0, v0x13359f0_0, v0x1335950_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x13086b0;
T_7 ;
    %load/vec4 v0x1335b20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1335b20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1335b20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1335b20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1335b20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1335b20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1335b20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x13086b0;
T_8 ;
    %wait E_0x1303400;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1335b20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1335b20_0, 4, 32;
    %load/vec4 v0x1335c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1335b20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1335b20_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1335b20_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1335b20_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x13359f0_0;
    %load/vec4 v0x13359f0_0;
    %load/vec4 v0x1335950_0;
    %xor;
    %load/vec4 v0x13359f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1335b20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1335b20_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1335b20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1335b20_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can10_depth0/human/truthtable1/iter0/response0/top_module.sv";
