Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Area
Top-level module name = pong.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = Pong_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is TRUE.
The -syn option is FALSE.
-path C:/Users/Acer/Desktop/GitHub/ElectroIII/tpf-grupo-3/Radiant/Pong (searchpath added)
-path C:/Users/Acer/Desktop/GitHub/ElectroIII/tpf-grupo-3/Radiant/Pong/impl_1 (searchpath added)
-path C:/Users/Acer/Desktop/GitHub/ElectroIII/tpf-grupo-3/Radiant/Pong/pll (searchpath added)
-path C:/lscc/radiant/1.1/ispfpga/ice40tp/data (searchpath added)
Mixed language design
Verilog design file = C:/lscc/radiant/1.1/ip/pmi/pmi_iCE40UP.v
Verilog design file = C:/Users/Acer/Desktop/GitHub/ElectroIII/tpf-grupo-3/Radiant/Pong/VGAController/Controller.v
Verilog design file = C:/Users/Acer/Desktop/GitHub/ElectroIII/tpf-grupo-3/Radiant/Pong/VGAController/VSync_Counter.v
Verilog design file = C:/Users/Acer/Desktop/GitHub/ElectroIII/tpf-grupo-3/Radiant/Pong/VGAController/HSync_Counter.v
Verilog design file = C:/Users/Acer/Desktop/GitHub/ElectroIII/tpf-grupo-3/Radiant/Pong/Pong.v
Verilog design file = C:/Users/Acer/Desktop/GitHub/ElectroIII/tpf-grupo-3/Radiant/Pong/pll/rtl/pll.v
Verilog design file = C:/Users/Acer/Desktop/GitHub/ElectroIII/tpf-grupo-3/Radiant/Pong/DisplayController/DisplayController.v
Verilog design file = C:/Users/Acer/Desktop/GitHub/ElectroIII/tpf-grupo-3/Radiant/Pong/DisplayController/TableModule.v
Verilog design file = C:/Users/Acer/Desktop/GitHub/ElectroIII/tpf-grupo-3/Radiant/Pong/DisplayController/BallModule.v
Verilog design file = C:/Users/Acer/Desktop/GitHub/ElectroIII/tpf-grupo-3/Radiant/Pong/DisplayController/PaddleModule.v
Verilog design file = C:/Users/Acer/Desktop/GitHub/ElectroIII/tpf-grupo-3/Radiant/Pong/GameTickGenerator/GameTickGenerator.v
VHDL library = pmi
VHDL design file = C:/lscc/radiant/1.1/ip/pmi/pmi_iCE40UP.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v. VERI-1482
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_addsub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_add.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_counter.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_fifo.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_mac.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_mult.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_rom.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/rom/rtl/lscc_rom.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_sub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/vgacontroller/controller.v. VERI-1482
Analyzing Verilog file c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/vgacontroller/vsync_counter.v. VERI-1482
Analyzing Verilog file c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/vgacontroller/hsync_counter.v. VERI-1482
Analyzing Verilog file c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/pong.v. VERI-1482
Analyzing Verilog file c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/pll/rtl/pll.v. VERI-1482
Analyzing Verilog file c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/displaycontroller/displaycontroller.v. VERI-1482
Analyzing Verilog file c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/displaycontroller/tablemodule.v. VERI-1482
Analyzing Verilog file c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/displaycontroller/ballmodule.v. VERI-1482
Analyzing Verilog file c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/displaycontroller/paddlemodule.v. VERI-1482
Analyzing Verilog file c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/gametickgenerator/gametickgenerator.v. VERI-1482
Analyzing VHDL file c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.vhd. VHDL-1481
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
unit pong is not yet analyzed. VHDL-1485
INFO - synthesis: The default VHDL library search path is now "C:/Users/Acer/Desktop/GitHub/ElectroIII/tpf-grupo-3/Radiant/Pong/impl_1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): pong
INFO - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/pong.v(1): compiling module pong. VERI-1018
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/pong.v(30): using initial value of y_floor since it is never assigned. VERI-1220
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/pong.v(31): using initial value of y_ceil since it is never assigned. VERI-1220
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/pong.v(32): using initial value of x_lwall since it is never assigned. VERI-1220
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/pong.v(33): using initial value of x_rwall since it is never assigned. VERI-1220
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/pong.v(34): using initial value of x_ball since it is never assigned. VERI-1220
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/pong.v(35): using initial value of y_ball since it is never assigned. VERI-1220
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/pong.v(36): using initial value of height_ball since it is never assigned. VERI-1220
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/pong.v(37): using initial value of width_ball since it is never assigned. VERI-1220
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/pong.v(38): using initial value of x_paddleA since it is never assigned. VERI-1220
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/pong.v(39): using initial value of y_paddleA since it is never assigned. VERI-1220
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/pong.v(40): using initial value of x_paddleB since it is never assigned. VERI-1220
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/pong.v(41): using initial value of y_paddleB since it is never assigned. VERI-1220
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/pong.v(42): using initial value of height_paddle since it is never assigned. VERI-1220
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/pong.v(43): using initial value of width_paddle since it is never assigned. VERI-1220
INFO - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/pll/rtl/pll.v(10): compiling module pll. VERI-1018
INFO - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/pll/rtl/pll.v(73): compiling module pll_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000"). VERI-1018
INFO - synthesis: C:/lscc/radiant/1.1/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(428): compiling module PLL_B(PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",DIVF="66",DIVQ="5",FILTER_RANGE="1",FREQUENCY_PIN_REFERENCECLK="12.000000"). VERI-1018
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/pll/rtl/pll.v(16): input port sclk_i is not connected on this instance. VDB-1013
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/pll/rtl/pll.v(16): input port sdi_i is not connected on this instance. VDB-1013
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/pong.v(45): actual bit length 32 differs from formal bit length 1 for port rst_n_i. VERI-1330
INFO - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/vgacontroller/controller.v(2): compiling module VGAController. VERI-1018
INFO - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/vgacontroller/hsync_counter.v(3): compiling module HSync_Counter. VERI-1018
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/vgacontroller/hsync_counter.v(15): expression size 32 truncated to fit in target size 10. VERI-1209
INFO - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/vgacontroller/vsync_counter.v(4): compiling module VSync_Counter. VERI-1018
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/vgacontroller/vsync_counter.v(15): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/vgacontroller/controller.v(58): vrange should be on the sensitivity list. VERI-1221
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/vgacontroller/controller.v(58): hrange should be on the sensitivity list. VERI-1221
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/vgacontroller/controller.v(59): pixval should be on the sensitivity list. VERI-1221
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/vgacontroller/controller.v(60): pixval should be on the sensitivity list. VERI-1221
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/vgacontroller/controller.v(61): pixval should be on the sensitivity list. VERI-1221
INFO - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/displaycontroller/displaycontroller.v(1): compiling module DisplayController. VERI-1018
INFO - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/displaycontroller/tablemodule.v(1): compiling module Display_Table_Module. VERI-1018
INFO - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/displaycontroller/ballmodule.v(1): compiling module Display_Ball_Module. VERI-1018
INFO - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/displaycontroller/paddlemodule.v(1): compiling module Display_Paddle_Module. VERI-1018
INFO - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/gametickgenerator/gametickgenerator.v(1): compiling module GameTickGen. VERI-1018
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/gametickgenerator/gametickgenerator.v(12): expression size 32 truncated to fit in target size 13. VERI-1209
WARNING - synthesis: c:/users/acer/desktop/github/electroiii/tpf-grupo-3/radiant/pong/gametickgenerator/gametickgenerator.v(7): net slow_clk does not have a driver. VDB-1002
LSE: Compile Design done

