<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - ZynqBF_2t_ip_src_rx_bram.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../ZynqBF_2t_ip_src_rx_bram.vhd" target="rtwreport_document_frame" id="linkToText_plain">ZynqBF_2t_ip_src_rx_bram.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_rx_bram.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2019-02-11 10:11:27</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.5 and HDL Coder 3.13</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Module: ZynqBF_2t_ip_src_rx_bram</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- Source Path: ZynqBF_2tx_fpga/channel_estimator/rx_bram</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- Hierarchy Level: 2</span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="19">   19   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="20">   20   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="21">   21   </a><span class="KW">USE</span> work.ZynqBF_2t_ip_src_ZynqBF_2tx_fpga_pkg.<span class="KW">ALL</span>;
</span><span><a class="LN" id="22">   22   </a>
</span><span><a class="LN" id="23">   23   </a><span class="KW">ENTITY</span> ZynqBF_2t_ip_src_rx_bram <span class="KW">IS</span>
</span><span><a class="LN" id="24">   24   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="25">   25   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="26">   26   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="27">   27   </a>        din_i                             :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="28">   28   </a>        din_q                             :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="29">   29   </a>        we                                :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="30">   30   </a>        re                                :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="31">   31   </a>        rd_addr                           :   <span class="KW">IN</span>    std_logic_vector(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15</span>
</span><span><a class="LN" id="32">   32   </a>        rst                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="33">   33   </a>        dout                              :   <span class="KW">OUT</span>   vector_of_std_logic_vector16(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix16_En15 [2]</span>
</span><span><a class="LN" id="34">   34   </a>        valid                             :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="35">   35   </a>        addr_out                          :   <span class="KW">OUT</span>   std_logic_vector(14 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- ufix15</span>
</span><span><a class="LN" id="36">   36   </a>        );
</span><span><a class="LN" id="37">   37   </a><span class="KW">END</span> ZynqBF_2t_ip_src_rx_bram;
</span><span><a class="LN" id="38">   38   </a>
</span><span><a class="LN" id="39">   39   </a>
</span><span><a class="LN" id="40">   40   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> ZynqBF_2t_ip_src_rx_bram <span class="KW">IS</span>
</span><span><a class="LN" id="41">   41   </a>
</span><span><a class="LN" id="42">   42   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="43">   43   </a>  <span class="KW">COMPONENT</span> ZynqBF_2t_ip_src_SimpleDualPortRAM_generic
</span><span><a class="LN" id="44">   44   </a>    <span class="KW">GENERIC</span>( AddrWidth                    : integer;
</span><span><a class="LN" id="45">   45   </a>             DataWidth                    : integer
</span><span><a class="LN" id="46">   46   </a>             );
</span><span><a class="LN" id="47">   47   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="48">   48   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="49">   49   </a>          wr_din                          :   <span class="KW">IN</span>    std_logic_vector(DataWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="50">   50   </a>          wr_addr                         :   <span class="KW">IN</span>    std_logic_vector(AddrWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="51">   51   </a>          wr_en                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="52">   52   </a>          rd_addr                         :   <span class="KW">IN</span>    std_logic_vector(AddrWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="53">   53   </a>          rd_dout                         :   <span class="KW">OUT</span>   std_logic_vector(DataWidth - 1 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="54">   54   </a>          );
</span><span><a class="LN" id="55">   55   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="56">   56   </a>
</span><span><a class="LN" id="57">   57   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="58">   58   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : ZynqBF_2t_ip_src_SimpleDualPortRAM_generic
</span><span><a class="LN" id="59">   59   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.ZynqBF_2t_ip_src_SimpleDualPortRAM_generic(rtl);
</span><span><a class="LN" id="60">   60   </a>
</span><span><a class="LN" id="61">   61   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="62">   62   </a>  <span class="KW">SIGNAL</span> din_i_signed                     : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="63">   63   </a>  <span class="KW">SIGNAL</span> Delay3_out1                      : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="64">   64   </a>  <span class="KW">SIGNAL</span> Delay1_out1                      : std_logic;
</span><span><a class="LN" id="65">   65   </a>  <span class="KW">SIGNAL</span> HDL_Counter_out1                 : unsigned(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15</span>
</span><span><a class="LN" id="66">   66   </a>  <span class="KW">SIGNAL</span> rd_addr_unsigned                 : unsigned(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15</span>
</span><span><a class="LN" id="67">   67   </a>  <span class="KW">SIGNAL</span> rd_addr_1                        : unsigned(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15</span>
</span><span><a class="LN" id="68">   68   </a>  <span class="KW">SIGNAL</span> rx_ram_i_out1                    : std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16</span>
</span><span><a class="LN" id="69">   69   </a>  <span class="KW">SIGNAL</span> rx_ram_i_out1_signed             : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="70">   70   </a>  <span class="KW">SIGNAL</span> Delay6_out1                      : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="71">   71   </a>  <span class="KW">SIGNAL</span> din_q_signed                     : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="72">   72   </a>  <span class="KW">SIGNAL</span> Delay4_out1                      : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="73">   73   </a>  <span class="KW">SIGNAL</span> rx_ram_q_out1                    : std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16</span>
</span><span><a class="LN" id="74">   74   </a>  <span class="KW">SIGNAL</span> rx_ram_q_out1_signed             : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="75">   75   </a>  <span class="KW">SIGNAL</span> Delay7_out1                      : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="76">   76   </a>  <span class="KW">SIGNAL</span> Vector_Concatenate_out1          : vector_of_signed16(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix16_En15 [2]</span>
</span><span><a class="LN" id="77">   77   </a>  <span class="KW">SIGNAL</span> Delay5_reg                       : std_logic_vector(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix1 [4]</span>
</span><span><a class="LN" id="78">   78   </a>  <span class="KW">SIGNAL</span> Delay5_out1                      : std_logic;
</span><span><a class="LN" id="79">   79   </a>  <span class="KW">SIGNAL</span> reduced_reg                      : vector_of_unsigned15(0 <span class="KW">TO</span> 2);  <span class="CT">-- ufix15 [3]</span>
</span><span><a class="LN" id="80">   80   </a>  <span class="KW">SIGNAL</span> rd_addr_2                        : unsigned(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15</span>
</span><span><a class="LN" id="81">   81   </a>
</span><span><a class="LN" id="82">   82   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="83" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2826')" name="code2model">   83   </a>  u_rx_ram_i : ZynqBF_2t_ip_src_SimpleDualPortRAM_generic
</span><span><a class="LN" id="84" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2826')" name="code2model">   84   </a>    <span class="KW">GENERIC</span> <span class="KW">MAP</span>( AddrWidth =&gt; 15,
</span><span><a class="LN" id="85" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2826')" name="code2model">   85   </a>                 DataWidth =&gt; 16
</span><span><a class="LN" id="86" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2826')" name="code2model">   86   </a>                 )
</span><span><a class="LN" id="87" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2826')" name="code2model">   87   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="88" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2826')" name="code2model">   88   </a>              enb =&gt; enb,
</span><span><a class="LN" id="89" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2826')" name="code2model">   89   </a>              wr_din =&gt; std_logic_vector(Delay3_out1),
</span><span><a class="LN" id="90" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2826')" name="code2model">   90   </a>              wr_addr =&gt; std_logic_vector(HDL_Counter_out1),
</span><span><a class="LN" id="91" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2826')" name="code2model">   91   </a>              wr_en =&gt; Delay1_out1,
</span><span><a class="LN" id="92" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2826')" name="code2model">   92   </a>              rd_addr =&gt; std_logic_vector(rd_addr_1),
</span><span><a class="LN" id="93" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2826')" name="code2model">   93   </a>              rd_dout =&gt; rx_ram_i_out1
</span><span><a class="LN" id="94" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2826')" name="code2model">   94   </a>              );
</span><span><a class="LN" id="95">   95   </a>
</span><span><a class="LN" id="96" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2827')" name="code2model">   96   </a>  u_rx_ram_q : ZynqBF_2t_ip_src_SimpleDualPortRAM_generic
</span><span><a class="LN" id="97" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2827')" name="code2model">   97   </a>    <span class="KW">GENERIC</span> <span class="KW">MAP</span>( AddrWidth =&gt; 15,
</span><span><a class="LN" id="98" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2827')" name="code2model">   98   </a>                 DataWidth =&gt; 16
</span><span><a class="LN" id="99" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2827')" name="code2model">   99   </a>                 )
</span><span><a class="LN" id="100" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2827')" name="code2model">  100   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="101" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2827')" name="code2model">  101   </a>              enb =&gt; enb,
</span><span><a class="LN" id="102" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2827')" name="code2model">  102   </a>              wr_din =&gt; std_logic_vector(Delay4_out1),
</span><span><a class="LN" id="103" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2827')" name="code2model">  103   </a>              wr_addr =&gt; std_logic_vector(HDL_Counter_out1),
</span><span><a class="LN" id="104" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2827')" name="code2model">  104   </a>              wr_en =&gt; Delay1_out1,
</span><span><a class="LN" id="105" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2827')" name="code2model">  105   </a>              rd_addr =&gt; std_logic_vector(rd_addr_1),
</span><span><a class="LN" id="106" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2827')" name="code2model">  106   </a>              rd_dout =&gt; rx_ram_q_out1
</span><span><a class="LN" id="107" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2827')" name="code2model">  107   </a>              );
</span><span><a class="LN" id="108">  108   </a>
</span><span><a class="LN" id="109">  109   </a>  din_i_signed &lt;= signed(din_i);
</span><span><a class="LN" id="110">  110   </a>
</span><span><a class="LN" id="111" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2785')" name="code2model">  111   </a>  Delay3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="112" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2785')" name="code2model">  112   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="113" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2785')" name="code2model">  113   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="114" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2785')" name="code2model">  114   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="115" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2785')" name="code2model">  115   </a>        Delay3_out1 &lt;= to_signed(16#0000#, 16);
</span><span><a class="LN" id="116" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2785')" name="code2model">  116   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="117" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2785')" name="code2model">  117   </a>        Delay3_out1 &lt;= din_i_signed;
</span><span><a class="LN" id="118" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2785')" name="code2model">  118   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="119" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2785')" name="code2model">  119   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="120" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2785')" name="code2model">  120   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay3_process;
</span><span><a class="LN" id="121">  121   </a>
</span><span><a class="LN" id="122">  122   </a>
</span><span><a class="LN" id="123" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2783')" name="code2model">  123   </a>  Delay1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="124" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2783')" name="code2model">  124   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="125" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2783')" name="code2model">  125   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="126" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2783')" name="code2model">  126   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="127" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2783')" name="code2model">  127   </a>        Delay1_out1 &lt;= '0';
</span><span><a class="LN" id="128" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2783')" name="code2model">  128   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="129" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2783')" name="code2model">  129   </a>        Delay1_out1 &lt;= we;
</span><span><a class="LN" id="130" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2783')" name="code2model">  130   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="131" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2783')" name="code2model">  131   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="132" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2783')" name="code2model">  132   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay1_process;
</span><span><a class="LN" id="133">  133   </a>
</span><span><a class="LN" id="134">  134   </a>
</span><span><a class="LN" id="135">  135   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="136">  136   </a>  <span class="CT">--  initial value   = 1</span>
</span><span><a class="LN" id="137">  137   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="138">  138   </a>  <span class="CT">--  count to value  = 32767</span>
</span><span><a class="LN" id="139" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2794')" name="code2model">  139   </a>  HDL_Counter_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="140" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2794')" name="code2model">  140   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="141" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2794')" name="code2model">  141   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="142" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2794')" name="code2model">  142   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="143" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2794')" name="code2model">  143   </a>        HDL_Counter_out1 &lt;= to_unsigned(16#0001#, 15);
</span><span><a class="LN" id="144" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2794')" name="code2model">  144   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="145" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2794')" name="code2model">  145   </a>        <span class="KW">IF</span> rst = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="146" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2794')" name="code2model">  146   </a>          HDL_Counter_out1 &lt;= to_unsigned(16#0001#, 15);
</span><span><a class="LN" id="147" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2794')" name="code2model">  147   </a>        <span class="KW">ELSIF</span> Delay1_out1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="148" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2794')" name="code2model">  148   </a>          <span class="KW">IF</span> HDL_Counter_out1 = to_unsigned(16#7FFF#, 15) <span class="KW">THEN</span>
</span><span><a class="LN" id="149" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2794')" name="code2model">  149   </a>            HDL_Counter_out1 &lt;= to_unsigned(16#0001#, 15);
</span><span><a class="LN" id="150" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2794')" name="code2model">  150   </a>          <span class="KW">ELSE</span>
</span><span><a class="LN" id="151" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2794')" name="code2model">  151   </a>            HDL_Counter_out1 &lt;= HDL_Counter_out1 + to_unsigned(16#0001#, 15);
</span><span><a class="LN" id="152" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2794')" name="code2model">  152   </a>          <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="153" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2794')" name="code2model">  153   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="154" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2794')" name="code2model">  154   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="155" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2794')" name="code2model">  155   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="156" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2794')" name="code2model">  156   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> HDL_Counter_process;
</span><span><a class="LN" id="157">  157   </a>
</span><span><a class="LN" id="158">  158   </a>
</span><span><a class="LN" id="159">  159   </a>  rd_addr_unsigned &lt;= unsigned(rd_addr);
</span><span><a class="LN" id="160">  160   </a>
</span><span><a class="LN" id="161" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2784')" name="code2model">  161   </a>  reduced_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="162" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2784')" name="code2model">  162   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="163" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2784')" name="code2model">  163   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="164" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2784')" name="code2model">  164   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="165" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2784')" name="code2model">  165   </a>        rd_addr_1 &lt;= to_unsigned(16#0000#, 15);
</span><span><a class="LN" id="166" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2784')" name="code2model">  166   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="167" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2784')" name="code2model">  167   </a>        rd_addr_1 &lt;= rd_addr_unsigned;
</span><span><a class="LN" id="168" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2784')" name="code2model">  168   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="169" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2784')" name="code2model">  169   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="170" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2784')" name="code2model">  170   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_process;
</span><span><a class="LN" id="171">  171   </a>
</span><span><a class="LN" id="172">  172   </a>
</span><span><a class="LN" id="173">  173   </a>  rx_ram_i_out1_signed &lt;= signed(rx_ram_i_out1);
</span><span><a class="LN" id="174">  174   </a>
</span><span><a class="LN" id="175" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2816')" name="code2model">  175   </a>  Delay6_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="176" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2816')" name="code2model">  176   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="177" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2816')" name="code2model">  177   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="178" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2816')" name="code2model">  178   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="179" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2816')" name="code2model">  179   </a>        Delay6_out1 &lt;= to_signed(16#0000#, 16);
</span><span><a class="LN" id="180" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2816')" name="code2model">  180   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="181" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2816')" name="code2model">  181   </a>        Delay6_out1 &lt;= rx_ram_i_out1_signed;
</span><span><a class="LN" id="182" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2816')" name="code2model">  182   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="183" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2816')" name="code2model">  183   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="184" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2816')" name="code2model">  184   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay6_process;
</span><span><a class="LN" id="185">  185   </a>
</span><span><a class="LN" id="186">  186   </a>
</span><span><a class="LN" id="187">  187   </a>  din_q_signed &lt;= signed(din_q);
</span><span><a class="LN" id="188">  188   </a>
</span><span><a class="LN" id="189" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2786')" name="code2model">  189   </a>  Delay4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="190" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2786')" name="code2model">  190   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="191" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2786')" name="code2model">  191   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="192" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2786')" name="code2model">  192   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="193" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2786')" name="code2model">  193   </a>        Delay4_out1 &lt;= to_signed(16#0000#, 16);
</span><span><a class="LN" id="194" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2786')" name="code2model">  194   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="195" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2786')" name="code2model">  195   </a>        Delay4_out1 &lt;= din_q_signed;
</span><span><a class="LN" id="196" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2786')" name="code2model">  196   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="197" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2786')" name="code2model">  197   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="198" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2786')" name="code2model">  198   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay4_process;
</span><span><a class="LN" id="199">  199   </a>
</span><span><a class="LN" id="200">  200   </a>
</span><span><a class="LN" id="201">  201   </a>  rx_ram_q_out1_signed &lt;= signed(rx_ram_q_out1);
</span><span><a class="LN" id="202">  202   </a>
</span><span><a class="LN" id="203" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2817')" name="code2model">  203   </a>  Delay7_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="204" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2817')" name="code2model">  204   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="205" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2817')" name="code2model">  205   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="206" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2817')" name="code2model">  206   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="207" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2817')" name="code2model">  207   </a>        Delay7_out1 &lt;= to_signed(16#0000#, 16);
</span><span><a class="LN" id="208" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2817')" name="code2model">  208   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="209" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2817')" name="code2model">  209   </a>        Delay7_out1 &lt;= rx_ram_q_out1_signed;
</span><span><a class="LN" id="210" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2817')" name="code2model">  210   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="211" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2817')" name="code2model">  211   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="212" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2817')" name="code2model">  212   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay7_process;
</span><span><a class="LN" id="213">  213   </a>
</span><span><a class="LN" id="214">  214   </a>
</span><span><a class="LN" id="215" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2886')" name="code2model">  215   </a>  Vector_Concatenate_out1(0) &lt;= Delay6_out1;
</span><span><a class="LN" id="216" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2886')" name="code2model">  216   </a>  Vector_Concatenate_out1(1) &lt;= Delay7_out1;
</span><span><a class="LN" id="217">  217   </a>
</span><span><a class="LN" id="218">  218   </a>  outputgen: <span class="KW">FOR</span> k <span class="KW">IN</span> 0 <span class="KW">TO</span> 1 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="219">  219   </a>    dout(k) &lt;= std_logic_vector(Vector_Concatenate_out1(k));
</span><span><a class="LN" id="220">  220   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="221">  221   </a>
</span><span><a class="LN" id="222" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2788')" name="code2model">  222   </a>  Delay5_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="223" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2788')" name="code2model">  223   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="224" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2788')" name="code2model">  224   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="225" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2788')" name="code2model">  225   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="226" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2788')" name="code2model">  226   </a>        Delay5_reg &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" id="227" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2788')" name="code2model">  227   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="228" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2788')" name="code2model">  228   </a>        Delay5_reg(0) &lt;= re;
</span><span><a class="LN" id="229" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2788')" name="code2model">  229   </a>        Delay5_reg(1 <span class="KW">TO</span> 3) &lt;= Delay5_reg(0 <span class="KW">TO</span> 2);
</span><span><a class="LN" id="230" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2788')" name="code2model">  230   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="231" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2788')" name="code2model">  231   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="232" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2788')" name="code2model">  232   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay5_process;
</span><span><a class="LN" id="233">  233   </a>
</span><span><a class="LN" id="234" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2788')" name="code2model">  234   </a>  Delay5_out1 &lt;= Delay5_reg(3);
</span><span><a class="LN" id="235">  235   </a>
</span><span><a class="LN" id="236" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2844')" name="code2model">  236   </a>  reduced_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="237" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2844')" name="code2model">  237   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="238" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2844')" name="code2model">  238   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="239" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2844')" name="code2model">  239   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="240" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2844')" name="code2model">  240   </a>        reduced_reg &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#0000#, 15));
</span><span><a class="LN" id="241" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2844')" name="code2model">  241   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="242" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2844')" name="code2model">  242   </a>        reduced_reg(0) &lt;= rd_addr_1;
</span><span><a class="LN" id="243" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2844')" name="code2model">  243   </a>        reduced_reg(1 <span class="KW">TO</span> 2) &lt;= reduced_reg(0 <span class="KW">TO</span> 1);
</span><span><a class="LN" id="244" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2844')" name="code2model">  244   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="245" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2844')" name="code2model">  245   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="246" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2844')" name="code2model">  246   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_1_process;
</span><span><a class="LN" id="247">  247   </a>
</span><span><a class="LN" id="248" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2844')" name="code2model">  248   </a>  rd_addr_2 &lt;= reduced_reg(2);
</span><span><a class="LN" id="249">  249   </a>
</span><span><a class="LN" id="250">  250   </a>  addr_out &lt;= std_logic_vector(rd_addr_2);
</span><span><a class="LN" id="251">  251   </a>
</span><span><a class="LN" id="252">  252   </a>  valid &lt;= Delay5_out1;
</span><span><a class="LN" id="253">  253   </a>
</span><span><a class="LN" id="254">  254   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="255">  255   </a>
</span><span><a class="LN" id="256">  256   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
