<map id="VerilogBackend::execute" name="VerilogBackend::execute">
<area shape="rect" id="node2" href="$d4/dc1/log_8cc.html#a4a4c59ccc32dd43c3d0f481af23dcf52" title="log_header" alt="" coords="476,165,561,192"/>
<area shape="rect" id="node5" href="$d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="2031,280,2070,307"/>
<area shape="rect" id="node11" href="$da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="2255,1183,2313,1209"/>
<area shape="rect" id="node13" href="$d9/ddd/structBackend.html#ae5883b5dba476c970525dc948b510b08" title="Backend::extra_args" alt="" coords="1292,255,1431,281"/>
<area shape="rect" id="node16" href="$d4/dc1/log_8cc.html#aa6cbc6e6d02870d3c7df51803f14f1c4" title="log_cmd_error" alt="" coords="1707,305,1811,332"/>
<area shape="rect" id="node18" href="$d1/d01/structRTLIL_1_1Design.html#a75d574d32040c3083b4330c618e52e6b" title="RTLIL::Design::selected\l_whole_module" alt="" coords="219,407,379,449"/>
<area shape="rect" id="node19" href="$d1/d01/structRTLIL_1_1Design.html#ac0d72a83fb1f702641e342fda3097552" title="RTLIL::Design::selected\l_module" alt="" coords="219,473,379,514"/>
<area shape="rect" id="node20" href="$d3/dc3/namespaceRTLIL.html#a920874fc9edac59ebe44ac0775a517cd" title="RTLIL::id2cstr" alt="" coords="467,483,571,509"/>
<area shape="rect" id="node23" href="$d7/d1b/verilog__backend_8cc.html#ac8af84e39e8b00ea459e861ee745116e" title="dump_module" alt="" coords="247,863,350,889"/>
<area shape="rect" id="node3" href="$d4/dc1/log_8cc.html#acab879647fe94feabb05c97d1ca4ec5f" title="logv_header" alt="" coords="1713,103,1805,129"/>
<area shape="rect" id="node4" href="$d4/dc1/log_8cc.html#a56889fadb925801a3ba25be960dfe0bd" title="log_spacer" alt="" coords="1880,52,1965,79"/>
<area shape="rect" id="node6" href="$d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="2137,381,2183,408"/>
<area shape="rect" id="node12" href="$d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="2014,407,2087,433"/>
<area shape="rect" id="node7" href="$da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="2385,757,2450,784"/>
<area shape="rect" id="node9" href="$da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="2250,508,2318,535"/>
<area shape="rect" id="node10" href="$d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="2233,432,2335,459"/>
<area shape="rect" id="node8" href="$dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="2499,757,2543,784"/>
<area shape="rect" id="node14" href="$d9/d43/structPass.html#acde21a08eac680604f659dbb7e0a3d3e" title="Pass::cmd_error" alt="" coords="1506,204,1622,231"/>
<area shape="rect" id="node15" href="$d9/d43/structPass.html#a381aab563cf3ec4b45569bc4b1b0f574" title="Pass::help" alt="" coords="1881,255,1964,281"/>
<area shape="rect" id="node17" href="$d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="1883,508,1962,535"/>
<area shape="rect" id="node21" href="$d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68" title="log_id" alt="" coords="703,432,759,459"/>
<area shape="rect" id="node22" href="$d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="1491,660,1637,687"/>
<area shape="rect" id="node24" href="$d7/d1b/verilog__backend_8cc.html#a7a0449a0f3bc20a8f7475493dab3b5cf" title="reset_auto_counter" alt="" coords="865,559,999,585"/>
<area shape="rect" id="node26" href="$d7/d1b/verilog__backend_8cc.html#a64ab94bde941c75b44ab5302b79dd739" title="id" alt="" coords="1342,660,1381,687"/>
<area shape="rect" id="node27" href="$d7/d1b/verilog__backend_8cc.html#a0154e2057696ffd85f9ebf61d526a55f" title="dump_process" alt="" coords="465,1395,572,1421"/>
<area shape="rect" id="node31" href="$dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a" title="RTLIL::SigSpec::is\l_chunk" alt="" coords="1296,1167,1427,1209"/>
<area shape="rect" id="node36" href="$dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619" title="RTLIL::SigSpec::as\l_chunk" alt="" coords="1294,1487,1429,1529"/>
<area shape="rect" id="node39" href="$d6/db5/structRTLIL_1_1Cell.html#a8299134eefc9061770be24c29f3c7af0" title="RTLIL::Cell::hasPort" alt="" coords="1292,1015,1431,1041"/>
<area shape="rect" id="node40" href="$d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea" title="RTLIL::Cell::getPort" alt="" coords="1294,863,1429,889"/>
<area shape="rect" id="node41" href="$d7/d1b/verilog__backend_8cc.html#aaff08953c9cbb9ccb17a9f0baca14e8b" title="dump_attributes" alt="" coords="1089,761,1204,788"/>
<area shape="rect" id="node42" href="$d7/d1b/verilog__backend_8cc.html#a7f042fae8da55b313e597c43a4b1c179" title="dump_wire" alt="" coords="889,761,975,788"/>
<area shape="rect" id="node43" href="$d7/d1b/verilog__backend_8cc.html#ad0cea71109574eaf5f93e4b922a41813" title="dump_memory" alt="" coords="879,609,985,636"/>
<area shape="rect" id="node44" href="$d7/d1b/verilog__backend_8cc.html#adf87d608950921ea0126a91c8024f29b" title="dump_cell" alt="" coords="690,1065,771,1092"/>
<area shape="rect" id="node48" href="$d7/d6c/structRTLIL_1_1Module.html#aa093cc84407f5e461655a356b1b0f6e9" title="RTLIL::Module::connections" alt="" coords="427,1445,610,1472"/>
<area shape="rect" id="node49" href="$d7/d1b/verilog__backend_8cc.html#a36331bf90617fb637a8502ee19fc95fc" title="dump_conn" alt="" coords="887,1369,977,1396"/>
<area shape="rect" id="node25" href="$d7/d1b/verilog__backend_8cc.html#a176ca1f57781d43a5ee1039172874dfa" title="reset_auto_counter_id" alt="" coords="1071,559,1222,585"/>
<area shape="rect" id="node28" href="$d7/d1b/verilog__backend_8cc.html#ace08137ffa7bf07034625ca0345a4a9e" title="case_body_find_regs" alt="" coords="659,1369,802,1396"/>
<area shape="rect" id="node29" href="$d7/d1b/verilog__backend_8cc.html#aaa439d5e48fd67321a1951019aaf8ac9" title="dump_case_body" alt="" coords="669,1521,792,1548"/>
<area shape="rect" id="node30" href="$d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105" title="dump_sigspec" alt="" coords="1093,1389,1200,1416"/>
<area shape="rect" id="node38" href="$d7/d1b/verilog__backend_8cc.html#a8351d1187d52b68972cb8933f54cc6dd" title="dump_proc_switch" alt="" coords="867,1521,997,1548"/>
<area shape="rect" id="node32" href="$d7/d1b/verilog__backend_8cc.html#a996c389809c3c77e4ca4548c7a965919" title="dump_sigchunk" alt="" coords="1305,1385,1418,1412"/>
<area shape="rect" id="node37" href="$dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="1280,1335,1443,1361"/>
<area shape="rect" id="node33" href="$d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f" title="dump_const" alt="" coords="1517,1095,1611,1121"/>
<area shape="rect" id="node34" href="$d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="1723,1015,1795,1041"/>
<area shape="rect" id="node35" href="$d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="1685,1066,1832,1107"/>
<area shape="rect" id="node45" href="$d7/d1b/verilog__backend_8cc.html#acb0db6978caac6cd12da1ae045c1b8ab" title="dump_cell_expr" alt="" coords="876,1065,988,1092"/>
<area shape="rect" id="node46" href="$d7/d1b/verilog__backend_8cc.html#a4547204fd4e6bd7eae408bdc8c7fc0d0" title="cellname" alt="" coords="1109,1015,1184,1041"/>
<area shape="rect" id="node47" href="$d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873" title="RTLIL::Cell::connections" alt="" coords="851,913,1013,940"/>
<area shape="rect" id="node50" href="$d5/d25/namespaceILANG__BACKEND.html#ae3133a9ab2619ff10a74ebff9d1b4d36" title="ILANG_BACKEND::dump\l_sigspec" alt="" coords="1061,1323,1232,1365"/>
</map>
