<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::MCRegisterInfo Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#friends">Friends</a> &#124;
<a href="classllvm_1_1MCRegisterInfo-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::MCRegisterInfo Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="classllvm_1_1MCRegisterInfo.html" title="MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...">MCRegisterInfo</a> base class - We assume that the target defines a static array of <a class="el" href="structllvm_1_1MCRegisterDesc.html" title="MCRegisterDesc - This record contains information about a particular register.">MCRegisterDesc</a> objects that represent all of the machine registers that the target has.  
 <a href="classllvm_1_1MCRegisterInfo.html#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="MCRegisterInfo_8h_source.html">llvm/MC/MCRegisterInfo.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::MCRegisterInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1MCRegisterInfo__inherit__graph.png" border="0" usemap="#llvm_1_1MCRegisterInfo_inherit__map" alt="Inheritance graph"/></div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html">DiffListIterator</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html" title="DiffListIterator - Base iterator class that can traverse the differentially encoded register and regu...">DiffListIterator</a> - Base iterator class that can traverse the differentially encoded register and regunit lists in DiffLists.  <a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html" title="DwarfLLVMRegPair - Emitted by tablegen so Dwarf&lt;-&gt;LLVM reg mappings can be performed with a binary se...">DwarfLLVMRegPair</a> - Emitted by tablegen so Dwarf&lt;-&gt;LLVM reg mappings can be performed with a binary search.  <a href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo_1_1mc__difflist__iterator.html">mc_difflist_iterator</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forward iterator using <a class="el" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html" title="DiffListIterator - Base iterator class that can traverse the differentially encoded register and regu...">DiffListIterator</a>.  <a href="classllvm_1_1MCRegisterInfo_1_1mc__difflist__iterator.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo_1_1mc__subreg__iterator.html">mc_subreg_iterator</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forward iterator over all sub-registers.  <a href="classllvm_1_1MCRegisterInfo_1_1mc__subreg__iterator.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo_1_1mc__superreg__iterator.html">mc_superreg_iterator</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forward iterator over all super-registers.  <a href="classllvm_1_1MCRegisterInfo_1_1mc__superreg__iterator.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html">SubRegCoveredBits</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html" title="SubRegCoveredBits - Emitted by tablegen: bit range covered by a subreg index, -1 in any being invalid...">SubRegCoveredBits</a> - Emitted by tablegen: bit range covered by a subreg index, -1 in any being invalid.  <a href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a2e6b96b6675dc76cace9e66fe7a5d829"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a2e6b96b6675dc76cace9e66fe7a5d829">regclass_iterator</a> = <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *</td></tr>
<tr class="separator:a2e6b96b6675dc76cace9e66fe7a5d829"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a55190f9c5dcc985095363d61aa37bea1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MCRegisterInfo_1_1mc__subreg__iterator.html">mc_subreg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a55190f9c5dcc985095363d61aa37bea1">subregs</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a55190f9c5dcc985095363d61aa37bea1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return an iterator range over all sub-registers of <code>Reg</code>, excluding <code>Reg</code>.  <a href="classllvm_1_1MCRegisterInfo.html#a55190f9c5dcc985095363d61aa37bea1">More...</a><br /></td></tr>
<tr class="separator:a55190f9c5dcc985095363d61aa37bea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add373e8cc1604b10f735cbb647b7c3e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MCRegisterInfo_1_1mc__subreg__iterator.html">mc_subreg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#add373e8cc1604b10f735cbb647b7c3e8">subregs_inclusive</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:add373e8cc1604b10f735cbb647b7c3e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return an iterator range over all sub-registers of <code>Reg</code>, including <code>Reg</code>.  <a href="classllvm_1_1MCRegisterInfo.html#add373e8cc1604b10f735cbb647b7c3e8">More...</a><br /></td></tr>
<tr class="separator:add373e8cc1604b10f735cbb647b7c3e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3872756aa652373054074e7059a1b8f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MCRegisterInfo_1_1mc__superreg__iterator.html">mc_superreg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a3872756aa652373054074e7059a1b8f3">superregs</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3872756aa652373054074e7059a1b8f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return an iterator range over all super-registers of <code>Reg</code>, excluding <code>Reg</code>.  <a href="classllvm_1_1MCRegisterInfo.html#a3872756aa652373054074e7059a1b8f3">More...</a><br /></td></tr>
<tr class="separator:a3872756aa652373054074e7059a1b8f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30a6e72ad651714d00afefb5b24c429f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MCRegisterInfo_1_1mc__superreg__iterator.html">mc_superreg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a30a6e72ad651714d00afefb5b24c429f">superregs_inclusive</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a30a6e72ad651714d00afefb5b24c429f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return an iterator range over all super-registers of <code>Reg</code>, including <code>Reg</code>.  <a href="classllvm_1_1MCRegisterInfo.html#a30a6e72ad651714d00afefb5b24c429f">More...</a><br /></td></tr>
<tr class="separator:a30a6e72ad651714d00afefb5b24c429f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb90b36bb8dc9eb671c9611a9016b161"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1detail_1_1concat__range.html">detail::concat_range</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a>, <a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MCRegisterInfo_1_1mc__subreg__iterator.html">mc_subreg_iterator</a> &gt;, <a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MCRegisterInfo_1_1mc__superreg__iterator.html">mc_superreg_iterator</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#adb90b36bb8dc9eb671c9611a9016b161">sub_and_superregs_inclusive</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:adb90b36bb8dc9eb671c9611a9016b161"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return an iterator range over all sub- and super-registers of <code>Reg</code>, including <code>Reg</code>.  <a href="classllvm_1_1MCRegisterInfo.html#adb90b36bb8dc9eb671c9611a9016b161">More...</a><br /></td></tr>
<tr class="separator:adb90b36bb8dc9eb671c9611a9016b161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a989859615fcb74989b4f978c4d227a03"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a989859615fcb74989b4f978c4d227a03">InitMCRegisterInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> *<a class="el" href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NR, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> PC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *<a class="el" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="regutils_8h.html#a1fa2460e32327ade49189c95740bc1b5">NC</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a>(*RURoots)[2], <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NRU, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> *RUMS, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *Strings, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *ClassStrings, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint16__t.html">uint16_t</a> *SubIndices, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumIndices, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html">SubRegCoveredBits</a> *SubIdxRanges, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint16__t.html">uint16_t</a> *RET)</td></tr>
<tr class="memdesc:a989859615fcb74989b4f978c4d227a03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize <a class="el" href="classllvm_1_1MCRegisterInfo.html" title="MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...">MCRegisterInfo</a>, called by TableGen auto-generated routines.  <a href="classllvm_1_1MCRegisterInfo.html#a989859615fcb74989b4f978c4d227a03">More...</a><br /></td></tr>
<tr class="separator:a989859615fcb74989b4f978c4d227a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7c254cf3539a51c7d3170e13e84e471"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ab7c254cf3539a51c7d3170e13e84e471">mapLLVMRegsToDwarfRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *Map, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Size, bool isEH)</td></tr>
<tr class="memdesc:ab7c254cf3539a51c7d3170e13e84e471"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to initialize LLVM register to Dwarf register number mapping.  <a href="classllvm_1_1MCRegisterInfo.html#ab7c254cf3539a51c7d3170e13e84e471">More...</a><br /></td></tr>
<tr class="separator:ab7c254cf3539a51c7d3170e13e84e471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b44c113e5e36696965e0a8e237d8644"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a1b44c113e5e36696965e0a8e237d8644">mapDwarfRegsToLLVMRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *Map, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Size, bool isEH)</td></tr>
<tr class="memdesc:a1b44c113e5e36696965e0a8e237d8644"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to initialize Dwarf register to LLVM register number mapping.  <a href="classllvm_1_1MCRegisterInfo.html#a1b44c113e5e36696965e0a8e237d8644">More...</a><br /></td></tr>
<tr class="separator:a1b44c113e5e36696965e0a8e237d8644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad08a70c5c39a83a86528e4cd6ef66a16"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ad08a70c5c39a83a86528e4cd6ef66a16">mapLLVMRegToSEHReg</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> LLVMReg, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> SEHReg)</td></tr>
<tr class="memdesc:ad08a70c5c39a83a86528e4cd6ef66a16"><td class="mdescLeft">&#160;</td><td class="mdescRight">mapLLVMRegToSEHReg - Used to initialize LLVM register to SEH register number mapping.  <a href="classllvm_1_1MCRegisterInfo.html#ad08a70c5c39a83a86528e4cd6ef66a16">More...</a><br /></td></tr>
<tr class="separator:ad08a70c5c39a83a86528e4cd6ef66a16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b3e8d277800ba2430072436f053ab3d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a5b3e8d277800ba2430072436f053ab3d">mapLLVMRegToCVReg</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> LLVMReg, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> CVReg)</td></tr>
<tr class="separator:a5b3e8d277800ba2430072436f053ab3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a154e99ffe7d9b27b2eafc9901779d05e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a154e99ffe7d9b27b2eafc9901779d05e">getRARegister</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a154e99ffe7d9b27b2eafc9901779d05e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This method should return the register where the return address can be found.  <a href="classllvm_1_1MCRegisterInfo.html#a154e99ffe7d9b27b2eafc9901779d05e">More...</a><br /></td></tr>
<tr class="separator:a154e99ffe7d9b27b2eafc9901779d05e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ab4a7380910579b6946391cc8a7f77f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a1ab4a7380910579b6946391cc8a7f77f">getProgramCounter</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a1ab4a7380910579b6946391cc8a7f77f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the register which is the program counter.  <a href="classllvm_1_1MCRegisterInfo.html#a1ab4a7380910579b6946391cc8a7f77f">More...</a><br /></td></tr>
<tr class="separator:a1ab4a7380910579b6946391cc8a7f77f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac58894686ff5392f200b77e2d5877d64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ac58894686ff5392f200b77e2d5877d64">operator[]</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac58894686ff5392f200b77e2d5877d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8a4bc938e710c17a4e7f9a3496c3ff5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ad8a4bc938e710c17a4e7f9a3496c3ff5">get</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad8a4bc938e710c17a4e7f9a3496c3ff5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Provide a get method, equivalent to [], but more useful with a pointer to this object.  <a href="classllvm_1_1MCRegisterInfo.html#ad8a4bc938e710c17a4e7f9a3496c3ff5">More...</a><br /></td></tr>
<tr class="separator:ad8a4bc938e710c17a4e7f9a3496c3ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3ba9f77f723402ff1e1f6d8ac0e3b36"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ae3ba9f77f723402ff1e1f6d8ac0e3b36">getSubReg</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Idx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae3ba9f77f723402ff1e1f6d8ac0e3b36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the physical register number of sub-register "Index" for physical register RegNo.  <a href="classllvm_1_1MCRegisterInfo.html#ae3ba9f77f723402ff1e1f6d8ac0e3b36">More...</a><br /></td></tr>
<tr class="separator:ae3ba9f77f723402ff1e1f6d8ac0e3b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2168c5f22e98b5c471060a3dfc1ec0db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a2168c5f22e98b5c471060a3dfc1ec0db">getMatchingSuperReg</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SubIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2168c5f22e98b5c471060a3dfc1ec0db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a super-register of the specified register Reg so its sub-register of index SubIdx is Reg.  <a href="classllvm_1_1MCRegisterInfo.html#a2168c5f22e98b5c471060a3dfc1ec0db">More...</a><br /></td></tr>
<tr class="separator:a2168c5f22e98b5c471060a3dfc1ec0db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2c943894d8d91dead449b33a77981c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ab2c943894d8d91dead449b33a77981c5">getSubRegIndex</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegNo, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> SubRegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab2c943894d8d91dead449b33a77981c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">For a given register pair, return the sub-register index if the second register is a sub-register of the first.  <a href="classllvm_1_1MCRegisterInfo.html#ab2c943894d8d91dead449b33a77981c5">More...</a><br /></td></tr>
<tr class="separator:ab2c943894d8d91dead449b33a77981c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a07fa5d83bbdde00209bd67ca61999d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a0a07fa5d83bbdde00209bd67ca61999d">getSubRegIdxSize</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Idx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0a07fa5d83bbdde00209bd67ca61999d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the size of the bit range covered by a sub-register index.  <a href="classllvm_1_1MCRegisterInfo.html#a0a07fa5d83bbdde00209bd67ca61999d">More...</a><br /></td></tr>
<tr class="separator:a0a07fa5d83bbdde00209bd67ca61999d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5f8fcf4162523b2f9ff357da46b4555"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ab5f8fcf4162523b2f9ff357da46b4555">getSubRegIdxOffset</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Idx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab5f8fcf4162523b2f9ff357da46b4555"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the offset of the bit range covered by a sub-register index.  <a href="classllvm_1_1MCRegisterInfo.html#ab5f8fcf4162523b2f9ff357da46b4555">More...</a><br /></td></tr>
<tr class="separator:ab5f8fcf4162523b2f9ff357da46b4555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab688846a396474c571ab9a78af119e80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ab688846a396474c571ab9a78af119e80">getName</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab688846a396474c571ab9a78af119e80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the human-readable symbolic target-specific name for the specified physical register.  <a href="classllvm_1_1MCRegisterInfo.html#ab688846a396474c571ab9a78af119e80">More...</a><br /></td></tr>
<tr class="separator:ab688846a396474c571ab9a78af119e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af946f316ed42f8b5eb99735a3b587ab5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af946f316ed42f8b5eb99735a3b587ab5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of registers this target has (useful for sizing arrays holding per register information)  <a href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">More...</a><br /></td></tr>
<tr class="separator:af946f316ed42f8b5eb99735a3b587ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04922e6bf2f754ccfad845d7a0ec00a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a04922e6bf2f754ccfad845d7a0ec00a0">getNumSubRegIndices</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a04922e6bf2f754ccfad845d7a0ec00a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of sub-register indices understood by the target.  <a href="classllvm_1_1MCRegisterInfo.html#a04922e6bf2f754ccfad845d7a0ec00a0">More...</a><br /></td></tr>
<tr class="separator:a04922e6bf2f754ccfad845d7a0ec00a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c0e50e50918b2c91b99e1188d41c901"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a1c0e50e50918b2c91b99e1188d41c901">getNumRegUnits</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a1c0e50e50918b2c91b99e1188d41c901"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of (native) register units in the target.  <a href="classllvm_1_1MCRegisterInfo.html#a1c0e50e50918b2c91b99e1188d41c901">More...</a><br /></td></tr>
<tr class="separator:a1c0e50e50918b2c91b99e1188d41c901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a20b56d95a9020588d573b6f7340cd5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a0a20b56d95a9020588d573b6f7340cd5">getDwarfRegNum</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegNum, bool isEH) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0a20b56d95a9020588d573b6f7340cd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map a target register to an equivalent dwarf register number.  <a href="classllvm_1_1MCRegisterInfo.html#a0a20b56d95a9020588d573b6f7340cd5">More...</a><br /></td></tr>
<tr class="separator:a0a20b56d95a9020588d573b6f7340cd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37d5eb950bf1c0e365574f2f1c9a5d1f"><td class="memItemLeft" align="right" valign="top">std::optional&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a37d5eb950bf1c0e365574f2f1c9a5d1f">getLLVMRegNum</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> RegNum, bool isEH) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a37d5eb950bf1c0e365574f2f1c9a5d1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map a dwarf register back to a target register.  <a href="classllvm_1_1MCRegisterInfo.html#a37d5eb950bf1c0e365574f2f1c9a5d1f">More...</a><br /></td></tr>
<tr class="separator:a37d5eb950bf1c0e365574f2f1c9a5d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82c6dc3f465720612c785613e7a03a87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a82c6dc3f465720612c785613e7a03a87">getDwarfRegNumFromDwarfEHRegNum</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> RegNum) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a82c6dc3f465720612c785613e7a03a87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map a target EH register number to an equivalent DWARF register number.  <a href="classllvm_1_1MCRegisterInfo.html#a82c6dc3f465720612c785613e7a03a87">More...</a><br /></td></tr>
<tr class="separator:a82c6dc3f465720612c785613e7a03a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a4f0d89d23611afff28a9b3a347cbfa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a5a4f0d89d23611afff28a9b3a347cbfa">getSEHRegNum</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegNum) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5a4f0d89d23611afff28a9b3a347cbfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map a target register to an equivalent SEH register number.  <a href="classllvm_1_1MCRegisterInfo.html#a5a4f0d89d23611afff28a9b3a347cbfa">More...</a><br /></td></tr>
<tr class="separator:a5a4f0d89d23611afff28a9b3a347cbfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31c99afffac12a059636852d1d05f8e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a31c99afffac12a059636852d1d05f8e8">getCodeViewRegNum</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegNum) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a31c99afffac12a059636852d1d05f8e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map a target register to an equivalent CodeView register number.  <a href="classllvm_1_1MCRegisterInfo.html#a31c99afffac12a059636852d1d05f8e8">More...</a><br /></td></tr>
<tr class="separator:a31c99afffac12a059636852d1d05f8e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a412da2ed683a7a3f9e888178753ee200"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a2e6b96b6675dc76cace9e66fe7a5d829">regclass_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a412da2ed683a7a3f9e888178753ee200">regclass_begin</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a412da2ed683a7a3f9e888178753ee200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1adcc58c9411eebe3577d71087f9efc3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a2e6b96b6675dc76cace9e66fe7a5d829">regclass_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a1adcc58c9411eebe3577d71087f9efc3">regclass_end</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1adcc58c9411eebe3577d71087f9efc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ae82e458bfa2cb95aca8652be304f6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MCRegisterInfo.html#a2e6b96b6675dc76cace9e66fe7a5d829">regclass_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a5ae82e458bfa2cb95aca8652be304f6c">regclasses</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a5ae82e458bfa2cb95aca8652be304f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11124059eb4728d5aa71cbff07e9f178"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a11124059eb4728d5aa71cbff07e9f178">getNumRegClasses</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a11124059eb4728d5aa71cbff07e9f178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9fbd0d154ab99458acf91eb9add02f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ab9fbd0d154ab99458acf91eb9add02f4">getRegClass</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab9fbd0d154ab99458acf91eb9add02f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the register class associated with the enumeration value.  <a href="classllvm_1_1MCRegisterInfo.html#ab9fbd0d154ab99458acf91eb9add02f4">More...</a><br /></td></tr>
<tr class="separator:ab9fbd0d154ab99458acf91eb9add02f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a866c90966cfeb5b916eaabdb27ebad84"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a866c90966cfeb5b916eaabdb27ebad84">getRegClassName</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *Class) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a866c90966cfeb5b916eaabdb27ebad84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ce9439c5f364d8b85930e0ee689bbb8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8ce9439c5f364d8b85930e0ee689bbb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the encoding for RegNo.  <a href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">More...</a><br /></td></tr>
<tr class="separator:a8ce9439c5f364d8b85930e0ee689bbb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97b138b96791a09a0d9b9c77f0fb6e85"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a97b138b96791a09a0d9b9c77f0fb6e85">isSubRegister</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegA, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a97b138b96791a09a0d9b9c77f0fb6e85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if RegB is a sub-register of RegA.  <a href="classllvm_1_1MCRegisterInfo.html#a97b138b96791a09a0d9b9c77f0fb6e85">More...</a><br /></td></tr>
<tr class="separator:a97b138b96791a09a0d9b9c77f0fb6e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8e1321ecb267615f4f4be14b92cf03a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ab8e1321ecb267615f4f4be14b92cf03a">isSuperRegister</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegA, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab8e1321ecb267615f4f4be14b92cf03a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if RegB is a super-register of RegA.  <a href="classllvm_1_1MCRegisterInfo.html#ab8e1321ecb267615f4f4be14b92cf03a">More...</a><br /></td></tr>
<tr class="separator:ab8e1321ecb267615f4f4be14b92cf03a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5ea214c523615af8b7c8c6547ef59de"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ac5ea214c523615af8b7c8c6547ef59de">isSubRegisterEq</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegA, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac5ea214c523615af8b7c8c6547ef59de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if RegB is a sub-register of RegA or if RegB == RegA.  <a href="classllvm_1_1MCRegisterInfo.html#ac5ea214c523615af8b7c8c6547ef59de">More...</a><br /></td></tr>
<tr class="separator:ac5ea214c523615af8b7c8c6547ef59de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10add2603cf9d4706e64a3605783b764"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a10add2603cf9d4706e64a3605783b764">isSuperRegisterEq</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegA, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a10add2603cf9d4706e64a3605783b764"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if RegB is a super-register of RegA or if RegB == RegA.  <a href="classllvm_1_1MCRegisterInfo.html#a10add2603cf9d4706e64a3605783b764">More...</a><br /></td></tr>
<tr class="separator:a10add2603cf9d4706e64a3605783b764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a973016c591557c107018a0e6478b30a9"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a973016c591557c107018a0e6478b30a9">isSuperOrSubRegisterEq</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegA, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a973016c591557c107018a0e6478b30a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if RegB is a super-register or sub-register of RegA or if RegB == RegA.  <a href="classllvm_1_1MCRegisterInfo.html#a973016c591557c107018a0e6478b30a9">More...</a><br /></td></tr>
<tr class="separator:a973016c591557c107018a0e6478b30a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bd1b194b601377bdb0f3a4a6e1f7e0d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a0bd1b194b601377bdb0f3a4a6e1f7e0d">regsOverlap</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegA, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> RegB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0bd1b194b601377bdb0f3a4a6e1f7e0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the two registers are equal or alias each other.  <a href="classllvm_1_1MCRegisterInfo.html#a0bd1b194b601377bdb0f3a4a6e1f7e0d">More...</a><br /></td></tr>
<tr class="separator:a0bd1b194b601377bdb0f3a4a6e1f7e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="friends"></a>
Friends</h2></td></tr>
<tr class="memitem:a7aba84294411bec516c4f99c2743d8aa"><td class="memItemLeft" align="right" valign="top">class&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a7aba84294411bec516c4f99c2743d8aa">MCSubRegIterator</a></td></tr>
<tr class="separator:a7aba84294411bec516c4f99c2743d8aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa6c2775d1a263919820806bca50c085"><td class="memItemLeft" align="right" valign="top">class&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#afa6c2775d1a263919820806bca50c085">MCSubRegIndexIterator</a></td></tr>
<tr class="separator:afa6c2775d1a263919820806bca50c085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98195db99f78cd46313e0de07882b7bb"><td class="memItemLeft" align="right" valign="top">class&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a98195db99f78cd46313e0de07882b7bb">MCSuperRegIterator</a></td></tr>
<tr class="separator:a98195db99f78cd46313e0de07882b7bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdaa5f1dcfe0ac250e2c0f285517494f"><td class="memItemLeft" align="right" valign="top">class&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#acdaa5f1dcfe0ac250e2c0f285517494f">MCRegUnitIterator</a></td></tr>
<tr class="separator:acdaa5f1dcfe0ac250e2c0f285517494f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafe231cee5e487fcce3d3735523e0069"><td class="memItemLeft" align="right" valign="top">class&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#aafe231cee5e487fcce3d3735523e0069">MCRegUnitMaskIterator</a></td></tr>
<tr class="separator:aafe231cee5e487fcce3d3735523e0069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a871e5c4479bde111063c92656dadf3cb"><td class="memItemLeft" align="right" valign="top">class&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a871e5c4479bde111063c92656dadf3cb">MCRegUnitRootIterator</a></td></tr>
<tr class="separator:a871e5c4479bde111063c92656dadf3cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classllvm_1_1MCRegisterInfo.html" title="MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...">MCRegisterInfo</a> base class - We assume that the target defines a static array of <a class="el" href="structllvm_1_1MCRegisterDesc.html" title="MCRegisterDesc - This record contains information about a particular register.">MCRegisterDesc</a> objects that represent all of the machine registers that the target has. </p>
<p>As such, we simply have to track a pointer to this array so that we can turn register number into a register descriptor.</p>
<p>Note this class is designed to be a base class of <a class="el" href="classllvm_1_1TargetRegisterInfo.html" title="TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...">TargetRegisterInfo</a>, which is the interface used by codegen. However, specific targets <em>should never</em> specialize this class. <a class="el" href="classllvm_1_1MCRegisterInfo.html" title="MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...">MCRegisterInfo</a> should only contain getters to access TableGen generated physical register data. It must not be extended with virtual methods. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00135">135</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="a2e6b96b6675dc76cace9e66fe7a5d829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e6b96b6675dc76cace9e66fe7a5d829">&#9670;&nbsp;</a></span>regclass_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MCRegisterInfo.html#a2e6b96b6675dc76cace9e66fe7a5d829">llvm::MCRegisterInfo::regclass_iterator</a> =  <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00137">137</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="ad8a4bc938e710c17a4e7f9a3496c3ff5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8a4bc938e710c17a4e7f9a3496c3ff5">&#9670;&nbsp;</a></span>get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a>&amp; llvm::MCRegisterInfo::get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Provide a get method, equivalent to [], but more useful with a pointer to this object. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00454">454</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00446">operator[]()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MCRegisterInfo_8h_source.html#l00485">getName()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00032">getSubReg()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00044">getSubRegIndex()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00686">llvm::MCRegUnitIterator::MCRegUnitIterator()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00723">llvm::MCRegUnitMaskIterator::MCRegUnitMaskIterator()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00617">llvm::MCSubRegIndexIterator::MCSubRegIndexIterator()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00599">llvm::MCSubRegIterator::MCSubRegIterator()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00648">llvm::MCSuperRegIterator::MCSuperRegIterator()</a>.</p>

</div>
</div>
<a id="a31c99afffac12a059636852d1d05f8e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31c99afffac12a059636852d1d05f8e8">&#9670;&nbsp;</a></span>getCodeViewRegNum()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> MCRegisterInfo::getCodeViewRegNum </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>RegNum</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Map a target register to an equivalent CodeView register number. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00115">115</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00485">getName()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00491">getNumRegs()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, and <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00145">llvm::report_fatal_error()</a>.</p>

</div>
</div>
<a id="a0a20b56d95a9020588d573b6f7340cd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a20b56d95a9020588d573b6f7340cd5">&#9670;&nbsp;</a></span>getDwarfRegNum()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> MCRegisterInfo::getDwarfRegNum </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>RegNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isEH</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Map a target register to an equivalent dwarf register number. </p>
<p>Returns -1 if there is no equivalent value. The second parameter allows targets to use different numberings for EH info and debugging info. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00068">68</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="STLExtras_8h_source.html#l01923">llvm::lower_bound()</a>, and <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>.</p>

<p class="reference">Referenced by <a class="el" href="DwarfCompileUnit_8cpp_source.html#l00202">llvm::DwarfCompileUnit::addLocationAttribute()</a>, <a class="el" href="DwarfExpression_8cpp_source.html#l00099">llvm::DwarfExpression::addMachineReg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04239">llvm::createCFAOffset()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04225">llvm::createDefCFA()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04191">createDefCFAExpression()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l09119">llvm::X86InstrInfo::describeLoadedValue()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00631">emitCalleeSavedRestores()</a>, <a class="el" href="StackMaps_8cpp_source.html#l00195">getDwarfRegNum()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00095">getDwarfRegNumFromDwarfEHRegNum()</a>, and <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00589">llvm::AArch64FrameLowering::resetCFIToInitialState()</a>.</p>

</div>
</div>
<a id="a82c6dc3f465720612c785613e7a03a87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82c6dc3f465720612c785613e7a03a87">&#9670;&nbsp;</a></span>getDwarfRegNumFromDwarfEHRegNum()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> MCRegisterInfo::getDwarfRegNumFromDwarfEHRegNum </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNum</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Map a target EH register number to an equivalent DWARF register number. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00095">95</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8cpp_source.html#l00068">getDwarfRegNum()</a>, and <a class="el" href="MCRegisterInfo_8cpp_source.html#l00081">getLLVMRegNum()</a>.</p>

</div>
</div>
<a id="a8ce9439c5f364d8b85930e0ee689bbb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ce9439c5f364d8b85930e0ee689bbb8">&#9670;&nbsp;</a></span>getEncodingValue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuint16__t.html">uint16_t</a> llvm::MCRegisterInfo::getEncodingValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the encoding for RegNo. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00553">553</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03450">llvm::AArch64InstrInfo::copyGPRRegTuple()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01683">llvm::PPCInstrInfo::copyPhysReg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03423">llvm::AArch64InstrInfo::copyPhysRegTuple()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01435">llvm::AMDGPUDisassembler::decodeVOPDDstYOp()</a>, <a class="el" href="MipsTargetStreamer_8cpp_source.html#l01117">llvm::MipsTargetELFStreamer::emitFrame()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04865">expandNOVLXLoad()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04888">expandNOVLXStore()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04923">llvm::X86InstrInfo::expandPostRAPseudo()</a>, <a class="el" href="PPCMCCodeEmitter_8cpp_source.html#l00364">llvm::PPCMCCodeEmitter::get_crbitm_encoding()</a>, <a class="el" href="CSKYMCCodeEmitter_8cpp_source.html#l00245">llvm::CSKYMCCodeEmitter::getMachineOpValue()</a>, <a class="el" href="PPCMCCodeEmitter_8cpp_source.html#l00389">llvm::PPCMCCodeEmitter::getMachineOpValue()</a>, <a class="el" href="MipsMCCodeEmitter_8cpp_source.html#l00732">llvm::MipsMCCodeEmitter::getMachineOpValue()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l57739">llvm::X86TargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="MipsMCCodeEmitter_8cpp_source.html#l01036">llvm::MipsMCCodeEmitter::getRegisterListOpValue()</a>, <a class="el" href="CSKYMCCodeEmitter_8cpp_source.html#l00275">llvm::CSKYMCCodeEmitter::getRegisterSeqOpValue()</a>, <a class="el" href="CSKYMCCodeEmitter_8cpp_source.html#l00259">llvm::CSKYMCCodeEmitter::getRegSeqImmOpValue()</a>, <a class="el" href="AArch64FalkorHWPFFix_8cpp_source.html#l00657">getTag()</a>, <a class="el" href="PPCMCCodeEmitter_8cpp_source.html#l00331">llvm::PPCMCCodeEmitter::getTLSRegEncoding()</a>, <a class="el" href="HexagonAsmPrinter_8cpp_source.html#l00265">llvm::HexagonAsmPrinter::HexagonProcessInstruction()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02447">invalidateWindowsRegisterPairing()</a>, <a class="el" href="PPCInstPrinter_8cpp_source.html#l00637">llvm::PPCInstPrinter::printOperand()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l00805">llvm::ARMInstPrinter::printRegisterList()</a>, <a class="el" href="MipsAsmPrinter_8cpp_source.html#l00327">llvm::MipsAsmPrinter::printSavedRegsBitmask()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02063">llvm::PPCFrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="MipsOptionRecord_8cpp_source.html#l00073">llvm::MipsRegInfoRecord::SetPhysRegUsed()</a>, <a class="el" href="AArch64ExternalSymbolizer_8cpp_source.html#l00061">llvm::AArch64ExternalSymbolizer::tryAddingSymbolicOperand()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02522">llvm::tryFoldSPUpdateIntoPushPop()</a>.</p>

</div>
</div>
<a id="a37d5eb950bf1c0e365574f2f1c9a5d1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37d5eb950bf1c0e365574f2f1c9a5d1f">&#9670;&nbsp;</a></span>getLLVMRegNum()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::optional&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt; MCRegisterInfo::getLLVMRegNum </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isEH</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Map a dwarf register back to a target register. </p>
<p>Returns std::nullopt is there is no mapping. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00081">81</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="STLExtras_8h_source.html#l01923">llvm::lower_bound()</a>, and <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMAsmBackend_8cpp_source.html#l01111">llvm::ARMAsmBackendDarwin::generateCompactUnwindEncoding()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00095">getDwarfRegNumFromDwarfEHRegNum()</a>, and <a class="el" href="MachineOperand_8cpp_source.html#l00478">printCFIRegister()</a>.</p>

</div>
</div>
<a id="a2168c5f22e98b5c471060a3dfc1ec0db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2168c5f22e98b5c471060a3dfc1ec0db">&#9670;&nbsp;</a></span>getMatchingSuperReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> MCRegisterInfo::getMatchingSuperReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return a super-register of the specified register Reg so its sub-register of index SubIdx is Reg. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00024">24</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00068">llvm::MCRegisterClass::contains()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00032">getSubReg()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00224">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00854">llvm::AMDGPUDisassembler::convertMIMGInst()</a>, <a class="el" href="RISCVDisassembler_8cpp_source.html#l00184">DecodeVRM2RegisterClass()</a>, <a class="el" href="RISCVDisassembler_8cpp_source.html#l00204">DecodeVRM4RegisterClass()</a>, <a class="el" href="RISCVDisassembler_8cpp_source.html#l00224">DecodeVRM8RegisterClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00600">llvm::TargetRegisterInfo::getMatchingSuperReg()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l00092">llvm::ARMInstPrinter::printInst()</a>, <a class="el" href="AArch64InstPrinter_8cpp_source.html#l00825">llvm::AArch64InstPrinter::printRangePrefetchAlias()</a>, and <a class="el" href="AArch64InstPrinter_8cpp_source.html#l01628">llvm::AArch64InstPrinter::printVectorList()</a>.</p>

</div>
</div>
<a id="ab688846a396474c571ab9a78af119e80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab688846a396474c571ab9a78af119e80">&#9670;&nbsp;</a></span>getName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char* llvm::MCRegisterInfo::getName </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the human-readable symbolic target-specific name for the specified physical register. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00485">485</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00454">get()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00106">llvm::MCRegisterDesc::Name</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64Subtarget_8cpp_source.html#l00288">llvm::AArch64Subtarget::AArch64Subtarget()</a>, <a class="el" href="RegisterFile_8cpp_source.html#l00228">llvm::mca::RegisterFile::addRegisterWrite()</a>, <a class="el" href="RegisterFile_8cpp_source.html#l00502">llvm::mca::RegisterFile::collectWrites()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00257">llvm::RISCVInstrInfo::copyPhysReg()</a>, <a class="el" href="RegisterFile_8cpp_source.html#l00717">llvm::mca::RegisterFile::dump()</a>, <a class="el" href="ARMAsmBackend_8cpp_source.html#l01111">llvm::ARMAsmBackendDarwin::generateCompactUnwindEncoding()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00115">getCodeViewRegNum()</a>, <a class="el" href="HexagonBitTracker_8cpp_source.html#l00113">llvm::HexagonEvaluator::getPhysRegBitWidth()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l01058">llvm::TargetRegisterInfo::getRegAsmName()</a>, <a class="el" href="MIParser_8cpp_source.html#l01397">getRegisterName()</a>, <a class="el" href="RDFGraph_8cpp_source.html#l00055">llvm::rdf::operator&lt;&lt;()</a>, <a class="el" href="MCInst_8cpp_source.html#l00021">llvm::MCOperand::print()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00111">llvm::printReg()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00142">llvm::printRegUnit()</a>, <a class="el" href="HexagonMCChecker_8cpp_source.html#l00773">llvm::HexagonMCChecker::reportErrorNewValue()</a>, and <a class="el" href="HexagonMCChecker_8cpp_source.html#l00768">llvm::HexagonMCChecker::reportErrorRegisters()</a>.</p>

</div>
</div>
<a id="a11124059eb4728d5aa71cbff07e9f178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11124059eb4728d5aa71cbff07e9f178">&#9670;&nbsp;</a></span>getNumRegClasses()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::MCRegisterInfo::getNumRegClasses </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00537">537</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00531">regclass_begin()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00532">regclass_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MCRegisterInfo_8h_source.html#l00543">getRegClass()</a>.</p>

</div>
</div>
<a id="af946f316ed42f8b5eb99735a3b587ab5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af946f316ed42f8b5eb99735a3b587ab5">&#9670;&nbsp;</a></span>getNumRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::MCRegisterInfo::getNumRegs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the number of registers this target has (useful for sizing arrays holding per register information) </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00491">491</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineFunction_8cpp_source.html#l00562">llvm::MachineFunction::allocateRegMask()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00414">llvm::SIMachineFunctionInfo::allocateVGPRSpillToAGPR()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02321">llvm::PPCFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00726">llvm::ScheduleDAGInstrs::buildSchedGraph()</a>, <a class="el" href="CallingConvLower_8cpp_source.html#l00028">llvm::CCState::CCState()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00086">llvm::TargetRegisterInfo::checkAllSuperRegsMarked()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00903">llvm::LiveIntervals::checkRegMaskInterference()</a>, <a class="el" href="HexagonBlockRanges_8cpp_source.html#l00431">llvm::HexagonBlockRanges::computeDeadMap()</a>, <a class="el" href="TargetFrameLoweringImpl_8cpp_source.html#l00082">llvm::TargetFrameLowering::determineCalleeSaves()</a>, <a class="el" href="RegisterFile_8cpp_source.html#l00717">llvm::mca::RegisterFile::dump()</a>, <a class="el" href="RDFRegisters_8cpp_source.html#l00106">llvm::rdf::PhysicalRegisterInfo::getAliasSet()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00256">llvm::TargetRegisterInfo::getAllocatableSet()</a>, <a class="el" href="TargetFrameLoweringImpl_8cpp_source.html#l00069">llvm::TargetFrameLowering::getCalleeSaves()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00115">getCodeViewRegNum()</a>, <a class="el" href="MachineFrameInfo_8cpp_source.html#l00115">llvm::MachineFrameInfo::getPristineRegs()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00355">llvm::TargetRegisterInfo::getRegisterCosts()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00277">llvm::RegScavenger::getRegsAvailable()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00044">getSubRegIndex()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00376">llvm::hash_value()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00225">llvm::LiveRegSet::init()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00306">llvm::MachineOperand::isIdenticalTo()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00043">llvm::MachineRegisterInfo::MachineRegisterInfo()</a>, <a class="el" href="InstrRefBasedImpl_8cpp_source.html#l00989">LiveDebugValues::MLocTracker::MLocTracker()</a>, <a class="el" href="CriticalAntiDepBreaker_8cpp_source.html#l00101">llvm::CriticalAntiDepBreaker::Observe()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00189">llvm::AggressiveAntiDepBreaker::Observe()</a>, <a class="el" href="RDFGraph_8cpp_source.html#l00055">llvm::rdf::operator&lt;&lt;()</a>, <a class="el" href="RDFRegisters_8cpp_source.html#l00027">llvm::rdf::PhysicalRegisterInfo::PhysicalRegisterInfo()</a>, <a class="el" href="RegisterUsageInfo_8cpp_source.html#l00070">llvm::PhysicalRegisterUsageInfo::print()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00782">llvm::MachineOperand::print()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00261">printCustomRegMask()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00492">llvm::TargetRegisterInfo::regmaskSubsetEqual()</a>, <a class="el" href="InterferenceCache_8cpp_source.html#l00042">llvm::InterferenceCache::reinitPhysRegEntries()</a>, <a class="el" href="RDFLiveness_8cpp_source.html#l00909">llvm::rdf::Liveness::resetKills()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02577">llvm::PPCFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="RegisterClassInfo_8cpp_source.html#l00042">llvm::RegisterClassInfo::runOnMachineFunction()</a>, <a class="el" href="ExecutionDomainFix_8cpp_source.html#l00413">llvm::ExecutionDomainFix::runOnMachineFunction()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00611">llvm::LiveVariables::runOnMachineFunction()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02382">llvm::PPCFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="MachineStableHash_8cpp_source.html#l00063">llvm::stableHashValue()</a>, <a class="el" href="CriticalAntiDepBreaker_8cpp_source.html#l00050">llvm::CriticalAntiDepBreaker::StartBlock()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00146">llvm::AggressiveAntiDepBreaker::StartBlock()</a>, and <a class="el" href="IfConversion_8cpp_source.html#l01479">UpdatePredRedefs()</a>.</p>

</div>
</div>
<a id="a1c0e50e50918b2c91b99e1188d41c901"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c0e50e50918b2c91b99e1188d41c901">&#9670;&nbsp;</a></span>getNumRegUnits()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::MCRegisterInfo::getNumRegUnits </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the number of (native) register units in the target. </p>
<p><a class="el" href="classllvm_1_1Register.html" title="Wrapper class representing virtual and physical registers.">Register</a> units are numbered from 0 to <a class="el" href="classllvm_1_1MCRegisterInfo.html#a1c0e50e50918b2c91b99e1188d41c901" title="Return the number of (native) register units in the target.">getNumRegUnits()</a> - 1. They can be accessed through <a class="el" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> defined below. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00505">505</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveRegUnits_8cpp_source.html#l00033">llvm::LiveRegUnits::addRegsInMask()</a>, <a class="el" href="ReachingDefAnalysis_8cpp_source.html#l00236">llvm::ReachingDefAnalysis::init()</a>, <a class="el" href="RDFRegisters_8cpp_source.html#l00027">llvm::rdf::PhysicalRegisterInfo::PhysicalRegisterInfo()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00142">llvm::printRegUnit()</a>, <a class="el" href="LiveRegUnits_8cpp_source.html#l00022">llvm::LiveRegUnits::removeRegsNotPreserved()</a>, and <a class="el" href="LiveIntervals_8cpp_source.html#l00120">llvm::LiveIntervals::runOnMachineFunction()</a>.</p>

</div>
</div>
<a id="a04922e6bf2f754ccfad845d7a0ec00a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04922e6bf2f754ccfad845d7a0ec00a0">&#9670;&nbsp;</a></span>getNumSubRegIndices()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::MCRegisterInfo::getNumSubRegIndices </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the number of sub-register indices understood by the target. </p>
<p>Index 0 is reserved for the no-op sub-register, while 1 to <a class="el" href="classllvm_1_1MCRegisterInfo.html#a04922e6bf2f754ccfad845d7a0ec00a0" title="Return the number of sub-register indices understood by the target.">getNumSubRegIndices()</a> - 1 represent real sub-registers. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00498">498</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00524">llvm::TargetRegisterInfo::getCoveringSubRegIndexes()</a>, <a class="el" href="AVRInstPrinter_8cpp_source.html#l00089">llvm::AVRInstPrinter::getPrettyRegisterName()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00032">getSubReg()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00062">getSubRegIdxOffset()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00056">getSubRegIdxSize()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00380">llvm::TargetRegisterInfo::getSubRegIndexLaneMask()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00370">llvm::TargetRegisterInfo::getSubRegIndexName()</a>, and <a class="el" href="InstrRefBasedImpl_8cpp_source.html#l00989">LiveDebugValues::MLocTracker::MLocTracker()</a>.</p>

</div>
</div>
<a id="a1ab4a7380910579b6946391cc8a7f77f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ab4a7380910579b6946391cc8a7f77f">&#9670;&nbsp;</a></span>getProgramCounter()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> llvm::MCRegisterInfo::getProgramCounter </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the register which is the program counter. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00442">442</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MCInstrDesc_8cpp_source.html#l00020">llvm::MCInstrDesc::mayAffectControlFlow()</a>.</p>

</div>
</div>
<a id="a154e99ffe7d9b27b2eafc9901779d05e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a154e99ffe7d9b27b2eafc9901779d05e">&#9670;&nbsp;</a></span>getRARegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> llvm::MCRegisterInfo::getRARegister </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This method should return the register where the return address can be found. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00437">437</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MipsAsmPrinter_8cpp_source.html#l00380">llvm::MipsAsmPrinter::emitFrameDirective()</a>.</p>

</div>
</div>
<a id="ab9fbd0d154ab99458acf91eb9add02f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9fbd0d154ab99458acf91eb9add02f4">&#9670;&nbsp;</a></span>getRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a>&amp; llvm::MCRegisterInfo::getRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>i</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the register class associated with the enumeration value. </p>
<p>See class <a class="el" href="classllvm_1_1MCOperandInfo.html" title="This holds information about one operand of a machine instruction, indicating the register class for ...">MCOperandInfo</a>. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00543">543</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00537">getNumRegClasses()</a>, and <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00854">llvm::AMDGPUDisassembler::convertMIMGInst()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00521">getReg()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l00092">llvm::ARMInstPrinter::printInst()</a>, <a class="el" href="AArch64InstPrinter_8cpp_source.html#l00825">llvm::AArch64InstPrinter::printRangePrefetchAlias()</a>, <a class="el" href="VEInstPrinter_8cpp_source.html#l00030">llvm::VEInstPrinter::printRegName()</a>, and <a class="el" href="AArch64InstPrinter_8cpp_source.html#l01628">llvm::AArch64InstPrinter::printVectorList()</a>.</p>

</div>
</div>
<a id="a866c90966cfeb5b916eaabdb27ebad84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a866c90966cfeb5b916eaabdb27ebad84">&#9670;&nbsp;</a></span>getRegClassName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char* llvm::MCRegisterInfo::getRegClassName </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>Class</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00548">548</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Class</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00784">llvm::TargetRegisterInfo::getRegClassName()</a>.</p>

</div>
</div>
<a id="a5a4f0d89d23611afff28a9b3a347cbfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a4f0d89d23611afff28a9b3a347cbfa">&#9670;&nbsp;</a></span>getSEHRegNum()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> MCRegisterInfo::getSEHRegNum </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>RegNum</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Map a target register to an equivalent SEH register number. </p>
<p>Returns LLVM register number if there is no equivalent value. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00109">109</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00058">I</a>.</p>

<p class="reference">Referenced by <a class="el" href="MCStreamer_8cpp_source.html#l00863">encodeSEHRegNum()</a>.</p>

</div>
</div>
<a id="ae3ba9f77f723402ff1e1f6d8ac0e3b36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3ba9f77f723402ff1e1f6d8ac0e3b36">&#9670;&nbsp;</a></span>getSubReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> MCRegisterInfo::getSubReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the physical register number of sub-register "Index" for physical register RegNo. </p>
<p>Return zero if the sub-register does not exist. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00032">32</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00454">get()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00498">getNumSubRegIndices()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00224">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00112">llvm::MCRegisterDesc::SubRegIndices</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00854">llvm::AMDGPUDisassembler::convertMIMGInst()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00024">getMatchingSuperReg()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00327">getPairedGPR()</a>, <a class="el" href="AVRInstPrinter_8cpp_source.html#l00089">llvm::AVRInstPrinter::getPrettyRegisterName()</a>, <a class="el" href="HexagonAsmPrinter_8cpp_source.html#l00265">llvm::HexagonAsmPrinter::HexagonProcessInstruction()</a>, <a class="el" href="AArch64InstPrinter_8cpp_source.html#l02089">llvm::AArch64InstPrinter::printGPR64x8()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l00825">llvm::ARMInstPrinter::printGPRPairOperand()</a>, <a class="el" href="AArch64InstPrinter_8cpp_source.html#l01585">llvm::AArch64InstPrinter::printGPRSeqPairsClassOperand()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l01626">llvm::ARMInstPrinter::printMVEVectorList()</a>, <a class="el" href="AArch64InstPrinter_8cpp_source.html#l01628">llvm::AArch64InstPrinter::printVectorList()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l01432">llvm::ARMInstPrinter::printVectorListTwo()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l01499">llvm::ARMInstPrinter::printVectorListTwoAllLanes()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l01445">llvm::ARMInstPrinter::printVectorListTwoSpaced()</a>, and <a class="el" href="ARMInstPrinter_8cpp_source.html#l01547">llvm::ARMInstPrinter::printVectorListTwoSpacedAllLanes()</a>.</p>

</div>
</div>
<a id="ab5f8fcf4162523b2f9ff357da46b4555"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5f8fcf4162523b2f9ff357da46b4555">&#9670;&nbsp;</a></span>getSubRegIdxOffset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> MCRegisterInfo::getSubRegIdxOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Idx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the offset of the bit range covered by a sub-register index. </p>
<p>If an Offset doesn't make sense (the index isn't continuous, or is used to access sub-registers at different offsets), return -1. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00062">62</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00498">getNumSubRegIndices()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00151">llvm::MCRegisterInfo::SubRegCoveredBits::Offset</a>.</p>

<p class="reference">Referenced by <a class="el" href="DwarfExpression_8cpp_source.html#l00099">llvm::DwarfExpression::addMachineReg()</a>, <a class="el" href="InstrRefBasedImpl_8h_source.html#l00731">LiveDebugValues::MLocTracker::getLocID()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00386">llvm::TargetInstrInfo::getStackSlotRange()</a>, and <a class="el" href="InstrRefBasedImpl_8cpp_source.html#l00989">LiveDebugValues::MLocTracker::MLocTracker()</a>.</p>

</div>
</div>
<a id="a0a07fa5d83bbdde00209bd67ca61999d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a07fa5d83bbdde00209bd67ca61999d">&#9670;&nbsp;</a></span>getSubRegIdxSize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> MCRegisterInfo::getSubRegIdxSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Idx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the size of the bit range covered by a sub-register index. </p>
<p>If the index isn't continuous, return the sum of the sizes of its parts. If the index is used to access subregisters of different sizes, return -1. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00056">56</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00498">getNumSubRegIndices()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00152">llvm::MCRegisterInfo::SubRegCoveredBits::Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="DwarfExpression_8cpp_source.html#l00099">llvm::DwarfExpression::addMachineReg()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00557">llvm::TargetInstrInfo::foldMemoryOperand()</a>, <a class="el" href="InstrRefBasedImpl_8h_source.html#l00731">LiveDebugValues::MLocTracker::getLocID()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00386">llvm::TargetInstrInfo::getStackSlotRange()</a>, and <a class="el" href="InstrRefBasedImpl_8cpp_source.html#l00989">LiveDebugValues::MLocTracker::MLocTracker()</a>.</p>

</div>
</div>
<a id="ab2c943894d8d91dead449b33a77981c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2c943894d8d91dead449b33a77981c5">&#9670;&nbsp;</a></span>getSubRegIndex()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> MCRegisterInfo::getSubRegIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>RegNo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>SubRegNo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>For a given register pair, return the sub-register index if the second register is a sub-register of the first. </p>
<p>Return zero otherwise. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00044">44</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00454">get()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00491">getNumRegs()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00224">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00112">llvm::MCRegisterDesc::SubRegIndices</a>.</p>

<p class="reference">Referenced by <a class="el" href="DwarfExpression_8cpp_source.html#l00099">llvm::DwarfExpression::addMachineReg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l09086">describeMOVrrLoadedValue()</a>, <a class="el" href="MachineCopyPropagation_8cpp_source.html#l00431">isNopCopy()</a>, and <a class="el" href="RDFRegisters_8cpp_source.html#l00230">llvm::rdf::PhysicalRegisterInfo::mapTo()</a>.</p>

</div>
</div>
<a id="a989859615fcb74989b4f978c4d227a03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a989859615fcb74989b4f978c4d227a03">&#9670;&nbsp;</a></span>InitMCRegisterInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MCRegisterInfo::InitMCRegisterInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> *&#160;</td>
          <td class="paramname"><em>D</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NR</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>RA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>PC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>C</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a>(*)&#160;</td>
          <td class="paramname"><em>RURoots</em>[2], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NRU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> *&#160;</td>
          <td class="paramname"><em>RUMS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&#160;</td>
          <td class="paramname"><em>Strings</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&#160;</td>
          <td class="paramname"><em>ClassStrings</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint16__t.html">uint16_t</a> *&#160;</td>
          <td class="paramname"><em>SubIndices</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumIndices</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html">SubRegCoveredBits</a> *&#160;</td>
          <td class="paramname"><em>SubIdxRanges</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint16__t.html">uint16_t</a> *&#160;</td>
          <td class="paramname"><em>RET</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Initialize <a class="el" href="classllvm_1_1MCRegisterInfo.html" title="MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...">MCRegisterInfo</a>, called by TableGen auto-generated routines. </p>
<p><em>DO NOT USE</em>. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00353">353</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a97b138b96791a09a0d9b9c77f0fb6e85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97b138b96791a09a0d9b9c77f0fb6e85">&#9670;&nbsp;</a></span>isSubRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCRegisterInfo::isSubRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>RegA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>RegB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if RegB is a sub-register of RegA. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00560">560</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00659">isSuperRegister()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineInstr_8cpp_source.html#l01969">llvm::MachineInstr::addRegisterDead()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01890">llvm::MachineInstr::addRegisterKilled()</a>, <a class="el" href="MipsInstrInfo_8cpp_source.html#l00937">llvm::MipsInstrInfo::describeLoadedValue()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l08206">describeORRLoadedValue()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l12562">llvm::SITargetLowering::finalizeLowering()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01049">llvm::MachineInstr::findRegisterDefOperandIdx()</a>, <a class="el" href="MachineCopyPropagation_8cpp_source.html#l00431">isNopCopy()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l04092">isSubRegOf()</a>.</p>

</div>
</div>
<a id="ac5ea214c523615af8b7c8c6547ef59de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5ea214c523615af8b7c8c6547ef59de">&#9670;&nbsp;</a></span>isSubRegisterEq()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCRegisterInfo::isSubRegisterEq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>RegA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>RegB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if RegB is a sub-register of RegA or if RegB == RegA. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00568">568</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00574">isSuperRegisterEq()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86InstrInfo_8cpp_source.html#l09119">llvm::X86InstrInfo::describeLoadedValue()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00582">llvm::SIFrameLowering::emitEntryFunctionPrologue()</a>, <a class="el" href="MCInstrDesc_8cpp_source.html#l00040">llvm::MCInstrDesc::hasDefOfPhysReg()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00125">isConvertibleToVMV_V_V()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00580">isSuperOrSubRegisterEq()</a>.</p>

</div>
</div>
<a id="a973016c591557c107018a0e6478b30a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a973016c591557c107018a0e6478b30a9">&#9670;&nbsp;</a></span>isSuperOrSubRegisterEq()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCRegisterInfo::isSuperOrSubRegisterEq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>RegA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>RegB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if RegB is a super-register or sub-register of RegA or if RegB == RegA. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00580">580</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00568">isSubRegisterEq()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00659">isSuperRegister()</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetInstrInfo_8cpp_source.html#l01308">llvm::TargetInstrInfo::describeLoadedValue()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l08206">describeORRLoadedValue()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00619">llvm::X86RegisterInfo::isArgumentRegister()</a>, and <a class="el" href="X86RegisterInfo_8cpp_source.html#l00658">llvm::X86RegisterInfo::isFixedRegister()</a>.</p>

</div>
</div>
<a id="ab8e1321ecb267615f4f4be14b92cf03a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8e1321ecb267615f4f4be14b92cf03a">&#9670;&nbsp;</a></span>isSuperRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCRegisterInfo::isSuperRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>RegA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>RegB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if RegB is a super-register of RegA. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00659">659</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00058">I</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineInstr_8cpp_source.html#l01969">llvm::MachineInstr::addRegisterDead()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01890">llvm::MachineInstr::addRegisterKilled()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05402">llvm::ARMBaseInstrInfo::breakPartialRegDependency()</a>, <a class="el" href="MipsInstrInfo_8cpp_source.html#l00937">llvm::MipsInstrInfo::describeLoadedValue()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l09086">describeMOVrrLoadedValue()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l08206">describeORRLoadedValue()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00560">isSubRegister()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00580">isSuperOrSubRegisterEq()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00574">isSuperRegisterEq()</a>.</p>

</div>
</div>
<a id="a10add2603cf9d4706e64a3605783b764"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10add2603cf9d4706e64a3605783b764">&#9670;&nbsp;</a></span>isSuperRegisterEq()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MCRegisterInfo::isSuperRegisterEq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>RegA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>RegB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if RegB is a super-register of RegA or if RegB == RegA. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00574">574</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00659">isSuperRegister()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineInstrBundle_8cpp_source.html#l00313">llvm::AnalyzePhysRegInBundle()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l08241">llvm::AArch64InstrInfo::describeLoadedValue()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l09119">llvm::X86InstrInfo::describeLoadedValue()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00568">isSubRegisterEq()</a>.</p>

</div>
</div>
<a id="a1b44c113e5e36696965e0a8e237d8644"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b44c113e5e36696965e0a8e237d8644">&#9670;&nbsp;</a></span>mapDwarfRegsToLLVMRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MCRegisterInfo::mapDwarfRegsToLLVMRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *&#160;</td>
          <td class="paramname"><em>Map</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isEH</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Used to initialize Dwarf register to LLVM register number mapping. </p>
<p>Called by TableGen auto-generated routines. <em>DO NOT USE</em>. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00411">411</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="InlineOrder_8cpp.html#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a>.</p>

</div>
</div>
<a id="ab7c254cf3539a51c7d3170e13e84e471"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7c254cf3539a51c7d3170e13e84e471">&#9670;&nbsp;</a></span>mapLLVMRegsToDwarfRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MCRegisterInfo::mapLLVMRegsToDwarfRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *&#160;</td>
          <td class="paramname"><em>Map</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isEH</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Used to initialize LLVM register to Dwarf register number mapping. </p>
<p>Called by TableGen auto-generated routines. <em>DO NOT USE</em>. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00397">397</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="InlineOrder_8cpp.html#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a>.</p>

</div>
</div>
<a id="a5b3e8d277800ba2430072436f053ab3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b3e8d277800ba2430072436f053ab3d">&#9670;&nbsp;</a></span>mapLLVMRegToCVReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MCRegisterInfo::mapLLVMRegToCVReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>LLVMReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>CVReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00431">431</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<a id="ad08a70c5c39a83a86528e4cd6ef66a16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad08a70c5c39a83a86528e4cd6ef66a16">&#9670;&nbsp;</a></span>mapLLVMRegToSEHReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MCRegisterInfo::mapLLVMRegToSEHReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>LLVMReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>SEHReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>mapLLVMRegToSEHReg - Used to initialize LLVM register to SEH register number mapping. </p>
<p>By default the SEH register number is just the same as the LLVM register number. <a class="el" href="namespaceFIXME.html">FIXME</a>: TableGen these numbers. Currently this requires target specific initialization code. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00427">427</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<a id="ac58894686ff5392f200b77e2d5877d64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac58894686ff5392f200b77e2d5877d64">&#9670;&nbsp;</a></span>operator[]()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a>&amp; llvm::MCRegisterInfo::operator[] </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00446">446</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MCRegisterInfo_8h_source.html#l00454">get()</a>.</p>

</div>
</div>
<a id="a412da2ed683a7a3f9e888178753ee200"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a412da2ed683a7a3f9e888178753ee200">&#9670;&nbsp;</a></span>regclass_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a2e6b96b6675dc76cace9e66fe7a5d829">regclass_iterator</a> llvm::MCRegisterInfo::regclass_begin </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00531">531</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MCRegisterInfo_8h_source.html#l00537">getNumRegClasses()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00533">regclasses()</a>.</p>

</div>
</div>
<a id="a1adcc58c9411eebe3577d71087f9efc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1adcc58c9411eebe3577d71087f9efc3">&#9670;&nbsp;</a></span>regclass_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a2e6b96b6675dc76cace9e66fe7a5d829">regclass_iterator</a> llvm::MCRegisterInfo::regclass_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00532">532</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MCRegisterInfo_8h_source.html#l00537">getNumRegClasses()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00533">regclasses()</a>.</p>

</div>
</div>
<a id="a5ae82e458bfa2cb95aca8652be304f6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ae82e458bfa2cb95aca8652be304f6c">&#9670;&nbsp;</a></span>regclasses()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MCRegisterInfo.html#a2e6b96b6675dc76cace9e66fe7a5d829">regclass_iterator</a>&gt; llvm::MCRegisterInfo::regclasses </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00533">533</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00531">regclass_begin()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00532">regclass_end()</a>.</p>

</div>
</div>
<a id="a0bd1b194b601377bdb0f3a4a6e1f7e0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bd1b194b601377bdb0f3a4a6e1f7e0d">&#9670;&nbsp;</a></span>regsOverlap()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool MCRegisterInfo::regsOverlap </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>RegA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>RegB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if the two registers are equal or alias each other. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00126">126</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RustDemangle_8cpp_source.html#l00184">isValid()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00358">llvm::AArch64RegisterInfo::explainReservedReg()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00469">llvm::AArch64RegisterInfo::isAsmClobberable()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00421">llvm::TargetRegisterInfo::regsOverlap()</a>.</p>

</div>
</div>
<a id="adb90b36bb8dc9eb671c9611a9016b161"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb90b36bb8dc9eb671c9611a9016b161">&#9670;&nbsp;</a></span>sub_and_superregs_inclusive()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1detail_1_1concat__range.html">detail::concat_range</a>&lt;<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a>, <a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MCRegisterInfo_1_1mc__subreg__iterator.html">mc_subreg_iterator</a>&gt;, <a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MCRegisterInfo_1_1mc__superreg__iterator.html">mc_superreg_iterator</a>&gt; &gt; llvm::MCRegisterInfo::sub_and_superregs_inclusive </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return an iterator range over all sub- and super-registers of <code>Reg</code>, including <code>Reg</code>. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00338">338</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00316">subregs_inclusive()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00322">superregs()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64LoadStoreOptimizer_8cpp_source.html#l01473">tryToFindRegisterToRename()</a>.</p>

</div>
</div>
<a id="a55190f9c5dcc985095363d61aa37bea1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55190f9c5dcc985095363d61aa37bea1">&#9670;&nbsp;</a></span>subregs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MCRegisterInfo_1_1mc__subreg__iterator.html">mc_subreg_iterator</a>&gt; llvm::MCRegisterInfo::subregs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return an iterator range over all sub-registers of <code>Reg</code>, excluding <code>Reg</code>. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00309">309</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00263">llvm::MCRegisterInfo::mc_difflist_iterator&lt; mc_subreg_iterator &gt;::end()</a>, and <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterScavenging_8cpp_source.html#l00155">llvm::RegScavenger::forward()</a>.</p>

</div>
</div>
<a id="add373e8cc1604b10f735cbb647b7c3e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add373e8cc1604b10f735cbb647b7c3e8">&#9670;&nbsp;</a></span>subregs_inclusive()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MCRegisterInfo_1_1mc__subreg__iterator.html">mc_subreg_iterator</a>&gt; llvm::MCRegisterInfo::subregs_inclusive </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return an iterator range over all sub-registers of <code>Reg</code>, including <code>Reg</code>. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00316">316</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00263">llvm::MCRegisterInfo::mc_difflist_iterator&lt; mc_subreg_iterator &gt;::end()</a>, and <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MipsOptionRecord_8cpp_source.html#l00073">llvm::MipsRegInfoRecord::SetPhysRegUsed()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00338">sub_and_superregs_inclusive()</a>.</p>

</div>
</div>
<a id="a3872756aa652373054074e7059a1b8f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3872756aa652373054074e7059a1b8f3">&#9670;&nbsp;</a></span>superregs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MCRegisterInfo_1_1mc__superreg__iterator.html">mc_superreg_iterator</a>&gt; llvm::MCRegisterInfo::superregs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return an iterator range over all super-registers of <code>Reg</code>, excluding <code>Reg</code>. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00322">322</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00263">llvm::MCRegisterInfo::mc_difflist_iterator&lt; mc_superreg_iterator &gt;::end()</a>, and <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00425">assignCalleeSavedSpillSlots()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00338">sub_and_superregs_inclusive()</a>.</p>

</div>
</div>
<a id="a30a6e72ad651714d00afefb5b24c429f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30a6e72ad651714d00afefb5b24c429f">&#9670;&nbsp;</a></span>superregs_inclusive()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MCRegisterInfo_1_1mc__superreg__iterator.html">mc_superreg_iterator</a>&gt; llvm::MCRegisterInfo::superregs_inclusive </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return an iterator range over all super-registers of <code>Reg</code>, including <code>Reg</code>. </p>

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00330">330</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00263">llvm::MCRegisterInfo::mc_difflist_iterator&lt; mc_superreg_iterator &gt;::end()</a>, and <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>.</p>

</div>
</div>
<h2 class="groupheader">Friends And Related Function Documentation</h2>
<a id="acdaa5f1dcfe0ac250e2c0f285517494f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdaa5f1dcfe0ac250e2c0f285517494f">&#9670;&nbsp;</a></span>MCRegUnitIterator</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00347">347</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<a id="aafe231cee5e487fcce3d3735523e0069"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafe231cee5e487fcce3d3735523e0069">&#9670;&nbsp;</a></span>MCRegUnitMaskIterator</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classllvm_1_1MCRegUnitMaskIterator.html">MCRegUnitMaskIterator</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00348">348</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a871e5c4479bde111063c92656dadf3cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a871e5c4479bde111063c92656dadf3cb">&#9670;&nbsp;</a></span>MCRegUnitRootIterator</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classllvm_1_1MCRegUnitRootIterator.html">MCRegUnitRootIterator</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00349">349</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<a id="afa6c2775d1a263919820806bca50c085"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa6c2775d1a263919820806bca50c085">&#9670;&nbsp;</a></span>MCSubRegIndexIterator</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classllvm_1_1MCSubRegIndexIterator.html">MCSubRegIndexIterator</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00345">345</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a7aba84294411bec516c4f99c2743d8aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7aba84294411bec516c4f99c2743d8aa">&#9670;&nbsp;</a></span>MCSubRegIterator</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00344">344</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a98195db99f78cd46313e0de07882b7bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98195db99f78cd46313e0de07882b7bb">&#9670;&nbsp;</a></span>MCSuperRegIterator</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00346">346</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>include/llvm/MC/<a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a></li>
<li>lib/MC/<a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 11:33:51 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
