// Seed: 1406861477
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  integer \id_3 ;
  ;
  always_ff @(posedge \id_3 or posedge 1)
    if (1) begin : LABEL_0
      \id_3 <= id_1;
    end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_3,
      id_6
  );
  inout wire id_1;
  logic id_9;
  ;
endmodule
