
C:\Users\varsa\Desktop\School\MIT\FPGA-NN-Demo\hld_model\myproject_prj\solution1\sim\verilog>set PATH= 

C:\Users\varsa\Desktop\School\MIT\FPGA-NN-Demo\hld_model\myproject_prj\solution1\sim\verilog>call C:/Xilinx/Vivado/2024.1/bin/xelab xil_defaultlib.apatb_myproject_top glbl -Oenable_linking_all_libraries  -prj myproject.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_23 -L floating_point_v7_1_18 --lib "ieee_proposed=./ieee_proposed" -s myproject -debug all 
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_myproject_top glbl -Oenable_linking_all_libraries -prj myproject.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_23 -L floating_point_v7_1_18 --lib ieee_proposed=./ieee_proposed -s myproject -debug all 
Multi-threading is on. Using 20 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_myproject_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config7_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject_mul_16s_10ns_26_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_10ns_26_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject_mul_16s_10s_26_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_10s_26_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject_mul_16s_11ns_26_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_11ns_26_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject_mul_16s_11s_26_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_11s_26_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject_mul_16s_12ns_26_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_12ns_26_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject_mul_16s_12s_26_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_12s_26_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject_mul_16s_5ns_21_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_5ns_21_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject_mul_16s_5s_21_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_5s_21_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject_mul_16s_6ns_22_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_6ns_22_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject_mul_16s_6s_22_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_6s_22_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject_mul_16s_7ns_23_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_7ns_23_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject_mul_16s_7s_23_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_7s_23_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject_mul_16s_8ns_24_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_8ns_24_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject_mul_16s_8s_24_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_8s_24_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject_mul_16s_9ns_25_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_9ns_25_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject_mul_16s_9s_25_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_9s_25_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_relu_ap_fixed_38_18_5_3_0_ap_fixed_16_6_5_3_0_relu_config6_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.myproject_mul_16s_10s_26_2_0(NUM...
Compiling module xil_defaultlib.myproject_mul_16s_10ns_26_2_0(NU...
Compiling module xil_defaultlib.myproject_mul_16s_11ns_26_2_0(NU...
Compiling module xil_defaultlib.myproject_mul_16s_9ns_25_2_0(NUM...
Compiling module xil_defaultlib.myproject_mul_16s_7ns_23_2_0(NUM...
Compiling module xil_defaultlib.myproject_mul_16s_9s_25_2_0(NUM_...
Compiling module xil_defaultlib.myproject_mul_16s_8s_24_2_0(NUM_...
Compiling module xil_defaultlib.myproject_mul_16s_6ns_22_2_0(NUM...
Compiling module xil_defaultlib.myproject_mul_16s_7s_23_2_0(NUM_...
Compiling module xil_defaultlib.myproject_mul_16s_11s_26_2_0(NUM...
Compiling module xil_defaultlib.myproject_mul_16s_8ns_24_2_0(NUM...
Compiling module xil_defaultlib.myproject_mul_16s_6s_22_2_0(NUM_...
Compiling module xil_defaultlib.myproject_mul_16s_12s_26_2_0(NUM...
Compiling module xil_defaultlib.myproject_mul_16s_5s_21_2_0(NUM_...
Compiling module xil_defaultlib.myproject_dense_latency_ap_fixed...
Compiling module xil_defaultlib.myproject_relu_ap_fixed_38_18_5_...
Compiling module xil_defaultlib.myproject_mul_16s_5ns_21_2_0(NUM...
Compiling module xil_defaultlib.myproject_mul_16s_12ns_26_2_0(NU...
Compiling module xil_defaultlib.myproject_dense_latency_ap_fixed...
Compiling module xil_defaultlib.myproject_relu_ap_fixed_38_18_5_...
Compiling module xil_defaultlib.myproject_dense_latency_ap_fixed...
Compiling module xil_defaultlib.myproject
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_myproject_top
Compiling module work.glbl
Built simulation snapshot myproject

****** xsim v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Feb  9 17:02:27 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/myproject/xsim_script.tcl
# xsim {myproject} -view {{myproject_dataflow_ana.wcfg}} -tclbatch {myproject.tcl} -protoinst {myproject.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file myproject.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject//AESL_inst_myproject_activity
Time resolution is 1 ps
open_wave_config myproject_dataflow_ana.wcfg
source myproject.tcl
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer7_out_9_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer7_out_9 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer7_out_8_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer7_out_8 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer7_out_7_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer7_out_7 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer7_out_6_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer7_out_6 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer7_out_5_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer7_out_5 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer7_out_4_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer7_out_4 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer7_out_3_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer7_out_3 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer7_out_2_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer7_out_2 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer7_out_1_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer7_out_1 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer7_out_0_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer7_out_0 -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/x -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/x_ap_vld -into $return_group -color #ffff00 -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_start -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_done -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_idle -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_myproject_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer7_out_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer7_out_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer7_out_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer7_out_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer7_out_4 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer7_out_5 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer7_out_6 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer7_out_7 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer7_out_8 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer7_out_9 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_x -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/layer7_out_9_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer7_out_9 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer7_out_8_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer7_out_8 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer7_out_7_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer7_out_7 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer7_out_6_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer7_out_6 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer7_out_5_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer7_out_5 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer7_out_4_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer7_out_4 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer7_out_3_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer7_out_3 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer7_out_2_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer7_out_2 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer7_out_1_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer7_out_1 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer7_out_0_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer7_out_0 -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]
## add_wave /apatb_myproject_top/x -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/x_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## save_wave_config myproject.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 5 [0.00%] @ "113000"
// RTL Simulation : 1 / 5 [95.83%] @ "243000"
// RTL Simulation : 2 / 5 [95.83%] @ "248000"
// RTL Simulation : 3 / 5 [95.83%] @ "253000"
// RTL Simulation : 4 / 5 [95.83%] @ "258000"
// RTL Simulation : 5 / 5 [100.00%] @ "263000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 292500 ps : File "C:/Users/varsa/Desktop/School/MIT/FPGA-NN-Demo/hld_model/myproject_prj/solution1/sim/verilog/myproject.autotb.v" Line 840
## quit
INFO: [Common 17-206] Exiting xsim at Mon Feb  9 17:02:31 2026...
