# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../APPENDIX_1.srcs/sources_1/new/main.vhd" \
"../../../../../Exercise1_VHDL/Exercise1_VHDL.srcs/sources_1/new/main_TB.vhd" \

# Do not sort compile order
nosort
