
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1338.301 ; gain = 0.023 ; free physical = 1538 ; free virtual = 10015
Command: synth_design -top top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2190593
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1688.062 ; gain = 349.762 ; free physical = 941 ; free virtual = 9414
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/tp_top.vhd:21]
INFO: [Synth 8-638] synthesizing module 'rx_control' [/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/recive_control.vhd:25]
	Parameter N bound to: 16 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart_top' [/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/uart_top.vhd:43]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
INFO: [Synth 8-3491] module 'meta_harden' declared at '/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/Componentes/meta_harden.vhd:27' bound to instance 'meta_harden_rst_i0' of component 'meta_harden' [/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/uart_top.vhd:83]
INFO: [Synth 8-638] synthesizing module 'meta_harden' [/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/Componentes/meta_harden.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'meta_harden' (0#1) [/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/Componentes/meta_harden.vhd:36]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
INFO: [Synth 8-3491] module 'uart_rx' declared at '/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/Componentes/uart_rx.vhd:38' bound to instance 'uart_rx_i0' of component 'uart_rx' [/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/uart_top.vhd:92]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/Componentes/uart_rx.vhd:58]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
INFO: [Synth 8-3491] module 'meta_harden' declared at '/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/Componentes/meta_harden.vhd:27' bound to instance 'meta_harden_rxd_i0' of component 'meta_harden' [/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/Componentes/uart_rx.vhd:108]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
INFO: [Synth 8-3491] module 'uart_baud_gen' declared at '/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/Componentes/uart_baud_gen.vhd:36' bound to instance 'uart_baud_gen_rx_i0' of component 'uart_baud_gen' [/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/Componentes/uart_rx.vhd:116]
INFO: [Synth 8-638] synthesizing module 'uart_baud_gen' [/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/Componentes/uart_baud_gen.vhd:50]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_baud_gen' (0#1) [/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/Componentes/uart_baud_gen.vhd:50]
INFO: [Synth 8-3491] module 'uart_rx_ctl' declared at '/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/Componentes/uart_rx_ctl.vhd:53' bound to instance 'uart_rx_ctl_i0' of component 'uart_rx_ctl' [/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/Componentes/uart_rx.vhd:127]
INFO: [Synth 8-638] synthesizing module 'uart_rx_ctl' [/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/Componentes/uart_rx_ctl.vhd:70]
INFO: [Synth 8-226] default block is never used [/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/Componentes/uart_rx_ctl.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'uart_rx_ctl' (0#1) [/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/Componentes/uart_rx_ctl.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (0#1) [/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/Componentes/uart_rx.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'uart_top' (0#1) [/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/uart_top.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'rx_control' (0#1) [/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/recive_control.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cordic_control' [/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/cordic_control.vhd:23]
	Parameter N bound to: 16 - type: integer 
	Parameter N_COUNT bound to: 22 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cordic' [/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/cordic.vhd:22]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pre_cordic' [/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/Componentes/pre_cordic.vhd:22]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pre_cordic' (0#1) [/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/Componentes/pre_cordic.vhd:22]
INFO: [Synth 8-638] synthesizing module 'cordic_iter' [/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/Componentes/cordic_iter.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'atan_rom' [/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/Componentes/atan_rom.vhd:18]
	Parameter ADD_W bound to: 4 - type: integer 
	Parameter DATA_W bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'atan_rom' (0#1) [/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/Componentes/atan_rom.vhd:18]
INFO: [Synth 8-638] synthesizing module 'cordic_base' [/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/Componentes/cordic_base.vhd:23]
	Parameter N bound to: 16 - type: integer 
	Parameter CLOG2N bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'add_sub' [/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/Componentes/add_sub.vhd:15]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_sub' (0#1) [/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/Componentes/add_sub.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'cordic_base' (0#1) [/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/Componentes/cordic_base.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'cordic_iter' (0#1) [/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/Componentes/cordic_iter.vhd:25]
INFO: [Synth 8-638] synthesizing module 'post_cordic' [/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/Componentes/post_cordic.vhd:18]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Nbits_Mult' [/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/Componentes/Nbits_Mult.vhd:15]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Nbits_Mult' (0#1) [/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/Componentes/Nbits_Mult.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'post_cordic' (0#1) [/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/Componentes/post_cordic.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'cordic' (0#1) [/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/cordic.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'cordic_control' (0#1) [/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/cordic_control.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'top' (0#1) [/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Fuentes/tp_top.vhd:21]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1758.031 ; gain = 419.730 ; free physical = 849 ; free virtual = 9324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1772.875 ; gain = 434.574 ; free physical = 849 ; free virtual = 9324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1780.879 ; gain = 442.578 ; free physical = 849 ; free virtual = 9324
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx_ctl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cordic_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx_ctl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 initial |                              000 |                              000
              conversion |                              001 |                              001
                    idle |                              010 |                              011
                cordic_a |                              011 |                              100
                cordic_c |                              100 |                              101
            c_conversion |                              101 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cordic_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1807.871 ; gain = 469.570 ; free physical = 812 ; free virtual = 9286
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 8     
	   3 Input   16 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 13    
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 19    
	   6 Input   16 Bit        Muxes := 3     
	  15 Input   14 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 11    
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   3 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 16    
	   4 Input    1 Bit        Muxes := 1     
	  16 Input    1 Bit        Muxes := 7     
	   6 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP RX_CONTROL/ARG, operation Mode is: A*(B:0x64).
DSP Report: operator RX_CONTROL/ARG is absorbed into DSP RX_CONTROL/ARG.
DSP Report: Generating DSP RX_CONTROL/ARG, operation Mode is: A*(B:0xb6).
DSP Report: operator RX_CONTROL/ARG is absorbed into DSP RX_CONTROL/ARG.
DSP Report: Generating DSP CORDIC_CONTROL/CORDIC/POST_CORDIC/MULT_X/y, operation Mode is: A*(B:0x9b7).
DSP Report: operator CORDIC_CONTROL/CORDIC/POST_CORDIC/MULT_X/y is absorbed into DSP CORDIC_CONTROL/CORDIC/POST_CORDIC/MULT_X/y.
DSP Report: Generating DSP CORDIC_CONTROL/CORDIC/POST_CORDIC/MULT_Y/y, operation Mode is: A*(B:0x9b7).
DSP Report: operator CORDIC_CONTROL/CORDIC/POST_CORDIC/MULT_Y/y is absorbed into DSP CORDIC_CONTROL/CORDIC/POST_CORDIC/MULT_Y/y.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1927.418 ; gain = 589.117 ; free physical = 687 ; free virtual = 9166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|rx_control  | A*(B:0x64)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rx_control  | A*(B:0xb6)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Nbits_Mult  | A*(B:0x9b7) | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Nbits_Mult  | A*(B:0x9b7) | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1930.387 ; gain = 592.086 ; free physical = 687 ; free virtual = 9166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1938.395 ; gain = 600.094 ; free physical = 679 ; free virtual = 9158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1938.395 ; gain = 600.094 ; free physical = 678 ; free virtual = 9159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1938.395 ; gain = 600.094 ; free physical = 678 ; free virtual = 9159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1938.395 ; gain = 600.094 ; free physical = 678 ; free virtual = 9159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1938.395 ; gain = 600.094 ; free physical = 678 ; free virtual = 9159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1938.395 ; gain = 600.094 ; free physical = 678 ; free virtual = 9159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1938.395 ; gain = 600.094 ; free physical = 678 ; free virtual = 9159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Nbits_Mult  | A*B         | 30     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Nbits_Mult  | A*B         | 30     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rx_control  | A*B         | 30     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rx_control  | A*B         | 30     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |    74|
|3     |DSP48E1 |     4|
|4     |LUT1    |   105|
|5     |LUT2    |   120|
|6     |LUT3    |    43|
|7     |LUT4    |    87|
|8     |LUT5    |   130|
|9     |LUT6    |   141|
|10    |FDCE    |   170|
|11    |FDRE    |    79|
|12    |FDSE    |     3|
|13    |IBUF    |     3|
|14    |OBUF    |    33|
+------+--------+------+

Report Instance Areas: 
+------+----------------------------+---------------+------+
|      |Instance                    |Module         |Cells |
+------+----------------------------+---------------+------+
|1     |top                         |               |   994|
|2     |  CORDIC_CONTROL            |cordic_control |   532|
|3     |    CORDIC                  |cordic         |   392|
|4     |      CORDIC_I              |cordic_iter    |   379|
|5     |      POST_CORDIC           |post_cordic    |     2|
|6     |        MULT_X              |Nbits_Mult     |     1|
|7     |        MULT_Y              |Nbits_Mult_1   |     1|
|8     |      PRE_CORDIC            |pre_cordic     |    11|
|9     |  RX_CONTROL                |rx_control     |   424|
|10    |    UART                    |uart_top       |   134|
|11    |      meta_harden_rst_i0    |meta_harden    |     2|
|12    |      uart_rx_i0            |uart_rx        |   132|
|13    |        meta_harden_rxd_i0  |meta_harden_0  |     2|
|14    |        uart_baud_gen_rx_i0 |uart_baud_gen  |    20|
|15    |        uart_rx_ctl_i0      |uart_rx_ctl    |   110|
+------+----------------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1938.395 ; gain = 600.094 ; free physical = 678 ; free virtual = 9159
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1938.395 ; gain = 600.094 ; free physical = 678 ; free virtual = 9159
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1938.402 ; gain = 600.094 ; free physical = 678 ; free virtual = 9159
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1942.363 ; gain = 0.000 ; free physical = 962 ; free virtual = 9443
INFO: [Netlist 29-17] Analyzing 78 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2068.141 ; gain = 0.000 ; free physical = 899 ; free virtual = 9389
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 18bf1ef2
INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2068.141 ; gain = 729.840 ; free physical = 900 ; free virtual = 9390
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1569.203; main = 1327.694; forked = 375.303
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2911.930; main = 2068.145; forked = 985.508
INFO: [Common 17-1381] The checkpoint '/home/gonzalop/Documents/8641_Sistemas_Digitales/Trabajos_Practicos/TP_FINAL/Codigo/Sintesis/TP_FINAL/TP_FINAL.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar  5 08:25:17 2024...
