#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Apr 19 21:05:09 2023
# Process ID: 12652
# Current directory: C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19412 C:\Users\Frank Andes\Documents\VScode_VHDL\DSD2-MipsProcessor\ProjectFile\ProjectFile.xpr
# Log file: C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/vivado.log
# Journal file: C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile\vivado.jou
# Running On: DESKTOP-5CIH7MF, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 16872 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.xpr}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
export_ip_user_files -of_objects  [get_files {{C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close [ open {C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/new/WrapperTB.vhd} w ]
add_files {{C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/new/WrapperTB.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top mips_wrapper_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
set_property file_type {VHDL 2008} [get_files  {{C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/new/WrapperTB.vhd}}]
launch_simulation
set_property is_enabled false [get_files  {{C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/new/WrapperTB.vhd}}]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property used_in_synthesis false [get_files  {{C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/new/WrapperTB.vhd}}]
set_property is_enabled true [get_files  {{C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/new/WrapperTB.vhd}}]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top mips_wrapper_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
export_ip_user_files -of_objects  [get_files {{C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/new/WrapperTB.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/new/WrapperTB.vhd}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sim_1/new/MainTestBench.vhd} w ]
add_files -fileset sim_1 {{C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sim_1/new/MainTestBench.vhd}}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top mips_wrapper_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
set_property file_type {VHDL 2008} [get_files  {{C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sim_1/new/MainTestBench.vhd}}]
launch_simulation
reset_simulation -simset sim_1 -mode post-implementation -type timing
reset_simulation -simset sim_1 -mode post-implementation -type functional
reset_simulation -simset sim_1 -mode post-synthesis -type timing
reset_simulation -simset sim_1 -mode post-synthesis -type functional
