// Seed: 3585660466
module module_0 (
    output supply0 id_0,
    output uwire id_1,
    input wand id_2,
    input tri0 id_3,
    input tri id_4,
    input wand id_5,
    output tri0 id_6,
    input uwire id_7,
    output wire id_8,
    output supply0 id_9,
    input tri1 id_10,
    output tri id_11
);
  assign module_1.id_2 = 0;
  logic id_13;
  ;
endmodule
module module_0 (
    input  tri1  id_0,
    input  uwire module_1,
    output wand  id_2,
    output wire  id_3
);
  module_0 modCall_1 (
      id_3,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_3,
      id_0,
      id_3,
      id_3,
      id_0,
      id_3
  );
  initial id_5(-1);
endmodule
