http://scholar.google.com/scholar?hl=en&q=Aeronautical+Radio%2C+Inc.+2013.+Avionics+Application+Software+Standard+Interface%3A+ARINC+Specification+653+Part+0.+Retrieved+from+https%3A%2F%2Fwww.arinc.com%2Fcf%2Fstore%2Fcatalog_detail.cfm%3Fitem_id%3D2039.
http://scholar.google.com/scholar?hl=en&q=Y.+Afek%2C+D.+Dice%2C+and+A.+Morrison.+2011.+Cache+index-aware+memory+allocation.+In+Proc.+of+the+ISMM.+ACM%2C+55%2D%2D64.+10.1145%2F1993478.1993486+
http://scholar.google.com/scholar?hl=en&q=Hussein+Al-Zoubi%2C+Aleksandar+Milenkovic%2C+and+Milena+Milenkovic.+2004.+Performance+evaluation+of+cache+replacement+policies+for+the+SPEC+CPU2000+benchmark+suite.+In+Proc.+of+the+42nd+ACM-SE.+ACM%2C+New+York%2C+NY%2C+267%2D%2D272.+10.1145%2F986537.986601+
http://scholar.google.com/scholar?hl=en&q=AMD.+2013.+AMD64+Architecture+Programmers+Manual+Volume+2%3A+System+Programming.+Section+7.3%3A+Memory+Coherency+and+Protocol.+Publication+%23+24593.+Revision%3A+3.23.
http://scholar.google.com/scholar?hl=en&q=L.+C.+Aparicio%2C+J.+Segarra%2C+C.+Rodr%C3%ADguez%2C+and+V.+Vi%C3%B1als.+2011.+Improving+the+WCET+computation+in+the+presence+of+a+lockable+instruction+cache+in+multitasking+real-time+systems.+Journal+of+Systems+Architecture+57%2C+7+%282011%29%2C+695%2D%2D706.+10.1016%2Fj.sysarc.2010.08.008+
http://scholar.google.com/scholar?hl=en&q=Alexis+Arnaud+and+Isabelle+Puaut.+2006.+Dynamic+instruction+cache+locking+in+hard+real-time+systems.+In+Proc.+of+the+14th+RTNS.
http://scholar.google.com/scholar?hl=en&q=Abu+Asaduzzaman%2C+Fadi+N.+Sibai%2C+and+Manira+Rani.+2010.+Improving+cache+locking+performance+of+modern+embedded+systems+via+the+addition+of+a+miss+table+at+the+%7BL2%7D+cache+level.+Journal+of+Systems+Architecture+56%2C+4%2D%2D6+%282010%29%2C+151%2D%2D162.+10.1016%2Fj.sysarc.2010.02.002+
http://scholar.google.com/scholar?hl=en&q=Mathieu+Avila+and+Isabelle+Puaut.+2009.+Heptane%E2%80%94A+Tree-based+WCET+Analysis+Tool.+Retrieved+from+http%3A%2F%2Fralyx.inria.fr%2F2004%2FRaweb%2Faces%2Fuid43.html.
http://scholar.google.com/scholar?hl=en&q=Andrea+Bastoni%2C+Bj%C3%B6rn+Brandenburg%2C+and+James+Anderson.+2010.+Cache-related+preemption+and+migration+delays%3A+Empirical+approximation+and+impact+on+schedulability.+In+Proc.+of+OSPERT.+33%2D%2D44.
http://scholar.google.com/scholar?hl=en&q=Silas+Boyd-Wickizer%2C+Austin+T.+Clements%2C+Yandong+Mao%2C+Aleksey+Pesterev%2C+M.+Frans+Kaashoek%2C+Robert+Morris%2C+and+Nickolai+Zeldovich.+2010.+An+analysis+of+Linux+scalability+to+many+cores.+In+Proc.+of+the+9th+OSDI.+USENIX+Association%2C+Berkeley%2C+CA%2C+1%2D%2D8.+
http://scholar.google.com/scholar?hl=en&q=Edouard+Bugnion%2C+Jennifer+M.+Anderson%2C+Todd+C.+Mowry%2C+Mendel+Rosenblum%2C+and+Monica+S.+Lam.+1996.+Compiler-directed+page+coloring+for+multiprocessors.+In+Proc.+of+the+7th+ASPLOS.+ACM%2C+244%2D%2D255.+10.1145%2F237090.237195+
http://scholar.google.com/scholar?hl=en&q=B.+D.+Bui%2C+M.+Caccamo%2C+Lui+Sha%2C+and+J.+Martinez.+2008.+Impact+of+cache+partitioning+on+multi-tasking+real+time+embedded+systems.+In+Proc.+of+the+14th+RTCSA.+101%2D%2D110.+10.1109%2FRTCSA.2008.42+
http://scholar.google.com/scholar?hl=en&q=Marti+Campoy%2C+A.+Perles+Ivars%2C+and+J.+V.+Busquets+Mataix.+2001.+Static+use+of+locking+caches+in+multitask+preemptive+real-time+systems.+In+Proc.+of+IEEE+Real-Time+Embedded+Systems+Workshop.+London%2C+UK.
http://scholar.google.com/scholar?hl=en&q=Francisco+J.+Cazorla%2C+Eduardo+Quinones%2C+Tullio+Vardanega%2C+Liliana+Cucu%2C+Benoit+Triquet%2C+Guillem+Bernat%2C+Emery+Berger%2C+Jaume+Abella%2C+Franck+Wartel%2C+Michael+Houston%2C+and+others.+2013.+Proartis%3A+Probabilistically+analyzable+real-time+systems.+ACM+Transactions+on+Embedded+Computing+Systems+12%2C+2s+%282013%29%2C+94.+10.1145%2F2465787.2465796+
http://scholar.google.com/scholar?hl=en&q=Certification+Authorities+Software+Team+%28CAST%29.+2014.+Position+Paper+on+Multi-core+Processors+-+CAST-32.+Retrieved+from+https%3A%2F%2Fwww.faa.gov%2Faircraft%2Fair_cert%2Fdesign_approvals%2Fair_software%2Fcast%2Fcast_papers%2Fmedia%2Fcast-32.pdf.
http://scholar.google.com/scholar?hl=en&q=M.+Cesati%2C+R.+Mancuso%2C+E.+Betti%2C+and+M.+Caccamo.+2015.+A+memory+access+detection+methodology+for+accurate+workload+characterization.+In+Proc.+of+the+21th+IEEE+RTCSA.+IEEE.
http://scholar.google.com/scholar?hl=en&q=Yu+Chen%2C+Wenlong+Li%2C+Changkyu+Kim%2C+and+Zhizhong+Tang.+2009.+Efficient+shared+cache+management+through+sharing-aware+replacement+and+streaming-aware+insertion+policy.+In+Proc.+of+the+24th+IEEE+IPDPS%E2%80%9909.+1%2D%2D11.+10.1109%2FIPDPS.2009.5161016+
http://scholar.google.com/scholar?hl=en&q=T.+M.+Chilimbi%2C+M.+D.+Hill%2C+and+J.+R.+Larus.+2000.+Making+pointer-based+data+structures+cache+conscious.+Computer+33%2C+12+%28Dec.+2000%29%2C+67%2D%2D74.+10.1109%2F2.889095+
http://scholar.google.com/scholar?hl=en&q=Derek+Chiou%2C+Prabhat+Jain%2C+Srinivas+Devadas%2C+and+Larry+Rudolph.+2000.+Dynamic+cache+partitioning+via+columnization.+In+Proc.+of+DAC.+ACM.
http://scholar.google.com/scholar?hl=en&q=Ali+Chousein+and+Rabi+N.+Mahapatra.+2005.+Fully+associative+cache+partitioning+with+don%E2%80%99t+care+bits+for+real-time+applications.+SIGBED+Review+2%2C+2+%28April+2005%29%2C+35%2D%2D38.+10.1145%2F1121788.1121799+
http://scholar.google.com/scholar?hl=en&q=P.+Cousot.+2001.+Abstract+interpretation+based+formal+methods+and+future+challenges.+In+Informatics+-+10+Years+Back.+10+Years+Ahead.+Springer-Verlag%2C+London%2C+UK%2C+138%2D%2D156.+
http://scholar.google.com/scholar?hl=en&q=Silviu+S.+Craciunas%2C+Christoph+M.+Kirsch%2C+Hannes+Payer%2C+Ana+Sokolova%2C+Horst+Stadler%2C+and+Robert+Staudinger.+2008.+A+compacting+real-time+memory+management+system.+In+Proc.+of+USENIX+ATC.+USENIX%2C+49%2D%2D362.+
http://scholar.google.com/scholar?hl=en&q=C.+Cullmann.+2013.+Cache+persistence+analysis%3A+Theory+and+practice.+ACM+Trans.+Embed.+Comput.+Syst.+12%2C+1s%2C+Article+40+%28March+2013%29%2C+25+pages.+10.1145%2F2435227.2435236+
http://scholar.google.com/scholar?hl=en&q=C.+Cullmann%2C+C.+Ferdinand%2C+G.+Gebhard%2C+D.+Grund%2C+C.+Maiza%2C+J.+Reineke%2C+B.+Triquet%2C+S.+Wegener%2C+and+R.+Wilhelm.+2010.+Predictability+considerations+in+the+design+of+multi-core+embedded+systems.+Ing%C3%A9nieurs+de+l%E2%80%99Automobile+807+%28Sept.+2010%29%2C+36%2D%2D42.
http://scholar.google.com/scholar?hl=en&q=Robert+I.+Davis+and+Alan+Burns.+2011.+A+survey+of+hard+real-time+scheduling+for+multiprocessor+systems.+Computing+Surveys+43%2C+4%2C+Article+35+%28Oct.+2011%29%2C+44+pages.+10.1145%2F1978802.1978814+
http://scholar.google.com/scholar?hl=en&q=R.+I.+Davis%2C+L.+Santinelli%2C+S.+Altmeyer%2C+C.+Maiza%2C+and+L.+Cucu-Grosjean.+2013.+Analysis+of+probabilistic+cache+related+pre-emption+delays.+In+Proc.+of+the+25th+ECRTS.+IEEE%2C+168%2D%2D179.+10.1109%2FECRTS.2013.27+
http://scholar.google.com/scholar?hl=en&q=J.-F.+Deverge+and+I.+Puaut.+2007.+WCET-directed+dynamic+scratchpad+memory+allocation+of+data.+In+Proc.+of+the+19th+Euromicro+Conference+on+Real-Time+Systems+%28ECRTS%E2%80%9907%29.+179%2D%2D190.+10.1109%2FECRTS.2007.37+
http://scholar.google.com/scholar?hl=en&q=Huping+Ding%2C+Yun+Liang%2C+and+T.+Mitra.+2012.+WCET-Centric+partial+instruction+cache+locking.+In+Proc.+of+the+49th+ACM%2FIEEE+DAC.+412%2D%2D420.+10.1145%2F2228360.2228434+
http://scholar.google.com/scholar?hl=en&q=Huping+Ding%2C+Yun+Liang%2C+and+T.+Mitra.+2014.+WCET-Centric+dynamic+instruction+cache+locking.+In+Proc.+of+DATE.+1%2D%2D6.+
http://scholar.google.com/scholar?hl=en&q=Eiman+Ebrahimi%2C+Onur+Mutlu%2C+Chang+Joo+Lee%2C+and+Yale+N.+Patt.+2009.+Coordinated+control+of+multiple+prefetchers+in+multi-core+systems.+In+Proc.+of+the+42Nd+MICRO.+ACM%2C+316%2D%2D326.+10.1145%2F1669112.1669154+
http://scholar.google.com/scholar?hl=en&q=Heiko+Falk%2C+Sascha+Plazar%2C+and+Henrik+Theiling.+2007.+Compile-time+decided+instruction+cache+locking+using+worst-case+execution+paths.+In+Proc.+of+the+5th+IEEE%2FACM+CODES%2BISSS.+ACM%2C+143%2D%2D148.+10.1145%2F1289816.1289853+
http://scholar.google.com/scholar?hl=en&q=C.+Ferdinand.+1997.+Cache+Behavior+Prediction+for+Real-Time+Systems.+Ph.D.+Dissertation.+Saarland+University.
http://scholar.google.com/scholar?hl=en&q=G.+Gracioli+and+A.+A.+Fr%C3%B6hlich.+2013.+An+experimental+evaluation+of+the+cache+partitioning+impact+on+multicore+real-time+schedulers.+In+Proc.+of+the+19th+IEEE+RTCAS.+IEEE%2C+10.
http://scholar.google.com/scholar?hl=en&q=Daniel+Grund+and+Jan+Reineke.+2010a.+Precise+and+efficient+FIFO-replacement+analysis+based+on+static+phase+detection.+In+Proc.+of+the+22nd+ECRTS.+155%2D%2D164.+10.1109%2FECRTS.2010.8+
http://scholar.google.com/scholar?hl=en&q=Daniel+Grund+and+Jan+Reineke.+2010b.+Toward+precise+PLRU+cache+analysis.+In+Proc.+of+10th+Workshop+on+WCET+Analysis.+28%2D%2D39.
http://scholar.google.com/scholar?hl=en&q=Nan+Guan%2C+Martin+Stigge%2C+Wang+Yi%2C+and+Ge+Yu.+2009.+Cache-aware+scheduling+and+analysis+for+multicores.+In+Proc.+of+the+EMSOFT%E2%80%9909.+ACM%2C+245%2D%2D254.+10.1145%2F1629335.1629369+
http://scholar.google.com/scholar?hl=en&q=Nan+Guan%2C+Xinping+Yang%2C+Mingsong+Lv%2C+and+Wang+Yi.+2013.+FIFO+cache+analysis+for+WCET+estimation%3A+A+quantitative+approach.+In+Proc.+of+DATE.+296%2D%2D301.+
http://scholar.google.com/scholar?hl=en&q=Fei+Guo%2C+Yan+Solihin%2C+Li+Zhao%2C+and+Ravishankar+Iyer.+2007.+A+framework+for+providing+quality+of+service+in+chip+multi-processors.+In+Proc.+of+the+40th+IEEE%2FACM+MICRO.+IEEE%2C+343%2D%2D355.+10.1109%2FMICRO.2007.6+
http://scholar.google.com/scholar?hl=en&q=Damien+Hardy%2C+Thomas+Piquet%2C+and+Isabelle+Puaut.+2009.+Using+bypass+to+tighten+WCET+estimates+for+multi-core+processors+with+shared+instruction+caches.+In+Proc.+of+the+30th+RTSS.+IEEE%2C+68%2D%2D77.+10.1109%2FRTSS.2009.34+
http://scholar.google.com/scholar?hl=en&q=Damien+Hardy+and+Isabelle+Puaut.+2009.+Estimation+of+cache+related+migration+delays+for+multi-core+processors+with+shared+instruction+caches.+In+Proc.+of+the+17th+RTNS.+45%2D%2D54.
http://scholar.google.com/scholar?hl=en&q=John+L.+Hennessy+and+David+A.+Patterson.+2006.+Computer+Architecture%3A+A+Quantitative+Approach+%284th+ed.%29.+Morgan+Kaufmann.+
http://scholar.google.com/scholar?hl=en&q=J.+Herter%2C+P.+Backes%2C+F.+Haupenthal%2C+and+J.+Reineke.+2011.+CAMA%3A+A+predictable+cache-aware+memory+allocator.+In+Proc.+of+the+2011+ECRTS.+23%2D%2D32.+10.1109%2FECRTS.2011.11+
http://scholar.google.com/scholar?hl=en&q=J.+Herter+and+J.+Reineke.+2009.+Making+dynamic+memory+allocation+static+to+support+WCET+analyses.+In+Proc.+of+9th+International+Workshop+on+WCET+Analysis.
http://scholar.google.com/scholar?hl=en&q=Intel.+2010.+An+Introduction+to+the+Intel+QuickPath+Interconnect.+Retrieved+from+http%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fio%2Fquickpath-technology%2Fquick-path-interconnect-introduction-paper.html.
http://scholar.google.com/scholar?hl=en&q=T.+Ishikawa%2C+T.+Kato%2C+S.+Honda%2C+and+H.+Takada.+2013.+Investigation+and+improvement+on+the+impact+of+TLB+misses+in+real-time+systems.+In+Proc.+of+OSPERT.
http://scholar.google.com/scholar?hl=en&q=Ravi+Iyer.+2004.+CQoS%3A+A+framework+for+enabling+QoS+in+shared+caches+of+CMP+platforms.+In+Proc.+of+the+18th+ICS.+ACM%2C+257%2D%2D266.+10.1145%2F1006209.1006246+
http://scholar.google.com/scholar?hl=en&q=Ravi+Iyer%2C+Li+Zhao%2C+Fei+Guo%2C+Ramesh+Illikkal%2C+Srihari+Makineni%2C+Don+Newell%2C+Yan+Solihin%2C+Lisa+Hsu%2C+and+Steve+Reinhardt.+2007.+QoS+policies+and+architecture+for+cache%2Fmemory+in+CMP+platforms.+In+Proc.+of+the+2007+ACM+SIGMETRICS.+ACM%2C+25%2D%2D36.+10.1145%2F1254882.1254886+
http://scholar.google.com/scholar?hl=en&q=R.+E.+Kessler+and+Mark+D.+Hill.+1992.+Page+placement+algorithms+for+large+real-indexed+caches.+ACM+Transaction+on+Computer+Systems+10%2C+4+%28Nov.+1992%29%2C+338%2D%2D359.+10.1145%2F138873.138876+
http://scholar.google.com/scholar?hl=en&q=Hyoseung+Kim%2C+Arvind+Kandhalu%2C+and+Ragunathan+Rajkumar.+2013.+A+coordinated+approach+for+practical+OS-level+cache+management+in+multi-core+real-time+systems.+In+Proc.+of+the+25th+ECRTS.+80%2D%2D89.+10.1109%2FECRTS.2013.19+
http://scholar.google.com/scholar?hl=en&q=J.+C.+King.+1976.+Symbolic+execution+and+program+testing.+Communications+of+the+ACM+19%2C+7+%28July+1976%29%2C+385%2D%2D394.+10.1145%2F360248.360252+
http://scholar.google.com/scholar?hl=en&q=D.+B.+Kirk+and+J.+K.+Strosnider.+1990.+SMART+%28strategic+memory+allocation+for+real-time%29+cache+design+using+the+MIPS+R3000.+In+Proc.+of+the+11th+RTSS.+322%2D%2D330.
http://scholar.google.com/scholar?hl=en&q=Donald+E.+Knuth.+1997.+The+Art+of+Computer+Programming%2C+Volume+1+%283rd+ed.%29%3A+Fundamental+Algorithms.+Addison+Wesley+Longman.+
http://scholar.google.com/scholar?hl=en&q=Leonidas+Kosmidis%2C+Jaume+Abella%2C+Eduardo+Quinones%2C+and+Francisco+J.+Cazorla.+2013a.+A+cache+design+for+probabilistically+analysable+real-time+systems.+In+Proc.+of+the+DATE.+513%2D%2D518.+
http://scholar.google.com/scholar?hl=en&q=L.+Kosmidis%2C+J.+Abella%2C+R.+Quinones%2C+and+F.+J.+Cazorla.+2013b.+Multi-level+unified+caches+for+probabilistically+time+analysable+real-time+systems.+In+Proc.+of+the+34th+RTSS.+IEEE%2C+360%2D%2D371.+10.1109%2FRTSS.2013.43+
http://scholar.google.com/scholar?hl=en&q=Lea%2C+D.+1996.+A+Memory+Allocator.+Unix%2FMail%2C+6%2F96.
http://scholar.google.com/scholar?hl=en&q=Jaekyu+Lee%2C+Hyesoon+Kim%2C+and+Richard+Vuduc.+2012.+When+prefetching+works%2C+when+it+doesn%E2%80%99t%2C+and+why.+ACM+Trans.+Archit.+Code+Optim.+9%2C+1%2C+Article+2+%28March+2012%29%2C+29+pages.+10.1145%2F2133382.2133384+
http://scholar.google.com/scholar?hl=en&q=Yun+Liang%2C+Huping+Ding%2C+Tulika+Mitra%2C+Abhik+Roychoudhury%2C+Yan+Li%2C+and+Vivy+Suhendra.+2012.+Timing+analysis+of+concurrent+programs+running+on+shared+cache+multi-cores.+Real-Time+Systems+48%2C+6+%282012%29%2C+638%2D%2D680.+10.1007%2Fs11241-012-9160-2+
http://scholar.google.com/scholar?hl=en&q=Yun+Liang+and+T.+Mitra.+2010.+Instruction+cache+locking+using+temporal+reuse+profile.+In+Proc.+of+the+47th+ACM%2FIEEE+DAC.+344%2D%2D349.+10.1145%2F1837274.1837362+
http://scholar.google.com/scholar?hl=en&q=Jochen+Liedtke%2C+Hermann+Haertig%2C+and+Michael+Hohmuth.+1997.+OS-controlled+cache+predictability+for+real-time+systems.+In+Proc.+of+the+3rd+IEEE+RTAS.+IEEE%2C+213%2D%2D224.+
http://scholar.google.com/scholar?hl=en&q=Jiang+Lin%2C+Qingda+Lu%2C+Xiaoning+Ding%2C+Zhao+Zhang%2C+Xiaodong+Zhang%2C+and+P.+Sadayappan.+2008.+Gaining+insights+into+multicore+cache+partitioning%3A+Bridging+the+gap+between+simulation+and+real+systems.+In+Proc.+of+the+HPCA.+IEEE%2C+367%2D%2D378.
http://scholar.google.com/scholar?hl=en&q=Chun+Liu%2C+Anand+Sivasubramaniam%2C+and+Mahmut+Kandemir.+2004.+Organizing+the+last+line+of+defense+before+hitting+the+memory+wall+for+CMPs.+In+Proc.+of+the+10th+HPCA.+IEEE%2C+176.+10.1109%2FHPCA.2004.10017+
http://scholar.google.com/scholar?hl=en&q=C.+L.+Liu+and+J.+W.+Layland.+1973.+Scheduling+algorithms+for+multiprogramming+in+a+hard-real-time+environment.+Journal+of+the+ACM+20%2C+1+%28Jan.+1973%29%2C+46%2D%2D61.+10.1145%2F321738.321743+
http://scholar.google.com/scholar?hl=en&q=Tiantian+Liu%2C+Minming+Li%2C+and+C.+J.+Xue.+2009a.+Instruction+cache+locking+for+real-time+embedded+systems+with+multi-tasks.+In+Proc.+of+the+15th+IEEE+RTCSA.+494%2D%2D499.+10.1109%2FRTCSA.2009.59+
http://scholar.google.com/scholar?hl=en&q=Tiantian+Liu%2C+Minming+Li%2C+and+C.+J.+Xue.+2009b.+Minimizing+WCET+for+real-time+embedded+systems+via+static+instruction+cache+locking.+In+Proc.+of+the+15th+IEEE+RTAS.+35%2D%2D44.+10.1109%2FRTAS.2009.11+
http://scholar.google.com/scholar?hl=en&q=Qingda+Lu%2C+Jiang+Lin%2C+Xiaoning+Ding%2C+Zhao+Zhang%2C+Xiaodong+Zhang%2C+and+P.+Sadayappan.+2009.+Soft-OLP%3A+Improving+hardware+cache+performance+through+software-controlled+object-level+partitioning.+In+Proc.+of+the+18th+PACT.+246%2D%2D257.+10.1109%2FPACT.2009.35+
http://scholar.google.com/scholar?hl=en&q=R.+Mancuso%2C+R.+Dudko%2C+E.+Betti%2C+M.+Cesati%2C+M.+Caccamo%2C+and+R.+Pellizzoni.+2013.+Real-time+cache+management+framework+for+multi-core+architectures.+In+Proc.+of+the+19th+IEEE+RTAS.+45%2D%2D54.+10.1109%2FRTAS.2013.6531078+
http://scholar.google.com/scholar?hl=en&q=Renato+Mancuso%2C+Rodolfo+Pellizzoni%2C+Marco+Caccamo%2C+Lui+Sha%2C+and+Heechul+Yun.+2015.+WCET%28m%29+estimation+in+multi-core+systems+using+single+core+equivalence.+In+Proc.+of+the+27th+ECRTS.
http://scholar.google.com/scholar?hl=en&q=Miguel+Masmano%2C+Ismael+Ripoll%2C+and+Alfons+Crespo.+2006.+A+comparison+of+memory+allocators+for+real-time+applications.+In+Proc.+of+the+4th+JTRES.+ACM%2C+68%2D%2D76.+10.1145%2F1167999.1168012+
http://scholar.google.com/scholar?hl=en&q=M.+Masmano%2C+I.+Ripoll%2C+A.+Crespo%2C+and+J.+Real.+2004.+TLSF%3A+A+new+dynamic+memory+allocator+for+real-time+systems.+In+Proc.+of+the+16th+ECRTS.+79%2D%2D88.+10.1109%2FECRTS.2004.35+
http://scholar.google.com/scholar?hl=en&q=S.+Mohan%2C+M.+Caccamo%2C+L.+Sha%2C+R.+Pellizzoni%2C+G.+Arundale%2C+R.+Kegley%2C+and+D.+de+Niz.+2011.+Using+multicore+architectures+in+cyber-physical+systems.+In+Proc.+of+the+Workshop+on+Developing+Dependable+and+Secure+Automotive+Cyber-Physical+Systems+from+Components.
http://scholar.google.com/scholar?hl=en&q=Frank+Mueller.+1995.+Compiler+support+for+software-based+cache+partitioning.+In+Proc.+of+the+ACM+SIGPLAN+LCTES.+ACM%2C+125%2D%2D133.+10.1145%2F216636.216677+
http://scholar.google.com/scholar?hl=en&q=S.+P.+Muralidhara%2C+M.+Kandemir%2C+and+P.+Raghavan.+2010.+Intra-application+cache+partitioning.+In+Proc.+of+the+25th+IEEE+IPDPS.+1%2D%2D12.
http://scholar.google.com/scholar?hl=en&q=T.+Ogasawara.+1995.+An+algorithm+with+constant+execution+time+for+dynamic+storage+allocation.+In+Proc.+of+the+2Nd+RTCSA.+IEEE%2C+21.+
http://scholar.google.com/scholar?hl=en&q=S.+Panchamukhi+and+F.+Mueller.+2015.+Providing+task+isolation+via+TLB+coloring.+In+Proc.+of+the+21th+RTAS.
http://scholar.google.com/scholar?hl=en&q=Marco+Paolieri%2C+Eduardo+Qui%C3%B1ones%2C+Francisco+J+Cazorla%2C+Guillem+Bernat%2C+and+Mateo+Valero.+2009.+Hardware+support+for+WCET+analysis+of+hard+real-time+multicore+systems.+In+ACM+SIGARCH+Computer+Architecture+News%2C+Vol.+37.+ACM%2C+57%2D%2D68.+10.1145%2F1555815.1555764+
http://scholar.google.com/scholar?hl=en&q=R.+Pellizzoni.+2010.+Predictable+and+Monitored+Execution+for+COTS-based+Real-Time+Embedded+Systems.+Ph.D.+Dissertation.+University+of+Illinois+at+Urbana-Champaign.+
http://scholar.google.com/scholar?hl=en&q=I.+Puaut.+2002.+Real-time+performance+of+dynamic+memory+allocation+algorithms.+In+Proc.+of+the+14th+ECRTS.+41%2D%2D49.+
http://scholar.google.com/scholar?hl=en&q=I.+Puaut+and+D.+Decotigny.+2002.+Low-complexity+algorithms+for+static+cache+locking+in+multitasking+hard+real-time+systems.+In+Proc.+of+the+23rd+IEEE+RTSS.+114%2D%2D123.+
http://scholar.google.com/scholar?hl=en&q=I.+Puaut+and+C.+Pais.+2007.+Scratchpad+memories+vs+locked+caches+in+hard+real-time+systems%3A+A+quantitative+comparison.+In+Proc.+of+DATE.+1%2D%2D6.+
http://scholar.google.com/scholar?hl=en&q=Moinuddin+K.+Qureshi+and+Yale+N.+Patt.+2006.+Utility-based+cache+partitioning%3A+A+low-overhead%2C+high-performance%2C+runtime+mechanism+to+partition+shared+caches.+In+Proc.+of+MICRO+39.+IEEE%2C+423%2D%2D432.+10.1109%2FMICRO.2006.49+
http://scholar.google.com/scholar?hl=en&q=Nauman+Rafique%2C+Won-Taek+Lim%2C+and+Mithuna+Thottethodi.+2006.+Architectural+support+for+operating+system-driven+CMP+cache+management.+In+Proc.+of+the+15th+PACT.+ACM%2C+2%2D%2D12.+10.1145%2F1152154.1152160+
http://scholar.google.com/scholar?hl=en&q=Parthasarathy+Ranganathan%2C+Sarita+Adve%2C+and+Norman+P.+Jouppi.+2000.+Reconfigurable+caches+and+their+application+to+media+processing.+In+Proc.+of+the+27th+ISCA.+ACM%2C+214%2D%2D224.+10.1145%2F339647.339685+
http://scholar.google.com/scholar?hl=en&q=Jan+Reineke%2C+Daniel+Grund%2C+Christoph+Berg%2C+and+Reinhard+Wilhelm.+2007.+Timing+predictability+of+cache+replacement+policies.+Real-Time+Systems+37%2C+2+%28Nov.+2007%29%2C+99%2D%2D122.+10.1007%2Fs11241-007-9032-3+
http://scholar.google.com/scholar?hl=en&q=Theodore+Romer%2C+Dennis+Lee%2C+Brian+N.+Bershad%2C+and+J.+Bradley+Chen.+1994.+Dynamic+page+mapping+policies+for+cache+conflict+resolution+on+standard+hardware.+In+Proc.+of+the+1st+OSDI.+255%2D%2D266.
http://scholar.google.com/scholar?hl=en&q=Abhik+Sarkar%2C+Frank+Mueller%2C+and+Harini+Ramaprasad.+2011.+Predictable+task+migration+for+locked+caches+in+multi-core+systems.+In+Proc.+of+the+LCTES%E2%80%9911.+ACM%2C+131%2D%2D140.+10.1145%2F1967677.1967696+
http://scholar.google.com/scholar?hl=en&q=Abhik+Sarkar%2C+Frank+Mueller%2C+and+Harini+Ramaprasad.+2012.+Static+task+partitioning+for+locked+caches+in+multi-core+real-time+systems.+In+Proc.+of+the+CASES%E2%80%9912.+ACM%2C+161%2D%2D170.+10.1145%2F2380403.2380434+
http://scholar.google.com/scholar?hl=en&q=Timothy+Sherwood%2C+Brad+Calder%2C+and+Joel+Emer.+1999.+Reducing+cache+misses+using+hardware+and+software+page+placement.+In+Proc.+of+the+13th+ICS.+ACM%2C+155%2D%2D164.+10.1145%2F305138.305189+
http://scholar.google.com/scholar?hl=en&q=Mladen+Slijepcevic%2C+Leonidas+Kosmidis%2C+Jaume+Abella%2C+Eduardo+Qui%C3%B1ones%2C+and+Francisco+J.+Cazorla.+2014.+Time-analysable+non-partitioned+shared+caches+for+real-time+multicore+systems.+In+Proc.+of+the+51st+ACM%2FIEEE+DAC.+IEEE%2C+1%2D%2D6.+10.1145%2F2593069.2593235+
http://scholar.google.com/scholar?hl=en&q=S.+Srikantaiah%2C+M.+Kandemir%2C+and+M.+J.+Irwin.+2008.+Adaptive+set+pinning%3A+Managing+shared+caches+in+chip+multiprocessors.+In+Proc.+of+the+13th+ASPLOS.+ACM%2C+135%2D%2D144.+10.1145%2F1346281.1346299+
http://scholar.google.com/scholar?hl=en&q=G.+E.+Suh%2C+L.+Rudolph%2C+and+S.+Devadas.+2004.+Dynamic+partitioning+of+shared+cache+memory.+The+Journal+of+Supercomputing+28%2C+1+%28April.+2004%29%2C+7%2D%2D26.+10.1023%2FB%3ASUPE.0000014800.27383.8f+
http://scholar.google.com/scholar?hl=en&q=Vivy+Suhendra+and+Tulika+Mitra.+2008.+Exploring+locking+%26+partitioning+for+predictable+shared+caches+on+multi-cores.+In+Proc.+of+the+45th+DAC.+ACM%2C+300%2D%2D303.+10.1145%2F1391469.1391545+
http://scholar.google.com/scholar?hl=en&q=Q.+Sun+and+H.+Tian.+2011.+A+flexible+automatic+source-level+instrumentation+framework+for+dynamic+program+analysis.+In+Proc.+of+the+2nd+IEEE+ICSESS.+401%2D%2D404.
http://scholar.google.com/scholar?hl=en&q=Xiao+Hui+Sun%2C+JinLin+Wang%2C+and+Xiao+Chen.+2007.+An+improvement+of+TLSF+algorithm.+In+Proc.+of+the+15th+IEEE-NPSS.+1%2D%2D5.
http://scholar.google.com/scholar?hl=en&q=K.+T.+Sundararajan%2C+T.+M.+Jones%2C+and+N.+P.+Topham.+2013.+RECAP%3A+Region-aware+cache+partitioning.+In+Proc.+of+the+31st+IEEE+ICCD.+294%2D%2D301.
http://scholar.google.com/scholar?hl=en&q=D.+Tam%2C+R.+Azimi%2C+L.+Soares%2C+and+M.+Stumm.+2007.+Managing+shared+L2+caches+on+multicore+systems+in+software.+In+Proc.+of+the+WIOSCA.
http://scholar.google.com/scholar?hl=en&q=George+Taylor%2C+Peter+Davies%2C+and+Michael+Farmwald.+1990.+The+TLB+slice+-+a+low-cost+high-speed+address+translation+mechanism.+In+Proc.+of+the+17th+ISCA.+ACM%2C+New+York%2C+NY%2C+355%2D%2D363.+10.1145%2F325164.325161+
http://scholar.google.com/scholar?hl=en&q=S.+Udayakumaran%2C+A.+Dominguez%2C+and+R.+Barua.+2006.+Dynamic+allocation+for+scratch-pad+memory+using+compile-time+decisions.+ACM+Transactions+on+Embedded+Computing+Systems+%28TECS%29+5%2C+2+%28May+2006%29.+10.1145%2F1151074.1151085+
http://scholar.google.com/scholar?hl=en&q=K.+Varadarajan%2C+S.+K.+Nandy%2C+V.+Sharda%2C+A.+Bharadwaj%2C+R.+Iyer%2C+S.+Makineni%2C+and+D.+Newell.+2006.+Molecular+Caches%3A+A+caching+structure+for+dynamic+creation+of+application-specific+Heterogeneous+cache+regions.+In+Proc.+of+the+39th+MICRO.+433%2D%2D442.+10.1109%2FMICRO.2006.38+
http://scholar.google.com/scholar?hl=en&q=Xavier+Vera%2C+Bj%C3%B6rn+Lisper%2C+and+Jingling+Xue.+2003a.+Data+Cache+locking+for+higher+program+predictability.+In+Proc.+of+ACM+SIGMETRICS.+ACM%2C+New+York%2C+NY%2C+272%2D%2D282.+10.1145%2F781027.781062+
http://scholar.google.com/scholar?hl=en&q=Xavier+Vera%2C+Bj%C3%B6rn+Lisper%2C+and+Jingling+Xue.+2003b.+Data+Caches+in+multitasking+hard+real-time+systems.+In+Proc.+of+the+RTSS%E2%80%9903.+IEEE%2C+154%2D%2D.+
http://scholar.google.com/scholar?hl=en&q=B.+C.+Ward%2C+J.+L.+Herman%2C+C.+J.+Kenna%2C+and+J.+H.+Anderson.+2013.+Making+shared+caches+more+predictable+on+multicore+platforms.+In+Proc.+of+the+25th+ECRTS.+157%2D%2D167.+10.1109%2FECRTS.2013.26+
http://scholar.google.com/scholar?hl=en&q=I.+Wasly+and+I.+Pellizzoni.+2014.+Hiding+memory+latency+using+fixed+priority+scheduling.+In+Proc.+of+the+20th+IEEE+RTAS.
http://scholar.google.com/scholar?hl=en&q=J.+Whitham+and+N.+Audsley.+2009.+Implementing+time-predictable+load+and+store+operations.+In+Proc.+EMSOFT.+265%2D%2D274.+10.1145%2F1629335.1629371+
http://scholar.google.com/scholar?hl=en&q=Jack+Whitham+and+Neil+C.+Audsley.+2012.+Explicit+reservation+of+local+memory+in+a+predictable%2C+preemptive+multitasking+real-time+system.+In+Proc.+of+the+2012+IEEE+18th+Real+Time+and+Embedded+Technology+and+Applications+Symposium.+IEEE%2C+3%2D%2D12.+10.1109%2FRTAS.2012.19+
http://scholar.google.com/scholar?hl=en&q=Reinhard+Wilhelm%2C+Jakob+Engblom%2C+Andreas+Ermedahl%2C+Niklas+Holsti%2C+Stephan+Thesing%2C+David+Whalley%2C+Guillem+Bernat%2C+Christian+Ferdinand%2C+Reinhold+Heckmann%2C+Tulika+Mitra%2C+Frank+Mueller%2C+Isabelle+Puaut%2C+Peter+Puschner%2C+Jan+Staschulat%2C+and+Per+Stenstr%C3%B6m.+2008.+The+worst-case+execution-time+problem+%2D%2D+overview+of+methods+and+survey+of+tools.+ACM+Transactions+on+Embedded+Computing+Systems+7%2C+3%2C+Article+36+%28May+2008%29%2C+53+pages.+10.1145%2F1347375.1347389+
http://scholar.google.com/scholar?hl=en&q=Andrew+Wolfe.+1994.+Software-based+Cache+partitioning+for+real-time+applications.+Journal+of+Computing+Software+Engineering+2%2C+3+%28March+1994%29%2C+315%2D%2D327.+
http://scholar.google.com/scholar?hl=en&q=G.+Xiaofeng%2C+M.+Laurenzano%2C+B.+Simon%2C+and+A.+Snavely.+2005.+Reducing+overheads+for+acquiring+dynamic+memory+traces.+In+Proc.+of+the+IEEE+IISWC.+46%2D%2D55.
http://scholar.google.com/scholar?hl=en&q=Jun+Yan+and+Wei+Zhang.+2008.+WCET+analysis+for+multi-core+processors+with+shared+L2+instruction+caches.+In+Proc.+of+the+14th+IEEE+RTAS.+80%2D%2D89.+10.1109%2FRTAS.2008.6+
http://scholar.google.com/scholar?hl=en&q=H.+Yun%2C+R.+Mancuso%2C+Z.+P.+Wu%2C+and+R.+Pellizzoni.+2014.+PALLOC%3A+DRAM+bank-aware+memory+allocator+for+performance+isolation+on+multicore+platforms.+In+Proc.+of+the+20th+IEEE+RTAS.
http://scholar.google.com/scholar?hl=en&q=Wei+Zhang+and+Yan+Jun.+2012.+Static+timing+analysis+of+shared+caches+for+multicore+processors.+Journal+of+Computing+Science+and+Engineering+6%2C+4+%282012%29%2C+267%2D%2D278.
http://scholar.google.com/scholar?hl=en&q=Xiao+Zhang%2C+Sandhya+Dwarkadas%2C+and+Kai+Shen.+2009.+Towards+practical+page+coloring-based+multicore+cache+management.+In+Proc.+of+the+4th+ACM+EuroSys.+ACM%2C+89%2D%2D102.+10.1145%2F1519065.1519076+
http://scholar.google.com/scholar?hl=en&q=Sergey+Zhuravlev%2C+Juan+Carlos+Saez%2C+Sergey+Blagodurov%2C+Alexandra+Fedorova%2C+and+Manuel+Prieto.+2012.+Survey+of+scheduling+techniques+for+addressing+shared+resources+in+multicore+processors.+Computing+Surveys+45%2C+1%2C+Article+4+%28Dec.+2012%29%2C+28+pages.+10.1145%2F2379776.2379780+
