{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 03 14:01:41 2023 " "Info: Processing started: Thu Aug 03 14:01:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off addersubtractor4bit_efficientway -c addersubtractor4bit_efficientway " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off addersubtractor4bit_efficientway -c addersubtractor4bit_efficientway" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "b\[0\] cout 29.900 ns Longest " "Info: Longest tpd from source pin \"b\[0\]\" to destination pin \"cout\" is 29.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns b\[0\] 1 PIN PIN_21 7 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_21; Fanout = 7; PIN Node = 'b\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[0] } "NODE_NAME" } } { "addersubtractor4bit_efficientway.v" "" { Text "F:/Verilog Codes/exp2/addersubtractor4bit_efficientway/addersubtractor4bit_efficientway.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(1.900 ns) 8.100 ns always0~278 2 COMB LC4_B12 1 " "Info: 2: + IC(3.100 ns) + CELL(1.900 ns) = 8.100 ns; Loc. = LC4_B12; Fanout = 1; COMB Node = 'always0~278'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { b[0] always0~278 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.900 ns) 11.900 ns always0~280 3 COMB LC5_B1 1 " "Info: 3: + IC(1.900 ns) + CELL(1.900 ns) = 11.900 ns; Loc. = LC5_B1; Fanout = 1; COMB Node = 'always0~280'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { always0~278 always0~280 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 14.400 ns always0~281 4 COMB LC6_B1 1 " "Info: 4: + IC(0.600 ns) + CELL(1.900 ns) = 14.400 ns; Loc. = LC6_B1; Fanout = 1; COMB Node = 'always0~281'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { always0~280 always0~281 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 16.900 ns always0~282 5 COMB LC2_B1 10 " "Info: 5: + IC(0.600 ns) + CELL(1.900 ns) = 16.900 ns; Loc. = LC2_B1; Fanout = 10; COMB Node = 'always0~282'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { always0~281 always0~282 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.900 ns) 21.000 ns m~517 6 COMB LC8_B5 1 " "Info: 6: + IC(2.200 ns) + CELL(1.900 ns) = 21.000 ns; Loc. = LC8_B5; Fanout = 1; COMB Node = 'm~517'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { always0~282 m~517 } "NODE_NAME" } } { "addersubtractor4bit_efficientway.v" "" { Text "F:/Verilog Codes/exp2/addersubtractor4bit_efficientway/addersubtractor4bit_efficientway.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.900 ns) 24.800 ns m~518 7 COMB LC5_B10 1 " "Info: 7: + IC(1.900 ns) + CELL(1.900 ns) = 24.800 ns; Loc. = LC5_B10; Fanout = 1; COMB Node = 'm~518'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { m~517 m~518 } "NODE_NAME" } } { "addersubtractor4bit_efficientway.v" "" { Text "F:/Verilog Codes/exp2/addersubtractor4bit_efficientway/addersubtractor4bit_efficientway.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(3.900 ns) 29.900 ns cout 8 PIN PIN_89 0 " "Info: 8: + IC(1.200 ns) + CELL(3.900 ns) = 29.900 ns; Loc. = PIN_89; Fanout = 0; PIN Node = 'cout'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { m~518 cout } "NODE_NAME" } } { "addersubtractor4bit_efficientway.v" "" { Text "F:/Verilog Codes/exp2/addersubtractor4bit_efficientway/addersubtractor4bit_efficientway.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.400 ns ( 61.54 % ) " "Info: Total cell delay = 18.400 ns ( 61.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.500 ns ( 38.46 % ) " "Info: Total interconnect delay = 11.500 ns ( 38.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "29.900 ns" { b[0] always0~278 always0~280 always0~281 always0~282 m~517 m~518 cout } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "29.900 ns" { b[0] {} b[0]~out {} always0~278 {} always0~280 {} always0~281 {} always0~282 {} m~517 {} m~518 {} cout {} } { 0.000ns 0.000ns 3.100ns 1.900ns 0.600ns 0.600ns 2.200ns 1.900ns 1.200ns } { 0.000ns 3.100ns 1.900ns 1.900ns 1.900ns 1.900ns 1.900ns 1.900ns 3.900ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 03 14:01:41 2023 " "Info: Processing ended: Thu Aug 03 14:01:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
