var searchData=
[
  ['packs_0',['Delivery in CMSIS-Packs',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/cmsis_files_dfps.html',0,'']]],
  ['padding_1',['padding',['../structosRtxConfig__t_8isr__queue.html#ab70cdb878a204fecf91c7dd1af312421',1,'osRtxConfig_t.isr_queue']]],
  ['parameter_20checking_2',['[MISRA Note 1]: Return statements for parameter checking',['../misraCompliance5.html#MISRA_1',1,'']]],
  ['partition_5f_20device_20h_3',['TrustZone setup: partition_&lt;Device&gt;.h',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/partition_h_pg.html',0,'']]],
  ['pcsr_4',['PCSR',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structDWT__Type.html#a6353ca1d1ad9bc1be05d3b5632960113',0,'DWT_Type']]],
  ['pendsv_5',['pendSV',['../structosRtxInfo__t_8kernel.html#adbd8f5195a8c472906488694e50bc57d',1,'osRtxInfo_t.kernel']]],
  ['pendsv_5firqn_6',['PendSV_IRQn',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__NVIC__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',0,]]],
  ['peripheral_20access_7',['Peripheral Access',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__peripheral__gr.html',0,'']]],
  ['pfr_8',['PFR',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structSCB__Type.html#a681c9d9e518b217976bef38c2423d83d',0,'SCB_Type']]],
  ['pid0_9',['PID0',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structITM__Type.html#ab4a4cc97ad658e9c46cf17490daffb8a',0,'ITM_Type']]],
  ['pid1_10',['PID1',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structITM__Type.html#a89ea1d805a668d6589b22d8e678eb6a4',0,'ITM_Type']]],
  ['pid2_11',['PID2',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structITM__Type.html#a8471c4d77b7107cf580587509da69f38',0,'ITM_Type']]],
  ['pid3_12',['PID3',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structITM__Type.html#af317d5e2d946d70e6fb67c02b92cc8a3',0,'ITM_Type']]],
  ['pid4_13',['PID4',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structITM__Type.html#aad5e11dd4baf6d941bd6c7450f60a158',0,'ITM_Type']]],
  ['pid5_14',['PID5',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structITM__Type.html#af9085648bf18f69b5f9d1136d45e1d37',0,'ITM_Type']]],
  ['pid6_15',['PID6',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structITM__Type.html#ad34dbe6b1072c77d36281049c8b169f6',0,'ITM_Type']]],
  ['pid7_16',['PID7',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structITM__Type.html#a2bcec6803f28f30d5baf5e20e3517d3d',0,'ITM_Type']]],
  ['pidr0_17',['PIDR0',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structPMU__Type.html#afe7c3069b9a30d54e5e30166a2281bd7',0,'PMU_Type']]],
  ['pidr1_18',['PIDR1',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structPMU__Type.html#a8a764266e9b41e7c100a9853889d94ab',0,'PMU_Type']]],
  ['pidr2_19',['PIDR2',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structPMU__Type.html#a2f7053542f392f435ad51930d0504622',0,'PMU_Type']]],
  ['pidr3_20',['PIDR3',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structPMU__Type.html#a831a9b4e2e07eef0b93713beb26a6516',0,'PMU_Type']]],
  ['pidr4_21',['PIDR4',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structPMU__Type.html#abe4612a6387c5be0e56898bfa6b16902',0,'PMU_Type']]],
  ['pmu_20events_20for_20armv8_201_20m_22',['PMU Events for Armv8.1-M',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__pmu8__events__armv81.html',0,'']]],
  ['pmu_20events_20for_20cortex_20m55_23',['PMU Events for Cortex-M55',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__pmu8__events__armcm55.html',0,'']]],
  ['pmu_20events_20for_20cortex_20m85_24',['PMU Events for Cortex-M85',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__pmu8__events__armcm85.html',0,'']]],
  ['pmu_20functions_20for_20armv8_201_20m_25',['PMU Functions for Armv8.1-M',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__pmu8__functions.html',0,'']]],
  ['pmu_5ftype_26',['PMU_Type',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structPMU__Type.html',0,'']]],
  ['pointer_20alignment_27',['[MISRA Note 7]: Check for proper pointer alignment',['../misraCompliance5.html#MISRA_7',1,'']]],
  ['pointer_20conversions_20for_20register_20access_28',['[MISRA Note 9]: Pointer conversions for register access',['../misraCompliance5.html#MISRA_9',1,'']]],
  ['pointers_29',['[MISRA Note 2]: Object identifiers are void pointers',['../misraCompliance5.html#MISRA_2',1,'']]],
  ['pool_30',['Pool',['../theory_of_operation.html#GlobalMemoryPool',1,'Global Memory Pool'],['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS__PoolMgmt.html',0,'Memory Pool'],['../rtos2_tutorial.html#rtos2_tutorial_mem_pool',1,'Memory Pool']]],
  ['pool_20configuration_31',['Memory Pool Configuration',['../config_rtx5.html#memPoolConfig',1,'']]],
  ['pool_20functions_32',['Memory Pool Functions',['../group__rtx__evr__memory__pool.html',1,'']]],
  ['pools_33',['Object-specific Memory Pools',['../theory_of_operation.html#ObjectMemoryPool',1,'']]],
  ['port_34',['PORT',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structITM__Type.html#a9e10e79a6a287ebb2439153e27a4e15d',0,'ITM_Type']]],
  ['post_5fprocess_35',['post_process',['../structosRtxInfo__t.html#a1074c052766f9705976a3926f40d7a11',1,'osRtxInfo_t']]],
  ['power_20operation_36',['Power Operation',['../theory_of_operation.html#lowPower',1,'Low-Power Operation'],['../theory_of_operation.html#TickLess',1,'Tick-less Low-Power Operation']]],
  ['prerequisites_37',['Prerequisites',['../rtos2_tutorial.html#rtos2_tutorial_pre',1,'']]],
  ['prev_38',['prev',['../group__rtx5__specific__types.html#ac8953ebf7df8aaf724cb12876ac8fb1a',1,'osRtxTimer_t::prev'],['../group__rtx5__specific__types.html#ad2b4e6d37acc8020701610f54c0c8910',1,'osRtxMessage_t::prev']]],
  ['priority_39',['Thread Management and Priority',['../rtos2_tutorial.html#rtos2_tutorial_thread_mgmt',1,'']]],
  ['priority_40',['priority',['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS__ThreadMgmt.html#a6a5183df4c54c3e28dc8dc704f2487d5',0,'osThreadAttr_t::priority'],['../group__rtx5__specific__types.html#a81659cc4c01e54e2424022728d9effc7',1,'osRtxThread_t::priority'],['../group__rtx5__specific__types.html#a0ad043071ccc7a261d79a759dc9c6f0c',1,'osRtxMessage_t::priority']]],
  ['priority_5fbase_41',['priority_base',['../group__rtx5__specific__types.html#ac67f8858081fb7a6e5a4ee8d2de3b348',1,'osRtxThread_t']]],
  ['process_42',['Build Process',['../cre_rtx_proj.html#autotoc_md0',1,'']]],
  ['process_20isolation_43',['Process Isolation',['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/CMSIS_RTOS_ProcessIsolation.html',0,'']]],
  ['processor_44',['Cortex-A5/A7/A9 target processor',['../rtx_system_reqs.html#tpCortexA5_A7_A9',1,'']]],
  ['processor_20mode_20for_20thread_20execution_45',['Processor Mode for Thread Execution',['../config_rtx5.html#threadConfig_procmode',1,'']]],
  ['processor_20requirements_46',['Processor Requirements',['../rtx_system_reqs.html#tpProcessor',1,'']]],
  ['project_47',['Project',['../cre_rtx_proj.html',1,'Create an RTX5 Project'],['../rtos2_tutorial.html#rtos2_tutorial_ex1',1,'Exercise 1 - A First CMSIS-RTOS2 Project']]],
  ['proper_20pointer_20alignment_48',['[MISRA Note 7]: Check for proper pointer alignment',['../misraCompliance5.html#MISRA_7',1,'']]],
  ['protect_49',['protect',['../structosRtxInfo__t_8kernel.html#a124c16e5bae30d956b37ef14c9a00ab4',1,'osRtxInfo_t.kernel']]],
  ['protected_20zones_50',['MPU Protected Zones',['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/rtos_process_isolation_mpu.html',0,'']]],
  ['protection_51',['Arm C library multi-threading protection',['../theory_of_operation.html#cre_rtx_proj_clib_arm',1,'']]],
  ['provided_20storage_52',['[MISRA Note 6]: Conversion from user provided storage',['../misraCompliance5.html#MISRA_6',1,'']]],
  ['pvd_5fstm_5firqn_53',['PVD_STM_IRQn',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__NVIC__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8a853e0f318108110e0527f29733d11f86',0,]]]
];
