{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701923339879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701923339879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 20:28:59 2023 " "Processing started: Wed Dec 06 20:28:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701923339879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701923339879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_general -c lab_general " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_general -c lab_general" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701923339879 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701923340687 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701923340687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "validate_move.sv 2 2 " "Found 2 design units, including 2 entities, in source file validate_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 validate_move " "Found entity 1: validate_move" {  } { { "validate_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/validate_move.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701923352461 ""} { "Info" "ISGN_ENTITY_NAME" "2 validate_move_tb " "Found entity 2: validate_move_tb" {  } { { "validate_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/validate_move.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701923352461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701923352461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_move.sv 2 2 " "Found 2 design units, including 2 entities, in source file set_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 set_move " "Found entity 1: set_move" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701923352461 ""} { "Info" "ISGN_ENTITY_NAME" "2 set_move_tb " "Found entity 2: set_move_tb" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701923352461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701923352461 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "screen_handler.sv(116) " "Verilog HDL information at screen_handler.sv(116): always construct contains both blocking and non-blocking assignments" {  } { { "screen_handler.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/screen_handler.sv" 116 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701923352465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screen_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file screen_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 screen_handler " "Found entity 1: screen_handler" {  } { { "screen_handler.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/screen_handler.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701923352465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701923352465 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de1_soc.sv 2 2 " "Using design file de1_soc.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "de1_soc.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/de1_soc.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701923352545 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_tb " "Found entity 2: DE1_SoC_tb" {  } { { "de1_soc.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/de1_soc.sv" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701923352545 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701923352545 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset de1_soc.sv(42) " "Verilog HDL Implicit Net warning at de1_soc.sv(42): created implicit net for \"reset\"" {  } { { "de1_soc.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/de1_soc.sv" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701923352545 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_input de1_soc.sv(82) " "Verilog HDL Implicit Net warning at de1_soc.sv(82): created implicit net for \"clk_input\"" {  } { { "de1_soc.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/de1_soc.sv" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701923352545 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_player de1_soc.sv(103) " "Verilog HDL Implicit Net warning at de1_soc.sv(103): created implicit net for \"clk_player\"" {  } { { "de1_soc.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/de1_soc.sv" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701923352545 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_screen de1_soc.sv(107) " "Verilog HDL Implicit Net warning at de1_soc.sv(107): created implicit net for \"clk_screen\"" {  } { { "de1_soc.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/de1_soc.sv" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701923352545 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable de1_soc.sv(122) " "Verilog HDL Implicit Net warning at de1_soc.sv(122): created implicit net for \"enable\"" {  } { { "de1_soc.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/de1_soc.sv" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701923352545 ""}
{ "Error" "EVRFX_SV_IMPLICIT_PORT_CONNECTS_REQUIRE_BINDING" "fb de1_soc.sv(47) " "SystemVerilog error at de1_soc.sv(47): can't resolve implicit port connection(s) to instance \"fb\" without a module declaration or an extern equivalent" {  } { { "de1_soc.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/de1_soc.sv" 47 0 0 } }  } 0 10932 "SystemVerilog error at %2!s!: can't resolve implicit port connection(s) to instance \"%1!s!\" without a module declaration or an extern equivalent" 0 0 "Analysis & Synthesis" 0 -1 1701923352545 ""}
{ "Error" "EVRFX_VERI_PORT_NOT_DECLARED" "x screen_handler de1_soc.sv(114) " "Verilog HDL Module Instantiation error at de1_soc.sv(114): port \"x\" is not declared by module \"screen_handler\"" {  } { { "de1_soc.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/de1_soc.sv" 114 0 0 } }  } 0 10284 "Verilog HDL Module Instantiation error at %3!s!: port \"%1!s!\" is not declared by module \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701923352545 ""}
{ "Error" "EVRFX_VERI_PORT_NOT_DECLARED" "y screen_handler de1_soc.sv(116) " "Verilog HDL Module Instantiation error at de1_soc.sv(116): port \"y\" is not declared by module \"screen_handler\"" {  } { { "de1_soc.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/de1_soc.sv" 116 0 0 } }  } 0 10284 "Verilog HDL Module Instantiation error at %3!s!: port \"%1!s!\" is not declared by module \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701923352545 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/noah-/Documents/CSE371/lab6/output_files/lab_general.map.smsg " "Generated suppressed messages file C:/Users/noah-/Documents/CSE371/lab6/output_files/lab_general.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701923352576 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701923352642 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 06 20:29:12 2023 " "Processing ended: Wed Dec 06 20:29:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701923352642 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701923352642 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701923352642 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701923352642 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701923353301 ""}
