
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns max -0.47

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns max -0.05

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack max -0.05

==========================================================================
cts final report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 0.51 fmax = 1973.87

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.07 source latency dpath.a_reg.out[7]$_DFFE_PP_/CK ^
  -0.07 target latency dpath.b_reg.out[15]$_DFFE_PP_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: req_msg[26] (input port clocked by core_clock)
Endpoint: dpath.a_reg.out[10]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.09    0.09 ^ input external delay
     1    1.23    0.00    0.00    0.09 ^ req_msg[26] (in)
                                         req_msg[26] (net)
                  0.00    0.00    0.09 ^ input19/A (BUF_X1)
     1    1.71    0.01    0.02    0.11 ^ input19/Z (BUF_X1)
                                         net19 (net)
                  0.01    0.00    0.11 ^ _795_/B2 (AOI21_X1)
     1    1.56    0.01    0.01    0.12 v _795_/ZN (AOI21_X1)
                                         _324_ (net)
                  0.01    0.00    0.12 v _796_/A2 (NAND2_X1)
     1    1.35    0.01    0.01    0.14 ^ _796_/ZN (NAND2_X1)
                                         _005_ (net)
                  0.01    0.00    0.14 ^ dpath.a_reg.out[10]$_DFFE_PP_/D (DFF_X1)
                                  0.14   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.77    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.59    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_2__f_clk/A (CLKBUF_X3)
    11   13.26    0.01    0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
                                         clknet_2_2__leaf_clk (net)
                  0.01    0.00    0.07 ^ dpath.a_reg.out[10]$_DFFE_PP_/CK (DFF_X1)
                          0.00    0.07   clock reconvergence pessimism
                          0.01    0.08   library hold time
                                  0.08   data required time
-----------------------------------------------------------------------------
                                  0.08   data required time
                                 -0.14   data arrival time
-----------------------------------------------------------------------------
                                  0.06   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.77    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.59    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_0__f_clk/A (CLKBUF_X3)
    10   12.90    0.01    0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_clk (net)
                  0.01    0.00    0.07 ^ dpath.a_reg.out[3]$_DFFE_PP_/CK (DFF_X1)
     4   15.52    0.04    0.12    0.19 ^ dpath.a_reg.out[3]$_DFFE_PP_/Q (DFF_X1)
                                         dpath.a_lt_b$in0[3] (net)
                  0.04    0.00    0.19 ^ _546_/A (XNOR2_X2)
     2    7.78    0.03    0.05    0.24 ^ _546_/ZN (XNOR2_X2)
                                         _089_ (net)
                  0.03    0.00    0.24 ^ _566_/A1 (NAND2_X4)
     3   10.97    0.01    0.02    0.26 v _566_/ZN (NAND2_X4)
                                         _107_ (net)
                  0.01    0.00    0.26 v _586_/A2 (NOR2_X4)
     2    8.15    0.02    0.03    0.29 ^ _586_/ZN (NOR2_X4)
                                         _125_ (net)
                  0.02    0.00    0.29 ^ _587_/A1 (NAND3_X4)
     1    5.84    0.01    0.02    0.31 v _587_/ZN (NAND3_X4)
                                         _126_ (net)
                  0.01    0.00    0.31 v _595_/A1 (NAND2_X4)
     2    4.46    0.01    0.01    0.33 ^ _595_/ZN (NAND2_X4)
                                         _134_ (net)
                  0.01    0.00    0.33 ^ _749_/A1 (NAND2_X2)
     2    5.36    0.01    0.01    0.34 v _749_/ZN (NAND2_X2)
                                         _280_ (net)
                  0.01    0.00    0.34 v _758_/A1 (NAND2_X2)
     1    3.12    0.01    0.01    0.35 ^ _758_/ZN (NAND2_X2)
                                         _289_ (net)
                  0.01    0.00    0.35 ^ _760_/A1 (NAND2_X2)
     2    3.45    0.01    0.01    0.37 v _760_/ZN (NAND2_X2)
                                         _291_ (net)
                  0.01    0.00    0.37 v _763_/A1 (AND2_X2)
     1    1.46    0.00    0.03    0.39 v _763_/ZN (AND2_X2)
                                         net43 (net)
                  0.00    0.00    0.39 v output43/A (BUF_X1)
     1    0.18    0.00    0.02    0.41 v output43/Z (BUF_X1)
                                         resp_msg[15] (net)
                  0.00    0.00    0.41 v resp_msg[15] (out)
                                  0.41   data arrival time

                          0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (propagated)
                          0.00    0.46   clock reconvergence pessimism
                         -0.09    0.37   output external delay
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                 -0.05   slack (VIOLATED)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.77    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.59    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_0__f_clk/A (CLKBUF_X3)
    10   12.90    0.01    0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_clk (net)
                  0.01    0.00    0.07 ^ dpath.a_reg.out[3]$_DFFE_PP_/CK (DFF_X1)
     4   15.52    0.04    0.12    0.19 ^ dpath.a_reg.out[3]$_DFFE_PP_/Q (DFF_X1)
                                         dpath.a_lt_b$in0[3] (net)
                  0.04    0.00    0.19 ^ _546_/A (XNOR2_X2)
     2    7.78    0.03    0.05    0.24 ^ _546_/ZN (XNOR2_X2)
                                         _089_ (net)
                  0.03    0.00    0.24 ^ _566_/A1 (NAND2_X4)
     3   10.97    0.01    0.02    0.26 v _566_/ZN (NAND2_X4)
                                         _107_ (net)
                  0.01    0.00    0.26 v _586_/A2 (NOR2_X4)
     2    8.15    0.02    0.03    0.29 ^ _586_/ZN (NOR2_X4)
                                         _125_ (net)
                  0.02    0.00    0.29 ^ _587_/A1 (NAND3_X4)
     1    5.84    0.01    0.02    0.31 v _587_/ZN (NAND3_X4)
                                         _126_ (net)
                  0.01    0.00    0.31 v _595_/A1 (NAND2_X4)
     2    4.46    0.01    0.01    0.33 ^ _595_/ZN (NAND2_X4)
                                         _134_ (net)
                  0.01    0.00    0.33 ^ _749_/A1 (NAND2_X2)
     2    5.36    0.01    0.01    0.34 v _749_/ZN (NAND2_X2)
                                         _280_ (net)
                  0.01    0.00    0.34 v _758_/A1 (NAND2_X2)
     1    3.12    0.01    0.01    0.35 ^ _758_/ZN (NAND2_X2)
                                         _289_ (net)
                  0.01    0.00    0.35 ^ _760_/A1 (NAND2_X2)
     2    3.45    0.01    0.01    0.37 v _760_/ZN (NAND2_X2)
                                         _291_ (net)
                  0.01    0.00    0.37 v _763_/A1 (AND2_X2)
     1    1.46    0.00    0.03    0.39 v _763_/ZN (AND2_X2)
                                         net43 (net)
                  0.00    0.00    0.39 v output43/A (BUF_X1)
     1    0.18    0.00    0.02    0.41 v output43/Z (BUF_X1)
                                         resp_msg[15] (net)
                  0.00    0.00    0.41 v resp_msg[15] (out)
                                  0.41   data arrival time

                          0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (propagated)
                          0.00    0.46   clock reconvergence pessimism
                         -0.09    0.37   output external delay
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                 -0.05   slack (VIOLATED)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.1167893335223198

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5883

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
14.268777847290039

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8906

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 13

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[13]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ dpath.a_reg.out[3]$_DFFE_PP_/CK (DFF_X1)
   0.12    0.19 ^ dpath.a_reg.out[3]$_DFFE_PP_/Q (DFF_X1)
   0.02    0.21 v _549_/ZN (INV_X2)
   0.02    0.23 ^ _550_/ZN (NAND2_X4)
   0.01    0.24 v _551_/ZN (NAND2_X4)
   0.02    0.26 ^ _552_/ZN (NOR2_X4)
   0.02    0.28 v _553_/ZN (NAND2_X4)
   0.02    0.30 ^ _556_/ZN (NAND2_X4)
   0.01    0.31 v _604_/ZN (NAND2_X4)
   0.02    0.33 ^ _613_/ZN (NAND2_X4)
   0.03    0.36 ^ rebuffer112/Z (BUF_X2)
   0.02    0.37 v _767_/ZN (NAND2_X4)
   0.04    0.41 ^ _775_/ZN (NAND2_X4)
   0.03    0.44 v _814_/ZN (NAND3_X1)
   0.02    0.46 ^ _815_/ZN (NAND2_X1)
   0.01    0.48 v _816_/ZN (NAND2_X1)
   0.02    0.49 ^ _819_/ZN (NAND2_X1)
   0.00    0.49 ^ dpath.a_reg.out[13]$_DFFE_PP_/D (DFF_X1)
           0.49   data arrival time

   0.46    0.46   clock core_clock (rise edge)
   0.00    0.46   clock source latency
   0.00    0.46 ^ clk (in)
   0.03    0.49 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.53 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
   0.00    0.53 ^ dpath.a_reg.out[13]$_DFFE_PP_/CK (DFF_X1)
   0.00    0.53   clock reconvergence pessimism
  -0.03    0.50   library setup time
           0.50   data required time
---------------------------------------------------------
           0.50   data required time
          -0.49   data arrival time
---------------------------------------------------------
           0.01   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: ctrl.state.out[1]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ctrl.state.out[1]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ ctrl.state.out[1]$_DFF_P_/CK (DFF_X1)
   0.09    0.16 v ctrl.state.out[1]$_DFF_P_/Q (DFF_X1)
   0.02    0.18 ^ _524_/ZN (NAND3_X1)
   0.01    0.19 v _525_/ZN (OAI21_X1)
   0.00    0.19 v ctrl.state.out[1]$_DFF_P_/D (DFF_X1)
           0.19   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ ctrl.state.out[1]$_DFF_P_/CK (DFF_X1)
   0.00    0.07   clock reconvergence pessimism
   0.00    0.08   library hold time
           0.08   data required time
---------------------------------------------------------
           0.08   data required time
          -0.19   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0693

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0708

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.4146

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
-0.0466

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
-11.239749

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.04e-04   1.27e-04   2.80e-06   6.34e-04  17.3%
Combinational          1.37e-03   1.35e-03   1.77e-05   2.74e-03  74.7%
Clock                  1.35e-04   1.60e-04   2.04e-07   2.95e-04   8.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.01e-03   1.64e-03   2.07e-05   3.67e-03 100.0%
                          54.8%      44.7%       0.6%
