static void T_1 F_1 ( void )\r\n{\r\nF_2 ( L_1\r\nL_2 ,\r\nV_1 . V_2 / 1000000 , ( V_1 . V_2 / 100000 ) % 10 ,\r\nV_3 . V_2 / 1000000 , ( V_3 . V_2 / 100000 ) % 10 ,\r\nV_4 . V_2 / 1000000 , ( V_4 . V_2 / 100000 ) % 10 ) ;\r\n}\r\nint T_1 F_3 ( void )\r\n{\r\nstruct V_5 * V_6 ;\r\nconst struct V_7 * V_8 ;\r\nint V_9 = 0 ;\r\nT_2 V_10 ;\r\n#ifdef F_4\r\nF_5 ( 0x3 << 29 , V_11 ) ;\r\n#endif\r\nV_10 = F_6 ( V_12 ) & ( 1 << 4 ) ;\r\nF_7 ( V_10 , V_12 ) ;\r\nif ( ! F_8 () )\r\nF_7 ( 0 , V_13 ) ;\r\nF_9 ( & V_14 ) ;\r\nV_15 = ~ 0 ;\r\nfor ( V_6 = V_16 ; V_6 < V_16 + F_10 ( V_16 ) ; V_6 ++ )\r\nF_11 ( V_6 -> V_17 . V_18 ) ;\r\nV_19 = 0 ;\r\nif ( F_12 () )\r\nV_19 |= V_20 ;\r\nif ( F_13 () )\r\nV_19 |= V_21 ;\r\nif ( F_14 () )\r\nV_19 |= V_22 ;\r\nif ( F_15 () )\r\nV_19 |= V_23 ;\r\nif ( F_16 () )\r\nV_19 |= V_24 ;\r\nfor ( V_6 = V_16 ; V_6 < V_16 + F_10 ( V_16 ) ; V_6 ++ )\r\nif ( V_6 -> V_25 & V_19 ) {\r\nF_17 ( & V_6 -> V_17 ) ;\r\nF_18 ( V_6 -> V_17 . V_18 ) ;\r\n}\r\nV_26 = F_19 ( NULL , L_3 ) ;\r\nV_27 = F_19 ( NULL , L_4 ) ;\r\nV_28 = F_19 ( NULL , L_5 ) ;\r\nV_8 = F_20 ( V_29 , struct V_7 ) ;\r\nif ( V_8 != NULL ) {\r\nif ( ! F_8 () )\r\nV_9 = V_8 -> V_30 ;\r\n}\r\nif ( F_15 () )\r\nV_1 . V_2 = 13000000 ;\r\nif ( F_13 () && V_9 == 2 )\r\nV_1 . V_2 = 19200000 ;\r\nF_21 ( L_6\r\nL_7 , F_6 ( V_31 ) , F_6 ( V_32 ) ,\r\nF_6 ( V_33 ) ) ;\r\nF_7 ( 0x1000 , V_31 ) ;\r\n{\r\nunsigned V_34 = F_6 ( V_32 ) ;\r\nV_3 . V_2 = V_1 . V_2 ;\r\nif ( V_34 & 0x10 ) {\r\nif ( V_34 & 0xf80 )\r\nV_3 . V_2 *= ( V_34 & 0xf80 ) >> 7 ;\r\nV_3 . V_2 /= ( ( V_34 & 0x60 ) >> 5 ) + 1 ;\r\n} else {\r\nswitch ( V_34 & 0xc ) {\r\ncase 0 :\r\nbreak;\r\ncase 0x4 :\r\nV_3 . V_2 /= 2 ;\r\nbreak;\r\ndefault:\r\nV_3 . V_2 /= 4 ;\r\nbreak;\r\n}\r\n}\r\n}\r\nF_22 ( & V_3 ) ;\r\nF_22 ( & V_1 ) ;\r\nF_1 () ;\r\nif ( F_23 () || F_24 () ) {\r\nF_7 ( F_6 ( V_35 ) & ~ 0x1 ,\r\nV_35 ) ;\r\n}\r\nif ( F_25 () )\r\nF_5 ( F_26 ( V_36 ) |\r\n( 1 << V_37 ) ,\r\nV_36 ) ;\r\nif ( F_15 () )\r\nF_7 ( F_6 ( V_33 ) & 0x2fff , V_33 ) ;\r\nelse\r\nF_7 ( F_6 ( V_33 ) & 0x0fff , V_33 ) ;\r\nF_7 ( 0 , V_38 ) ;\r\nF_7 ( 1 , V_39 ) ;\r\nF_7 ( 0x400 , V_40 ) ;\r\nF_7 ( 0x0000 , V_41 ) ;\r\nF_27 ( & V_42 . V_18 ) ;\r\nF_27 ( & V_43 . V_18 ) ;\r\nF_27 ( & V_44 . V_18 ) ;\r\nif ( F_8 () )\r\nF_27 ( & V_45 ) ;\r\nreturn 0 ;\r\n}\r\nvoid T_1 F_28 ( void )\r\n{\r\nunsigned long V_2 = V_3 . V_2 ;\r\nif ( F_29 ( & V_46 , ~ 0 ) ) {\r\nF_30 ( L_8 ) ;\r\nF_31 ( 0x2290 , 0x0005 ) ;\r\nV_3 . V_2 = V_47 ;\r\n}\r\nF_22 ( & V_3 ) ;\r\nF_1 () ;\r\nV_48 = F_32 ( V_48 , V_2 , V_3 . V_2 ) ;\r\n}
