<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file led_shining_impl1.ncd.
Design name: PWM
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Tue Nov 17 21:10:12 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o led_shining_impl1.twr -gui -msgset C:/Users/10352/vhdl-labs/lab2_led_shining/promote.xml led_shining_impl1.ncd led_shining_impl1.prf 
Design file:     led_shining_impl1.ncd
Preference file: led_shining_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY 12.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   58.323MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 33.093ns (weighted slack = 66.186ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt1_i0_i7  (from clk_c +)
   Destination:    FF         Data in        pulse_out_96  (to clk0 -)

   Delay:              10.329ns  (36.8% logic, 63.2% route), 8 logic levels.

 Constraint Details:

     10.329ns physical path delay SLICE_166 to SLICE_187 meets
     41.666ns delay constraint less
     -1.922ns skew and
      0.166ns DIN_SET requirement (totaling 43.422ns) by 33.093ns

 Physical Path Details:

      Data path SLICE_166 to SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C24D.CLK to     R14C24D.Q0 SLICE_166 (from clk_c)
ROUTE         6     2.174     R14C24D.Q0 to     R15C21B.A0 cnt1_7
CTOF_DEL    ---     0.495     R15C21B.A0 to     R15C21B.F0 SLICE_199
ROUTE         1     0.436     R15C21B.F0 to     R15C21B.C1 n2551
CTOF_DEL    ---     0.495     R15C21B.C1 to     R15C21B.F1 SLICE_199
ROUTE         1     0.315     R15C21B.F1 to     R15C21C.D1 n2438
CTOF_DEL    ---     0.495     R15C21C.D1 to     R15C21C.F1 SLICE_200
ROUTE         1     1.079     R15C21C.F1 to     R16C22A.C1 n2449
CTOF_DEL    ---     0.495     R16C22A.C1 to     R16C22A.F1 SLICE_190
ROUTE         1     1.001     R16C22A.F1 to     R15C22D.B1 n2462
CTOF_DEL    ---     0.495     R15C22D.B1 to     R15C22D.F1 SLICE_195
ROUTE         1     0.568     R15C22D.F1 to     R15C22A.M1 n2483
MTOOFX_DEL  ---     0.376     R15C22A.M1 to   R15C22A.OFX1 cnt2_16__I_0_111_i32/SLICE_189
ROUTE         1     0.958   R15C22A.OFX1 to     R14C21D.D0 pulse_out_N_174
CTOF_DEL    ---     0.495     R14C21D.D0 to     R14C21D.F0 SLICE_187
ROUTE         1     0.000     R14C21D.F0 to    R14C21D.DI0 pulse_out_N_173 (to clk0)
                  --------
                   10.329   (36.8% logic, 63.2% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_166:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        80     3.044       C1.PADDI to    R14C24D.CLK clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.

      Destination Clock Path clk to SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        80     3.044       C1.PADDI to    R12C17C.CLK clk_c
REG_DEL     ---     0.452    R12C17C.CLK to     R12C17C.Q0 SLICE_163
ROUTE         5     1.470     R12C17C.Q0 to    R14C21D.CLK clk0
                  --------
                    6.338   (28.8% logic, 71.2% route), 2 logic levels.


Passed: The following path meets requirements by 66.375ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              menu_state_98  (from key_menu1 +)
   Destination:    FF         Data in        cycle_pulse_271__i1  (to clk_c +)

   Delay:               3.486ns  (27.2% logic, 72.8% route), 2 logic levels.

 Constraint Details:

      3.486ns physical path delay SLICE_186 to SLICE_179 meets
     83.333ns delay constraint less
     13.190ns skew and
      0.282ns CE_SET requirement (totaling 69.861ns) by 66.375ns

 Physical Path Details:

      Data path SLICE_186 to SLICE_179:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C23C.CLK to     R16C23C.Q0 SLICE_186 (from key_menu1)
ROUTE         4     1.036     R16C23C.Q0 to     R14C23D.B0 menu_state_c
CTOF_DEL    ---     0.495     R14C23D.B0 to     R14C23D.F0 SLICE_193
ROUTE         2     1.503     R14C23D.F0 to     R16C24A.CE clk_c_enable_6 (to clk_c)
                  --------
                    3.486   (27.2% logic, 72.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_186:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        80     3.044       C1.PADDI to    R19C12A.CLK clk_c
REG_DEL     ---     0.452    R19C12A.CLK to     R19C12A.Q1 P1/SLICE_115
ROUTE         2     1.770     R19C12A.Q1 to     R20C12A.B0 P1/keysamplerpulsecnt_8
C0TOFCO_DE  ---     1.023     R20C12A.B0 to    R20C12A.FCO P1/SLICE_92
ROUTE         1     0.000    R20C12A.FCO to    R20C12B.FCI P1/n2249
FCITOFCO_D  ---     0.162    R20C12B.FCI to    R20C12B.FCO P1/SLICE_91
ROUTE         1     0.000    R20C12B.FCO to    R20C12C.FCI P1/n2250
FCITOFCO_D  ---     0.162    R20C12C.FCI to    R20C12C.FCO P1/SLICE_90
ROUTE         1     0.000    R20C12C.FCO to    R20C12D.FCI P1/n2251
FCITOFCO_D  ---     0.162    R20C12D.FCI to    R20C12D.FCO P1/SLICE_112
ROUTE         1     0.000    R20C12D.FCO to    R20C13A.FCI P1/n2252
FCITOFCO_D  ---     0.162    R20C13A.FCI to    R20C13A.FCO P1/SLICE_106
ROUTE         1     0.000    R20C13A.FCO to    R20C13B.FCI P1/n2253
FCITOFCO_D  ---     0.162    R20C13B.FCI to    R20C13B.FCO P1/SLICE_105
ROUTE         1     0.000    R20C13B.FCO to    R20C13C.FCI P1/n2254
FCITOFCO_D  ---     0.162    R20C13C.FCI to    R20C13C.FCO P1/SLICE_104
ROUTE         1     0.000    R20C13C.FCO to    R20C13D.FCI P1/n2255
FCITOFCO_D  ---     0.162    R20C13D.FCI to    R20C13D.FCO P1/SLICE_93
ROUTE         1     0.000    R20C13D.FCO to    R20C14A.FCI P1/n2256
FCITOFCO_D  ---     0.162    R20C14A.FCI to    R20C14A.FCO P1/SLICE_111
ROUTE         1     0.000    R20C14A.FCO to    R20C14B.FCI P1/n2257
FCITOFCO_D  ---     0.162    R20C14B.FCI to    R20C14B.FCO P1/SLICE_110
ROUTE         1     0.000    R20C14B.FCO to    R20C14C.FCI P1/n2258
FCITOFCO_D  ---     0.162    R20C14C.FCI to    R20C14C.FCO P1/SLICE_109
ROUTE         1     0.000    R20C14C.FCO to    R20C14D.FCI P1/n2259
FCITOFCO_D  ---     0.162    R20C14D.FCI to    R20C14D.FCO P1/SLICE_108
ROUTE         1     0.000    R20C14D.FCO to    R20C15A.FCI P1/n2260
FCITOF0_DE  ---     0.585    R20C15A.FCI to     R20C15A.F0 P1/SLICE_107
ROUTE        19     3.375     R20C15A.F0 to    R13C13A.CLK P1/keysamplerpulse
REG_DEL     ---     0.452    R13C13A.CLK to     R13C13A.Q0 SLICE_127
ROUTE         1     1.460     R13C13A.Q0 to     R13C19A.D0 P1/keystore_2
CTOF_DEL    ---     0.495     R13C19A.D0 to     R13C19A.F0 SLICE_182
ROUTE         1     1.796     R13C19A.F0 to    R16C23C.CLK key_menu1
                  --------
                   17.606   (35.0% logic, 65.0% route), 17 logic levels.

      Destination Clock Path clk to SLICE_179:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        80     3.044       C1.PADDI to    R16C24A.CLK clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.


Passed: The following path meets requirements by 66.802ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              menu_state_98  (from key_menu1 +)
   Destination:    FF         Data in        cycle_pulse_271__i0  (to clk_c +)

   Delay:               3.059ns  (31.0% logic, 69.0% route), 2 logic levels.

 Constraint Details:

      3.059ns physical path delay SLICE_186 to SLICE_180 meets
     83.333ns delay constraint less
     13.190ns skew and
      0.282ns CE_SET requirement (totaling 69.861ns) by 66.802ns

 Physical Path Details:

      Data path SLICE_186 to SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C23C.CLK to     R16C23C.Q0 SLICE_186 (from key_menu1)
ROUTE         4     1.036     R16C23C.Q0 to     R14C23D.B0 menu_state_c
CTOF_DEL    ---     0.495     R14C23D.B0 to     R14C23D.F0 SLICE_193
ROUTE         2     1.076     R14C23D.F0 to     R15C23B.CE clk_c_enable_6 (to clk_c)
                  --------
                    3.059   (31.0% logic, 69.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_186:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        80     3.044       C1.PADDI to    R19C12A.CLK clk_c
REG_DEL     ---     0.452    R19C12A.CLK to     R19C12A.Q1 P1/SLICE_115
ROUTE         2     1.770     R19C12A.Q1 to     R20C12A.B0 P1/keysamplerpulsecnt_8
C0TOFCO_DE  ---     1.023     R20C12A.B0 to    R20C12A.FCO P1/SLICE_92
ROUTE         1     0.000    R20C12A.FCO to    R20C12B.FCI P1/n2249
FCITOFCO_D  ---     0.162    R20C12B.FCI to    R20C12B.FCO P1/SLICE_91
ROUTE         1     0.000    R20C12B.FCO to    R20C12C.FCI P1/n2250
FCITOFCO_D  ---     0.162    R20C12C.FCI to    R20C12C.FCO P1/SLICE_90
ROUTE         1     0.000    R20C12C.FCO to    R20C12D.FCI P1/n2251
FCITOFCO_D  ---     0.162    R20C12D.FCI to    R20C12D.FCO P1/SLICE_112
ROUTE         1     0.000    R20C12D.FCO to    R20C13A.FCI P1/n2252
FCITOFCO_D  ---     0.162    R20C13A.FCI to    R20C13A.FCO P1/SLICE_106
ROUTE         1     0.000    R20C13A.FCO to    R20C13B.FCI P1/n2253
FCITOFCO_D  ---     0.162    R20C13B.FCI to    R20C13B.FCO P1/SLICE_105
ROUTE         1     0.000    R20C13B.FCO to    R20C13C.FCI P1/n2254
FCITOFCO_D  ---     0.162    R20C13C.FCI to    R20C13C.FCO P1/SLICE_104
ROUTE         1     0.000    R20C13C.FCO to    R20C13D.FCI P1/n2255
FCITOFCO_D  ---     0.162    R20C13D.FCI to    R20C13D.FCO P1/SLICE_93
ROUTE         1     0.000    R20C13D.FCO to    R20C14A.FCI P1/n2256
FCITOFCO_D  ---     0.162    R20C14A.FCI to    R20C14A.FCO P1/SLICE_111
ROUTE         1     0.000    R20C14A.FCO to    R20C14B.FCI P1/n2257
FCITOFCO_D  ---     0.162    R20C14B.FCI to    R20C14B.FCO P1/SLICE_110
ROUTE         1     0.000    R20C14B.FCO to    R20C14C.FCI P1/n2258
FCITOFCO_D  ---     0.162    R20C14C.FCI to    R20C14C.FCO P1/SLICE_109
ROUTE         1     0.000    R20C14C.FCO to    R20C14D.FCI P1/n2259
FCITOFCO_D  ---     0.162    R20C14D.FCI to    R20C14D.FCO P1/SLICE_108
ROUTE         1     0.000    R20C14D.FCO to    R20C15A.FCI P1/n2260
FCITOF0_DE  ---     0.585    R20C15A.FCI to     R20C15A.F0 P1/SLICE_107
ROUTE        19     3.375     R20C15A.F0 to    R13C13A.CLK P1/keysamplerpulse
REG_DEL     ---     0.452    R13C13A.CLK to     R13C13A.Q0 SLICE_127
ROUTE         1     1.460     R13C13A.Q0 to     R13C19A.D0 P1/keystore_2
CTOF_DEL    ---     0.495     R13C19A.D0 to     R13C19A.F0 SLICE_182
ROUTE         1     1.796     R13C19A.F0 to    R16C23C.CLK key_menu1
                  --------
                   17.606   (35.0% logic, 65.0% route), 17 logic levels.

      Destination Clock Path clk to SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        80     3.044       C1.PADDI to    R15C23B.CLK clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.


Passed: The following path meets requirements by 33.536ns (weighted slack = 67.072ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt1_i0_i10  (from clk_c +)
   Destination:    FF         Data in        pulse_out_96  (to clk0 -)

   Delay:               9.886ns  (33.4% logic, 66.6% route), 7 logic levels.

 Constraint Details:

      9.886ns physical path delay SLICE_167 to SLICE_187 meets
     41.666ns delay constraint less
     -1.922ns skew and
      0.166ns DIN_SET requirement (totaling 43.422ns) by 33.536ns

 Physical Path Details:

      Data path SLICE_167 to SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C24A.CLK to     R14C24A.Q1 SLICE_167 (from clk_c)
ROUTE         5     1.984     R14C24A.Q1 to     R15C20C.B0 cnt1_10
CTOF_DEL    ---     0.495     R15C20C.B0 to     R15C20C.F0 SLICE_213
ROUTE         2     0.993     R15C20C.F0 to     R15C21C.A1 n2549
CTOF_DEL    ---     0.495     R15C21C.A1 to     R15C21C.F1 SLICE_200
ROUTE         1     1.079     R15C21C.F1 to     R16C22A.C1 n2449
CTOF_DEL    ---     0.495     R16C22A.C1 to     R16C22A.F1 SLICE_190
ROUTE         1     1.001     R16C22A.F1 to     R15C22D.B1 n2462
CTOF_DEL    ---     0.495     R15C22D.B1 to     R15C22D.F1 SLICE_195
ROUTE         1     0.568     R15C22D.F1 to     R15C22A.M1 n2483
MTOOFX_DEL  ---     0.376     R15C22A.M1 to   R15C22A.OFX1 cnt2_16__I_0_111_i32/SLICE_189
ROUTE         1     0.958   R15C22A.OFX1 to     R14C21D.D0 pulse_out_N_174
CTOF_DEL    ---     0.495     R14C21D.D0 to     R14C21D.F0 SLICE_187
ROUTE         1     0.000     R14C21D.F0 to    R14C21D.DI0 pulse_out_N_173 (to clk0)
                  --------
                    9.886   (33.4% logic, 66.6% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_167:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        80     3.044       C1.PADDI to    R14C24A.CLK clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.

      Destination Clock Path clk to SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        80     3.044       C1.PADDI to    R12C17C.CLK clk_c
REG_DEL     ---     0.452    R12C17C.CLK to     R12C17C.Q0 SLICE_163
ROUTE         5     1.470     R12C17C.Q0 to    R14C21D.CLK clk0
                  --------
                    6.338   (28.8% logic, 71.2% route), 2 logic levels.


Passed: The following path meets requirements by 67.233ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              menu_state_98  (from key_menu1 +)
   Destination:    FF         Data in        duty_pulse_269__i1  (to clk_c +)
                   FF                        duty_pulse_269__i0

   Delay:               2.628ns  (36.0% logic, 64.0% route), 2 logic levels.

 Constraint Details:

      2.628ns physical path delay SLICE_186 to SLICE_183 meets
     83.333ns delay constraint less
     13.190ns skew and
      0.282ns CE_SET requirement (totaling 69.861ns) by 67.233ns

 Physical Path Details:

      Data path SLICE_186 to SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C23C.CLK to     R16C23C.Q0 SLICE_186 (from key_menu1)
ROUTE         4     1.028     R16C23C.Q0 to     R16C24C.B0 menu_state_c
CTOF_DEL    ---     0.495     R16C24C.B0 to     R16C24C.F0 SLICE_202
ROUTE         1     0.653     R16C24C.F0 to     R16C24B.CE clk_c_enable_8 (to clk_c)
                  --------
                    2.628   (36.0% logic, 64.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_186:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        80     3.044       C1.PADDI to    R19C12A.CLK clk_c
REG_DEL     ---     0.452    R19C12A.CLK to     R19C12A.Q1 P1/SLICE_115
ROUTE         2     1.770     R19C12A.Q1 to     R20C12A.B0 P1/keysamplerpulsecnt_8
C0TOFCO_DE  ---     1.023     R20C12A.B0 to    R20C12A.FCO P1/SLICE_92
ROUTE         1     0.000    R20C12A.FCO to    R20C12B.FCI P1/n2249
FCITOFCO_D  ---     0.162    R20C12B.FCI to    R20C12B.FCO P1/SLICE_91
ROUTE         1     0.000    R20C12B.FCO to    R20C12C.FCI P1/n2250
FCITOFCO_D  ---     0.162    R20C12C.FCI to    R20C12C.FCO P1/SLICE_90
ROUTE         1     0.000    R20C12C.FCO to    R20C12D.FCI P1/n2251
FCITOFCO_D  ---     0.162    R20C12D.FCI to    R20C12D.FCO P1/SLICE_112
ROUTE         1     0.000    R20C12D.FCO to    R20C13A.FCI P1/n2252
FCITOFCO_D  ---     0.162    R20C13A.FCI to    R20C13A.FCO P1/SLICE_106
ROUTE         1     0.000    R20C13A.FCO to    R20C13B.FCI P1/n2253
FCITOFCO_D  ---     0.162    R20C13B.FCI to    R20C13B.FCO P1/SLICE_105
ROUTE         1     0.000    R20C13B.FCO to    R20C13C.FCI P1/n2254
FCITOFCO_D  ---     0.162    R20C13C.FCI to    R20C13C.FCO P1/SLICE_104
ROUTE         1     0.000    R20C13C.FCO to    R20C13D.FCI P1/n2255
FCITOFCO_D  ---     0.162    R20C13D.FCI to    R20C13D.FCO P1/SLICE_93
ROUTE         1     0.000    R20C13D.FCO to    R20C14A.FCI P1/n2256
FCITOFCO_D  ---     0.162    R20C14A.FCI to    R20C14A.FCO P1/SLICE_111
ROUTE         1     0.000    R20C14A.FCO to    R20C14B.FCI P1/n2257
FCITOFCO_D  ---     0.162    R20C14B.FCI to    R20C14B.FCO P1/SLICE_110
ROUTE         1     0.000    R20C14B.FCO to    R20C14C.FCI P1/n2258
FCITOFCO_D  ---     0.162    R20C14C.FCI to    R20C14C.FCO P1/SLICE_109
ROUTE         1     0.000    R20C14C.FCO to    R20C14D.FCI P1/n2259
FCITOFCO_D  ---     0.162    R20C14D.FCI to    R20C14D.FCO P1/SLICE_108
ROUTE         1     0.000    R20C14D.FCO to    R20C15A.FCI P1/n2260
FCITOF0_DE  ---     0.585    R20C15A.FCI to     R20C15A.F0 P1/SLICE_107
ROUTE        19     3.375     R20C15A.F0 to    R13C13A.CLK P1/keysamplerpulse
REG_DEL     ---     0.452    R13C13A.CLK to     R13C13A.Q0 SLICE_127
ROUTE         1     1.460     R13C13A.Q0 to     R13C19A.D0 P1/keystore_2
CTOF_DEL    ---     0.495     R13C19A.D0 to     R13C19A.F0 SLICE_182
ROUTE         1     1.796     R13C19A.F0 to    R16C23C.CLK key_menu1
                  --------
                   17.606   (35.0% logic, 65.0% route), 17 logic levels.

      Destination Clock Path clk to SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        80     3.044       C1.PADDI to    R16C24B.CLK clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.


Passed: The following path meets requirements by 67.387ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cycle_pulse_271__i1  (from clk_c +)
   Destination:    FF         Data in        cnt2_270__i14  (to clk_c +)

   Delay:              15.780ns  (46.9% logic, 53.1% route), 19 logic levels.

 Constraint Details:

     15.780ns physical path delay SLICE_179 to SLICE_177 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 83.167ns) by 67.387ns

 Physical Path Details:

      Data path SLICE_179 to SLICE_177:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24A.CLK to     R16C24A.Q0 SLICE_179 (from clk_c)
ROUTE        47     3.685     R16C24A.Q0 to     R18C19A.A1 cycle_12
C1TOFCO_DE  ---     0.889     R18C19A.A1 to    R18C19A.FCO SLICE_52
ROUTE         1     0.000    R18C19A.FCO to    R18C19B.FCI n2261
FCITOFCO_D  ---     0.162    R18C19B.FCI to    R18C19B.FCO SLICE_51
ROUTE         1     0.000    R18C19B.FCO to    R18C19C.FCI n2262
FCITOFCO_D  ---     0.162    R18C19C.FCI to    R18C19C.FCO SLICE_50
ROUTE         1     0.000    R18C19C.FCO to    R18C19D.FCI n2263
FCITOFCO_D  ---     0.162    R18C19D.FCI to    R18C19D.FCO SLICE_49
ROUTE         1     0.000    R18C19D.FCO to    R18C20A.FCI n2264
FCITOFCO_D  ---     0.162    R18C20A.FCI to    R18C20A.FCO SLICE_48
ROUTE         1     0.000    R18C20A.FCO to    R18C20B.FCI n2265
FCITOFCO_D  ---     0.162    R18C20B.FCI to    R18C20B.FCO SLICE_47
ROUTE         1     0.000    R18C20B.FCO to    R18C20C.FCI n2266
FCITOF0_DE  ---     0.585    R18C20C.FCI to     R18C20C.F0 SLICE_46
ROUTE         1     1.840     R18C20C.F0 to     R17C19D.A1 cnt2_16_N_147_15
C1TOFCO_DE  ---     0.889     R17C19D.A1 to    R17C19D.FCO SLICE_24
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI n2169
FCITOFCO_D  ---     0.162    R17C20A.FCI to    R17C20A.FCO SLICE_12
ROUTE         1     0.000    R17C20A.FCO to    R17C20B.FCI n2170
FCITOF1_DE  ---     0.643    R17C20B.FCI to     R17C20B.F1 SLICE_2
ROUTE        20     1.518     R17C20B.F1 to     R16C19B.B0 cnt2_16__N_146
C0TOFCO_DE  ---     1.023     R16C19B.B0 to    R16C19B.FCO SLICE_20
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI n2225
FCITOFCO_D  ---     0.162    R16C19C.FCI to    R16C19C.FCO SLICE_19
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI n2226
FCITOFCO_D  ---     0.162    R16C19D.FCI to    R16C19D.FCO SLICE_18
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI n2227
FCITOFCO_D  ---     0.162    R16C20A.FCI to    R16C20A.FCO SLICE_17
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI n2228
FCITOFCO_D  ---     0.162    R16C20B.FCI to    R16C20B.FCO SLICE_16
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI n2229
FCITOFCO_D  ---     0.162    R16C20C.FCI to    R16C20C.FCO SLICE_15
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI n2230
FCITOF1_DE  ---     0.643    R16C20D.FCI to     R16C20D.F1 SLICE_14
ROUTE         1     1.336     R16C20D.F1 to     R17C21D.B0 n76
CTOF_DEL    ---     0.495     R17C21D.B0 to     R17C21D.F0 SLICE_177
ROUTE         1     0.000     R17C21D.F0 to    R17C21D.DI0 n1495 (to clk_c)
                  --------
                   15.780   (46.9% logic, 53.1% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_179:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     3.044       C1.PADDI to    R16C24A.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_177:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     3.044       C1.PADDI to    R17C21D.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 67.415ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cycle_pulse_271__i1  (from clk_c +)
   Destination:    FF         Data in        cnt2_270__i14  (to clk_c +)

   Delay:              15.752ns  (46.8% logic, 53.2% route), 18 logic levels.

 Constraint Details:

     15.752ns physical path delay SLICE_179 to SLICE_177 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 83.167ns) by 67.415ns

 Physical Path Details:

      Data path SLICE_179 to SLICE_177:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24A.CLK to     R16C24A.Q0 SLICE_179 (from clk_c)
ROUTE        47     3.685     R16C24A.Q0 to     R18C19B.A0 cycle_12
C0TOFCO_DE  ---     1.023     R18C19B.A0 to    R18C19B.FCO SLICE_51
ROUTE         1     0.000    R18C19B.FCO to    R18C19C.FCI n2262
FCITOFCO_D  ---     0.162    R18C19C.FCI to    R18C19C.FCO SLICE_50
ROUTE         1     0.000    R18C19C.FCO to    R18C19D.FCI n2263
FCITOFCO_D  ---     0.162    R18C19D.FCI to    R18C19D.FCO SLICE_49
ROUTE         1     0.000    R18C19D.FCO to    R18C20A.FCI n2264
FCITOFCO_D  ---     0.162    R18C20A.FCI to    R18C20A.FCO SLICE_48
ROUTE         1     0.000    R18C20A.FCO to    R18C20B.FCI n2265
FCITOFCO_D  ---     0.162    R18C20B.FCI to    R18C20B.FCO SLICE_47
ROUTE         1     0.000    R18C20B.FCO to    R18C20C.FCI n2266
FCITOF0_DE  ---     0.585    R18C20C.FCI to     R18C20C.F0 SLICE_46
ROUTE         1     1.840     R18C20C.F0 to     R17C19D.A1 cnt2_16_N_147_15
C1TOFCO_DE  ---     0.889     R17C19D.A1 to    R17C19D.FCO SLICE_24
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI n2169
FCITOFCO_D  ---     0.162    R17C20A.FCI to    R17C20A.FCO SLICE_12
ROUTE         1     0.000    R17C20A.FCO to    R17C20B.FCI n2170
FCITOF1_DE  ---     0.643    R17C20B.FCI to     R17C20B.F1 SLICE_2
ROUTE        20     1.518     R17C20B.F1 to     R16C19B.B0 cnt2_16__N_146
C0TOFCO_DE  ---     1.023     R16C19B.B0 to    R16C19B.FCO SLICE_20
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI n2225
FCITOFCO_D  ---     0.162    R16C19C.FCI to    R16C19C.FCO SLICE_19
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI n2226
FCITOFCO_D  ---     0.162    R16C19D.FCI to    R16C19D.FCO SLICE_18
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI n2227
FCITOFCO_D  ---     0.162    R16C20A.FCI to    R16C20A.FCO SLICE_17
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI n2228
FCITOFCO_D  ---     0.162    R16C20B.FCI to    R16C20B.FCO SLICE_16
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI n2229
FCITOFCO_D  ---     0.162    R16C20C.FCI to    R16C20C.FCO SLICE_15
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI n2230
FCITOF1_DE  ---     0.643    R16C20D.FCI to     R16C20D.F1 SLICE_14
ROUTE         1     1.336     R16C20D.F1 to     R17C21D.B0 n76
CTOF_DEL    ---     0.495     R17C21D.B0 to     R17C21D.F0 SLICE_177
ROUTE         1     0.000     R17C21D.F0 to    R17C21D.DI0 n1495 (to clk_c)
                  --------
                   15.752   (46.8% logic, 53.2% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_179:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     3.044       C1.PADDI to    R16C24A.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_177:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     3.044       C1.PADDI to    R17C21D.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 67.494ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cycle_pulse_271__i1  (from clk_c +)
   Destination:    FF         Data in        cnt2_270__i14  (to clk_c +)

   Delay:              15.673ns  (47.2% logic, 52.8% route), 19 logic levels.

 Constraint Details:

     15.673ns physical path delay SLICE_179 to SLICE_177 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 83.167ns) by 67.494ns

 Physical Path Details:

      Data path SLICE_179 to SLICE_177:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24A.CLK to     R16C24A.Q0 SLICE_179 (from clk_c)
ROUTE        47     3.685     R16C24A.Q0 to     R18C19A.A1 cycle_12
C1TOFCO_DE  ---     0.889     R18C19A.A1 to    R18C19A.FCO SLICE_52
ROUTE         1     0.000    R18C19A.FCO to    R18C19B.FCI n2261
FCITOFCO_D  ---     0.162    R18C19B.FCI to    R18C19B.FCO SLICE_51
ROUTE         1     0.000    R18C19B.FCO to    R18C19C.FCI n2262
FCITOFCO_D  ---     0.162    R18C19C.FCI to    R18C19C.FCO SLICE_50
ROUTE         1     0.000    R18C19C.FCO to    R18C19D.FCI n2263
FCITOFCO_D  ---     0.162    R18C19D.FCI to    R18C19D.FCO SLICE_49
ROUTE         1     0.000    R18C19D.FCO to    R18C20A.FCI n2264
FCITOF0_DE  ---     0.585    R18C20A.FCI to     R18C20A.F0 SLICE_48
ROUTE         1     1.733     R18C20A.F0 to     R17C19B.B1 cnt2_16_N_147_11
C1TOFCO_DE  ---     0.889     R17C19B.B1 to    R17C19B.FCO SLICE_30
ROUTE         1     0.000    R17C19B.FCO to    R17C19C.FCI n2167
FCITOFCO_D  ---     0.162    R17C19C.FCI to    R17C19C.FCO SLICE_25
ROUTE         1     0.000    R17C19C.FCO to    R17C19D.FCI n2168
FCITOFCO_D  ---     0.162    R17C19D.FCI to    R17C19D.FCO SLICE_24
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI n2169
FCITOFCO_D  ---     0.162    R17C20A.FCI to    R17C20A.FCO SLICE_12
ROUTE         1     0.000    R17C20A.FCO to    R17C20B.FCI n2170
FCITOF1_DE  ---     0.643    R17C20B.FCI to     R17C20B.F1 SLICE_2
ROUTE        20     1.518     R17C20B.F1 to     R16C19B.B0 cnt2_16__N_146
C0TOFCO_DE  ---     1.023     R16C19B.B0 to    R16C19B.FCO SLICE_20
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI n2225
FCITOFCO_D  ---     0.162    R16C19C.FCI to    R16C19C.FCO SLICE_19
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI n2226
FCITOFCO_D  ---     0.162    R16C19D.FCI to    R16C19D.FCO SLICE_18
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI n2227
FCITOFCO_D  ---     0.162    R16C20A.FCI to    R16C20A.FCO SLICE_17
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI n2228
FCITOFCO_D  ---     0.162    R16C20B.FCI to    R16C20B.FCO SLICE_16
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI n2229
FCITOFCO_D  ---     0.162    R16C20C.FCI to    R16C20C.FCO SLICE_15
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI n2230
FCITOF1_DE  ---     0.643    R16C20D.FCI to     R16C20D.F1 SLICE_14
ROUTE         1     1.336     R16C20D.F1 to     R17C21D.B0 n76
CTOF_DEL    ---     0.495     R17C21D.B0 to     R17C21D.F0 SLICE_177
ROUTE         1     0.000     R17C21D.F0 to    R17C21D.DI0 n1495 (to clk_c)
                  --------
                   15.673   (47.2% logic, 52.8% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_179:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     3.044       C1.PADDI to    R16C24A.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_177:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     3.044       C1.PADDI to    R17C21D.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 67.501ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cycle_pulse_271__i1  (from clk_c +)
   Destination:    FF         Data in        cnt2_270__i14  (to clk_c +)

   Delay:              15.666ns  (47.2% logic, 52.8% route), 19 logic levels.

 Constraint Details:

     15.666ns physical path delay SLICE_179 to SLICE_177 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 83.167ns) by 67.501ns

 Physical Path Details:

      Data path SLICE_179 to SLICE_177:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24A.CLK to     R16C24A.Q0 SLICE_179 (from clk_c)
ROUTE        47     3.685     R16C24A.Q0 to     R18C19A.A1 cycle_12
C1TOFCO_DE  ---     0.889     R18C19A.A1 to    R18C19A.FCO SLICE_52
ROUTE         1     0.000    R18C19A.FCO to    R18C19B.FCI n2261
FCITOFCO_D  ---     0.162    R18C19B.FCI to    R18C19B.FCO SLICE_51
ROUTE         1     0.000    R18C19B.FCO to    R18C19C.FCI n2262
FCITOFCO_D  ---     0.162    R18C19C.FCI to    R18C19C.FCO SLICE_50
ROUTE         1     0.000    R18C19C.FCO to    R18C19D.FCI n2263
FCITOFCO_D  ---     0.162    R18C19D.FCI to    R18C19D.FCO SLICE_49
ROUTE         1     0.000    R18C19D.FCO to    R18C20A.FCI n2264
FCITOFCO_D  ---     0.162    R18C20A.FCI to    R18C20A.FCO SLICE_48
ROUTE         1     0.000    R18C20A.FCO to    R18C20B.FCI n2265
FCITOF0_DE  ---     0.585    R18C20B.FCI to     R18C20B.F0 SLICE_47
ROUTE         1     1.726     R18C20B.F0 to     R17C19C.A1 cnt2_16_N_147_13
C1TOFCO_DE  ---     0.889     R17C19C.A1 to    R17C19C.FCO SLICE_25
ROUTE         1     0.000    R17C19C.FCO to    R17C19D.FCI n2168
FCITOFCO_D  ---     0.162    R17C19D.FCI to    R17C19D.FCO SLICE_24
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI n2169
FCITOFCO_D  ---     0.162    R17C20A.FCI to    R17C20A.FCO SLICE_12
ROUTE         1     0.000    R17C20A.FCO to    R17C20B.FCI n2170
FCITOF1_DE  ---     0.643    R17C20B.FCI to     R17C20B.F1 SLICE_2
ROUTE        20     1.518     R17C20B.F1 to     R16C19B.B0 cnt2_16__N_146
C0TOFCO_DE  ---     1.023     R16C19B.B0 to    R16C19B.FCO SLICE_20
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI n2225
FCITOFCO_D  ---     0.162    R16C19C.FCI to    R16C19C.FCO SLICE_19
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI n2226
FCITOFCO_D  ---     0.162    R16C19D.FCI to    R16C19D.FCO SLICE_18
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI n2227
FCITOFCO_D  ---     0.162    R16C20A.FCI to    R16C20A.FCO SLICE_17
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI n2228
FCITOFCO_D  ---     0.162    R16C20B.FCI to    R16C20B.FCO SLICE_16
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI n2229
FCITOFCO_D  ---     0.162    R16C20C.FCI to    R16C20C.FCO SLICE_15
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI n2230
FCITOF1_DE  ---     0.643    R16C20D.FCI to     R16C20D.F1 SLICE_14
ROUTE         1     1.336     R16C20D.F1 to     R17C21D.B0 n76
CTOF_DEL    ---     0.495     R17C21D.B0 to     R17C21D.F0 SLICE_177
ROUTE         1     0.000     R17C21D.F0 to    R17C21D.DI0 n1495 (to clk_c)
                  --------
                   15.666   (47.2% logic, 52.8% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_179:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     3.044       C1.PADDI to    R16C24A.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_177:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     3.044       C1.PADDI to    R17C21D.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 67.521ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cycle_pulse_271__i1  (from clk_c +)
   Destination:    FF         Data in        cnt2_270__i14  (to clk_c +)

   Delay:              15.646ns  (46.4% logic, 53.6% route), 19 logic levels.

 Constraint Details:

     15.646ns physical path delay SLICE_179 to SLICE_177 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 83.167ns) by 67.521ns

 Physical Path Details:

      Data path SLICE_179 to SLICE_177:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C24A.CLK to     R16C24A.Q0 SLICE_179 (from clk_c)
ROUTE        47     3.685     R16C24A.Q0 to     R18C19A.A1 cycle_12
C1TOFCO_DE  ---     0.889     R18C19A.A1 to    R18C19A.FCO SLICE_52
ROUTE         1     0.000    R18C19A.FCO to    R18C19B.FCI n2261
FCITOFCO_D  ---     0.162    R18C19B.FCI to    R18C19B.FCO SLICE_51
ROUTE         1     0.000    R18C19B.FCO to    R18C19C.FCI n2262
FCITOFCO_D  ---     0.162    R18C19C.FCI to    R18C19C.FCO SLICE_50
ROUTE         1     0.000    R18C19C.FCO to    R18C19D.FCI n2263
FCITOFCO_D  ---     0.162    R18C19D.FCI to    R18C19D.FCO SLICE_49
ROUTE         1     0.000    R18C19D.FCO to    R18C20A.FCI n2264
FCITOFCO_D  ---     0.162    R18C20A.FCI to    R18C20A.FCO SLICE_48
ROUTE         1     0.000    R18C20A.FCO to    R18C20B.FCI n2265
FCITOFCO_D  ---     0.162    R18C20B.FCI to    R18C20B.FCO SLICE_47
ROUTE         1     0.000    R18C20B.FCO to    R18C20C.FCI n2266
FCITOF0_DE  ---     0.585    R18C20C.FCI to     R18C20C.F0 SLICE_46
ROUTE         1     1.840     R18C20C.F0 to     R17C19D.A1 cnt2_16_N_147_15
C1TOFCO_DE  ---     0.889     R17C19D.A1 to    R17C19D.FCO SLICE_24
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI n2169
FCITOFCO_D  ---     0.162    R17C20A.FCI to    R17C20A.FCO SLICE_12
ROUTE         1     0.000    R17C20A.FCO to    R17C20B.FCI n2170
FCITOF1_DE  ---     0.643    R17C20B.FCI to     R17C20B.F1 SLICE_2
ROUTE        20     1.518     R17C20B.F1 to     R16C19B.B1 cnt2_16__N_146
C1TOFCO_DE  ---     0.889     R16C19B.B1 to    R16C19B.FCO SLICE_20
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI n2225
FCITOFCO_D  ---     0.162    R16C19C.FCI to    R16C19C.FCO SLICE_19
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI n2226
FCITOFCO_D  ---     0.162    R16C19D.FCI to    R16C19D.FCO SLICE_18
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI n2227
FCITOFCO_D  ---     0.162    R16C20A.FCI to    R16C20A.FCO SLICE_17
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI n2228
FCITOFCO_D  ---     0.162    R16C20B.FCI to    R16C20B.FCO SLICE_16
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI n2229
FCITOFCO_D  ---     0.162    R16C20C.FCI to    R16C20C.FCO SLICE_15
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI n2230
FCITOF1_DE  ---     0.643    R16C20D.FCI to     R16C20D.F1 SLICE_14
ROUTE         1     1.336     R16C20D.F1 to     R17C21D.B0 n76
CTOF_DEL    ---     0.495     R17C21D.B0 to     R17C21D.F0 SLICE_177
ROUTE         1     0.000     R17C21D.F0 to    R17C21D.DI0 n1495 (to clk_c)
                  --------
                   15.646   (46.4% logic, 53.6% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_179:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     3.044       C1.PADDI to    R16C24A.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_177:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     3.044       C1.PADDI to    R17C21D.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

Report:   58.323MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY 12.000000 MHz ;               |   12.000 MHz|   58.323 MHz|   8  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 6 clocks:

Clock Domain: key_menu1   Source: SLICE_182.F0   Loads: 1
   Covered under: FREQUENCY 12.000000 MHz ;

Clock Domain: clk_c   Source: clk.PAD   Loads: 80
   Covered under: FREQUENCY 12.000000 MHz ;

   Data transfers from:
   Clock Domain: key_menu1   Source: SLICE_182.F0
      Covered under: FREQUENCY 12.000000 MHz ;   Transfers: 1

   Clock Domain: clk0   Source: SLICE_163.Q0
      Covered under: FREQUENCY 12.000000 MHz ;   Transfers: 1

   Clock Domain: P3/keysamplerpulse   Source: P3/SLICE_72.F0
      Covered under: FREQUENCY 12.000000 MHz ;   Transfers: 3

   Clock Domain: P2/keysamplerpulse   Source: P2/SLICE_119.F0
      Covered under: FREQUENCY 12.000000 MHz ;   Transfers: 3

Clock Domain: clk0   Source: SLICE_163.Q0   Loads: 5
   Covered under: FREQUENCY 12.000000 MHz ;

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY 12.000000 MHz ;   Transfers: 47

Clock Domain: P3/keysamplerpulse   Source: P3/SLICE_72.F0   Loads: 19
   Covered under: FREQUENCY 12.000000 MHz ;

Clock Domain: P2/keysamplerpulse   Source: P2/SLICE_119.F0   Loads: 19
   Covered under: FREQUENCY 12.000000 MHz ;

Clock Domain: P1/keysamplerpulse   Source: P1/SLICE_107.F0   Loads: 19
   Covered under: FREQUENCY 12.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 51417 paths, 6 nets, and 1200 connections (98.93% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Tue Nov 17 21:10:12 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o led_shining_impl1.twr -gui -msgset C:/Users/10352/vhdl-labs/lab2_led_shining/promote.xml led_shining_impl1.ncd led_shining_impl1.prf 
Design file:     led_shining_impl1.ncd
Preference file: led_shining_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY 12.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.017ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt2_270__i1  (from clk_c +)
   Destination:    FF         Data in        direction_95  (to clk0 +)

   Delay:               0.780ns  (42.9% logic, 57.1% route), 3 logic levels.

 Constraint Details:

      0.780ns physical path delay SLICE_20 to SLICE_181 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.776ns skew requirement (totaling 0.763ns) by 0.017ns

 Physical Path Details:

      Data path SLICE_20 to SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C19B.CLK to     R16C19B.Q0 SLICE_20 (from clk_c)
ROUTE         3     0.226     R16C19B.Q0 to     R16C21D.B1 cnt2_1
CTOF_DEL    ---     0.101     R16C21D.B1 to     R16C21D.F1 SLICE_192
ROUTE        15     0.219     R16C21D.F1 to     R16C21C.A0 n2420
CTOF_DEL    ---     0.101     R16C21C.A0 to     R16C21C.F0 SLICE_181
ROUTE         1     0.000     R16C21C.F0 to    R16C21C.DI0 direction_N_180 (to clk0)
                  --------
                    0.780   (42.9% logic, 57.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        80     1.116       C1.PADDI to    R16C19B.CLK clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path clk to SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        80     1.116       C1.PADDI to    R12C17C.CLK clk_c
REG_DEL     ---     0.154    R12C17C.CLK to     R12C17C.Q0 SLICE_163
ROUTE         5     0.622     R12C17C.Q0 to    R16C21C.CLK clk0
                  --------
                    2.374   (26.8% logic, 73.2% route), 2 logic levels.


Passed: The following path meets requirements by 0.040ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt2_270__i10  (from clk_c +)
   Destination:    FF         Data in        direction_95  (to clk0 +)

   Delay:               0.803ns  (41.7% logic, 58.3% route), 3 logic levels.

 Constraint Details:

      0.803ns physical path delay SLICE_175 to SLICE_181 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.776ns skew requirement (totaling 0.763ns) by 0.040ns

 Physical Path Details:

      Data path SLICE_175 to SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C20D.CLK to     R15C20D.Q0 SLICE_175 (from clk_c)
ROUTE         5     0.249     R15C20D.Q0 to     R16C21D.C1 cnt2_10
CTOF_DEL    ---     0.101     R16C21D.C1 to     R16C21D.F1 SLICE_192
ROUTE        15     0.219     R16C21D.F1 to     R16C21C.A0 n2420
CTOF_DEL    ---     0.101     R16C21C.A0 to     R16C21C.F0 SLICE_181
ROUTE         1     0.000     R16C21C.F0 to    R16C21C.DI0 direction_N_180 (to clk0)
                  --------
                    0.803   (41.7% logic, 58.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        80     1.116       C1.PADDI to    R15C20D.CLK clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path clk to SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        80     1.116       C1.PADDI to    R12C17C.CLK clk_c
REG_DEL     ---     0.154    R12C17C.CLK to     R12C17C.Q0 SLICE_163
ROUTE         5     0.622     R12C17C.Q0 to    R16C21C.CLK clk0
                  --------
                    2.374   (26.8% logic, 73.2% route), 2 logic levels.


Passed: The following path meets requirements by 0.168ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt2_270__i4  (from clk_c +)
   Destination:    FF         Data in        direction_95  (to clk0 +)

   Delay:               0.931ns  (46.8% logic, 53.2% route), 4 logic levels.

 Constraint Details:

      0.931ns physical path delay SLICE_172 to SLICE_181 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.776ns skew requirement (totaling 0.763ns) by 0.168ns

 Physical Path Details:

      Data path SLICE_172 to SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C20C.CLK to     R17C20C.Q0 SLICE_172 (from clk_c)
ROUTE         4     0.141     R17C20C.Q0 to     R17C21A.C0 cnt2_4
CTOF_DEL    ---     0.101     R17C21A.C0 to     R17C21A.F0 SLICE_203
ROUTE         1     0.135     R17C21A.F0 to     R16C21D.D1 n4
CTOF_DEL    ---     0.101     R16C21D.D1 to     R16C21D.F1 SLICE_192
ROUTE        15     0.219     R16C21D.F1 to     R16C21C.A0 n2420
CTOF_DEL    ---     0.101     R16C21C.A0 to     R16C21C.F0 SLICE_181
ROUTE         1     0.000     R16C21C.F0 to    R16C21C.DI0 direction_N_180 (to clk0)
                  --------
                    0.931   (46.8% logic, 53.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_172:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        80     1.116       C1.PADDI to    R17C20C.CLK clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path clk to SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        80     1.116       C1.PADDI to    R12C17C.CLK clk_c
REG_DEL     ---     0.154    R12C17C.CLK to     R12C17C.Q0 SLICE_163
ROUTE         5     0.622     R12C17C.Q0 to    R16C21C.CLK clk0
                  --------
                    2.374   (26.8% logic, 73.2% route), 2 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              P3/keystore_i0  (from P3/keysamplerpulse +)
   Destination:    FF         Data in        P3/keystore_i1  (to P3/keysamplerpulse +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay P3/SLICE_161 to P3/SLICE_161 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path P3/SLICE_161 to P3/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C25B.CLK to     R16C25B.Q0 P3/SLICE_161 (from P3/keysamplerpulse)
ROUTE         3     0.154     R16C25B.Q0 to     R16C25B.M1 P3/keystore_0 (to P3/keysamplerpulse)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path P3/SLICE_72 to P3/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.786     R12C15A.F0 to    R16C25B.CLK P3/keysamplerpulse
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path P3/SLICE_72 to P3/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.786     R12C15A.F0 to    R16C25B.CLK P3/keysamplerpulse
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.309ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              P1/keystore_i0  (from P1/keysamplerpulse +)
   Destination:    FF         Data in        P1/keystore_i1  (to P1/keysamplerpulse +)

   Delay:               0.290ns  (45.9% logic, 54.1% route), 1 logic levels.

 Constraint Details:

      0.290ns physical path delay P1/SLICE_157 to P1/SLICE_157 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.309ns

 Physical Path Details:

      Data path P1/SLICE_157 to P1/SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C19B.CLK to     R13C19B.Q0 P1/SLICE_157 (from P1/keysamplerpulse)
ROUTE         2     0.157     R13C19B.Q0 to     R13C19B.M1 P1/keystore_0 (to P1/keysamplerpulse)
                  --------
                    0.290   (45.9% logic, 54.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path P1/SLICE_107 to P1/SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     1.068     R20C15A.F0 to    R13C19B.CLK P1/keysamplerpulse
                  --------
                    1.068   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path P1/SLICE_107 to P1/SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     1.068     R20C15A.F0 to    R13C19B.CLK P1/keysamplerpulse
                  --------
                    1.068   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.313ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              P2/keystore_i0  (from P2/keysamplerpulse +)
   Destination:    FF         Data in        P2/keystore_i1  (to P2/keysamplerpulse +)

   Delay:               0.294ns  (45.2% logic, 54.8% route), 1 logic levels.

 Constraint Details:

      0.294ns physical path delay P2/SLICE_159 to P2/SLICE_159 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.313ns

 Physical Path Details:

      Data path P2/SLICE_159 to P2/SLICE_159:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C23B.CLK to     R14C23B.Q0 P2/SLICE_159 (from P2/keysamplerpulse)
ROUTE         3     0.161     R14C23B.Q0 to     R14C23B.M1 P2/keystore_0 (to P2/keysamplerpulse)
                  --------
                    0.294   (45.2% logic, 54.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path P2/SLICE_119 to P2/SLICE_159:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.897     R13C15A.F0 to    R14C23B.CLK P2/keysamplerpulse
                  --------
                    0.897   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path P2/SLICE_119 to P2/SLICE_159:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.897     R13C15A.F0 to    R14C23B.CLK P2/keysamplerpulse
                  --------
                    0.897   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.352ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pulse_out_96  (from clk0 -)
   Destination:    FF         Data in        display_97  (to clk0 -)

   Delay:               0.484ns  (27.5% logic, 72.5% route), 1 logic levels.

 Constraint Details:

      0.484ns physical path delay SLICE_187 to SLICE_182 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.151ns skew requirement (totaling 0.132ns) by 0.352ns

 Physical Path Details:

      Data path SLICE_187 to SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C21D.CLK to     R14C21D.Q0 SLICE_187 (from clk0)
ROUTE         2     0.351     R14C21D.Q0 to     R13C19A.M0 pulse_out_c (to clk0)
                  --------
                    0.484   (27.5% logic, 72.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_163 to SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.471     R12C17C.Q0 to    R14C21D.CLK clk0
                  --------
                    0.471   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_163 to SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.622     R12C17C.Q0 to    R13C19A.CLK clk0
                  --------
                    0.622   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.357ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt2_270__i6  (from clk_c +)
   Destination:    FF         Data in        direction_95  (to clk0 +)

   Delay:               1.120ns  (38.9% logic, 61.1% route), 4 logic levels.

 Constraint Details:

      1.120ns physical path delay SLICE_173 to SLICE_181 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.776ns skew requirement (totaling 0.763ns) by 0.357ns

 Physical Path Details:

      Data path SLICE_173 to SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C20B.CLK to     R15C20B.Q0 SLICE_173 (from clk_c)
ROUTE         5     0.330     R15C20B.Q0 to     R17C21A.D0 cnt2_6
CTOF_DEL    ---     0.101     R17C21A.D0 to     R17C21A.F0 SLICE_203
ROUTE         1     0.135     R17C21A.F0 to     R16C21D.D1 n4
CTOF_DEL    ---     0.101     R16C21D.D1 to     R16C21D.F1 SLICE_192
ROUTE        15     0.219     R16C21D.F1 to     R16C21C.A0 n2420
CTOF_DEL    ---     0.101     R16C21C.A0 to     R16C21C.F0 SLICE_181
ROUTE         1     0.000     R16C21C.F0 to    R16C21C.DI0 direction_N_180 (to clk0)
                  --------
                    1.120   (38.9% logic, 61.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        80     1.116       C1.PADDI to    R15C20B.CLK clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path clk to SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI clk
ROUTE        80     1.116       C1.PADDI to    R12C17C.CLK clk_c
REG_DEL     ---     0.154    R12C17C.CLK to     R12C17C.Q0 SLICE_163
ROUTE         5     0.622     R12C17C.Q0 to    R16C21C.CLK clk0
                  --------
                    2.374   (26.8% logic, 73.2% route), 2 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              P3/keysamplerpulsecnt_272__i5  (from clk_c +)
   Destination:    FF         Data in        P3/keysamplerpulsecnt_272__i5  (to clk_c +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay P3/SLICE_68 to P3/SLICE_68 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path P3/SLICE_68 to P3/SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C11D.CLK to     R10C11D.Q0 P3/SLICE_68 (from clk_c)
ROUTE         1     0.130     R10C11D.Q0 to     R10C11D.A0 P3/n27
CTOF_DEL    ---     0.101     R10C11D.A0 to     R10C11D.F0 P3/SLICE_68
ROUTE         1     0.000     R10C11D.F0 to    R10C11D.DI0 P3/n160 (to clk_c)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to P3/SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     1.116       C1.PADDI to    R10C11D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to P3/SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     1.116       C1.PADDI to    R10C11D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              P1/keysamplerpulsecnt_274__i5  (from clk_c +)
   Destination:    FF         Data in        P1/keysamplerpulsecnt_274__i5  (to clk_c +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay P1/SLICE_98 to P1/SLICE_98 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path P1/SLICE_98 to P1/SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C11D.CLK to     R19C11D.Q0 P1/SLICE_98 (from clk_c)
ROUTE         1     0.130     R19C11D.Q0 to     R19C11D.A0 P1/n27
CTOF_DEL    ---     0.101     R19C11D.A0 to     R19C11D.F0 P1/SLICE_98
ROUTE         1     0.000     R19C11D.F0 to    R19C11D.DI0 P1/n160 (to clk_c)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to P1/SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     1.116       C1.PADDI to    R19C11D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to P1/SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     1.116       C1.PADDI to    R19C11D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY 12.000000 MHz ;               |            -|            -|   3  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 6 clocks:

Clock Domain: key_menu1   Source: SLICE_182.F0   Loads: 1
   Covered under: FREQUENCY 12.000000 MHz ;

Clock Domain: clk_c   Source: clk.PAD   Loads: 80
   Covered under: FREQUENCY 12.000000 MHz ;

   Data transfers from:
   Clock Domain: key_menu1   Source: SLICE_182.F0
      Covered under: FREQUENCY 12.000000 MHz ;   Transfers: 1

   Clock Domain: clk0   Source: SLICE_163.Q0
      Covered under: FREQUENCY 12.000000 MHz ;   Transfers: 1

   Clock Domain: P3/keysamplerpulse   Source: P3/SLICE_72.F0
      Covered under: FREQUENCY 12.000000 MHz ;   Transfers: 3

   Clock Domain: P2/keysamplerpulse   Source: P2/SLICE_119.F0
      Covered under: FREQUENCY 12.000000 MHz ;   Transfers: 3

Clock Domain: clk0   Source: SLICE_163.Q0   Loads: 5
   Covered under: FREQUENCY 12.000000 MHz ;

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY 12.000000 MHz ;   Transfers: 47

Clock Domain: P3/keysamplerpulse   Source: P3/SLICE_72.F0   Loads: 19
   Covered under: FREQUENCY 12.000000 MHz ;

Clock Domain: P2/keysamplerpulse   Source: P2/SLICE_119.F0   Loads: 19
   Covered under: FREQUENCY 12.000000 MHz ;

Clock Domain: P1/keysamplerpulse   Source: P1/SLICE_107.F0   Loads: 19
   Covered under: FREQUENCY 12.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 51417 paths, 6 nets, and 1199 connections (98.85% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
