//
// Copyright (c) 2012 NVIDIA Corporation.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// Redistributions of source code must retain the above copyright notice,
// this list of conditions and the following disclaimer.
//
// Redistributions in binary form must reproduce the above copyright notice,
// this list of conditions and the following disclaimer in the documentation
// and/or other materials provided with the distribution.
//
// Neither the name of the NVIDIA Corporation nor the names of its contributors
// may be used to endorse or promote products derived from this software
// without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARHOST1X_SYNC_H_INC_
#define ___ARHOST1X_SYNC_H_INC_

// Register HOST1X_SYNC_INTSTATUS_0
#define HOST1X_SYNC_INTSTATUS_0                 _MK_ADDR_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_SECURE                  0x0
#define HOST1X_SYNC_INTSTATUS_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_INTSTATUS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_RESET_MASK                      _MK_MASK_CONST(0xc018177d)
#define HOST1X_SYNC_INTSTATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_READ_MASK                       _MK_MASK_CONST(0xc018177d)
#define HOST1X_SYNC_INTSTATUS_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_DISPLAY_INT_SHIFT                       _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_INTSTATUS_0_DISPLAY_INT_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTSTATUS_0_DISPLAY_INT_SHIFT)
#define HOST1X_SYNC_INTSTATUS_0_DISPLAY_INT_RANGE                       8:8
#define HOST1X_SYNC_INTSTATUS_0_DISPLAY_INT_WOFFSET                     0x0
#define HOST1X_SYNC_INTSTATUS_0_DISPLAY_INT_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_DISPLAY_INT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTSTATUS_0_DISPLAY_INT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_DISPLAY_INT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_DISPLAY_INT_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTSTATUS_0_DISPLAY_INT_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTSTATUS_0_DISPLAYB_INT_SHIFT                      _MK_SHIFT_CONST(9)
#define HOST1X_SYNC_INTSTATUS_0_DISPLAYB_INT_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTSTATUS_0_DISPLAYB_INT_SHIFT)
#define HOST1X_SYNC_INTSTATUS_0_DISPLAYB_INT_RANGE                      9:9
#define HOST1X_SYNC_INTSTATUS_0_DISPLAYB_INT_WOFFSET                    0x0
#define HOST1X_SYNC_INTSTATUS_0_DISPLAYB_INT_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_DISPLAYB_INT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTSTATUS_0_DISPLAYB_INT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_DISPLAYB_INT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_DISPLAYB_INT_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTSTATUS_0_DISPLAYB_INT_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTSTATUS_0_EPP_INT_SHIFT                   _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_INTSTATUS_0_EPP_INT_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTSTATUS_0_EPP_INT_SHIFT)
#define HOST1X_SYNC_INTSTATUS_0_EPP_INT_RANGE                   3:3
#define HOST1X_SYNC_INTSTATUS_0_EPP_INT_WOFFSET                 0x0
#define HOST1X_SYNC_INTSTATUS_0_EPP_INT_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_EPP_INT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTSTATUS_0_EPP_INT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_EPP_INT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_EPP_INT_NOT_PENDING                     _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTSTATUS_0_EPP_INT_PENDING                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTSTATUS_0_GR3D_INT_SHIFT                  _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_INTSTATUS_0_GR3D_INT_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTSTATUS_0_GR3D_INT_SHIFT)
#define HOST1X_SYNC_INTSTATUS_0_GR3D_INT_RANGE                  6:6
#define HOST1X_SYNC_INTSTATUS_0_GR3D_INT_WOFFSET                        0x0
#define HOST1X_SYNC_INTSTATUS_0_GR3D_INT_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_GR3D_INT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTSTATUS_0_GR3D_INT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_GR3D_INT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_GR3D_INT_NOT_PENDING                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTSTATUS_0_GR3D_INT_PENDING                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTSTATUS_0_ISP_INT_SHIFT                   _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_INTSTATUS_0_ISP_INT_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTSTATUS_0_ISP_INT_SHIFT)
#define HOST1X_SYNC_INTSTATUS_0_ISP_INT_RANGE                   4:4
#define HOST1X_SYNC_INTSTATUS_0_ISP_INT_WOFFSET                 0x0
#define HOST1X_SYNC_INTSTATUS_0_ISP_INT_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_ISP_INT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTSTATUS_0_ISP_INT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_ISP_INT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_ISP_INT_NOT_PENDING                     _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTSTATUS_0_ISP_INT_PENDING                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTSTATUS_0_DSI_INT_SHIFT                   _MK_SHIFT_CONST(12)
#define HOST1X_SYNC_INTSTATUS_0_DSI_INT_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTSTATUS_0_DSI_INT_SHIFT)
#define HOST1X_SYNC_INTSTATUS_0_DSI_INT_RANGE                   12:12
#define HOST1X_SYNC_INTSTATUS_0_DSI_INT_WOFFSET                 0x0
#define HOST1X_SYNC_INTSTATUS_0_DSI_INT_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_DSI_INT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTSTATUS_0_DSI_INT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_DSI_INT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_DSI_INT_NOT_PENDING                     _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTSTATUS_0_DSI_INT_PENDING                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTSTATUS_0_HDMI_INT_SHIFT                  _MK_SHIFT_CONST(10)
#define HOST1X_SYNC_INTSTATUS_0_HDMI_INT_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTSTATUS_0_HDMI_INT_SHIFT)
#define HOST1X_SYNC_INTSTATUS_0_HDMI_INT_RANGE                  10:10
#define HOST1X_SYNC_INTSTATUS_0_HDMI_INT_WOFFSET                        0x0
#define HOST1X_SYNC_INTSTATUS_0_HDMI_INT_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_HDMI_INT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTSTATUS_0_HDMI_INT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_HDMI_INT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_HDMI_INT_NOT_PENDING                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTSTATUS_0_HDMI_INT_PENDING                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTSTATUS_0_VI_INT_SHIFT                    _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_INTSTATUS_0_VI_INT_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTSTATUS_0_VI_INT_SHIFT)
#define HOST1X_SYNC_INTSTATUS_0_VI_INT_RANGE                    2:2
#define HOST1X_SYNC_INTSTATUS_0_VI_INT_WOFFSET                  0x0
#define HOST1X_SYNC_INTSTATUS_0_VI_INT_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_VI_INT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTSTATUS_0_VI_INT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_VI_INT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_VI_INT_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTSTATUS_0_VI_INT_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTSTATUS_0_GR2D_INT_SHIFT                  _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_INTSTATUS_0_GR2D_INT_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTSTATUS_0_GR2D_INT_SHIFT)
#define HOST1X_SYNC_INTSTATUS_0_GR2D_INT_RANGE                  5:5
#define HOST1X_SYNC_INTSTATUS_0_GR2D_INT_WOFFSET                        0x0
#define HOST1X_SYNC_INTSTATUS_0_GR2D_INT_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_GR2D_INT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTSTATUS_0_GR2D_INT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_GR2D_INT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_GR2D_INT_NOT_PENDING                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTSTATUS_0_GR2D_INT_PENDING                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTSTATUS_0_MSENC_INT_SHIFT                 _MK_SHIFT_CONST(19)
#define HOST1X_SYNC_INTSTATUS_0_MSENC_INT_FIELD                 _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTSTATUS_0_MSENC_INT_SHIFT)
#define HOST1X_SYNC_INTSTATUS_0_MSENC_INT_RANGE                 19:19
#define HOST1X_SYNC_INTSTATUS_0_MSENC_INT_WOFFSET                       0x0
#define HOST1X_SYNC_INTSTATUS_0_MSENC_INT_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_MSENC_INT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTSTATUS_0_MSENC_INT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_MSENC_INT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_MSENC_INT_NOT_PENDING                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTSTATUS_0_MSENC_INT_PENDING                       _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTSTATUS_0_TSEC_INT_SHIFT                  _MK_SHIFT_CONST(20)
#define HOST1X_SYNC_INTSTATUS_0_TSEC_INT_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTSTATUS_0_TSEC_INT_SHIFT)
#define HOST1X_SYNC_INTSTATUS_0_TSEC_INT_RANGE                  20:20
#define HOST1X_SYNC_INTSTATUS_0_TSEC_INT_WOFFSET                        0x0
#define HOST1X_SYNC_INTSTATUS_0_TSEC_INT_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_TSEC_INT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTSTATUS_0_TSEC_INT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_TSEC_INT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_TSEC_INT_NOT_PENDING                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTSTATUS_0_TSEC_INT_PENDING                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTSTATUS_0_HOST_INT_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_INTSTATUS_0_HOST_INT_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTSTATUS_0_HOST_INT_SHIFT)
#define HOST1X_SYNC_INTSTATUS_0_HOST_INT_RANGE                  0:0
#define HOST1X_SYNC_INTSTATUS_0_HOST_INT_WOFFSET                        0x0
#define HOST1X_SYNC_INTSTATUS_0_HOST_INT_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_HOST_INT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTSTATUS_0_HOST_INT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_HOST_INT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_HOST_INT_NOT_PENDING                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTSTATUS_0_HOST_INT_PENDING                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU0_INT_SHIFT                   _MK_SHIFT_CONST(30)
#define HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU0_INT_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU0_INT_SHIFT)
#define HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU0_INT_RANGE                   30:30
#define HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU0_INT_WOFFSET                 0x0
#define HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU0_INT_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU0_INT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU0_INT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU0_INT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU0_INT_NOT_PENDING                     _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU0_INT_PENDING                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU1_INT_SHIFT                   _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU1_INT_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU1_INT_SHIFT)
#define HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU1_INT_RANGE                   31:31
#define HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU1_INT_WOFFSET                 0x0
#define HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU1_INT_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU1_INT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU1_INT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU1_INT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU1_INT_NOT_PENDING                     _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU1_INT_PENDING                 _MK_ENUM_CONST(1)


// Register HOST1X_SYNC_INTMASK_0
#define HOST1X_SYNC_INTMASK_0                   _MK_ADDR_CONST(0x4)
#define HOST1X_SYNC_INTMASK_0_SECURE                    0x0
#define HOST1X_SYNC_INTMASK_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_INTMASK_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTMASK_0_RESET_MASK                        _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_INTMASK_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTMASK_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTMASK_0_READ_MASK                         _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_INTMASK_0_WRITE_MASK                        _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_INTMASK_0_CPU0_INT_MASK_ALL_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_INTMASK_0_CPU0_INT_MASK_ALL_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTMASK_0_CPU0_INT_MASK_ALL_SHIFT)
#define HOST1X_SYNC_INTMASK_0_CPU0_INT_MASK_ALL_RANGE                   0:0
#define HOST1X_SYNC_INTMASK_0_CPU0_INT_MASK_ALL_WOFFSET                 0x0
#define HOST1X_SYNC_INTMASK_0_CPU0_INT_MASK_ALL_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTMASK_0_CPU0_INT_MASK_ALL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTMASK_0_CPU0_INT_MASK_ALL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTMASK_0_CPU0_INT_MASK_ALL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTMASK_0_CPU0_INT_MASK_ALL_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTMASK_0_CPU0_INT_MASK_ALL_ENABLE                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTMASK_0_CPU1_INT_MASK_ALL_SHIFT                   _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_INTMASK_0_CPU1_INT_MASK_ALL_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTMASK_0_CPU1_INT_MASK_ALL_SHIFT)
#define HOST1X_SYNC_INTMASK_0_CPU1_INT_MASK_ALL_RANGE                   1:1
#define HOST1X_SYNC_INTMASK_0_CPU1_INT_MASK_ALL_WOFFSET                 0x0
#define HOST1X_SYNC_INTMASK_0_CPU1_INT_MASK_ALL_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTMASK_0_CPU1_INT_MASK_ALL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTMASK_0_CPU1_INT_MASK_ALL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTMASK_0_CPU1_INT_MASK_ALL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTMASK_0_CPU1_INT_MASK_ALL_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTMASK_0_CPU1_INT_MASK_ALL_ENABLE                  _MK_ENUM_CONST(1)


// Register HOST1X_SYNC_INTC0MASK_0
#define HOST1X_SYNC_INTC0MASK_0                 _MK_ADDR_CONST(0x8)
#define HOST1X_SYNC_INTC0MASK_0_SECURE                  0x0
#define HOST1X_SYNC_INTC0MASK_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_INTC0MASK_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_RESET_MASK                      _MK_MASK_CONST(0x18177d)
#define HOST1X_SYNC_INTC0MASK_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_READ_MASK                       _MK_MASK_CONST(0x18177d)
#define HOST1X_SYNC_INTC0MASK_0_WRITE_MASK                      _MK_MASK_CONST(0x18177d)
#define HOST1X_SYNC_INTC0MASK_0_DISPLAY_INT_C0MASK_SHIFT                        _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_INTC0MASK_0_DISPLAY_INT_C0MASK_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC0MASK_0_DISPLAY_INT_C0MASK_SHIFT)
#define HOST1X_SYNC_INTC0MASK_0_DISPLAY_INT_C0MASK_RANGE                        8:8
#define HOST1X_SYNC_INTC0MASK_0_DISPLAY_INT_C0MASK_WOFFSET                      0x0
#define HOST1X_SYNC_INTC0MASK_0_DISPLAY_INT_C0MASK_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_DISPLAY_INT_C0MASK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC0MASK_0_DISPLAY_INT_C0MASK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_DISPLAY_INT_C0MASK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_DISPLAY_INT_C0MASK_DISABLE                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC0MASK_0_DISPLAY_INT_C0MASK_ENABLE                       _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC0MASK_0_DISPLAYB_INT_C0MASK_SHIFT                       _MK_SHIFT_CONST(9)
#define HOST1X_SYNC_INTC0MASK_0_DISPLAYB_INT_C0MASK_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC0MASK_0_DISPLAYB_INT_C0MASK_SHIFT)
#define HOST1X_SYNC_INTC0MASK_0_DISPLAYB_INT_C0MASK_RANGE                       9:9
#define HOST1X_SYNC_INTC0MASK_0_DISPLAYB_INT_C0MASK_WOFFSET                     0x0
#define HOST1X_SYNC_INTC0MASK_0_DISPLAYB_INT_C0MASK_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_DISPLAYB_INT_C0MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC0MASK_0_DISPLAYB_INT_C0MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_DISPLAYB_INT_C0MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_DISPLAYB_INT_C0MASK_DISABLE                     _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC0MASK_0_DISPLAYB_INT_C0MASK_ENABLE                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC0MASK_0_EPP_INT_C0MASK_SHIFT                    _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_INTC0MASK_0_EPP_INT_C0MASK_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC0MASK_0_EPP_INT_C0MASK_SHIFT)
#define HOST1X_SYNC_INTC0MASK_0_EPP_INT_C0MASK_RANGE                    3:3
#define HOST1X_SYNC_INTC0MASK_0_EPP_INT_C0MASK_WOFFSET                  0x0
#define HOST1X_SYNC_INTC0MASK_0_EPP_INT_C0MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_EPP_INT_C0MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC0MASK_0_EPP_INT_C0MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_EPP_INT_C0MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_EPP_INT_C0MASK_DISABLE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC0MASK_0_EPP_INT_C0MASK_ENABLE                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC0MASK_0_GR3D_INT_C0MASK_SHIFT                   _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_INTC0MASK_0_GR3D_INT_C0MASK_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC0MASK_0_GR3D_INT_C0MASK_SHIFT)
#define HOST1X_SYNC_INTC0MASK_0_GR3D_INT_C0MASK_RANGE                   6:6
#define HOST1X_SYNC_INTC0MASK_0_GR3D_INT_C0MASK_WOFFSET                 0x0
#define HOST1X_SYNC_INTC0MASK_0_GR3D_INT_C0MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_GR3D_INT_C0MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC0MASK_0_GR3D_INT_C0MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_GR3D_INT_C0MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_GR3D_INT_C0MASK_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC0MASK_0_GR3D_INT_C0MASK_ENABLE                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC0MASK_0_ISP_INT_C0MASK_SHIFT                    _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_INTC0MASK_0_ISP_INT_C0MASK_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC0MASK_0_ISP_INT_C0MASK_SHIFT)
#define HOST1X_SYNC_INTC0MASK_0_ISP_INT_C0MASK_RANGE                    4:4
#define HOST1X_SYNC_INTC0MASK_0_ISP_INT_C0MASK_WOFFSET                  0x0
#define HOST1X_SYNC_INTC0MASK_0_ISP_INT_C0MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_ISP_INT_C0MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC0MASK_0_ISP_INT_C0MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_ISP_INT_C0MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_ISP_INT_C0MASK_DISABLE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC0MASK_0_ISP_INT_C0MASK_ENABLE                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC0MASK_0_DSI_INT_C0MASK_SHIFT                    _MK_SHIFT_CONST(12)
#define HOST1X_SYNC_INTC0MASK_0_DSI_INT_C0MASK_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC0MASK_0_DSI_INT_C0MASK_SHIFT)
#define HOST1X_SYNC_INTC0MASK_0_DSI_INT_C0MASK_RANGE                    12:12
#define HOST1X_SYNC_INTC0MASK_0_DSI_INT_C0MASK_WOFFSET                  0x0
#define HOST1X_SYNC_INTC0MASK_0_DSI_INT_C0MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_DSI_INT_C0MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC0MASK_0_DSI_INT_C0MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_DSI_INT_C0MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_DSI_INT_C0MASK_DISABLE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC0MASK_0_DSI_INT_C0MASK_ENABLE                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC0MASK_0_HDMI_INT_C0MASK_SHIFT                   _MK_SHIFT_CONST(10)
#define HOST1X_SYNC_INTC0MASK_0_HDMI_INT_C0MASK_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC0MASK_0_HDMI_INT_C0MASK_SHIFT)
#define HOST1X_SYNC_INTC0MASK_0_HDMI_INT_C0MASK_RANGE                   10:10
#define HOST1X_SYNC_INTC0MASK_0_HDMI_INT_C0MASK_WOFFSET                 0x0
#define HOST1X_SYNC_INTC0MASK_0_HDMI_INT_C0MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_HDMI_INT_C0MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC0MASK_0_HDMI_INT_C0MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_HDMI_INT_C0MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_HDMI_INT_C0MASK_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC0MASK_0_HDMI_INT_C0MASK_ENABLE                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC0MASK_0_VI_INT_C0MASK_SHIFT                     _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_INTC0MASK_0_VI_INT_C0MASK_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC0MASK_0_VI_INT_C0MASK_SHIFT)
#define HOST1X_SYNC_INTC0MASK_0_VI_INT_C0MASK_RANGE                     2:2
#define HOST1X_SYNC_INTC0MASK_0_VI_INT_C0MASK_WOFFSET                   0x0
#define HOST1X_SYNC_INTC0MASK_0_VI_INT_C0MASK_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_VI_INT_C0MASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC0MASK_0_VI_INT_C0MASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_VI_INT_C0MASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_VI_INT_C0MASK_DISABLE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC0MASK_0_VI_INT_C0MASK_ENABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC0MASK_0_GR2D_INT_C0MASK_SHIFT                   _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_INTC0MASK_0_GR2D_INT_C0MASK_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC0MASK_0_GR2D_INT_C0MASK_SHIFT)
#define HOST1X_SYNC_INTC0MASK_0_GR2D_INT_C0MASK_RANGE                   5:5
#define HOST1X_SYNC_INTC0MASK_0_GR2D_INT_C0MASK_WOFFSET                 0x0
#define HOST1X_SYNC_INTC0MASK_0_GR2D_INT_C0MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_GR2D_INT_C0MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC0MASK_0_GR2D_INT_C0MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_GR2D_INT_C0MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_GR2D_INT_C0MASK_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC0MASK_0_GR2D_INT_C0MASK_ENABLE                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC0MASK_0_MSENC_INT_C0MASK_SHIFT                  _MK_SHIFT_CONST(19)
#define HOST1X_SYNC_INTC0MASK_0_MSENC_INT_C0MASK_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC0MASK_0_MSENC_INT_C0MASK_SHIFT)
#define HOST1X_SYNC_INTC0MASK_0_MSENC_INT_C0MASK_RANGE                  19:19
#define HOST1X_SYNC_INTC0MASK_0_MSENC_INT_C0MASK_WOFFSET                        0x0
#define HOST1X_SYNC_INTC0MASK_0_MSENC_INT_C0MASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_MSENC_INT_C0MASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC0MASK_0_MSENC_INT_C0MASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_MSENC_INT_C0MASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_MSENC_INT_C0MASK_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC0MASK_0_MSENC_INT_C0MASK_ENABLE                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC0MASK_0_TSEC_INT_C0MASK_SHIFT                   _MK_SHIFT_CONST(20)
#define HOST1X_SYNC_INTC0MASK_0_TSEC_INT_C0MASK_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC0MASK_0_TSEC_INT_C0MASK_SHIFT)
#define HOST1X_SYNC_INTC0MASK_0_TSEC_INT_C0MASK_RANGE                   20:20
#define HOST1X_SYNC_INTC0MASK_0_TSEC_INT_C0MASK_WOFFSET                 0x0
#define HOST1X_SYNC_INTC0MASK_0_TSEC_INT_C0MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_TSEC_INT_C0MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC0MASK_0_TSEC_INT_C0MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_TSEC_INT_C0MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_TSEC_INT_C0MASK_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC0MASK_0_TSEC_INT_C0MASK_ENABLE                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC0MASK_0_HOST_INT_C0MASK_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_INTC0MASK_0_HOST_INT_C0MASK_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC0MASK_0_HOST_INT_C0MASK_SHIFT)
#define HOST1X_SYNC_INTC0MASK_0_HOST_INT_C0MASK_RANGE                   0:0
#define HOST1X_SYNC_INTC0MASK_0_HOST_INT_C0MASK_WOFFSET                 0x0
#define HOST1X_SYNC_INTC0MASK_0_HOST_INT_C0MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_HOST_INT_C0MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC0MASK_0_HOST_INT_C0MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_HOST_INT_C0MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_HOST_INT_C0MASK_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC0MASK_0_HOST_INT_C0MASK_ENABLE                  _MK_ENUM_CONST(1)


// Register HOST1X_SYNC_INTC1MASK_0
#define HOST1X_SYNC_INTC1MASK_0                 _MK_ADDR_CONST(0xc)
#define HOST1X_SYNC_INTC1MASK_0_SECURE                  0x0
#define HOST1X_SYNC_INTC1MASK_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_INTC1MASK_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_RESET_MASK                      _MK_MASK_CONST(0x18177d)
#define HOST1X_SYNC_INTC1MASK_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_READ_MASK                       _MK_MASK_CONST(0x18177d)
#define HOST1X_SYNC_INTC1MASK_0_WRITE_MASK                      _MK_MASK_CONST(0x18177d)
#define HOST1X_SYNC_INTC1MASK_0_DISPLAY_INT_C1MASK_SHIFT                        _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_INTC1MASK_0_DISPLAY_INT_C1MASK_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC1MASK_0_DISPLAY_INT_C1MASK_SHIFT)
#define HOST1X_SYNC_INTC1MASK_0_DISPLAY_INT_C1MASK_RANGE                        8:8
#define HOST1X_SYNC_INTC1MASK_0_DISPLAY_INT_C1MASK_WOFFSET                      0x0
#define HOST1X_SYNC_INTC1MASK_0_DISPLAY_INT_C1MASK_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_DISPLAY_INT_C1MASK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC1MASK_0_DISPLAY_INT_C1MASK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_DISPLAY_INT_C1MASK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_DISPLAY_INT_C1MASK_DISABLE                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC1MASK_0_DISPLAY_INT_C1MASK_ENABLE                       _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC1MASK_0_DISPLAYB_INT_C1MASK_SHIFT                       _MK_SHIFT_CONST(9)
#define HOST1X_SYNC_INTC1MASK_0_DISPLAYB_INT_C1MASK_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC1MASK_0_DISPLAYB_INT_C1MASK_SHIFT)
#define HOST1X_SYNC_INTC1MASK_0_DISPLAYB_INT_C1MASK_RANGE                       9:9
#define HOST1X_SYNC_INTC1MASK_0_DISPLAYB_INT_C1MASK_WOFFSET                     0x0
#define HOST1X_SYNC_INTC1MASK_0_DISPLAYB_INT_C1MASK_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_DISPLAYB_INT_C1MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC1MASK_0_DISPLAYB_INT_C1MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_DISPLAYB_INT_C1MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_DISPLAYB_INT_C1MASK_DISABLE                     _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC1MASK_0_DISPLAYB_INT_C1MASK_ENABLE                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC1MASK_0_EPP_INT_C1MASK_SHIFT                    _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_INTC1MASK_0_EPP_INT_C1MASK_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC1MASK_0_EPP_INT_C1MASK_SHIFT)
#define HOST1X_SYNC_INTC1MASK_0_EPP_INT_C1MASK_RANGE                    3:3
#define HOST1X_SYNC_INTC1MASK_0_EPP_INT_C1MASK_WOFFSET                  0x0
#define HOST1X_SYNC_INTC1MASK_0_EPP_INT_C1MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_EPP_INT_C1MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC1MASK_0_EPP_INT_C1MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_EPP_INT_C1MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_EPP_INT_C1MASK_DISABLE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC1MASK_0_EPP_INT_C1MASK_ENABLE                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC1MASK_0_GR3D_INT_C1MASK_SHIFT                   _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_INTC1MASK_0_GR3D_INT_C1MASK_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC1MASK_0_GR3D_INT_C1MASK_SHIFT)
#define HOST1X_SYNC_INTC1MASK_0_GR3D_INT_C1MASK_RANGE                   6:6
#define HOST1X_SYNC_INTC1MASK_0_GR3D_INT_C1MASK_WOFFSET                 0x0
#define HOST1X_SYNC_INTC1MASK_0_GR3D_INT_C1MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_GR3D_INT_C1MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC1MASK_0_GR3D_INT_C1MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_GR3D_INT_C1MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_GR3D_INT_C1MASK_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC1MASK_0_GR3D_INT_C1MASK_ENABLE                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC1MASK_0_ISP_INT_C1MASK_SHIFT                    _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_INTC1MASK_0_ISP_INT_C1MASK_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC1MASK_0_ISP_INT_C1MASK_SHIFT)
#define HOST1X_SYNC_INTC1MASK_0_ISP_INT_C1MASK_RANGE                    4:4
#define HOST1X_SYNC_INTC1MASK_0_ISP_INT_C1MASK_WOFFSET                  0x0
#define HOST1X_SYNC_INTC1MASK_0_ISP_INT_C1MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_ISP_INT_C1MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC1MASK_0_ISP_INT_C1MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_ISP_INT_C1MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_ISP_INT_C1MASK_DISABLE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC1MASK_0_ISP_INT_C1MASK_ENABLE                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC1MASK_0_DSI_INT_C1MASK_SHIFT                    _MK_SHIFT_CONST(12)
#define HOST1X_SYNC_INTC1MASK_0_DSI_INT_C1MASK_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC1MASK_0_DSI_INT_C1MASK_SHIFT)
#define HOST1X_SYNC_INTC1MASK_0_DSI_INT_C1MASK_RANGE                    12:12
#define HOST1X_SYNC_INTC1MASK_0_DSI_INT_C1MASK_WOFFSET                  0x0
#define HOST1X_SYNC_INTC1MASK_0_DSI_INT_C1MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_DSI_INT_C1MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC1MASK_0_DSI_INT_C1MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_DSI_INT_C1MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_DSI_INT_C1MASK_DISABLE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC1MASK_0_DSI_INT_C1MASK_ENABLE                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC1MASK_0_HDMI_INT_C1MASK_SHIFT                   _MK_SHIFT_CONST(10)
#define HOST1X_SYNC_INTC1MASK_0_HDMI_INT_C1MASK_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC1MASK_0_HDMI_INT_C1MASK_SHIFT)
#define HOST1X_SYNC_INTC1MASK_0_HDMI_INT_C1MASK_RANGE                   10:10
#define HOST1X_SYNC_INTC1MASK_0_HDMI_INT_C1MASK_WOFFSET                 0x0
#define HOST1X_SYNC_INTC1MASK_0_HDMI_INT_C1MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_HDMI_INT_C1MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC1MASK_0_HDMI_INT_C1MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_HDMI_INT_C1MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_HDMI_INT_C1MASK_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC1MASK_0_HDMI_INT_C1MASK_ENABLE                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC1MASK_0_VI_INT_C1MASK_SHIFT                     _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_INTC1MASK_0_VI_INT_C1MASK_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC1MASK_0_VI_INT_C1MASK_SHIFT)
#define HOST1X_SYNC_INTC1MASK_0_VI_INT_C1MASK_RANGE                     2:2
#define HOST1X_SYNC_INTC1MASK_0_VI_INT_C1MASK_WOFFSET                   0x0
#define HOST1X_SYNC_INTC1MASK_0_VI_INT_C1MASK_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_VI_INT_C1MASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC1MASK_0_VI_INT_C1MASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_VI_INT_C1MASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_VI_INT_C1MASK_DISABLE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC1MASK_0_VI_INT_C1MASK_ENABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC1MASK_0_GR2D_INT_C1MASK_SHIFT                   _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_INTC1MASK_0_GR2D_INT_C1MASK_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC1MASK_0_GR2D_INT_C1MASK_SHIFT)
#define HOST1X_SYNC_INTC1MASK_0_GR2D_INT_C1MASK_RANGE                   5:5
#define HOST1X_SYNC_INTC1MASK_0_GR2D_INT_C1MASK_WOFFSET                 0x0
#define HOST1X_SYNC_INTC1MASK_0_GR2D_INT_C1MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_GR2D_INT_C1MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC1MASK_0_GR2D_INT_C1MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_GR2D_INT_C1MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_GR2D_INT_C1MASK_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC1MASK_0_GR2D_INT_C1MASK_ENABLE                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC1MASK_0_MSENC_INT_C1MASK_SHIFT                  _MK_SHIFT_CONST(19)
#define HOST1X_SYNC_INTC1MASK_0_MSENC_INT_C1MASK_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC1MASK_0_MSENC_INT_C1MASK_SHIFT)
#define HOST1X_SYNC_INTC1MASK_0_MSENC_INT_C1MASK_RANGE                  19:19
#define HOST1X_SYNC_INTC1MASK_0_MSENC_INT_C1MASK_WOFFSET                        0x0
#define HOST1X_SYNC_INTC1MASK_0_MSENC_INT_C1MASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_MSENC_INT_C1MASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC1MASK_0_MSENC_INT_C1MASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_MSENC_INT_C1MASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_MSENC_INT_C1MASK_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC1MASK_0_MSENC_INT_C1MASK_ENABLE                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC1MASK_0_TSEC_INT_C1MASK_SHIFT                   _MK_SHIFT_CONST(20)
#define HOST1X_SYNC_INTC1MASK_0_TSEC_INT_C1MASK_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC1MASK_0_TSEC_INT_C1MASK_SHIFT)
#define HOST1X_SYNC_INTC1MASK_0_TSEC_INT_C1MASK_RANGE                   20:20
#define HOST1X_SYNC_INTC1MASK_0_TSEC_INT_C1MASK_WOFFSET                 0x0
#define HOST1X_SYNC_INTC1MASK_0_TSEC_INT_C1MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_TSEC_INT_C1MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC1MASK_0_TSEC_INT_C1MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_TSEC_INT_C1MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_TSEC_INT_C1MASK_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC1MASK_0_TSEC_INT_C1MASK_ENABLE                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC1MASK_0_HOST_INT_C1MASK_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_INTC1MASK_0_HOST_INT_C1MASK_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC1MASK_0_HOST_INT_C1MASK_SHIFT)
#define HOST1X_SYNC_INTC1MASK_0_HOST_INT_C1MASK_RANGE                   0:0
#define HOST1X_SYNC_INTC1MASK_0_HOST_INT_C1MASK_WOFFSET                 0x0
#define HOST1X_SYNC_INTC1MASK_0_HOST_INT_C1MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_HOST_INT_C1MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC1MASK_0_HOST_INT_C1MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_HOST_INT_C1MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_HOST_INT_C1MASK_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC1MASK_0_HOST_INT_C1MASK_ENABLE                  _MK_ENUM_CONST(1)


// Reserved address 16 [0x10]

// Reserved address 20 [0x14]

// Reserved address 24 [0x18]

// Reserved address 28 [0x1c]

// Register HOST1X_SYNC_HINTSTATUS_0
#define HOST1X_SYNC_HINTSTATUS_0                        _MK_ADDR_CONST(0x20)
#define HOST1X_SYNC_HINTSTATUS_0_SECURE                         0x0
#define HOST1X_SYNC_HINTSTATUS_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_HINTSTATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_RESET_MASK                     _MK_MASK_CONST(0xe00fcfff)
#define HOST1X_SYNC_HINTSTATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_READ_MASK                      _MK_MASK_CONST(0xe00fcfff)
#define HOST1X_SYNC_HINTSTATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x600fcfff)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT0_SHIFT                        _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT0_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_0_WAIT_INT0_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT0_RANGE                        0:0
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT0_WOFFSET                      0x0
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT0_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT0_NOT_PENDING                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT0_PENDING                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT1_SHIFT                        _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT1_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_0_WAIT_INT1_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT1_RANGE                        1:1
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT1_WOFFSET                      0x0
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT1_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT1_NOT_PENDING                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT1_PENDING                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT2_SHIFT                        _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT2_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_0_WAIT_INT2_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT2_RANGE                        2:2
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT2_WOFFSET                      0x0
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT2_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT2_NOT_PENDING                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT2_PENDING                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT3_SHIFT                        _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT3_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_0_WAIT_INT3_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT3_RANGE                        3:3
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT3_WOFFSET                      0x0
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT3_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT3_NOT_PENDING                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT3_PENDING                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT4_SHIFT                        _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT4_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_0_WAIT_INT4_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT4_RANGE                        4:4
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT4_WOFFSET                      0x0
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT4_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT4_NOT_PENDING                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT4_PENDING                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT5_SHIFT                        _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT5_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_0_WAIT_INT5_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT5_RANGE                        5:5
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT5_WOFFSET                      0x0
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT5_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT5_NOT_PENDING                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT5_PENDING                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT6_SHIFT                        _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT6_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_0_WAIT_INT6_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT6_RANGE                        6:6
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT6_WOFFSET                      0x0
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT6_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT6_NOT_PENDING                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT6_PENDING                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT7_SHIFT                        _MK_SHIFT_CONST(7)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT7_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_0_WAIT_INT7_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT7_RANGE                        7:7
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT7_WOFFSET                      0x0
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT7_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT7_NOT_PENDING                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT7_PENDING                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT8_SHIFT                        _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT8_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_0_WAIT_INT8_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT8_RANGE                        8:8
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT8_WOFFSET                      0x0
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT8_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT8_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT8_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT8_NOT_PENDING                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT8_PENDING                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT9_SHIFT                        _MK_SHIFT_CONST(9)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT9_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_0_WAIT_INT9_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT9_RANGE                        9:9
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT9_WOFFSET                      0x0
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT9_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT9_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT9_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT9_NOT_PENDING                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT9_PENDING                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT10_SHIFT                       _MK_SHIFT_CONST(10)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT10_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_0_WAIT_INT10_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT10_RANGE                       10:10
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT10_WOFFSET                     0x0
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT10_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT10_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT10_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT10_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT11_SHIFT                       _MK_SHIFT_CONST(11)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT11_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_0_WAIT_INT11_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT11_RANGE                       11:11
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT11_WOFFSET                     0x0
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT11_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT11_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT11_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT11_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_0_GR3D_ACTMON_INTR_SHIFT                 _MK_SHIFT_CONST(14)
#define HOST1X_SYNC_HINTSTATUS_0_GR3D_ACTMON_INTR_FIELD                 _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_0_GR3D_ACTMON_INTR_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_0_GR3D_ACTMON_INTR_RANGE                 14:14
#define HOST1X_SYNC_HINTSTATUS_0_GR3D_ACTMON_INTR_WOFFSET                       0x0
#define HOST1X_SYNC_HINTSTATUS_0_GR3D_ACTMON_INTR_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_GR3D_ACTMON_INTR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_0_GR3D_ACTMON_INTR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_GR3D_ACTMON_INTR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_GR3D_ACTMON_INTR_NOINTR                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_0_GR3D_ACTMON_INTR_INTR                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_0_XBAR_TSEC_TIMEOUT_ID_SHIFT                     _MK_SHIFT_CONST(15)
#define HOST1X_SYNC_HINTSTATUS_0_XBAR_TSEC_TIMEOUT_ID_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_0_XBAR_TSEC_TIMEOUT_ID_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_0_XBAR_TSEC_TIMEOUT_ID_RANGE                     15:15
#define HOST1X_SYNC_HINTSTATUS_0_XBAR_TSEC_TIMEOUT_ID_WOFFSET                   0x0
#define HOST1X_SYNC_HINTSTATUS_0_XBAR_TSEC_TIMEOUT_ID_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_XBAR_TSEC_TIMEOUT_ID_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_0_XBAR_TSEC_TIMEOUT_ID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_XBAR_TSEC_TIMEOUT_ID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_XBAR_TSEC_TIMEOUT_ID_XBAR                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_0_XBAR_TSEC_TIMEOUT_ID_TSEC                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_0_RDMA_INVAL_CLREQ_INT_SHIFT                     _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_INVAL_CLREQ_INT_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_0_RDMA_INVAL_CLREQ_INT_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_INVAL_CLREQ_INT_RANGE                     16:16
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_INVAL_CLREQ_INT_WOFFSET                   0x0
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_INVAL_CLREQ_INT_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_INVAL_CLREQ_INT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_INVAL_CLREQ_INT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_INVAL_CLREQ_INT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_INVAL_CLREQ_INT_NOT_PENDING                       _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_INVAL_CLREQ_INT_PENDING                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_OFLOW_INT0_SHIFT                      _MK_SHIFT_CONST(17)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_OFLOW_INT0_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_OFLOW_INT0_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_OFLOW_INT0_RANGE                      17:17
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_OFLOW_INT0_WOFFSET                    0x0
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_OFLOW_INT0_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_OFLOW_INT0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_OFLOW_INT0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_OFLOW_INT0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_OFLOW_INT0_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_OFLOW_INT0_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_THOLD_INT0_SHIFT                      _MK_SHIFT_CONST(18)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_THOLD_INT0_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_THOLD_INT0_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_THOLD_INT0_RANGE                      18:18
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_THOLD_INT0_WOFFSET                    0x0
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_THOLD_INT0_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_THOLD_INT0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_THOLD_INT0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_THOLD_INT0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_THOLD_INT0_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_THOLD_INT0_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_0_RDMA_DATABUF_THOLD_INT0_SHIFT                  _MK_SHIFT_CONST(19)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_DATABUF_THOLD_INT0_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_0_RDMA_DATABUF_THOLD_INT0_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_DATABUF_THOLD_INT0_RANGE                  19:19
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_DATABUF_THOLD_INT0_WOFFSET                        0x0
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_DATABUF_THOLD_INT0_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_DATABUF_THOLD_INT0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_DATABUF_THOLD_INT0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_DATABUF_THOLD_INT0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_DATABUF_THOLD_INT0_NOT_PENDING                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_DATABUF_THOLD_INT0_PENDING                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_0_CSW_HOST1XW2MC_INT_SHIFT                       _MK_SHIFT_CONST(29)
#define HOST1X_SYNC_HINTSTATUS_0_CSW_HOST1XW2MC_INT_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_0_CSW_HOST1XW2MC_INT_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_0_CSW_HOST1XW2MC_INT_RANGE                       29:29
#define HOST1X_SYNC_HINTSTATUS_0_CSW_HOST1XW2MC_INT_WOFFSET                     0x0
#define HOST1X_SYNC_HINTSTATUS_0_CSW_HOST1XW2MC_INT_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_CSW_HOST1XW2MC_INT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_0_CSW_HOST1XW2MC_INT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_CSW_HOST1XW2MC_INT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_HINTSTATUS_0_TIMER_INTP_SHIFT                       _MK_SHIFT_CONST(30)
#define HOST1X_SYNC_HINTSTATUS_0_TIMER_INTP_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_0_TIMER_INTP_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_0_TIMER_INTP_RANGE                       30:30
#define HOST1X_SYNC_HINTSTATUS_0_TIMER_INTP_WOFFSET                     0x0
#define HOST1X_SYNC_HINTSTATUS_0_TIMER_INTP_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_TIMER_INTP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_0_TIMER_INTP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_TIMER_INTP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_TIMER_INTP_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_0_TIMER_INTP_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_0_HINTSTATUS_EXT_INT_SHIFT                       _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_HINTSTATUS_0_HINTSTATUS_EXT_INT_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_0_HINTSTATUS_EXT_INT_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_0_HINTSTATUS_EXT_INT_RANGE                       31:31
#define HOST1X_SYNC_HINTSTATUS_0_HINTSTATUS_EXT_INT_WOFFSET                     0x0
#define HOST1X_SYNC_HINTSTATUS_0_HINTSTATUS_EXT_INT_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_HINTSTATUS_EXT_INT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_0_HINTSTATUS_EXT_INT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_HINTSTATUS_EXT_INT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_HINTSTATUS_EXT_INT_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_0_HINTSTATUS_EXT_INT_PENDING                     _MK_ENUM_CONST(1)


// Register HOST1X_SYNC_HINTMASK_0
#define HOST1X_SYNC_HINTMASK_0                  _MK_ADDR_CONST(0x24)
#define HOST1X_SYNC_HINTMASK_0_SECURE                   0x0
#define HOST1X_SYNC_HINTMASK_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_HINTMASK_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_RESET_MASK                       _MK_MASK_CONST(0xe00f1fff)
#define HOST1X_SYNC_HINTMASK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_READ_MASK                        _MK_MASK_CONST(0xe00f1fff)
#define HOST1X_SYNC_HINTMASK_0_WRITE_MASK                       _MK_MASK_CONST(0xe00f1fff)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK0_SHIFT                      _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK0_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK0_SHIFT)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK0_RANGE                      0:0
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK0_WOFFSET                    0x0
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK0_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK0_DISABLE                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK0_ENABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK1_SHIFT                      _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK1_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK1_SHIFT)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK1_RANGE                      1:1
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK1_WOFFSET                    0x0
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK1_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK1_DISABLE                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK1_ENABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK2_SHIFT                      _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK2_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK2_SHIFT)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK2_RANGE                      2:2
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK2_WOFFSET                    0x0
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK2_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK2_DISABLE                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK2_ENABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK3_SHIFT                      _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK3_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK3_SHIFT)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK3_RANGE                      3:3
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK3_WOFFSET                    0x0
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK3_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK3_DISABLE                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK3_ENABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK4_SHIFT                      _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK4_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK4_SHIFT)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK4_RANGE                      4:4
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK4_WOFFSET                    0x0
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK4_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK4_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK4_DISABLE                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK4_ENABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK5_SHIFT                      _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK5_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK5_SHIFT)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK5_RANGE                      5:5
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK5_WOFFSET                    0x0
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK5_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK5_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK5_DISABLE                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK5_ENABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK6_SHIFT                      _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK6_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK6_SHIFT)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK6_RANGE                      6:6
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK6_WOFFSET                    0x0
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK6_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK6_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK6_DISABLE                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK6_ENABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK7_SHIFT                      _MK_SHIFT_CONST(7)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK7_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK7_SHIFT)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK7_RANGE                      7:7
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK7_WOFFSET                    0x0
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK7_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK7_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK7_DISABLE                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK7_ENABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK8_SHIFT                      _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK8_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK8_SHIFT)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK8_RANGE                      8:8
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK8_WOFFSET                    0x0
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK8_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK8_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK8_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK8_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK8_DISABLE                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK8_ENABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK9_SHIFT                      _MK_SHIFT_CONST(9)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK9_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK9_SHIFT)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK9_RANGE                      9:9
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK9_WOFFSET                    0x0
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK9_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK9_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK9_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK9_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK9_DISABLE                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK9_ENABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK10_SHIFT                     _MK_SHIFT_CONST(10)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK10_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK10_SHIFT)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK10_RANGE                     10:10
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK10_WOFFSET                   0x0
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK10_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK10_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK10_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK10_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK10_DISABLE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK10_ENABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK11_SHIFT                     _MK_SHIFT_CONST(11)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK11_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK11_SHIFT)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK11_RANGE                     11:11
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK11_WOFFSET                   0x0
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK11_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK11_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK11_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK11_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK11_DISABLE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK11_ENABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_0_GR3D_INTRMASK_SHIFT                      _MK_SHIFT_CONST(12)
#define HOST1X_SYNC_HINTMASK_0_GR3D_INTRMASK_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_0_GR3D_INTRMASK_SHIFT)
#define HOST1X_SYNC_HINTMASK_0_GR3D_INTRMASK_RANGE                      12:12
#define HOST1X_SYNC_HINTMASK_0_GR3D_INTRMASK_WOFFSET                    0x0
#define HOST1X_SYNC_HINTMASK_0_GR3D_INTRMASK_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_GR3D_INTRMASK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_0_GR3D_INTRMASK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_GR3D_INTRMASK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_GR3D_INTRMASK_NOINTR                     _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_0_GR3D_INTRMASK_INTR                       _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_0_RDMA_INVAL_CLREQ_INTMASK_SHIFT                   _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_HINTMASK_0_RDMA_INVAL_CLREQ_INTMASK_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_0_RDMA_INVAL_CLREQ_INTMASK_SHIFT)
#define HOST1X_SYNC_HINTMASK_0_RDMA_INVAL_CLREQ_INTMASK_RANGE                   16:16
#define HOST1X_SYNC_HINTMASK_0_RDMA_INVAL_CLREQ_INTMASK_WOFFSET                 0x0
#define HOST1X_SYNC_HINTMASK_0_RDMA_INVAL_CLREQ_INTMASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_RDMA_INVAL_CLREQ_INTMASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_0_RDMA_INVAL_CLREQ_INTMASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_RDMA_INVAL_CLREQ_INTMASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_RDMA_INVAL_CLREQ_INTMASK_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_0_RDMA_INVAL_CLREQ_INTMASK_ENABLE                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_0_RDMA_BUF_OFLOW_INTMASK0_SHIFT                    _MK_SHIFT_CONST(17)
#define HOST1X_SYNC_HINTMASK_0_RDMA_BUF_OFLOW_INTMASK0_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_0_RDMA_BUF_OFLOW_INTMASK0_SHIFT)
#define HOST1X_SYNC_HINTMASK_0_RDMA_BUF_OFLOW_INTMASK0_RANGE                    17:17
#define HOST1X_SYNC_HINTMASK_0_RDMA_BUF_OFLOW_INTMASK0_WOFFSET                  0x0
#define HOST1X_SYNC_HINTMASK_0_RDMA_BUF_OFLOW_INTMASK0_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_RDMA_BUF_OFLOW_INTMASK0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_0_RDMA_BUF_OFLOW_INTMASK0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_RDMA_BUF_OFLOW_INTMASK0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_RDMA_BUF_OFLOW_INTMASK0_DISABLE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_0_RDMA_BUF_OFLOW_INTMASK0_ENABLE                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_0_RDMA_BUF_THOLD_INTMASK0_SHIFT                    _MK_SHIFT_CONST(18)
#define HOST1X_SYNC_HINTMASK_0_RDMA_BUF_THOLD_INTMASK0_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_0_RDMA_BUF_THOLD_INTMASK0_SHIFT)
#define HOST1X_SYNC_HINTMASK_0_RDMA_BUF_THOLD_INTMASK0_RANGE                    18:18
#define HOST1X_SYNC_HINTMASK_0_RDMA_BUF_THOLD_INTMASK0_WOFFSET                  0x0
#define HOST1X_SYNC_HINTMASK_0_RDMA_BUF_THOLD_INTMASK0_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_RDMA_BUF_THOLD_INTMASK0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_0_RDMA_BUF_THOLD_INTMASK0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_RDMA_BUF_THOLD_INTMASK0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_RDMA_BUF_THOLD_INTMASK0_DISABLE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_0_RDMA_BUF_THOLD_INTMASK0_ENABLE                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_0_RDMA_DATABUF_THOLD_INTMASK0_SHIFT                        _MK_SHIFT_CONST(19)
#define HOST1X_SYNC_HINTMASK_0_RDMA_DATABUF_THOLD_INTMASK0_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_0_RDMA_DATABUF_THOLD_INTMASK0_SHIFT)
#define HOST1X_SYNC_HINTMASK_0_RDMA_DATABUF_THOLD_INTMASK0_RANGE                        19:19
#define HOST1X_SYNC_HINTMASK_0_RDMA_DATABUF_THOLD_INTMASK0_WOFFSET                      0x0
#define HOST1X_SYNC_HINTMASK_0_RDMA_DATABUF_THOLD_INTMASK0_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_RDMA_DATABUF_THOLD_INTMASK0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_0_RDMA_DATABUF_THOLD_INTMASK0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_RDMA_DATABUF_THOLD_INTMASK0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_RDMA_DATABUF_THOLD_INTMASK0_DISABLE                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_0_RDMA_DATABUF_THOLD_INTMASK0_ENABLE                       _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_0_CSW_HOST1XW2MC_INTMASK_SHIFT                     _MK_SHIFT_CONST(29)
#define HOST1X_SYNC_HINTMASK_0_CSW_HOST1XW2MC_INTMASK_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_0_CSW_HOST1XW2MC_INTMASK_SHIFT)
#define HOST1X_SYNC_HINTMASK_0_CSW_HOST1XW2MC_INTMASK_RANGE                     29:29
#define HOST1X_SYNC_HINTMASK_0_CSW_HOST1XW2MC_INTMASK_WOFFSET                   0x0
#define HOST1X_SYNC_HINTMASK_0_CSW_HOST1XW2MC_INTMASK_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_CSW_HOST1XW2MC_INTMASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_0_CSW_HOST1XW2MC_INTMASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_CSW_HOST1XW2MC_INTMASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_CSW_HOST1XW2MC_INTMASK_DISABLE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_0_CSW_HOST1XW2MC_INTMASK_ENABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_0_TIMER_INTMASKP_SHIFT                     _MK_SHIFT_CONST(30)
#define HOST1X_SYNC_HINTMASK_0_TIMER_INTMASKP_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_0_TIMER_INTMASKP_SHIFT)
#define HOST1X_SYNC_HINTMASK_0_TIMER_INTMASKP_RANGE                     30:30
#define HOST1X_SYNC_HINTMASK_0_TIMER_INTMASKP_WOFFSET                   0x0
#define HOST1X_SYNC_HINTMASK_0_TIMER_INTMASKP_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_TIMER_INTMASKP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_0_TIMER_INTMASKP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_TIMER_INTMASKP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_TIMER_INTMASKP_DISABLE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_0_TIMER_INTMASKP_ENABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_0_HINTSTATUS_EXT_INTMASK_SHIFT                     _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_HINTMASK_0_HINTSTATUS_EXT_INTMASK_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_0_HINTSTATUS_EXT_INTMASK_SHIFT)
#define HOST1X_SYNC_HINTMASK_0_HINTSTATUS_EXT_INTMASK_RANGE                     31:31
#define HOST1X_SYNC_HINTMASK_0_HINTSTATUS_EXT_INTMASK_WOFFSET                   0x0
#define HOST1X_SYNC_HINTMASK_0_HINTSTATUS_EXT_INTMASK_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_HINTSTATUS_EXT_INTMASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_0_HINTSTATUS_EXT_INTMASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_HINTSTATUS_EXT_INTMASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_HINTSTATUS_EXT_INTMASK_DISABLE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_0_HINTSTATUS_EXT_INTMASK_ENABLE                    _MK_ENUM_CONST(1)


// Register HOST1X_SYNC_HINTSTATUS_EXT_0
#define HOST1X_SYNC_HINTSTATUS_EXT_0                    _MK_ADDR_CONST(0x28)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_SECURE                     0x0
#define HOST1X_SYNC_HINTSTATUS_EXT_0_WORD_COUNT                         0x1
#define HOST1X_SYNC_HINTSTATUS_EXT_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_RESET_MASK                         _MK_MASK_CONST(0xc0000fff)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_READ_MASK                  _MK_MASK_CONST(0xc0000fff)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_WRITE_MASK                         _MK_MASK_CONST(0xc0000fff)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT0_SHIFT                    _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT0_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT0_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT0_RANGE                    0:0
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT0_WOFFSET                  0x0
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT0_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT0_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT0_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT1_SHIFT                    _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT1_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT1_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT1_RANGE                    1:1
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT1_WOFFSET                  0x0
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT1_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT1_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT1_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT2_SHIFT                    _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT2_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT2_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT2_RANGE                    2:2
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT2_WOFFSET                  0x0
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT2_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT2_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT2_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT3_SHIFT                    _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT3_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT3_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT3_RANGE                    3:3
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT3_WOFFSET                  0x0
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT3_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT3_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT3_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT4_SHIFT                    _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT4_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT4_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT4_RANGE                    4:4
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT4_WOFFSET                  0x0
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT4_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT4_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT4_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT5_SHIFT                    _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT5_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT5_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT5_RANGE                    5:5
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT5_WOFFSET                  0x0
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT5_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT5_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT5_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT6_SHIFT                    _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT6_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT6_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT6_RANGE                    6:6
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT6_WOFFSET                  0x0
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT6_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT6_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT6_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT7_SHIFT                    _MK_SHIFT_CONST(7)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT7_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT7_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT7_RANGE                    7:7
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT7_WOFFSET                  0x0
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT7_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT7_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT7_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT8_SHIFT                    _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT8_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT8_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT8_RANGE                    8:8
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT8_WOFFSET                  0x0
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT8_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT8_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT8_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT9_SHIFT                    _MK_SHIFT_CONST(9)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT9_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT9_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT9_RANGE                    9:9
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT9_WOFFSET                  0x0
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT9_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT9_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT9_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT10_SHIFT                   _MK_SHIFT_CONST(10)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT10_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT10_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT10_RANGE                   10:10
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT10_WOFFSET                 0x0
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT10_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT10_NOT_PENDING                     _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT10_PENDING                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT11_SHIFT                   _MK_SHIFT_CONST(11)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT11_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT11_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT11_RANGE                   11:11
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT11_WOFFSET                 0x0
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT11_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT11_NOT_PENDING                     _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT11_PENDING                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_EXT_0_IP_READ_INT_SHIFT                  _MK_SHIFT_CONST(30)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_IP_READ_INT_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_EXT_0_IP_READ_INT_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_IP_READ_INT_RANGE                  30:30
#define HOST1X_SYNC_HINTSTATUS_EXT_0_IP_READ_INT_WOFFSET                        0x0
#define HOST1X_SYNC_HINTSTATUS_EXT_0_IP_READ_INT_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_IP_READ_INT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_IP_READ_INT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_IP_READ_INT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_IP_READ_INT_NOT_PENDING                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_IP_READ_INT_PENDING                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_EXT_0_IP_WRITE_INT_SHIFT                 _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_IP_WRITE_INT_FIELD                 _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_EXT_0_IP_WRITE_INT_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_IP_WRITE_INT_RANGE                 31:31
#define HOST1X_SYNC_HINTSTATUS_EXT_0_IP_WRITE_INT_WOFFSET                       0x0
#define HOST1X_SYNC_HINTSTATUS_EXT_0_IP_WRITE_INT_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_IP_WRITE_INT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_IP_WRITE_INT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_IP_WRITE_INT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_IP_WRITE_INT_NOT_PENDING                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_IP_WRITE_INT_PENDING                       _MK_ENUM_CONST(1)


// Register HOST1X_SYNC_HINTMASK_EXT_0
#define HOST1X_SYNC_HINTMASK_EXT_0                      _MK_ADDR_CONST(0x2c)
#define HOST1X_SYNC_HINTMASK_EXT_0_SECURE                       0x0
#define HOST1X_SYNC_HINTMASK_EXT_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_HINTMASK_EXT_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_RESET_MASK                   _MK_MASK_CONST(0xc0000fff)
#define HOST1X_SYNC_HINTMASK_EXT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_READ_MASK                    _MK_MASK_CONST(0xc0000fff)
#define HOST1X_SYNC_HINTMASK_EXT_0_WRITE_MASK                   _MK_MASK_CONST(0xc0000fff)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK0_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK0_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK0_SHIFT)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK0_RANGE                  0:0
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK0_WOFFSET                        0x0
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK0_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK0_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK0_ENABLE                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK1_SHIFT                  _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK1_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK1_SHIFT)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK1_RANGE                  1:1
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK1_WOFFSET                        0x0
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK1_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK1_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK1_ENABLE                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK2_SHIFT                  _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK2_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK2_SHIFT)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK2_RANGE                  2:2
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK2_WOFFSET                        0x0
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK2_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK2_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK2_ENABLE                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK3_SHIFT                  _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK3_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK3_SHIFT)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK3_RANGE                  3:3
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK3_WOFFSET                        0x0
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK3_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK3_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK3_ENABLE                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK4_SHIFT                  _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK4_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK4_SHIFT)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK4_RANGE                  4:4
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK4_WOFFSET                        0x0
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK4_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK4_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK4_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK4_ENABLE                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK5_SHIFT                  _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK5_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK5_SHIFT)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK5_RANGE                  5:5
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK5_WOFFSET                        0x0
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK5_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK5_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK5_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK5_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK5_ENABLE                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK6_SHIFT                  _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK6_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK6_SHIFT)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK6_RANGE                  6:6
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK6_WOFFSET                        0x0
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK6_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK6_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK6_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK6_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK6_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK6_ENABLE                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK7_SHIFT                  _MK_SHIFT_CONST(7)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK7_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK7_SHIFT)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK7_RANGE                  7:7
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK7_WOFFSET                        0x0
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK7_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK7_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK7_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK7_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK7_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK7_ENABLE                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK8_SHIFT                  _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK8_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK8_SHIFT)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK8_RANGE                  8:8
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK8_WOFFSET                        0x0
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK8_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK8_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK8_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK8_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK8_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK8_ENABLE                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK9_SHIFT                  _MK_SHIFT_CONST(9)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK9_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK9_SHIFT)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK9_RANGE                  9:9
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK9_WOFFSET                        0x0
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK9_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK9_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK9_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK9_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK9_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK9_ENABLE                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK10_SHIFT                 _MK_SHIFT_CONST(10)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK10_FIELD                 _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK10_SHIFT)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK10_RANGE                 10:10
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK10_WOFFSET                       0x0
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK10_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK10_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK10_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK10_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK10_DISABLE                       _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK10_ENABLE                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK11_SHIFT                 _MK_SHIFT_CONST(11)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK11_FIELD                 _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK11_SHIFT)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK11_RANGE                 11:11
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK11_WOFFSET                       0x0
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK11_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK11_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK11_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK11_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK11_DISABLE                       _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK11_ENABLE                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_EXT_0_IP_READ_INTMASK_SHIFT                        _MK_SHIFT_CONST(30)
#define HOST1X_SYNC_HINTMASK_EXT_0_IP_READ_INTMASK_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_EXT_0_IP_READ_INTMASK_SHIFT)
#define HOST1X_SYNC_HINTMASK_EXT_0_IP_READ_INTMASK_RANGE                        30:30
#define HOST1X_SYNC_HINTMASK_EXT_0_IP_READ_INTMASK_WOFFSET                      0x0
#define HOST1X_SYNC_HINTMASK_EXT_0_IP_READ_INTMASK_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_IP_READ_INTMASK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_EXT_0_IP_READ_INTMASK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_IP_READ_INTMASK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_IP_READ_INTMASK_DISABLE                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_EXT_0_IP_READ_INTMASK_ENABLE                       _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_EXT_0_IP_WRITE_INTMASK_SHIFT                       _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_HINTMASK_EXT_0_IP_WRITE_INTMASK_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_EXT_0_IP_WRITE_INTMASK_SHIFT)
#define HOST1X_SYNC_HINTMASK_EXT_0_IP_WRITE_INTMASK_RANGE                       31:31
#define HOST1X_SYNC_HINTMASK_EXT_0_IP_WRITE_INTMASK_WOFFSET                     0x0
#define HOST1X_SYNC_HINTMASK_EXT_0_IP_WRITE_INTMASK_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_IP_WRITE_INTMASK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_EXT_0_IP_WRITE_INTMASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_IP_WRITE_INTMASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_IP_WRITE_INTMASK_DISABLE                     _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_EXT_0_IP_WRITE_INTMASK_ENABLE                      _MK_ENUM_CONST(1)


// Reserved address 48 [0x30]

// Reserved address 52 [0x34]

// Reserved address 64 [0x40]

// Reserved address 68 [0x44]

// Reserved address 72 [0x48]

// Reserved address 76 [0x4c]

// Reserved address 80 [0x50]

// Reserved address 84 [0x54]

// Reserved address 88 [0x58]

// Reserved address 92 [0x5c]

// Reserved address 96 [0x60]

// Reserved address 100 [0x64]

// Reserved address 104 [0x68]

// Reserved address 108 [0x6c]

// Reserved address 112 [0x70]

// Reserved address 116 [0x74]

// Reserved address 120 [0x78]

// Reserved address 124 [0x7c]

// Reserved address 128 [0x80]

// Reserved address 132 [0x84]

// Reserved address 136 [0x88]

// Reserved address 140 [0x8c]

// Reserved address 144 [0x90]

// Reserved address 148 [0x94]

// Reserved address 152 [0x98]

// Reserved address 156 [0x9c]

// Register HOST1X_SYNC_CF_SETUPDONE_0
#define HOST1X_SYNC_CF_SETUPDONE_0                      _MK_ADDR_CONST(0xa0)
#define HOST1X_SYNC_CF_SETUPDONE_0_SECURE                       0x0
#define HOST1X_SYNC_CF_SETUPDONE_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_CF_SETUPDONE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF_SETUPDONE_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF_SETUPDONE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF_SETUPDONE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF_SETUPDONE_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CF_SETUPDONE_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CF_SETUPDONE_0_CF_SETUPDONE_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CF_SETUPDONE_0_CF_SETUPDONE_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_CF_SETUPDONE_0_CF_SETUPDONE_SHIFT)
#define HOST1X_SYNC_CF_SETUPDONE_0_CF_SETUPDONE_RANGE                   0:0
#define HOST1X_SYNC_CF_SETUPDONE_0_CF_SETUPDONE_WOFFSET                 0x0
#define HOST1X_SYNC_CF_SETUPDONE_0_CF_SETUPDONE_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF_SETUPDONE_0_CF_SETUPDONE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF_SETUPDONE_0_CF_SETUPDONE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF_SETUPDONE_0_CF_SETUPDONE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CMDPROC_CTRL_0
#define HOST1X_SYNC_CMDPROC_CTRL_0                      _MK_ADDR_CONST(0xa4)
#define HOST1X_SYNC_CMDPROC_CTRL_0_SECURE                       0x0
#define HOST1X_SYNC_CMDPROC_CTRL_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_CMDPROC_CTRL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_CTRL_0_RESET_MASK                   _MK_MASK_CONST(0x26)
#define HOST1X_SYNC_CMDPROC_CTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_CTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_CTRL_0_READ_MASK                    _MK_MASK_CONST(0x26)
#define HOST1X_SYNC_CMDPROC_CTRL_0_WRITE_MASK                   _MK_MASK_CONST(0x26)
#define HOST1X_SYNC_CMDPROC_CTRL_0_DROP_ILLEGAL_OPCODES_SHIFT                   _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_CMDPROC_CTRL_0_DROP_ILLEGAL_OPCODES_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_CMDPROC_CTRL_0_DROP_ILLEGAL_OPCODES_SHIFT)
#define HOST1X_SYNC_CMDPROC_CTRL_0_DROP_ILLEGAL_OPCODES_RANGE                   1:1
#define HOST1X_SYNC_CMDPROC_CTRL_0_DROP_ILLEGAL_OPCODES_WOFFSET                 0x0
#define HOST1X_SYNC_CMDPROC_CTRL_0_DROP_ILLEGAL_OPCODES_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_CTRL_0_DROP_ILLEGAL_OPCODES_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CMDPROC_CTRL_0_DROP_ILLEGAL_OPCODES_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_CTRL_0_DROP_ILLEGAL_OPCODES_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CMDPROC_CTRL_0_GATHER_PARSE_DISABLED_SHIFT                  _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_CMDPROC_CTRL_0_GATHER_PARSE_DISABLED_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_CMDPROC_CTRL_0_GATHER_PARSE_DISABLED_SHIFT)
#define HOST1X_SYNC_CMDPROC_CTRL_0_GATHER_PARSE_DISABLED_RANGE                  2:2
#define HOST1X_SYNC_CMDPROC_CTRL_0_GATHER_PARSE_DISABLED_WOFFSET                        0x0
#define HOST1X_SYNC_CMDPROC_CTRL_0_GATHER_PARSE_DISABLED_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_CTRL_0_GATHER_PARSE_DISABLED_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CMDPROC_CTRL_0_GATHER_PARSE_DISABLED_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_CTRL_0_GATHER_PARSE_DISABLED_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CMDPROC_CTRL_0_INTFC_CLKEN_OVR_SHIFT                        _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_CMDPROC_CTRL_0_INTFC_CLKEN_OVR_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_CMDPROC_CTRL_0_INTFC_CLKEN_OVR_SHIFT)
#define HOST1X_SYNC_CMDPROC_CTRL_0_INTFC_CLKEN_OVR_RANGE                        5:5
#define HOST1X_SYNC_CMDPROC_CTRL_0_INTFC_CLKEN_OVR_WOFFSET                      0x0
#define HOST1X_SYNC_CMDPROC_CTRL_0_INTFC_CLKEN_OVR_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_CTRL_0_INTFC_CLKEN_OVR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CMDPROC_CTRL_0_INTFC_CLKEN_OVR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_CTRL_0_INTFC_CLKEN_OVR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CMDPROC_STAT_0
#define HOST1X_SYNC_CMDPROC_STAT_0                      _MK_ADDR_CONST(0xa8)
#define HOST1X_SYNC_CMDPROC_STAT_0_SECURE                       0x0
#define HOST1X_SYNC_CMDPROC_STAT_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_CMDPROC_STAT_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STAT_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STAT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STAT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STAT_0_READ_MASK                    _MK_MASK_CONST(0xfff)
#define HOST1X_SYNC_CMDPROC_STAT_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STAT_0_ILLEGAL_OPCODE_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CMDPROC_STAT_0_ILLEGAL_OPCODE_FIELD                 _MK_FIELD_CONST(0xfff, HOST1X_SYNC_CMDPROC_STAT_0_ILLEGAL_OPCODE_SHIFT)
#define HOST1X_SYNC_CMDPROC_STAT_0_ILLEGAL_OPCODE_RANGE                 11:0
#define HOST1X_SYNC_CMDPROC_STAT_0_ILLEGAL_OPCODE_WOFFSET                       0x0
#define HOST1X_SYNC_CMDPROC_STAT_0_ILLEGAL_OPCODE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STAT_0_ILLEGAL_OPCODE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STAT_0_ILLEGAL_OPCODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STAT_0_ILLEGAL_OPCODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CMDPROC_STOP_0
#define HOST1X_SYNC_CMDPROC_STOP_0                      _MK_ADDR_CONST(0xac)
#define HOST1X_SYNC_CMDPROC_STOP_0_SECURE                       0x0
#define HOST1X_SYNC_CMDPROC_STOP_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_CMDPROC_STOP_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_RESET_MASK                   _MK_MASK_CONST(0xfff)
#define HOST1X_SYNC_CMDPROC_STOP_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_READ_MASK                    _MK_MASK_CONST(0xfff)
#define HOST1X_SYNC_CMDPROC_STOP_0_WRITE_MASK                   _MK_MASK_CONST(0xfff)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH0_CMDPROC_STOP_SHIFT                       _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH0_CMDPROC_STOP_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_CMDPROC_STOP_0_CH0_CMDPROC_STOP_SHIFT)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH0_CMDPROC_STOP_RANGE                       0:0
#define HOST1X_SYNC_CMDPROC_STOP_0_CH0_CMDPROC_STOP_WOFFSET                     0x0
#define HOST1X_SYNC_CMDPROC_STOP_0_CH0_CMDPROC_STOP_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH0_CMDPROC_STOP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH0_CMDPROC_STOP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH0_CMDPROC_STOP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH0_CMDPROC_STOP_RUN                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH0_CMDPROC_STOP_STOP                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CMDPROC_STOP_0_CH1_CMDPROC_STOP_SHIFT                       _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH1_CMDPROC_STOP_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_CMDPROC_STOP_0_CH1_CMDPROC_STOP_SHIFT)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH1_CMDPROC_STOP_RANGE                       1:1
#define HOST1X_SYNC_CMDPROC_STOP_0_CH1_CMDPROC_STOP_WOFFSET                     0x0
#define HOST1X_SYNC_CMDPROC_STOP_0_CH1_CMDPROC_STOP_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH1_CMDPROC_STOP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH1_CMDPROC_STOP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH1_CMDPROC_STOP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH1_CMDPROC_STOP_RUN                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH1_CMDPROC_STOP_STOP                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CMDPROC_STOP_0_CH2_CMDPROC_STOP_SHIFT                       _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH2_CMDPROC_STOP_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_CMDPROC_STOP_0_CH2_CMDPROC_STOP_SHIFT)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH2_CMDPROC_STOP_RANGE                       2:2
#define HOST1X_SYNC_CMDPROC_STOP_0_CH2_CMDPROC_STOP_WOFFSET                     0x0
#define HOST1X_SYNC_CMDPROC_STOP_0_CH2_CMDPROC_STOP_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH2_CMDPROC_STOP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH2_CMDPROC_STOP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH2_CMDPROC_STOP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH2_CMDPROC_STOP_RUN                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH2_CMDPROC_STOP_STOP                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CMDPROC_STOP_0_CH3_CMDPROC_STOP_SHIFT                       _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH3_CMDPROC_STOP_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_CMDPROC_STOP_0_CH3_CMDPROC_STOP_SHIFT)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH3_CMDPROC_STOP_RANGE                       3:3
#define HOST1X_SYNC_CMDPROC_STOP_0_CH3_CMDPROC_STOP_WOFFSET                     0x0
#define HOST1X_SYNC_CMDPROC_STOP_0_CH3_CMDPROC_STOP_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH3_CMDPROC_STOP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH3_CMDPROC_STOP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH3_CMDPROC_STOP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH3_CMDPROC_STOP_RUN                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH3_CMDPROC_STOP_STOP                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CMDPROC_STOP_0_CH4_CMDPROC_STOP_SHIFT                       _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH4_CMDPROC_STOP_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_CMDPROC_STOP_0_CH4_CMDPROC_STOP_SHIFT)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH4_CMDPROC_STOP_RANGE                       4:4
#define HOST1X_SYNC_CMDPROC_STOP_0_CH4_CMDPROC_STOP_WOFFSET                     0x0
#define HOST1X_SYNC_CMDPROC_STOP_0_CH4_CMDPROC_STOP_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH4_CMDPROC_STOP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH4_CMDPROC_STOP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH4_CMDPROC_STOP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH4_CMDPROC_STOP_RUN                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH4_CMDPROC_STOP_STOP                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CMDPROC_STOP_0_CH5_CMDPROC_STOP_SHIFT                       _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH5_CMDPROC_STOP_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_CMDPROC_STOP_0_CH5_CMDPROC_STOP_SHIFT)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH5_CMDPROC_STOP_RANGE                       5:5
#define HOST1X_SYNC_CMDPROC_STOP_0_CH5_CMDPROC_STOP_WOFFSET                     0x0
#define HOST1X_SYNC_CMDPROC_STOP_0_CH5_CMDPROC_STOP_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH5_CMDPROC_STOP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH5_CMDPROC_STOP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH5_CMDPROC_STOP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH5_CMDPROC_STOP_RUN                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH5_CMDPROC_STOP_STOP                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CMDPROC_STOP_0_CH6_CMDPROC_STOP_SHIFT                       _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH6_CMDPROC_STOP_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_CMDPROC_STOP_0_CH6_CMDPROC_STOP_SHIFT)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH6_CMDPROC_STOP_RANGE                       6:6
#define HOST1X_SYNC_CMDPROC_STOP_0_CH6_CMDPROC_STOP_WOFFSET                     0x0
#define HOST1X_SYNC_CMDPROC_STOP_0_CH6_CMDPROC_STOP_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH6_CMDPROC_STOP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH6_CMDPROC_STOP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH6_CMDPROC_STOP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH6_CMDPROC_STOP_RUN                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH6_CMDPROC_STOP_STOP                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CMDPROC_STOP_0_CH7_CMDPROC_STOP_SHIFT                       _MK_SHIFT_CONST(7)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH7_CMDPROC_STOP_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_CMDPROC_STOP_0_CH7_CMDPROC_STOP_SHIFT)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH7_CMDPROC_STOP_RANGE                       7:7
#define HOST1X_SYNC_CMDPROC_STOP_0_CH7_CMDPROC_STOP_WOFFSET                     0x0
#define HOST1X_SYNC_CMDPROC_STOP_0_CH7_CMDPROC_STOP_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH7_CMDPROC_STOP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH7_CMDPROC_STOP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH7_CMDPROC_STOP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH7_CMDPROC_STOP_RUN                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH7_CMDPROC_STOP_STOP                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CMDPROC_STOP_0_CH8_CMDPROC_STOP_SHIFT                       _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH8_CMDPROC_STOP_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_CMDPROC_STOP_0_CH8_CMDPROC_STOP_SHIFT)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH8_CMDPROC_STOP_RANGE                       8:8
#define HOST1X_SYNC_CMDPROC_STOP_0_CH8_CMDPROC_STOP_WOFFSET                     0x0
#define HOST1X_SYNC_CMDPROC_STOP_0_CH8_CMDPROC_STOP_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH8_CMDPROC_STOP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH8_CMDPROC_STOP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH8_CMDPROC_STOP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH8_CMDPROC_STOP_RUN                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH8_CMDPROC_STOP_STOP                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CMDPROC_STOP_0_CH9_CMDPROC_STOP_SHIFT                       _MK_SHIFT_CONST(9)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH9_CMDPROC_STOP_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_CMDPROC_STOP_0_CH9_CMDPROC_STOP_SHIFT)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH9_CMDPROC_STOP_RANGE                       9:9
#define HOST1X_SYNC_CMDPROC_STOP_0_CH9_CMDPROC_STOP_WOFFSET                     0x0
#define HOST1X_SYNC_CMDPROC_STOP_0_CH9_CMDPROC_STOP_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH9_CMDPROC_STOP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH9_CMDPROC_STOP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH9_CMDPROC_STOP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH9_CMDPROC_STOP_RUN                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH9_CMDPROC_STOP_STOP                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CMDPROC_STOP_0_CH10_CMDPROC_STOP_SHIFT                      _MK_SHIFT_CONST(10)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH10_CMDPROC_STOP_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_CMDPROC_STOP_0_CH10_CMDPROC_STOP_SHIFT)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH10_CMDPROC_STOP_RANGE                      10:10
#define HOST1X_SYNC_CMDPROC_STOP_0_CH10_CMDPROC_STOP_WOFFSET                    0x0
#define HOST1X_SYNC_CMDPROC_STOP_0_CH10_CMDPROC_STOP_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH10_CMDPROC_STOP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH10_CMDPROC_STOP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH10_CMDPROC_STOP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH10_CMDPROC_STOP_RUN                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH10_CMDPROC_STOP_STOP                       _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CMDPROC_STOP_0_CH11_CMDPROC_STOP_SHIFT                      _MK_SHIFT_CONST(11)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH11_CMDPROC_STOP_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_CMDPROC_STOP_0_CH11_CMDPROC_STOP_SHIFT)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH11_CMDPROC_STOP_RANGE                      11:11
#define HOST1X_SYNC_CMDPROC_STOP_0_CH11_CMDPROC_STOP_WOFFSET                    0x0
#define HOST1X_SYNC_CMDPROC_STOP_0_CH11_CMDPROC_STOP_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH11_CMDPROC_STOP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH11_CMDPROC_STOP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH11_CMDPROC_STOP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH11_CMDPROC_STOP_RUN                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH11_CMDPROC_STOP_STOP                       _MK_ENUM_CONST(1)


// Register HOST1X_SYNC_CH_TEARDOWN_0
#define HOST1X_SYNC_CH_TEARDOWN_0                       _MK_ADDR_CONST(0xb0)
#define HOST1X_SYNC_CH_TEARDOWN_0_SECURE                        0x0
#define HOST1X_SYNC_CH_TEARDOWN_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_CH_TEARDOWN_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_READ_MASK                     _MK_MASK_CONST(0xfff)
#define HOST1X_SYNC_CH_TEARDOWN_0_WRITE_MASK                    _MK_MASK_CONST(0xfff)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH0_TEARDOWN_SHIFT                    _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH0_TEARDOWN_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_CH_TEARDOWN_0_CH0_TEARDOWN_SHIFT)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH0_TEARDOWN_RANGE                    0:0
#define HOST1X_SYNC_CH_TEARDOWN_0_CH0_TEARDOWN_WOFFSET                  0x0
#define HOST1X_SYNC_CH_TEARDOWN_0_CH0_TEARDOWN_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH0_TEARDOWN_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH0_TEARDOWN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH0_TEARDOWN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH0_TEARDOWN_NO_ACTION                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH0_TEARDOWN_TEARDOWN                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CH_TEARDOWN_0_CH1_TEARDOWN_SHIFT                    _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH1_TEARDOWN_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_CH_TEARDOWN_0_CH1_TEARDOWN_SHIFT)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH1_TEARDOWN_RANGE                    1:1
#define HOST1X_SYNC_CH_TEARDOWN_0_CH1_TEARDOWN_WOFFSET                  0x0
#define HOST1X_SYNC_CH_TEARDOWN_0_CH1_TEARDOWN_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH1_TEARDOWN_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH1_TEARDOWN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH1_TEARDOWN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH1_TEARDOWN_NO_ACTION                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH1_TEARDOWN_TEARDOWN                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CH_TEARDOWN_0_CH2_TEARDOWN_SHIFT                    _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH2_TEARDOWN_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_CH_TEARDOWN_0_CH2_TEARDOWN_SHIFT)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH2_TEARDOWN_RANGE                    2:2
#define HOST1X_SYNC_CH_TEARDOWN_0_CH2_TEARDOWN_WOFFSET                  0x0
#define HOST1X_SYNC_CH_TEARDOWN_0_CH2_TEARDOWN_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH2_TEARDOWN_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH2_TEARDOWN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH2_TEARDOWN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH2_TEARDOWN_NO_ACTION                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH2_TEARDOWN_TEARDOWN                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CH_TEARDOWN_0_CH3_TEARDOWN_SHIFT                    _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH3_TEARDOWN_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_CH_TEARDOWN_0_CH3_TEARDOWN_SHIFT)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH3_TEARDOWN_RANGE                    3:3
#define HOST1X_SYNC_CH_TEARDOWN_0_CH3_TEARDOWN_WOFFSET                  0x0
#define HOST1X_SYNC_CH_TEARDOWN_0_CH3_TEARDOWN_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH3_TEARDOWN_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH3_TEARDOWN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH3_TEARDOWN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH3_TEARDOWN_NO_ACTION                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH3_TEARDOWN_TEARDOWN                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CH_TEARDOWN_0_CH4_TEARDOWN_SHIFT                    _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH4_TEARDOWN_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_CH_TEARDOWN_0_CH4_TEARDOWN_SHIFT)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH4_TEARDOWN_RANGE                    4:4
#define HOST1X_SYNC_CH_TEARDOWN_0_CH4_TEARDOWN_WOFFSET                  0x0
#define HOST1X_SYNC_CH_TEARDOWN_0_CH4_TEARDOWN_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH4_TEARDOWN_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH4_TEARDOWN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH4_TEARDOWN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH4_TEARDOWN_NO_ACTION                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH4_TEARDOWN_TEARDOWN                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CH_TEARDOWN_0_CH5_TEARDOWN_SHIFT                    _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH5_TEARDOWN_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_CH_TEARDOWN_0_CH5_TEARDOWN_SHIFT)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH5_TEARDOWN_RANGE                    5:5
#define HOST1X_SYNC_CH_TEARDOWN_0_CH5_TEARDOWN_WOFFSET                  0x0
#define HOST1X_SYNC_CH_TEARDOWN_0_CH5_TEARDOWN_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH5_TEARDOWN_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH5_TEARDOWN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH5_TEARDOWN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH5_TEARDOWN_NO_ACTION                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH5_TEARDOWN_TEARDOWN                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CH_TEARDOWN_0_CH6_TEARDOWN_SHIFT                    _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH6_TEARDOWN_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_CH_TEARDOWN_0_CH6_TEARDOWN_SHIFT)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH6_TEARDOWN_RANGE                    6:6
#define HOST1X_SYNC_CH_TEARDOWN_0_CH6_TEARDOWN_WOFFSET                  0x0
#define HOST1X_SYNC_CH_TEARDOWN_0_CH6_TEARDOWN_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH6_TEARDOWN_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH6_TEARDOWN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH6_TEARDOWN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH6_TEARDOWN_NO_ACTION                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH6_TEARDOWN_TEARDOWN                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CH_TEARDOWN_0_CH7_TEARDOWN_SHIFT                    _MK_SHIFT_CONST(7)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH7_TEARDOWN_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_CH_TEARDOWN_0_CH7_TEARDOWN_SHIFT)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH7_TEARDOWN_RANGE                    7:7
#define HOST1X_SYNC_CH_TEARDOWN_0_CH7_TEARDOWN_WOFFSET                  0x0
#define HOST1X_SYNC_CH_TEARDOWN_0_CH7_TEARDOWN_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH7_TEARDOWN_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH7_TEARDOWN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH7_TEARDOWN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH7_TEARDOWN_NO_ACTION                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH7_TEARDOWN_TEARDOWN                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CH_TEARDOWN_0_CH8_TEARDOWN_SHIFT                    _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH8_TEARDOWN_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_CH_TEARDOWN_0_CH8_TEARDOWN_SHIFT)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH8_TEARDOWN_RANGE                    8:8
#define HOST1X_SYNC_CH_TEARDOWN_0_CH8_TEARDOWN_WOFFSET                  0x0
#define HOST1X_SYNC_CH_TEARDOWN_0_CH8_TEARDOWN_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH8_TEARDOWN_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH8_TEARDOWN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH8_TEARDOWN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH8_TEARDOWN_NO_ACTION                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH8_TEARDOWN_TEARDOWN                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CH_TEARDOWN_0_CH9_TEARDOWN_SHIFT                    _MK_SHIFT_CONST(9)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH9_TEARDOWN_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_CH_TEARDOWN_0_CH9_TEARDOWN_SHIFT)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH9_TEARDOWN_RANGE                    9:9
#define HOST1X_SYNC_CH_TEARDOWN_0_CH9_TEARDOWN_WOFFSET                  0x0
#define HOST1X_SYNC_CH_TEARDOWN_0_CH9_TEARDOWN_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH9_TEARDOWN_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH9_TEARDOWN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH9_TEARDOWN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH9_TEARDOWN_NO_ACTION                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH9_TEARDOWN_TEARDOWN                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CH_TEARDOWN_0_CH10_TEARDOWN_SHIFT                   _MK_SHIFT_CONST(10)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH10_TEARDOWN_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_CH_TEARDOWN_0_CH10_TEARDOWN_SHIFT)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH10_TEARDOWN_RANGE                   10:10
#define HOST1X_SYNC_CH_TEARDOWN_0_CH10_TEARDOWN_WOFFSET                 0x0
#define HOST1X_SYNC_CH_TEARDOWN_0_CH10_TEARDOWN_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH10_TEARDOWN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH10_TEARDOWN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH10_TEARDOWN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH10_TEARDOWN_NO_ACTION                       _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH10_TEARDOWN_TEARDOWN                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CH_TEARDOWN_0_CH11_TEARDOWN_SHIFT                   _MK_SHIFT_CONST(11)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH11_TEARDOWN_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_CH_TEARDOWN_0_CH11_TEARDOWN_SHIFT)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH11_TEARDOWN_RANGE                   11:11
#define HOST1X_SYNC_CH_TEARDOWN_0_CH11_TEARDOWN_WOFFSET                 0x0
#define HOST1X_SYNC_CH_TEARDOWN_0_CH11_TEARDOWN_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH11_TEARDOWN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH11_TEARDOWN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH11_TEARDOWN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH11_TEARDOWN_NO_ACTION                       _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH11_TEARDOWN_TEARDOWN                        _MK_ENUM_CONST(1)


// Register HOST1X_SYNC_MOD_TEARDOWN_0
#define HOST1X_SYNC_MOD_TEARDOWN_0                      _MK_ADDR_CONST(0xb4)
#define HOST1X_SYNC_MOD_TEARDOWN_0_SECURE                       0x0
#define HOST1X_SYNC_MOD_TEARDOWN_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_MOD_TEARDOWN_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_READ_MASK                    _MK_MASK_CONST(0x18177c)
#define HOST1X_SYNC_MOD_TEARDOWN_0_WRITE_MASK                   _MK_MASK_CONST(0x18177c)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAY_TEARDOWN_SHIFT                       _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAY_TEARDOWN_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAY_TEARDOWN_SHIFT)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAY_TEARDOWN_RANGE                       8:8
#define HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAY_TEARDOWN_WOFFSET                     0x0
#define HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAY_TEARDOWN_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAY_TEARDOWN_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAY_TEARDOWN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAY_TEARDOWN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAY_TEARDOWN_NO_ACTION                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAY_TEARDOWN_TEARDOWN                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAYB_TEARDOWN_SHIFT                      _MK_SHIFT_CONST(9)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAYB_TEARDOWN_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAYB_TEARDOWN_SHIFT)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAYB_TEARDOWN_RANGE                      9:9
#define HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAYB_TEARDOWN_WOFFSET                    0x0
#define HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAYB_TEARDOWN_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAYB_TEARDOWN_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAYB_TEARDOWN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAYB_TEARDOWN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAYB_TEARDOWN_NO_ACTION                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAYB_TEARDOWN_TEARDOWN                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_MOD_TEARDOWN_0_EPP_TEARDOWN_SHIFT                   _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_MOD_TEARDOWN_0_EPP_TEARDOWN_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_MOD_TEARDOWN_0_EPP_TEARDOWN_SHIFT)
#define HOST1X_SYNC_MOD_TEARDOWN_0_EPP_TEARDOWN_RANGE                   3:3
#define HOST1X_SYNC_MOD_TEARDOWN_0_EPP_TEARDOWN_WOFFSET                 0x0
#define HOST1X_SYNC_MOD_TEARDOWN_0_EPP_TEARDOWN_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_EPP_TEARDOWN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_EPP_TEARDOWN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_EPP_TEARDOWN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_EPP_TEARDOWN_NO_ACTION                       _MK_ENUM_CONST(0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_EPP_TEARDOWN_TEARDOWN                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_MOD_TEARDOWN_0_GR3D_TEARDOWN_SHIFT                  _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_MOD_TEARDOWN_0_GR3D_TEARDOWN_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_MOD_TEARDOWN_0_GR3D_TEARDOWN_SHIFT)
#define HOST1X_SYNC_MOD_TEARDOWN_0_GR3D_TEARDOWN_RANGE                  6:6
#define HOST1X_SYNC_MOD_TEARDOWN_0_GR3D_TEARDOWN_WOFFSET                        0x0
#define HOST1X_SYNC_MOD_TEARDOWN_0_GR3D_TEARDOWN_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_GR3D_TEARDOWN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_GR3D_TEARDOWN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_GR3D_TEARDOWN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_GR3D_TEARDOWN_NO_ACTION                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_GR3D_TEARDOWN_TEARDOWN                       _MK_ENUM_CONST(1)

#define HOST1X_SYNC_MOD_TEARDOWN_0_ISP_TEARDOWN_SHIFT                   _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_MOD_TEARDOWN_0_ISP_TEARDOWN_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_MOD_TEARDOWN_0_ISP_TEARDOWN_SHIFT)
#define HOST1X_SYNC_MOD_TEARDOWN_0_ISP_TEARDOWN_RANGE                   4:4
#define HOST1X_SYNC_MOD_TEARDOWN_0_ISP_TEARDOWN_WOFFSET                 0x0
#define HOST1X_SYNC_MOD_TEARDOWN_0_ISP_TEARDOWN_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_ISP_TEARDOWN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_ISP_TEARDOWN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_ISP_TEARDOWN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_ISP_TEARDOWN_NO_ACTION                       _MK_ENUM_CONST(0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_ISP_TEARDOWN_TEARDOWN                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_MOD_TEARDOWN_0_DSI_TEARDOWN_SHIFT                   _MK_SHIFT_CONST(12)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DSI_TEARDOWN_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_MOD_TEARDOWN_0_DSI_TEARDOWN_SHIFT)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DSI_TEARDOWN_RANGE                   12:12
#define HOST1X_SYNC_MOD_TEARDOWN_0_DSI_TEARDOWN_WOFFSET                 0x0
#define HOST1X_SYNC_MOD_TEARDOWN_0_DSI_TEARDOWN_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DSI_TEARDOWN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DSI_TEARDOWN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DSI_TEARDOWN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DSI_TEARDOWN_NO_ACTION                       _MK_ENUM_CONST(0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DSI_TEARDOWN_TEARDOWN                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_MOD_TEARDOWN_0_HDMI_TEARDOWN_SHIFT                  _MK_SHIFT_CONST(10)
#define HOST1X_SYNC_MOD_TEARDOWN_0_HDMI_TEARDOWN_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_MOD_TEARDOWN_0_HDMI_TEARDOWN_SHIFT)
#define HOST1X_SYNC_MOD_TEARDOWN_0_HDMI_TEARDOWN_RANGE                  10:10
#define HOST1X_SYNC_MOD_TEARDOWN_0_HDMI_TEARDOWN_WOFFSET                        0x0
#define HOST1X_SYNC_MOD_TEARDOWN_0_HDMI_TEARDOWN_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_HDMI_TEARDOWN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_HDMI_TEARDOWN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_HDMI_TEARDOWN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_HDMI_TEARDOWN_NO_ACTION                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_HDMI_TEARDOWN_TEARDOWN                       _MK_ENUM_CONST(1)

#define HOST1X_SYNC_MOD_TEARDOWN_0_VI_TEARDOWN_SHIFT                    _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_MOD_TEARDOWN_0_VI_TEARDOWN_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_MOD_TEARDOWN_0_VI_TEARDOWN_SHIFT)
#define HOST1X_SYNC_MOD_TEARDOWN_0_VI_TEARDOWN_RANGE                    2:2
#define HOST1X_SYNC_MOD_TEARDOWN_0_VI_TEARDOWN_WOFFSET                  0x0
#define HOST1X_SYNC_MOD_TEARDOWN_0_VI_TEARDOWN_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_VI_TEARDOWN_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_VI_TEARDOWN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_VI_TEARDOWN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_VI_TEARDOWN_NO_ACTION                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_VI_TEARDOWN_TEARDOWN                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_MOD_TEARDOWN_0_GR2D_TEARDOWN_SHIFT                  _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_MOD_TEARDOWN_0_GR2D_TEARDOWN_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_MOD_TEARDOWN_0_GR2D_TEARDOWN_SHIFT)
#define HOST1X_SYNC_MOD_TEARDOWN_0_GR2D_TEARDOWN_RANGE                  5:5
#define HOST1X_SYNC_MOD_TEARDOWN_0_GR2D_TEARDOWN_WOFFSET                        0x0
#define HOST1X_SYNC_MOD_TEARDOWN_0_GR2D_TEARDOWN_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_GR2D_TEARDOWN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_GR2D_TEARDOWN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_GR2D_TEARDOWN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_GR2D_TEARDOWN_NO_ACTION                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_GR2D_TEARDOWN_TEARDOWN                       _MK_ENUM_CONST(1)

#define HOST1X_SYNC_MOD_TEARDOWN_0_MSENC_TEARDOWN_SHIFT                 _MK_SHIFT_CONST(19)
#define HOST1X_SYNC_MOD_TEARDOWN_0_MSENC_TEARDOWN_FIELD                 _MK_FIELD_CONST(0x1, HOST1X_SYNC_MOD_TEARDOWN_0_MSENC_TEARDOWN_SHIFT)
#define HOST1X_SYNC_MOD_TEARDOWN_0_MSENC_TEARDOWN_RANGE                 19:19
#define HOST1X_SYNC_MOD_TEARDOWN_0_MSENC_TEARDOWN_WOFFSET                       0x0
#define HOST1X_SYNC_MOD_TEARDOWN_0_MSENC_TEARDOWN_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_MSENC_TEARDOWN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_MSENC_TEARDOWN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_MSENC_TEARDOWN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_MSENC_TEARDOWN_NO_ACTION                     _MK_ENUM_CONST(0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_MSENC_TEARDOWN_TEARDOWN                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_MOD_TEARDOWN_0_TSEC_TEARDOWN_SHIFT                  _MK_SHIFT_CONST(20)
#define HOST1X_SYNC_MOD_TEARDOWN_0_TSEC_TEARDOWN_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_MOD_TEARDOWN_0_TSEC_TEARDOWN_SHIFT)
#define HOST1X_SYNC_MOD_TEARDOWN_0_TSEC_TEARDOWN_RANGE                  20:20
#define HOST1X_SYNC_MOD_TEARDOWN_0_TSEC_TEARDOWN_WOFFSET                        0x0
#define HOST1X_SYNC_MOD_TEARDOWN_0_TSEC_TEARDOWN_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_TSEC_TEARDOWN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_TSEC_TEARDOWN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_TSEC_TEARDOWN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_TSEC_TEARDOWN_NO_ACTION                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_TSEC_TEARDOWN_TEARDOWN                       _MK_ENUM_CONST(1)


// Reserved address 184 [0xb8]

// Reserved address 188 [0xbc]

// Reserved address 192 [0xc0]

// Reserved address 196 [0xc4]

// Reserved address 200 [0xc8]

// Reserved address 204 [0xcc]

// Reserved address 208 [0xd0]

// Reserved address 212 [0xd4]

// Register HOST1X_SYNC_DISPLAY_STATUS_0
#define HOST1X_SYNC_DISPLAY_STATUS_0                    _MK_ADDR_CONST(0xd8)
#define HOST1X_SYNC_DISPLAY_STATUS_0_SECURE                     0x0
#define HOST1X_SYNC_DISPLAY_STATUS_0_WORD_COUNT                         0x1
#define HOST1X_SYNC_DISPLAY_STATUS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DISPLAY_STATUS_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DISPLAY_STATUS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DISPLAY_STATUS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DISPLAY_STATUS_0_READ_MASK                  _MK_MASK_CONST(0x3ff0000)
#define HOST1X_SYNC_DISPLAY_STATUS_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DISPLAY_STATUS_0_DISPLAY_CURRCL_SHIFT                       _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_DISPLAY_STATUS_0_DISPLAY_CURRCL_FIELD                       _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_DISPLAY_STATUS_0_DISPLAY_CURRCL_SHIFT)
#define HOST1X_SYNC_DISPLAY_STATUS_0_DISPLAY_CURRCL_RANGE                       25:16
#define HOST1X_SYNC_DISPLAY_STATUS_0_DISPLAY_CURRCL_WOFFSET                     0x0
#define HOST1X_SYNC_DISPLAY_STATUS_0_DISPLAY_CURRCL_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DISPLAY_STATUS_0_DISPLAY_CURRCL_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DISPLAY_STATUS_0_DISPLAY_CURRCL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DISPLAY_STATUS_0_DISPLAY_CURRCL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_DISPLAYB_STATUS_0
#define HOST1X_SYNC_DISPLAYB_STATUS_0                   _MK_ADDR_CONST(0xdc)
#define HOST1X_SYNC_DISPLAYB_STATUS_0_SECURE                    0x0
#define HOST1X_SYNC_DISPLAYB_STATUS_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_DISPLAYB_STATUS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DISPLAYB_STATUS_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DISPLAYB_STATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DISPLAYB_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DISPLAYB_STATUS_0_READ_MASK                         _MK_MASK_CONST(0x3ff0000)
#define HOST1X_SYNC_DISPLAYB_STATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DISPLAYB_STATUS_0_DISPLAYB_CURRCL_SHIFT                     _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_DISPLAYB_STATUS_0_DISPLAYB_CURRCL_FIELD                     _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_DISPLAYB_STATUS_0_DISPLAYB_CURRCL_SHIFT)
#define HOST1X_SYNC_DISPLAYB_STATUS_0_DISPLAYB_CURRCL_RANGE                     25:16
#define HOST1X_SYNC_DISPLAYB_STATUS_0_DISPLAYB_CURRCL_WOFFSET                   0x0
#define HOST1X_SYNC_DISPLAYB_STATUS_0_DISPLAYB_CURRCL_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DISPLAYB_STATUS_0_DISPLAYB_CURRCL_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DISPLAYB_STATUS_0_DISPLAYB_CURRCL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DISPLAYB_STATUS_0_DISPLAYB_CURRCL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_EPP_STATUS_0
#define HOST1X_SYNC_EPP_STATUS_0                        _MK_ADDR_CONST(0xe0)
#define HOST1X_SYNC_EPP_STATUS_0_SECURE                         0x0
#define HOST1X_SYNC_EPP_STATUS_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_EPP_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_EPP_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_EPP_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_EPP_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_EPP_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x3ff0000)
#define HOST1X_SYNC_EPP_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_EPP_STATUS_0_EPP_CURRCL_SHIFT                       _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_EPP_STATUS_0_EPP_CURRCL_FIELD                       _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_EPP_STATUS_0_EPP_CURRCL_SHIFT)
#define HOST1X_SYNC_EPP_STATUS_0_EPP_CURRCL_RANGE                       25:16
#define HOST1X_SYNC_EPP_STATUS_0_EPP_CURRCL_WOFFSET                     0x0
#define HOST1X_SYNC_EPP_STATUS_0_EPP_CURRCL_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_EPP_STATUS_0_EPP_CURRCL_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_EPP_STATUS_0_EPP_CURRCL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_EPP_STATUS_0_EPP_CURRCL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_GR3D_STATUS_0
#define HOST1X_SYNC_GR3D_STATUS_0                       _MK_ADDR_CONST(0xe4)
#define HOST1X_SYNC_GR3D_STATUS_0_SECURE                        0x0
#define HOST1X_SYNC_GR3D_STATUS_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_GR3D_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_GR3D_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_GR3D_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_GR3D_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_GR3D_STATUS_0_READ_MASK                     _MK_MASK_CONST(0x3ff0000)
#define HOST1X_SYNC_GR3D_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_GR3D_STATUS_0_GR3D_CURRCL_SHIFT                     _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_GR3D_STATUS_0_GR3D_CURRCL_FIELD                     _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_GR3D_STATUS_0_GR3D_CURRCL_SHIFT)
#define HOST1X_SYNC_GR3D_STATUS_0_GR3D_CURRCL_RANGE                     25:16
#define HOST1X_SYNC_GR3D_STATUS_0_GR3D_CURRCL_WOFFSET                   0x0
#define HOST1X_SYNC_GR3D_STATUS_0_GR3D_CURRCL_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_GR3D_STATUS_0_GR3D_CURRCL_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_GR3D_STATUS_0_GR3D_CURRCL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_GR3D_STATUS_0_GR3D_CURRCL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_ISP_STATUS_0
#define HOST1X_SYNC_ISP_STATUS_0                        _MK_ADDR_CONST(0xe8)
#define HOST1X_SYNC_ISP_STATUS_0_SECURE                         0x0
#define HOST1X_SYNC_ISP_STATUS_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_ISP_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ISP_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ISP_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ISP_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ISP_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x3ff0000)
#define HOST1X_SYNC_ISP_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ISP_STATUS_0_ISP_CURRCL_SHIFT                       _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_ISP_STATUS_0_ISP_CURRCL_FIELD                       _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_ISP_STATUS_0_ISP_CURRCL_SHIFT)
#define HOST1X_SYNC_ISP_STATUS_0_ISP_CURRCL_RANGE                       25:16
#define HOST1X_SYNC_ISP_STATUS_0_ISP_CURRCL_WOFFSET                     0x0
#define HOST1X_SYNC_ISP_STATUS_0_ISP_CURRCL_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ISP_STATUS_0_ISP_CURRCL_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ISP_STATUS_0_ISP_CURRCL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ISP_STATUS_0_ISP_CURRCL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 236 [0xec]

// Reserved address 240 [0xf0]

// Register HOST1X_SYNC_DSI_STATUS_0
#define HOST1X_SYNC_DSI_STATUS_0                        _MK_ADDR_CONST(0xf4)
#define HOST1X_SYNC_DSI_STATUS_0_SECURE                         0x0
#define HOST1X_SYNC_DSI_STATUS_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_DSI_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DSI_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DSI_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DSI_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DSI_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x3ff0000)
#define HOST1X_SYNC_DSI_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DSI_STATUS_0_DSI_CURRCL_SHIFT                       _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_DSI_STATUS_0_DSI_CURRCL_FIELD                       _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_DSI_STATUS_0_DSI_CURRCL_SHIFT)
#define HOST1X_SYNC_DSI_STATUS_0_DSI_CURRCL_RANGE                       25:16
#define HOST1X_SYNC_DSI_STATUS_0_DSI_CURRCL_WOFFSET                     0x0
#define HOST1X_SYNC_DSI_STATUS_0_DSI_CURRCL_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DSI_STATUS_0_DSI_CURRCL_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DSI_STATUS_0_DSI_CURRCL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DSI_STATUS_0_DSI_CURRCL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_HDMI_STATUS_0
#define HOST1X_SYNC_HDMI_STATUS_0                       _MK_ADDR_CONST(0xf8)
#define HOST1X_SYNC_HDMI_STATUS_0_SECURE                        0x0
#define HOST1X_SYNC_HDMI_STATUS_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_HDMI_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HDMI_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HDMI_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HDMI_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HDMI_STATUS_0_READ_MASK                     _MK_MASK_CONST(0x3ff0000)
#define HOST1X_SYNC_HDMI_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HDMI_STATUS_0_HDMI_CURRCL_SHIFT                     _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_HDMI_STATUS_0_HDMI_CURRCL_FIELD                     _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_HDMI_STATUS_0_HDMI_CURRCL_SHIFT)
#define HOST1X_SYNC_HDMI_STATUS_0_HDMI_CURRCL_RANGE                     25:16
#define HOST1X_SYNC_HDMI_STATUS_0_HDMI_CURRCL_WOFFSET                   0x0
#define HOST1X_SYNC_HDMI_STATUS_0_HDMI_CURRCL_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HDMI_STATUS_0_HDMI_CURRCL_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HDMI_STATUS_0_HDMI_CURRCL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HDMI_STATUS_0_HDMI_CURRCL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_VI_STATUS_0
#define HOST1X_SYNC_VI_STATUS_0                 _MK_ADDR_CONST(0xfc)
#define HOST1X_SYNC_VI_STATUS_0_SECURE                  0x0
#define HOST1X_SYNC_VI_STATUS_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_VI_STATUS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_VI_STATUS_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_VI_STATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_VI_STATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_VI_STATUS_0_READ_MASK                       _MK_MASK_CONST(0x3ff0000)
#define HOST1X_SYNC_VI_STATUS_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_VI_STATUS_0_VI_CURRCL_SHIFT                 _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_VI_STATUS_0_VI_CURRCL_FIELD                 _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_VI_STATUS_0_VI_CURRCL_SHIFT)
#define HOST1X_SYNC_VI_STATUS_0_VI_CURRCL_RANGE                 25:16
#define HOST1X_SYNC_VI_STATUS_0_VI_CURRCL_WOFFSET                       0x0
#define HOST1X_SYNC_VI_STATUS_0_VI_CURRCL_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_VI_STATUS_0_VI_CURRCL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_VI_STATUS_0_VI_CURRCL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_VI_STATUS_0_VI_CURRCL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_GR2D_STATUS_0
#define HOST1X_SYNC_GR2D_STATUS_0                       _MK_ADDR_CONST(0x100)
#define HOST1X_SYNC_GR2D_STATUS_0_SECURE                        0x0
#define HOST1X_SYNC_GR2D_STATUS_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_GR2D_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_GR2D_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_GR2D_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_GR2D_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_GR2D_STATUS_0_READ_MASK                     _MK_MASK_CONST(0x3ff0000)
#define HOST1X_SYNC_GR2D_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_GR2D_STATUS_0_GR2D_CURRCL_SHIFT                     _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_GR2D_STATUS_0_GR2D_CURRCL_FIELD                     _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_GR2D_STATUS_0_GR2D_CURRCL_SHIFT)
#define HOST1X_SYNC_GR2D_STATUS_0_GR2D_CURRCL_RANGE                     25:16
#define HOST1X_SYNC_GR2D_STATUS_0_GR2D_CURRCL_WOFFSET                   0x0
#define HOST1X_SYNC_GR2D_STATUS_0_GR2D_CURRCL_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_GR2D_STATUS_0_GR2D_CURRCL_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_GR2D_STATUS_0_GR2D_CURRCL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_GR2D_STATUS_0_GR2D_CURRCL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MSENC_STATUS_0
#define HOST1X_SYNC_MSENC_STATUS_0                      _MK_ADDR_CONST(0x104)
#define HOST1X_SYNC_MSENC_STATUS_0_SECURE                       0x0
#define HOST1X_SYNC_MSENC_STATUS_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_MSENC_STATUS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MSENC_STATUS_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MSENC_STATUS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MSENC_STATUS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MSENC_STATUS_0_READ_MASK                    _MK_MASK_CONST(0x3ff0000)
#define HOST1X_SYNC_MSENC_STATUS_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MSENC_STATUS_0_MSENC_CURRCL_SHIFT                   _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_MSENC_STATUS_0_MSENC_CURRCL_FIELD                   _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_MSENC_STATUS_0_MSENC_CURRCL_SHIFT)
#define HOST1X_SYNC_MSENC_STATUS_0_MSENC_CURRCL_RANGE                   25:16
#define HOST1X_SYNC_MSENC_STATUS_0_MSENC_CURRCL_WOFFSET                 0x0
#define HOST1X_SYNC_MSENC_STATUS_0_MSENC_CURRCL_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MSENC_STATUS_0_MSENC_CURRCL_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MSENC_STATUS_0_MSENC_CURRCL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MSENC_STATUS_0_MSENC_CURRCL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_TSEC_STATUS_0
#define HOST1X_SYNC_TSEC_STATUS_0                       _MK_ADDR_CONST(0x108)
#define HOST1X_SYNC_TSEC_STATUS_0_SECURE                        0x0
#define HOST1X_SYNC_TSEC_STATUS_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_TSEC_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_TSEC_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_TSEC_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_TSEC_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_TSEC_STATUS_0_READ_MASK                     _MK_MASK_CONST(0x3ff0000)
#define HOST1X_SYNC_TSEC_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_TSEC_STATUS_0_TSEC_CURRCL_SHIFT                     _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_TSEC_STATUS_0_TSEC_CURRCL_FIELD                     _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_TSEC_STATUS_0_TSEC_CURRCL_SHIFT)
#define HOST1X_SYNC_TSEC_STATUS_0_TSEC_CURRCL_RANGE                     25:16
#define HOST1X_SYNC_TSEC_STATUS_0_TSEC_CURRCL_WOFFSET                   0x0
#define HOST1X_SYNC_TSEC_STATUS_0_TSEC_CURRCL_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_TSEC_STATUS_0_TSEC_CURRCL_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_TSEC_STATUS_0_TSEC_CURRCL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_TSEC_STATUS_0_TSEC_CURRCL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 268 [0x10c]

// Reserved address 272 [0x110]

// Reserved address 276 [0x114]

// Reserved address 280 [0x118]

// Reserved address 284 [0x11c]

// Reserved address 288 [0x120]

// Reserved address 292 [0x124]

// Reserved address 296 [0x128]

// Reserved address 300 [0x12c]

// Reserved address 304 [0x130]

// Reserved address 308 [0x134]

// Reserved address 312 [0x138]

// Reserved address 316 [0x13c]

// Reserved address 320 [0x140]

// Reserved address 324 [0x144]

// Reserved address 328 [0x148]

// Reserved address 332 [0x14c]

// Reserved address 336 [0x150]

// Reserved address 340 [0x154]

// Reserved address 344 [0x158]

// Reserved address 348 [0x15c]

// Reserved address 352 [0x160]

// Reserved address 356 [0x164]

// Reserved address 360 [0x168]

// Reserved address 364 [0x16c]

// Reserved address 368 [0x170]

// Reserved address 372 [0x174]

// Reserved address 376 [0x178]

// Reserved address 380 [0x17c]

// Reserved address 384 [0x180]

// Reserved address 388 [0x184]

// Reserved address 392 [0x188]
#define HOST1X_DIRECT_MODULE_BASE_DEFAULT       352321536

// Register HOST1X_SYNC_DIRECT_MODULE_CONFIG_0
#define HOST1X_SYNC_DIRECT_MODULE_CONFIG_0                      _MK_ADDR_CONST(0x1a0)
#define HOST1X_SYNC_DIRECT_MODULE_CONFIG_0_SECURE                       0x0
#define HOST1X_SYNC_DIRECT_MODULE_CONFIG_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_DIRECT_MODULE_CONFIG_0_RESET_VAL                    _MK_MASK_CONST(0x54000000)
#define HOST1X_SYNC_DIRECT_MODULE_CONFIG_0_RESET_MASK                   _MK_MASK_CONST(0xfffffffc)
#define HOST1X_SYNC_DIRECT_MODULE_CONFIG_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DIRECT_MODULE_CONFIG_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DIRECT_MODULE_CONFIG_0_READ_MASK                    _MK_MASK_CONST(0xfffffffc)
#define HOST1X_SYNC_DIRECT_MODULE_CONFIG_0_WRITE_MASK                   _MK_MASK_CONST(0xfffffffc)
#define HOST1X_SYNC_DIRECT_MODULE_CONFIG_0_BASE_SHIFT                   _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_DIRECT_MODULE_CONFIG_0_BASE_FIELD                   _MK_FIELD_CONST(0x3fffffff, HOST1X_SYNC_DIRECT_MODULE_CONFIG_0_BASE_SHIFT)
#define HOST1X_SYNC_DIRECT_MODULE_CONFIG_0_BASE_RANGE                   31:2
#define HOST1X_SYNC_DIRECT_MODULE_CONFIG_0_BASE_WOFFSET                 0x0
#define HOST1X_SYNC_DIRECT_MODULE_CONFIG_0_BASE_DEFAULT                 _MK_MASK_CONST(0x15000000)
#define HOST1X_SYNC_DIRECT_MODULE_CONFIG_0_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3fffffff)
#define HOST1X_SYNC_DIRECT_MODULE_CONFIG_0_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DIRECT_MODULE_CONFIG_0_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_USEC_CLK_0
#define HOST1X_SYNC_USEC_CLK_0                  _MK_ADDR_CONST(0x1a4)
#define HOST1X_SYNC_USEC_CLK_0_SECURE                   0x0
#define HOST1X_SYNC_USEC_CLK_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_USEC_CLK_0_RESET_VAL                        _MK_MASK_CONST(0x15e)
#define HOST1X_SYNC_USEC_CLK_0_RESET_MASK                       _MK_MASK_CONST(0xfff)
#define HOST1X_SYNC_USEC_CLK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_USEC_CLK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_USEC_CLK_0_READ_MASK                        _MK_MASK_CONST(0xfff)
#define HOST1X_SYNC_USEC_CLK_0_WRITE_MASK                       _MK_MASK_CONST(0xfff)
#define HOST1X_SYNC_USEC_CLK_0_USEC_CLKS_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_USEC_CLK_0_USEC_CLKS_FIELD                  _MK_FIELD_CONST(0xfff, HOST1X_SYNC_USEC_CLK_0_USEC_CLKS_SHIFT)
#define HOST1X_SYNC_USEC_CLK_0_USEC_CLKS_RANGE                  11:0
#define HOST1X_SYNC_USEC_CLK_0_USEC_CLKS_WOFFSET                        0x0
#define HOST1X_SYNC_USEC_CLK_0_USEC_CLKS_DEFAULT                        _MK_MASK_CONST(0x15e)
#define HOST1X_SYNC_USEC_CLK_0_USEC_CLKS_DEFAULT_MASK                   _MK_MASK_CONST(0xfff)
#define HOST1X_SYNC_USEC_CLK_0_USEC_CLKS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_USEC_CLK_0_USEC_CLKS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CTXSW_TIMEOUT_CFG_0
#define HOST1X_SYNC_CTXSW_TIMEOUT_CFG_0                 _MK_ADDR_CONST(0x1a8)
#define HOST1X_SYNC_CTXSW_TIMEOUT_CFG_0_SECURE                  0x0
#define HOST1X_SYNC_CTXSW_TIMEOUT_CFG_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_CTXSW_TIMEOUT_CFG_0_RESET_VAL                       _MK_MASK_CONST(0xf)
#define HOST1X_SYNC_CTXSW_TIMEOUT_CFG_0_RESET_MASK                      _MK_MASK_CONST(0xff)
#define HOST1X_SYNC_CTXSW_TIMEOUT_CFG_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CTXSW_TIMEOUT_CFG_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CTXSW_TIMEOUT_CFG_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define HOST1X_SYNC_CTXSW_TIMEOUT_CFG_0_WRITE_MASK                      _MK_MASK_CONST(0xff)
#define HOST1X_SYNC_CTXSW_TIMEOUT_CFG_0_WAIT_CTXSW_CNT_SHIFT                    _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CTXSW_TIMEOUT_CFG_0_WAIT_CTXSW_CNT_FIELD                    _MK_FIELD_CONST(0xff, HOST1X_SYNC_CTXSW_TIMEOUT_CFG_0_WAIT_CTXSW_CNT_SHIFT)
#define HOST1X_SYNC_CTXSW_TIMEOUT_CFG_0_WAIT_CTXSW_CNT_RANGE                    7:0
#define HOST1X_SYNC_CTXSW_TIMEOUT_CFG_0_WAIT_CTXSW_CNT_WOFFSET                  0x0
#define HOST1X_SYNC_CTXSW_TIMEOUT_CFG_0_WAIT_CTXSW_CNT_DEFAULT                  _MK_MASK_CONST(0xf)
#define HOST1X_SYNC_CTXSW_TIMEOUT_CFG_0_WAIT_CTXSW_CNT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HOST1X_SYNC_CTXSW_TIMEOUT_CFG_0_WAIT_CTXSW_CNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CTXSW_TIMEOUT_CFG_0_WAIT_CTXSW_CNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_INDREG_DMA_CTRL_0
#define HOST1X_SYNC_INDREG_DMA_CTRL_0                   _MK_ADDR_CONST(0x1ac)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_SECURE                    0x0
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_RESET_MASK                        _MK_MASK_CONST(0xef)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_READ_MASK                         _MK_MASK_CONST(0xef)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_WRITE_MASK                        _MK_MASK_CONST(0xef)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_ENABLE_SHIFT                       _MK_SHIFT_CONST(7)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_ENABLE_SHIFT)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_ENABLE_RANGE                       7:7
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_ENABLE_WOFFSET                     0x0
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_ENABLE_DISABLE                     _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_ENABLE_ENABLE                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_ATTN_LVL_SHIFT                     _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_ATTN_LVL_FIELD                     _MK_FIELD_CONST(0x3, HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_ATTN_LVL_SHIFT)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_ATTN_LVL_RANGE                     6:5
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_ATTN_LVL_WOFFSET                   0x0
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_ATTN_LVL_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_ATTN_LVL_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_ATTN_LVL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_ATTN_LVL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_CHID_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_CHID_FIELD                 _MK_FIELD_CONST(0xf, HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_CHID_SHIFT)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_CHID_RANGE                 3:0
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_CHID_WOFFSET                       0x0
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_CHID_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_CHID_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_CHID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_CHID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CHANNEL_PRIORITY_0
#define HOST1X_SYNC_CHANNEL_PRIORITY_0                  _MK_ADDR_CONST(0x1b0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_SECURE                   0x0
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_RESET_MASK                       _MK_MASK_CONST(0xfff)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_READ_MASK                        _MK_MASK_CONST(0xfff)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_WRITE_MASK                       _MK_MASK_CONST(0xfff)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH0_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH0_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH0_SHIFT)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH0_RANGE                  0:0
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH0_WOFFSET                        0x0
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH0_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH0_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH0_ENABLE                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH1_SHIFT                  _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH1_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH1_SHIFT)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH1_RANGE                  1:1
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH1_WOFFSET                        0x0
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH1_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH1_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH1_ENABLE                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH2_SHIFT                  _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH2_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH2_SHIFT)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH2_RANGE                  2:2
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH2_WOFFSET                        0x0
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH2_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH2_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH2_ENABLE                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH3_SHIFT                  _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH3_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH3_SHIFT)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH3_RANGE                  3:3
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH3_WOFFSET                        0x0
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH3_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH3_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH3_ENABLE                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH4_SHIFT                  _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH4_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH4_SHIFT)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH4_RANGE                  4:4
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH4_WOFFSET                        0x0
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH4_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH4_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH4_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH4_ENABLE                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH5_SHIFT                  _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH5_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH5_SHIFT)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH5_RANGE                  5:5
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH5_WOFFSET                        0x0
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH5_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH5_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH5_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH5_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH5_ENABLE                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH6_SHIFT                  _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH6_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH6_SHIFT)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH6_RANGE                  6:6
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH6_WOFFSET                        0x0
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH6_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH6_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH6_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH6_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH6_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH6_ENABLE                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH7_SHIFT                  _MK_SHIFT_CONST(7)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH7_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH7_SHIFT)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH7_RANGE                  7:7
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH7_WOFFSET                        0x0
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH7_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH7_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH7_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH7_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH7_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH7_ENABLE                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH8_SHIFT                  _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH8_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH8_SHIFT)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH8_RANGE                  8:8
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH8_WOFFSET                        0x0
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH8_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH8_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH8_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH8_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH8_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH8_ENABLE                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH9_SHIFT                  _MK_SHIFT_CONST(9)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH9_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH9_SHIFT)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH9_RANGE                  9:9
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH9_WOFFSET                        0x0
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH9_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH9_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH9_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH9_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH9_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH9_ENABLE                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH10_SHIFT                 _MK_SHIFT_CONST(10)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH10_FIELD                 _MK_FIELD_CONST(0x1, HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH10_SHIFT)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH10_RANGE                 10:10
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH10_WOFFSET                       0x0
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH10_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH10_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH10_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH10_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH10_DISABLE                       _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH10_ENABLE                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH11_SHIFT                 _MK_SHIFT_CONST(11)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH11_FIELD                 _MK_FIELD_CONST(0x1, HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH11_SHIFT)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH11_RANGE                 11:11
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH11_WOFFSET                       0x0
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH11_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH11_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH11_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH11_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH11_DISABLE                       _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH11_ENABLE                        _MK_ENUM_CONST(1)


// Register HOST1X_SYNC_CDMA_ASM_TIMEOUT_0
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0                  _MK_ADDR_CONST(0x1b4)
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_SECURE                   0x0
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_RESET_VAL                        _MK_MASK_CONST(0x404)
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_RESET_MASK                       _MK_MASK_CONST(0x1f1f)
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x404)
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1f1f)
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_READ_MASK                        _MK_MASK_CONST(0x1f1f)
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_WRITE_MASK                       _MK_MASK_CONST(0x1f1f)
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_CDMA_ASM_DFIFO_TIMEOUT_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_CDMA_ASM_DFIFO_TIMEOUT_FIELD                     _MK_FIELD_CONST(0x1f, HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_CDMA_ASM_DFIFO_TIMEOUT_SHIFT)
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_CDMA_ASM_DFIFO_TIMEOUT_RANGE                     4:0
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_CDMA_ASM_DFIFO_TIMEOUT_WOFFSET                   0x0
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_CDMA_ASM_DFIFO_TIMEOUT_DEFAULT                   _MK_MASK_CONST(0x4)
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_CDMA_ASM_DFIFO_TIMEOUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_CDMA_ASM_DFIFO_TIMEOUT_SW_DEFAULT                        _MK_MASK_CONST(0x4)
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_CDMA_ASM_DFIFO_TIMEOUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)

#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_CDMA_ASM_GFIFO_TIMEOUT_SHIFT                     _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_CDMA_ASM_GFIFO_TIMEOUT_FIELD                     _MK_FIELD_CONST(0x1f, HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_CDMA_ASM_GFIFO_TIMEOUT_SHIFT)
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_CDMA_ASM_GFIFO_TIMEOUT_RANGE                     12:8
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_CDMA_ASM_GFIFO_TIMEOUT_WOFFSET                   0x0
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_CDMA_ASM_GFIFO_TIMEOUT_DEFAULT                   _MK_MASK_CONST(0x4)
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_CDMA_ASM_GFIFO_TIMEOUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_CDMA_ASM_GFIFO_TIMEOUT_SW_DEFAULT                        _MK_MASK_CONST(0x4)
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_CDMA_ASM_GFIFO_TIMEOUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)


// Register HOST1X_SYNC_CDMA_MISC_0
#define HOST1X_SYNC_CDMA_MISC_0                 _MK_ADDR_CONST(0x1b8)
#define HOST1X_SYNC_CDMA_MISC_0_SECURE                  0x0
#define HOST1X_SYNC_CDMA_MISC_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_CDMA_MISC_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_MISC_0_RESET_MASK                      _MK_MASK_CONST(0x173f)
#define HOST1X_SYNC_CDMA_MISC_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_MISC_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_MISC_0_READ_MASK                       _MK_MASK_CONST(0x173f)
#define HOST1X_SYNC_CDMA_MISC_0_WRITE_MASK                      _MK_MASK_CONST(0x173f)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_DELAY_PUT_SHIFT                    _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_DELAY_PUT_FIELD                    _MK_FIELD_CONST(0x3f, HOST1X_SYNC_CDMA_MISC_0_CDMA_DELAY_PUT_SHIFT)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_DELAY_PUT_RANGE                    5:0
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_DELAY_PUT_WOFFSET                  0x0
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_DELAY_PUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_DELAY_PUT_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_DELAY_PUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_DELAY_PUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CDMA_MISC_0_CDMA_SIMPLE_PREFETCH_SHIFT                      _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_SIMPLE_PREFETCH_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_CDMA_MISC_0_CDMA_SIMPLE_PREFETCH_SHIFT)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_SIMPLE_PREFETCH_RANGE                      8:8
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_SIMPLE_PREFETCH_WOFFSET                    0x0
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_SIMPLE_PREFETCH_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_SIMPLE_PREFETCH_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_SIMPLE_PREFETCH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_SIMPLE_PREFETCH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CDMA_MISC_0_CDMA_PUT_SYNC_DISABLE_SHIFT                     _MK_SHIFT_CONST(9)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_PUT_SYNC_DISABLE_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_CDMA_MISC_0_CDMA_PUT_SYNC_DISABLE_SHIFT)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_PUT_SYNC_DISABLE_RANGE                     9:9
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_PUT_SYNC_DISABLE_WOFFSET                   0x0
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_PUT_SYNC_DISABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_PUT_SYNC_DISABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_PUT_SYNC_DISABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_PUT_SYNC_DISABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CDMA_MISC_0_CDMA_CLKEN_OVR_SHIFT                    _MK_SHIFT_CONST(10)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_CLKEN_OVR_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_CDMA_MISC_0_CDMA_CLKEN_OVR_SHIFT)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_CLKEN_OVR_RANGE                    10:10
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_CLKEN_OVR_WOFFSET                  0x0
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_CLKEN_OVR_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_CLKEN_OVR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_CLKEN_OVR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_CLKEN_OVR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CDMA_MISC_0_CDMA_EN_STATS_SHIFT                     _MK_SHIFT_CONST(12)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_EN_STATS_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_CDMA_MISC_0_CDMA_EN_STATS_SHIFT)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_EN_STATS_RANGE                     12:12
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_EN_STATS_WOFFSET                   0x0
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_EN_STATS_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_EN_STATS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_EN_STATS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_EN_STATS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_IP_BUSY_TIMEOUT_0
#define HOST1X_SYNC_IP_BUSY_TIMEOUT_0                   _MK_ADDR_CONST(0x1bc)
#define HOST1X_SYNC_IP_BUSY_TIMEOUT_0_SECURE                    0x0
#define HOST1X_SYNC_IP_BUSY_TIMEOUT_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_IP_BUSY_TIMEOUT_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_IP_BUSY_TIMEOUT_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_IP_BUSY_TIMEOUT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_IP_BUSY_TIMEOUT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_IP_BUSY_TIMEOUT_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_IP_BUSY_TIMEOUT_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_IP_BUSY_TIMEOUT_0_IP_BUSY_TIMEOUT_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_IP_BUSY_TIMEOUT_0_IP_BUSY_TIMEOUT_FIELD                     _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_IP_BUSY_TIMEOUT_0_IP_BUSY_TIMEOUT_SHIFT)
#define HOST1X_SYNC_IP_BUSY_TIMEOUT_0_IP_BUSY_TIMEOUT_RANGE                     31:0
#define HOST1X_SYNC_IP_BUSY_TIMEOUT_0_IP_BUSY_TIMEOUT_WOFFSET                   0x0
#define HOST1X_SYNC_IP_BUSY_TIMEOUT_0_IP_BUSY_TIMEOUT_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_IP_BUSY_TIMEOUT_0_IP_BUSY_TIMEOUT_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_IP_BUSY_TIMEOUT_0_IP_BUSY_TIMEOUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_IP_BUSY_TIMEOUT_0_IP_BUSY_TIMEOUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_IP_READ_TIMEOUT_ADDR_0
#define HOST1X_SYNC_IP_READ_TIMEOUT_ADDR_0                      _MK_ADDR_CONST(0x1c0)
#define HOST1X_SYNC_IP_READ_TIMEOUT_ADDR_0_SECURE                       0x0
#define HOST1X_SYNC_IP_READ_TIMEOUT_ADDR_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_IP_READ_TIMEOUT_ADDR_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_IP_READ_TIMEOUT_ADDR_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_IP_READ_TIMEOUT_ADDR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_IP_READ_TIMEOUT_ADDR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_IP_READ_TIMEOUT_ADDR_0_READ_MASK                    _MK_MASK_CONST(0xfffffffc)
#define HOST1X_SYNC_IP_READ_TIMEOUT_ADDR_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_IP_READ_TIMEOUT_ADDR_0_IP_READ_TIMEOUT_ADDR_SHIFT                   _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_IP_READ_TIMEOUT_ADDR_0_IP_READ_TIMEOUT_ADDR_FIELD                   _MK_FIELD_CONST(0x3fffffff, HOST1X_SYNC_IP_READ_TIMEOUT_ADDR_0_IP_READ_TIMEOUT_ADDR_SHIFT)
#define HOST1X_SYNC_IP_READ_TIMEOUT_ADDR_0_IP_READ_TIMEOUT_ADDR_RANGE                   31:2
#define HOST1X_SYNC_IP_READ_TIMEOUT_ADDR_0_IP_READ_TIMEOUT_ADDR_WOFFSET                 0x0
#define HOST1X_SYNC_IP_READ_TIMEOUT_ADDR_0_IP_READ_TIMEOUT_ADDR_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_IP_READ_TIMEOUT_ADDR_0_IP_READ_TIMEOUT_ADDR_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_IP_READ_TIMEOUT_ADDR_0_IP_READ_TIMEOUT_ADDR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_IP_READ_TIMEOUT_ADDR_0_IP_READ_TIMEOUT_ADDR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_IP_WRITE_TIMEOUT_ADDR_0
#define HOST1X_SYNC_IP_WRITE_TIMEOUT_ADDR_0                     _MK_ADDR_CONST(0x1c4)
#define HOST1X_SYNC_IP_WRITE_TIMEOUT_ADDR_0_SECURE                      0x0
#define HOST1X_SYNC_IP_WRITE_TIMEOUT_ADDR_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_IP_WRITE_TIMEOUT_ADDR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_IP_WRITE_TIMEOUT_ADDR_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_IP_WRITE_TIMEOUT_ADDR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_IP_WRITE_TIMEOUT_ADDR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_IP_WRITE_TIMEOUT_ADDR_0_READ_MASK                   _MK_MASK_CONST(0xfffffffc)
#define HOST1X_SYNC_IP_WRITE_TIMEOUT_ADDR_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_IP_WRITE_TIMEOUT_ADDR_0_IP_WRITE_TIMEOUT_ADDR_SHIFT                 _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_IP_WRITE_TIMEOUT_ADDR_0_IP_WRITE_TIMEOUT_ADDR_FIELD                 _MK_FIELD_CONST(0x3fffffff, HOST1X_SYNC_IP_WRITE_TIMEOUT_ADDR_0_IP_WRITE_TIMEOUT_ADDR_SHIFT)
#define HOST1X_SYNC_IP_WRITE_TIMEOUT_ADDR_0_IP_WRITE_TIMEOUT_ADDR_RANGE                 31:2
#define HOST1X_SYNC_IP_WRITE_TIMEOUT_ADDR_0_IP_WRITE_TIMEOUT_ADDR_WOFFSET                       0x0
#define HOST1X_SYNC_IP_WRITE_TIMEOUT_ADDR_0_IP_WRITE_TIMEOUT_ADDR_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_IP_WRITE_TIMEOUT_ADDR_0_IP_WRITE_TIMEOUT_ADDR_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_IP_WRITE_TIMEOUT_ADDR_0_IP_WRITE_TIMEOUT_ADDR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_IP_WRITE_TIMEOUT_ADDR_0_IP_WRITE_TIMEOUT_ADDR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 456 [0x1c8]

// Reserved address 460 [0x1cc]

// Reserved address 464 [0x1d0]

// Reserved address 468 [0x1d4]

// Register HOST1X_SYNC_MCCIF_THCTRL_0
#define HOST1X_SYNC_MCCIF_THCTRL_0                      _MK_ADDR_CONST(0x1d8)
#define HOST1X_SYNC_MCCIF_THCTRL_0_SECURE                       0x0
#define HOST1X_SYNC_MCCIF_THCTRL_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_MCCIF_THCTRL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MCCIF_THCTRL_0_RESET_MASK                   _MK_MASK_CONST(0x3f00)
#define HOST1X_SYNC_MCCIF_THCTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MCCIF_THCTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MCCIF_THCTRL_0_READ_MASK                    _MK_MASK_CONST(0x3f3f)
#define HOST1X_SYNC_MCCIF_THCTRL_0_WRITE_MASK                   _MK_MASK_CONST(0x3f00)
#define HOST1X_SYNC_MCCIF_THCTRL_0_CSW_HOST1XW_FIFOSTAT_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MCCIF_THCTRL_0_CSW_HOST1XW_FIFOSTAT_FIELD                   _MK_FIELD_CONST(0x3f, HOST1X_SYNC_MCCIF_THCTRL_0_CSW_HOST1XW_FIFOSTAT_SHIFT)
#define HOST1X_SYNC_MCCIF_THCTRL_0_CSW_HOST1XW_FIFOSTAT_RANGE                   5:0
#define HOST1X_SYNC_MCCIF_THCTRL_0_CSW_HOST1XW_FIFOSTAT_WOFFSET                 0x0
#define HOST1X_SYNC_MCCIF_THCTRL_0_CSW_HOST1XW_FIFOSTAT_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MCCIF_THCTRL_0_CSW_HOST1XW_FIFOSTAT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MCCIF_THCTRL_0_CSW_HOST1XW_FIFOSTAT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MCCIF_THCTRL_0_CSW_HOST1XW_FIFOSTAT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MCCIF_THCTRL_0_CSW_HOST1XW2MC_HPTH_SHIFT                    _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_MCCIF_THCTRL_0_CSW_HOST1XW2MC_HPTH_FIELD                    _MK_FIELD_CONST(0x3f, HOST1X_SYNC_MCCIF_THCTRL_0_CSW_HOST1XW2MC_HPTH_SHIFT)
#define HOST1X_SYNC_MCCIF_THCTRL_0_CSW_HOST1XW2MC_HPTH_RANGE                    13:8
#define HOST1X_SYNC_MCCIF_THCTRL_0_CSW_HOST1XW2MC_HPTH_WOFFSET                  0x0
#define HOST1X_SYNC_MCCIF_THCTRL_0_CSW_HOST1XW2MC_HPTH_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MCCIF_THCTRL_0_CSW_HOST1XW2MC_HPTH_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define HOST1X_SYNC_MCCIF_THCTRL_0_CSW_HOST1XW2MC_HPTH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MCCIF_THCTRL_0_CSW_HOST1XW2MC_HPTH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0                 _MK_ADDR_CONST(0x1dc)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_SECURE                  0x0
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_RESET_MASK                      _MK_MASK_CONST(0x7000f)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_READ_MASK                       _MK_MASK_CONST(0x7000f)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_WRITE_MASK                      _MK_MASK_CONST(0x7000f)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRCL_MCLE2X_SHIFT                      _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRCL_MCLE2X_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRCL_MCLE2X_SHIFT)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRCL_MCLE2X_RANGE                      0:0
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRCL_MCLE2X_WOFFSET                    0x0
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRCL_MCLE2X_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRCL_MCLE2X_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRCL_MCLE2X_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRCL_MCLE2X_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRCL_MCLE2X_INIT_ENUM                  DISABLE
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRCL_MCLE2X_DISABLE                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRCL_MCLE2X_ENABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDMC_RDFAST_SHIFT                      _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDMC_RDFAST_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDMC_RDFAST_SHIFT)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDMC_RDFAST_RANGE                      1:1
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDMC_RDFAST_WOFFSET                    0x0
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDMC_RDFAST_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDMC_RDFAST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDMC_RDFAST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDMC_RDFAST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDMC_RDFAST_INIT_ENUM                  DISABLE
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDMC_RDFAST_DISABLE                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDMC_RDFAST_ENABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRMC_CLLE2X_SHIFT                      _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRMC_CLLE2X_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRMC_CLLE2X_SHIFT)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRMC_CLLE2X_RANGE                      2:2
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRMC_CLLE2X_WOFFSET                    0x0
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRMC_CLLE2X_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRMC_CLLE2X_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRMC_CLLE2X_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRMC_CLLE2X_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRMC_CLLE2X_INIT_ENUM                  DISABLE
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRMC_CLLE2X_DISABLE                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRMC_CLLE2X_ENABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDCL_RDFAST_SHIFT                      _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDCL_RDFAST_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDCL_RDFAST_SHIFT)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDCL_RDFAST_RANGE                      3:3
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDCL_RDFAST_WOFFSET                    0x0
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDCL_RDFAST_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDCL_RDFAST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDCL_RDFAST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDCL_RDFAST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDCL_RDFAST_INIT_ENUM                  DISABLE
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDCL_RDFAST_DISABLE                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDCL_RDFAST_ENABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_WCLK_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_WCLK_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_WCLK_OVERRIDE_SHIFT)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_WCLK_OVERRIDE_RANGE                  16:16
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_WCLK_OVERRIDE_WOFFSET                        0x0
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_WCLK_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_WCLK_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_WCLK_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_WCLK_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_RCLK_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(17)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_RCLK_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_RCLK_OVERRIDE_SHIFT)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_RCLK_OVERRIDE_RANGE                  17:17
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_RCLK_OVERRIDE_WOFFSET                        0x0
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_RCLK_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_RCLK_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_RCLK_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_RCLK_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_CCLK_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(18)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_CCLK_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_CCLK_OVERRIDE_SHIFT)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_CCLK_OVERRIDE_RANGE                  18:18
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_CCLK_OVERRIDE_WOFFSET                        0x0
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_CCLK_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_CCLK_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_CCLK_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_CCLK_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_TIMEOUT_WCOAL_HC_0
#define HOST1X_SYNC_TIMEOUT_WCOAL_HC_0                  _MK_ADDR_CONST(0x1e0)
#define HOST1X_SYNC_TIMEOUT_WCOAL_HC_0_SECURE                   0x0
#define HOST1X_SYNC_TIMEOUT_WCOAL_HC_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_TIMEOUT_WCOAL_HC_0_RESET_VAL                        _MK_MASK_CONST(0x32)
#define HOST1X_SYNC_TIMEOUT_WCOAL_HC_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define HOST1X_SYNC_TIMEOUT_WCOAL_HC_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_TIMEOUT_WCOAL_HC_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_TIMEOUT_WCOAL_HC_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define HOST1X_SYNC_TIMEOUT_WCOAL_HC_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define HOST1X_SYNC_TIMEOUT_WCOAL_HC_0_HOST1XW_WCOAL_TMVAL_SHIFT                        _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_TIMEOUT_WCOAL_HC_0_HOST1XW_WCOAL_TMVAL_FIELD                        _MK_FIELD_CONST(0xff, HOST1X_SYNC_TIMEOUT_WCOAL_HC_0_HOST1XW_WCOAL_TMVAL_SHIFT)
#define HOST1X_SYNC_TIMEOUT_WCOAL_HC_0_HOST1XW_WCOAL_TMVAL_RANGE                        7:0
#define HOST1X_SYNC_TIMEOUT_WCOAL_HC_0_HOST1XW_WCOAL_TMVAL_WOFFSET                      0x0
#define HOST1X_SYNC_TIMEOUT_WCOAL_HC_0_HOST1XW_WCOAL_TMVAL_DEFAULT                      _MK_MASK_CONST(0x32)
#define HOST1X_SYNC_TIMEOUT_WCOAL_HC_0_HOST1XW_WCOAL_TMVAL_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define HOST1X_SYNC_TIMEOUT_WCOAL_HC_0_HOST1XW_WCOAL_TMVAL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_TIMEOUT_WCOAL_HC_0_HOST1XW_WCOAL_TMVAL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 484 [0x1e4]

// Reserved address 488 [0x1e8]

// Reserved address 492 [0x1ec]

// Reserved address 496 [0x1f0]

// Reserved address 500 [0x1f4]

// Reserved address 504 [0x1f8]

// Reserved address 508 [0x1fc]

// Reserved address 512 [0x200]

// Reserved address 516 [0x204]

// Reserved address 520 [0x208]

// Reserved address 524 [0x20c]

// Reserved address 528 [0x210]

// Reserved address 532 [0x214]

// Reserved address 536 [0x218]

// Reserved address 540 [0x21c]

// Reserved address 544 [0x220]

// Reserved address 548 [0x224]

// Reserved address 552 [0x228]

// Reserved address 556 [0x22c]

// Reserved address 560 [0x230]

// Reserved address 564 [0x234]

// Reserved address 568 [0x238]

// Reserved address 572 [0x23c]

// Reserved address 576 [0x240]

// Reserved address 580 [0x244]

// Reserved address 584 [0x248]

// Reserved address 588 [0x24c]

// Reserved address 592 [0x250]

// Reserved address 596 [0x254]

// Reserved address 600 [0x258]

// Reserved address 604 [0x25c]

// Reserved address 608 [0x260]

// Reserved address 640 [0x280]

// Reserved address 644 [0x284]

// Reserved address 648 [0x288]

// Reserved address 652 [0x28c]

// Reserved address 656 [0x290]

// Reserved address 660 [0x294]

// Reserved address 664 [0x298]

// Reserved address 668 [0x29c]

// Reserved address 672 [0x2a0]

// Reserved address 676 [0x2a4]

// Reserved address 680 [0x2a8]

// Reserved address 684 [0x2ac]

// Reserved address 688 [0x2b0]

// Reserved address 692 [0x2b4]

// Reserved address 696 [0x2b8]

// Reserved address 700 [0x2bc]

// Register HOST1X_SYNC_MLOCK_0_0
#define HOST1X_SYNC_MLOCK_0_0                   _MK_ADDR_CONST(0x2c0)
#define HOST1X_SYNC_MLOCK_0_0_SECURE                    0x0
#define HOST1X_SYNC_MLOCK_0_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_MLOCK_0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_0_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_0_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_0_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_0_0_MLOCK_0_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_0_0_MLOCK_0_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_0_0_MLOCK_0_SHIFT)
#define HOST1X_SYNC_MLOCK_0_0_MLOCK_0_RANGE                     0:0
#define HOST1X_SYNC_MLOCK_0_0_MLOCK_0_WOFFSET                   0x0
#define HOST1X_SYNC_MLOCK_0_0_MLOCK_0_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_0_0_MLOCK_0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_0_0_MLOCK_0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_0_0_MLOCK_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_1_0
#define HOST1X_SYNC_MLOCK_1_0                   _MK_ADDR_CONST(0x2c4)
#define HOST1X_SYNC_MLOCK_1_0_SECURE                    0x0
#define HOST1X_SYNC_MLOCK_1_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_MLOCK_1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_1_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_1_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_1_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_1_0_MLOCK_1_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_1_0_MLOCK_1_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_1_0_MLOCK_1_SHIFT)
#define HOST1X_SYNC_MLOCK_1_0_MLOCK_1_RANGE                     0:0
#define HOST1X_SYNC_MLOCK_1_0_MLOCK_1_WOFFSET                   0x0
#define HOST1X_SYNC_MLOCK_1_0_MLOCK_1_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_1_0_MLOCK_1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_1_0_MLOCK_1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_1_0_MLOCK_1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_2_0
#define HOST1X_SYNC_MLOCK_2_0                   _MK_ADDR_CONST(0x2c8)
#define HOST1X_SYNC_MLOCK_2_0_SECURE                    0x0
#define HOST1X_SYNC_MLOCK_2_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_MLOCK_2_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_2_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_2_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_2_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_2_0_MLOCK_2_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_2_0_MLOCK_2_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_2_0_MLOCK_2_SHIFT)
#define HOST1X_SYNC_MLOCK_2_0_MLOCK_2_RANGE                     0:0
#define HOST1X_SYNC_MLOCK_2_0_MLOCK_2_WOFFSET                   0x0
#define HOST1X_SYNC_MLOCK_2_0_MLOCK_2_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_2_0_MLOCK_2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_2_0_MLOCK_2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_2_0_MLOCK_2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_3_0
#define HOST1X_SYNC_MLOCK_3_0                   _MK_ADDR_CONST(0x2cc)
#define HOST1X_SYNC_MLOCK_3_0_SECURE                    0x0
#define HOST1X_SYNC_MLOCK_3_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_MLOCK_3_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_3_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_3_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_3_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_3_0_MLOCK_3_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_3_0_MLOCK_3_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_3_0_MLOCK_3_SHIFT)
#define HOST1X_SYNC_MLOCK_3_0_MLOCK_3_RANGE                     0:0
#define HOST1X_SYNC_MLOCK_3_0_MLOCK_3_WOFFSET                   0x0
#define HOST1X_SYNC_MLOCK_3_0_MLOCK_3_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_3_0_MLOCK_3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_3_0_MLOCK_3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_3_0_MLOCK_3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_4_0
#define HOST1X_SYNC_MLOCK_4_0                   _MK_ADDR_CONST(0x2d0)
#define HOST1X_SYNC_MLOCK_4_0_SECURE                    0x0
#define HOST1X_SYNC_MLOCK_4_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_MLOCK_4_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_4_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_4_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_4_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_4_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_4_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_4_0_MLOCK_4_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_4_0_MLOCK_4_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_4_0_MLOCK_4_SHIFT)
#define HOST1X_SYNC_MLOCK_4_0_MLOCK_4_RANGE                     0:0
#define HOST1X_SYNC_MLOCK_4_0_MLOCK_4_WOFFSET                   0x0
#define HOST1X_SYNC_MLOCK_4_0_MLOCK_4_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_4_0_MLOCK_4_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_4_0_MLOCK_4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_4_0_MLOCK_4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_5_0
#define HOST1X_SYNC_MLOCK_5_0                   _MK_ADDR_CONST(0x2d4)
#define HOST1X_SYNC_MLOCK_5_0_SECURE                    0x0
#define HOST1X_SYNC_MLOCK_5_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_MLOCK_5_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_5_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_5_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_5_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_5_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_5_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_5_0_MLOCK_5_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_5_0_MLOCK_5_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_5_0_MLOCK_5_SHIFT)
#define HOST1X_SYNC_MLOCK_5_0_MLOCK_5_RANGE                     0:0
#define HOST1X_SYNC_MLOCK_5_0_MLOCK_5_WOFFSET                   0x0
#define HOST1X_SYNC_MLOCK_5_0_MLOCK_5_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_5_0_MLOCK_5_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_5_0_MLOCK_5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_5_0_MLOCK_5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_6_0
#define HOST1X_SYNC_MLOCK_6_0                   _MK_ADDR_CONST(0x2d8)
#define HOST1X_SYNC_MLOCK_6_0_SECURE                    0x0
#define HOST1X_SYNC_MLOCK_6_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_MLOCK_6_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_6_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_6_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_6_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_6_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_6_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_6_0_MLOCK_6_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_6_0_MLOCK_6_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_6_0_MLOCK_6_SHIFT)
#define HOST1X_SYNC_MLOCK_6_0_MLOCK_6_RANGE                     0:0
#define HOST1X_SYNC_MLOCK_6_0_MLOCK_6_WOFFSET                   0x0
#define HOST1X_SYNC_MLOCK_6_0_MLOCK_6_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_6_0_MLOCK_6_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_6_0_MLOCK_6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_6_0_MLOCK_6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_7_0
#define HOST1X_SYNC_MLOCK_7_0                   _MK_ADDR_CONST(0x2dc)
#define HOST1X_SYNC_MLOCK_7_0_SECURE                    0x0
#define HOST1X_SYNC_MLOCK_7_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_MLOCK_7_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_7_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_7_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_7_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_7_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_7_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_7_0_MLOCK_7_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_7_0_MLOCK_7_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_7_0_MLOCK_7_SHIFT)
#define HOST1X_SYNC_MLOCK_7_0_MLOCK_7_RANGE                     0:0
#define HOST1X_SYNC_MLOCK_7_0_MLOCK_7_WOFFSET                   0x0
#define HOST1X_SYNC_MLOCK_7_0_MLOCK_7_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_7_0_MLOCK_7_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_7_0_MLOCK_7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_7_0_MLOCK_7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_8_0
#define HOST1X_SYNC_MLOCK_8_0                   _MK_ADDR_CONST(0x2e0)
#define HOST1X_SYNC_MLOCK_8_0_SECURE                    0x0
#define HOST1X_SYNC_MLOCK_8_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_MLOCK_8_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_8_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_8_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_8_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_8_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_8_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_8_0_MLOCK_8_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_8_0_MLOCK_8_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_8_0_MLOCK_8_SHIFT)
#define HOST1X_SYNC_MLOCK_8_0_MLOCK_8_RANGE                     0:0
#define HOST1X_SYNC_MLOCK_8_0_MLOCK_8_WOFFSET                   0x0
#define HOST1X_SYNC_MLOCK_8_0_MLOCK_8_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_8_0_MLOCK_8_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_8_0_MLOCK_8_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_8_0_MLOCK_8_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_9_0
#define HOST1X_SYNC_MLOCK_9_0                   _MK_ADDR_CONST(0x2e4)
#define HOST1X_SYNC_MLOCK_9_0_SECURE                    0x0
#define HOST1X_SYNC_MLOCK_9_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_MLOCK_9_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_9_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_9_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_9_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_9_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_9_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_9_0_MLOCK_9_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_9_0_MLOCK_9_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_9_0_MLOCK_9_SHIFT)
#define HOST1X_SYNC_MLOCK_9_0_MLOCK_9_RANGE                     0:0
#define HOST1X_SYNC_MLOCK_9_0_MLOCK_9_WOFFSET                   0x0
#define HOST1X_SYNC_MLOCK_9_0_MLOCK_9_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_9_0_MLOCK_9_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_9_0_MLOCK_9_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_9_0_MLOCK_9_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_10_0
#define HOST1X_SYNC_MLOCK_10_0                  _MK_ADDR_CONST(0x2e8)
#define HOST1X_SYNC_MLOCK_10_0_SECURE                   0x0
#define HOST1X_SYNC_MLOCK_10_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_MLOCK_10_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_10_0_RESET_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_10_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_10_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_10_0_READ_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_10_0_WRITE_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_10_0_MLOCK_10_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_10_0_MLOCK_10_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_10_0_MLOCK_10_SHIFT)
#define HOST1X_SYNC_MLOCK_10_0_MLOCK_10_RANGE                   0:0
#define HOST1X_SYNC_MLOCK_10_0_MLOCK_10_WOFFSET                 0x0
#define HOST1X_SYNC_MLOCK_10_0_MLOCK_10_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_10_0_MLOCK_10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_10_0_MLOCK_10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_10_0_MLOCK_10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_11_0
#define HOST1X_SYNC_MLOCK_11_0                  _MK_ADDR_CONST(0x2ec)
#define HOST1X_SYNC_MLOCK_11_0_SECURE                   0x0
#define HOST1X_SYNC_MLOCK_11_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_MLOCK_11_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_11_0_RESET_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_11_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_11_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_11_0_READ_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_11_0_WRITE_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_11_0_MLOCK_11_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_11_0_MLOCK_11_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_11_0_MLOCK_11_SHIFT)
#define HOST1X_SYNC_MLOCK_11_0_MLOCK_11_RANGE                   0:0
#define HOST1X_SYNC_MLOCK_11_0_MLOCK_11_WOFFSET                 0x0
#define HOST1X_SYNC_MLOCK_11_0_MLOCK_11_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_11_0_MLOCK_11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_11_0_MLOCK_11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_11_0_MLOCK_11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_12_0
#define HOST1X_SYNC_MLOCK_12_0                  _MK_ADDR_CONST(0x2f0)
#define HOST1X_SYNC_MLOCK_12_0_SECURE                   0x0
#define HOST1X_SYNC_MLOCK_12_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_MLOCK_12_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_12_0_RESET_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_12_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_12_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_12_0_READ_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_12_0_WRITE_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_12_0_MLOCK_12_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_12_0_MLOCK_12_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_12_0_MLOCK_12_SHIFT)
#define HOST1X_SYNC_MLOCK_12_0_MLOCK_12_RANGE                   0:0
#define HOST1X_SYNC_MLOCK_12_0_MLOCK_12_WOFFSET                 0x0
#define HOST1X_SYNC_MLOCK_12_0_MLOCK_12_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_12_0_MLOCK_12_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_12_0_MLOCK_12_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_12_0_MLOCK_12_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_13_0
#define HOST1X_SYNC_MLOCK_13_0                  _MK_ADDR_CONST(0x2f4)
#define HOST1X_SYNC_MLOCK_13_0_SECURE                   0x0
#define HOST1X_SYNC_MLOCK_13_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_MLOCK_13_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_13_0_RESET_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_13_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_13_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_13_0_READ_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_13_0_WRITE_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_13_0_MLOCK_13_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_13_0_MLOCK_13_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_13_0_MLOCK_13_SHIFT)
#define HOST1X_SYNC_MLOCK_13_0_MLOCK_13_RANGE                   0:0
#define HOST1X_SYNC_MLOCK_13_0_MLOCK_13_WOFFSET                 0x0
#define HOST1X_SYNC_MLOCK_13_0_MLOCK_13_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_13_0_MLOCK_13_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_13_0_MLOCK_13_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_13_0_MLOCK_13_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_14_0
#define HOST1X_SYNC_MLOCK_14_0                  _MK_ADDR_CONST(0x2f8)
#define HOST1X_SYNC_MLOCK_14_0_SECURE                   0x0
#define HOST1X_SYNC_MLOCK_14_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_MLOCK_14_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_14_0_RESET_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_14_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_14_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_14_0_READ_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_14_0_WRITE_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_14_0_MLOCK_14_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_14_0_MLOCK_14_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_14_0_MLOCK_14_SHIFT)
#define HOST1X_SYNC_MLOCK_14_0_MLOCK_14_RANGE                   0:0
#define HOST1X_SYNC_MLOCK_14_0_MLOCK_14_WOFFSET                 0x0
#define HOST1X_SYNC_MLOCK_14_0_MLOCK_14_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_14_0_MLOCK_14_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_14_0_MLOCK_14_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_14_0_MLOCK_14_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_15_0
#define HOST1X_SYNC_MLOCK_15_0                  _MK_ADDR_CONST(0x2fc)
#define HOST1X_SYNC_MLOCK_15_0_SECURE                   0x0
#define HOST1X_SYNC_MLOCK_15_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_MLOCK_15_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_15_0_RESET_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_15_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_15_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_15_0_READ_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_15_0_WRITE_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_15_0_MLOCK_15_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_15_0_MLOCK_15_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_15_0_MLOCK_15_SHIFT)
#define HOST1X_SYNC_MLOCK_15_0_MLOCK_15_RANGE                   0:0
#define HOST1X_SYNC_MLOCK_15_0_MLOCK_15_WOFFSET                 0x0
#define HOST1X_SYNC_MLOCK_15_0_MLOCK_15_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_15_0_MLOCK_15_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_15_0_MLOCK_15_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_15_0_MLOCK_15_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Reserved address 768 [0x300]

// Reserved address 772 [0x304]

// Reserved address 776 [0x308]

// Reserved address 780 [0x30c]

// Reserved address 784 [0x310]

// Reserved address 788 [0x314]

// Reserved address 792 [0x318]

// Reserved address 796 [0x31c]

// Reserved address 800 [0x320]

// Reserved address 804 [0x324]

// Reserved address 808 [0x328]

// Reserved address 812 [0x32c]

// Reserved address 816 [0x330]

// Reserved address 820 [0x334]

// Reserved address 824 [0x338]

// Reserved address 828 [0x33c]

// Register HOST1X_SYNC_MLOCK_OWNER_0_0
#define HOST1X_SYNC_MLOCK_OWNER_0_0                     _MK_ADDR_CONST(0x340)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_SECURE                      0x0
#define HOST1X_SYNC_MLOCK_OWNER_0_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_MLOCK_OWNER_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_READ_MASK                   _MK_MASK_CONST(0xf03)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_OWNER_CHID_0_SHIFT                    _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_OWNER_CHID_0_FIELD                    _MK_FIELD_CONST(0xf, HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_OWNER_CHID_0_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_OWNER_CHID_0_RANGE                    11:8
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_OWNER_CHID_0_WOFFSET                  0x0
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_OWNER_CHID_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_OWNER_CHID_0_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_OWNER_CHID_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_OWNER_CHID_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_CPU_OWNS_0_SHIFT                      _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_CPU_OWNS_0_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_CPU_OWNS_0_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_CPU_OWNS_0_RANGE                      1:1
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_CPU_OWNS_0_WOFFSET                    0x0
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_CPU_OWNS_0_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_CPU_OWNS_0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_CPU_OWNS_0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_CPU_OWNS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_CH_OWNS_0_SHIFT                       _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_CH_OWNS_0_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_CH_OWNS_0_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_CH_OWNS_0_RANGE                       0:0
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_CH_OWNS_0_WOFFSET                     0x0
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_CH_OWNS_0_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_CH_OWNS_0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_CH_OWNS_0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_CH_OWNS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_OWNER_1_0
#define HOST1X_SYNC_MLOCK_OWNER_1_0                     _MK_ADDR_CONST(0x344)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_SECURE                      0x0
#define HOST1X_SYNC_MLOCK_OWNER_1_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_MLOCK_OWNER_1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_READ_MASK                   _MK_MASK_CONST(0xf03)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_OWNER_CHID_1_SHIFT                    _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_OWNER_CHID_1_FIELD                    _MK_FIELD_CONST(0xf, HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_OWNER_CHID_1_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_OWNER_CHID_1_RANGE                    11:8
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_OWNER_CHID_1_WOFFSET                  0x0
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_OWNER_CHID_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_OWNER_CHID_1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_OWNER_CHID_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_OWNER_CHID_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_CPU_OWNS_1_SHIFT                      _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_CPU_OWNS_1_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_CPU_OWNS_1_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_CPU_OWNS_1_RANGE                      1:1
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_CPU_OWNS_1_WOFFSET                    0x0
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_CPU_OWNS_1_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_CPU_OWNS_1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_CPU_OWNS_1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_CPU_OWNS_1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_CH_OWNS_1_SHIFT                       _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_CH_OWNS_1_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_CH_OWNS_1_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_CH_OWNS_1_RANGE                       0:0
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_CH_OWNS_1_WOFFSET                     0x0
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_CH_OWNS_1_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_CH_OWNS_1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_CH_OWNS_1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_CH_OWNS_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_OWNER_2_0
#define HOST1X_SYNC_MLOCK_OWNER_2_0                     _MK_ADDR_CONST(0x348)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_SECURE                      0x0
#define HOST1X_SYNC_MLOCK_OWNER_2_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_MLOCK_OWNER_2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_READ_MASK                   _MK_MASK_CONST(0xf03)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_OWNER_CHID_2_SHIFT                    _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_OWNER_CHID_2_FIELD                    _MK_FIELD_CONST(0xf, HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_OWNER_CHID_2_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_OWNER_CHID_2_RANGE                    11:8
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_OWNER_CHID_2_WOFFSET                  0x0
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_OWNER_CHID_2_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_OWNER_CHID_2_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_OWNER_CHID_2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_OWNER_CHID_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_CPU_OWNS_2_SHIFT                      _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_CPU_OWNS_2_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_CPU_OWNS_2_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_CPU_OWNS_2_RANGE                      1:1
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_CPU_OWNS_2_WOFFSET                    0x0
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_CPU_OWNS_2_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_CPU_OWNS_2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_CPU_OWNS_2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_CPU_OWNS_2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_CH_OWNS_2_SHIFT                       _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_CH_OWNS_2_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_CH_OWNS_2_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_CH_OWNS_2_RANGE                       0:0
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_CH_OWNS_2_WOFFSET                     0x0
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_CH_OWNS_2_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_CH_OWNS_2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_CH_OWNS_2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_CH_OWNS_2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_OWNER_3_0
#define HOST1X_SYNC_MLOCK_OWNER_3_0                     _MK_ADDR_CONST(0x34c)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_SECURE                      0x0
#define HOST1X_SYNC_MLOCK_OWNER_3_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_MLOCK_OWNER_3_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_READ_MASK                   _MK_MASK_CONST(0xf03)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_OWNER_CHID_3_SHIFT                    _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_OWNER_CHID_3_FIELD                    _MK_FIELD_CONST(0xf, HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_OWNER_CHID_3_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_OWNER_CHID_3_RANGE                    11:8
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_OWNER_CHID_3_WOFFSET                  0x0
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_OWNER_CHID_3_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_OWNER_CHID_3_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_OWNER_CHID_3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_OWNER_CHID_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_CPU_OWNS_3_SHIFT                      _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_CPU_OWNS_3_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_CPU_OWNS_3_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_CPU_OWNS_3_RANGE                      1:1
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_CPU_OWNS_3_WOFFSET                    0x0
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_CPU_OWNS_3_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_CPU_OWNS_3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_CPU_OWNS_3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_CPU_OWNS_3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_CH_OWNS_3_SHIFT                       _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_CH_OWNS_3_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_CH_OWNS_3_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_CH_OWNS_3_RANGE                       0:0
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_CH_OWNS_3_WOFFSET                     0x0
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_CH_OWNS_3_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_CH_OWNS_3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_CH_OWNS_3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_CH_OWNS_3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_OWNER_4_0
#define HOST1X_SYNC_MLOCK_OWNER_4_0                     _MK_ADDR_CONST(0x350)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_SECURE                      0x0
#define HOST1X_SYNC_MLOCK_OWNER_4_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_MLOCK_OWNER_4_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_READ_MASK                   _MK_MASK_CONST(0xf03)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_OWNER_CHID_4_SHIFT                    _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_OWNER_CHID_4_FIELD                    _MK_FIELD_CONST(0xf, HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_OWNER_CHID_4_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_OWNER_CHID_4_RANGE                    11:8
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_OWNER_CHID_4_WOFFSET                  0x0
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_OWNER_CHID_4_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_OWNER_CHID_4_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_OWNER_CHID_4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_OWNER_CHID_4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_CPU_OWNS_4_SHIFT                      _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_CPU_OWNS_4_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_CPU_OWNS_4_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_CPU_OWNS_4_RANGE                      1:1
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_CPU_OWNS_4_WOFFSET                    0x0
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_CPU_OWNS_4_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_CPU_OWNS_4_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_CPU_OWNS_4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_CPU_OWNS_4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_CH_OWNS_4_SHIFT                       _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_CH_OWNS_4_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_CH_OWNS_4_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_CH_OWNS_4_RANGE                       0:0
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_CH_OWNS_4_WOFFSET                     0x0
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_CH_OWNS_4_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_CH_OWNS_4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_CH_OWNS_4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_CH_OWNS_4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_OWNER_5_0
#define HOST1X_SYNC_MLOCK_OWNER_5_0                     _MK_ADDR_CONST(0x354)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_SECURE                      0x0
#define HOST1X_SYNC_MLOCK_OWNER_5_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_MLOCK_OWNER_5_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_READ_MASK                   _MK_MASK_CONST(0xf03)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_OWNER_CHID_5_SHIFT                    _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_OWNER_CHID_5_FIELD                    _MK_FIELD_CONST(0xf, HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_OWNER_CHID_5_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_OWNER_CHID_5_RANGE                    11:8
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_OWNER_CHID_5_WOFFSET                  0x0
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_OWNER_CHID_5_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_OWNER_CHID_5_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_OWNER_CHID_5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_OWNER_CHID_5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_CPU_OWNS_5_SHIFT                      _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_CPU_OWNS_5_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_CPU_OWNS_5_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_CPU_OWNS_5_RANGE                      1:1
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_CPU_OWNS_5_WOFFSET                    0x0
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_CPU_OWNS_5_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_CPU_OWNS_5_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_CPU_OWNS_5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_CPU_OWNS_5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_CH_OWNS_5_SHIFT                       _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_CH_OWNS_5_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_CH_OWNS_5_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_CH_OWNS_5_RANGE                       0:0
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_CH_OWNS_5_WOFFSET                     0x0
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_CH_OWNS_5_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_CH_OWNS_5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_CH_OWNS_5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_CH_OWNS_5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_OWNER_6_0
#define HOST1X_SYNC_MLOCK_OWNER_6_0                     _MK_ADDR_CONST(0x358)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_SECURE                      0x0
#define HOST1X_SYNC_MLOCK_OWNER_6_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_MLOCK_OWNER_6_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_READ_MASK                   _MK_MASK_CONST(0xf03)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_OWNER_CHID_6_SHIFT                    _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_OWNER_CHID_6_FIELD                    _MK_FIELD_CONST(0xf, HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_OWNER_CHID_6_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_OWNER_CHID_6_RANGE                    11:8
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_OWNER_CHID_6_WOFFSET                  0x0
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_OWNER_CHID_6_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_OWNER_CHID_6_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_OWNER_CHID_6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_OWNER_CHID_6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_CPU_OWNS_6_SHIFT                      _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_CPU_OWNS_6_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_CPU_OWNS_6_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_CPU_OWNS_6_RANGE                      1:1
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_CPU_OWNS_6_WOFFSET                    0x0
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_CPU_OWNS_6_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_CPU_OWNS_6_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_CPU_OWNS_6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_CPU_OWNS_6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_CH_OWNS_6_SHIFT                       _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_CH_OWNS_6_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_CH_OWNS_6_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_CH_OWNS_6_RANGE                       0:0
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_CH_OWNS_6_WOFFSET                     0x0
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_CH_OWNS_6_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_CH_OWNS_6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_CH_OWNS_6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_CH_OWNS_6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_OWNER_7_0
#define HOST1X_SYNC_MLOCK_OWNER_7_0                     _MK_ADDR_CONST(0x35c)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_SECURE                      0x0
#define HOST1X_SYNC_MLOCK_OWNER_7_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_MLOCK_OWNER_7_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_READ_MASK                   _MK_MASK_CONST(0xf03)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_OWNER_CHID_7_SHIFT                    _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_OWNER_CHID_7_FIELD                    _MK_FIELD_CONST(0xf, HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_OWNER_CHID_7_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_OWNER_CHID_7_RANGE                    11:8
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_OWNER_CHID_7_WOFFSET                  0x0
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_OWNER_CHID_7_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_OWNER_CHID_7_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_OWNER_CHID_7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_OWNER_CHID_7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_CPU_OWNS_7_SHIFT                      _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_CPU_OWNS_7_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_CPU_OWNS_7_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_CPU_OWNS_7_RANGE                      1:1
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_CPU_OWNS_7_WOFFSET                    0x0
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_CPU_OWNS_7_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_CPU_OWNS_7_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_CPU_OWNS_7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_CPU_OWNS_7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_CH_OWNS_7_SHIFT                       _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_CH_OWNS_7_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_CH_OWNS_7_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_CH_OWNS_7_RANGE                       0:0
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_CH_OWNS_7_WOFFSET                     0x0
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_CH_OWNS_7_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_CH_OWNS_7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_CH_OWNS_7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_CH_OWNS_7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_OWNER_8_0
#define HOST1X_SYNC_MLOCK_OWNER_8_0                     _MK_ADDR_CONST(0x360)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_SECURE                      0x0
#define HOST1X_SYNC_MLOCK_OWNER_8_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_MLOCK_OWNER_8_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_READ_MASK                   _MK_MASK_CONST(0xf03)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_OWNER_CHID_8_SHIFT                    _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_OWNER_CHID_8_FIELD                    _MK_FIELD_CONST(0xf, HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_OWNER_CHID_8_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_OWNER_CHID_8_RANGE                    11:8
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_OWNER_CHID_8_WOFFSET                  0x0
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_OWNER_CHID_8_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_OWNER_CHID_8_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_OWNER_CHID_8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_OWNER_CHID_8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_CPU_OWNS_8_SHIFT                      _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_CPU_OWNS_8_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_CPU_OWNS_8_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_CPU_OWNS_8_RANGE                      1:1
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_CPU_OWNS_8_WOFFSET                    0x0
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_CPU_OWNS_8_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_CPU_OWNS_8_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_CPU_OWNS_8_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_CPU_OWNS_8_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_CH_OWNS_8_SHIFT                       _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_CH_OWNS_8_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_CH_OWNS_8_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_CH_OWNS_8_RANGE                       0:0
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_CH_OWNS_8_WOFFSET                     0x0
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_CH_OWNS_8_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_CH_OWNS_8_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_CH_OWNS_8_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_CH_OWNS_8_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_OWNER_9_0
#define HOST1X_SYNC_MLOCK_OWNER_9_0                     _MK_ADDR_CONST(0x364)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_SECURE                      0x0
#define HOST1X_SYNC_MLOCK_OWNER_9_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_MLOCK_OWNER_9_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_READ_MASK                   _MK_MASK_CONST(0xf03)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_OWNER_CHID_9_SHIFT                    _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_OWNER_CHID_9_FIELD                    _MK_FIELD_CONST(0xf, HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_OWNER_CHID_9_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_OWNER_CHID_9_RANGE                    11:8
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_OWNER_CHID_9_WOFFSET                  0x0
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_OWNER_CHID_9_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_OWNER_CHID_9_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_OWNER_CHID_9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_OWNER_CHID_9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_CPU_OWNS_9_SHIFT                      _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_CPU_OWNS_9_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_CPU_OWNS_9_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_CPU_OWNS_9_RANGE                      1:1
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_CPU_OWNS_9_WOFFSET                    0x0
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_CPU_OWNS_9_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_CPU_OWNS_9_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_CPU_OWNS_9_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_CPU_OWNS_9_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_CH_OWNS_9_SHIFT                       _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_CH_OWNS_9_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_CH_OWNS_9_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_CH_OWNS_9_RANGE                       0:0
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_CH_OWNS_9_WOFFSET                     0x0
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_CH_OWNS_9_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_CH_OWNS_9_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_CH_OWNS_9_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_CH_OWNS_9_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_OWNER_10_0
#define HOST1X_SYNC_MLOCK_OWNER_10_0                    _MK_ADDR_CONST(0x368)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_SECURE                     0x0
#define HOST1X_SYNC_MLOCK_OWNER_10_0_WORD_COUNT                         0x1
#define HOST1X_SYNC_MLOCK_OWNER_10_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_RESET_MASK                         _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_READ_MASK                  _MK_MASK_CONST(0xf03)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_OWNER_CHID_10_SHIFT                  _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_OWNER_CHID_10_FIELD                  _MK_FIELD_CONST(0xf, HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_OWNER_CHID_10_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_OWNER_CHID_10_RANGE                  11:8
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_OWNER_CHID_10_WOFFSET                        0x0
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_OWNER_CHID_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_OWNER_CHID_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_OWNER_CHID_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_OWNER_CHID_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_CPU_OWNS_10_SHIFT                    _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_CPU_OWNS_10_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_CPU_OWNS_10_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_CPU_OWNS_10_RANGE                    1:1
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_CPU_OWNS_10_WOFFSET                  0x0
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_CPU_OWNS_10_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_CPU_OWNS_10_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_CPU_OWNS_10_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_CPU_OWNS_10_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_CH_OWNS_10_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_CH_OWNS_10_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_CH_OWNS_10_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_CH_OWNS_10_RANGE                     0:0
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_CH_OWNS_10_WOFFSET                   0x0
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_CH_OWNS_10_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_CH_OWNS_10_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_CH_OWNS_10_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_CH_OWNS_10_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_OWNER_11_0
#define HOST1X_SYNC_MLOCK_OWNER_11_0                    _MK_ADDR_CONST(0x36c)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_SECURE                     0x0
#define HOST1X_SYNC_MLOCK_OWNER_11_0_WORD_COUNT                         0x1
#define HOST1X_SYNC_MLOCK_OWNER_11_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_RESET_MASK                         _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_READ_MASK                  _MK_MASK_CONST(0xf03)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_OWNER_CHID_11_SHIFT                  _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_OWNER_CHID_11_FIELD                  _MK_FIELD_CONST(0xf, HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_OWNER_CHID_11_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_OWNER_CHID_11_RANGE                  11:8
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_OWNER_CHID_11_WOFFSET                        0x0
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_OWNER_CHID_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_OWNER_CHID_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_OWNER_CHID_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_OWNER_CHID_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_CPU_OWNS_11_SHIFT                    _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_CPU_OWNS_11_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_CPU_OWNS_11_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_CPU_OWNS_11_RANGE                    1:1
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_CPU_OWNS_11_WOFFSET                  0x0
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_CPU_OWNS_11_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_CPU_OWNS_11_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_CPU_OWNS_11_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_CPU_OWNS_11_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_CH_OWNS_11_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_CH_OWNS_11_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_CH_OWNS_11_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_CH_OWNS_11_RANGE                     0:0
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_CH_OWNS_11_WOFFSET                   0x0
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_CH_OWNS_11_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_CH_OWNS_11_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_CH_OWNS_11_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_CH_OWNS_11_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_OWNER_12_0
#define HOST1X_SYNC_MLOCK_OWNER_12_0                    _MK_ADDR_CONST(0x370)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_SECURE                     0x0
#define HOST1X_SYNC_MLOCK_OWNER_12_0_WORD_COUNT                         0x1
#define HOST1X_SYNC_MLOCK_OWNER_12_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_RESET_MASK                         _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_READ_MASK                  _MK_MASK_CONST(0xf03)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_OWNER_CHID_12_SHIFT                  _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_OWNER_CHID_12_FIELD                  _MK_FIELD_CONST(0xf, HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_OWNER_CHID_12_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_OWNER_CHID_12_RANGE                  11:8
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_OWNER_CHID_12_WOFFSET                        0x0
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_OWNER_CHID_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_OWNER_CHID_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_OWNER_CHID_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_OWNER_CHID_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_CPU_OWNS_12_SHIFT                    _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_CPU_OWNS_12_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_CPU_OWNS_12_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_CPU_OWNS_12_RANGE                    1:1
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_CPU_OWNS_12_WOFFSET                  0x0
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_CPU_OWNS_12_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_CPU_OWNS_12_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_CPU_OWNS_12_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_CPU_OWNS_12_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_CH_OWNS_12_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_CH_OWNS_12_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_CH_OWNS_12_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_CH_OWNS_12_RANGE                     0:0
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_CH_OWNS_12_WOFFSET                   0x0
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_CH_OWNS_12_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_CH_OWNS_12_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_CH_OWNS_12_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_CH_OWNS_12_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_OWNER_13_0
#define HOST1X_SYNC_MLOCK_OWNER_13_0                    _MK_ADDR_CONST(0x374)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_SECURE                     0x0
#define HOST1X_SYNC_MLOCK_OWNER_13_0_WORD_COUNT                         0x1
#define HOST1X_SYNC_MLOCK_OWNER_13_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_RESET_MASK                         _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_READ_MASK                  _MK_MASK_CONST(0xf03)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_OWNER_CHID_13_SHIFT                  _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_OWNER_CHID_13_FIELD                  _MK_FIELD_CONST(0xf, HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_OWNER_CHID_13_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_OWNER_CHID_13_RANGE                  11:8
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_OWNER_CHID_13_WOFFSET                        0x0
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_OWNER_CHID_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_OWNER_CHID_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_OWNER_CHID_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_OWNER_CHID_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_CPU_OWNS_13_SHIFT                    _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_CPU_OWNS_13_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_CPU_OWNS_13_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_CPU_OWNS_13_RANGE                    1:1
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_CPU_OWNS_13_WOFFSET                  0x0
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_CPU_OWNS_13_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_CPU_OWNS_13_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_CPU_OWNS_13_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_CPU_OWNS_13_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_CH_OWNS_13_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_CH_OWNS_13_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_CH_OWNS_13_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_CH_OWNS_13_RANGE                     0:0
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_CH_OWNS_13_WOFFSET                   0x0
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_CH_OWNS_13_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_CH_OWNS_13_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_CH_OWNS_13_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_CH_OWNS_13_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_OWNER_14_0
#define HOST1X_SYNC_MLOCK_OWNER_14_0                    _MK_ADDR_CONST(0x378)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_SECURE                     0x0
#define HOST1X_SYNC_MLOCK_OWNER_14_0_WORD_COUNT                         0x1
#define HOST1X_SYNC_MLOCK_OWNER_14_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_RESET_MASK                         _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_READ_MASK                  _MK_MASK_CONST(0xf03)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_OWNER_CHID_14_SHIFT                  _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_OWNER_CHID_14_FIELD                  _MK_FIELD_CONST(0xf, HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_OWNER_CHID_14_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_OWNER_CHID_14_RANGE                  11:8
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_OWNER_CHID_14_WOFFSET                        0x0
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_OWNER_CHID_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_OWNER_CHID_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_OWNER_CHID_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_OWNER_CHID_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_CPU_OWNS_14_SHIFT                    _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_CPU_OWNS_14_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_CPU_OWNS_14_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_CPU_OWNS_14_RANGE                    1:1
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_CPU_OWNS_14_WOFFSET                  0x0
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_CPU_OWNS_14_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_CPU_OWNS_14_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_CPU_OWNS_14_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_CPU_OWNS_14_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_CH_OWNS_14_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_CH_OWNS_14_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_CH_OWNS_14_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_CH_OWNS_14_RANGE                     0:0
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_CH_OWNS_14_WOFFSET                   0x0
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_CH_OWNS_14_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_CH_OWNS_14_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_CH_OWNS_14_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_CH_OWNS_14_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_OWNER_15_0
#define HOST1X_SYNC_MLOCK_OWNER_15_0                    _MK_ADDR_CONST(0x37c)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_SECURE                     0x0
#define HOST1X_SYNC_MLOCK_OWNER_15_0_WORD_COUNT                         0x1
#define HOST1X_SYNC_MLOCK_OWNER_15_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_RESET_MASK                         _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_READ_MASK                  _MK_MASK_CONST(0xf03)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_OWNER_CHID_15_SHIFT                  _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_OWNER_CHID_15_FIELD                  _MK_FIELD_CONST(0xf, HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_OWNER_CHID_15_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_OWNER_CHID_15_RANGE                  11:8
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_OWNER_CHID_15_WOFFSET                        0x0
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_OWNER_CHID_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_OWNER_CHID_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_OWNER_CHID_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_OWNER_CHID_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_CPU_OWNS_15_SHIFT                    _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_CPU_OWNS_15_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_CPU_OWNS_15_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_CPU_OWNS_15_RANGE                    1:1
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_CPU_OWNS_15_WOFFSET                  0x0
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_CPU_OWNS_15_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_CPU_OWNS_15_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_CPU_OWNS_15_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_CPU_OWNS_15_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_CH_OWNS_15_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_CH_OWNS_15_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_CH_OWNS_15_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_CH_OWNS_15_RANGE                     0:0
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_CH_OWNS_15_WOFFSET                   0x0
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_CH_OWNS_15_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_CH_OWNS_15_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_CH_OWNS_15_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_CH_OWNS_15_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 896 [0x380]

// Reserved address 900 [0x384]

// Reserved address 904 [0x388]

// Reserved address 908 [0x38c]

// Reserved address 912 [0x390]

// Reserved address 916 [0x394]

// Reserved address 920 [0x398]

// Reserved address 924 [0x39c]

// Reserved address 928 [0x3a0]

// Reserved address 932 [0x3a4]

// Reserved address 936 [0x3a8]

// Reserved address 940 [0x3ac]

// Reserved address 944 [0x3b0]

// Reserved address 948 [0x3b4]

// Reserved address 952 [0x3b8]

// Reserved address 956 [0x3bc]

// Register HOST1X_SYNC_MLOCK_ERROR_0_0
#define HOST1X_SYNC_MLOCK_ERROR_0_0                     _MK_ADDR_CONST(0x3c0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_SECURE                      0x0
#define HOST1X_SYNC_MLOCK_ERROR_0_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_MLOCK_ERROR_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_RESET_MASK                  _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_0_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_0_FIELD                 _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_0_SHIFT)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_0_RANGE                 0:0
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_0_WOFFSET                       0x0
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_1_SHIFT                 _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_1_FIELD                 _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_1_SHIFT)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_1_RANGE                 1:1
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_1_WOFFSET                       0x0
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_2_SHIFT                 _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_2_FIELD                 _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_2_SHIFT)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_2_RANGE                 2:2
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_2_WOFFSET                       0x0
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_2_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_3_SHIFT                 _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_3_FIELD                 _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_3_SHIFT)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_3_RANGE                 3:3
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_3_WOFFSET                       0x0
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_3_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_3_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_4_SHIFT                 _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_4_FIELD                 _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_4_SHIFT)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_4_RANGE                 4:4
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_4_WOFFSET                       0x0
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_4_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_4_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_5_SHIFT                 _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_5_FIELD                 _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_5_SHIFT)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_5_RANGE                 5:5
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_5_WOFFSET                       0x0
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_5_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_5_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_5_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_6_SHIFT                 _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_6_FIELD                 _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_6_SHIFT)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_6_RANGE                 6:6
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_6_WOFFSET                       0x0
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_6_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_6_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_6_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_6_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_7_SHIFT                 _MK_SHIFT_CONST(7)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_7_FIELD                 _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_7_SHIFT)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_7_RANGE                 7:7
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_7_WOFFSET                       0x0
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_7_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_7_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_7_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_7_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_8_SHIFT                 _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_8_FIELD                 _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_8_SHIFT)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_8_RANGE                 8:8
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_8_WOFFSET                       0x0
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_8_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_8_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_8_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_8_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_9_SHIFT                 _MK_SHIFT_CONST(9)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_9_FIELD                 _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_9_SHIFT)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_9_RANGE                 9:9
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_9_WOFFSET                       0x0
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_9_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_9_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_9_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_9_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_10_SHIFT                        _MK_SHIFT_CONST(10)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_10_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_10_SHIFT)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_10_RANGE                        10:10
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_10_WOFFSET                      0x0
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_10_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_10_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_10_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_10_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_11_SHIFT                        _MK_SHIFT_CONST(11)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_11_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_11_SHIFT)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_11_RANGE                        11:11
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_11_WOFFSET                      0x0
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_11_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_11_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_11_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_11_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_12_SHIFT                        _MK_SHIFT_CONST(12)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_12_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_12_SHIFT)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_12_RANGE                        12:12
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_12_WOFFSET                      0x0
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_12_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_12_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_12_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_12_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_13_SHIFT                        _MK_SHIFT_CONST(13)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_13_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_13_SHIFT)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_13_RANGE                        13:13
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_13_WOFFSET                      0x0
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_13_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_13_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_13_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_13_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_14_SHIFT                        _MK_SHIFT_CONST(14)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_14_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_14_SHIFT)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_14_RANGE                        14:14
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_14_WOFFSET                      0x0
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_14_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_14_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_14_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_14_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_15_SHIFT                        _MK_SHIFT_CONST(15)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_15_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_15_SHIFT)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_15_RANGE                        15:15
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_15_WOFFSET                      0x0
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_15_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_15_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_15_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_15_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 1024 [0x400]

// Reserved address 1028 [0x404]

// Reserved address 1032 [0x408]

// Reserved address 1036 [0x40c]

// Reserved address 1040 [0x410]

// Reserved address 1044 [0x414]

// Reserved address 1048 [0x418]

// Reserved address 1052 [0x41c]

// Reserved address 1056 [0x420]

// Reserved address 1060 [0x424]

// Reserved address 1064 [0x428]

// Reserved address 1068 [0x42c]

// Reserved address 1072 [0x430]

// Reserved address 1076 [0x434]

// Reserved address 1080 [0x438]

// Reserved address 1084 [0x43c]

// Reserved address 1088 [0x440]

// Reserved address 1092 [0x444]

// Reserved address 1096 [0x448]

// Reserved address 1100 [0x44c]

// Reserved address 1104 [0x450]

// Reserved address 1108 [0x454]

// Reserved address 1112 [0x458]

// Reserved address 1116 [0x45c]

// Reserved address 1120 [0x460]

// Reserved address 1124 [0x464]

// Reserved address 1128 [0x468]

// Reserved address 1132 [0x46c]

// Reserved address 1136 [0x470]

// Reserved address 1140 [0x474]

// Reserved address 1144 [0x478]

// Reserved address 1148 [0x47c]

// Reserved address 1152 [0x480]

// Reserved address 1156 [0x484]

// Reserved address 1160 [0x488]

// Reserved address 1164 [0x48c]

// Reserved address 1168 [0x490]

// Reserved address 1172 [0x494]

// Reserved address 1176 [0x498]

// Reserved address 1180 [0x49c]

// Reserved address 1184 [0x4a0]

// Reserved address 1188 [0x4a4]

// Reserved address 1192 [0x4a8]

// Reserved address 1196 [0x4ac]

// Reserved address 1200 [0x4b0]

// Reserved address 1204 [0x4b4]

// Reserved address 1208 [0x4b8]

// Reserved address 1212 [0x4bc]

// Reserved address 1216 [0x4c0]

// Reserved address 1220 [0x4c4]

// Reserved address 1224 [0x4c8]

// Reserved address 1228 [0x4cc]

// Reserved address 1232 [0x4d0]

// Reserved address 1236 [0x4d4]

// Reserved address 1240 [0x4d8]

// Reserved address 1244 [0x4dc]

// Reserved address 1248 [0x4e0]

// Reserved address 1252 [0x4e4]

// Reserved address 1256 [0x4e8]

// Reserved address 1260 [0x4ec]

// Reserved address 1264 [0x4f0]

// Reserved address 1268 [0x4f4]

// Reserved address 1272 [0x4f8]

// Reserved address 1276 [0x4fc]

// Reserved address 1280 [0x500]

// Reserved address 1284 [0x504]

// Reserved address 1288 [0x508]

// Reserved address 1292 [0x50c]

// Reserved address 1296 [0x510]

// Reserved address 1300 [0x514]

// Reserved address 1304 [0x518]

// Reserved address 1308 [0x51c]

// Reserved address 1312 [0x520]

// Reserved address 1316 [0x524]

// Reserved address 1320 [0x528]

// Reserved address 1324 [0x52c]

// Reserved address 1328 [0x530]

// Reserved address 1332 [0x534]

// Reserved address 1336 [0x538]

// Reserved address 1340 [0x53c]

// Reserved address 1344 [0x540]

// Reserved address 1348 [0x544]

// Reserved address 1352 [0x548]

// Reserved address 1356 [0x54c]

// Reserved address 1360 [0x550]

// Reserved address 1364 [0x554]

// Reserved address 1368 [0x558]

// Reserved address 1372 [0x55c]

// Reserved address 1376 [0x560]

// Reserved address 1380 [0x564]

// Reserved address 1384 [0x568]

// Reserved address 1388 [0x56c]

// Reserved address 1392 [0x570]

// Reserved address 1396 [0x574]

// Reserved address 1400 [0x578]

// Reserved address 1404 [0x57c]

// Reserved address 1408 [0x580]

// Reserved address 1412 [0x584]

// Reserved address 1416 [0x588]

// Reserved address 1420 [0x58c]

// Reserved address 1424 [0x590]

// Reserved address 1428 [0x594]

// Reserved address 1432 [0x598]

// Reserved address 1436 [0x59c]

// Reserved address 1440 [0x5a0]

// Reserved address 1444 [0x5a4]

// Reserved address 1448 [0x5a8]

// Reserved address 1452 [0x5ac]

// Reserved address 1456 [0x5b0]

// Reserved address 1460 [0x5b4]

// Reserved address 1464 [0x5b8]

// Reserved address 1468 [0x5bc]

// Reserved address 1472 [0x5c0]

// Reserved address 1476 [0x5c4]

// Reserved address 1480 [0x5c8]

// Reserved address 1484 [0x5cc]

// Reserved address 1488 [0x5d0]

// Reserved address 1492 [0x5d4]

// Reserved address 1496 [0x5d8]

// Reserved address 1500 [0x5dc]

// Reserved address 1504 [0x5e0]

// Reserved address 1508 [0x5e4]

// Reserved address 1512 [0x5e8]

// Reserved address 1516 [0x5ec]

// Reserved address 1520 [0x5f0]

// Reserved address 1524 [0x5f4]

// Reserved address 1528 [0x5f8]

// Reserved address 1532 [0x5fc]

// Register HOST1X_SYNC_SYNCPT_BASE_0_0
#define HOST1X_SYNC_SYNCPT_BASE_0_0                     _MK_ADDR_CONST(0x600)
#define HOST1X_SYNC_SYNCPT_BASE_0_0_SECURE                      0x0
#define HOST1X_SYNC_SYNCPT_BASE_0_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_SYNCPT_BASE_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_0_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_0_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_BASE_0_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_BASE_0_0_BASE_0_SHIFT                        _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_BASE_0_0_BASE_0_FIELD                        _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_BASE_0_0_BASE_0_SHIFT)
#define HOST1X_SYNC_SYNCPT_BASE_0_0_BASE_0_RANGE                        31:0
#define HOST1X_SYNC_SYNCPT_BASE_0_0_BASE_0_WOFFSET                      0x0
#define HOST1X_SYNC_SYNCPT_BASE_0_0_BASE_0_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_0_0_BASE_0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_0_0_BASE_0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_0_0_BASE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_BASE_1_0
#define HOST1X_SYNC_SYNCPT_BASE_1_0                     _MK_ADDR_CONST(0x604)
#define HOST1X_SYNC_SYNCPT_BASE_1_0_SECURE                      0x0
#define HOST1X_SYNC_SYNCPT_BASE_1_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_SYNCPT_BASE_1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_1_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_1_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_BASE_1_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_BASE_1_0_BASE_1_SHIFT                        _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_BASE_1_0_BASE_1_FIELD                        _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_BASE_1_0_BASE_1_SHIFT)
#define HOST1X_SYNC_SYNCPT_BASE_1_0_BASE_1_RANGE                        31:0
#define HOST1X_SYNC_SYNCPT_BASE_1_0_BASE_1_WOFFSET                      0x0
#define HOST1X_SYNC_SYNCPT_BASE_1_0_BASE_1_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_1_0_BASE_1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_1_0_BASE_1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_1_0_BASE_1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_BASE_2_0
#define HOST1X_SYNC_SYNCPT_BASE_2_0                     _MK_ADDR_CONST(0x608)
#define HOST1X_SYNC_SYNCPT_BASE_2_0_SECURE                      0x0
#define HOST1X_SYNC_SYNCPT_BASE_2_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_SYNCPT_BASE_2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_2_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_2_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_BASE_2_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_BASE_2_0_BASE_2_SHIFT                        _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_BASE_2_0_BASE_2_FIELD                        _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_BASE_2_0_BASE_2_SHIFT)
#define HOST1X_SYNC_SYNCPT_BASE_2_0_BASE_2_RANGE                        31:0
#define HOST1X_SYNC_SYNCPT_BASE_2_0_BASE_2_WOFFSET                      0x0
#define HOST1X_SYNC_SYNCPT_BASE_2_0_BASE_2_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_2_0_BASE_2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_2_0_BASE_2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_2_0_BASE_2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_BASE_3_0
#define HOST1X_SYNC_SYNCPT_BASE_3_0                     _MK_ADDR_CONST(0x60c)
#define HOST1X_SYNC_SYNCPT_BASE_3_0_SECURE                      0x0
#define HOST1X_SYNC_SYNCPT_BASE_3_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_SYNCPT_BASE_3_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_3_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_3_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_BASE_3_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_BASE_3_0_BASE_3_SHIFT                        _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_BASE_3_0_BASE_3_FIELD                        _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_BASE_3_0_BASE_3_SHIFT)
#define HOST1X_SYNC_SYNCPT_BASE_3_0_BASE_3_RANGE                        31:0
#define HOST1X_SYNC_SYNCPT_BASE_3_0_BASE_3_WOFFSET                      0x0
#define HOST1X_SYNC_SYNCPT_BASE_3_0_BASE_3_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_3_0_BASE_3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_3_0_BASE_3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_3_0_BASE_3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_BASE_4_0
#define HOST1X_SYNC_SYNCPT_BASE_4_0                     _MK_ADDR_CONST(0x610)
#define HOST1X_SYNC_SYNCPT_BASE_4_0_SECURE                      0x0
#define HOST1X_SYNC_SYNCPT_BASE_4_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_SYNCPT_BASE_4_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_4_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_4_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_4_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_4_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_BASE_4_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_BASE_4_0_BASE_4_SHIFT                        _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_BASE_4_0_BASE_4_FIELD                        _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_BASE_4_0_BASE_4_SHIFT)
#define HOST1X_SYNC_SYNCPT_BASE_4_0_BASE_4_RANGE                        31:0
#define HOST1X_SYNC_SYNCPT_BASE_4_0_BASE_4_WOFFSET                      0x0
#define HOST1X_SYNC_SYNCPT_BASE_4_0_BASE_4_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_4_0_BASE_4_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_4_0_BASE_4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_4_0_BASE_4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_BASE_5_0
#define HOST1X_SYNC_SYNCPT_BASE_5_0                     _MK_ADDR_CONST(0x614)
#define HOST1X_SYNC_SYNCPT_BASE_5_0_SECURE                      0x0
#define HOST1X_SYNC_SYNCPT_BASE_5_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_SYNCPT_BASE_5_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_5_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_5_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_5_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_5_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_BASE_5_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_BASE_5_0_BASE_5_SHIFT                        _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_BASE_5_0_BASE_5_FIELD                        _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_BASE_5_0_BASE_5_SHIFT)
#define HOST1X_SYNC_SYNCPT_BASE_5_0_BASE_5_RANGE                        31:0
#define HOST1X_SYNC_SYNCPT_BASE_5_0_BASE_5_WOFFSET                      0x0
#define HOST1X_SYNC_SYNCPT_BASE_5_0_BASE_5_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_5_0_BASE_5_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_5_0_BASE_5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_5_0_BASE_5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_BASE_6_0
#define HOST1X_SYNC_SYNCPT_BASE_6_0                     _MK_ADDR_CONST(0x618)
#define HOST1X_SYNC_SYNCPT_BASE_6_0_SECURE                      0x0
#define HOST1X_SYNC_SYNCPT_BASE_6_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_SYNCPT_BASE_6_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_6_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_6_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_6_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_6_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_BASE_6_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_BASE_6_0_BASE_6_SHIFT                        _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_BASE_6_0_BASE_6_FIELD                        _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_BASE_6_0_BASE_6_SHIFT)
#define HOST1X_SYNC_SYNCPT_BASE_6_0_BASE_6_RANGE                        31:0
#define HOST1X_SYNC_SYNCPT_BASE_6_0_BASE_6_WOFFSET                      0x0
#define HOST1X_SYNC_SYNCPT_BASE_6_0_BASE_6_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_6_0_BASE_6_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_6_0_BASE_6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_6_0_BASE_6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_BASE_7_0
#define HOST1X_SYNC_SYNCPT_BASE_7_0                     _MK_ADDR_CONST(0x61c)
#define HOST1X_SYNC_SYNCPT_BASE_7_0_SECURE                      0x0
#define HOST1X_SYNC_SYNCPT_BASE_7_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_SYNCPT_BASE_7_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_7_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_7_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_7_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_7_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_BASE_7_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_BASE_7_0_BASE_7_SHIFT                        _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_BASE_7_0_BASE_7_FIELD                        _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_BASE_7_0_BASE_7_SHIFT)
#define HOST1X_SYNC_SYNCPT_BASE_7_0_BASE_7_RANGE                        31:0
#define HOST1X_SYNC_SYNCPT_BASE_7_0_BASE_7_WOFFSET                      0x0
#define HOST1X_SYNC_SYNCPT_BASE_7_0_BASE_7_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_7_0_BASE_7_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_7_0_BASE_7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_7_0_BASE_7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_BASE_8_0
#define HOST1X_SYNC_SYNCPT_BASE_8_0                     _MK_ADDR_CONST(0x620)
#define HOST1X_SYNC_SYNCPT_BASE_8_0_SECURE                      0x0
#define HOST1X_SYNC_SYNCPT_BASE_8_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_SYNCPT_BASE_8_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_8_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_8_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_8_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_8_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_BASE_8_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_BASE_8_0_BASE_8_SHIFT                        _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_BASE_8_0_BASE_8_FIELD                        _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_BASE_8_0_BASE_8_SHIFT)
#define HOST1X_SYNC_SYNCPT_BASE_8_0_BASE_8_RANGE                        31:0
#define HOST1X_SYNC_SYNCPT_BASE_8_0_BASE_8_WOFFSET                      0x0
#define HOST1X_SYNC_SYNCPT_BASE_8_0_BASE_8_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_8_0_BASE_8_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_8_0_BASE_8_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_8_0_BASE_8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_BASE_9_0
#define HOST1X_SYNC_SYNCPT_BASE_9_0                     _MK_ADDR_CONST(0x624)
#define HOST1X_SYNC_SYNCPT_BASE_9_0_SECURE                      0x0
#define HOST1X_SYNC_SYNCPT_BASE_9_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_SYNCPT_BASE_9_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_9_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_9_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_9_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_9_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_BASE_9_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_BASE_9_0_BASE_9_SHIFT                        _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_BASE_9_0_BASE_9_FIELD                        _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_BASE_9_0_BASE_9_SHIFT)
#define HOST1X_SYNC_SYNCPT_BASE_9_0_BASE_9_RANGE                        31:0
#define HOST1X_SYNC_SYNCPT_BASE_9_0_BASE_9_WOFFSET                      0x0
#define HOST1X_SYNC_SYNCPT_BASE_9_0_BASE_9_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_9_0_BASE_9_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_9_0_BASE_9_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_9_0_BASE_9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_BASE_10_0
#define HOST1X_SYNC_SYNCPT_BASE_10_0                    _MK_ADDR_CONST(0x628)
#define HOST1X_SYNC_SYNCPT_BASE_10_0_SECURE                     0x0
#define HOST1X_SYNC_SYNCPT_BASE_10_0_WORD_COUNT                         0x1
#define HOST1X_SYNC_SYNCPT_BASE_10_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_10_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_10_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_10_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_10_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_BASE_10_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_BASE_10_0_BASE_10_SHIFT                      _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_BASE_10_0_BASE_10_FIELD                      _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_BASE_10_0_BASE_10_SHIFT)
#define HOST1X_SYNC_SYNCPT_BASE_10_0_BASE_10_RANGE                      31:0
#define HOST1X_SYNC_SYNCPT_BASE_10_0_BASE_10_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_BASE_10_0_BASE_10_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_10_0_BASE_10_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_10_0_BASE_10_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_10_0_BASE_10_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_BASE_11_0
#define HOST1X_SYNC_SYNCPT_BASE_11_0                    _MK_ADDR_CONST(0x62c)
#define HOST1X_SYNC_SYNCPT_BASE_11_0_SECURE                     0x0
#define HOST1X_SYNC_SYNCPT_BASE_11_0_WORD_COUNT                         0x1
#define HOST1X_SYNC_SYNCPT_BASE_11_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_11_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_11_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_11_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_11_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_BASE_11_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_BASE_11_0_BASE_11_SHIFT                      _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_BASE_11_0_BASE_11_FIELD                      _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_BASE_11_0_BASE_11_SHIFT)
#define HOST1X_SYNC_SYNCPT_BASE_11_0_BASE_11_RANGE                      31:0
#define HOST1X_SYNC_SYNCPT_BASE_11_0_BASE_11_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_BASE_11_0_BASE_11_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_11_0_BASE_11_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_11_0_BASE_11_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_11_0_BASE_11_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Reserved address 1584 [0x630]

// Reserved address 1588 [0x634]

// Reserved address 1592 [0x638]

// Reserved address 1596 [0x63c]

// Reserved address 1600 [0x640]

// Reserved address 1604 [0x644]

// Reserved address 1608 [0x648]

// Reserved address 1612 [0x64c]

// Reserved address 1616 [0x650]

// Reserved address 1620 [0x654]

// Reserved address 1624 [0x658]

// Reserved address 1628 [0x65c]

// Reserved address 1632 [0x660]

// Reserved address 1636 [0x664]

// Reserved address 1640 [0x668]

// Reserved address 1644 [0x66c]

// Reserved address 1648 [0x670]

// Reserved address 1652 [0x674]

// Reserved address 1656 [0x678]

// Reserved address 1660 [0x67c]

// Reserved address 1664 [0x680]

// Reserved address 1668 [0x684]

// Reserved address 1672 [0x688]

// Reserved address 1676 [0x68c]

// Reserved address 1680 [0x690]

// Reserved address 1684 [0x694]

// Reserved address 1688 [0x698]

// Reserved address 1692 [0x69c]

// Reserved address 1696 [0x6a0]

// Reserved address 1700 [0x6a4]

// Reserved address 1704 [0x6a8]

// Reserved address 1708 [0x6ac]

// Reserved address 1712 [0x6b0]

// Reserved address 1716 [0x6b4]

// Reserved address 1720 [0x6b8]

// Reserved address 1724 [0x6bc]

// Reserved address 1728 [0x6c0]

// Reserved address 1732 [0x6c4]

// Reserved address 1736 [0x6c8]

// Reserved address 1740 [0x6cc]

// Reserved address 1744 [0x6d0]

// Reserved address 1748 [0x6d4]

// Reserved address 1752 [0x6d8]

// Reserved address 1756 [0x6dc]

// Reserved address 1760 [0x6e0]

// Reserved address 1764 [0x6e4]

// Reserved address 1768 [0x6e8]

// Reserved address 1772 [0x6ec]

// Reserved address 1776 [0x6f0]

// Reserved address 1780 [0x6f4]

// Reserved address 1784 [0x6f8]

// Reserved address 1788 [0x6fc]

// Reserved address 1792 [0x700]

// Reserved address 1796 [0x704]

// Reserved address 1824 [0x720]

// Reserved address 1828 [0x724]

// Reserved address 1832 [0x728]

// Reserved address 1836 [0x72c]

// Reserved address 1840 [0x730]

// Reserved address 1844 [0x734]

// Reserved address 1848 [0x738]

// Reserved address 1852 [0x73c]

// Register HOST1X_SYNC_REGF_DATA_0
#define HOST1X_SYNC_REGF_DATA_0                 _MK_ADDR_CONST(0x740)
#define HOST1X_SYNC_REGF_DATA_0_SECURE                  0x0
#define HOST1X_SYNC_REGF_DATA_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_REGF_DATA_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_DATA_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_DATA_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_DATA_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_DATA_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_REGF_DATA_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_DATA_0_REGF_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_REGF_DATA_0_REGF_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_REGF_DATA_0_REGF_DATA_SHIFT)
#define HOST1X_SYNC_REGF_DATA_0_REGF_DATA_RANGE                 31:0
#define HOST1X_SYNC_REGF_DATA_0_REGF_DATA_WOFFSET                       0x0
#define HOST1X_SYNC_REGF_DATA_0_REGF_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_DATA_0_REGF_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_DATA_0_REGF_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_DATA_0_REGF_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_REGF_ADDR_0
#define HOST1X_SYNC_REGF_ADDR_0                 _MK_ADDR_CONST(0x744)
#define HOST1X_SYNC_REGF_ADDR_0_SECURE                  0x0
#define HOST1X_SYNC_REGF_ADDR_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_REGF_ADDR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_ADDR_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_ADDR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_ADDR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_ADDR_0_READ_MASK                       _MK_MASK_CONST(0x1fffffff)
#define HOST1X_SYNC_REGF_ADDR_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_OFFSET_SHIFT                       _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_OFFSET_FIELD                       _MK_FIELD_CONST(0xffff, HOST1X_SYNC_REGF_ADDR_0_REGF_OFFSET_SHIFT)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_OFFSET_RANGE                       15:0
#define HOST1X_SYNC_REGF_ADDR_0_REGF_OFFSET_WOFFSET                     0x0
#define HOST1X_SYNC_REGF_ADDR_0_REGF_OFFSET_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_OFFSET_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_OFFSET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_OFFSET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_REGF_ADDR_0_REGF_BE_SHIFT                   _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_BE_FIELD                   _MK_FIELD_CONST(0xf, HOST1X_SYNC_REGF_ADDR_0_REGF_BE_SHIFT)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_BE_RANGE                   19:16
#define HOST1X_SYNC_REGF_ADDR_0_REGF_BE_WOFFSET                 0x0
#define HOST1X_SYNC_REGF_ADDR_0_REGF_BE_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_BE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_BE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_BE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_SHIFT                     _MK_SHIFT_CONST(20)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_FIELD                     _MK_FIELD_CONST(0xff, HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_SHIFT)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_RANGE                     27:20
#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_WOFFSET                   0x0
#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_HOST1X                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_MPE                       _MK_ENUM_CONST(1)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_VI                        _MK_ENUM_CONST(2)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_EPP                       _MK_ENUM_CONST(3)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_ISP                       _MK_ENUM_CONST(4)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_GR2D                      _MK_ENUM_CONST(5)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_GR3D                      _MK_ENUM_CONST(6)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_DISPLAY                   _MK_ENUM_CONST(8)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_DISPLAYB                  _MK_ENUM_CONST(9)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_DSI                       _MK_ENUM_CONST(12)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_HDMI                      _MK_ENUM_CONST(10)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_DSIB                      _MK_ENUM_CONST(16)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_MSENC                     _MK_ENUM_CONST(19)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_TSEC                      _MK_ENUM_CONST(20)

#define HOST1X_SYNC_REGF_ADDR_0_REGF_RWN_SHIFT                  _MK_SHIFT_CONST(28)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_RWN_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_REGF_ADDR_0_REGF_RWN_SHIFT)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_RWN_RANGE                  28:28
#define HOST1X_SYNC_REGF_ADDR_0_REGF_RWN_WOFFSET                        0x0
#define HOST1X_SYNC_REGF_ADDR_0_REGF_RWN_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_RWN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_RWN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_RWN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_RWN_WRITE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_RWN_READ                   _MK_ENUM_CONST(1)


// Register HOST1X_SYNC_WAITOVR_0
#define HOST1X_SYNC_WAITOVR_0                   _MK_ADDR_CONST(0x748)
#define HOST1X_SYNC_WAITOVR_0_SECURE                    0x0
#define HOST1X_SYNC_WAITOVR_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_WAITOVR_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_RESET_MASK                        _MK_MASK_CONST(0xfff)
#define HOST1X_SYNC_WAITOVR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_READ_MASK                         _MK_MASK_CONST(0xfff)
#define HOST1X_SYNC_WAITOVR_0_WRITE_MASK                        _MK_MASK_CONST(0xfff)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR0_SHIFT                    _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR0_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_WAITOVR_0_WAITOVR0_SHIFT)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR0_RANGE                    0:0
#define HOST1X_SYNC_WAITOVR_0_WAITOVR0_WOFFSET                  0x0
#define HOST1X_SYNC_WAITOVR_0_WAITOVR0_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR0_DISABLE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR0_ENABLE                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_WAITOVR_0_WAITOVR1_SHIFT                    _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR1_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_WAITOVR_0_WAITOVR1_SHIFT)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR1_RANGE                    1:1
#define HOST1X_SYNC_WAITOVR_0_WAITOVR1_WOFFSET                  0x0
#define HOST1X_SYNC_WAITOVR_0_WAITOVR1_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR1_DISABLE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR1_ENABLE                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_WAITOVR_0_WAITOVR2_SHIFT                    _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR2_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_WAITOVR_0_WAITOVR2_SHIFT)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR2_RANGE                    2:2
#define HOST1X_SYNC_WAITOVR_0_WAITOVR2_WOFFSET                  0x0
#define HOST1X_SYNC_WAITOVR_0_WAITOVR2_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR2_DISABLE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR2_ENABLE                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_WAITOVR_0_WAITOVR3_SHIFT                    _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR3_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_WAITOVR_0_WAITOVR3_SHIFT)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR3_RANGE                    3:3
#define HOST1X_SYNC_WAITOVR_0_WAITOVR3_WOFFSET                  0x0
#define HOST1X_SYNC_WAITOVR_0_WAITOVR3_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR3_DISABLE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR3_ENABLE                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_WAITOVR_0_WAITOVR4_SHIFT                    _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR4_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_WAITOVR_0_WAITOVR4_SHIFT)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR4_RANGE                    4:4
#define HOST1X_SYNC_WAITOVR_0_WAITOVR4_WOFFSET                  0x0
#define HOST1X_SYNC_WAITOVR_0_WAITOVR4_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR4_DISABLE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR4_ENABLE                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_WAITOVR_0_WAITOVR5_SHIFT                    _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR5_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_WAITOVR_0_WAITOVR5_SHIFT)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR5_RANGE                    5:5
#define HOST1X_SYNC_WAITOVR_0_WAITOVR5_WOFFSET                  0x0
#define HOST1X_SYNC_WAITOVR_0_WAITOVR5_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR5_DISABLE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR5_ENABLE                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_WAITOVR_0_WAITOVR6_SHIFT                    _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR6_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_WAITOVR_0_WAITOVR6_SHIFT)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR6_RANGE                    6:6
#define HOST1X_SYNC_WAITOVR_0_WAITOVR6_WOFFSET                  0x0
#define HOST1X_SYNC_WAITOVR_0_WAITOVR6_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR6_DISABLE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR6_ENABLE                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_WAITOVR_0_WAITOVR7_SHIFT                    _MK_SHIFT_CONST(7)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR7_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_WAITOVR_0_WAITOVR7_SHIFT)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR7_RANGE                    7:7
#define HOST1X_SYNC_WAITOVR_0_WAITOVR7_WOFFSET                  0x0
#define HOST1X_SYNC_WAITOVR_0_WAITOVR7_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR7_DISABLE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR7_ENABLE                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_WAITOVR_0_WAITOVR8_SHIFT                    _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR8_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_WAITOVR_0_WAITOVR8_SHIFT)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR8_RANGE                    8:8
#define HOST1X_SYNC_WAITOVR_0_WAITOVR8_WOFFSET                  0x0
#define HOST1X_SYNC_WAITOVR_0_WAITOVR8_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR8_DISABLE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR8_ENABLE                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_WAITOVR_0_WAITOVR9_SHIFT                    _MK_SHIFT_CONST(9)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR9_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_WAITOVR_0_WAITOVR9_SHIFT)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR9_RANGE                    9:9
#define HOST1X_SYNC_WAITOVR_0_WAITOVR9_WOFFSET                  0x0
#define HOST1X_SYNC_WAITOVR_0_WAITOVR9_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR9_DISABLE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR9_ENABLE                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_WAITOVR_0_WAITOVR10_SHIFT                   _MK_SHIFT_CONST(10)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR10_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_WAITOVR_0_WAITOVR10_SHIFT)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR10_RANGE                   10:10
#define HOST1X_SYNC_WAITOVR_0_WAITOVR10_WOFFSET                 0x0
#define HOST1X_SYNC_WAITOVR_0_WAITOVR10_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR10_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR10_ENABLE                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_WAITOVR_0_WAITOVR11_SHIFT                   _MK_SHIFT_CONST(11)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR11_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_WAITOVR_0_WAITOVR11_SHIFT)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR11_RANGE                   11:11
#define HOST1X_SYNC_WAITOVR_0_WAITOVR11_WOFFSET                 0x0
#define HOST1X_SYNC_WAITOVR_0_WAITOVR11_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR11_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR11_ENABLE                  _MK_ENUM_CONST(1)


// Register HOST1X_SYNC_CFPEEK_CTRL_0
#define HOST1X_SYNC_CFPEEK_CTRL_0                       _MK_ADDR_CONST(0x74c)
#define HOST1X_SYNC_CFPEEK_CTRL_0_SECURE                        0x0
#define HOST1X_SYNC_CFPEEK_CTRL_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_CFPEEK_CTRL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_CTRL_0_RESET_MASK                    _MK_MASK_CONST(0x800f0000)
#define HOST1X_SYNC_CFPEEK_CTRL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_CTRL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_CTRL_0_READ_MASK                     _MK_MASK_CONST(0x800f03ff)
#define HOST1X_SYNC_CFPEEK_CTRL_0_WRITE_MASK                    _MK_MASK_CONST(0x800f03ff)
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_ADDR_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_ADDR_FIELD                     _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_ADDR_SHIFT)
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_ADDR_RANGE                     9:0
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_ADDR_WOFFSET                   0x0
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_ADDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_ADDR_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_ADDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_ADDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_CHANNR_SHIFT                   _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_CHANNR_FIELD                   _MK_FIELD_CONST(0xf, HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_CHANNR_SHIFT)
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_CHANNR_RANGE                   19:16
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_CHANNR_WOFFSET                 0x0
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_CHANNR_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_CHANNR_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_CHANNR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_CHANNR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_ENA_SHIFT                      _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_ENA_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_ENA_SHIFT)
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_ENA_RANGE                      31:31
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_ENA_WOFFSET                    0x0
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_ENA_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_ENA_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_ENA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_ENA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CFPEEK_READ_0
#define HOST1X_SYNC_CFPEEK_READ_0                       _MK_ADDR_CONST(0x750)
#define HOST1X_SYNC_CFPEEK_READ_0_SECURE                        0x0
#define HOST1X_SYNC_CFPEEK_READ_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_CFPEEK_READ_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_READ_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_READ_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_READ_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_READ_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_CFPEEK_READ_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_READ_0_CFPEEK_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CFPEEK_READ_0_CFPEEK_DATA_FIELD                     _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_CFPEEK_READ_0_CFPEEK_DATA_SHIFT)
#define HOST1X_SYNC_CFPEEK_READ_0_CFPEEK_DATA_RANGE                     31:0
#define HOST1X_SYNC_CFPEEK_READ_0_CFPEEK_DATA_WOFFSET                   0x0
#define HOST1X_SYNC_CFPEEK_READ_0_CFPEEK_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_READ_0_CFPEEK_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_READ_0_CFPEEK_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_READ_0_CFPEEK_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CFPEEK_PTRS_0
#define HOST1X_SYNC_CFPEEK_PTRS_0                       _MK_ADDR_CONST(0x754)
#define HOST1X_SYNC_CFPEEK_PTRS_0_SECURE                        0x0
#define HOST1X_SYNC_CFPEEK_PTRS_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_CFPEEK_PTRS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_PTRS_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_PTRS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_PTRS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_PTRS_0_READ_MASK                     _MK_MASK_CONST(0x3ff03ff)
#define HOST1X_SYNC_CFPEEK_PTRS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_PTRS_0_CF_RD_PTR_SHIFT                       _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CFPEEK_PTRS_0_CF_RD_PTR_FIELD                       _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CFPEEK_PTRS_0_CF_RD_PTR_SHIFT)
#define HOST1X_SYNC_CFPEEK_PTRS_0_CF_RD_PTR_RANGE                       9:0
#define HOST1X_SYNC_CFPEEK_PTRS_0_CF_RD_PTR_WOFFSET                     0x0
#define HOST1X_SYNC_CFPEEK_PTRS_0_CF_RD_PTR_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_PTRS_0_CF_RD_PTR_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_PTRS_0_CF_RD_PTR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_PTRS_0_CF_RD_PTR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CFPEEK_PTRS_0_CF_WR_PTR_SHIFT                       _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CFPEEK_PTRS_0_CF_WR_PTR_FIELD                       _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CFPEEK_PTRS_0_CF_WR_PTR_SHIFT)
#define HOST1X_SYNC_CFPEEK_PTRS_0_CF_WR_PTR_RANGE                       25:16
#define HOST1X_SYNC_CFPEEK_PTRS_0_CF_WR_PTR_WOFFSET                     0x0
#define HOST1X_SYNC_CFPEEK_PTRS_0_CF_WR_PTR_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_PTRS_0_CF_WR_PTR_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_PTRS_0_CF_WR_PTR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_PTRS_0_CF_WR_PTR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 1880 [0x758]

// Reserved address 1884 [0x75c]

// Reserved address 1888 [0x760]

// Reserved address 1892 [0x764]

// Reserved address 1896 [0x768]

// Reserved address 1900 [0x76c]

// Reserved address 1904 [0x770]

// Reserved address 1908 [0x774]

// Reserved address 1912 [0x778]

// Reserved address 1916 [0x77c]

// Reserved address 1920 [0x780]

// Reserved address 1924 [0x784]

// Reserved address 1928 [0x788]

// Reserved address 1932 [0x78c]

// Reserved address 1936 [0x790]

// Reserved address 1940 [0x794]

// Reserved address 1944 [0x798]

// Reserved address 1948 [0x79c]

// Reserved address 1952 [0x7a0]

// Reserved address 1956 [0x7a4]

// Reserved address 1960 [0x7a8]

// Reserved address 1964 [0x7ac]

// Reserved address 1968 [0x7b0]

// Reserved address 1972 [0x7b4]

// Reserved address 1976 [0x7b8]

// Reserved address 1980 [0x7bc]

// Reserved address 1984 [0x7c0]

// Reserved address 1988 [0x7c4]

// Reserved address 1992 [0x7c8]

// Reserved address 1996 [0x7cc]

// Reserved address 2000 [0x7d0]

// Reserved address 2004 [0x7d4]

// Reserved address 2008 [0x7d8]

// Reserved address 2012 [0x7dc]

// Reserved address 2016 [0x7e0]

// Reserved address 2020 [0x7e4]

// Reserved address 2024 [0x7e8]

// Reserved address 2028 [0x7ec]

// Reserved address 2032 [0x7f0]

// Reserved address 2036 [0x7f4]

// Reserved address 2040 [0x7f8]

// Reserved address 2044 [0x7fc]

// Reserved address 2048 [0x800]

// Reserved address 2052 [0x804]

// Reserved address 2056 [0x808]

// Reserved address 2060 [0x80c]

// Reserved address 2064 [0x810]

// Reserved address 2068 [0x814]

// Reserved address 2072 [0x818]

// Reserved address 2076 [0x81c]

// Reserved address 2080 [0x820]

// Reserved address 2084 [0x824]

// Reserved address 2088 [0x828]

// Reserved address 2092 [0x82c]

// Reserved address 2096 [0x830]

// Reserved address 2100 [0x834]

// Reserved address 2104 [0x838]

// Reserved address 2108 [0x83c]

// Reserved address 2112 [0x840]

// Reserved address 2116 [0x844]

// Reserved address 2120 [0x848]

// Reserved address 2124 [0x84c]

// Reserved address 2128 [0x850]

// Reserved address 2132 [0x854]

// Reserved address 2136 [0x858]

// Reserved address 2140 [0x85c]

// Reserved address 2144 [0x860]

// Reserved address 2148 [0x864]

// Reserved address 2152 [0x868]

// Reserved address 2156 [0x86c]

// Reserved address 2160 [0x870]

// Reserved address 2164 [0x874]

// Reserved address 2168 [0x878]

// Reserved address 2172 [0x87c]

// Reserved address 2176 [0x880]

// Reserved address 2180 [0x884]

// Reserved address 2184 [0x888]

// Reserved address 2188 [0x88c]

// Reserved address 2192 [0x890]

// Reserved address 2196 [0x894]

// Register HOST1X_SYNC_CDMA_STATS_WORDS_FETCHED_0
#define HOST1X_SYNC_CDMA_STATS_WORDS_FETCHED_0                  _MK_ADDR_CONST(0x898)
#define HOST1X_SYNC_CDMA_STATS_WORDS_FETCHED_0_SECURE                   0x0
#define HOST1X_SYNC_CDMA_STATS_WORDS_FETCHED_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_CDMA_STATS_WORDS_FETCHED_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_STATS_WORDS_FETCHED_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_STATS_WORDS_FETCHED_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_STATS_WORDS_FETCHED_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_STATS_WORDS_FETCHED_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_CDMA_STATS_WORDS_FETCHED_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_STATS_WORDS_FETCHED_0_CDMA_WORDS_FETCHED_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CDMA_STATS_WORDS_FETCHED_0_CDMA_WORDS_FETCHED_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_CDMA_STATS_WORDS_FETCHED_0_CDMA_WORDS_FETCHED_SHIFT)
#define HOST1X_SYNC_CDMA_STATS_WORDS_FETCHED_0_CDMA_WORDS_FETCHED_RANGE                 31:0
#define HOST1X_SYNC_CDMA_STATS_WORDS_FETCHED_0_CDMA_WORDS_FETCHED_WOFFSET                       0x0
#define HOST1X_SYNC_CDMA_STATS_WORDS_FETCHED_0_CDMA_WORDS_FETCHED_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_STATS_WORDS_FETCHED_0_CDMA_WORDS_FETCHED_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_STATS_WORDS_FETCHED_0_CDMA_WORDS_FETCHED_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_STATS_WORDS_FETCHED_0_CDMA_WORDS_FETCHED_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CDMA_STATS_WORDS_DISCARDED_0
#define HOST1X_SYNC_CDMA_STATS_WORDS_DISCARDED_0                        _MK_ADDR_CONST(0x89c)
#define HOST1X_SYNC_CDMA_STATS_WORDS_DISCARDED_0_SECURE                         0x0
#define HOST1X_SYNC_CDMA_STATS_WORDS_DISCARDED_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_CDMA_STATS_WORDS_DISCARDED_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_STATS_WORDS_DISCARDED_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_STATS_WORDS_DISCARDED_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_STATS_WORDS_DISCARDED_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_STATS_WORDS_DISCARDED_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_CDMA_STATS_WORDS_DISCARDED_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_STATS_WORDS_DISCARDED_0_CDMA_WORDS_DISCARDED_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CDMA_STATS_WORDS_DISCARDED_0_CDMA_WORDS_DISCARDED_FIELD                     _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_CDMA_STATS_WORDS_DISCARDED_0_CDMA_WORDS_DISCARDED_SHIFT)
#define HOST1X_SYNC_CDMA_STATS_WORDS_DISCARDED_0_CDMA_WORDS_DISCARDED_RANGE                     31:0
#define HOST1X_SYNC_CDMA_STATS_WORDS_DISCARDED_0_CDMA_WORDS_DISCARDED_WOFFSET                   0x0
#define HOST1X_SYNC_CDMA_STATS_WORDS_DISCARDED_0_CDMA_WORDS_DISCARDED_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_STATS_WORDS_DISCARDED_0_CDMA_WORDS_DISCARDED_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_STATS_WORDS_DISCARDED_0_CDMA_WORDS_DISCARDED_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_STATS_WORDS_DISCARDED_0_CDMA_WORDS_DISCARDED_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_RDMA_MISC_0
#define HOST1X_SYNC_RDMA_MISC_0                 _MK_ADDR_CONST(0x8a0)
#define HOST1X_SYNC_RDMA_MISC_0_SECURE                  0x0
#define HOST1X_SYNC_RDMA_MISC_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_RDMA_MISC_0_RESET_VAL                       _MK_MASK_CONST(0x1000)
#define HOST1X_SYNC_RDMA_MISC_0_RESET_MASK                      _MK_MASK_CONST(0x111f)
#define HOST1X_SYNC_RDMA_MISC_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_MISC_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_MISC_0_READ_MASK                       _MK_MASK_CONST(0x111f)
#define HOST1X_SYNC_RDMA_MISC_0_WRITE_MASK                      _MK_MASK_CONST(0x111f)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RECT_ALLOW_LAST_SHIFT                      _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RECT_ALLOW_LAST_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_RDMA_MISC_0_RDMA_RECT_ALLOW_LAST_SHIFT)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RECT_ALLOW_LAST_RANGE                      0:0
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RECT_ALLOW_LAST_WOFFSET                    0x0
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RECT_ALLOW_LAST_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RECT_ALLOW_LAST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RECT_ALLOW_LAST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RECT_ALLOW_LAST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_RDMA_MISC_0_RDMA_CLKEN_OVR_SHIFT                    _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_CLKEN_OVR_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_RDMA_MISC_0_RDMA_CLKEN_OVR_SHIFT)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_CLKEN_OVR_RANGE                    1:1
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_CLKEN_OVR_WOFFSET                  0x0
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_CLKEN_OVR_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_CLKEN_OVR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_CLKEN_OVR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_CLKEN_OVR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_RDMA_MISC_0_RDMA_FORCE_JPEGE_STRIDE_SHIFT                   _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_FORCE_JPEGE_STRIDE_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_RDMA_MISC_0_RDMA_FORCE_JPEGE_STRIDE_SHIFT)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_FORCE_JPEGE_STRIDE_RANGE                   2:2
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_FORCE_JPEGE_STRIDE_WOFFSET                 0x0
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_FORCE_JPEGE_STRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_FORCE_JPEGE_STRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_FORCE_JPEGE_STRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_FORCE_JPEGE_STRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_RDMA_MISC_0_RDMA_CLKEN_SIMPLE_SHIFT                 _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_CLKEN_SIMPLE_FIELD                 _MK_FIELD_CONST(0x1, HOST1X_SYNC_RDMA_MISC_0_RDMA_CLKEN_SIMPLE_SHIFT)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_CLKEN_SIMPLE_RANGE                 3:3
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_CLKEN_SIMPLE_WOFFSET                       0x0
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_CLKEN_SIMPLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_CLKEN_SIMPLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_CLKEN_SIMPLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_CLKEN_SIMPLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RESET_PEND_MEM_REQ_SHIFT                   _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RESET_PEND_MEM_REQ_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_RDMA_MISC_0_RDMA_RESET_PEND_MEM_REQ_SHIFT)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RESET_PEND_MEM_REQ_RANGE                   4:4
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RESET_PEND_MEM_REQ_WOFFSET                 0x0
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RESET_PEND_MEM_REQ_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RESET_PEND_MEM_REQ_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RESET_PEND_MEM_REQ_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RESET_PEND_MEM_REQ_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RECT_ALIGN_SHIFT                   _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RECT_ALIGN_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_RDMA_MISC_0_RDMA_RECT_ALIGN_SHIFT)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RECT_ALIGN_RANGE                   8:8
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RECT_ALIGN_WOFFSET                 0x0
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RECT_ALIGN_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RECT_ALIGN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RECT_ALIGN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RECT_ALIGN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_RDMA_MISC_0_RDMA_HNDSK_STALL_SHIFT                  _MK_SHIFT_CONST(12)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_HNDSK_STALL_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_RDMA_MISC_0_RDMA_HNDSK_STALL_SHIFT)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_HNDSK_STALL_RANGE                  12:12
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_HNDSK_STALL_WOFFSET                        0x0
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_HNDSK_STALL_DEFAULT                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_HNDSK_STALL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_HNDSK_STALL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_HNDSK_STALL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_RDMA_ARB_COUNT_0
#define HOST1X_SYNC_RDMA_ARB_COUNT_0                    _MK_ADDR_CONST(0x8c0)
#define HOST1X_SYNC_RDMA_ARB_COUNT_0_SECURE                     0x0
#define HOST1X_SYNC_RDMA_ARB_COUNT_0_WORD_COUNT                         0x1
#define HOST1X_SYNC_RDMA_ARB_COUNT_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_ARB_COUNT_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_ARB_COUNT_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_ARB_COUNT_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define HOST1X_SYNC_RDMA_ARB_COUNT_0_READ_MASK                  _MK_MASK_CONST(0xf)
#define HOST1X_SYNC_RDMA_ARB_COUNT_0_WRITE_MASK                         _MK_MASK_CONST(0xf)
#define HOST1X_SYNC_RDMA_ARB_COUNT_0_RDMA_ARB_COUNT_SHIFT                       _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_RDMA_ARB_COUNT_0_RDMA_ARB_COUNT_FIELD                       _MK_FIELD_CONST(0xf, HOST1X_SYNC_RDMA_ARB_COUNT_0_RDMA_ARB_COUNT_SHIFT)
#define HOST1X_SYNC_RDMA_ARB_COUNT_0_RDMA_ARB_COUNT_RANGE                       3:0
#define HOST1X_SYNC_RDMA_ARB_COUNT_0_RDMA_ARB_COUNT_WOFFSET                     0x0
#define HOST1X_SYNC_RDMA_ARB_COUNT_0_RDMA_ARB_COUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_ARB_COUNT_0_RDMA_ARB_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_ARB_COUNT_0_RDMA_ARB_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_ARB_COUNT_0_RDMA_ARB_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xf)


// Register HOST1X_SYNC_RDMA_CONFIG_0
#define HOST1X_SYNC_RDMA_CONFIG_0                       _MK_ADDR_CONST(0x8c4)
#define HOST1X_SYNC_RDMA_CONFIG_0_SECURE                        0x0
#define HOST1X_SYNC_RDMA_CONFIG_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_RDMA_CONFIG_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CONFIG_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_RDMA_CONFIG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CONFIG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CONFIG_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_RDMA_CONFIG_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_RDMA_CONFIG_0_RDMA_RECTANGULAR_BUFFER_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_RDMA_CONFIG_0_RDMA_RECTANGULAR_BUFFER_FIELD                 _MK_FIELD_CONST(0x1, HOST1X_SYNC_RDMA_CONFIG_0_RDMA_RECTANGULAR_BUFFER_SHIFT)
#define HOST1X_SYNC_RDMA_CONFIG_0_RDMA_RECTANGULAR_BUFFER_RANGE                 0:0
#define HOST1X_SYNC_RDMA_CONFIG_0_RDMA_RECTANGULAR_BUFFER_WOFFSET                       0x0
#define HOST1X_SYNC_RDMA_CONFIG_0_RDMA_RECTANGULAR_BUFFER_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CONFIG_0_RDMA_RECTANGULAR_BUFFER_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_RDMA_CONFIG_0_RDMA_RECTANGULAR_BUFFER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CONFIG_0_RDMA_RECTANGULAR_BUFFER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_RDMA_WRAP_0
#define HOST1X_SYNC_RDMA_WRAP_0                 _MK_ADDR_CONST(0x8c8)
#define HOST1X_SYNC_RDMA_WRAP_0_SECURE                  0x0
#define HOST1X_SYNC_RDMA_WRAP_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_RDMA_WRAP_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_WRAP_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_WRAP_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_WRAP_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_WRAP_0_READ_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_RDMA_WRAP_0_WRITE_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_RDMA_WRAP_0_RDMA_WRAP_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_RDMA_WRAP_0_RDMA_WRAP_FIELD                 _MK_FIELD_CONST(0x1, HOST1X_SYNC_RDMA_WRAP_0_RDMA_WRAP_SHIFT)
#define HOST1X_SYNC_RDMA_WRAP_0_RDMA_WRAP_RANGE                 0:0
#define HOST1X_SYNC_RDMA_WRAP_0_RDMA_WRAP_WOFFSET                       0x0
#define HOST1X_SYNC_RDMA_WRAP_0_RDMA_WRAP_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_WRAP_0_RDMA_WRAP_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_WRAP_0_RDMA_WRAP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_WRAP_0_RDMA_WRAP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_RDMA_STATUS0_0
#define HOST1X_SYNC_RDMA_STATUS0_0                      _MK_ADDR_CONST(0x8cc)
#define HOST1X_SYNC_RDMA_STATUS0_0_SECURE                       0x0
#define HOST1X_SYNC_RDMA_STATUS0_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_RDMA_STATUS0_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_STATUS0_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_STATUS0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_STATUS0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_STATUS0_0_READ_MASK                    _MK_MASK_CONST(0xfffff)
#define HOST1X_SYNC_RDMA_STATUS0_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_WRAPPED0_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_WRAPPED0_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_RDMA_STATUS0_0_RDMA_WRAPPED0_SHIFT)
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_WRAPPED0_RANGE                  0:0
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_WRAPPED0_WOFFSET                        0x0
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_WRAPPED0_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_WRAPPED0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_WRAPPED0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_WRAPPED0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_OUTFENTRIES0_SHIFT                      _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_OUTFENTRIES0_FIELD                      _MK_FIELD_CONST(0x3f, HOST1X_SYNC_RDMA_STATUS0_0_RDMA_OUTFENTRIES0_SHIFT)
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_OUTFENTRIES0_RANGE                      6:1
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_OUTFENTRIES0_WOFFSET                    0x0
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_OUTFENTRIES0_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_OUTFENTRIES0_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_OUTFENTRIES0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_OUTFENTRIES0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_PENDBUFRDY0_SHIFT                       _MK_SHIFT_CONST(7)
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_PENDBUFRDY0_FIELD                       _MK_FIELD_CONST(0x1ff, HOST1X_SYNC_RDMA_STATUS0_0_RDMA_PENDBUFRDY0_SHIFT)
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_PENDBUFRDY0_RANGE                       15:7
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_PENDBUFRDY0_WOFFSET                     0x0
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_PENDBUFRDY0_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_PENDBUFRDY0_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_PENDBUFRDY0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_PENDBUFRDY0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_PEND_MEM_REQ0_SHIFT                     _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_PEND_MEM_REQ0_FIELD                     _MK_FIELD_CONST(0xf, HOST1X_SYNC_RDMA_STATUS0_0_RDMA_PEND_MEM_REQ0_SHIFT)
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_PEND_MEM_REQ0_RANGE                     19:16
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_PEND_MEM_REQ0_WOFFSET                   0x0
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_PEND_MEM_REQ0_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_PEND_MEM_REQ0_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_PEND_MEM_REQ0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_PEND_MEM_REQ0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0                    _MK_ADDR_CONST(0x8d0)
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_SECURE                     0x0
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_WORD_COUNT                         0x1
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_RESET_MASK                         _MK_MASK_CONST(0x7fff)
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_READ_MASK                  _MK_MASK_CONST(0x7fff)
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_WRITE_MASK                         _MK_MASK_CONST(0x7fff)
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_BUFFER_THRESHOLD0_SHIFT                    _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_BUFFER_THRESHOLD0_FIELD                    _MK_FIELD_CONST(0x1ff, HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_BUFFER_THRESHOLD0_SHIFT)
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_BUFFER_THRESHOLD0_RANGE                    8:0
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_BUFFER_THRESHOLD0_WOFFSET                  0x0
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_BUFFER_THRESHOLD0_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_BUFFER_THRESHOLD0_DEFAULT_MASK                     _MK_MASK_CONST(0x1ff)
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_BUFFER_THRESHOLD0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_BUFFER_THRESHOLD0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_DATABUF_THRESHOLD0_SHIFT                   _MK_SHIFT_CONST(9)
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_DATABUF_THRESHOLD0_FIELD                   _MK_FIELD_CONST(0x3f, HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_DATABUF_THRESHOLD0_SHIFT)
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_DATABUF_THRESHOLD0_RANGE                   14:9
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_DATABUF_THRESHOLD0_WOFFSET                 0x0
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_DATABUF_THRESHOLD0_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_DATABUF_THRESHOLD0_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_DATABUF_THRESHOLD0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_DATABUF_THRESHOLD0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_RDMA_CONF0_0
#define HOST1X_SYNC_RDMA_CONF0_0                        _MK_ADDR_CONST(0x8d4)
#define HOST1X_SYNC_RDMA_CONF0_0_SECURE                         0x0
#define HOST1X_SYNC_RDMA_CONF0_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_RDMA_CONF0_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CONF0_0_RESET_MASK                     _MK_MASK_CONST(0x1ff)
#define HOST1X_SYNC_RDMA_CONF0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CONF0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CONF0_0_READ_MASK                      _MK_MASK_CONST(0x3fffff)
#define HOST1X_SYNC_RDMA_CONF0_0_WRITE_MASK                     _MK_MASK_CONST(0x3fffff)
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_NUM_BUFFERS0_SHIFT                        _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_NUM_BUFFERS0_FIELD                        _MK_FIELD_CONST(0x1ff, HOST1X_SYNC_RDMA_CONF0_0_RDMA_NUM_BUFFERS0_SHIFT)
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_NUM_BUFFERS0_RANGE                        8:0
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_NUM_BUFFERS0_WOFFSET                      0x0
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_NUM_BUFFERS0_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_NUM_BUFFERS0_DEFAULT_MASK                 _MK_MASK_CONST(0x1ff)
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_NUM_BUFFERS0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_NUM_BUFFERS0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_NUM_LINES0_SHIFT                  _MK_SHIFT_CONST(9)
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_NUM_LINES0_FIELD                  _MK_FIELD_CONST(0xfff, HOST1X_SYNC_RDMA_CONF0_0_RDMA_NUM_LINES0_SHIFT)
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_NUM_LINES0_RANGE                  20:9
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_NUM_LINES0_WOFFSET                        0x0
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_NUM_LINES0_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_NUM_LINES0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_NUM_LINES0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_NUM_LINES0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_STORE_HDR0_SHIFT                  _MK_SHIFT_CONST(21)
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_STORE_HDR0_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_RDMA_CONF0_0_RDMA_STORE_HDR0_SHIFT)
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_STORE_HDR0_RANGE                  21:21
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_STORE_HDR0_WOFFSET                        0x0
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_STORE_HDR0_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_STORE_HDR0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_STORE_HDR0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_STORE_HDR0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_RDMA_SWAP0_0
#define HOST1X_SYNC_RDMA_SWAP0_0                        _MK_ADDR_CONST(0x8d8)
#define HOST1X_SYNC_RDMA_SWAP0_0_SECURE                         0x0
#define HOST1X_SYNC_RDMA_SWAP0_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_RDMA_SWAP0_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_SWAP0_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_SWAP0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_SWAP0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_SWAP0_0_READ_MASK                      _MK_MASK_CONST(0xf)
#define HOST1X_SYNC_RDMA_SWAP0_0_WRITE_MASK                     _MK_MASK_CONST(0xf)
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_DATA_SWAP0_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_DATA_SWAP0_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_RDMA_SWAP0_0_RDMA_DATA_SWAP0_SHIFT)
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_DATA_SWAP0_RANGE                  1:0
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_DATA_SWAP0_WOFFSET                        0x0
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_DATA_SWAP0_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_DATA_SWAP0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_DATA_SWAP0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_DATA_SWAP0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_DATA_SWAP0_NOSWAP                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_DATA_SWAP0_SWAP8IN16                      _MK_ENUM_CONST(1)
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_DATA_SWAP0_SWAP8IN32                      _MK_ENUM_CONST(2)
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_DATA_SWAP0_SWAP16IN32                     _MK_ENUM_CONST(3)

#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_HEADER_SWAP0_SHIFT                        _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_HEADER_SWAP0_FIELD                        _MK_FIELD_CONST(0x3, HOST1X_SYNC_RDMA_SWAP0_0_RDMA_HEADER_SWAP0_SHIFT)
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_HEADER_SWAP0_RANGE                        3:2
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_HEADER_SWAP0_WOFFSET                      0x0
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_HEADER_SWAP0_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_HEADER_SWAP0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_HEADER_SWAP0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_HEADER_SWAP0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_HEADER_SWAP0_NOSWAP                       _MK_ENUM_CONST(0)
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_HEADER_SWAP0_SWAP8IN16                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_HEADER_SWAP0_SWAP8IN32                    _MK_ENUM_CONST(2)
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_HEADER_SWAP0_SWAP16IN32                   _MK_ENUM_CONST(3)


// Register HOST1X_SYNC_RDMA_LINE0_0
#define HOST1X_SYNC_RDMA_LINE0_0                        _MK_ADDR_CONST(0x8dc)
#define HOST1X_SYNC_RDMA_LINE0_0_SECURE                         0x0
#define HOST1X_SYNC_RDMA_LINE0_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_RDMA_LINE0_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_LINE0_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_LINE0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_LINE0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_LINE0_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_RDMA_LINE0_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_STRIDE0_SHIFT                        _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_STRIDE0_FIELD                        _MK_FIELD_CONST(0xfff, HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_STRIDE0_SHIFT)
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_STRIDE0_RANGE                        11:0
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_STRIDE0_WOFFSET                      0x0
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_STRIDE0_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_STRIDE0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_STRIDE0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_STRIDE0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_WIDTH0_SHIFT                 _MK_SHIFT_CONST(12)
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_WIDTH0_FIELD                 _MK_FIELD_CONST(0xfff, HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_WIDTH0_SHIFT)
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_WIDTH0_RANGE                 23:12
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_WIDTH0_WOFFSET                       0x0
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_WIDTH0_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_WIDTH0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_WIDTH0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_WIDTH0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_MSB_STRIDE0_SHIFT                    _MK_SHIFT_CONST(24)
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_MSB_STRIDE0_FIELD                    _MK_FIELD_CONST(0xf, HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_MSB_STRIDE0_SHIFT)
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_MSB_STRIDE0_RANGE                    27:24
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_MSB_STRIDE0_WOFFSET                  0x0
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_MSB_STRIDE0_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_MSB_STRIDE0_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_MSB_STRIDE0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_MSB_STRIDE0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_MSB_WIDTH0_SHIFT                     _MK_SHIFT_CONST(28)
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_MSB_WIDTH0_FIELD                     _MK_FIELD_CONST(0xf, HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_MSB_WIDTH0_SHIFT)
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_MSB_WIDTH0_RANGE                     31:28
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_MSB_WIDTH0_WOFFSET                   0x0
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_MSB_WIDTH0_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_MSB_WIDTH0_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_MSB_WIDTH0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_MSB_WIDTH0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_RDMA_CLID0_0
#define HOST1X_SYNC_RDMA_CLID0_0                        _MK_ADDR_CONST(0x8e0)
#define HOST1X_SYNC_RDMA_CLID0_0_SECURE                         0x0
#define HOST1X_SYNC_RDMA_CLID0_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_RDMA_CLID0_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CLID0_0_RESET_MASK                     _MK_MASK_CONST(0xf)
#define HOST1X_SYNC_RDMA_CLID0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CLID0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CLID0_0_READ_MASK                      _MK_MASK_CONST(0xf)
#define HOST1X_SYNC_RDMA_CLID0_0_WRITE_MASK                     _MK_MASK_CONST(0xf)
#define HOST1X_SYNC_RDMA_CLID0_0_RDMA_CLIENTID0_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_RDMA_CLID0_0_RDMA_CLIENTID0_FIELD                   _MK_FIELD_CONST(0xf, HOST1X_SYNC_RDMA_CLID0_0_RDMA_CLIENTID0_SHIFT)
#define HOST1X_SYNC_RDMA_CLID0_0_RDMA_CLIENTID0_RANGE                   3:0
#define HOST1X_SYNC_RDMA_CLID0_0_RDMA_CLIENTID0_WOFFSET                 0x0
#define HOST1X_SYNC_RDMA_CLID0_0_RDMA_CLIENTID0_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CLID0_0_RDMA_CLIENTID0_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define HOST1X_SYNC_RDMA_CLID0_0_RDMA_CLIENTID0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CLID0_0_RDMA_CLIENTID0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CLID0_0_RDMA_CLIENTID0_CPU                     _MK_ENUM_CONST(0)
#define HOST1X_SYNC_RDMA_CLID0_0_RDMA_CLIENTID0_DSP                     _MK_ENUM_CONST(1)
#define HOST1X_SYNC_RDMA_CLID0_0_RDMA_CLIENTID0_I2S                     _MK_ENUM_CONST(2)
#define HOST1X_SYNC_RDMA_CLID0_0_RDMA_CLIENTID0_SD                      _MK_ENUM_CONST(3)
#define HOST1X_SYNC_RDMA_CLID0_0_RDMA_CLIENTID0_MPEGE                   _MK_ENUM_CONST(4)
#define HOST1X_SYNC_RDMA_CLID0_0_RDMA_CLIENTID0_JPEGE                   _MK_ENUM_CONST(5)
#define HOST1X_SYNC_RDMA_CLID0_0_RDMA_CLIENTID0_EPP                     _MK_ENUM_CONST(6)
#define HOST1X_SYNC_RDMA_CLID0_0_RDMA_CLIENTID0_VI                      _MK_ENUM_CONST(7)
#define HOST1X_SYNC_RDMA_CLID0_0_RDMA_CLIENTID0_I2SB                    _MK_ENUM_CONST(8)
#define HOST1X_SYNC_RDMA_CLID0_0_RDMA_CLIENTID0_DSPB                    _MK_ENUM_CONST(9)
#define HOST1X_SYNC_RDMA_CLID0_0_RDMA_CLIENTID0_I2SC                    _MK_ENUM_CONST(10)
#define HOST1X_SYNC_RDMA_CLID0_0_RDMA_CLIENTID0_MPEC                    _MK_ENUM_CONST(11)


// Register HOST1X_SYNC_RDMA_BADDR0_0
#define HOST1X_SYNC_RDMA_BADDR0_0                       _MK_ADDR_CONST(0x8e4)
#define HOST1X_SYNC_RDMA_BADDR0_0_SECURE                        0x0
#define HOST1X_SYNC_RDMA_BADDR0_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_RDMA_BADDR0_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_BADDR0_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_BADDR0_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_BADDR0_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_BADDR0_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_RDMA_BADDR0_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_RDMA_BADDR0_0_RDMA_BASE_ADDR_LSB0_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_RDMA_BADDR0_0_RDMA_BASE_ADDR_LSB0_FIELD                     _MK_FIELD_CONST(0x3, HOST1X_SYNC_RDMA_BADDR0_0_RDMA_BASE_ADDR_LSB0_SHIFT)
#define HOST1X_SYNC_RDMA_BADDR0_0_RDMA_BASE_ADDR_LSB0_RANGE                     1:0
#define HOST1X_SYNC_RDMA_BADDR0_0_RDMA_BASE_ADDR_LSB0_WOFFSET                   0x0
#define HOST1X_SYNC_RDMA_BADDR0_0_RDMA_BASE_ADDR_LSB0_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_BADDR0_0_RDMA_BASE_ADDR_LSB0_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_BADDR0_0_RDMA_BASE_ADDR_LSB0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_BADDR0_0_RDMA_BASE_ADDR_LSB0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_RDMA_BADDR0_0_RDMA_BASE_ADDR0_SHIFT                 _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_RDMA_BADDR0_0_RDMA_BASE_ADDR0_FIELD                 _MK_FIELD_CONST(0x3fffffff, HOST1X_SYNC_RDMA_BADDR0_0_RDMA_BASE_ADDR0_SHIFT)
#define HOST1X_SYNC_RDMA_BADDR0_0_RDMA_BASE_ADDR0_RANGE                 31:2
#define HOST1X_SYNC_RDMA_BADDR0_0_RDMA_BASE_ADDR0_WOFFSET                       0x0
#define HOST1X_SYNC_RDMA_BADDR0_0_RDMA_BASE_ADDR0_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_BADDR0_0_RDMA_BASE_ADDR0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_BADDR0_0_RDMA_BASE_ADDR0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_BADDR0_0_RDMA_BASE_ADDR0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_RDMA_DMATRIGGER0_0
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0                  _MK_ADDR_CONST(0x8e8)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_SECURE                   0x0
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_READ_MASK                        _MK_MASK_CONST(0x7)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_WRITE_MASK                       _MK_MASK_CONST(0x7)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_BUF_INIT0_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_BUF_INIT0_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_BUF_INIT0_SHIFT)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_BUF_INIT0_RANGE                     0:0
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_BUF_INIT0_WOFFSET                   0x0
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_BUF_INIT0_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_BUF_INIT0_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_BUF_INIT0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_BUF_INIT0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_BUF_RDY0_SHIFT                      _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_BUF_RDY0_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_BUF_RDY0_SHIFT)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_BUF_RDY0_RANGE                      1:1
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_BUF_RDY0_WOFFSET                    0x0
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_BUF_RDY0_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_BUF_RDY0_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_BUF_RDY0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_BUF_RDY0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_LAST_BUF0_SHIFT                     _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_LAST_BUF0_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_LAST_BUF0_SHIFT)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_LAST_BUF0_RANGE                     2:2
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_LAST_BUF0_WOFFSET                   0x0
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_LAST_BUF0_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_LAST_BUF0_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_LAST_BUF0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_LAST_BUF0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 2284 [0x8ec]

// Reserved address 2288 [0x8f0]

// Reserved address 2292 [0x8f4]

// Reserved address 2296 [0x8f8]

// Reserved address 2300 [0x8fc]

// Reserved address 2304 [0x900]

// Reserved address 2308 [0x904]

// Reserved address 2312 [0x908]

// Reserved address 2316 [0x90c]

// Reserved address 2320 [0x910]

// Reserved address 2324 [0x914]

// Reserved address 2328 [0x918]

// Reserved address 2332 [0x91c]

// Reserved address 2336 [0x920]

// Reserved address 2340 [0x924]

// Reserved address 2344 [0x928]

// Reserved address 2348 [0x92c]

// Reserved address 2352 [0x930]

// Reserved address 2356 [0x934]

// Reserved address 2360 [0x938]

// Reserved address 2364 [0x93c]

// Reserved address 2368 [0x940]

// Reserved address 2372 [0x944]

// Reserved address 2376 [0x948]

// Register HOST1X_SYNC_CFG_0
#define HOST1X_SYNC_CFG_0                       _MK_ADDR_CONST(0x94c)
#define HOST1X_SYNC_CFG_0_SECURE                        0x0
#define HOST1X_SYNC_CFG_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_CFG_0_RESET_VAL                     _MK_MASK_CONST(0xff0000)
#define HOST1X_SYNC_CFG_0_RESET_MASK                    _MK_MASK_CONST(0xffff0001)
#define HOST1X_SYNC_CFG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFG_0_READ_MASK                     _MK_MASK_CONST(0xffff0001)
#define HOST1X_SYNC_CFG_0_WRITE_MASK                    _MK_MASK_CONST(0xffff0001)
#define HOST1X_SYNC_CFG_0_DISABLE_USE_IDLE_DIV_SHIFT                    _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CFG_0_DISABLE_USE_IDLE_DIV_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_CFG_0_DISABLE_USE_IDLE_DIV_SHIFT)
#define HOST1X_SYNC_CFG_0_DISABLE_USE_IDLE_DIV_RANGE                    0:0
#define HOST1X_SYNC_CFG_0_DISABLE_USE_IDLE_DIV_WOFFSET                  0x0
#define HOST1X_SYNC_CFG_0_DISABLE_USE_IDLE_DIV_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFG_0_DISABLE_USE_IDLE_DIV_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CFG_0_DISABLE_USE_IDLE_DIV_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFG_0_DISABLE_USE_IDLE_DIV_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CFG_0_IDLE_WAIT_CNT_SHIFT                   _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CFG_0_IDLE_WAIT_CNT_FIELD                   _MK_FIELD_CONST(0xffff, HOST1X_SYNC_CFG_0_IDLE_WAIT_CNT_SHIFT)
#define HOST1X_SYNC_CFG_0_IDLE_WAIT_CNT_RANGE                   31:16
#define HOST1X_SYNC_CFG_0_IDLE_WAIT_CNT_WOFFSET                 0x0
#define HOST1X_SYNC_CFG_0_IDLE_WAIT_CNT_DEFAULT                 _MK_MASK_CONST(0xff)
#define HOST1X_SYNC_CFG_0_IDLE_WAIT_CNT_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_CFG_0_IDLE_WAIT_CNT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFG_0_IDLE_WAIT_CNT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Reserved address 2384 [0x950]

// Reserved address 2388 [0x954]

// Reserved address 2392 [0x958]

// Reserved address 2396 [0x95c]

// Reserved address 2400 [0x960]

// Reserved address 2404 [0x964]

// Reserved address 2408 [0x968]

// Reserved address 2412 [0x96c]

// Reserved address 2416 [0x970]

// Reserved address 2420 [0x974]

// Reserved address 2424 [0x978]

// Reserved address 2428 [0x97c]

// Reserved address 2432 [0x980]

// Reserved address 2436 [0x984]

// Reserved address 2440 [0x988]

// Reserved address 2444 [0x98c]

// Reserved address 2448 [0x990]

// Reserved address 2452 [0x994]

// Reserved address 2456 [0x998]

// Reserved address 2460 [0x99c]

// Reserved address 2464 [0x9a0]

// Reserved address 2468 [0x9a4]

// Reserved address 2472 [0x9a8]

// Reserved address 2476 [0x9ac]

// Reserved address 2480 [0x9b0]

// Reserved address 2484 [0x9b4]

// Reserved address 2488 [0x9b8]

// Reserved address 2492 [0x9bc]

// Reserved address 2496 [0x9c0]

// Reserved address 2500 [0x9c4]

// Reserved address 2504 [0x9c8]

// Reserved address 2508 [0x9cc]

// Register HOST1X_SYNC_ACTMON_CTRL_0
#define HOST1X_SYNC_ACTMON_CTRL_0                       _MK_ADDR_CONST(0x9d0)
#define HOST1X_SYNC_ACTMON_CTRL_0_SECURE                        0x0
#define HOST1X_SYNC_ACTMON_CTRL_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_ACTMON_CTRL_0_RESET_VAL                     _MK_MASK_CONST(0x1800)
#define HOST1X_SYNC_ACTMON_CTRL_0_RESET_MASK                    _MK_MASK_CONST(0xfffc1c00)
#define HOST1X_SYNC_ACTMON_CTRL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CTRL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CTRL_0_READ_MASK                     _MK_MASK_CONST(0xfffc1c00)
#define HOST1X_SYNC_ACTMON_CTRL_0_WRITE_MASK                    _MK_MASK_CONST(0xfffc1c00)
#define HOST1X_SYNC_ACTMON_CTRL_0_ENB_SHIFT                     _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_ACTMON_CTRL_0_ENB_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_ACTMON_CTRL_0_ENB_SHIFT)
#define HOST1X_SYNC_ACTMON_CTRL_0_ENB_RANGE                     31:31
#define HOST1X_SYNC_ACTMON_CTRL_0_ENB_WOFFSET                   0x0
#define HOST1X_SYNC_ACTMON_CTRL_0_ENB_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CTRL_0_ENB_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_ACTMON_CTRL_0_ENB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CTRL_0_ENB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CTRL_0_ENB_DISABLE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_ACTMON_CTRL_0_ENB_ENABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_ABOVE_WMARK_EN_SHIFT                      _MK_SHIFT_CONST(30)
#define HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_ABOVE_WMARK_EN_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_ABOVE_WMARK_EN_SHIFT)
#define HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_ABOVE_WMARK_EN_RANGE                      30:30
#define HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_ABOVE_WMARK_EN_WOFFSET                    0x0
#define HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_ABOVE_WMARK_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_ABOVE_WMARK_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_ABOVE_WMARK_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_ABOVE_WMARK_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_ABOVE_WMARK_EN_DISABLE                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_ABOVE_WMARK_EN_ENABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_BELOW_WMARK_EN_SHIFT                      _MK_SHIFT_CONST(29)
#define HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_BELOW_WMARK_EN_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_BELOW_WMARK_EN_SHIFT)
#define HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_BELOW_WMARK_EN_RANGE                      29:29
#define HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_BELOW_WMARK_EN_WOFFSET                    0x0
#define HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_BELOW_WMARK_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_BELOW_WMARK_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_BELOW_WMARK_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_BELOW_WMARK_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_BELOW_WMARK_EN_DISABLE                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_BELOW_WMARK_EN_ENABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_ABOVE_WMARK_NUM_SHIFT                     _MK_SHIFT_CONST(26)
#define HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_ABOVE_WMARK_NUM_FIELD                     _MK_FIELD_CONST(0x7, HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_ABOVE_WMARK_NUM_SHIFT)
#define HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_ABOVE_WMARK_NUM_RANGE                     28:26
#define HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_ABOVE_WMARK_NUM_WOFFSET                   0x0
#define HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_ABOVE_WMARK_NUM_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_ABOVE_WMARK_NUM_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_ABOVE_WMARK_NUM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_ABOVE_WMARK_NUM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_ABOVE_WMARK_NUM_DISABLE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_ABOVE_WMARK_NUM_ENABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_BELOW_WMARK_NUM_SHIFT                     _MK_SHIFT_CONST(23)
#define HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_BELOW_WMARK_NUM_FIELD                     _MK_FIELD_CONST(0x7, HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_BELOW_WMARK_NUM_SHIFT)
#define HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_BELOW_WMARK_NUM_RANGE                     25:23
#define HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_BELOW_WMARK_NUM_WOFFSET                   0x0
#define HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_BELOW_WMARK_NUM_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_BELOW_WMARK_NUM_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_BELOW_WMARK_NUM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_BELOW_WMARK_NUM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_BELOW_WMARK_NUM_DISABLE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_ACTMON_CTRL_0_CONSECUTIVE_BELOW_WMARK_NUM_ENABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_ACTMON_CTRL_0_WHEN_OVERFLOW_EN_SHIFT                        _MK_SHIFT_CONST(22)
#define HOST1X_SYNC_ACTMON_CTRL_0_WHEN_OVERFLOW_EN_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_ACTMON_CTRL_0_WHEN_OVERFLOW_EN_SHIFT)
#define HOST1X_SYNC_ACTMON_CTRL_0_WHEN_OVERFLOW_EN_RANGE                        22:22
#define HOST1X_SYNC_ACTMON_CTRL_0_WHEN_OVERFLOW_EN_WOFFSET                      0x0
#define HOST1X_SYNC_ACTMON_CTRL_0_WHEN_OVERFLOW_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CTRL_0_WHEN_OVERFLOW_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_ACTMON_CTRL_0_WHEN_OVERFLOW_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CTRL_0_WHEN_OVERFLOW_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CTRL_0_WHEN_OVERFLOW_EN_DISABLE                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_ACTMON_CTRL_0_WHEN_OVERFLOW_EN_ENABLE                       _MK_ENUM_CONST(1)

#define HOST1X_SYNC_ACTMON_CTRL_0_AVG_ABOVE_WMARK_EN_SHIFT                      _MK_SHIFT_CONST(21)
#define HOST1X_SYNC_ACTMON_CTRL_0_AVG_ABOVE_WMARK_EN_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_ACTMON_CTRL_0_AVG_ABOVE_WMARK_EN_SHIFT)
#define HOST1X_SYNC_ACTMON_CTRL_0_AVG_ABOVE_WMARK_EN_RANGE                      21:21
#define HOST1X_SYNC_ACTMON_CTRL_0_AVG_ABOVE_WMARK_EN_WOFFSET                    0x0
#define HOST1X_SYNC_ACTMON_CTRL_0_AVG_ABOVE_WMARK_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CTRL_0_AVG_ABOVE_WMARK_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_ACTMON_CTRL_0_AVG_ABOVE_WMARK_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CTRL_0_AVG_ABOVE_WMARK_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CTRL_0_AVG_ABOVE_WMARK_EN_DISABLE                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_ACTMON_CTRL_0_AVG_ABOVE_WMARK_EN_ENABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_ACTMON_CTRL_0_AVG_BELOW_WMARK_EN_SHIFT                      _MK_SHIFT_CONST(20)
#define HOST1X_SYNC_ACTMON_CTRL_0_AVG_BELOW_WMARK_EN_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_ACTMON_CTRL_0_AVG_BELOW_WMARK_EN_SHIFT)
#define HOST1X_SYNC_ACTMON_CTRL_0_AVG_BELOW_WMARK_EN_RANGE                      20:20
#define HOST1X_SYNC_ACTMON_CTRL_0_AVG_BELOW_WMARK_EN_WOFFSET                    0x0
#define HOST1X_SYNC_ACTMON_CTRL_0_AVG_BELOW_WMARK_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CTRL_0_AVG_BELOW_WMARK_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_ACTMON_CTRL_0_AVG_BELOW_WMARK_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CTRL_0_AVG_BELOW_WMARK_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CTRL_0_AVG_BELOW_WMARK_EN_DISABLE                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_ACTMON_CTRL_0_AVG_BELOW_WMARK_EN_ENABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_ACTMON_CTRL_0_AT_END_EN_SHIFT                       _MK_SHIFT_CONST(19)
#define HOST1X_SYNC_ACTMON_CTRL_0_AT_END_EN_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_ACTMON_CTRL_0_AT_END_EN_SHIFT)
#define HOST1X_SYNC_ACTMON_CTRL_0_AT_END_EN_RANGE                       19:19
#define HOST1X_SYNC_ACTMON_CTRL_0_AT_END_EN_WOFFSET                     0x0
#define HOST1X_SYNC_ACTMON_CTRL_0_AT_END_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CTRL_0_AT_END_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_ACTMON_CTRL_0_AT_END_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CTRL_0_AT_END_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CTRL_0_AT_END_EN_DISABLE                     _MK_ENUM_CONST(0)
#define HOST1X_SYNC_ACTMON_CTRL_0_AT_END_EN_ENABLE                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_ACTMON_CTRL_0_ENB_PERIODIC_SHIFT                    _MK_SHIFT_CONST(18)
#define HOST1X_SYNC_ACTMON_CTRL_0_ENB_PERIODIC_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_ACTMON_CTRL_0_ENB_PERIODIC_SHIFT)
#define HOST1X_SYNC_ACTMON_CTRL_0_ENB_PERIODIC_RANGE                    18:18
#define HOST1X_SYNC_ACTMON_CTRL_0_ENB_PERIODIC_WOFFSET                  0x0
#define HOST1X_SYNC_ACTMON_CTRL_0_ENB_PERIODIC_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CTRL_0_ENB_PERIODIC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_ACTMON_CTRL_0_ENB_PERIODIC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CTRL_0_ENB_PERIODIC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CTRL_0_ENB_PERIODIC_DISABLE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_ACTMON_CTRL_0_ENB_PERIODIC_ENABLE                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_ACTMON_CTRL_0_K_VAL_SHIFT                   _MK_SHIFT_CONST(10)
#define HOST1X_SYNC_ACTMON_CTRL_0_K_VAL_FIELD                   _MK_FIELD_CONST(0x7, HOST1X_SYNC_ACTMON_CTRL_0_K_VAL_SHIFT)
#define HOST1X_SYNC_ACTMON_CTRL_0_K_VAL_RANGE                   12:10
#define HOST1X_SYNC_ACTMON_CTRL_0_K_VAL_WOFFSET                 0x0
#define HOST1X_SYNC_ACTMON_CTRL_0_K_VAL_DEFAULT                 _MK_MASK_CONST(0x6)
#define HOST1X_SYNC_ACTMON_CTRL_0_K_VAL_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define HOST1X_SYNC_ACTMON_CTRL_0_K_VAL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CTRL_0_K_VAL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_ACTMON_UPPER_WMARK_0
#define HOST1X_SYNC_ACTMON_UPPER_WMARK_0                        _MK_ADDR_CONST(0x9d4)
#define HOST1X_SYNC_ACTMON_UPPER_WMARK_0_SECURE                         0x0
#define HOST1X_SYNC_ACTMON_UPPER_WMARK_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_ACTMON_UPPER_WMARK_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_UPPER_WMARK_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_UPPER_WMARK_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_UPPER_WMARK_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_UPPER_WMARK_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_ACTMON_UPPER_WMARK_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_ACTMON_UPPER_WMARK_0_UPPER_WMARK_VAL_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_ACTMON_UPPER_WMARK_0_UPPER_WMARK_VAL_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_ACTMON_UPPER_WMARK_0_UPPER_WMARK_VAL_SHIFT)
#define HOST1X_SYNC_ACTMON_UPPER_WMARK_0_UPPER_WMARK_VAL_RANGE                  31:0
#define HOST1X_SYNC_ACTMON_UPPER_WMARK_0_UPPER_WMARK_VAL_WOFFSET                        0x0
#define HOST1X_SYNC_ACTMON_UPPER_WMARK_0_UPPER_WMARK_VAL_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_UPPER_WMARK_0_UPPER_WMARK_VAL_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_UPPER_WMARK_0_UPPER_WMARK_VAL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_UPPER_WMARK_0_UPPER_WMARK_VAL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_ACTMON_LOWER_WMARK_0
#define HOST1X_SYNC_ACTMON_LOWER_WMARK_0                        _MK_ADDR_CONST(0x9d8)
#define HOST1X_SYNC_ACTMON_LOWER_WMARK_0_SECURE                         0x0
#define HOST1X_SYNC_ACTMON_LOWER_WMARK_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_ACTMON_LOWER_WMARK_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_LOWER_WMARK_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_LOWER_WMARK_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_LOWER_WMARK_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_LOWER_WMARK_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_ACTMON_LOWER_WMARK_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_ACTMON_LOWER_WMARK_0_LOWER_WMARK_VAL_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_ACTMON_LOWER_WMARK_0_LOWER_WMARK_VAL_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_ACTMON_LOWER_WMARK_0_LOWER_WMARK_VAL_SHIFT)
#define HOST1X_SYNC_ACTMON_LOWER_WMARK_0_LOWER_WMARK_VAL_RANGE                  31:0
#define HOST1X_SYNC_ACTMON_LOWER_WMARK_0_LOWER_WMARK_VAL_WOFFSET                        0x0
#define HOST1X_SYNC_ACTMON_LOWER_WMARK_0_LOWER_WMARK_VAL_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_LOWER_WMARK_0_LOWER_WMARK_VAL_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_LOWER_WMARK_0_LOWER_WMARK_VAL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_LOWER_WMARK_0_LOWER_WMARK_VAL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_ACTMON_INIT_AVG_0
#define HOST1X_SYNC_ACTMON_INIT_AVG_0                   _MK_ADDR_CONST(0x9dc)
#define HOST1X_SYNC_ACTMON_INIT_AVG_0_SECURE                    0x0
#define HOST1X_SYNC_ACTMON_INIT_AVG_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_ACTMON_INIT_AVG_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_INIT_AVG_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_INIT_AVG_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_INIT_AVG_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_INIT_AVG_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_ACTMON_INIT_AVG_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_ACTMON_INIT_AVG_0_INIT_AVG_VAL_SHIFT                        _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_ACTMON_INIT_AVG_0_INIT_AVG_VAL_FIELD                        _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_ACTMON_INIT_AVG_0_INIT_AVG_VAL_SHIFT)
#define HOST1X_SYNC_ACTMON_INIT_AVG_0_INIT_AVG_VAL_RANGE                        31:0
#define HOST1X_SYNC_ACTMON_INIT_AVG_0_INIT_AVG_VAL_WOFFSET                      0x0
#define HOST1X_SYNC_ACTMON_INIT_AVG_0_INIT_AVG_VAL_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_INIT_AVG_0_INIT_AVG_VAL_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_INIT_AVG_0_INIT_AVG_VAL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_INIT_AVG_0_INIT_AVG_VAL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_ACTMON_AVG_UPPER_WMARK_0
#define HOST1X_SYNC_ACTMON_AVG_UPPER_WMARK_0                    _MK_ADDR_CONST(0x9e0)
#define HOST1X_SYNC_ACTMON_AVG_UPPER_WMARK_0_SECURE                     0x0
#define HOST1X_SYNC_ACTMON_AVG_UPPER_WMARK_0_WORD_COUNT                         0x1
#define HOST1X_SYNC_ACTMON_AVG_UPPER_WMARK_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_AVG_UPPER_WMARK_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_AVG_UPPER_WMARK_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_AVG_UPPER_WMARK_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_AVG_UPPER_WMARK_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_ACTMON_AVG_UPPER_WMARK_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_ACTMON_AVG_UPPER_WMARK_0_AVG_UPPER_WMARK_VAL_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_ACTMON_AVG_UPPER_WMARK_0_AVG_UPPER_WMARK_VAL_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_ACTMON_AVG_UPPER_WMARK_0_AVG_UPPER_WMARK_VAL_SHIFT)
#define HOST1X_SYNC_ACTMON_AVG_UPPER_WMARK_0_AVG_UPPER_WMARK_VAL_RANGE                  31:0
#define HOST1X_SYNC_ACTMON_AVG_UPPER_WMARK_0_AVG_UPPER_WMARK_VAL_WOFFSET                        0x0
#define HOST1X_SYNC_ACTMON_AVG_UPPER_WMARK_0_AVG_UPPER_WMARK_VAL_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_AVG_UPPER_WMARK_0_AVG_UPPER_WMARK_VAL_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_AVG_UPPER_WMARK_0_AVG_UPPER_WMARK_VAL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_AVG_UPPER_WMARK_0_AVG_UPPER_WMARK_VAL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_ACTMON_AVG_LOWER_WMARK_0
#define HOST1X_SYNC_ACTMON_AVG_LOWER_WMARK_0                    _MK_ADDR_CONST(0x9e4)
#define HOST1X_SYNC_ACTMON_AVG_LOWER_WMARK_0_SECURE                     0x0
#define HOST1X_SYNC_ACTMON_AVG_LOWER_WMARK_0_WORD_COUNT                         0x1
#define HOST1X_SYNC_ACTMON_AVG_LOWER_WMARK_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_AVG_LOWER_WMARK_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_AVG_LOWER_WMARK_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_AVG_LOWER_WMARK_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_AVG_LOWER_WMARK_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_ACTMON_AVG_LOWER_WMARK_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_ACTMON_AVG_LOWER_WMARK_0_AVG_LOWER_WMARK_VAL_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_ACTMON_AVG_LOWER_WMARK_0_AVG_LOWER_WMARK_VAL_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_ACTMON_AVG_LOWER_WMARK_0_AVG_LOWER_WMARK_VAL_SHIFT)
#define HOST1X_SYNC_ACTMON_AVG_LOWER_WMARK_0_AVG_LOWER_WMARK_VAL_RANGE                  31:0
#define HOST1X_SYNC_ACTMON_AVG_LOWER_WMARK_0_AVG_LOWER_WMARK_VAL_WOFFSET                        0x0
#define HOST1X_SYNC_ACTMON_AVG_LOWER_WMARK_0_AVG_LOWER_WMARK_VAL_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_AVG_LOWER_WMARK_0_AVG_LOWER_WMARK_VAL_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_AVG_LOWER_WMARK_0_AVG_LOWER_WMARK_VAL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_AVG_LOWER_WMARK_0_AVG_LOWER_WMARK_VAL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_ACTMON_COUNT_WEIGHT_0
#define HOST1X_SYNC_ACTMON_COUNT_WEIGHT_0                       _MK_ADDR_CONST(0x9e8)
#define HOST1X_SYNC_ACTMON_COUNT_WEIGHT_0_SECURE                        0x0
#define HOST1X_SYNC_ACTMON_COUNT_WEIGHT_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_ACTMON_COUNT_WEIGHT_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_COUNT_WEIGHT_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_COUNT_WEIGHT_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_COUNT_WEIGHT_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_COUNT_WEIGHT_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_ACTMON_COUNT_WEIGHT_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_ACTMON_COUNT_WEIGHT_0_COUNT_WEIGHT_VAL_SHIFT                        _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_ACTMON_COUNT_WEIGHT_0_COUNT_WEIGHT_VAL_FIELD                        _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_ACTMON_COUNT_WEIGHT_0_COUNT_WEIGHT_VAL_SHIFT)
#define HOST1X_SYNC_ACTMON_COUNT_WEIGHT_0_COUNT_WEIGHT_VAL_RANGE                        31:0
#define HOST1X_SYNC_ACTMON_COUNT_WEIGHT_0_COUNT_WEIGHT_VAL_WOFFSET                      0x0
#define HOST1X_SYNC_ACTMON_COUNT_WEIGHT_0_COUNT_WEIGHT_VAL_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_COUNT_WEIGHT_0_COUNT_WEIGHT_VAL_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_COUNT_WEIGHT_0_COUNT_WEIGHT_VAL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_COUNT_WEIGHT_0_COUNT_WEIGHT_VAL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_ACTMON_COUNT_0
#define HOST1X_SYNC_ACTMON_COUNT_0                      _MK_ADDR_CONST(0x9ec)
#define HOST1X_SYNC_ACTMON_COUNT_0_SECURE                       0x0
#define HOST1X_SYNC_ACTMON_COUNT_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_ACTMON_COUNT_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_COUNT_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_COUNT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_COUNT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_COUNT_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_ACTMON_COUNT_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_COUNT_0_COUNT_VAL_SHIFT                      _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_ACTMON_COUNT_0_COUNT_VAL_FIELD                      _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_ACTMON_COUNT_0_COUNT_VAL_SHIFT)
#define HOST1X_SYNC_ACTMON_COUNT_0_COUNT_VAL_RANGE                      31:0
#define HOST1X_SYNC_ACTMON_COUNT_0_COUNT_VAL_WOFFSET                    0x0
#define HOST1X_SYNC_ACTMON_COUNT_0_COUNT_VAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_COUNT_0_COUNT_VAL_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_COUNT_0_COUNT_VAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_COUNT_0_COUNT_VAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_ACTMON_AVG_COUNT_0
#define HOST1X_SYNC_ACTMON_AVG_COUNT_0                  _MK_ADDR_CONST(0x9f0)
#define HOST1X_SYNC_ACTMON_AVG_COUNT_0_SECURE                   0x0
#define HOST1X_SYNC_ACTMON_AVG_COUNT_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_ACTMON_AVG_COUNT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_AVG_COUNT_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_AVG_COUNT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_AVG_COUNT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_AVG_COUNT_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_ACTMON_AVG_COUNT_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_AVG_COUNT_0_GR3D_AVG_COUNT_0_VAL_SHIFT                       _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_ACTMON_AVG_COUNT_0_GR3D_AVG_COUNT_0_VAL_FIELD                       _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_ACTMON_AVG_COUNT_0_GR3D_AVG_COUNT_0_VAL_SHIFT)
#define HOST1X_SYNC_ACTMON_AVG_COUNT_0_GR3D_AVG_COUNT_0_VAL_RANGE                       31:0
#define HOST1X_SYNC_ACTMON_AVG_COUNT_0_GR3D_AVG_COUNT_0_VAL_WOFFSET                     0x0
#define HOST1X_SYNC_ACTMON_AVG_COUNT_0_GR3D_AVG_COUNT_0_VAL_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_AVG_COUNT_0_GR3D_AVG_COUNT_0_VAL_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_AVG_COUNT_0_GR3D_AVG_COUNT_0_VAL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_AVG_COUNT_0_GR3D_AVG_COUNT_0_VAL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_ACTMON_STATUS_0
#define HOST1X_SYNC_ACTMON_STATUS_0                     _MK_ADDR_CONST(0x9f4)
#define HOST1X_SYNC_ACTMON_STATUS_0_SECURE                      0x0
#define HOST1X_SYNC_ACTMON_STATUS_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_ACTMON_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0x7fd)
#define HOST1X_SYNC_ACTMON_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_STATUS_0_READ_MASK                   _MK_MASK_CONST(0x7fd)
#define HOST1X_SYNC_ACTMON_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x7fc)
#define HOST1X_SYNC_ACTMON_STATUS_0_SAMPLE_PERIOD_SHIFT                 _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_ACTMON_STATUS_0_SAMPLE_PERIOD_FIELD                 _MK_FIELD_CONST(0xff, HOST1X_SYNC_ACTMON_STATUS_0_SAMPLE_PERIOD_SHIFT)
#define HOST1X_SYNC_ACTMON_STATUS_0_SAMPLE_PERIOD_RANGE                 10:3
#define HOST1X_SYNC_ACTMON_STATUS_0_SAMPLE_PERIOD_WOFFSET                       0x0
#define HOST1X_SYNC_ACTMON_STATUS_0_SAMPLE_PERIOD_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_STATUS_0_SAMPLE_PERIOD_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define HOST1X_SYNC_ACTMON_STATUS_0_SAMPLE_PERIOD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_STATUS_0_SAMPLE_PERIOD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_ACTMON_STATUS_0_STATUS_SOURCE_SHIFT                 _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_ACTMON_STATUS_0_STATUS_SOURCE_FIELD                 _MK_FIELD_CONST(0x1, HOST1X_SYNC_ACTMON_STATUS_0_STATUS_SOURCE_SHIFT)
#define HOST1X_SYNC_ACTMON_STATUS_0_STATUS_SOURCE_RANGE                 2:2
#define HOST1X_SYNC_ACTMON_STATUS_0_STATUS_SOURCE_WOFFSET                       0x0
#define HOST1X_SYNC_ACTMON_STATUS_0_STATUS_SOURCE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_STATUS_0_STATUS_SOURCE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_ACTMON_STATUS_0_STATUS_SOURCE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_STATUS_0_STATUS_SOURCE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_STATUS_0_STATUS_SOURCE_MSEC                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_ACTMON_STATUS_0_STATUS_SOURCE_USEC                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_ACTMON_STATUS_0_GR3D_MON_ACT_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_ACTMON_STATUS_0_GR3D_MON_ACT_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_ACTMON_STATUS_0_GR3D_MON_ACT_SHIFT)
#define HOST1X_SYNC_ACTMON_STATUS_0_GR3D_MON_ACT_RANGE                  0:0
#define HOST1X_SYNC_ACTMON_STATUS_0_GR3D_MON_ACT_WOFFSET                        0x0
#define HOST1X_SYNC_ACTMON_STATUS_0_GR3D_MON_ACT_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_STATUS_0_GR3D_MON_ACT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_ACTMON_STATUS_0_GR3D_MON_ACT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_STATUS_0_GR3D_MON_ACT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_STATUS_0_GR3D_MON_ACT_INACTIVE                       _MK_ENUM_CONST(0)
#define HOST1X_SYNC_ACTMON_STATUS_0_GR3D_MON_ACT_ACTIVE                 _MK_ENUM_CONST(1)


// Register HOST1X_SYNC_ACTMON_INTR_STATUS_0
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0                        _MK_ADDR_CONST(0x9f8)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_SECURE                         0x0
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0xe7000000)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_READ_MASK                      _MK_MASK_CONST(0xe7000000)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0xe7000000)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_CONSECUTIVE_UPPER_SHIFT                        _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_CONSECUTIVE_UPPER_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_ACTMON_INTR_STATUS_0_CONSECUTIVE_UPPER_SHIFT)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_CONSECUTIVE_UPPER_RANGE                        31:31
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_CONSECUTIVE_UPPER_WOFFSET                      0x0
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_CONSECUTIVE_UPPER_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_CONSECUTIVE_UPPER_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_CONSECUTIVE_UPPER_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_CONSECUTIVE_UPPER_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_CONSECUTIVE_UPPER_NOINTR                       _MK_ENUM_CONST(0)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_CONSECUTIVE_UPPER_INTR                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_CONSECUTIVE_LOWER_SHIFT                        _MK_SHIFT_CONST(30)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_CONSECUTIVE_LOWER_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_ACTMON_INTR_STATUS_0_CONSECUTIVE_LOWER_SHIFT)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_CONSECUTIVE_LOWER_RANGE                        30:30
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_CONSECUTIVE_LOWER_WOFFSET                      0x0
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_CONSECUTIVE_LOWER_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_CONSECUTIVE_LOWER_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_CONSECUTIVE_LOWER_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_CONSECUTIVE_LOWER_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_CONSECUTIVE_LOWER_NOINTR                       _MK_ENUM_CONST(0)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_CONSECUTIVE_LOWER_INTR                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_AT_END_SHIFT                   _MK_SHIFT_CONST(29)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_AT_END_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_ACTMON_INTR_STATUS_0_AT_END_SHIFT)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_AT_END_RANGE                   29:29
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_AT_END_WOFFSET                 0x0
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_AT_END_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_AT_END_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_AT_END_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_AT_END_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_AT_END_NOINTR                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_AT_END_INTR                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_WHEN_OVERFLOW_SHIFT                    _MK_SHIFT_CONST(26)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_WHEN_OVERFLOW_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_ACTMON_INTR_STATUS_0_WHEN_OVERFLOW_SHIFT)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_WHEN_OVERFLOW_RANGE                    26:26
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_WHEN_OVERFLOW_WOFFSET                  0x0
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_WHEN_OVERFLOW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_WHEN_OVERFLOW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_WHEN_OVERFLOW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_WHEN_OVERFLOW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_WHEN_OVERFLOW_NOINTR                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_WHEN_OVERFLOW_INTR                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_AVG_BELOW_WMARK_SHIFT                  _MK_SHIFT_CONST(25)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_AVG_BELOW_WMARK_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_ACTMON_INTR_STATUS_0_AVG_BELOW_WMARK_SHIFT)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_AVG_BELOW_WMARK_RANGE                  25:25
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_AVG_BELOW_WMARK_WOFFSET                        0x0
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_AVG_BELOW_WMARK_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_AVG_BELOW_WMARK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_AVG_BELOW_WMARK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_AVG_BELOW_WMARK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_AVG_BELOW_WMARK_NOINTR                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_AVG_BELOW_WMARK_INTR                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_AVG_ABOVE_WMARK_SHIFT                  _MK_SHIFT_CONST(24)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_AVG_ABOVE_WMARK_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_ACTMON_INTR_STATUS_0_AVG_ABOVE_WMARK_SHIFT)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_AVG_ABOVE_WMARK_RANGE                  24:24
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_AVG_ABOVE_WMARK_WOFFSET                        0x0
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_AVG_ABOVE_WMARK_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_AVG_ABOVE_WMARK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_AVG_ABOVE_WMARK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_AVG_ABOVE_WMARK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_AVG_ABOVE_WMARK_NOINTR                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_ACTMON_INTR_STATUS_0_AVG_ABOVE_WMARK_INTR                   _MK_ENUM_CONST(1)


// Reserved address 2556 [0x9fc]

// Reserved address 2560 [0xa00]

// Reserved address 2564 [0xa04]

// Reserved address 2568 [0xa08]

// Reserved address 2572 [0xa0c]

// Reserved address 2576 [0xa10]

// Register HOST1X_SYNC_ACTMON_CONFIG_0
#define HOST1X_SYNC_ACTMON_CONFIG_0                     _MK_ADDR_CONST(0xa14)
#define HOST1X_SYNC_ACTMON_CONFIG_0_SECURE                      0x0
#define HOST1X_SYNC_ACTMON_CONFIG_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_ACTMON_CONFIG_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CONFIG_0_RESET_MASK                  _MK_MASK_CONST(0xf000)
#define HOST1X_SYNC_ACTMON_CONFIG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CONFIG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CONFIG_0_READ_MASK                   _MK_MASK_CONST(0xf1ff)
#define HOST1X_SYNC_ACTMON_CONFIG_0_WRITE_MASK                  _MK_MASK_CONST(0xf1ff)
#define HOST1X_SYNC_ACTMON_CONFIG_0_ACTIVE_SHIFT                        _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_ACTMON_CONFIG_0_ACTIVE_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_ACTMON_CONFIG_0_ACTIVE_SHIFT)
#define HOST1X_SYNC_ACTMON_CONFIG_0_ACTIVE_RANGE                        0:0
#define HOST1X_SYNC_ACTMON_CONFIG_0_ACTIVE_WOFFSET                      0x0
#define HOST1X_SYNC_ACTMON_CONFIG_0_ACTIVE_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CONFIG_0_ACTIVE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CONFIG_0_ACTIVE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CONFIG_0_ACTIVE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CONFIG_0_ACTIVE_DISABLE                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_ACTMON_CONFIG_0_ACTIVE_ENABLE                       _MK_ENUM_CONST(1)

#define HOST1X_SYNC_ACTMON_CONFIG_0_LINEAR_MODE_SHIFT                   _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_ACTMON_CONFIG_0_LINEAR_MODE_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_ACTMON_CONFIG_0_LINEAR_MODE_SHIFT)
#define HOST1X_SYNC_ACTMON_CONFIG_0_LINEAR_MODE_RANGE                   1:1
#define HOST1X_SYNC_ACTMON_CONFIG_0_LINEAR_MODE_WOFFSET                 0x0
#define HOST1X_SYNC_ACTMON_CONFIG_0_LINEAR_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CONFIG_0_LINEAR_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CONFIG_0_LINEAR_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CONFIG_0_LINEAR_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CONFIG_0_LINEAR_MODE_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_ACTMON_CONFIG_0_LINEAR_MODE_ENABLE                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_ACTMON_CONFIG_0_NO_UNDERFLOW_BUCKET_SHIFT                   _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_ACTMON_CONFIG_0_NO_UNDERFLOW_BUCKET_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_ACTMON_CONFIG_0_NO_UNDERFLOW_BUCKET_SHIFT)
#define HOST1X_SYNC_ACTMON_CONFIG_0_NO_UNDERFLOW_BUCKET_RANGE                   2:2
#define HOST1X_SYNC_ACTMON_CONFIG_0_NO_UNDERFLOW_BUCKET_WOFFSET                 0x0
#define HOST1X_SYNC_ACTMON_CONFIG_0_NO_UNDERFLOW_BUCKET_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CONFIG_0_NO_UNDERFLOW_BUCKET_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CONFIG_0_NO_UNDERFLOW_BUCKET_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CONFIG_0_NO_UNDERFLOW_BUCKET_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CONFIG_0_NO_UNDERFLOW_BUCKET_FALSE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_ACTMON_CONFIG_0_NO_UNDERFLOW_BUCKET_TRUE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_ACTMON_CONFIG_0_STALL_ON_SINGLE_SATURATE_SHIFT                      _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_ACTMON_CONFIG_0_STALL_ON_SINGLE_SATURATE_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_ACTMON_CONFIG_0_STALL_ON_SINGLE_SATURATE_SHIFT)
#define HOST1X_SYNC_ACTMON_CONFIG_0_STALL_ON_SINGLE_SATURATE_RANGE                      3:3
#define HOST1X_SYNC_ACTMON_CONFIG_0_STALL_ON_SINGLE_SATURATE_WOFFSET                    0x0
#define HOST1X_SYNC_ACTMON_CONFIG_0_STALL_ON_SINGLE_SATURATE_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CONFIG_0_STALL_ON_SINGLE_SATURATE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CONFIG_0_STALL_ON_SINGLE_SATURATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CONFIG_0_STALL_ON_SINGLE_SATURATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CONFIG_0_STALL_ON_SINGLE_SATURATE_FALSE                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_ACTMON_CONFIG_0_STALL_ON_SINGLE_SATURATE_TRUE                       _MK_ENUM_CONST(1)

#define HOST1X_SYNC_ACTMON_CONFIG_0_SHIFT_SHIFT                 _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_ACTMON_CONFIG_0_SHIFT_FIELD                 _MK_FIELD_CONST(0x1f, HOST1X_SYNC_ACTMON_CONFIG_0_SHIFT_SHIFT)
#define HOST1X_SYNC_ACTMON_CONFIG_0_SHIFT_RANGE                 8:4
#define HOST1X_SYNC_ACTMON_CONFIG_0_SHIFT_WOFFSET                       0x0
#define HOST1X_SYNC_ACTMON_CONFIG_0_SHIFT_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CONFIG_0_SHIFT_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CONFIG_0_SHIFT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CONFIG_0_SHIFT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_ACTMON_CONFIG_0_HIST_SOURCE_SHIFT                   _MK_SHIFT_CONST(12)
#define HOST1X_SYNC_ACTMON_CONFIG_0_HIST_SOURCE_FIELD                   _MK_FIELD_CONST(0xf, HOST1X_SYNC_ACTMON_CONFIG_0_HIST_SOURCE_SHIFT)
#define HOST1X_SYNC_ACTMON_CONFIG_0_HIST_SOURCE_RANGE                   15:12
#define HOST1X_SYNC_ACTMON_CONFIG_0_HIST_SOURCE_WOFFSET                 0x0
#define HOST1X_SYNC_ACTMON_CONFIG_0_HIST_SOURCE_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CONFIG_0_HIST_SOURCE_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define HOST1X_SYNC_ACTMON_CONFIG_0_HIST_SOURCE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CONFIG_0_HIST_SOURCE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_CONFIG_0_HIST_SOURCE_INIT_ENUM                       NONE
#define HOST1X_SYNC_ACTMON_CONFIG_0_HIST_SOURCE_NONE                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_ACTMON_CONFIG_0_HIST_SOURCE_GR3D                    _MK_ENUM_CONST(1)


// Register HOST1X_SYNC_ACTMON_HIST_CTRL_0
#define HOST1X_SYNC_ACTMON_HIST_CTRL_0                  _MK_ADDR_CONST(0xa18)
#define HOST1X_SYNC_ACTMON_HIST_CTRL_0_SECURE                   0x0
#define HOST1X_SYNC_ACTMON_HIST_CTRL_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_ACTMON_HIST_CTRL_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_HIST_CTRL_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_HIST_CTRL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_HIST_CTRL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_HIST_CTRL_0_READ_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_ACTMON_HIST_CTRL_0_WRITE_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_ACTMON_HIST_CTRL_0_CLEAR_SHIFT                      _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_ACTMON_HIST_CTRL_0_CLEAR_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_ACTMON_HIST_CTRL_0_CLEAR_SHIFT)
#define HOST1X_SYNC_ACTMON_HIST_CTRL_0_CLEAR_RANGE                      0:0
#define HOST1X_SYNC_ACTMON_HIST_CTRL_0_CLEAR_WOFFSET                    0x0
#define HOST1X_SYNC_ACTMON_HIST_CTRL_0_CLEAR_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_HIST_CTRL_0_CLEAR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_HIST_CTRL_0_CLEAR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ACTMON_HIST_CTRL_0_CLEAR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Ram HOST1X_SYNC_DATA_0
#define HOST1X_SYNC_DATA_0                      _MK_ADDR_CONST(0xa80)
#define HOST1X_SYNC_DATA_0_SECURE                       0x0
#define HOST1X_SYNC_DATA_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_DATA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_DATA_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_0_VALUE_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_DATA_0_VALUE_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_DATA_0_VALUE_SHIFT)
#define HOST1X_SYNC_DATA_0_VALUE_RANGE                  31:0
#define HOST1X_SYNC_DATA_0_VALUE_WOFFSET                        0x0
#define HOST1X_SYNC_DATA_0_VALUE_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_0_VALUE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_0_VALUE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_0_VALUE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Ram HOST1X_SYNC_DATA
#define HOST1X_SYNC_DATA                        _MK_ADDR_CONST(0xa80)
#define HOST1X_SYNC_DATA_SECURE                         0x0
#define HOST1X_SYNC_DATA_WORD_COUNT                     0x1
#define HOST1X_SYNC_DATA_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_RESET_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_DATA_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_VALUE_SHIFT                    _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_DATA_VALUE_FIELD                    _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_DATA_VALUE_SHIFT)
#define HOST1X_SYNC_DATA_VALUE_RANGE                    31:0
#define HOST1X_SYNC_DATA_VALUE_WOFFSET                  0x0
#define HOST1X_SYNC_DATA_VALUE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_VALUE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_VALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_VALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Ram HOST1X_SYNC_DATA_1
#define HOST1X_SYNC_DATA_1                      _MK_ADDR_CONST(0xa84)
#define HOST1X_SYNC_DATA_1_SECURE                       0x0
#define HOST1X_SYNC_DATA_1_WORD_COUNT                   0x1
#define HOST1X_SYNC_DATA_1_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_1_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_1_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_1_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_DATA_1_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_1_VALUE_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_DATA_1_VALUE_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_DATA_1_VALUE_SHIFT)
#define HOST1X_SYNC_DATA_1_VALUE_RANGE                  31:0
#define HOST1X_SYNC_DATA_1_VALUE_WOFFSET                        0x0
#define HOST1X_SYNC_DATA_1_VALUE_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_1_VALUE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_1_VALUE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_1_VALUE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Ram HOST1X_SYNC_DATA_2
#define HOST1X_SYNC_DATA_2                      _MK_ADDR_CONST(0xa88)
#define HOST1X_SYNC_DATA_2_SECURE                       0x0
#define HOST1X_SYNC_DATA_2_WORD_COUNT                   0x1
#define HOST1X_SYNC_DATA_2_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_2_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_2_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_2_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_DATA_2_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_2_VALUE_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_DATA_2_VALUE_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_DATA_2_VALUE_SHIFT)
#define HOST1X_SYNC_DATA_2_VALUE_RANGE                  31:0
#define HOST1X_SYNC_DATA_2_VALUE_WOFFSET                        0x0
#define HOST1X_SYNC_DATA_2_VALUE_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_2_VALUE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_2_VALUE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_2_VALUE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Ram HOST1X_SYNC_DATA_3
#define HOST1X_SYNC_DATA_3                      _MK_ADDR_CONST(0xa8c)
#define HOST1X_SYNC_DATA_3_SECURE                       0x0
#define HOST1X_SYNC_DATA_3_WORD_COUNT                   0x1
#define HOST1X_SYNC_DATA_3_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_3_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_3_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_3_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_DATA_3_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_3_VALUE_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_DATA_3_VALUE_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_DATA_3_VALUE_SHIFT)
#define HOST1X_SYNC_DATA_3_VALUE_RANGE                  31:0
#define HOST1X_SYNC_DATA_3_VALUE_WOFFSET                        0x0
#define HOST1X_SYNC_DATA_3_VALUE_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_3_VALUE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_3_VALUE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_3_VALUE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Ram HOST1X_SYNC_DATA_4
#define HOST1X_SYNC_DATA_4                      _MK_ADDR_CONST(0xa90)
#define HOST1X_SYNC_DATA_4_SECURE                       0x0
#define HOST1X_SYNC_DATA_4_WORD_COUNT                   0x1
#define HOST1X_SYNC_DATA_4_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_4_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_4_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_4_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_DATA_4_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_4_VALUE_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_DATA_4_VALUE_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_DATA_4_VALUE_SHIFT)
#define HOST1X_SYNC_DATA_4_VALUE_RANGE                  31:0
#define HOST1X_SYNC_DATA_4_VALUE_WOFFSET                        0x0
#define HOST1X_SYNC_DATA_4_VALUE_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_4_VALUE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_4_VALUE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_4_VALUE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Ram HOST1X_SYNC_DATA_5
#define HOST1X_SYNC_DATA_5                      _MK_ADDR_CONST(0xa94)
#define HOST1X_SYNC_DATA_5_SECURE                       0x0
#define HOST1X_SYNC_DATA_5_WORD_COUNT                   0x1
#define HOST1X_SYNC_DATA_5_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_5_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_5_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_5_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_DATA_5_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_5_VALUE_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_DATA_5_VALUE_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_DATA_5_VALUE_SHIFT)
#define HOST1X_SYNC_DATA_5_VALUE_RANGE                  31:0
#define HOST1X_SYNC_DATA_5_VALUE_WOFFSET                        0x0
#define HOST1X_SYNC_DATA_5_VALUE_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_5_VALUE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_5_VALUE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_5_VALUE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Ram HOST1X_SYNC_DATA_6
#define HOST1X_SYNC_DATA_6                      _MK_ADDR_CONST(0xa98)
#define HOST1X_SYNC_DATA_6_SECURE                       0x0
#define HOST1X_SYNC_DATA_6_WORD_COUNT                   0x1
#define HOST1X_SYNC_DATA_6_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_6_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_6_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_6_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_DATA_6_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_6_VALUE_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_DATA_6_VALUE_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_DATA_6_VALUE_SHIFT)
#define HOST1X_SYNC_DATA_6_VALUE_RANGE                  31:0
#define HOST1X_SYNC_DATA_6_VALUE_WOFFSET                        0x0
#define HOST1X_SYNC_DATA_6_VALUE_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_6_VALUE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_6_VALUE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_6_VALUE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Ram HOST1X_SYNC_DATA_7
#define HOST1X_SYNC_DATA_7                      _MK_ADDR_CONST(0xa9c)
#define HOST1X_SYNC_DATA_7_SECURE                       0x0
#define HOST1X_SYNC_DATA_7_WORD_COUNT                   0x1
#define HOST1X_SYNC_DATA_7_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_7_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_7_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_7_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_DATA_7_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_7_VALUE_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_DATA_7_VALUE_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_DATA_7_VALUE_SHIFT)
#define HOST1X_SYNC_DATA_7_VALUE_RANGE                  31:0
#define HOST1X_SYNC_DATA_7_VALUE_WOFFSET                        0x0
#define HOST1X_SYNC_DATA_7_VALUE_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_7_VALUE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_7_VALUE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_7_VALUE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Ram HOST1X_SYNC_DATA_8
#define HOST1X_SYNC_DATA_8                      _MK_ADDR_CONST(0xaa0)
#define HOST1X_SYNC_DATA_8_SECURE                       0x0
#define HOST1X_SYNC_DATA_8_WORD_COUNT                   0x1
#define HOST1X_SYNC_DATA_8_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_8_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_8_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_8_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_DATA_8_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_8_VALUE_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_DATA_8_VALUE_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_DATA_8_VALUE_SHIFT)
#define HOST1X_SYNC_DATA_8_VALUE_RANGE                  31:0
#define HOST1X_SYNC_DATA_8_VALUE_WOFFSET                        0x0
#define HOST1X_SYNC_DATA_8_VALUE_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_8_VALUE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_8_VALUE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_8_VALUE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Ram HOST1X_SYNC_DATA_9
#define HOST1X_SYNC_DATA_9                      _MK_ADDR_CONST(0xaa4)
#define HOST1X_SYNC_DATA_9_SECURE                       0x0
#define HOST1X_SYNC_DATA_9_WORD_COUNT                   0x1
#define HOST1X_SYNC_DATA_9_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_9_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_9_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_9_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_DATA_9_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_9_VALUE_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_DATA_9_VALUE_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_DATA_9_VALUE_SHIFT)
#define HOST1X_SYNC_DATA_9_VALUE_RANGE                  31:0
#define HOST1X_SYNC_DATA_9_VALUE_WOFFSET                        0x0
#define HOST1X_SYNC_DATA_9_VALUE_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_9_VALUE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_9_VALUE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_9_VALUE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Ram HOST1X_SYNC_DATA_10
#define HOST1X_SYNC_DATA_10                     _MK_ADDR_CONST(0xaa8)
#define HOST1X_SYNC_DATA_10_SECURE                      0x0
#define HOST1X_SYNC_DATA_10_WORD_COUNT                  0x1
#define HOST1X_SYNC_DATA_10_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_10_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_10_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_10_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_DATA_10_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_10_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_DATA_10_VALUE_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_DATA_10_VALUE_SHIFT)
#define HOST1X_SYNC_DATA_10_VALUE_RANGE                 31:0
#define HOST1X_SYNC_DATA_10_VALUE_WOFFSET                       0x0
#define HOST1X_SYNC_DATA_10_VALUE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_10_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_10_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_10_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Ram HOST1X_SYNC_DATA_11
#define HOST1X_SYNC_DATA_11                     _MK_ADDR_CONST(0xaac)
#define HOST1X_SYNC_DATA_11_SECURE                      0x0
#define HOST1X_SYNC_DATA_11_WORD_COUNT                  0x1
#define HOST1X_SYNC_DATA_11_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_11_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_11_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_11_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_DATA_11_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_11_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_DATA_11_VALUE_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_DATA_11_VALUE_SHIFT)
#define HOST1X_SYNC_DATA_11_VALUE_RANGE                 31:0
#define HOST1X_SYNC_DATA_11_VALUE_WOFFSET                       0x0
#define HOST1X_SYNC_DATA_11_VALUE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_11_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_11_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_11_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Ram HOST1X_SYNC_DATA_12
#define HOST1X_SYNC_DATA_12                     _MK_ADDR_CONST(0xab0)
#define HOST1X_SYNC_DATA_12_SECURE                      0x0
#define HOST1X_SYNC_DATA_12_WORD_COUNT                  0x1
#define HOST1X_SYNC_DATA_12_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_12_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_12_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_12_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_12_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_DATA_12_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_12_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_DATA_12_VALUE_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_DATA_12_VALUE_SHIFT)
#define HOST1X_SYNC_DATA_12_VALUE_RANGE                 31:0
#define HOST1X_SYNC_DATA_12_VALUE_WOFFSET                       0x0
#define HOST1X_SYNC_DATA_12_VALUE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_12_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_12_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_12_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Ram HOST1X_SYNC_DATA_13
#define HOST1X_SYNC_DATA_13                     _MK_ADDR_CONST(0xab4)
#define HOST1X_SYNC_DATA_13_SECURE                      0x0
#define HOST1X_SYNC_DATA_13_WORD_COUNT                  0x1
#define HOST1X_SYNC_DATA_13_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_13_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_13_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_13_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_13_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_DATA_13_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_13_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_DATA_13_VALUE_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_DATA_13_VALUE_SHIFT)
#define HOST1X_SYNC_DATA_13_VALUE_RANGE                 31:0
#define HOST1X_SYNC_DATA_13_VALUE_WOFFSET                       0x0
#define HOST1X_SYNC_DATA_13_VALUE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_13_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_13_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_13_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Ram HOST1X_SYNC_DATA_14
#define HOST1X_SYNC_DATA_14                     _MK_ADDR_CONST(0xab8)
#define HOST1X_SYNC_DATA_14_SECURE                      0x0
#define HOST1X_SYNC_DATA_14_WORD_COUNT                  0x1
#define HOST1X_SYNC_DATA_14_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_14_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_14_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_14_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_14_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_DATA_14_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_14_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_DATA_14_VALUE_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_DATA_14_VALUE_SHIFT)
#define HOST1X_SYNC_DATA_14_VALUE_RANGE                 31:0
#define HOST1X_SYNC_DATA_14_VALUE_WOFFSET                       0x0
#define HOST1X_SYNC_DATA_14_VALUE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_14_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_14_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_14_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Ram HOST1X_SYNC_DATA_15
#define HOST1X_SYNC_DATA_15                     _MK_ADDR_CONST(0xabc)
#define HOST1X_SYNC_DATA_15_SECURE                      0x0
#define HOST1X_SYNC_DATA_15_WORD_COUNT                  0x1
#define HOST1X_SYNC_DATA_15_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_15_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_15_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_15_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_15_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_DATA_15_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_15_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_DATA_15_VALUE_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_DATA_15_VALUE_SHIFT)
#define HOST1X_SYNC_DATA_15_VALUE_RANGE                 31:0
#define HOST1X_SYNC_DATA_15_VALUE_WOFFSET                       0x0
#define HOST1X_SYNC_DATA_15_VALUE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_15_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_15_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_15_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Ram HOST1X_SYNC_DATA_16
#define HOST1X_SYNC_DATA_16                     _MK_ADDR_CONST(0xac0)
#define HOST1X_SYNC_DATA_16_SECURE                      0x0
#define HOST1X_SYNC_DATA_16_WORD_COUNT                  0x1
#define HOST1X_SYNC_DATA_16_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_16_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_16_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_16_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_16_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_DATA_16_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_16_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_DATA_16_VALUE_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_DATA_16_VALUE_SHIFT)
#define HOST1X_SYNC_DATA_16_VALUE_RANGE                 31:0
#define HOST1X_SYNC_DATA_16_VALUE_WOFFSET                       0x0
#define HOST1X_SYNC_DATA_16_VALUE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_16_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_16_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_16_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Ram HOST1X_SYNC_DATA_17
#define HOST1X_SYNC_DATA_17                     _MK_ADDR_CONST(0xac4)
#define HOST1X_SYNC_DATA_17_SECURE                      0x0
#define HOST1X_SYNC_DATA_17_WORD_COUNT                  0x1
#define HOST1X_SYNC_DATA_17_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_17_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_17_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_17_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_17_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_DATA_17_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_17_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_DATA_17_VALUE_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_DATA_17_VALUE_SHIFT)
#define HOST1X_SYNC_DATA_17_VALUE_RANGE                 31:0
#define HOST1X_SYNC_DATA_17_VALUE_WOFFSET                       0x0
#define HOST1X_SYNC_DATA_17_VALUE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_17_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_17_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_17_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Ram HOST1X_SYNC_DATA_18
#define HOST1X_SYNC_DATA_18                     _MK_ADDR_CONST(0xac8)
#define HOST1X_SYNC_DATA_18_SECURE                      0x0
#define HOST1X_SYNC_DATA_18_WORD_COUNT                  0x1
#define HOST1X_SYNC_DATA_18_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_18_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_18_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_18_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_18_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_DATA_18_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_18_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_DATA_18_VALUE_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_DATA_18_VALUE_SHIFT)
#define HOST1X_SYNC_DATA_18_VALUE_RANGE                 31:0
#define HOST1X_SYNC_DATA_18_VALUE_WOFFSET                       0x0
#define HOST1X_SYNC_DATA_18_VALUE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_18_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_18_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_18_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Ram HOST1X_SYNC_DATA_19
#define HOST1X_SYNC_DATA_19                     _MK_ADDR_CONST(0xacc)
#define HOST1X_SYNC_DATA_19_SECURE                      0x0
#define HOST1X_SYNC_DATA_19_WORD_COUNT                  0x1
#define HOST1X_SYNC_DATA_19_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_19_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_19_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_19_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_19_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_DATA_19_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_19_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_DATA_19_VALUE_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_DATA_19_VALUE_SHIFT)
#define HOST1X_SYNC_DATA_19_VALUE_RANGE                 31:0
#define HOST1X_SYNC_DATA_19_VALUE_WOFFSET                       0x0
#define HOST1X_SYNC_DATA_19_VALUE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_19_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_19_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_19_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Ram HOST1X_SYNC_DATA_20
#define HOST1X_SYNC_DATA_20                     _MK_ADDR_CONST(0xad0)
#define HOST1X_SYNC_DATA_20_SECURE                      0x0
#define HOST1X_SYNC_DATA_20_WORD_COUNT                  0x1
#define HOST1X_SYNC_DATA_20_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_20_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_20_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_20_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_20_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_DATA_20_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_20_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_DATA_20_VALUE_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_DATA_20_VALUE_SHIFT)
#define HOST1X_SYNC_DATA_20_VALUE_RANGE                 31:0
#define HOST1X_SYNC_DATA_20_VALUE_WOFFSET                       0x0
#define HOST1X_SYNC_DATA_20_VALUE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_20_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_20_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_20_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Ram HOST1X_SYNC_DATA_21
#define HOST1X_SYNC_DATA_21                     _MK_ADDR_CONST(0xad4)
#define HOST1X_SYNC_DATA_21_SECURE                      0x0
#define HOST1X_SYNC_DATA_21_WORD_COUNT                  0x1
#define HOST1X_SYNC_DATA_21_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_21_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_21_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_21_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_21_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_DATA_21_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_21_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_DATA_21_VALUE_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_DATA_21_VALUE_SHIFT)
#define HOST1X_SYNC_DATA_21_VALUE_RANGE                 31:0
#define HOST1X_SYNC_DATA_21_VALUE_WOFFSET                       0x0
#define HOST1X_SYNC_DATA_21_VALUE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_21_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_21_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_21_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Ram HOST1X_SYNC_DATA_22
#define HOST1X_SYNC_DATA_22                     _MK_ADDR_CONST(0xad8)
#define HOST1X_SYNC_DATA_22_SECURE                      0x0
#define HOST1X_SYNC_DATA_22_WORD_COUNT                  0x1
#define HOST1X_SYNC_DATA_22_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_22_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_22_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_22_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_22_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_DATA_22_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_22_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_DATA_22_VALUE_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_DATA_22_VALUE_SHIFT)
#define HOST1X_SYNC_DATA_22_VALUE_RANGE                 31:0
#define HOST1X_SYNC_DATA_22_VALUE_WOFFSET                       0x0
#define HOST1X_SYNC_DATA_22_VALUE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_22_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_22_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_22_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Ram HOST1X_SYNC_DATA_23
#define HOST1X_SYNC_DATA_23                     _MK_ADDR_CONST(0xadc)
#define HOST1X_SYNC_DATA_23_SECURE                      0x0
#define HOST1X_SYNC_DATA_23_WORD_COUNT                  0x1
#define HOST1X_SYNC_DATA_23_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_23_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_23_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_23_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_23_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_DATA_23_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_23_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_DATA_23_VALUE_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_DATA_23_VALUE_SHIFT)
#define HOST1X_SYNC_DATA_23_VALUE_RANGE                 31:0
#define HOST1X_SYNC_DATA_23_VALUE_WOFFSET                       0x0
#define HOST1X_SYNC_DATA_23_VALUE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_23_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_23_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_23_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Ram HOST1X_SYNC_DATA_24
#define HOST1X_SYNC_DATA_24                     _MK_ADDR_CONST(0xae0)
#define HOST1X_SYNC_DATA_24_SECURE                      0x0
#define HOST1X_SYNC_DATA_24_WORD_COUNT                  0x1
#define HOST1X_SYNC_DATA_24_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_24_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_24_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_24_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_24_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_DATA_24_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_24_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_DATA_24_VALUE_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_DATA_24_VALUE_SHIFT)
#define HOST1X_SYNC_DATA_24_VALUE_RANGE                 31:0
#define HOST1X_SYNC_DATA_24_VALUE_WOFFSET                       0x0
#define HOST1X_SYNC_DATA_24_VALUE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_24_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_24_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_24_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Ram HOST1X_SYNC_DATA_25
#define HOST1X_SYNC_DATA_25                     _MK_ADDR_CONST(0xae4)
#define HOST1X_SYNC_DATA_25_SECURE                      0x0
#define HOST1X_SYNC_DATA_25_WORD_COUNT                  0x1
#define HOST1X_SYNC_DATA_25_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_25_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_25_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_25_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_25_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_DATA_25_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_25_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_DATA_25_VALUE_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_DATA_25_VALUE_SHIFT)
#define HOST1X_SYNC_DATA_25_VALUE_RANGE                 31:0
#define HOST1X_SYNC_DATA_25_VALUE_WOFFSET                       0x0
#define HOST1X_SYNC_DATA_25_VALUE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_25_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_25_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_25_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Ram HOST1X_SYNC_DATA_26
#define HOST1X_SYNC_DATA_26                     _MK_ADDR_CONST(0xae8)
#define HOST1X_SYNC_DATA_26_SECURE                      0x0
#define HOST1X_SYNC_DATA_26_WORD_COUNT                  0x1
#define HOST1X_SYNC_DATA_26_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_26_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_26_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_26_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_26_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_DATA_26_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_26_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_DATA_26_VALUE_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_DATA_26_VALUE_SHIFT)
#define HOST1X_SYNC_DATA_26_VALUE_RANGE                 31:0
#define HOST1X_SYNC_DATA_26_VALUE_WOFFSET                       0x0
#define HOST1X_SYNC_DATA_26_VALUE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_26_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_26_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_26_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Ram HOST1X_SYNC_DATA_27
#define HOST1X_SYNC_DATA_27                     _MK_ADDR_CONST(0xaec)
#define HOST1X_SYNC_DATA_27_SECURE                      0x0
#define HOST1X_SYNC_DATA_27_WORD_COUNT                  0x1
#define HOST1X_SYNC_DATA_27_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_27_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_27_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_27_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_27_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_DATA_27_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_27_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_DATA_27_VALUE_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_DATA_27_VALUE_SHIFT)
#define HOST1X_SYNC_DATA_27_VALUE_RANGE                 31:0
#define HOST1X_SYNC_DATA_27_VALUE_WOFFSET                       0x0
#define HOST1X_SYNC_DATA_27_VALUE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_27_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_27_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_27_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Ram HOST1X_SYNC_DATA_28
#define HOST1X_SYNC_DATA_28                     _MK_ADDR_CONST(0xaf0)
#define HOST1X_SYNC_DATA_28_SECURE                      0x0
#define HOST1X_SYNC_DATA_28_WORD_COUNT                  0x1
#define HOST1X_SYNC_DATA_28_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_28_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_28_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_28_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_28_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_DATA_28_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_28_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_DATA_28_VALUE_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_DATA_28_VALUE_SHIFT)
#define HOST1X_SYNC_DATA_28_VALUE_RANGE                 31:0
#define HOST1X_SYNC_DATA_28_VALUE_WOFFSET                       0x0
#define HOST1X_SYNC_DATA_28_VALUE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_28_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_28_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_28_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Ram HOST1X_SYNC_DATA_29
#define HOST1X_SYNC_DATA_29                     _MK_ADDR_CONST(0xaf4)
#define HOST1X_SYNC_DATA_29_SECURE                      0x0
#define HOST1X_SYNC_DATA_29_WORD_COUNT                  0x1
#define HOST1X_SYNC_DATA_29_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_29_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_29_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_29_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_29_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_DATA_29_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_29_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_DATA_29_VALUE_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_DATA_29_VALUE_SHIFT)
#define HOST1X_SYNC_DATA_29_VALUE_RANGE                 31:0
#define HOST1X_SYNC_DATA_29_VALUE_WOFFSET                       0x0
#define HOST1X_SYNC_DATA_29_VALUE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_29_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_29_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_29_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Ram HOST1X_SYNC_DATA_30
#define HOST1X_SYNC_DATA_30                     _MK_ADDR_CONST(0xaf8)
#define HOST1X_SYNC_DATA_30_SECURE                      0x0
#define HOST1X_SYNC_DATA_30_WORD_COUNT                  0x1
#define HOST1X_SYNC_DATA_30_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_30_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_30_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_30_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_30_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_DATA_30_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_30_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_DATA_30_VALUE_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_DATA_30_VALUE_SHIFT)
#define HOST1X_SYNC_DATA_30_VALUE_RANGE                 31:0
#define HOST1X_SYNC_DATA_30_VALUE_WOFFSET                       0x0
#define HOST1X_SYNC_DATA_30_VALUE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_30_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_30_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_30_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Ram HOST1X_SYNC_DATA_31
#define HOST1X_SYNC_DATA_31                     _MK_ADDR_CONST(0xafc)
#define HOST1X_SYNC_DATA_31_SECURE                      0x0
#define HOST1X_SYNC_DATA_31_WORD_COUNT                  0x1
#define HOST1X_SYNC_DATA_31_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_31_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_31_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_31_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_31_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_DATA_31_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_31_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_DATA_31_VALUE_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_DATA_31_VALUE_SHIFT)
#define HOST1X_SYNC_DATA_31_VALUE_RANGE                 31:0
#define HOST1X_SYNC_DATA_31_VALUE_WOFFSET                       0x0
#define HOST1X_SYNC_DATA_31_VALUE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_31_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_31_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DATA_31_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 2816 [0xb00]

// Reserved address 2820 [0xb04]

// Reserved address 2824 [0xb08]

// Reserved address 2828 [0xb0c]

// Reserved address 2832 [0xb10]

// Reserved address 2836 [0xb14]

// Reserved address 2840 [0xb18]

// Reserved address 2844 [0xb1c]

// Reserved address 2848 [0xb20]

// Reserved address 2852 [0xb24]

// Reserved address 2856 [0xb28]

// Reserved address 2860 [0xb2c]

// Reserved address 2864 [0xb30]

// Reserved address 2868 [0xb34]

// Reserved address 2872 [0xb38]

// Reserved address 2876 [0xb3c]

// Reserved address 2880 [0xb40]

// Reserved address 2884 [0xb44]

// Reserved address 2888 [0xb48]

// Reserved address 2892 [0xb4c]

// Reserved address 2896 [0xb50]

// Reserved address 2900 [0xb54]

// Reserved address 2904 [0xb58]

// Reserved address 2908 [0xb5c]

// Reserved address 2912 [0xb60]

// Reserved address 2916 [0xb64]

// Reserved address 2920 [0xb68]

// Reserved address 2924 [0xb6c]

// Reserved address 2928 [0xb70]

// Reserved address 2932 [0xb74]

// Reserved address 2936 [0xb78]

// Reserved address 2940 [0xb7c]

// Reserved address 2944 [0xb80]

// Reserved address 2948 [0xb84]

// Reserved address 2952 [0xb88]

// Reserved address 2956 [0xb8c]

// Reserved address 2960 [0xb90]

// Reserved address 2964 [0xb94]

// Reserved address 2968 [0xb98]

// Reserved address 2972 [0xb9c]

// Reserved address 2976 [0xba0]

// Reserved address 2980 [0xba4]

// Reserved address 2984 [0xba8]

// Reserved address 2988 [0xbac]

// Reserved address 2992 [0xbb0]

// Reserved address 2996 [0xbb4]

// Reserved address 3000 [0xbb8]

// Reserved address 3004 [0xbbc]

// Reserved address 3008 [0xbc0]

// Reserved address 3012 [0xbc4]

// Reserved address 3016 [0xbc8]

// Reserved address 3020 [0xbcc]

// Reserved address 3024 [0xbd0]

// Reserved address 3028 [0xbd4]

// Reserved address 3032 [0xbd8]

// Reserved address 3036 [0xbdc]

// Reserved address 3040 [0xbe0]

// Reserved address 3044 [0xbe4]

// Reserved address 3048 [0xbe8]

// Reserved address 3052 [0xbec]

// Reserved address 3056 [0xbf0]

// Reserved address 3060 [0xbf4]

// Reserved address 3064 [0xbf8]

// Reserved address 3068 [0xbfc]

// Register HOST1X_SYNC_CF0_SETUP_0
#define HOST1X_SYNC_CF0_SETUP_0                 _MK_ADDR_CONST(0xc00)
#define HOST1X_SYNC_CF0_SETUP_0_SECURE                  0x0
#define HOST1X_SYNC_CF0_SETUP_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_CF0_SETUP_0_RESET_VAL                       _MK_MASK_CONST(0x3f0000)
#define HOST1X_SYNC_CF0_SETUP_0_RESET_MASK                      _MK_MASK_CONST(0x3ff03ff)
#define HOST1X_SYNC_CF0_SETUP_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF0_SETUP_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF0_SETUP_0_READ_MASK                       _MK_MASK_CONST(0x3ff03ff)
#define HOST1X_SYNC_CF0_SETUP_0_WRITE_MASK                      _MK_MASK_CONST(0x3ff03ff)
#define HOST1X_SYNC_CF0_SETUP_0_CF0_BASE_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CF0_SETUP_0_CF0_BASE_FIELD                  _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CF0_SETUP_0_CF0_BASE_SHIFT)
#define HOST1X_SYNC_CF0_SETUP_0_CF0_BASE_RANGE                  9:0
#define HOST1X_SYNC_CF0_SETUP_0_CF0_BASE_WOFFSET                        0x0
#define HOST1X_SYNC_CF0_SETUP_0_CF0_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF0_SETUP_0_CF0_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3ff)
#define HOST1X_SYNC_CF0_SETUP_0_CF0_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF0_SETUP_0_CF0_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CF0_SETUP_0_CF0_LIMIT_SHIFT                 _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CF0_SETUP_0_CF0_LIMIT_FIELD                 _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CF0_SETUP_0_CF0_LIMIT_SHIFT)
#define HOST1X_SYNC_CF0_SETUP_0_CF0_LIMIT_RANGE                 25:16
#define HOST1X_SYNC_CF0_SETUP_0_CF0_LIMIT_WOFFSET                       0x0
#define HOST1X_SYNC_CF0_SETUP_0_CF0_LIMIT_DEFAULT                       _MK_MASK_CONST(0x3f)
#define HOST1X_SYNC_CF0_SETUP_0_CF0_LIMIT_DEFAULT_MASK                  _MK_MASK_CONST(0x3ff)
#define HOST1X_SYNC_CF0_SETUP_0_CF0_LIMIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF0_SETUP_0_CF0_LIMIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CF1_SETUP_0
#define HOST1X_SYNC_CF1_SETUP_0                 _MK_ADDR_CONST(0xc04)
#define HOST1X_SYNC_CF1_SETUP_0_SECURE                  0x0
#define HOST1X_SYNC_CF1_SETUP_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_CF1_SETUP_0_RESET_VAL                       _MK_MASK_CONST(0x7f0040)
#define HOST1X_SYNC_CF1_SETUP_0_RESET_MASK                      _MK_MASK_CONST(0x3ff03ff)
#define HOST1X_SYNC_CF1_SETUP_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF1_SETUP_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF1_SETUP_0_READ_MASK                       _MK_MASK_CONST(0x3ff03ff)
#define HOST1X_SYNC_CF1_SETUP_0_WRITE_MASK                      _MK_MASK_CONST(0x3ff03ff)
#define HOST1X_SYNC_CF1_SETUP_0_CF1_BASE_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CF1_SETUP_0_CF1_BASE_FIELD                  _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CF1_SETUP_0_CF1_BASE_SHIFT)
#define HOST1X_SYNC_CF1_SETUP_0_CF1_BASE_RANGE                  9:0
#define HOST1X_SYNC_CF1_SETUP_0_CF1_BASE_WOFFSET                        0x0
#define HOST1X_SYNC_CF1_SETUP_0_CF1_BASE_DEFAULT                        _MK_MASK_CONST(0x40)
#define HOST1X_SYNC_CF1_SETUP_0_CF1_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3ff)
#define HOST1X_SYNC_CF1_SETUP_0_CF1_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF1_SETUP_0_CF1_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CF1_SETUP_0_CF1_LIMIT_SHIFT                 _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CF1_SETUP_0_CF1_LIMIT_FIELD                 _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CF1_SETUP_0_CF1_LIMIT_SHIFT)
#define HOST1X_SYNC_CF1_SETUP_0_CF1_LIMIT_RANGE                 25:16
#define HOST1X_SYNC_CF1_SETUP_0_CF1_LIMIT_WOFFSET                       0x0
#define HOST1X_SYNC_CF1_SETUP_0_CF1_LIMIT_DEFAULT                       _MK_MASK_CONST(0x7f)
#define HOST1X_SYNC_CF1_SETUP_0_CF1_LIMIT_DEFAULT_MASK                  _MK_MASK_CONST(0x3ff)
#define HOST1X_SYNC_CF1_SETUP_0_CF1_LIMIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF1_SETUP_0_CF1_LIMIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CF2_SETUP_0
#define HOST1X_SYNC_CF2_SETUP_0                 _MK_ADDR_CONST(0xc08)
#define HOST1X_SYNC_CF2_SETUP_0_SECURE                  0x0
#define HOST1X_SYNC_CF2_SETUP_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_CF2_SETUP_0_RESET_VAL                       _MK_MASK_CONST(0xbf0080)
#define HOST1X_SYNC_CF2_SETUP_0_RESET_MASK                      _MK_MASK_CONST(0x3ff03ff)
#define HOST1X_SYNC_CF2_SETUP_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF2_SETUP_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF2_SETUP_0_READ_MASK                       _MK_MASK_CONST(0x3ff03ff)
#define HOST1X_SYNC_CF2_SETUP_0_WRITE_MASK                      _MK_MASK_CONST(0x3ff03ff)
#define HOST1X_SYNC_CF2_SETUP_0_CF2_BASE_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CF2_SETUP_0_CF2_BASE_FIELD                  _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CF2_SETUP_0_CF2_BASE_SHIFT)
#define HOST1X_SYNC_CF2_SETUP_0_CF2_BASE_RANGE                  9:0
#define HOST1X_SYNC_CF2_SETUP_0_CF2_BASE_WOFFSET                        0x0
#define HOST1X_SYNC_CF2_SETUP_0_CF2_BASE_DEFAULT                        _MK_MASK_CONST(0x80)
#define HOST1X_SYNC_CF2_SETUP_0_CF2_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3ff)
#define HOST1X_SYNC_CF2_SETUP_0_CF2_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF2_SETUP_0_CF2_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CF2_SETUP_0_CF2_LIMIT_SHIFT                 _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CF2_SETUP_0_CF2_LIMIT_FIELD                 _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CF2_SETUP_0_CF2_LIMIT_SHIFT)
#define HOST1X_SYNC_CF2_SETUP_0_CF2_LIMIT_RANGE                 25:16
#define HOST1X_SYNC_CF2_SETUP_0_CF2_LIMIT_WOFFSET                       0x0
#define HOST1X_SYNC_CF2_SETUP_0_CF2_LIMIT_DEFAULT                       _MK_MASK_CONST(0xbf)
#define HOST1X_SYNC_CF2_SETUP_0_CF2_LIMIT_DEFAULT_MASK                  _MK_MASK_CONST(0x3ff)
#define HOST1X_SYNC_CF2_SETUP_0_CF2_LIMIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF2_SETUP_0_CF2_LIMIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CF3_SETUP_0
#define HOST1X_SYNC_CF3_SETUP_0                 _MK_ADDR_CONST(0xc0c)
#define HOST1X_SYNC_CF3_SETUP_0_SECURE                  0x0
#define HOST1X_SYNC_CF3_SETUP_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_CF3_SETUP_0_RESET_VAL                       _MK_MASK_CONST(0xff00c0)
#define HOST1X_SYNC_CF3_SETUP_0_RESET_MASK                      _MK_MASK_CONST(0x3ff03ff)
#define HOST1X_SYNC_CF3_SETUP_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF3_SETUP_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF3_SETUP_0_READ_MASK                       _MK_MASK_CONST(0x3ff03ff)
#define HOST1X_SYNC_CF3_SETUP_0_WRITE_MASK                      _MK_MASK_CONST(0x3ff03ff)
#define HOST1X_SYNC_CF3_SETUP_0_CF3_BASE_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CF3_SETUP_0_CF3_BASE_FIELD                  _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CF3_SETUP_0_CF3_BASE_SHIFT)
#define HOST1X_SYNC_CF3_SETUP_0_CF3_BASE_RANGE                  9:0
#define HOST1X_SYNC_CF3_SETUP_0_CF3_BASE_WOFFSET                        0x0
#define HOST1X_SYNC_CF3_SETUP_0_CF3_BASE_DEFAULT                        _MK_MASK_CONST(0xc0)
#define HOST1X_SYNC_CF3_SETUP_0_CF3_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3ff)
#define HOST1X_SYNC_CF3_SETUP_0_CF3_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF3_SETUP_0_CF3_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CF3_SETUP_0_CF3_LIMIT_SHIFT                 _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CF3_SETUP_0_CF3_LIMIT_FIELD                 _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CF3_SETUP_0_CF3_LIMIT_SHIFT)
#define HOST1X_SYNC_CF3_SETUP_0_CF3_LIMIT_RANGE                 25:16
#define HOST1X_SYNC_CF3_SETUP_0_CF3_LIMIT_WOFFSET                       0x0
#define HOST1X_SYNC_CF3_SETUP_0_CF3_LIMIT_DEFAULT                       _MK_MASK_CONST(0xff)
#define HOST1X_SYNC_CF3_SETUP_0_CF3_LIMIT_DEFAULT_MASK                  _MK_MASK_CONST(0x3ff)
#define HOST1X_SYNC_CF3_SETUP_0_CF3_LIMIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF3_SETUP_0_CF3_LIMIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CF4_SETUP_0
#define HOST1X_SYNC_CF4_SETUP_0                 _MK_ADDR_CONST(0xc10)
#define HOST1X_SYNC_CF4_SETUP_0_SECURE                  0x0
#define HOST1X_SYNC_CF4_SETUP_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_CF4_SETUP_0_RESET_VAL                       _MK_MASK_CONST(0x13f0100)
#define HOST1X_SYNC_CF4_SETUP_0_RESET_MASK                      _MK_MASK_CONST(0x3ff03ff)
#define HOST1X_SYNC_CF4_SETUP_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF4_SETUP_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF4_SETUP_0_READ_MASK                       _MK_MASK_CONST(0x3ff03ff)
#define HOST1X_SYNC_CF4_SETUP_0_WRITE_MASK                      _MK_MASK_CONST(0x3ff03ff)
#define HOST1X_SYNC_CF4_SETUP_0_CF4_BASE_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CF4_SETUP_0_CF4_BASE_FIELD                  _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CF4_SETUP_0_CF4_BASE_SHIFT)
#define HOST1X_SYNC_CF4_SETUP_0_CF4_BASE_RANGE                  9:0
#define HOST1X_SYNC_CF4_SETUP_0_CF4_BASE_WOFFSET                        0x0
#define HOST1X_SYNC_CF4_SETUP_0_CF4_BASE_DEFAULT                        _MK_MASK_CONST(0x100)
#define HOST1X_SYNC_CF4_SETUP_0_CF4_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3ff)
#define HOST1X_SYNC_CF4_SETUP_0_CF4_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF4_SETUP_0_CF4_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CF4_SETUP_0_CF4_LIMIT_SHIFT                 _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CF4_SETUP_0_CF4_LIMIT_FIELD                 _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CF4_SETUP_0_CF4_LIMIT_SHIFT)
#define HOST1X_SYNC_CF4_SETUP_0_CF4_LIMIT_RANGE                 25:16
#define HOST1X_SYNC_CF4_SETUP_0_CF4_LIMIT_WOFFSET                       0x0
#define HOST1X_SYNC_CF4_SETUP_0_CF4_LIMIT_DEFAULT                       _MK_MASK_CONST(0x13f)
#define HOST1X_SYNC_CF4_SETUP_0_CF4_LIMIT_DEFAULT_MASK                  _MK_MASK_CONST(0x3ff)
#define HOST1X_SYNC_CF4_SETUP_0_CF4_LIMIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF4_SETUP_0_CF4_LIMIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CF5_SETUP_0
#define HOST1X_SYNC_CF5_SETUP_0                 _MK_ADDR_CONST(0xc14)
#define HOST1X_SYNC_CF5_SETUP_0_SECURE                  0x0
#define HOST1X_SYNC_CF5_SETUP_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_CF5_SETUP_0_RESET_VAL                       _MK_MASK_CONST(0x17f0140)
#define HOST1X_SYNC_CF5_SETUP_0_RESET_MASK                      _MK_MASK_CONST(0x3ff03ff)
#define HOST1X_SYNC_CF5_SETUP_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF5_SETUP_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF5_SETUP_0_READ_MASK                       _MK_MASK_CONST(0x3ff03ff)
#define HOST1X_SYNC_CF5_SETUP_0_WRITE_MASK                      _MK_MASK_CONST(0x3ff03ff)
#define HOST1X_SYNC_CF5_SETUP_0_CF5_BASE_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CF5_SETUP_0_CF5_BASE_FIELD                  _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CF5_SETUP_0_CF5_BASE_SHIFT)
#define HOST1X_SYNC_CF5_SETUP_0_CF5_BASE_RANGE                  9:0
#define HOST1X_SYNC_CF5_SETUP_0_CF5_BASE_WOFFSET                        0x0
#define HOST1X_SYNC_CF5_SETUP_0_CF5_BASE_DEFAULT                        _MK_MASK_CONST(0x140)
#define HOST1X_SYNC_CF5_SETUP_0_CF5_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3ff)
#define HOST1X_SYNC_CF5_SETUP_0_CF5_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF5_SETUP_0_CF5_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CF5_SETUP_0_CF5_LIMIT_SHIFT                 _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CF5_SETUP_0_CF5_LIMIT_FIELD                 _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CF5_SETUP_0_CF5_LIMIT_SHIFT)
#define HOST1X_SYNC_CF5_SETUP_0_CF5_LIMIT_RANGE                 25:16
#define HOST1X_SYNC_CF5_SETUP_0_CF5_LIMIT_WOFFSET                       0x0
#define HOST1X_SYNC_CF5_SETUP_0_CF5_LIMIT_DEFAULT                       _MK_MASK_CONST(0x17f)
#define HOST1X_SYNC_CF5_SETUP_0_CF5_LIMIT_DEFAULT_MASK                  _MK_MASK_CONST(0x3ff)
#define HOST1X_SYNC_CF5_SETUP_0_CF5_LIMIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF5_SETUP_0_CF5_LIMIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CF6_SETUP_0
#define HOST1X_SYNC_CF6_SETUP_0                 _MK_ADDR_CONST(0xc18)
#define HOST1X_SYNC_CF6_SETUP_0_SECURE                  0x0
#define HOST1X_SYNC_CF6_SETUP_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_CF6_SETUP_0_RESET_VAL                       _MK_MASK_CONST(0x1bf0180)
#define HOST1X_SYNC_CF6_SETUP_0_RESET_MASK                      _MK_MASK_CONST(0x3ff03ff)
#define HOST1X_SYNC_CF6_SETUP_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF6_SETUP_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF6_SETUP_0_READ_MASK                       _MK_MASK_CONST(0x3ff03ff)
#define HOST1X_SYNC_CF6_SETUP_0_WRITE_MASK                      _MK_MASK_CONST(0x3ff03ff)
#define HOST1X_SYNC_CF6_SETUP_0_CF6_BASE_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CF6_SETUP_0_CF6_BASE_FIELD                  _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CF6_SETUP_0_CF6_BASE_SHIFT)
#define HOST1X_SYNC_CF6_SETUP_0_CF6_BASE_RANGE                  9:0
#define HOST1X_SYNC_CF6_SETUP_0_CF6_BASE_WOFFSET                        0x0
#define HOST1X_SYNC_CF6_SETUP_0_CF6_BASE_DEFAULT                        _MK_MASK_CONST(0x180)
#define HOST1X_SYNC_CF6_SETUP_0_CF6_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3ff)
#define HOST1X_SYNC_CF6_SETUP_0_CF6_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF6_SETUP_0_CF6_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CF6_SETUP_0_CF6_LIMIT_SHIFT                 _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CF6_SETUP_0_CF6_LIMIT_FIELD                 _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CF6_SETUP_0_CF6_LIMIT_SHIFT)
#define HOST1X_SYNC_CF6_SETUP_0_CF6_LIMIT_RANGE                 25:16
#define HOST1X_SYNC_CF6_SETUP_0_CF6_LIMIT_WOFFSET                       0x0
#define HOST1X_SYNC_CF6_SETUP_0_CF6_LIMIT_DEFAULT                       _MK_MASK_CONST(0x1bf)
#define HOST1X_SYNC_CF6_SETUP_0_CF6_LIMIT_DEFAULT_MASK                  _MK_MASK_CONST(0x3ff)
#define HOST1X_SYNC_CF6_SETUP_0_CF6_LIMIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF6_SETUP_0_CF6_LIMIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CF7_SETUP_0
#define HOST1X_SYNC_CF7_SETUP_0                 _MK_ADDR_CONST(0xc1c)
#define HOST1X_SYNC_CF7_SETUP_0_SECURE                  0x0
#define HOST1X_SYNC_CF7_SETUP_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_CF7_SETUP_0_RESET_VAL                       _MK_MASK_CONST(0x1ff01c0)
#define HOST1X_SYNC_CF7_SETUP_0_RESET_MASK                      _MK_MASK_CONST(0x3ff03ff)
#define HOST1X_SYNC_CF7_SETUP_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF7_SETUP_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF7_SETUP_0_READ_MASK                       _MK_MASK_CONST(0x3ff03ff)
#define HOST1X_SYNC_CF7_SETUP_0_WRITE_MASK                      _MK_MASK_CONST(0x3ff03ff)
#define HOST1X_SYNC_CF7_SETUP_0_CF7_BASE_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CF7_SETUP_0_CF7_BASE_FIELD                  _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CF7_SETUP_0_CF7_BASE_SHIFT)
#define HOST1X_SYNC_CF7_SETUP_0_CF7_BASE_RANGE                  9:0
#define HOST1X_SYNC_CF7_SETUP_0_CF7_BASE_WOFFSET                        0x0
#define HOST1X_SYNC_CF7_SETUP_0_CF7_BASE_DEFAULT                        _MK_MASK_CONST(0x1c0)
#define HOST1X_SYNC_CF7_SETUP_0_CF7_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3ff)
#define HOST1X_SYNC_CF7_SETUP_0_CF7_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF7_SETUP_0_CF7_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CF7_SETUP_0_CF7_LIMIT_SHIFT                 _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CF7_SETUP_0_CF7_LIMIT_FIELD                 _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CF7_SETUP_0_CF7_LIMIT_SHIFT)
#define HOST1X_SYNC_CF7_SETUP_0_CF7_LIMIT_RANGE                 25:16
#define HOST1X_SYNC_CF7_SETUP_0_CF7_LIMIT_WOFFSET                       0x0
#define HOST1X_SYNC_CF7_SETUP_0_CF7_LIMIT_DEFAULT                       _MK_MASK_CONST(0x1ff)
#define HOST1X_SYNC_CF7_SETUP_0_CF7_LIMIT_DEFAULT_MASK                  _MK_MASK_CONST(0x3ff)
#define HOST1X_SYNC_CF7_SETUP_0_CF7_LIMIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF7_SETUP_0_CF7_LIMIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CF8_SETUP_0
#define HOST1X_SYNC_CF8_SETUP_0                 _MK_ADDR_CONST(0xc20)
#define HOST1X_SYNC_CF8_SETUP_0_SECURE                  0x0
#define HOST1X_SYNC_CF8_SETUP_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_CF8_SETUP_0_RESET_VAL                       _MK_MASK_CONST(0x23f0200)
#define HOST1X_SYNC_CF8_SETUP_0_RESET_MASK                      _MK_MASK_CONST(0x3ff03ff)
#define HOST1X_SYNC_CF8_SETUP_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF8_SETUP_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF8_SETUP_0_READ_MASK                       _MK_MASK_CONST(0x3ff03ff)
#define HOST1X_SYNC_CF8_SETUP_0_WRITE_MASK                      _MK_MASK_CONST(0x3ff03ff)
#define HOST1X_SYNC_CF8_SETUP_0_CF8_BASE_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CF8_SETUP_0_CF8_BASE_FIELD                  _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CF8_SETUP_0_CF8_BASE_SHIFT)
#define HOST1X_SYNC_CF8_SETUP_0_CF8_BASE_RANGE                  9:0
#define HOST1X_SYNC_CF8_SETUP_0_CF8_BASE_WOFFSET                        0x0
#define HOST1X_SYNC_CF8_SETUP_0_CF8_BASE_DEFAULT                        _MK_MASK_CONST(0x200)
#define HOST1X_SYNC_CF8_SETUP_0_CF8_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3ff)
#define HOST1X_SYNC_CF8_SETUP_0_CF8_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF8_SETUP_0_CF8_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CF8_SETUP_0_CF8_LIMIT_SHIFT                 _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CF8_SETUP_0_CF8_LIMIT_FIELD                 _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CF8_SETUP_0_CF8_LIMIT_SHIFT)
#define HOST1X_SYNC_CF8_SETUP_0_CF8_LIMIT_RANGE                 25:16
#define HOST1X_SYNC_CF8_SETUP_0_CF8_LIMIT_WOFFSET                       0x0
#define HOST1X_SYNC_CF8_SETUP_0_CF8_LIMIT_DEFAULT                       _MK_MASK_CONST(0x23f)
#define HOST1X_SYNC_CF8_SETUP_0_CF8_LIMIT_DEFAULT_MASK                  _MK_MASK_CONST(0x3ff)
#define HOST1X_SYNC_CF8_SETUP_0_CF8_LIMIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF8_SETUP_0_CF8_LIMIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CF9_SETUP_0
#define HOST1X_SYNC_CF9_SETUP_0                 _MK_ADDR_CONST(0xc24)
#define HOST1X_SYNC_CF9_SETUP_0_SECURE                  0x0
#define HOST1X_SYNC_CF9_SETUP_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_CF9_SETUP_0_RESET_VAL                       _MK_MASK_CONST(0x27f0240)
#define HOST1X_SYNC_CF9_SETUP_0_RESET_MASK                      _MK_MASK_CONST(0x3ff03ff)
#define HOST1X_SYNC_CF9_SETUP_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF9_SETUP_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF9_SETUP_0_READ_MASK                       _MK_MASK_CONST(0x3ff03ff)
#define HOST1X_SYNC_CF9_SETUP_0_WRITE_MASK                      _MK_MASK_CONST(0x3ff03ff)
#define HOST1X_SYNC_CF9_SETUP_0_CF9_BASE_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CF9_SETUP_0_CF9_BASE_FIELD                  _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CF9_SETUP_0_CF9_BASE_SHIFT)
#define HOST1X_SYNC_CF9_SETUP_0_CF9_BASE_RANGE                  9:0
#define HOST1X_SYNC_CF9_SETUP_0_CF9_BASE_WOFFSET                        0x0
#define HOST1X_SYNC_CF9_SETUP_0_CF9_BASE_DEFAULT                        _MK_MASK_CONST(0x240)
#define HOST1X_SYNC_CF9_SETUP_0_CF9_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x3ff)
#define HOST1X_SYNC_CF9_SETUP_0_CF9_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF9_SETUP_0_CF9_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CF9_SETUP_0_CF9_LIMIT_SHIFT                 _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CF9_SETUP_0_CF9_LIMIT_FIELD                 _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CF9_SETUP_0_CF9_LIMIT_SHIFT)
#define HOST1X_SYNC_CF9_SETUP_0_CF9_LIMIT_RANGE                 25:16
#define HOST1X_SYNC_CF9_SETUP_0_CF9_LIMIT_WOFFSET                       0x0
#define HOST1X_SYNC_CF9_SETUP_0_CF9_LIMIT_DEFAULT                       _MK_MASK_CONST(0x27f)
#define HOST1X_SYNC_CF9_SETUP_0_CF9_LIMIT_DEFAULT_MASK                  _MK_MASK_CONST(0x3ff)
#define HOST1X_SYNC_CF9_SETUP_0_CF9_LIMIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF9_SETUP_0_CF9_LIMIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CF10_SETUP_0
#define HOST1X_SYNC_CF10_SETUP_0                        _MK_ADDR_CONST(0xc28)
#define HOST1X_SYNC_CF10_SETUP_0_SECURE                         0x0
#define HOST1X_SYNC_CF10_SETUP_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_CF10_SETUP_0_RESET_VAL                      _MK_MASK_CONST(0x2bf0280)
#define HOST1X_SYNC_CF10_SETUP_0_RESET_MASK                     _MK_MASK_CONST(0x3ff03ff)
#define HOST1X_SYNC_CF10_SETUP_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF10_SETUP_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF10_SETUP_0_READ_MASK                      _MK_MASK_CONST(0x3ff03ff)
#define HOST1X_SYNC_CF10_SETUP_0_WRITE_MASK                     _MK_MASK_CONST(0x3ff03ff)
#define HOST1X_SYNC_CF10_SETUP_0_CF10_BASE_SHIFT                        _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CF10_SETUP_0_CF10_BASE_FIELD                        _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CF10_SETUP_0_CF10_BASE_SHIFT)
#define HOST1X_SYNC_CF10_SETUP_0_CF10_BASE_RANGE                        9:0
#define HOST1X_SYNC_CF10_SETUP_0_CF10_BASE_WOFFSET                      0x0
#define HOST1X_SYNC_CF10_SETUP_0_CF10_BASE_DEFAULT                      _MK_MASK_CONST(0x280)
#define HOST1X_SYNC_CF10_SETUP_0_CF10_BASE_DEFAULT_MASK                 _MK_MASK_CONST(0x3ff)
#define HOST1X_SYNC_CF10_SETUP_0_CF10_BASE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF10_SETUP_0_CF10_BASE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CF10_SETUP_0_CF10_LIMIT_SHIFT                       _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CF10_SETUP_0_CF10_LIMIT_FIELD                       _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CF10_SETUP_0_CF10_LIMIT_SHIFT)
#define HOST1X_SYNC_CF10_SETUP_0_CF10_LIMIT_RANGE                       25:16
#define HOST1X_SYNC_CF10_SETUP_0_CF10_LIMIT_WOFFSET                     0x0
#define HOST1X_SYNC_CF10_SETUP_0_CF10_LIMIT_DEFAULT                     _MK_MASK_CONST(0x2bf)
#define HOST1X_SYNC_CF10_SETUP_0_CF10_LIMIT_DEFAULT_MASK                        _MK_MASK_CONST(0x3ff)
#define HOST1X_SYNC_CF10_SETUP_0_CF10_LIMIT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF10_SETUP_0_CF10_LIMIT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CF11_SETUP_0
#define HOST1X_SYNC_CF11_SETUP_0                        _MK_ADDR_CONST(0xc2c)
#define HOST1X_SYNC_CF11_SETUP_0_SECURE                         0x0
#define HOST1X_SYNC_CF11_SETUP_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_CF11_SETUP_0_RESET_VAL                      _MK_MASK_CONST(0x2ff02c0)
#define HOST1X_SYNC_CF11_SETUP_0_RESET_MASK                     _MK_MASK_CONST(0x3ff03ff)
#define HOST1X_SYNC_CF11_SETUP_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF11_SETUP_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF11_SETUP_0_READ_MASK                      _MK_MASK_CONST(0x3ff03ff)
#define HOST1X_SYNC_CF11_SETUP_0_WRITE_MASK                     _MK_MASK_CONST(0x3ff03ff)
#define HOST1X_SYNC_CF11_SETUP_0_CF11_BASE_SHIFT                        _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CF11_SETUP_0_CF11_BASE_FIELD                        _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CF11_SETUP_0_CF11_BASE_SHIFT)
#define HOST1X_SYNC_CF11_SETUP_0_CF11_BASE_RANGE                        9:0
#define HOST1X_SYNC_CF11_SETUP_0_CF11_BASE_WOFFSET                      0x0
#define HOST1X_SYNC_CF11_SETUP_0_CF11_BASE_DEFAULT                      _MK_MASK_CONST(0x2c0)
#define HOST1X_SYNC_CF11_SETUP_0_CF11_BASE_DEFAULT_MASK                 _MK_MASK_CONST(0x3ff)
#define HOST1X_SYNC_CF11_SETUP_0_CF11_BASE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF11_SETUP_0_CF11_BASE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CF11_SETUP_0_CF11_LIMIT_SHIFT                       _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CF11_SETUP_0_CF11_LIMIT_FIELD                       _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CF11_SETUP_0_CF11_LIMIT_SHIFT)
#define HOST1X_SYNC_CF11_SETUP_0_CF11_LIMIT_RANGE                       25:16
#define HOST1X_SYNC_CF11_SETUP_0_CF11_LIMIT_WOFFSET                     0x0
#define HOST1X_SYNC_CF11_SETUP_0_CF11_LIMIT_DEFAULT                     _MK_MASK_CONST(0x2ff)
#define HOST1X_SYNC_CF11_SETUP_0_CF11_LIMIT_DEFAULT_MASK                        _MK_MASK_CONST(0x3ff)
#define HOST1X_SYNC_CF11_SETUP_0_CF11_LIMIT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF11_SETUP_0_CF11_LIMIT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 3120 [0xc30]

// Reserved address 3124 [0xc34]

// Reserved address 3128 [0xc38]

// Reserved address 3132 [0xc3c]

// Register HOST1X_SYNC_CH0_STATUS_0
#define HOST1X_SYNC_CH0_STATUS_0                        _MK_ADDR_CONST(0xc40)
#define HOST1X_SYNC_CH0_STATUS_0_SECURE                         0x0
#define HOST1X_SYNC_CH0_STATUS_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_CH0_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH0_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH0_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH0_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH0_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x83ff0000)
#define HOST1X_SYNC_CH0_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH0_STATUS_0_CHOUT_CLASS0_SHIFT                     _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CH0_STATUS_0_CHOUT_CLASS0_FIELD                     _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CH0_STATUS_0_CHOUT_CLASS0_SHIFT)
#define HOST1X_SYNC_CH0_STATUS_0_CHOUT_CLASS0_RANGE                     25:16
#define HOST1X_SYNC_CH0_STATUS_0_CHOUT_CLASS0_WOFFSET                   0x0
#define HOST1X_SYNC_CH0_STATUS_0_CHOUT_CLASS0_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH0_STATUS_0_CHOUT_CLASS0_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH0_STATUS_0_CHOUT_CLASS0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH0_STATUS_0_CHOUT_CLASS0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CH0_STATUS_0_CTXSW_PENDING0_SHIFT                   _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_CH0_STATUS_0_CTXSW_PENDING0_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_CH0_STATUS_0_CTXSW_PENDING0_SHIFT)
#define HOST1X_SYNC_CH0_STATUS_0_CTXSW_PENDING0_RANGE                   31:31
#define HOST1X_SYNC_CH0_STATUS_0_CTXSW_PENDING0_WOFFSET                 0x0
#define HOST1X_SYNC_CH0_STATUS_0_CTXSW_PENDING0_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH0_STATUS_0_CTXSW_PENDING0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH0_STATUS_0_CTXSW_PENDING0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH0_STATUS_0_CTXSW_PENDING0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CH1_STATUS_0
#define HOST1X_SYNC_CH1_STATUS_0                        _MK_ADDR_CONST(0xc44)
#define HOST1X_SYNC_CH1_STATUS_0_SECURE                         0x0
#define HOST1X_SYNC_CH1_STATUS_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_CH1_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH1_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH1_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH1_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH1_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x83ff0000)
#define HOST1X_SYNC_CH1_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH1_STATUS_0_CHOUT_CLASS1_SHIFT                     _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CH1_STATUS_0_CHOUT_CLASS1_FIELD                     _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CH1_STATUS_0_CHOUT_CLASS1_SHIFT)
#define HOST1X_SYNC_CH1_STATUS_0_CHOUT_CLASS1_RANGE                     25:16
#define HOST1X_SYNC_CH1_STATUS_0_CHOUT_CLASS1_WOFFSET                   0x0
#define HOST1X_SYNC_CH1_STATUS_0_CHOUT_CLASS1_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH1_STATUS_0_CHOUT_CLASS1_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH1_STATUS_0_CHOUT_CLASS1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH1_STATUS_0_CHOUT_CLASS1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CH1_STATUS_0_CTXSW_PENDING1_SHIFT                   _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_CH1_STATUS_0_CTXSW_PENDING1_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_CH1_STATUS_0_CTXSW_PENDING1_SHIFT)
#define HOST1X_SYNC_CH1_STATUS_0_CTXSW_PENDING1_RANGE                   31:31
#define HOST1X_SYNC_CH1_STATUS_0_CTXSW_PENDING1_WOFFSET                 0x0
#define HOST1X_SYNC_CH1_STATUS_0_CTXSW_PENDING1_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH1_STATUS_0_CTXSW_PENDING1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH1_STATUS_0_CTXSW_PENDING1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH1_STATUS_0_CTXSW_PENDING1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CH2_STATUS_0
#define HOST1X_SYNC_CH2_STATUS_0                        _MK_ADDR_CONST(0xc48)
#define HOST1X_SYNC_CH2_STATUS_0_SECURE                         0x0
#define HOST1X_SYNC_CH2_STATUS_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_CH2_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH2_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH2_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH2_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH2_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x83ff0000)
#define HOST1X_SYNC_CH2_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH2_STATUS_0_CHOUT_CLASS2_SHIFT                     _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CH2_STATUS_0_CHOUT_CLASS2_FIELD                     _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CH2_STATUS_0_CHOUT_CLASS2_SHIFT)
#define HOST1X_SYNC_CH2_STATUS_0_CHOUT_CLASS2_RANGE                     25:16
#define HOST1X_SYNC_CH2_STATUS_0_CHOUT_CLASS2_WOFFSET                   0x0
#define HOST1X_SYNC_CH2_STATUS_0_CHOUT_CLASS2_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH2_STATUS_0_CHOUT_CLASS2_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH2_STATUS_0_CHOUT_CLASS2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH2_STATUS_0_CHOUT_CLASS2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CH2_STATUS_0_CTXSW_PENDING2_SHIFT                   _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_CH2_STATUS_0_CTXSW_PENDING2_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_CH2_STATUS_0_CTXSW_PENDING2_SHIFT)
#define HOST1X_SYNC_CH2_STATUS_0_CTXSW_PENDING2_RANGE                   31:31
#define HOST1X_SYNC_CH2_STATUS_0_CTXSW_PENDING2_WOFFSET                 0x0
#define HOST1X_SYNC_CH2_STATUS_0_CTXSW_PENDING2_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH2_STATUS_0_CTXSW_PENDING2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH2_STATUS_0_CTXSW_PENDING2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH2_STATUS_0_CTXSW_PENDING2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CH3_STATUS_0
#define HOST1X_SYNC_CH3_STATUS_0                        _MK_ADDR_CONST(0xc4c)
#define HOST1X_SYNC_CH3_STATUS_0_SECURE                         0x0
#define HOST1X_SYNC_CH3_STATUS_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_CH3_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH3_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH3_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH3_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH3_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x83ff0000)
#define HOST1X_SYNC_CH3_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH3_STATUS_0_CHOUT_CLASS3_SHIFT                     _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CH3_STATUS_0_CHOUT_CLASS3_FIELD                     _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CH3_STATUS_0_CHOUT_CLASS3_SHIFT)
#define HOST1X_SYNC_CH3_STATUS_0_CHOUT_CLASS3_RANGE                     25:16
#define HOST1X_SYNC_CH3_STATUS_0_CHOUT_CLASS3_WOFFSET                   0x0
#define HOST1X_SYNC_CH3_STATUS_0_CHOUT_CLASS3_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH3_STATUS_0_CHOUT_CLASS3_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH3_STATUS_0_CHOUT_CLASS3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH3_STATUS_0_CHOUT_CLASS3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CH3_STATUS_0_CTXSW_PENDING3_SHIFT                   _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_CH3_STATUS_0_CTXSW_PENDING3_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_CH3_STATUS_0_CTXSW_PENDING3_SHIFT)
#define HOST1X_SYNC_CH3_STATUS_0_CTXSW_PENDING3_RANGE                   31:31
#define HOST1X_SYNC_CH3_STATUS_0_CTXSW_PENDING3_WOFFSET                 0x0
#define HOST1X_SYNC_CH3_STATUS_0_CTXSW_PENDING3_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH3_STATUS_0_CTXSW_PENDING3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH3_STATUS_0_CTXSW_PENDING3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH3_STATUS_0_CTXSW_PENDING3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CH4_STATUS_0
#define HOST1X_SYNC_CH4_STATUS_0                        _MK_ADDR_CONST(0xc50)
#define HOST1X_SYNC_CH4_STATUS_0_SECURE                         0x0
#define HOST1X_SYNC_CH4_STATUS_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_CH4_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH4_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH4_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH4_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH4_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x83ff0000)
#define HOST1X_SYNC_CH4_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH4_STATUS_0_CHOUT_CLASS4_SHIFT                     _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CH4_STATUS_0_CHOUT_CLASS4_FIELD                     _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CH4_STATUS_0_CHOUT_CLASS4_SHIFT)
#define HOST1X_SYNC_CH4_STATUS_0_CHOUT_CLASS4_RANGE                     25:16
#define HOST1X_SYNC_CH4_STATUS_0_CHOUT_CLASS4_WOFFSET                   0x0
#define HOST1X_SYNC_CH4_STATUS_0_CHOUT_CLASS4_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH4_STATUS_0_CHOUT_CLASS4_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH4_STATUS_0_CHOUT_CLASS4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH4_STATUS_0_CHOUT_CLASS4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CH4_STATUS_0_CTXSW_PENDING4_SHIFT                   _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_CH4_STATUS_0_CTXSW_PENDING4_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_CH4_STATUS_0_CTXSW_PENDING4_SHIFT)
#define HOST1X_SYNC_CH4_STATUS_0_CTXSW_PENDING4_RANGE                   31:31
#define HOST1X_SYNC_CH4_STATUS_0_CTXSW_PENDING4_WOFFSET                 0x0
#define HOST1X_SYNC_CH4_STATUS_0_CTXSW_PENDING4_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH4_STATUS_0_CTXSW_PENDING4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH4_STATUS_0_CTXSW_PENDING4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH4_STATUS_0_CTXSW_PENDING4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CH5_STATUS_0
#define HOST1X_SYNC_CH5_STATUS_0                        _MK_ADDR_CONST(0xc54)
#define HOST1X_SYNC_CH5_STATUS_0_SECURE                         0x0
#define HOST1X_SYNC_CH5_STATUS_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_CH5_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH5_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH5_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH5_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH5_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x83ff0000)
#define HOST1X_SYNC_CH5_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH5_STATUS_0_CHOUT_CLASS5_SHIFT                     _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CH5_STATUS_0_CHOUT_CLASS5_FIELD                     _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CH5_STATUS_0_CHOUT_CLASS5_SHIFT)
#define HOST1X_SYNC_CH5_STATUS_0_CHOUT_CLASS5_RANGE                     25:16
#define HOST1X_SYNC_CH5_STATUS_0_CHOUT_CLASS5_WOFFSET                   0x0
#define HOST1X_SYNC_CH5_STATUS_0_CHOUT_CLASS5_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH5_STATUS_0_CHOUT_CLASS5_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH5_STATUS_0_CHOUT_CLASS5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH5_STATUS_0_CHOUT_CLASS5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CH5_STATUS_0_CTXSW_PENDING5_SHIFT                   _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_CH5_STATUS_0_CTXSW_PENDING5_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_CH5_STATUS_0_CTXSW_PENDING5_SHIFT)
#define HOST1X_SYNC_CH5_STATUS_0_CTXSW_PENDING5_RANGE                   31:31
#define HOST1X_SYNC_CH5_STATUS_0_CTXSW_PENDING5_WOFFSET                 0x0
#define HOST1X_SYNC_CH5_STATUS_0_CTXSW_PENDING5_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH5_STATUS_0_CTXSW_PENDING5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH5_STATUS_0_CTXSW_PENDING5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH5_STATUS_0_CTXSW_PENDING5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CH6_STATUS_0
#define HOST1X_SYNC_CH6_STATUS_0                        _MK_ADDR_CONST(0xc58)
#define HOST1X_SYNC_CH6_STATUS_0_SECURE                         0x0
#define HOST1X_SYNC_CH6_STATUS_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_CH6_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH6_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH6_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH6_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH6_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x83ff0000)
#define HOST1X_SYNC_CH6_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH6_STATUS_0_CHOUT_CLASS6_SHIFT                     _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CH6_STATUS_0_CHOUT_CLASS6_FIELD                     _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CH6_STATUS_0_CHOUT_CLASS6_SHIFT)
#define HOST1X_SYNC_CH6_STATUS_0_CHOUT_CLASS6_RANGE                     25:16
#define HOST1X_SYNC_CH6_STATUS_0_CHOUT_CLASS6_WOFFSET                   0x0
#define HOST1X_SYNC_CH6_STATUS_0_CHOUT_CLASS6_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH6_STATUS_0_CHOUT_CLASS6_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH6_STATUS_0_CHOUT_CLASS6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH6_STATUS_0_CHOUT_CLASS6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CH6_STATUS_0_CTXSW_PENDING6_SHIFT                   _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_CH6_STATUS_0_CTXSW_PENDING6_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_CH6_STATUS_0_CTXSW_PENDING6_SHIFT)
#define HOST1X_SYNC_CH6_STATUS_0_CTXSW_PENDING6_RANGE                   31:31
#define HOST1X_SYNC_CH6_STATUS_0_CTXSW_PENDING6_WOFFSET                 0x0
#define HOST1X_SYNC_CH6_STATUS_0_CTXSW_PENDING6_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH6_STATUS_0_CTXSW_PENDING6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH6_STATUS_0_CTXSW_PENDING6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH6_STATUS_0_CTXSW_PENDING6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CH7_STATUS_0
#define HOST1X_SYNC_CH7_STATUS_0                        _MK_ADDR_CONST(0xc5c)
#define HOST1X_SYNC_CH7_STATUS_0_SECURE                         0x0
#define HOST1X_SYNC_CH7_STATUS_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_CH7_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH7_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH7_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH7_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH7_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x83ff0000)
#define HOST1X_SYNC_CH7_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH7_STATUS_0_CHOUT_CLASS7_SHIFT                     _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CH7_STATUS_0_CHOUT_CLASS7_FIELD                     _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CH7_STATUS_0_CHOUT_CLASS7_SHIFT)
#define HOST1X_SYNC_CH7_STATUS_0_CHOUT_CLASS7_RANGE                     25:16
#define HOST1X_SYNC_CH7_STATUS_0_CHOUT_CLASS7_WOFFSET                   0x0
#define HOST1X_SYNC_CH7_STATUS_0_CHOUT_CLASS7_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH7_STATUS_0_CHOUT_CLASS7_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH7_STATUS_0_CHOUT_CLASS7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH7_STATUS_0_CHOUT_CLASS7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CH7_STATUS_0_CTXSW_PENDING7_SHIFT                   _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_CH7_STATUS_0_CTXSW_PENDING7_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_CH7_STATUS_0_CTXSW_PENDING7_SHIFT)
#define HOST1X_SYNC_CH7_STATUS_0_CTXSW_PENDING7_RANGE                   31:31
#define HOST1X_SYNC_CH7_STATUS_0_CTXSW_PENDING7_WOFFSET                 0x0
#define HOST1X_SYNC_CH7_STATUS_0_CTXSW_PENDING7_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH7_STATUS_0_CTXSW_PENDING7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH7_STATUS_0_CTXSW_PENDING7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH7_STATUS_0_CTXSW_PENDING7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CH8_STATUS_0
#define HOST1X_SYNC_CH8_STATUS_0                        _MK_ADDR_CONST(0xc60)
#define HOST1X_SYNC_CH8_STATUS_0_SECURE                         0x0
#define HOST1X_SYNC_CH8_STATUS_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_CH8_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH8_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH8_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH8_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH8_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x83ff0000)
#define HOST1X_SYNC_CH8_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH8_STATUS_0_CHOUT_CLASS8_SHIFT                     _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CH8_STATUS_0_CHOUT_CLASS8_FIELD                     _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CH8_STATUS_0_CHOUT_CLASS8_SHIFT)
#define HOST1X_SYNC_CH8_STATUS_0_CHOUT_CLASS8_RANGE                     25:16
#define HOST1X_SYNC_CH8_STATUS_0_CHOUT_CLASS8_WOFFSET                   0x0
#define HOST1X_SYNC_CH8_STATUS_0_CHOUT_CLASS8_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH8_STATUS_0_CHOUT_CLASS8_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH8_STATUS_0_CHOUT_CLASS8_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH8_STATUS_0_CHOUT_CLASS8_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CH8_STATUS_0_CTXSW_PENDING8_SHIFT                   _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_CH8_STATUS_0_CTXSW_PENDING8_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_CH8_STATUS_0_CTXSW_PENDING8_SHIFT)
#define HOST1X_SYNC_CH8_STATUS_0_CTXSW_PENDING8_RANGE                   31:31
#define HOST1X_SYNC_CH8_STATUS_0_CTXSW_PENDING8_WOFFSET                 0x0
#define HOST1X_SYNC_CH8_STATUS_0_CTXSW_PENDING8_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH8_STATUS_0_CTXSW_PENDING8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH8_STATUS_0_CTXSW_PENDING8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH8_STATUS_0_CTXSW_PENDING8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CH9_STATUS_0
#define HOST1X_SYNC_CH9_STATUS_0                        _MK_ADDR_CONST(0xc64)
#define HOST1X_SYNC_CH9_STATUS_0_SECURE                         0x0
#define HOST1X_SYNC_CH9_STATUS_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_CH9_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH9_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH9_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH9_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH9_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x83ff0000)
#define HOST1X_SYNC_CH9_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH9_STATUS_0_CHOUT_CLASS9_SHIFT                     _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CH9_STATUS_0_CHOUT_CLASS9_FIELD                     _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CH9_STATUS_0_CHOUT_CLASS9_SHIFT)
#define HOST1X_SYNC_CH9_STATUS_0_CHOUT_CLASS9_RANGE                     25:16
#define HOST1X_SYNC_CH9_STATUS_0_CHOUT_CLASS9_WOFFSET                   0x0
#define HOST1X_SYNC_CH9_STATUS_0_CHOUT_CLASS9_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH9_STATUS_0_CHOUT_CLASS9_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH9_STATUS_0_CHOUT_CLASS9_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH9_STATUS_0_CHOUT_CLASS9_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CH9_STATUS_0_CTXSW_PENDING9_SHIFT                   _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_CH9_STATUS_0_CTXSW_PENDING9_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_CH9_STATUS_0_CTXSW_PENDING9_SHIFT)
#define HOST1X_SYNC_CH9_STATUS_0_CTXSW_PENDING9_RANGE                   31:31
#define HOST1X_SYNC_CH9_STATUS_0_CTXSW_PENDING9_WOFFSET                 0x0
#define HOST1X_SYNC_CH9_STATUS_0_CTXSW_PENDING9_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH9_STATUS_0_CTXSW_PENDING9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH9_STATUS_0_CTXSW_PENDING9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH9_STATUS_0_CTXSW_PENDING9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CH10_STATUS_0
#define HOST1X_SYNC_CH10_STATUS_0                       _MK_ADDR_CONST(0xc68)
#define HOST1X_SYNC_CH10_STATUS_0_SECURE                        0x0
#define HOST1X_SYNC_CH10_STATUS_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_CH10_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH10_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH10_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH10_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH10_STATUS_0_READ_MASK                     _MK_MASK_CONST(0x83ff0000)
#define HOST1X_SYNC_CH10_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH10_STATUS_0_CHOUT_CLASS10_SHIFT                   _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CH10_STATUS_0_CHOUT_CLASS10_FIELD                   _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CH10_STATUS_0_CHOUT_CLASS10_SHIFT)
#define HOST1X_SYNC_CH10_STATUS_0_CHOUT_CLASS10_RANGE                   25:16
#define HOST1X_SYNC_CH10_STATUS_0_CHOUT_CLASS10_WOFFSET                 0x0
#define HOST1X_SYNC_CH10_STATUS_0_CHOUT_CLASS10_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH10_STATUS_0_CHOUT_CLASS10_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH10_STATUS_0_CHOUT_CLASS10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH10_STATUS_0_CHOUT_CLASS10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CH10_STATUS_0_CTXSW_PENDING10_SHIFT                 _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_CH10_STATUS_0_CTXSW_PENDING10_FIELD                 _MK_FIELD_CONST(0x1, HOST1X_SYNC_CH10_STATUS_0_CTXSW_PENDING10_SHIFT)
#define HOST1X_SYNC_CH10_STATUS_0_CTXSW_PENDING10_RANGE                 31:31
#define HOST1X_SYNC_CH10_STATUS_0_CTXSW_PENDING10_WOFFSET                       0x0
#define HOST1X_SYNC_CH10_STATUS_0_CTXSW_PENDING10_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH10_STATUS_0_CTXSW_PENDING10_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH10_STATUS_0_CTXSW_PENDING10_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH10_STATUS_0_CTXSW_PENDING10_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CH11_STATUS_0
#define HOST1X_SYNC_CH11_STATUS_0                       _MK_ADDR_CONST(0xc6c)
#define HOST1X_SYNC_CH11_STATUS_0_SECURE                        0x0
#define HOST1X_SYNC_CH11_STATUS_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_CH11_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH11_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH11_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH11_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH11_STATUS_0_READ_MASK                     _MK_MASK_CONST(0x83ff0000)
#define HOST1X_SYNC_CH11_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH11_STATUS_0_CHOUT_CLASS11_SHIFT                   _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CH11_STATUS_0_CHOUT_CLASS11_FIELD                   _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CH11_STATUS_0_CHOUT_CLASS11_SHIFT)
#define HOST1X_SYNC_CH11_STATUS_0_CHOUT_CLASS11_RANGE                   25:16
#define HOST1X_SYNC_CH11_STATUS_0_CHOUT_CLASS11_WOFFSET                 0x0
#define HOST1X_SYNC_CH11_STATUS_0_CHOUT_CLASS11_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH11_STATUS_0_CHOUT_CLASS11_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH11_STATUS_0_CHOUT_CLASS11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH11_STATUS_0_CHOUT_CLASS11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CH11_STATUS_0_CTXSW_PENDING11_SHIFT                 _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_CH11_STATUS_0_CTXSW_PENDING11_FIELD                 _MK_FIELD_CONST(0x1, HOST1X_SYNC_CH11_STATUS_0_CTXSW_PENDING11_SHIFT)
#define HOST1X_SYNC_CH11_STATUS_0_CTXSW_PENDING11_RANGE                 31:31
#define HOST1X_SYNC_CH11_STATUS_0_CTXSW_PENDING11_WOFFSET                       0x0
#define HOST1X_SYNC_CH11_STATUS_0_CTXSW_PENDING11_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH11_STATUS_0_CTXSW_PENDING11_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH11_STATUS_0_CTXSW_PENDING11_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH11_STATUS_0_CTXSW_PENDING11_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 3184 [0xc70]

// Reserved address 3188 [0xc74]

// Reserved address 3192 [0xc78]

// Reserved address 3196 [0xc7c]

// Register HOST1X_SYNC_CBREAD0_0
#define HOST1X_SYNC_CBREAD0_0                   _MK_ADDR_CONST(0xc80)
#define HOST1X_SYNC_CBREAD0_0_SECURE                    0x0
#define HOST1X_SYNC_CBREAD0_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_CBREAD0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD0_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD0_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_CBREAD0_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD0_0_CBREAD0_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CBREAD0_0_CBREAD0_FIELD                     _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_CBREAD0_0_CBREAD0_SHIFT)
#define HOST1X_SYNC_CBREAD0_0_CBREAD0_RANGE                     31:0
#define HOST1X_SYNC_CBREAD0_0_CBREAD0_WOFFSET                   0x0
#define HOST1X_SYNC_CBREAD0_0_CBREAD0_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD0_0_CBREAD0_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD0_0_CBREAD0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD0_0_CBREAD0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CBREAD1_0
#define HOST1X_SYNC_CBREAD1_0                   _MK_ADDR_CONST(0xc84)
#define HOST1X_SYNC_CBREAD1_0_SECURE                    0x0
#define HOST1X_SYNC_CBREAD1_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_CBREAD1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD1_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD1_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_CBREAD1_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD1_0_CBREAD1_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CBREAD1_0_CBREAD1_FIELD                     _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_CBREAD1_0_CBREAD1_SHIFT)
#define HOST1X_SYNC_CBREAD1_0_CBREAD1_RANGE                     31:0
#define HOST1X_SYNC_CBREAD1_0_CBREAD1_WOFFSET                   0x0
#define HOST1X_SYNC_CBREAD1_0_CBREAD1_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD1_0_CBREAD1_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD1_0_CBREAD1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD1_0_CBREAD1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CBREAD2_0
#define HOST1X_SYNC_CBREAD2_0                   _MK_ADDR_CONST(0xc88)
#define HOST1X_SYNC_CBREAD2_0_SECURE                    0x0
#define HOST1X_SYNC_CBREAD2_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_CBREAD2_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD2_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD2_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_CBREAD2_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD2_0_CBREAD2_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CBREAD2_0_CBREAD2_FIELD                     _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_CBREAD2_0_CBREAD2_SHIFT)
#define HOST1X_SYNC_CBREAD2_0_CBREAD2_RANGE                     31:0
#define HOST1X_SYNC_CBREAD2_0_CBREAD2_WOFFSET                   0x0
#define HOST1X_SYNC_CBREAD2_0_CBREAD2_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD2_0_CBREAD2_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD2_0_CBREAD2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD2_0_CBREAD2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CBREAD3_0
#define HOST1X_SYNC_CBREAD3_0                   _MK_ADDR_CONST(0xc8c)
#define HOST1X_SYNC_CBREAD3_0_SECURE                    0x0
#define HOST1X_SYNC_CBREAD3_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_CBREAD3_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD3_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD3_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_CBREAD3_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD3_0_CBREAD3_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CBREAD3_0_CBREAD3_FIELD                     _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_CBREAD3_0_CBREAD3_SHIFT)
#define HOST1X_SYNC_CBREAD3_0_CBREAD3_RANGE                     31:0
#define HOST1X_SYNC_CBREAD3_0_CBREAD3_WOFFSET                   0x0
#define HOST1X_SYNC_CBREAD3_0_CBREAD3_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD3_0_CBREAD3_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD3_0_CBREAD3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD3_0_CBREAD3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CBREAD4_0
#define HOST1X_SYNC_CBREAD4_0                   _MK_ADDR_CONST(0xc90)
#define HOST1X_SYNC_CBREAD4_0_SECURE                    0x0
#define HOST1X_SYNC_CBREAD4_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_CBREAD4_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD4_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD4_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD4_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD4_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_CBREAD4_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD4_0_CBREAD4_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CBREAD4_0_CBREAD4_FIELD                     _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_CBREAD4_0_CBREAD4_SHIFT)
#define HOST1X_SYNC_CBREAD4_0_CBREAD4_RANGE                     31:0
#define HOST1X_SYNC_CBREAD4_0_CBREAD4_WOFFSET                   0x0
#define HOST1X_SYNC_CBREAD4_0_CBREAD4_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD4_0_CBREAD4_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD4_0_CBREAD4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD4_0_CBREAD4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CBREAD5_0
#define HOST1X_SYNC_CBREAD5_0                   _MK_ADDR_CONST(0xc94)
#define HOST1X_SYNC_CBREAD5_0_SECURE                    0x0
#define HOST1X_SYNC_CBREAD5_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_CBREAD5_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD5_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD5_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD5_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD5_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_CBREAD5_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD5_0_CBREAD5_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CBREAD5_0_CBREAD5_FIELD                     _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_CBREAD5_0_CBREAD5_SHIFT)
#define HOST1X_SYNC_CBREAD5_0_CBREAD5_RANGE                     31:0
#define HOST1X_SYNC_CBREAD5_0_CBREAD5_WOFFSET                   0x0
#define HOST1X_SYNC_CBREAD5_0_CBREAD5_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD5_0_CBREAD5_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD5_0_CBREAD5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD5_0_CBREAD5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CBREAD6_0
#define HOST1X_SYNC_CBREAD6_0                   _MK_ADDR_CONST(0xc98)
#define HOST1X_SYNC_CBREAD6_0_SECURE                    0x0
#define HOST1X_SYNC_CBREAD6_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_CBREAD6_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD6_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD6_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD6_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD6_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_CBREAD6_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD6_0_CBREAD6_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CBREAD6_0_CBREAD6_FIELD                     _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_CBREAD6_0_CBREAD6_SHIFT)
#define HOST1X_SYNC_CBREAD6_0_CBREAD6_RANGE                     31:0
#define HOST1X_SYNC_CBREAD6_0_CBREAD6_WOFFSET                   0x0
#define HOST1X_SYNC_CBREAD6_0_CBREAD6_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD6_0_CBREAD6_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD6_0_CBREAD6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD6_0_CBREAD6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CBREAD7_0
#define HOST1X_SYNC_CBREAD7_0                   _MK_ADDR_CONST(0xc9c)
#define HOST1X_SYNC_CBREAD7_0_SECURE                    0x0
#define HOST1X_SYNC_CBREAD7_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_CBREAD7_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD7_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD7_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD7_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD7_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_CBREAD7_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD7_0_CBREAD7_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CBREAD7_0_CBREAD7_FIELD                     _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_CBREAD7_0_CBREAD7_SHIFT)
#define HOST1X_SYNC_CBREAD7_0_CBREAD7_RANGE                     31:0
#define HOST1X_SYNC_CBREAD7_0_CBREAD7_WOFFSET                   0x0
#define HOST1X_SYNC_CBREAD7_0_CBREAD7_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD7_0_CBREAD7_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD7_0_CBREAD7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD7_0_CBREAD7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CBREAD8_0
#define HOST1X_SYNC_CBREAD8_0                   _MK_ADDR_CONST(0xca0)
#define HOST1X_SYNC_CBREAD8_0_SECURE                    0x0
#define HOST1X_SYNC_CBREAD8_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_CBREAD8_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD8_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD8_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD8_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD8_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_CBREAD8_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD8_0_CBREAD8_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CBREAD8_0_CBREAD8_FIELD                     _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_CBREAD8_0_CBREAD8_SHIFT)
#define HOST1X_SYNC_CBREAD8_0_CBREAD8_RANGE                     31:0
#define HOST1X_SYNC_CBREAD8_0_CBREAD8_WOFFSET                   0x0
#define HOST1X_SYNC_CBREAD8_0_CBREAD8_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD8_0_CBREAD8_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD8_0_CBREAD8_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD8_0_CBREAD8_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CBREAD9_0
#define HOST1X_SYNC_CBREAD9_0                   _MK_ADDR_CONST(0xca4)
#define HOST1X_SYNC_CBREAD9_0_SECURE                    0x0
#define HOST1X_SYNC_CBREAD9_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_CBREAD9_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD9_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD9_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD9_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD9_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_CBREAD9_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD9_0_CBREAD9_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CBREAD9_0_CBREAD9_FIELD                     _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_CBREAD9_0_CBREAD9_SHIFT)
#define HOST1X_SYNC_CBREAD9_0_CBREAD9_RANGE                     31:0
#define HOST1X_SYNC_CBREAD9_0_CBREAD9_WOFFSET                   0x0
#define HOST1X_SYNC_CBREAD9_0_CBREAD9_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD9_0_CBREAD9_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD9_0_CBREAD9_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD9_0_CBREAD9_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CBREAD10_0
#define HOST1X_SYNC_CBREAD10_0                  _MK_ADDR_CONST(0xca8)
#define HOST1X_SYNC_CBREAD10_0_SECURE                   0x0
#define HOST1X_SYNC_CBREAD10_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_CBREAD10_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD10_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD10_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD10_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD10_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_CBREAD10_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD10_0_CBREAD10_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CBREAD10_0_CBREAD10_FIELD                   _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_CBREAD10_0_CBREAD10_SHIFT)
#define HOST1X_SYNC_CBREAD10_0_CBREAD10_RANGE                   31:0
#define HOST1X_SYNC_CBREAD10_0_CBREAD10_WOFFSET                 0x0
#define HOST1X_SYNC_CBREAD10_0_CBREAD10_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD10_0_CBREAD10_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD10_0_CBREAD10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD10_0_CBREAD10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CBREAD11_0
#define HOST1X_SYNC_CBREAD11_0                  _MK_ADDR_CONST(0xcac)
#define HOST1X_SYNC_CBREAD11_0_SECURE                   0x0
#define HOST1X_SYNC_CBREAD11_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_CBREAD11_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD11_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD11_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD11_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD11_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_CBREAD11_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD11_0_CBREAD11_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CBREAD11_0_CBREAD11_FIELD                   _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_CBREAD11_0_CBREAD11_SHIFT)
#define HOST1X_SYNC_CBREAD11_0_CBREAD11_RANGE                   31:0
#define HOST1X_SYNC_CBREAD11_0_CBREAD11_WOFFSET                 0x0
#define HOST1X_SYNC_CBREAD11_0_CBREAD11_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD11_0_CBREAD11_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD11_0_CBREAD11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD11_0_CBREAD11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Reserved address 3248 [0xcb0]

// Reserved address 3252 [0xcb4]

// Reserved address 3256 [0xcb8]

// Reserved address 3260 [0xcbc]

// Register HOST1X_SYNC_CBSTAT0_0
#define HOST1X_SYNC_CBSTAT0_0                   _MK_ADDR_CONST(0xcc0)
#define HOST1X_SYNC_CBSTAT0_0_SECURE                    0x0
#define HOST1X_SYNC_CBSTAT0_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_CBSTAT0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT0_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT0_0_READ_MASK                         _MK_MASK_CONST(0x3ffffff)
#define HOST1X_SYNC_CBSTAT0_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT0_0_CBOFFSET0_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CBSTAT0_0_CBOFFSET0_FIELD                   _MK_FIELD_CONST(0xffff, HOST1X_SYNC_CBSTAT0_0_CBOFFSET0_SHIFT)
#define HOST1X_SYNC_CBSTAT0_0_CBOFFSET0_RANGE                   15:0
#define HOST1X_SYNC_CBSTAT0_0_CBOFFSET0_WOFFSET                 0x0
#define HOST1X_SYNC_CBSTAT0_0_CBOFFSET0_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT0_0_CBOFFSET0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT0_0_CBOFFSET0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT0_0_CBOFFSET0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CBSTAT0_0_CBCLASS0_SHIFT                    _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CBSTAT0_0_CBCLASS0_FIELD                    _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CBSTAT0_0_CBCLASS0_SHIFT)
#define HOST1X_SYNC_CBSTAT0_0_CBCLASS0_RANGE                    25:16
#define HOST1X_SYNC_CBSTAT0_0_CBCLASS0_WOFFSET                  0x0
#define HOST1X_SYNC_CBSTAT0_0_CBCLASS0_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT0_0_CBCLASS0_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT0_0_CBCLASS0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT0_0_CBCLASS0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CBSTAT1_0
#define HOST1X_SYNC_CBSTAT1_0                   _MK_ADDR_CONST(0xcc4)
#define HOST1X_SYNC_CBSTAT1_0_SECURE                    0x0
#define HOST1X_SYNC_CBSTAT1_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_CBSTAT1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT1_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT1_0_READ_MASK                         _MK_MASK_CONST(0x3ffffff)
#define HOST1X_SYNC_CBSTAT1_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT1_0_CBOFFSET1_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CBSTAT1_0_CBOFFSET1_FIELD                   _MK_FIELD_CONST(0xffff, HOST1X_SYNC_CBSTAT1_0_CBOFFSET1_SHIFT)
#define HOST1X_SYNC_CBSTAT1_0_CBOFFSET1_RANGE                   15:0
#define HOST1X_SYNC_CBSTAT1_0_CBOFFSET1_WOFFSET                 0x0
#define HOST1X_SYNC_CBSTAT1_0_CBOFFSET1_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT1_0_CBOFFSET1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT1_0_CBOFFSET1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT1_0_CBOFFSET1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CBSTAT1_0_CBCLASS1_SHIFT                    _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CBSTAT1_0_CBCLASS1_FIELD                    _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CBSTAT1_0_CBCLASS1_SHIFT)
#define HOST1X_SYNC_CBSTAT1_0_CBCLASS1_RANGE                    25:16
#define HOST1X_SYNC_CBSTAT1_0_CBCLASS1_WOFFSET                  0x0
#define HOST1X_SYNC_CBSTAT1_0_CBCLASS1_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT1_0_CBCLASS1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT1_0_CBCLASS1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT1_0_CBCLASS1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CBSTAT2_0
#define HOST1X_SYNC_CBSTAT2_0                   _MK_ADDR_CONST(0xcc8)
#define HOST1X_SYNC_CBSTAT2_0_SECURE                    0x0
#define HOST1X_SYNC_CBSTAT2_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_CBSTAT2_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT2_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT2_0_READ_MASK                         _MK_MASK_CONST(0x3ffffff)
#define HOST1X_SYNC_CBSTAT2_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT2_0_CBOFFSET2_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CBSTAT2_0_CBOFFSET2_FIELD                   _MK_FIELD_CONST(0xffff, HOST1X_SYNC_CBSTAT2_0_CBOFFSET2_SHIFT)
#define HOST1X_SYNC_CBSTAT2_0_CBOFFSET2_RANGE                   15:0
#define HOST1X_SYNC_CBSTAT2_0_CBOFFSET2_WOFFSET                 0x0
#define HOST1X_SYNC_CBSTAT2_0_CBOFFSET2_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT2_0_CBOFFSET2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT2_0_CBOFFSET2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT2_0_CBOFFSET2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CBSTAT2_0_CBCLASS2_SHIFT                    _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CBSTAT2_0_CBCLASS2_FIELD                    _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CBSTAT2_0_CBCLASS2_SHIFT)
#define HOST1X_SYNC_CBSTAT2_0_CBCLASS2_RANGE                    25:16
#define HOST1X_SYNC_CBSTAT2_0_CBCLASS2_WOFFSET                  0x0
#define HOST1X_SYNC_CBSTAT2_0_CBCLASS2_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT2_0_CBCLASS2_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT2_0_CBCLASS2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT2_0_CBCLASS2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CBSTAT3_0
#define HOST1X_SYNC_CBSTAT3_0                   _MK_ADDR_CONST(0xccc)
#define HOST1X_SYNC_CBSTAT3_0_SECURE                    0x0
#define HOST1X_SYNC_CBSTAT3_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_CBSTAT3_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT3_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT3_0_READ_MASK                         _MK_MASK_CONST(0x3ffffff)
#define HOST1X_SYNC_CBSTAT3_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT3_0_CBOFFSET3_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CBSTAT3_0_CBOFFSET3_FIELD                   _MK_FIELD_CONST(0xffff, HOST1X_SYNC_CBSTAT3_0_CBOFFSET3_SHIFT)
#define HOST1X_SYNC_CBSTAT3_0_CBOFFSET3_RANGE                   15:0
#define HOST1X_SYNC_CBSTAT3_0_CBOFFSET3_WOFFSET                 0x0
#define HOST1X_SYNC_CBSTAT3_0_CBOFFSET3_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT3_0_CBOFFSET3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT3_0_CBOFFSET3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT3_0_CBOFFSET3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CBSTAT3_0_CBCLASS3_SHIFT                    _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CBSTAT3_0_CBCLASS3_FIELD                    _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CBSTAT3_0_CBCLASS3_SHIFT)
#define HOST1X_SYNC_CBSTAT3_0_CBCLASS3_RANGE                    25:16
#define HOST1X_SYNC_CBSTAT3_0_CBCLASS3_WOFFSET                  0x0
#define HOST1X_SYNC_CBSTAT3_0_CBCLASS3_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT3_0_CBCLASS3_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT3_0_CBCLASS3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT3_0_CBCLASS3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CBSTAT4_0
#define HOST1X_SYNC_CBSTAT4_0                   _MK_ADDR_CONST(0xcd0)
#define HOST1X_SYNC_CBSTAT4_0_SECURE                    0x0
#define HOST1X_SYNC_CBSTAT4_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_CBSTAT4_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT4_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT4_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT4_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT4_0_READ_MASK                         _MK_MASK_CONST(0x3ffffff)
#define HOST1X_SYNC_CBSTAT4_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT4_0_CBOFFSET4_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CBSTAT4_0_CBOFFSET4_FIELD                   _MK_FIELD_CONST(0xffff, HOST1X_SYNC_CBSTAT4_0_CBOFFSET4_SHIFT)
#define HOST1X_SYNC_CBSTAT4_0_CBOFFSET4_RANGE                   15:0
#define HOST1X_SYNC_CBSTAT4_0_CBOFFSET4_WOFFSET                 0x0
#define HOST1X_SYNC_CBSTAT4_0_CBOFFSET4_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT4_0_CBOFFSET4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT4_0_CBOFFSET4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT4_0_CBOFFSET4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CBSTAT4_0_CBCLASS4_SHIFT                    _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CBSTAT4_0_CBCLASS4_FIELD                    _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CBSTAT4_0_CBCLASS4_SHIFT)
#define HOST1X_SYNC_CBSTAT4_0_CBCLASS4_RANGE                    25:16
#define HOST1X_SYNC_CBSTAT4_0_CBCLASS4_WOFFSET                  0x0
#define HOST1X_SYNC_CBSTAT4_0_CBCLASS4_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT4_0_CBCLASS4_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT4_0_CBCLASS4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT4_0_CBCLASS4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CBSTAT5_0
#define HOST1X_SYNC_CBSTAT5_0                   _MK_ADDR_CONST(0xcd4)
#define HOST1X_SYNC_CBSTAT5_0_SECURE                    0x0
#define HOST1X_SYNC_CBSTAT5_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_CBSTAT5_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT5_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT5_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT5_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT5_0_READ_MASK                         _MK_MASK_CONST(0x3ffffff)
#define HOST1X_SYNC_CBSTAT5_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT5_0_CBOFFSET5_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CBSTAT5_0_CBOFFSET5_FIELD                   _MK_FIELD_CONST(0xffff, HOST1X_SYNC_CBSTAT5_0_CBOFFSET5_SHIFT)
#define HOST1X_SYNC_CBSTAT5_0_CBOFFSET5_RANGE                   15:0
#define HOST1X_SYNC_CBSTAT5_0_CBOFFSET5_WOFFSET                 0x0
#define HOST1X_SYNC_CBSTAT5_0_CBOFFSET5_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT5_0_CBOFFSET5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT5_0_CBOFFSET5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT5_0_CBOFFSET5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CBSTAT5_0_CBCLASS5_SHIFT                    _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CBSTAT5_0_CBCLASS5_FIELD                    _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CBSTAT5_0_CBCLASS5_SHIFT)
#define HOST1X_SYNC_CBSTAT5_0_CBCLASS5_RANGE                    25:16
#define HOST1X_SYNC_CBSTAT5_0_CBCLASS5_WOFFSET                  0x0
#define HOST1X_SYNC_CBSTAT5_0_CBCLASS5_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT5_0_CBCLASS5_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT5_0_CBCLASS5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT5_0_CBCLASS5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CBSTAT6_0
#define HOST1X_SYNC_CBSTAT6_0                   _MK_ADDR_CONST(0xcd8)
#define HOST1X_SYNC_CBSTAT6_0_SECURE                    0x0
#define HOST1X_SYNC_CBSTAT6_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_CBSTAT6_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT6_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT6_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT6_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT6_0_READ_MASK                         _MK_MASK_CONST(0x3ffffff)
#define HOST1X_SYNC_CBSTAT6_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT6_0_CBOFFSET6_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CBSTAT6_0_CBOFFSET6_FIELD                   _MK_FIELD_CONST(0xffff, HOST1X_SYNC_CBSTAT6_0_CBOFFSET6_SHIFT)
#define HOST1X_SYNC_CBSTAT6_0_CBOFFSET6_RANGE                   15:0
#define HOST1X_SYNC_CBSTAT6_0_CBOFFSET6_WOFFSET                 0x0
#define HOST1X_SYNC_CBSTAT6_0_CBOFFSET6_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT6_0_CBOFFSET6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT6_0_CBOFFSET6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT6_0_CBOFFSET6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CBSTAT6_0_CBCLASS6_SHIFT                    _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CBSTAT6_0_CBCLASS6_FIELD                    _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CBSTAT6_0_CBCLASS6_SHIFT)
#define HOST1X_SYNC_CBSTAT6_0_CBCLASS6_RANGE                    25:16
#define HOST1X_SYNC_CBSTAT6_0_CBCLASS6_WOFFSET                  0x0
#define HOST1X_SYNC_CBSTAT6_0_CBCLASS6_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT6_0_CBCLASS6_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT6_0_CBCLASS6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT6_0_CBCLASS6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CBSTAT7_0
#define HOST1X_SYNC_CBSTAT7_0                   _MK_ADDR_CONST(0xcdc)
#define HOST1X_SYNC_CBSTAT7_0_SECURE                    0x0
#define HOST1X_SYNC_CBSTAT7_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_CBSTAT7_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT7_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT7_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT7_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT7_0_READ_MASK                         _MK_MASK_CONST(0x3ffffff)
#define HOST1X_SYNC_CBSTAT7_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT7_0_CBOFFSET7_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CBSTAT7_0_CBOFFSET7_FIELD                   _MK_FIELD_CONST(0xffff, HOST1X_SYNC_CBSTAT7_0_CBOFFSET7_SHIFT)
#define HOST1X_SYNC_CBSTAT7_0_CBOFFSET7_RANGE                   15:0
#define HOST1X_SYNC_CBSTAT7_0_CBOFFSET7_WOFFSET                 0x0
#define HOST1X_SYNC_CBSTAT7_0_CBOFFSET7_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT7_0_CBOFFSET7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT7_0_CBOFFSET7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT7_0_CBOFFSET7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CBSTAT7_0_CBCLASS7_SHIFT                    _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CBSTAT7_0_CBCLASS7_FIELD                    _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CBSTAT7_0_CBCLASS7_SHIFT)
#define HOST1X_SYNC_CBSTAT7_0_CBCLASS7_RANGE                    25:16
#define HOST1X_SYNC_CBSTAT7_0_CBCLASS7_WOFFSET                  0x0
#define HOST1X_SYNC_CBSTAT7_0_CBCLASS7_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT7_0_CBCLASS7_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT7_0_CBCLASS7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT7_0_CBCLASS7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CBSTAT8_0
#define HOST1X_SYNC_CBSTAT8_0                   _MK_ADDR_CONST(0xce0)
#define HOST1X_SYNC_CBSTAT8_0_SECURE                    0x0
#define HOST1X_SYNC_CBSTAT8_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_CBSTAT8_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT8_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT8_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT8_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT8_0_READ_MASK                         _MK_MASK_CONST(0x3ffffff)
#define HOST1X_SYNC_CBSTAT8_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT8_0_CBOFFSET8_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CBSTAT8_0_CBOFFSET8_FIELD                   _MK_FIELD_CONST(0xffff, HOST1X_SYNC_CBSTAT8_0_CBOFFSET8_SHIFT)
#define HOST1X_SYNC_CBSTAT8_0_CBOFFSET8_RANGE                   15:0
#define HOST1X_SYNC_CBSTAT8_0_CBOFFSET8_WOFFSET                 0x0
#define HOST1X_SYNC_CBSTAT8_0_CBOFFSET8_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT8_0_CBOFFSET8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT8_0_CBOFFSET8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT8_0_CBOFFSET8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CBSTAT8_0_CBCLASS8_SHIFT                    _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CBSTAT8_0_CBCLASS8_FIELD                    _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CBSTAT8_0_CBCLASS8_SHIFT)
#define HOST1X_SYNC_CBSTAT8_0_CBCLASS8_RANGE                    25:16
#define HOST1X_SYNC_CBSTAT8_0_CBCLASS8_WOFFSET                  0x0
#define HOST1X_SYNC_CBSTAT8_0_CBCLASS8_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT8_0_CBCLASS8_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT8_0_CBCLASS8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT8_0_CBCLASS8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CBSTAT9_0
#define HOST1X_SYNC_CBSTAT9_0                   _MK_ADDR_CONST(0xce4)
#define HOST1X_SYNC_CBSTAT9_0_SECURE                    0x0
#define HOST1X_SYNC_CBSTAT9_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_CBSTAT9_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT9_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT9_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT9_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT9_0_READ_MASK                         _MK_MASK_CONST(0x3ffffff)
#define HOST1X_SYNC_CBSTAT9_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT9_0_CBOFFSET9_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CBSTAT9_0_CBOFFSET9_FIELD                   _MK_FIELD_CONST(0xffff, HOST1X_SYNC_CBSTAT9_0_CBOFFSET9_SHIFT)
#define HOST1X_SYNC_CBSTAT9_0_CBOFFSET9_RANGE                   15:0
#define HOST1X_SYNC_CBSTAT9_0_CBOFFSET9_WOFFSET                 0x0
#define HOST1X_SYNC_CBSTAT9_0_CBOFFSET9_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT9_0_CBOFFSET9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT9_0_CBOFFSET9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT9_0_CBOFFSET9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CBSTAT9_0_CBCLASS9_SHIFT                    _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CBSTAT9_0_CBCLASS9_FIELD                    _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CBSTAT9_0_CBCLASS9_SHIFT)
#define HOST1X_SYNC_CBSTAT9_0_CBCLASS9_RANGE                    25:16
#define HOST1X_SYNC_CBSTAT9_0_CBCLASS9_WOFFSET                  0x0
#define HOST1X_SYNC_CBSTAT9_0_CBCLASS9_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT9_0_CBCLASS9_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT9_0_CBCLASS9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT9_0_CBCLASS9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CBSTAT10_0
#define HOST1X_SYNC_CBSTAT10_0                  _MK_ADDR_CONST(0xce8)
#define HOST1X_SYNC_CBSTAT10_0_SECURE                   0x0
#define HOST1X_SYNC_CBSTAT10_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_CBSTAT10_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT10_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT10_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT10_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT10_0_READ_MASK                        _MK_MASK_CONST(0x3ffffff)
#define HOST1X_SYNC_CBSTAT10_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT10_0_CBOFFSET10_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CBSTAT10_0_CBOFFSET10_FIELD                 _MK_FIELD_CONST(0xffff, HOST1X_SYNC_CBSTAT10_0_CBOFFSET10_SHIFT)
#define HOST1X_SYNC_CBSTAT10_0_CBOFFSET10_RANGE                 15:0
#define HOST1X_SYNC_CBSTAT10_0_CBOFFSET10_WOFFSET                       0x0
#define HOST1X_SYNC_CBSTAT10_0_CBOFFSET10_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT10_0_CBOFFSET10_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT10_0_CBOFFSET10_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT10_0_CBOFFSET10_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CBSTAT10_0_CBCLASS10_SHIFT                  _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CBSTAT10_0_CBCLASS10_FIELD                  _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CBSTAT10_0_CBCLASS10_SHIFT)
#define HOST1X_SYNC_CBSTAT10_0_CBCLASS10_RANGE                  25:16
#define HOST1X_SYNC_CBSTAT10_0_CBCLASS10_WOFFSET                        0x0
#define HOST1X_SYNC_CBSTAT10_0_CBCLASS10_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT10_0_CBCLASS10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT10_0_CBCLASS10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT10_0_CBCLASS10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CBSTAT11_0
#define HOST1X_SYNC_CBSTAT11_0                  _MK_ADDR_CONST(0xcec)
#define HOST1X_SYNC_CBSTAT11_0_SECURE                   0x0
#define HOST1X_SYNC_CBSTAT11_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_CBSTAT11_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT11_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT11_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT11_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT11_0_READ_MASK                        _MK_MASK_CONST(0x3ffffff)
#define HOST1X_SYNC_CBSTAT11_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT11_0_CBOFFSET11_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CBSTAT11_0_CBOFFSET11_FIELD                 _MK_FIELD_CONST(0xffff, HOST1X_SYNC_CBSTAT11_0_CBOFFSET11_SHIFT)
#define HOST1X_SYNC_CBSTAT11_0_CBOFFSET11_RANGE                 15:0
#define HOST1X_SYNC_CBSTAT11_0_CBOFFSET11_WOFFSET                       0x0
#define HOST1X_SYNC_CBSTAT11_0_CBOFFSET11_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT11_0_CBOFFSET11_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT11_0_CBOFFSET11_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT11_0_CBOFFSET11_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CBSTAT11_0_CBCLASS11_SHIFT                  _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CBSTAT11_0_CBCLASS11_FIELD                  _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CBSTAT11_0_CBCLASS11_SHIFT)
#define HOST1X_SYNC_CBSTAT11_0_CBCLASS11_RANGE                  25:16
#define HOST1X_SYNC_CBSTAT11_0_CBCLASS11_WOFFSET                        0x0
#define HOST1X_SYNC_CBSTAT11_0_CBCLASS11_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT11_0_CBCLASS11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT11_0_CBCLASS11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT11_0_CBCLASS11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Reserved address 3312 [0xcf0]

// Reserved address 3316 [0xcf4]

// Reserved address 3320 [0xcf8]

// Reserved address 3324 [0xcfc]

// Register HOST1X_SYNC_HWLOCK0_0
#define HOST1X_SYNC_HWLOCK0_0                   _MK_ADDR_CONST(0xd00)
#define HOST1X_SYNC_HWLOCK0_0_SECURE                    0x0
#define HOST1X_SYNC_HWLOCK0_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_HWLOCK0_0_RESET_VAL                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK0_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK0_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK0_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK0_0_HWLOCK0_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_HWLOCK0_0_HWLOCK0_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_HWLOCK0_0_HWLOCK0_SHIFT)
#define HOST1X_SYNC_HWLOCK0_0_HWLOCK0_RANGE                     0:0
#define HOST1X_SYNC_HWLOCK0_0_HWLOCK0_WOFFSET                   0x0
#define HOST1X_SYNC_HWLOCK0_0_HWLOCK0_DEFAULT                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK0_0_HWLOCK0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK0_0_HWLOCK0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK0_0_HWLOCK0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_HWLOCK1_0
#define HOST1X_SYNC_HWLOCK1_0                   _MK_ADDR_CONST(0xd04)
#define HOST1X_SYNC_HWLOCK1_0_SECURE                    0x0
#define HOST1X_SYNC_HWLOCK1_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_HWLOCK1_0_RESET_VAL                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK1_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK1_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK1_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK1_0_HWLOCK1_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_HWLOCK1_0_HWLOCK1_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_HWLOCK1_0_HWLOCK1_SHIFT)
#define HOST1X_SYNC_HWLOCK1_0_HWLOCK1_RANGE                     0:0
#define HOST1X_SYNC_HWLOCK1_0_HWLOCK1_WOFFSET                   0x0
#define HOST1X_SYNC_HWLOCK1_0_HWLOCK1_DEFAULT                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK1_0_HWLOCK1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK1_0_HWLOCK1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK1_0_HWLOCK1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_HWLOCK2_0
#define HOST1X_SYNC_HWLOCK2_0                   _MK_ADDR_CONST(0xd08)
#define HOST1X_SYNC_HWLOCK2_0_SECURE                    0x0
#define HOST1X_SYNC_HWLOCK2_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_HWLOCK2_0_RESET_VAL                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK2_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK2_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK2_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK2_0_HWLOCK2_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_HWLOCK2_0_HWLOCK2_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_HWLOCK2_0_HWLOCK2_SHIFT)
#define HOST1X_SYNC_HWLOCK2_0_HWLOCK2_RANGE                     0:0
#define HOST1X_SYNC_HWLOCK2_0_HWLOCK2_WOFFSET                   0x0
#define HOST1X_SYNC_HWLOCK2_0_HWLOCK2_DEFAULT                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK2_0_HWLOCK2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK2_0_HWLOCK2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK2_0_HWLOCK2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_HWLOCK3_0
#define HOST1X_SYNC_HWLOCK3_0                   _MK_ADDR_CONST(0xd0c)
#define HOST1X_SYNC_HWLOCK3_0_SECURE                    0x0
#define HOST1X_SYNC_HWLOCK3_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_HWLOCK3_0_RESET_VAL                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK3_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK3_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK3_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK3_0_HWLOCK3_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_HWLOCK3_0_HWLOCK3_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_HWLOCK3_0_HWLOCK3_SHIFT)
#define HOST1X_SYNC_HWLOCK3_0_HWLOCK3_RANGE                     0:0
#define HOST1X_SYNC_HWLOCK3_0_HWLOCK3_WOFFSET                   0x0
#define HOST1X_SYNC_HWLOCK3_0_HWLOCK3_DEFAULT                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK3_0_HWLOCK3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK3_0_HWLOCK3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK3_0_HWLOCK3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_HWLOCK4_0
#define HOST1X_SYNC_HWLOCK4_0                   _MK_ADDR_CONST(0xd10)
#define HOST1X_SYNC_HWLOCK4_0_SECURE                    0x0
#define HOST1X_SYNC_HWLOCK4_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_HWLOCK4_0_RESET_VAL                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK4_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK4_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK4_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK4_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK4_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK4_0_HWLOCK4_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_HWLOCK4_0_HWLOCK4_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_HWLOCK4_0_HWLOCK4_SHIFT)
#define HOST1X_SYNC_HWLOCK4_0_HWLOCK4_RANGE                     0:0
#define HOST1X_SYNC_HWLOCK4_0_HWLOCK4_WOFFSET                   0x0
#define HOST1X_SYNC_HWLOCK4_0_HWLOCK4_DEFAULT                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK4_0_HWLOCK4_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK4_0_HWLOCK4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK4_0_HWLOCK4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_HWLOCK5_0
#define HOST1X_SYNC_HWLOCK5_0                   _MK_ADDR_CONST(0xd14)
#define HOST1X_SYNC_HWLOCK5_0_SECURE                    0x0
#define HOST1X_SYNC_HWLOCK5_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_HWLOCK5_0_RESET_VAL                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK5_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK5_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK5_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK5_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK5_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK5_0_HWLOCK5_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_HWLOCK5_0_HWLOCK5_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_HWLOCK5_0_HWLOCK5_SHIFT)
#define HOST1X_SYNC_HWLOCK5_0_HWLOCK5_RANGE                     0:0
#define HOST1X_SYNC_HWLOCK5_0_HWLOCK5_WOFFSET                   0x0
#define HOST1X_SYNC_HWLOCK5_0_HWLOCK5_DEFAULT                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK5_0_HWLOCK5_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK5_0_HWLOCK5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK5_0_HWLOCK5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_HWLOCK6_0
#define HOST1X_SYNC_HWLOCK6_0                   _MK_ADDR_CONST(0xd18)
#define HOST1X_SYNC_HWLOCK6_0_SECURE                    0x0
#define HOST1X_SYNC_HWLOCK6_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_HWLOCK6_0_RESET_VAL                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK6_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK6_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK6_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK6_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK6_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK6_0_HWLOCK6_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_HWLOCK6_0_HWLOCK6_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_HWLOCK6_0_HWLOCK6_SHIFT)
#define HOST1X_SYNC_HWLOCK6_0_HWLOCK6_RANGE                     0:0
#define HOST1X_SYNC_HWLOCK6_0_HWLOCK6_WOFFSET                   0x0
#define HOST1X_SYNC_HWLOCK6_0_HWLOCK6_DEFAULT                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK6_0_HWLOCK6_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK6_0_HWLOCK6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK6_0_HWLOCK6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_HWLOCK7_0
#define HOST1X_SYNC_HWLOCK7_0                   _MK_ADDR_CONST(0xd1c)
#define HOST1X_SYNC_HWLOCK7_0_SECURE                    0x0
#define HOST1X_SYNC_HWLOCK7_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_HWLOCK7_0_RESET_VAL                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK7_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK7_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK7_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK7_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK7_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK7_0_HWLOCK7_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_HWLOCK7_0_HWLOCK7_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_HWLOCK7_0_HWLOCK7_SHIFT)
#define HOST1X_SYNC_HWLOCK7_0_HWLOCK7_RANGE                     0:0
#define HOST1X_SYNC_HWLOCK7_0_HWLOCK7_WOFFSET                   0x0
#define HOST1X_SYNC_HWLOCK7_0_HWLOCK7_DEFAULT                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK7_0_HWLOCK7_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK7_0_HWLOCK7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK7_0_HWLOCK7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_HWLOCK8_0
#define HOST1X_SYNC_HWLOCK8_0                   _MK_ADDR_CONST(0xd20)
#define HOST1X_SYNC_HWLOCK8_0_SECURE                    0x0
#define HOST1X_SYNC_HWLOCK8_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_HWLOCK8_0_RESET_VAL                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK8_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK8_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK8_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK8_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK8_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK8_0_HWLOCK8_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_HWLOCK8_0_HWLOCK8_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_HWLOCK8_0_HWLOCK8_SHIFT)
#define HOST1X_SYNC_HWLOCK8_0_HWLOCK8_RANGE                     0:0
#define HOST1X_SYNC_HWLOCK8_0_HWLOCK8_WOFFSET                   0x0
#define HOST1X_SYNC_HWLOCK8_0_HWLOCK8_DEFAULT                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK8_0_HWLOCK8_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK8_0_HWLOCK8_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK8_0_HWLOCK8_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_HWLOCK9_0
#define HOST1X_SYNC_HWLOCK9_0                   _MK_ADDR_CONST(0xd24)
#define HOST1X_SYNC_HWLOCK9_0_SECURE                    0x0
#define HOST1X_SYNC_HWLOCK9_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_HWLOCK9_0_RESET_VAL                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK9_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK9_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK9_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK9_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK9_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK9_0_HWLOCK9_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_HWLOCK9_0_HWLOCK9_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_HWLOCK9_0_HWLOCK9_SHIFT)
#define HOST1X_SYNC_HWLOCK9_0_HWLOCK9_RANGE                     0:0
#define HOST1X_SYNC_HWLOCK9_0_HWLOCK9_WOFFSET                   0x0
#define HOST1X_SYNC_HWLOCK9_0_HWLOCK9_DEFAULT                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK9_0_HWLOCK9_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK9_0_HWLOCK9_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK9_0_HWLOCK9_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_HWLOCK10_0
#define HOST1X_SYNC_HWLOCK10_0                  _MK_ADDR_CONST(0xd28)
#define HOST1X_SYNC_HWLOCK10_0_SECURE                   0x0
#define HOST1X_SYNC_HWLOCK10_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_HWLOCK10_0_RESET_VAL                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK10_0_RESET_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK10_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK10_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK10_0_READ_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK10_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK10_0_HWLOCK10_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_HWLOCK10_0_HWLOCK10_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_HWLOCK10_0_HWLOCK10_SHIFT)
#define HOST1X_SYNC_HWLOCK10_0_HWLOCK10_RANGE                   0:0
#define HOST1X_SYNC_HWLOCK10_0_HWLOCK10_WOFFSET                 0x0
#define HOST1X_SYNC_HWLOCK10_0_HWLOCK10_DEFAULT                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK10_0_HWLOCK10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK10_0_HWLOCK10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK10_0_HWLOCK10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_HWLOCK11_0
#define HOST1X_SYNC_HWLOCK11_0                  _MK_ADDR_CONST(0xd2c)
#define HOST1X_SYNC_HWLOCK11_0_SECURE                   0x0
#define HOST1X_SYNC_HWLOCK11_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_HWLOCK11_0_RESET_VAL                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK11_0_RESET_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK11_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK11_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK11_0_READ_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK11_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK11_0_HWLOCK11_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_HWLOCK11_0_HWLOCK11_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_HWLOCK11_0_HWLOCK11_SHIFT)
#define HOST1X_SYNC_HWLOCK11_0_HWLOCK11_RANGE                   0:0
#define HOST1X_SYNC_HWLOCK11_0_HWLOCK11_WOFFSET                 0x0
#define HOST1X_SYNC_HWLOCK11_0_HWLOCK11_DEFAULT                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK11_0_HWLOCK11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK11_0_HWLOCK11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK11_0_HWLOCK11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Reserved address 3376 [0xd30]

// Reserved address 3380 [0xd34]

// Reserved address 3384 [0xd38]

// Reserved address 3388 [0xd3c]

// Reserved address 3392 [0xd40]

// Reserved address 3396 [0xd44]

// Reserved address 3400 [0xd48]

// Reserved address 3404 [0xd4c]

// Reserved address 3408 [0xd50]

// Reserved address 3412 [0xd54]

// Reserved address 3416 [0xd58]

// Reserved address 3420 [0xd5c]

// Reserved address 3424 [0xd60]

// Reserved address 3428 [0xd64]

// Reserved address 3432 [0xd68]

// Reserved address 3436 [0xd6c]

// Reserved address 3440 [0xd70]

// Reserved address 3444 [0xd74]

// Reserved address 3448 [0xd78]

// Reserved address 3452 [0xd7c]

// Reserved address 3456 [0xd80]

// Reserved address 3460 [0xd84]

// Reserved address 3464 [0xd88]

// Reserved address 3468 [0xd8c]

// Reserved address 3472 [0xd90]

// Reserved address 3476 [0xd94]

// Reserved address 3480 [0xd98]

// Reserved address 3484 [0xd9c]

// Reserved address 3488 [0xda0]

// Reserved address 3492 [0xda4]

// Reserved address 3496 [0xda8]

// Reserved address 3500 [0xdac]

// Reserved address 3504 [0xdb0]

// Reserved address 3508 [0xdb4]

// Reserved address 3512 [0xdb8]

// Reserved address 3516 [0xdbc]

// Reserved address 3520 [0xdc0]

// Reserved address 3524 [0xdc4]

// Reserved address 3528 [0xdc8]

// Reserved address 3532 [0xdcc]

// Reserved address 3536 [0xdd0]

// Reserved address 3540 [0xdd4]

// Reserved address 3544 [0xdd8]

// Reserved address 3548 [0xddc]

// Reserved address 3552 [0xde0]

// Reserved address 3556 [0xde4]

// Reserved address 3560 [0xde8]

// Reserved address 3564 [0xdec]

// Reserved address 3568 [0xdf0]

// Reserved address 3572 [0xdf4]

// Reserved address 3576 [0xdf8]

// Reserved address 3580 [0xdfc]

// Reserved address 3584 [0xe00]

// Reserved address 3588 [0xe04]

// Reserved address 3592 [0xe08]

// Reserved address 3596 [0xe0c]

// Reserved address 3600 [0xe10]

// Reserved address 3604 [0xe14]

// Reserved address 3608 [0xe18]

// Reserved address 3612 [0xe1c]

// Reserved address 3616 [0xe20]

// Reserved address 3620 [0xe24]

// Reserved address 3624 [0xe28]

// Reserved address 3628 [0xe2c]

// Reserved address 3632 [0xe30]

// Reserved address 3636 [0xe34]

// Reserved address 3640 [0xe38]

// Reserved address 3644 [0xe3c]

// Reserved address 3648 [0xe40]

// Reserved address 3652 [0xe44]

// Reserved address 3656 [0xe48]

// Reserved address 3660 [0xe4c]

// Reserved address 3664 [0xe50]

// Reserved address 3668 [0xe54]

// Reserved address 3672 [0xe58]

// Reserved address 3676 [0xe5c]

// Reserved address 3680 [0xe60]

// Reserved address 3684 [0xe64]

// Reserved address 3688 [0xe68]

// Reserved address 3692 [0xe6c]

// Reserved address 3696 [0xe70]

// Reserved address 3700 [0xe74]

// Reserved address 3704 [0xe78]

// Reserved address 3708 [0xe7c]

// Register HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0                     _MK_ADDR_CONST(0xe80)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SECURE                      0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_0_SHIFT                       _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_0_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_0_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_0_RANGE                       0:0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_0_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_0_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_0_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_0_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_1_SHIFT                       _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_1_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_1_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_1_RANGE                       1:1
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_1_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_1_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_1_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_1_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_2_SHIFT                       _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_2_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_2_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_2_RANGE                       2:2
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_2_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_2_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_2_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_2_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_3_SHIFT                       _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_3_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_3_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_3_RANGE                       3:3
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_3_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_3_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_3_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_3_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_4_SHIFT                       _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_4_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_4_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_4_RANGE                       4:4
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_4_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_4_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_4_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_4_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_5_SHIFT                       _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_5_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_5_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_5_RANGE                       5:5
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_5_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_5_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_5_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_5_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_6_SHIFT                       _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_6_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_6_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_6_RANGE                       6:6
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_6_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_6_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_6_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_6_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_7_SHIFT                       _MK_SHIFT_CONST(7)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_7_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_7_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_7_RANGE                       7:7
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_7_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_7_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_7_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_7_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_8_SHIFT                       _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_8_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_8_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_8_RANGE                       8:8
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_8_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_8_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_8_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_8_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_8_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_8_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_8_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_9_SHIFT                       _MK_SHIFT_CONST(9)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_9_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_9_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_9_RANGE                       9:9
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_9_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_9_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_9_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_9_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_9_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_9_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_9_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_10_SHIFT                      _MK_SHIFT_CONST(10)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_10_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_10_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_10_RANGE                      10:10
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_10_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_10_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_10_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_10_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_10_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_10_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_10_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_11_SHIFT                      _MK_SHIFT_CONST(11)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_11_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_11_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_11_RANGE                      11:11
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_11_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_11_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_11_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_11_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_11_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_11_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_11_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_12_SHIFT                      _MK_SHIFT_CONST(12)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_12_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_12_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_12_RANGE                      12:12
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_12_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_12_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_12_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_12_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_12_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_12_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_12_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_13_SHIFT                      _MK_SHIFT_CONST(13)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_13_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_13_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_13_RANGE                      13:13
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_13_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_13_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_13_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_13_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_13_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_13_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_13_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_14_SHIFT                      _MK_SHIFT_CONST(14)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_14_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_14_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_14_RANGE                      14:14
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_14_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_14_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_14_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_14_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_14_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_14_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_14_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_15_SHIFT                      _MK_SHIFT_CONST(15)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_15_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_15_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_15_RANGE                      15:15
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_15_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_15_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_15_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_15_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_15_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_15_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_15_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_16_SHIFT                      _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_16_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_16_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_16_RANGE                      16:16
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_16_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_16_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_16_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_16_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_16_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_16_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_16_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_17_SHIFT                      _MK_SHIFT_CONST(17)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_17_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_17_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_17_RANGE                      17:17
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_17_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_17_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_17_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_17_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_17_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_17_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_17_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_18_SHIFT                      _MK_SHIFT_CONST(18)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_18_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_18_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_18_RANGE                      18:18
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_18_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_18_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_18_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_18_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_18_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_18_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_18_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_19_SHIFT                      _MK_SHIFT_CONST(19)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_19_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_19_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_19_RANGE                      19:19
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_19_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_19_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_19_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_19_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_19_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_19_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_19_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_20_SHIFT                      _MK_SHIFT_CONST(20)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_20_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_20_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_20_RANGE                      20:20
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_20_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_20_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_20_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_20_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_20_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_20_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_20_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_21_SHIFT                      _MK_SHIFT_CONST(21)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_21_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_21_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_21_RANGE                      21:21
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_21_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_21_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_21_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_21_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_21_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_21_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_21_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_22_SHIFT                      _MK_SHIFT_CONST(22)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_22_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_22_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_22_RANGE                      22:22
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_22_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_22_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_22_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_22_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_22_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_22_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_22_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_23_SHIFT                      _MK_SHIFT_CONST(23)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_23_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_23_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_23_RANGE                      23:23
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_23_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_23_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_23_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_23_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_23_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_23_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_23_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_24_SHIFT                      _MK_SHIFT_CONST(24)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_24_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_24_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_24_RANGE                      24:24
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_24_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_24_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_24_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_24_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_24_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_24_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_24_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_25_SHIFT                      _MK_SHIFT_CONST(25)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_25_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_25_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_25_RANGE                      25:25
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_25_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_25_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_25_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_25_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_25_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_25_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_25_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_26_SHIFT                      _MK_SHIFT_CONST(26)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_26_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_26_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_26_RANGE                      26:26
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_26_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_26_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_26_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_26_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_26_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_26_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_26_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_27_SHIFT                      _MK_SHIFT_CONST(27)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_27_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_27_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_27_RANGE                      27:27
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_27_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_27_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_27_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_27_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_27_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_27_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_27_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_28_SHIFT                      _MK_SHIFT_CONST(28)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_28_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_28_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_28_RANGE                      28:28
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_28_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_28_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_28_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_28_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_28_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_28_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_28_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_29_SHIFT                      _MK_SHIFT_CONST(29)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_29_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_29_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_29_RANGE                      29:29
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_29_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_29_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_29_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_29_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_29_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_29_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_29_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_30_SHIFT                      _MK_SHIFT_CONST(30)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_30_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_30_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_30_RANGE                      30:30
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_30_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_30_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_30_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_30_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_30_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_30_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_30_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_31_SHIFT                      _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_31_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_31_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_31_RANGE                      31:31
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_31_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_31_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_31_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_31_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_31_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_31_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_31_PENDING                    _MK_ENUM_CONST(1)


// Register HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0                   _MK_ADDR_CONST(0xe84)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SECURE                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_RESET_MASK                        _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_32_SHIFT                    _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_32_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_32_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_32_RANGE                    0:0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_32_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_32_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_32_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_32_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_32_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_32_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_32_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_33_SHIFT                    _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_33_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_33_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_33_RANGE                    1:1
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_33_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_33_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_33_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_33_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_33_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_33_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_33_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_34_SHIFT                    _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_34_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_34_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_34_RANGE                    2:2
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_34_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_34_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_34_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_34_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_34_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_34_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_34_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_35_SHIFT                    _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_35_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_35_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_35_RANGE                    3:3
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_35_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_35_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_35_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_35_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_35_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_35_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_35_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_36_SHIFT                    _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_36_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_36_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_36_RANGE                    4:4
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_36_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_36_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_36_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_36_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_36_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_36_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_36_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_37_SHIFT                    _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_37_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_37_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_37_RANGE                    5:5
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_37_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_37_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_37_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_37_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_37_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_37_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_37_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_38_SHIFT                    _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_38_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_38_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_38_RANGE                    6:6
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_38_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_38_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_38_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_38_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_38_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_38_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_38_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_39_SHIFT                    _MK_SHIFT_CONST(7)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_39_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_39_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_39_RANGE                    7:7
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_39_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_39_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_39_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_39_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_39_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_39_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_39_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_40_SHIFT                    _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_40_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_40_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_40_RANGE                    8:8
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_40_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_40_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_40_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_40_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_40_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_40_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_40_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_41_SHIFT                    _MK_SHIFT_CONST(9)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_41_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_41_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_41_RANGE                    9:9
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_41_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_41_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_41_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_41_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_41_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_41_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_41_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_42_SHIFT                    _MK_SHIFT_CONST(10)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_42_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_42_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_42_RANGE                    10:10
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_42_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_42_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_42_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_42_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_42_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_42_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_42_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_43_SHIFT                    _MK_SHIFT_CONST(11)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_43_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_43_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_43_RANGE                    11:11
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_43_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_43_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_43_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_43_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_43_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_43_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_43_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_44_SHIFT                    _MK_SHIFT_CONST(12)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_44_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_44_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_44_RANGE                    12:12
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_44_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_44_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_44_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_44_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_44_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_44_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_44_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_45_SHIFT                    _MK_SHIFT_CONST(13)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_45_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_45_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_45_RANGE                    13:13
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_45_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_45_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_45_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_45_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_45_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_45_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_45_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_46_SHIFT                    _MK_SHIFT_CONST(14)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_46_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_46_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_46_RANGE                    14:14
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_46_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_46_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_46_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_46_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_46_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_46_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_46_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_47_SHIFT                    _MK_SHIFT_CONST(15)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_47_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_47_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_47_RANGE                    15:15
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_47_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_47_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_47_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_47_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_47_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_47_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0_SYNCPT_THRESH_CPU0_INT_STATUS_47_PENDING                  _MK_ENUM_CONST(1)


// Reserved address 3720 [0xe88]

// Reserved address 3724 [0xe8c]

// Reserved address 3728 [0xe90]

// Reserved address 3732 [0xe94]

// Reserved address 3736 [0xe98]

// Reserved address 3740 [0xe9c]

// Register HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0                     _MK_ADDR_CONST(0xea0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SECURE                      0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_0_SHIFT                       _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_0_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_0_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_0_RANGE                       0:0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_0_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_0_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_0_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_0_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_1_SHIFT                       _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_1_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_1_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_1_RANGE                       1:1
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_1_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_1_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_1_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_1_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_2_SHIFT                       _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_2_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_2_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_2_RANGE                       2:2
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_2_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_2_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_2_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_2_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_3_SHIFT                       _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_3_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_3_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_3_RANGE                       3:3
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_3_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_3_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_3_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_3_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_4_SHIFT                       _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_4_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_4_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_4_RANGE                       4:4
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_4_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_4_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_4_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_4_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_5_SHIFT                       _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_5_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_5_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_5_RANGE                       5:5
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_5_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_5_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_5_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_5_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_6_SHIFT                       _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_6_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_6_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_6_RANGE                       6:6
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_6_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_6_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_6_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_6_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_7_SHIFT                       _MK_SHIFT_CONST(7)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_7_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_7_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_7_RANGE                       7:7
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_7_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_7_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_7_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_7_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_8_SHIFT                       _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_8_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_8_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_8_RANGE                       8:8
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_8_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_8_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_8_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_8_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_8_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_8_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_8_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_9_SHIFT                       _MK_SHIFT_CONST(9)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_9_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_9_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_9_RANGE                       9:9
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_9_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_9_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_9_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_9_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_9_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_9_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_9_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_10_SHIFT                      _MK_SHIFT_CONST(10)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_10_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_10_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_10_RANGE                      10:10
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_10_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_10_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_10_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_10_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_10_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_10_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_10_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_11_SHIFT                      _MK_SHIFT_CONST(11)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_11_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_11_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_11_RANGE                      11:11
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_11_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_11_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_11_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_11_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_11_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_11_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_11_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_12_SHIFT                      _MK_SHIFT_CONST(12)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_12_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_12_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_12_RANGE                      12:12
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_12_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_12_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_12_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_12_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_12_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_12_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_12_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_13_SHIFT                      _MK_SHIFT_CONST(13)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_13_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_13_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_13_RANGE                      13:13
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_13_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_13_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_13_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_13_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_13_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_13_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_13_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_14_SHIFT                      _MK_SHIFT_CONST(14)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_14_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_14_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_14_RANGE                      14:14
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_14_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_14_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_14_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_14_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_14_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_14_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_14_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_15_SHIFT                      _MK_SHIFT_CONST(15)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_15_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_15_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_15_RANGE                      15:15
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_15_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_15_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_15_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_15_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_15_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_15_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_15_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_16_SHIFT                      _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_16_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_16_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_16_RANGE                      16:16
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_16_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_16_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_16_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_16_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_16_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_16_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_16_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_17_SHIFT                      _MK_SHIFT_CONST(17)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_17_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_17_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_17_RANGE                      17:17
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_17_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_17_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_17_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_17_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_17_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_17_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_17_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_18_SHIFT                      _MK_SHIFT_CONST(18)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_18_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_18_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_18_RANGE                      18:18
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_18_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_18_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_18_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_18_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_18_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_18_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_18_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_19_SHIFT                      _MK_SHIFT_CONST(19)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_19_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_19_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_19_RANGE                      19:19
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_19_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_19_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_19_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_19_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_19_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_19_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_19_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_20_SHIFT                      _MK_SHIFT_CONST(20)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_20_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_20_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_20_RANGE                      20:20
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_20_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_20_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_20_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_20_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_20_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_20_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_20_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_21_SHIFT                      _MK_SHIFT_CONST(21)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_21_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_21_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_21_RANGE                      21:21
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_21_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_21_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_21_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_21_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_21_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_21_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_21_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_22_SHIFT                      _MK_SHIFT_CONST(22)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_22_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_22_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_22_RANGE                      22:22
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_22_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_22_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_22_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_22_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_22_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_22_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_22_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_23_SHIFT                      _MK_SHIFT_CONST(23)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_23_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_23_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_23_RANGE                      23:23
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_23_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_23_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_23_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_23_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_23_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_23_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_23_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_24_SHIFT                      _MK_SHIFT_CONST(24)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_24_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_24_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_24_RANGE                      24:24
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_24_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_24_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_24_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_24_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_24_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_24_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_24_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_25_SHIFT                      _MK_SHIFT_CONST(25)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_25_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_25_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_25_RANGE                      25:25
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_25_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_25_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_25_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_25_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_25_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_25_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_25_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_26_SHIFT                      _MK_SHIFT_CONST(26)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_26_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_26_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_26_RANGE                      26:26
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_26_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_26_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_26_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_26_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_26_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_26_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_26_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_27_SHIFT                      _MK_SHIFT_CONST(27)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_27_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_27_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_27_RANGE                      27:27
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_27_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_27_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_27_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_27_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_27_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_27_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_27_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_28_SHIFT                      _MK_SHIFT_CONST(28)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_28_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_28_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_28_RANGE                      28:28
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_28_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_28_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_28_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_28_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_28_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_28_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_28_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_29_SHIFT                      _MK_SHIFT_CONST(29)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_29_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_29_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_29_RANGE                      29:29
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_29_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_29_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_29_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_29_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_29_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_29_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_29_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_30_SHIFT                      _MK_SHIFT_CONST(30)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_30_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_30_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_30_RANGE                      30:30
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_30_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_30_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_30_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_30_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_30_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_30_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_30_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_31_SHIFT                      _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_31_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_31_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_31_RANGE                      31:31
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_31_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_31_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_31_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_31_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_31_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_31_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_31_PENDING                    _MK_ENUM_CONST(1)


// Register HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0                   _MK_ADDR_CONST(0xea4)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SECURE                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_RESET_MASK                        _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_32_SHIFT                    _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_32_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_32_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_32_RANGE                    0:0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_32_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_32_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_32_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_32_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_32_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_32_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_32_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_33_SHIFT                    _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_33_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_33_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_33_RANGE                    1:1
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_33_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_33_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_33_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_33_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_33_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_33_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_33_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_34_SHIFT                    _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_34_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_34_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_34_RANGE                    2:2
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_34_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_34_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_34_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_34_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_34_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_34_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_34_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_35_SHIFT                    _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_35_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_35_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_35_RANGE                    3:3
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_35_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_35_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_35_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_35_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_35_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_35_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_35_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_36_SHIFT                    _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_36_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_36_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_36_RANGE                    4:4
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_36_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_36_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_36_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_36_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_36_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_36_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_36_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_37_SHIFT                    _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_37_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_37_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_37_RANGE                    5:5
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_37_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_37_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_37_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_37_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_37_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_37_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_37_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_38_SHIFT                    _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_38_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_38_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_38_RANGE                    6:6
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_38_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_38_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_38_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_38_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_38_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_38_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_38_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_39_SHIFT                    _MK_SHIFT_CONST(7)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_39_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_39_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_39_RANGE                    7:7
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_39_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_39_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_39_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_39_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_39_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_39_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_39_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_40_SHIFT                    _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_40_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_40_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_40_RANGE                    8:8
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_40_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_40_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_40_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_40_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_40_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_40_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_40_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_41_SHIFT                    _MK_SHIFT_CONST(9)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_41_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_41_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_41_RANGE                    9:9
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_41_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_41_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_41_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_41_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_41_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_41_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_41_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_42_SHIFT                    _MK_SHIFT_CONST(10)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_42_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_42_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_42_RANGE                    10:10
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_42_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_42_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_42_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_42_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_42_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_42_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_42_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_43_SHIFT                    _MK_SHIFT_CONST(11)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_43_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_43_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_43_RANGE                    11:11
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_43_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_43_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_43_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_43_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_43_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_43_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_43_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_44_SHIFT                    _MK_SHIFT_CONST(12)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_44_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_44_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_44_RANGE                    12:12
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_44_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_44_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_44_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_44_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_44_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_44_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_44_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_45_SHIFT                    _MK_SHIFT_CONST(13)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_45_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_45_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_45_RANGE                    13:13
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_45_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_45_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_45_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_45_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_45_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_45_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_45_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_46_SHIFT                    _MK_SHIFT_CONST(14)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_46_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_46_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_46_RANGE                    14:14
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_46_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_46_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_46_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_46_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_46_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_46_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_46_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_47_SHIFT                    _MK_SHIFT_CONST(15)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_47_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_47_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_47_RANGE                    15:15
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_47_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_47_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_47_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_47_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_47_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_47_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0_SYNCPT_THRESH_CPU1_INT_STATUS_47_PENDING                  _MK_ENUM_CONST(1)


// Reserved address 3752 [0xea8]

// Reserved address 3756 [0xeac]

// Reserved address 3760 [0xeb0]

// Reserved address 3764 [0xeb4]

// Reserved address 3768 [0xeb8]

// Reserved address 3772 [0xebc]

// Register HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0                  _MK_ADDR_CONST(0xec0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SECURE                   0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_0_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_0_FIELD                   _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_0_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_0_RANGE                   1:0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_0_WOFFSET                 0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_0_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_0_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_0_ENABLE_CPU0                     _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_0_ENABLE_CPU1                     _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_1_SHIFT                   _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_1_FIELD                   _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_1_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_1_RANGE                   3:2
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_1_WOFFSET                 0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_1_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_1_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_1_ENABLE_CPU0                     _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_1_ENABLE_CPU1                     _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_2_SHIFT                   _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_2_FIELD                   _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_2_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_2_RANGE                   5:4
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_2_WOFFSET                 0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_2_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_2_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_2_ENABLE_CPU0                     _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_2_ENABLE_CPU1                     _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_3_SHIFT                   _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_3_FIELD                   _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_3_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_3_RANGE                   7:6
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_3_WOFFSET                 0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_3_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_3_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_3_ENABLE_CPU0                     _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_3_ENABLE_CPU1                     _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_4_SHIFT                   _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_4_FIELD                   _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_4_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_4_RANGE                   9:8
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_4_WOFFSET                 0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_4_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_4_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_4_ENABLE_CPU0                     _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_4_ENABLE_CPU1                     _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_5_SHIFT                   _MK_SHIFT_CONST(10)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_5_FIELD                   _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_5_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_5_RANGE                   11:10
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_5_WOFFSET                 0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_5_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_5_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_5_ENABLE_CPU0                     _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_5_ENABLE_CPU1                     _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_6_SHIFT                   _MK_SHIFT_CONST(12)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_6_FIELD                   _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_6_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_6_RANGE                   13:12
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_6_WOFFSET                 0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_6_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_6_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_6_ENABLE_CPU0                     _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_6_ENABLE_CPU1                     _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_7_SHIFT                   _MK_SHIFT_CONST(14)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_7_FIELD                   _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_7_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_7_RANGE                   15:14
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_7_WOFFSET                 0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_7_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_7_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_7_ENABLE_CPU0                     _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_7_ENABLE_CPU1                     _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_8_SHIFT                   _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_8_FIELD                   _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_8_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_8_RANGE                   17:16
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_8_WOFFSET                 0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_8_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_8_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_8_ENABLE_CPU0                     _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_8_ENABLE_CPU1                     _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_9_SHIFT                   _MK_SHIFT_CONST(18)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_9_FIELD                   _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_9_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_9_RANGE                   19:18
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_9_WOFFSET                 0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_9_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_9_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_9_ENABLE_CPU0                     _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_9_ENABLE_CPU1                     _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_10_SHIFT                  _MK_SHIFT_CONST(20)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_10_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_10_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_10_RANGE                  21:20
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_10_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_10_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_10_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_10_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_10_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_11_SHIFT                  _MK_SHIFT_CONST(22)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_11_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_11_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_11_RANGE                  23:22
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_11_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_11_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_11_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_11_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_11_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_12_SHIFT                  _MK_SHIFT_CONST(24)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_12_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_12_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_12_RANGE                  25:24
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_12_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_12_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_12_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_12_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_12_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_13_SHIFT                  _MK_SHIFT_CONST(26)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_13_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_13_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_13_RANGE                  27:26
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_13_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_13_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_13_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_13_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_13_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_14_SHIFT                  _MK_SHIFT_CONST(28)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_14_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_14_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_14_RANGE                  29:28
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_14_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_14_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_14_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_14_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_14_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_15_SHIFT                  _MK_SHIFT_CONST(30)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_15_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_15_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_15_RANGE                  31:30
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_15_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_15_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_15_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_15_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_15_ENABLE_CPU1                    _MK_ENUM_CONST(2)


// Register HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0                  _MK_ADDR_CONST(0xec4)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SECURE                   0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_16_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_16_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_16_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_16_RANGE                  1:0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_16_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_16_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_16_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_16_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_16_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_16_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_16_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_16_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_17_SHIFT                  _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_17_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_17_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_17_RANGE                  3:2
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_17_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_17_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_17_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_17_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_17_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_17_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_17_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_17_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_18_SHIFT                  _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_18_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_18_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_18_RANGE                  5:4
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_18_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_18_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_18_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_18_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_18_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_18_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_18_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_18_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_19_SHIFT                  _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_19_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_19_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_19_RANGE                  7:6
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_19_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_19_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_19_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_19_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_19_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_19_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_19_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_19_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_20_SHIFT                  _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_20_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_20_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_20_RANGE                  9:8
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_20_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_20_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_20_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_20_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_20_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_20_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_20_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_20_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_21_SHIFT                  _MK_SHIFT_CONST(10)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_21_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_21_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_21_RANGE                  11:10
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_21_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_21_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_21_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_21_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_21_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_21_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_21_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_21_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_22_SHIFT                  _MK_SHIFT_CONST(12)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_22_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_22_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_22_RANGE                  13:12
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_22_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_22_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_22_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_22_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_22_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_22_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_22_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_22_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_23_SHIFT                  _MK_SHIFT_CONST(14)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_23_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_23_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_23_RANGE                  15:14
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_23_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_23_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_23_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_23_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_23_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_23_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_23_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_23_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_24_SHIFT                  _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_24_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_24_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_24_RANGE                  17:16
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_24_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_24_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_24_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_24_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_24_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_24_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_24_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_24_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_25_SHIFT                  _MK_SHIFT_CONST(18)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_25_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_25_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_25_RANGE                  19:18
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_25_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_25_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_25_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_25_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_25_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_25_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_25_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_25_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_26_SHIFT                  _MK_SHIFT_CONST(20)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_26_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_26_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_26_RANGE                  21:20
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_26_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_26_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_26_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_26_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_26_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_26_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_26_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_26_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_27_SHIFT                  _MK_SHIFT_CONST(22)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_27_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_27_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_27_RANGE                  23:22
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_27_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_27_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_27_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_27_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_27_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_27_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_27_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_27_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_28_SHIFT                  _MK_SHIFT_CONST(24)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_28_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_28_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_28_RANGE                  25:24
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_28_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_28_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_28_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_28_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_28_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_28_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_28_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_28_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_29_SHIFT                  _MK_SHIFT_CONST(26)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_29_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_29_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_29_RANGE                  27:26
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_29_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_29_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_29_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_29_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_29_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_29_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_29_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_29_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_30_SHIFT                  _MK_SHIFT_CONST(28)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_30_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_30_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_30_RANGE                  29:28
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_30_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_30_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_30_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_30_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_30_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_30_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_30_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_30_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_31_SHIFT                  _MK_SHIFT_CONST(30)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_31_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_31_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_31_RANGE                  31:30
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_31_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_31_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_31_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_31_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_31_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_31_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_31_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_31_ENABLE_CPU1                    _MK_ENUM_CONST(2)


// Register HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0                  _MK_ADDR_CONST(0xec8)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SECURE                   0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_32_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_32_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_32_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_32_RANGE                  1:0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_32_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_32_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_32_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_32_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_32_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_32_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_32_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_32_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_33_SHIFT                  _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_33_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_33_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_33_RANGE                  3:2
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_33_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_33_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_33_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_33_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_33_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_33_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_33_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_33_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_34_SHIFT                  _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_34_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_34_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_34_RANGE                  5:4
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_34_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_34_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_34_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_34_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_34_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_34_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_34_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_34_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_35_SHIFT                  _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_35_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_35_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_35_RANGE                  7:6
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_35_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_35_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_35_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_35_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_35_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_35_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_35_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_35_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_36_SHIFT                  _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_36_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_36_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_36_RANGE                  9:8
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_36_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_36_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_36_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_36_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_36_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_36_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_36_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_36_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_37_SHIFT                  _MK_SHIFT_CONST(10)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_37_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_37_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_37_RANGE                  11:10
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_37_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_37_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_37_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_37_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_37_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_37_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_37_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_37_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_38_SHIFT                  _MK_SHIFT_CONST(12)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_38_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_38_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_38_RANGE                  13:12
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_38_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_38_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_38_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_38_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_38_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_38_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_38_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_38_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_39_SHIFT                  _MK_SHIFT_CONST(14)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_39_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_39_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_39_RANGE                  15:14
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_39_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_39_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_39_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_39_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_39_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_39_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_39_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_39_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_40_SHIFT                  _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_40_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_40_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_40_RANGE                  17:16
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_40_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_40_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_40_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_40_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_40_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_40_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_40_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_40_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_41_SHIFT                  _MK_SHIFT_CONST(18)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_41_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_41_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_41_RANGE                  19:18
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_41_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_41_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_41_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_41_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_41_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_41_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_41_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_41_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_42_SHIFT                  _MK_SHIFT_CONST(20)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_42_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_42_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_42_RANGE                  21:20
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_42_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_42_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_42_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_42_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_42_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_42_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_42_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_42_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_43_SHIFT                  _MK_SHIFT_CONST(22)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_43_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_43_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_43_RANGE                  23:22
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_43_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_43_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_43_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_43_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_43_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_43_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_43_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_43_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_44_SHIFT                  _MK_SHIFT_CONST(24)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_44_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_44_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_44_RANGE                  25:24
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_44_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_44_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_44_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_44_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_44_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_44_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_44_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_44_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_45_SHIFT                  _MK_SHIFT_CONST(26)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_45_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_45_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_45_RANGE                  27:26
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_45_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_45_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_45_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_45_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_45_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_45_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_45_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_45_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_46_SHIFT                  _MK_SHIFT_CONST(28)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_46_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_46_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_46_RANGE                  29:28
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_46_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_46_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_46_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_46_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_46_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_46_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_46_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_46_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_47_SHIFT                  _MK_SHIFT_CONST(30)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_47_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_47_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_47_RANGE                  31:30
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_47_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_47_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_47_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_47_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_47_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_47_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_47_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0_SYNCPT_THRESH_INT_MASK_47_ENABLE_CPU1                    _MK_ENUM_CONST(2)


// Reserved address 3788 [0xecc]

// Reserved address 3792 [0xed0]

// Reserved address 3796 [0xed4]

// Reserved address 3800 [0xed8]

// Reserved address 3804 [0xedc]

// Reserved address 3808 [0xee0]

// Reserved address 3812 [0xee4]

// Reserved address 3816 [0xee8]

// Reserved address 3820 [0xeec]

// Reserved address 3824 [0xef0]

// Reserved address 3828 [0xef4]

// Reserved address 3832 [0xef8]

// Reserved address 3836 [0xefc]

// Register HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0                 _MK_ADDR_CONST(0xf00)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_0_SHIFT                       _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_0_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_0_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_0_RANGE                       0:0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_0_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_0_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_0_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_0_DISABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_1_SHIFT                       _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_1_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_1_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_1_RANGE                       1:1
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_1_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_1_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_1_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_1_DISABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_2_SHIFT                       _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_2_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_2_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_2_RANGE                       2:2
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_2_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_2_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_2_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_2_DISABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_3_SHIFT                       _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_3_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_3_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_3_RANGE                       3:3
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_3_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_3_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_3_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_3_DISABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_4_SHIFT                       _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_4_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_4_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_4_RANGE                       4:4
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_4_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_4_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_4_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_4_DISABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_5_SHIFT                       _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_5_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_5_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_5_RANGE                       5:5
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_5_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_5_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_5_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_5_DISABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_6_SHIFT                       _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_6_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_6_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_6_RANGE                       6:6
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_6_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_6_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_6_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_6_DISABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_7_SHIFT                       _MK_SHIFT_CONST(7)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_7_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_7_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_7_RANGE                       7:7
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_7_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_7_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_7_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_7_DISABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_8_SHIFT                       _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_8_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_8_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_8_RANGE                       8:8
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_8_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_8_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_8_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_8_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_8_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_8_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_8_DISABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_9_SHIFT                       _MK_SHIFT_CONST(9)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_9_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_9_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_9_RANGE                       9:9
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_9_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_9_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_9_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_9_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_9_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_9_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_9_DISABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_10_SHIFT                      _MK_SHIFT_CONST(10)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_10_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_10_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_10_RANGE                      10:10
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_10_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_10_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_10_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_10_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_10_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_10_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_10_DISABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_11_SHIFT                      _MK_SHIFT_CONST(11)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_11_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_11_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_11_RANGE                      11:11
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_11_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_11_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_11_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_11_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_11_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_11_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_11_DISABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_12_SHIFT                      _MK_SHIFT_CONST(12)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_12_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_12_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_12_RANGE                      12:12
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_12_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_12_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_12_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_12_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_12_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_12_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_12_DISABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_13_SHIFT                      _MK_SHIFT_CONST(13)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_13_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_13_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_13_RANGE                      13:13
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_13_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_13_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_13_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_13_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_13_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_13_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_13_DISABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_14_SHIFT                      _MK_SHIFT_CONST(14)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_14_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_14_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_14_RANGE                      14:14
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_14_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_14_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_14_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_14_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_14_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_14_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_14_DISABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_15_SHIFT                      _MK_SHIFT_CONST(15)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_15_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_15_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_15_RANGE                      15:15
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_15_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_15_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_15_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_15_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_15_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_15_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_15_DISABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_16_SHIFT                      _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_16_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_16_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_16_RANGE                      16:16
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_16_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_16_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_16_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_16_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_16_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_16_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_16_DISABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_17_SHIFT                      _MK_SHIFT_CONST(17)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_17_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_17_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_17_RANGE                      17:17
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_17_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_17_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_17_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_17_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_17_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_17_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_17_DISABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_18_SHIFT                      _MK_SHIFT_CONST(18)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_18_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_18_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_18_RANGE                      18:18
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_18_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_18_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_18_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_18_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_18_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_18_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_18_DISABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_19_SHIFT                      _MK_SHIFT_CONST(19)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_19_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_19_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_19_RANGE                      19:19
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_19_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_19_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_19_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_19_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_19_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_19_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_19_DISABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_20_SHIFT                      _MK_SHIFT_CONST(20)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_20_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_20_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_20_RANGE                      20:20
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_20_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_20_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_20_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_20_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_20_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_20_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_20_DISABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_21_SHIFT                      _MK_SHIFT_CONST(21)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_21_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_21_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_21_RANGE                      21:21
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_21_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_21_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_21_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_21_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_21_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_21_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_21_DISABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_22_SHIFT                      _MK_SHIFT_CONST(22)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_22_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_22_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_22_RANGE                      22:22
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_22_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_22_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_22_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_22_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_22_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_22_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_22_DISABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_23_SHIFT                      _MK_SHIFT_CONST(23)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_23_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_23_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_23_RANGE                      23:23
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_23_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_23_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_23_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_23_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_23_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_23_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_23_DISABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_24_SHIFT                      _MK_SHIFT_CONST(24)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_24_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_24_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_24_RANGE                      24:24
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_24_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_24_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_24_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_24_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_24_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_24_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_24_DISABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_25_SHIFT                      _MK_SHIFT_CONST(25)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_25_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_25_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_25_RANGE                      25:25
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_25_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_25_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_25_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_25_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_25_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_25_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_25_DISABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_26_SHIFT                      _MK_SHIFT_CONST(26)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_26_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_26_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_26_RANGE                      26:26
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_26_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_26_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_26_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_26_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_26_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_26_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_26_DISABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_27_SHIFT                      _MK_SHIFT_CONST(27)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_27_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_27_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_27_RANGE                      27:27
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_27_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_27_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_27_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_27_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_27_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_27_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_27_DISABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_28_SHIFT                      _MK_SHIFT_CONST(28)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_28_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_28_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_28_RANGE                      28:28
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_28_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_28_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_28_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_28_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_28_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_28_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_28_DISABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_29_SHIFT                      _MK_SHIFT_CONST(29)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_29_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_29_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_29_RANGE                      29:29
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_29_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_29_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_29_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_29_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_29_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_29_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_29_DISABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_30_SHIFT                      _MK_SHIFT_CONST(30)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_30_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_30_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_30_RANGE                      30:30
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_30_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_30_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_30_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_30_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_30_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_30_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_30_DISABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_31_SHIFT                      _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_31_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_31_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_31_RANGE                      31:31
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_31_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_31_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_31_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_31_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_31_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_31_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_31_DISABLE                    _MK_ENUM_CONST(1)


// Register HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0                       _MK_ADDR_CONST(0xf04)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SECURE                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_RESET_MASK                    _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_WRITE_MASK                    _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_32_SHIFT                    _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_32_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_32_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_32_RANGE                    0:0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_32_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_32_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_32_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_32_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_32_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_32_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_32_DISABLE                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_33_SHIFT                    _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_33_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_33_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_33_RANGE                    1:1
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_33_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_33_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_33_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_33_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_33_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_33_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_33_DISABLE                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_34_SHIFT                    _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_34_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_34_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_34_RANGE                    2:2
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_34_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_34_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_34_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_34_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_34_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_34_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_34_DISABLE                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_35_SHIFT                    _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_35_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_35_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_35_RANGE                    3:3
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_35_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_35_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_35_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_35_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_35_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_35_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_35_DISABLE                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_36_SHIFT                    _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_36_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_36_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_36_RANGE                    4:4
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_36_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_36_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_36_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_36_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_36_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_36_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_36_DISABLE                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_37_SHIFT                    _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_37_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_37_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_37_RANGE                    5:5
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_37_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_37_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_37_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_37_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_37_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_37_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_37_DISABLE                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_38_SHIFT                    _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_38_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_38_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_38_RANGE                    6:6
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_38_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_38_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_38_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_38_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_38_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_38_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_38_DISABLE                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_39_SHIFT                    _MK_SHIFT_CONST(7)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_39_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_39_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_39_RANGE                    7:7
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_39_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_39_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_39_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_39_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_39_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_39_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_39_DISABLE                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_40_SHIFT                    _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_40_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_40_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_40_RANGE                    8:8
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_40_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_40_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_40_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_40_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_40_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_40_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_40_DISABLE                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_41_SHIFT                    _MK_SHIFT_CONST(9)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_41_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_41_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_41_RANGE                    9:9
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_41_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_41_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_41_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_41_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_41_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_41_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_41_DISABLE                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_42_SHIFT                    _MK_SHIFT_CONST(10)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_42_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_42_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_42_RANGE                    10:10
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_42_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_42_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_42_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_42_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_42_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_42_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_42_DISABLE                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_43_SHIFT                    _MK_SHIFT_CONST(11)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_43_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_43_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_43_RANGE                    11:11
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_43_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_43_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_43_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_43_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_43_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_43_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_43_DISABLE                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_44_SHIFT                    _MK_SHIFT_CONST(12)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_44_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_44_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_44_RANGE                    12:12
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_44_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_44_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_44_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_44_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_44_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_44_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_44_DISABLE                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_45_SHIFT                    _MK_SHIFT_CONST(13)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_45_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_45_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_45_RANGE                    13:13
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_45_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_45_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_45_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_45_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_45_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_45_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_45_DISABLE                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_46_SHIFT                    _MK_SHIFT_CONST(14)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_46_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_46_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_46_RANGE                    14:14
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_46_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_46_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_46_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_46_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_46_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_46_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_46_DISABLE                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_47_SHIFT                    _MK_SHIFT_CONST(15)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_47_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_47_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_47_RANGE                    15:15
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_47_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_47_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_47_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_47_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_47_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_47_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0_SYNCPT_THRESH_INT_DISABLE_47_DISABLE                  _MK_ENUM_CONST(1)


// Reserved address 3848 [0xf08]

// Reserved address 3852 [0xf0c]

// Reserved address 3856 [0xf10]

// Reserved address 3860 [0xf14]

// Reserved address 3864 [0xf18]

// Reserved address 3868 [0xf1c]

// Register HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0                     _MK_ADDR_CONST(0xf20)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SECURE                      0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SHIFT                       _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_0_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_0_RANGE                       0:0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_0_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_0_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_0_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_0_ENABLE_CPU0                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_1_SHIFT                       _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_1_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_1_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_1_RANGE                       1:1
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_1_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_1_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_1_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_1_ENABLE_CPU0                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_2_SHIFT                       _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_2_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_2_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_2_RANGE                       2:2
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_2_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_2_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_2_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_2_ENABLE_CPU0                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_3_SHIFT                       _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_3_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_3_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_3_RANGE                       3:3
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_3_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_3_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_3_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_3_ENABLE_CPU0                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_4_SHIFT                       _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_4_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_4_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_4_RANGE                       4:4
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_4_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_4_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_4_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_4_ENABLE_CPU0                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_5_SHIFT                       _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_5_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_5_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_5_RANGE                       5:5
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_5_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_5_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_5_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_5_ENABLE_CPU0                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_6_SHIFT                       _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_6_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_6_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_6_RANGE                       6:6
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_6_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_6_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_6_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_6_ENABLE_CPU0                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_7_SHIFT                       _MK_SHIFT_CONST(7)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_7_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_7_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_7_RANGE                       7:7
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_7_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_7_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_7_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_7_ENABLE_CPU0                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_8_SHIFT                       _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_8_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_8_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_8_RANGE                       8:8
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_8_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_8_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_8_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_8_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_8_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_8_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_8_ENABLE_CPU0                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_9_SHIFT                       _MK_SHIFT_CONST(9)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_9_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_9_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_9_RANGE                       9:9
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_9_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_9_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_9_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_9_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_9_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_9_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_9_ENABLE_CPU0                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_10_SHIFT                      _MK_SHIFT_CONST(10)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_10_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_10_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_10_RANGE                      10:10
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_10_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_10_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_10_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_10_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_10_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_10_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_10_ENABLE_CPU0                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_11_SHIFT                      _MK_SHIFT_CONST(11)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_11_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_11_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_11_RANGE                      11:11
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_11_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_11_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_11_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_11_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_11_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_11_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_11_ENABLE_CPU0                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_12_SHIFT                      _MK_SHIFT_CONST(12)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_12_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_12_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_12_RANGE                      12:12
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_12_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_12_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_12_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_12_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_12_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_12_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_12_ENABLE_CPU0                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_13_SHIFT                      _MK_SHIFT_CONST(13)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_13_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_13_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_13_RANGE                      13:13
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_13_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_13_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_13_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_13_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_13_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_13_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_13_ENABLE_CPU0                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_14_SHIFT                      _MK_SHIFT_CONST(14)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_14_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_14_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_14_RANGE                      14:14
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_14_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_14_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_14_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_14_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_14_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_14_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_14_ENABLE_CPU0                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_15_SHIFT                      _MK_SHIFT_CONST(15)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_15_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_15_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_15_RANGE                      15:15
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_15_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_15_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_15_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_15_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_15_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_15_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_15_ENABLE_CPU0                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_16_SHIFT                      _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_16_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_16_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_16_RANGE                      16:16
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_16_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_16_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_16_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_16_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_16_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_16_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_16_ENABLE_CPU0                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_17_SHIFT                      _MK_SHIFT_CONST(17)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_17_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_17_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_17_RANGE                      17:17
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_17_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_17_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_17_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_17_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_17_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_17_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_17_ENABLE_CPU0                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_18_SHIFT                      _MK_SHIFT_CONST(18)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_18_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_18_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_18_RANGE                      18:18
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_18_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_18_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_18_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_18_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_18_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_18_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_18_ENABLE_CPU0                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_19_SHIFT                      _MK_SHIFT_CONST(19)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_19_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_19_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_19_RANGE                      19:19
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_19_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_19_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_19_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_19_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_19_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_19_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_19_ENABLE_CPU0                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_20_SHIFT                      _MK_SHIFT_CONST(20)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_20_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_20_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_20_RANGE                      20:20
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_20_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_20_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_20_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_20_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_20_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_20_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_20_ENABLE_CPU0                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_21_SHIFT                      _MK_SHIFT_CONST(21)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_21_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_21_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_21_RANGE                      21:21
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_21_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_21_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_21_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_21_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_21_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_21_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_21_ENABLE_CPU0                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_22_SHIFT                      _MK_SHIFT_CONST(22)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_22_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_22_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_22_RANGE                      22:22
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_22_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_22_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_22_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_22_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_22_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_22_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_22_ENABLE_CPU0                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_23_SHIFT                      _MK_SHIFT_CONST(23)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_23_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_23_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_23_RANGE                      23:23
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_23_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_23_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_23_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_23_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_23_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_23_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_23_ENABLE_CPU0                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_24_SHIFT                      _MK_SHIFT_CONST(24)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_24_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_24_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_24_RANGE                      24:24
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_24_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_24_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_24_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_24_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_24_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_24_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_24_ENABLE_CPU0                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_25_SHIFT                      _MK_SHIFT_CONST(25)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_25_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_25_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_25_RANGE                      25:25
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_25_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_25_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_25_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_25_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_25_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_25_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_25_ENABLE_CPU0                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_26_SHIFT                      _MK_SHIFT_CONST(26)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_26_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_26_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_26_RANGE                      26:26
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_26_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_26_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_26_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_26_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_26_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_26_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_26_ENABLE_CPU0                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_27_SHIFT                      _MK_SHIFT_CONST(27)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_27_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_27_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_27_RANGE                      27:27
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_27_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_27_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_27_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_27_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_27_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_27_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_27_ENABLE_CPU0                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_28_SHIFT                      _MK_SHIFT_CONST(28)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_28_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_28_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_28_RANGE                      28:28
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_28_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_28_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_28_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_28_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_28_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_28_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_28_ENABLE_CPU0                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_29_SHIFT                      _MK_SHIFT_CONST(29)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_29_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_29_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_29_RANGE                      29:29
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_29_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_29_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_29_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_29_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_29_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_29_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_29_ENABLE_CPU0                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_30_SHIFT                      _MK_SHIFT_CONST(30)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_30_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_30_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_30_RANGE                      30:30
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_30_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_30_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_30_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_30_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_30_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_30_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_30_ENABLE_CPU0                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_31_SHIFT                      _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_31_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_31_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_31_RANGE                      31:31
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_31_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_31_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_31_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_31_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_31_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_31_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_31_ENABLE_CPU0                        _MK_ENUM_CONST(1)


// Register HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0                   _MK_ADDR_CONST(0xf24)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SECURE                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_RESET_MASK                        _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_32_SHIFT                    _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_32_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_32_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_32_RANGE                    0:0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_32_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_32_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_32_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_32_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_32_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_32_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_32_ENABLE_CPU0                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_33_SHIFT                    _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_33_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_33_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_33_RANGE                    1:1
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_33_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_33_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_33_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_33_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_33_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_33_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_33_ENABLE_CPU0                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_34_SHIFT                    _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_34_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_34_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_34_RANGE                    2:2
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_34_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_34_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_34_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_34_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_34_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_34_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_34_ENABLE_CPU0                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_35_SHIFT                    _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_35_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_35_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_35_RANGE                    3:3
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_35_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_35_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_35_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_35_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_35_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_35_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_35_ENABLE_CPU0                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_36_SHIFT                    _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_36_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_36_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_36_RANGE                    4:4
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_36_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_36_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_36_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_36_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_36_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_36_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_36_ENABLE_CPU0                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_37_SHIFT                    _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_37_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_37_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_37_RANGE                    5:5
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_37_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_37_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_37_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_37_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_37_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_37_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_37_ENABLE_CPU0                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_38_SHIFT                    _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_38_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_38_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_38_RANGE                    6:6
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_38_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_38_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_38_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_38_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_38_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_38_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_38_ENABLE_CPU0                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_39_SHIFT                    _MK_SHIFT_CONST(7)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_39_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_39_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_39_RANGE                    7:7
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_39_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_39_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_39_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_39_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_39_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_39_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_39_ENABLE_CPU0                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_40_SHIFT                    _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_40_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_40_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_40_RANGE                    8:8
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_40_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_40_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_40_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_40_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_40_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_40_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_40_ENABLE_CPU0                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_41_SHIFT                    _MK_SHIFT_CONST(9)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_41_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_41_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_41_RANGE                    9:9
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_41_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_41_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_41_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_41_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_41_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_41_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_41_ENABLE_CPU0                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_42_SHIFT                    _MK_SHIFT_CONST(10)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_42_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_42_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_42_RANGE                    10:10
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_42_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_42_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_42_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_42_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_42_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_42_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_42_ENABLE_CPU0                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_43_SHIFT                    _MK_SHIFT_CONST(11)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_43_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_43_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_43_RANGE                    11:11
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_43_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_43_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_43_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_43_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_43_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_43_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_43_ENABLE_CPU0                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_44_SHIFT                    _MK_SHIFT_CONST(12)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_44_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_44_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_44_RANGE                    12:12
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_44_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_44_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_44_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_44_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_44_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_44_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_44_ENABLE_CPU0                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_45_SHIFT                    _MK_SHIFT_CONST(13)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_45_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_45_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_45_RANGE                    13:13
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_45_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_45_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_45_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_45_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_45_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_45_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_45_ENABLE_CPU0                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_46_SHIFT                    _MK_SHIFT_CONST(14)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_46_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_46_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_46_RANGE                    14:14
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_46_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_46_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_46_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_46_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_46_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_46_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_46_ENABLE_CPU0                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_47_SHIFT                    _MK_SHIFT_CONST(15)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_47_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_47_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_47_RANGE                    15:15
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_47_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_47_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_47_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_47_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_47_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_47_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0_SYNCPT_THRESH_INT_ENABLE_CPU0_47_ENABLE_CPU0                      _MK_ENUM_CONST(1)


// Reserved address 3880 [0xf28]

// Reserved address 3884 [0xf2c]

// Reserved address 3888 [0xf30]

// Reserved address 3892 [0xf34]

// Reserved address 3896 [0xf38]

// Reserved address 3900 [0xf3c]

// Register HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0                     _MK_ADDR_CONST(0xf40)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SECURE                      0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SHIFT                       _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_0_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_0_RANGE                       0:0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_0_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_0_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_0_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_0_ENABLE_CPU1                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_1_SHIFT                       _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_1_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_1_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_1_RANGE                       1:1
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_1_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_1_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_1_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_1_ENABLE_CPU1                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_2_SHIFT                       _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_2_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_2_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_2_RANGE                       2:2
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_2_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_2_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_2_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_2_ENABLE_CPU1                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_3_SHIFT                       _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_3_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_3_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_3_RANGE                       3:3
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_3_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_3_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_3_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_3_ENABLE_CPU1                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_4_SHIFT                       _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_4_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_4_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_4_RANGE                       4:4
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_4_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_4_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_4_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_4_ENABLE_CPU1                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_5_SHIFT                       _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_5_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_5_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_5_RANGE                       5:5
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_5_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_5_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_5_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_5_ENABLE_CPU1                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_6_SHIFT                       _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_6_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_6_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_6_RANGE                       6:6
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_6_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_6_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_6_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_6_ENABLE_CPU1                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_7_SHIFT                       _MK_SHIFT_CONST(7)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_7_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_7_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_7_RANGE                       7:7
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_7_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_7_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_7_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_7_ENABLE_CPU1                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_8_SHIFT                       _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_8_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_8_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_8_RANGE                       8:8
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_8_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_8_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_8_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_8_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_8_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_8_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_8_ENABLE_CPU1                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_9_SHIFT                       _MK_SHIFT_CONST(9)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_9_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_9_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_9_RANGE                       9:9
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_9_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_9_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_9_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_9_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_9_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_9_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_9_ENABLE_CPU1                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_10_SHIFT                      _MK_SHIFT_CONST(10)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_10_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_10_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_10_RANGE                      10:10
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_10_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_10_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_10_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_10_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_10_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_10_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_10_ENABLE_CPU1                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_11_SHIFT                      _MK_SHIFT_CONST(11)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_11_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_11_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_11_RANGE                      11:11
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_11_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_11_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_11_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_11_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_11_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_11_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_11_ENABLE_CPU1                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_12_SHIFT                      _MK_SHIFT_CONST(12)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_12_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_12_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_12_RANGE                      12:12
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_12_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_12_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_12_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_12_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_12_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_12_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_12_ENABLE_CPU1                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_13_SHIFT                      _MK_SHIFT_CONST(13)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_13_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_13_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_13_RANGE                      13:13
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_13_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_13_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_13_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_13_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_13_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_13_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_13_ENABLE_CPU1                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_14_SHIFT                      _MK_SHIFT_CONST(14)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_14_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_14_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_14_RANGE                      14:14
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_14_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_14_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_14_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_14_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_14_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_14_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_14_ENABLE_CPU1                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_15_SHIFT                      _MK_SHIFT_CONST(15)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_15_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_15_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_15_RANGE                      15:15
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_15_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_15_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_15_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_15_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_15_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_15_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_15_ENABLE_CPU1                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_16_SHIFT                      _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_16_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_16_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_16_RANGE                      16:16
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_16_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_16_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_16_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_16_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_16_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_16_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_16_ENABLE_CPU1                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_17_SHIFT                      _MK_SHIFT_CONST(17)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_17_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_17_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_17_RANGE                      17:17
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_17_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_17_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_17_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_17_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_17_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_17_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_17_ENABLE_CPU1                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_18_SHIFT                      _MK_SHIFT_CONST(18)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_18_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_18_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_18_RANGE                      18:18
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_18_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_18_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_18_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_18_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_18_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_18_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_18_ENABLE_CPU1                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_19_SHIFT                      _MK_SHIFT_CONST(19)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_19_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_19_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_19_RANGE                      19:19
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_19_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_19_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_19_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_19_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_19_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_19_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_19_ENABLE_CPU1                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_20_SHIFT                      _MK_SHIFT_CONST(20)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_20_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_20_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_20_RANGE                      20:20
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_20_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_20_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_20_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_20_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_20_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_20_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_20_ENABLE_CPU1                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_21_SHIFT                      _MK_SHIFT_CONST(21)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_21_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_21_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_21_RANGE                      21:21
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_21_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_21_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_21_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_21_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_21_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_21_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_21_ENABLE_CPU1                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_22_SHIFT                      _MK_SHIFT_CONST(22)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_22_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_22_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_22_RANGE                      22:22
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_22_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_22_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_22_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_22_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_22_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_22_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_22_ENABLE_CPU1                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_23_SHIFT                      _MK_SHIFT_CONST(23)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_23_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_23_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_23_RANGE                      23:23
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_23_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_23_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_23_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_23_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_23_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_23_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_23_ENABLE_CPU1                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_24_SHIFT                      _MK_SHIFT_CONST(24)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_24_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_24_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_24_RANGE                      24:24
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_24_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_24_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_24_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_24_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_24_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_24_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_24_ENABLE_CPU1                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_25_SHIFT                      _MK_SHIFT_CONST(25)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_25_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_25_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_25_RANGE                      25:25
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_25_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_25_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_25_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_25_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_25_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_25_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_25_ENABLE_CPU1                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_26_SHIFT                      _MK_SHIFT_CONST(26)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_26_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_26_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_26_RANGE                      26:26
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_26_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_26_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_26_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_26_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_26_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_26_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_26_ENABLE_CPU1                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_27_SHIFT                      _MK_SHIFT_CONST(27)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_27_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_27_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_27_RANGE                      27:27
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_27_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_27_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_27_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_27_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_27_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_27_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_27_ENABLE_CPU1                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_28_SHIFT                      _MK_SHIFT_CONST(28)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_28_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_28_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_28_RANGE                      28:28
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_28_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_28_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_28_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_28_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_28_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_28_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_28_ENABLE_CPU1                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_29_SHIFT                      _MK_SHIFT_CONST(29)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_29_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_29_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_29_RANGE                      29:29
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_29_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_29_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_29_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_29_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_29_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_29_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_29_ENABLE_CPU1                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_30_SHIFT                      _MK_SHIFT_CONST(30)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_30_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_30_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_30_RANGE                      30:30
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_30_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_30_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_30_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_30_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_30_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_30_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_30_ENABLE_CPU1                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_31_SHIFT                      _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_31_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_31_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_31_RANGE                      31:31
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_31_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_31_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_31_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_31_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_31_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_31_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_31_ENABLE_CPU1                        _MK_ENUM_CONST(1)


// Register HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0                   _MK_ADDR_CONST(0xf44)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SECURE                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_RESET_MASK                        _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_32_SHIFT                    _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_32_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_32_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_32_RANGE                    0:0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_32_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_32_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_32_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_32_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_32_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_32_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_32_ENABLE_CPU1                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_33_SHIFT                    _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_33_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_33_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_33_RANGE                    1:1
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_33_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_33_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_33_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_33_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_33_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_33_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_33_ENABLE_CPU1                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_34_SHIFT                    _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_34_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_34_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_34_RANGE                    2:2
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_34_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_34_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_34_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_34_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_34_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_34_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_34_ENABLE_CPU1                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_35_SHIFT                    _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_35_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_35_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_35_RANGE                    3:3
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_35_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_35_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_35_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_35_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_35_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_35_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_35_ENABLE_CPU1                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_36_SHIFT                    _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_36_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_36_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_36_RANGE                    4:4
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_36_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_36_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_36_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_36_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_36_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_36_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_36_ENABLE_CPU1                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_37_SHIFT                    _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_37_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_37_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_37_RANGE                    5:5
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_37_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_37_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_37_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_37_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_37_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_37_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_37_ENABLE_CPU1                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_38_SHIFT                    _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_38_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_38_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_38_RANGE                    6:6
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_38_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_38_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_38_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_38_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_38_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_38_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_38_ENABLE_CPU1                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_39_SHIFT                    _MK_SHIFT_CONST(7)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_39_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_39_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_39_RANGE                    7:7
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_39_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_39_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_39_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_39_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_39_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_39_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_39_ENABLE_CPU1                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_40_SHIFT                    _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_40_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_40_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_40_RANGE                    8:8
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_40_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_40_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_40_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_40_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_40_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_40_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_40_ENABLE_CPU1                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_41_SHIFT                    _MK_SHIFT_CONST(9)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_41_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_41_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_41_RANGE                    9:9
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_41_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_41_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_41_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_41_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_41_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_41_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_41_ENABLE_CPU1                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_42_SHIFT                    _MK_SHIFT_CONST(10)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_42_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_42_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_42_RANGE                    10:10
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_42_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_42_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_42_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_42_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_42_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_42_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_42_ENABLE_CPU1                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_43_SHIFT                    _MK_SHIFT_CONST(11)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_43_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_43_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_43_RANGE                    11:11
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_43_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_43_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_43_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_43_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_43_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_43_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_43_ENABLE_CPU1                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_44_SHIFT                    _MK_SHIFT_CONST(12)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_44_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_44_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_44_RANGE                    12:12
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_44_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_44_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_44_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_44_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_44_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_44_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_44_ENABLE_CPU1                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_45_SHIFT                    _MK_SHIFT_CONST(13)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_45_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_45_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_45_RANGE                    13:13
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_45_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_45_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_45_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_45_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_45_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_45_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_45_ENABLE_CPU1                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_46_SHIFT                    _MK_SHIFT_CONST(14)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_46_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_46_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_46_RANGE                    14:14
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_46_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_46_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_46_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_46_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_46_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_46_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_46_ENABLE_CPU1                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_47_SHIFT                    _MK_SHIFT_CONST(15)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_47_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_47_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_47_RANGE                    15:15
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_47_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_47_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_47_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_47_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_47_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_47_NO_CHANGE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_47_ENABLE_CPU1                      _MK_ENUM_CONST(1)


// Reserved address 3912 [0xf48]

// Reserved address 3916 [0xf4c]

// Reserved address 3920 [0xf50]

// Reserved address 3924 [0xf54]

// Reserved address 3928 [0xf58]

// Reserved address 3932 [0xf5c]

// Register HOST1X_SYNC_SYNCPT_CPU_INCR_0_0
#define HOST1X_SYNC_SYNCPT_CPU_INCR_0_0                 _MK_ADDR_CONST(0xf60)
#define HOST1X_SYNC_SYNCPT_CPU_INCR_0_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_CPU_INCR_0_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_CPU_INCR_0_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_CPU_INCR_0_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_CPU_INCR_0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_CPU_INCR_0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_CPU_INCR_0_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_CPU_INCR_0_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_CPU_INCR_0_0_SYNCPT_CPU_INCR_VECTOR_0_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_CPU_INCR_0_0_SYNCPT_CPU_INCR_VECTOR_0_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_CPU_INCR_0_0_SYNCPT_CPU_INCR_VECTOR_0_SHIFT)
#define HOST1X_SYNC_SYNCPT_CPU_INCR_0_0_SYNCPT_CPU_INCR_VECTOR_0_RANGE                  31:0
#define HOST1X_SYNC_SYNCPT_CPU_INCR_0_0_SYNCPT_CPU_INCR_VECTOR_0_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_CPU_INCR_0_0_SYNCPT_CPU_INCR_VECTOR_0_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_CPU_INCR_0_0_SYNCPT_CPU_INCR_VECTOR_0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_CPU_INCR_0_0_SYNCPT_CPU_INCR_VECTOR_0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_CPU_INCR_0_0_SYNCPT_CPU_INCR_VECTOR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_CPU_INCR_1_0
#define HOST1X_SYNC_SYNCPT_CPU_INCR_1_0                 _MK_ADDR_CONST(0xf64)
#define HOST1X_SYNC_SYNCPT_CPU_INCR_1_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_CPU_INCR_1_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_CPU_INCR_1_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_CPU_INCR_1_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_CPU_INCR_1_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_CPU_INCR_1_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_CPU_INCR_1_0_READ_MASK                       _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_CPU_INCR_1_0_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_CPU_INCR_1_0_SYNCPT_CPU_INCR_VECTOR_1_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_CPU_INCR_1_0_SYNCPT_CPU_INCR_VECTOR_1_FIELD                  _MK_FIELD_CONST(0xffff, HOST1X_SYNC_SYNCPT_CPU_INCR_1_0_SYNCPT_CPU_INCR_VECTOR_1_SHIFT)
#define HOST1X_SYNC_SYNCPT_CPU_INCR_1_0_SYNCPT_CPU_INCR_VECTOR_1_RANGE                  15:0
#define HOST1X_SYNC_SYNCPT_CPU_INCR_1_0_SYNCPT_CPU_INCR_VECTOR_1_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_CPU_INCR_1_0_SYNCPT_CPU_INCR_VECTOR_1_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_CPU_INCR_1_0_SYNCPT_CPU_INCR_VECTOR_1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_CPU_INCR_1_0_SYNCPT_CPU_INCR_VECTOR_1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_CPU_INCR_1_0_SYNCPT_CPU_INCR_VECTOR_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Reserved address 3944 [0xf68]

// Reserved address 3948 [0xf6c]

// Reserved address 3952 [0xf70]

// Reserved address 3956 [0xf74]

// Reserved address 3960 [0xf78]

// Reserved address 3964 [0xf7c]

// Register HOST1X_SYNC_SYNCPT_0_0
#define HOST1X_SYNC_SYNCPT_0_0                  _MK_ADDR_CONST(0xf80)
#define HOST1X_SYNC_SYNCPT_0_0_SECURE                   0x0
#define HOST1X_SYNC_SYNCPT_0_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_SYNCPT_0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_0_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_0_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_0_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_0_0_SYNCPT_0_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_0_0_SYNCPT_0_FIELD                   _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_0_0_SYNCPT_0_SHIFT)
#define HOST1X_SYNC_SYNCPT_0_0_SYNCPT_0_RANGE                   31:0
#define HOST1X_SYNC_SYNCPT_0_0_SYNCPT_0_WOFFSET                 0x0
#define HOST1X_SYNC_SYNCPT_0_0_SYNCPT_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_0_0_SYNCPT_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_0_0_SYNCPT_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_0_0_SYNCPT_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_1_0
#define HOST1X_SYNC_SYNCPT_1_0                  _MK_ADDR_CONST(0xf84)
#define HOST1X_SYNC_SYNCPT_1_0_SECURE                   0x0
#define HOST1X_SYNC_SYNCPT_1_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_SYNCPT_1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_1_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_1_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_1_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_1_0_SYNCPT_1_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_1_0_SYNCPT_1_FIELD                   _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_1_0_SYNCPT_1_SHIFT)
#define HOST1X_SYNC_SYNCPT_1_0_SYNCPT_1_RANGE                   31:0
#define HOST1X_SYNC_SYNCPT_1_0_SYNCPT_1_WOFFSET                 0x0
#define HOST1X_SYNC_SYNCPT_1_0_SYNCPT_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_1_0_SYNCPT_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_1_0_SYNCPT_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_1_0_SYNCPT_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_2_0
#define HOST1X_SYNC_SYNCPT_2_0                  _MK_ADDR_CONST(0xf88)
#define HOST1X_SYNC_SYNCPT_2_0_SECURE                   0x0
#define HOST1X_SYNC_SYNCPT_2_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_SYNCPT_2_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_2_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_2_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_2_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_2_0_SYNCPT_2_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_2_0_SYNCPT_2_FIELD                   _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_2_0_SYNCPT_2_SHIFT)
#define HOST1X_SYNC_SYNCPT_2_0_SYNCPT_2_RANGE                   31:0
#define HOST1X_SYNC_SYNCPT_2_0_SYNCPT_2_WOFFSET                 0x0
#define HOST1X_SYNC_SYNCPT_2_0_SYNCPT_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_2_0_SYNCPT_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_2_0_SYNCPT_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_2_0_SYNCPT_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_3_0
#define HOST1X_SYNC_SYNCPT_3_0                  _MK_ADDR_CONST(0xf8c)
#define HOST1X_SYNC_SYNCPT_3_0_SECURE                   0x0
#define HOST1X_SYNC_SYNCPT_3_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_SYNCPT_3_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_3_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_3_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_3_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_3_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_3_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_3_0_SYNCPT_3_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_3_0_SYNCPT_3_FIELD                   _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_3_0_SYNCPT_3_SHIFT)
#define HOST1X_SYNC_SYNCPT_3_0_SYNCPT_3_RANGE                   31:0
#define HOST1X_SYNC_SYNCPT_3_0_SYNCPT_3_WOFFSET                 0x0
#define HOST1X_SYNC_SYNCPT_3_0_SYNCPT_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_3_0_SYNCPT_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_3_0_SYNCPT_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_3_0_SYNCPT_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_4_0
#define HOST1X_SYNC_SYNCPT_4_0                  _MK_ADDR_CONST(0xf90)
#define HOST1X_SYNC_SYNCPT_4_0_SECURE                   0x0
#define HOST1X_SYNC_SYNCPT_4_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_SYNCPT_4_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_4_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_4_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_4_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_4_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_4_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_4_0_SYNCPT_4_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_4_0_SYNCPT_4_FIELD                   _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_4_0_SYNCPT_4_SHIFT)
#define HOST1X_SYNC_SYNCPT_4_0_SYNCPT_4_RANGE                   31:0
#define HOST1X_SYNC_SYNCPT_4_0_SYNCPT_4_WOFFSET                 0x0
#define HOST1X_SYNC_SYNCPT_4_0_SYNCPT_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_4_0_SYNCPT_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_4_0_SYNCPT_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_4_0_SYNCPT_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_5_0
#define HOST1X_SYNC_SYNCPT_5_0                  _MK_ADDR_CONST(0xf94)
#define HOST1X_SYNC_SYNCPT_5_0_SECURE                   0x0
#define HOST1X_SYNC_SYNCPT_5_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_SYNCPT_5_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_5_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_5_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_5_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_5_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_5_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_5_0_SYNCPT_5_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_5_0_SYNCPT_5_FIELD                   _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_5_0_SYNCPT_5_SHIFT)
#define HOST1X_SYNC_SYNCPT_5_0_SYNCPT_5_RANGE                   31:0
#define HOST1X_SYNC_SYNCPT_5_0_SYNCPT_5_WOFFSET                 0x0
#define HOST1X_SYNC_SYNCPT_5_0_SYNCPT_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_5_0_SYNCPT_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_5_0_SYNCPT_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_5_0_SYNCPT_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_6_0
#define HOST1X_SYNC_SYNCPT_6_0                  _MK_ADDR_CONST(0xf98)
#define HOST1X_SYNC_SYNCPT_6_0_SECURE                   0x0
#define HOST1X_SYNC_SYNCPT_6_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_SYNCPT_6_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_6_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_6_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_6_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_6_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_6_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_6_0_SYNCPT_6_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_6_0_SYNCPT_6_FIELD                   _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_6_0_SYNCPT_6_SHIFT)
#define HOST1X_SYNC_SYNCPT_6_0_SYNCPT_6_RANGE                   31:0
#define HOST1X_SYNC_SYNCPT_6_0_SYNCPT_6_WOFFSET                 0x0
#define HOST1X_SYNC_SYNCPT_6_0_SYNCPT_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_6_0_SYNCPT_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_6_0_SYNCPT_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_6_0_SYNCPT_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_7_0
#define HOST1X_SYNC_SYNCPT_7_0                  _MK_ADDR_CONST(0xf9c)
#define HOST1X_SYNC_SYNCPT_7_0_SECURE                   0x0
#define HOST1X_SYNC_SYNCPT_7_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_SYNCPT_7_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_7_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_7_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_7_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_7_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_7_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_7_0_SYNCPT_7_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_7_0_SYNCPT_7_FIELD                   _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_7_0_SYNCPT_7_SHIFT)
#define HOST1X_SYNC_SYNCPT_7_0_SYNCPT_7_RANGE                   31:0
#define HOST1X_SYNC_SYNCPT_7_0_SYNCPT_7_WOFFSET                 0x0
#define HOST1X_SYNC_SYNCPT_7_0_SYNCPT_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_7_0_SYNCPT_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_7_0_SYNCPT_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_7_0_SYNCPT_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_8_0
#define HOST1X_SYNC_SYNCPT_8_0                  _MK_ADDR_CONST(0xfa0)
#define HOST1X_SYNC_SYNCPT_8_0_SECURE                   0x0
#define HOST1X_SYNC_SYNCPT_8_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_SYNCPT_8_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_8_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_8_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_8_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_8_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_8_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_8_0_SYNCPT_8_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_8_0_SYNCPT_8_FIELD                   _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_8_0_SYNCPT_8_SHIFT)
#define HOST1X_SYNC_SYNCPT_8_0_SYNCPT_8_RANGE                   31:0
#define HOST1X_SYNC_SYNCPT_8_0_SYNCPT_8_WOFFSET                 0x0
#define HOST1X_SYNC_SYNCPT_8_0_SYNCPT_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_8_0_SYNCPT_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_8_0_SYNCPT_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_8_0_SYNCPT_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_9_0
#define HOST1X_SYNC_SYNCPT_9_0                  _MK_ADDR_CONST(0xfa4)
#define HOST1X_SYNC_SYNCPT_9_0_SECURE                   0x0
#define HOST1X_SYNC_SYNCPT_9_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_SYNCPT_9_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_9_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_9_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_9_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_9_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_9_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_9_0_SYNCPT_9_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_9_0_SYNCPT_9_FIELD                   _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_9_0_SYNCPT_9_SHIFT)
#define HOST1X_SYNC_SYNCPT_9_0_SYNCPT_9_RANGE                   31:0
#define HOST1X_SYNC_SYNCPT_9_0_SYNCPT_9_WOFFSET                 0x0
#define HOST1X_SYNC_SYNCPT_9_0_SYNCPT_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_9_0_SYNCPT_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_9_0_SYNCPT_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_9_0_SYNCPT_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_10_0
#define HOST1X_SYNC_SYNCPT_10_0                 _MK_ADDR_CONST(0xfa8)
#define HOST1X_SYNC_SYNCPT_10_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_10_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_10_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_10_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_10_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_10_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_10_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_10_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_10_0_SYNCPT_10_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_10_0_SYNCPT_10_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_10_0_SYNCPT_10_SHIFT)
#define HOST1X_SYNC_SYNCPT_10_0_SYNCPT_10_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_10_0_SYNCPT_10_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_10_0_SYNCPT_10_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_10_0_SYNCPT_10_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_10_0_SYNCPT_10_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_10_0_SYNCPT_10_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_11_0
#define HOST1X_SYNC_SYNCPT_11_0                 _MK_ADDR_CONST(0xfac)
#define HOST1X_SYNC_SYNCPT_11_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_11_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_11_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_11_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_11_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_11_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_11_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_11_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_11_0_SYNCPT_11_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_11_0_SYNCPT_11_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_11_0_SYNCPT_11_SHIFT)
#define HOST1X_SYNC_SYNCPT_11_0_SYNCPT_11_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_11_0_SYNCPT_11_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_11_0_SYNCPT_11_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_11_0_SYNCPT_11_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_11_0_SYNCPT_11_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_11_0_SYNCPT_11_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_12_0
#define HOST1X_SYNC_SYNCPT_12_0                 _MK_ADDR_CONST(0xfb0)
#define HOST1X_SYNC_SYNCPT_12_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_12_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_12_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_12_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_12_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_12_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_12_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_12_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_12_0_SYNCPT_12_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_12_0_SYNCPT_12_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_12_0_SYNCPT_12_SHIFT)
#define HOST1X_SYNC_SYNCPT_12_0_SYNCPT_12_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_12_0_SYNCPT_12_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_12_0_SYNCPT_12_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_12_0_SYNCPT_12_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_12_0_SYNCPT_12_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_12_0_SYNCPT_12_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_13_0
#define HOST1X_SYNC_SYNCPT_13_0                 _MK_ADDR_CONST(0xfb4)
#define HOST1X_SYNC_SYNCPT_13_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_13_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_13_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_13_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_13_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_13_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_13_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_13_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_13_0_SYNCPT_13_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_13_0_SYNCPT_13_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_13_0_SYNCPT_13_SHIFT)
#define HOST1X_SYNC_SYNCPT_13_0_SYNCPT_13_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_13_0_SYNCPT_13_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_13_0_SYNCPT_13_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_13_0_SYNCPT_13_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_13_0_SYNCPT_13_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_13_0_SYNCPT_13_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_14_0
#define HOST1X_SYNC_SYNCPT_14_0                 _MK_ADDR_CONST(0xfb8)
#define HOST1X_SYNC_SYNCPT_14_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_14_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_14_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_14_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_14_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_14_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_14_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_14_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_14_0_SYNCPT_14_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_14_0_SYNCPT_14_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_14_0_SYNCPT_14_SHIFT)
#define HOST1X_SYNC_SYNCPT_14_0_SYNCPT_14_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_14_0_SYNCPT_14_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_14_0_SYNCPT_14_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_14_0_SYNCPT_14_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_14_0_SYNCPT_14_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_14_0_SYNCPT_14_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_15_0
#define HOST1X_SYNC_SYNCPT_15_0                 _MK_ADDR_CONST(0xfbc)
#define HOST1X_SYNC_SYNCPT_15_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_15_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_15_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_15_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_15_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_15_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_15_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_15_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_15_0_SYNCPT_15_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_15_0_SYNCPT_15_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_15_0_SYNCPT_15_SHIFT)
#define HOST1X_SYNC_SYNCPT_15_0_SYNCPT_15_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_15_0_SYNCPT_15_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_15_0_SYNCPT_15_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_15_0_SYNCPT_15_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_15_0_SYNCPT_15_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_15_0_SYNCPT_15_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_16_0
#define HOST1X_SYNC_SYNCPT_16_0                 _MK_ADDR_CONST(0xfc0)
#define HOST1X_SYNC_SYNCPT_16_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_16_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_16_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_16_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_16_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_16_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_16_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_16_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_16_0_SYNCPT_16_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_16_0_SYNCPT_16_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_16_0_SYNCPT_16_SHIFT)
#define HOST1X_SYNC_SYNCPT_16_0_SYNCPT_16_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_16_0_SYNCPT_16_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_16_0_SYNCPT_16_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_16_0_SYNCPT_16_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_16_0_SYNCPT_16_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_16_0_SYNCPT_16_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_17_0
#define HOST1X_SYNC_SYNCPT_17_0                 _MK_ADDR_CONST(0xfc4)
#define HOST1X_SYNC_SYNCPT_17_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_17_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_17_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_17_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_17_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_17_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_17_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_17_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_17_0_SYNCPT_17_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_17_0_SYNCPT_17_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_17_0_SYNCPT_17_SHIFT)
#define HOST1X_SYNC_SYNCPT_17_0_SYNCPT_17_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_17_0_SYNCPT_17_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_17_0_SYNCPT_17_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_17_0_SYNCPT_17_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_17_0_SYNCPT_17_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_17_0_SYNCPT_17_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_18_0
#define HOST1X_SYNC_SYNCPT_18_0                 _MK_ADDR_CONST(0xfc8)
#define HOST1X_SYNC_SYNCPT_18_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_18_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_18_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_18_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_18_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_18_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_18_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_18_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_18_0_SYNCPT_18_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_18_0_SYNCPT_18_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_18_0_SYNCPT_18_SHIFT)
#define HOST1X_SYNC_SYNCPT_18_0_SYNCPT_18_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_18_0_SYNCPT_18_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_18_0_SYNCPT_18_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_18_0_SYNCPT_18_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_18_0_SYNCPT_18_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_18_0_SYNCPT_18_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_19_0
#define HOST1X_SYNC_SYNCPT_19_0                 _MK_ADDR_CONST(0xfcc)
#define HOST1X_SYNC_SYNCPT_19_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_19_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_19_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_19_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_19_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_19_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_19_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_19_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_19_0_SYNCPT_19_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_19_0_SYNCPT_19_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_19_0_SYNCPT_19_SHIFT)
#define HOST1X_SYNC_SYNCPT_19_0_SYNCPT_19_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_19_0_SYNCPT_19_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_19_0_SYNCPT_19_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_19_0_SYNCPT_19_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_19_0_SYNCPT_19_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_19_0_SYNCPT_19_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_20_0
#define HOST1X_SYNC_SYNCPT_20_0                 _MK_ADDR_CONST(0xfd0)
#define HOST1X_SYNC_SYNCPT_20_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_20_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_20_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_20_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_20_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_20_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_20_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_20_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_20_0_SYNCPT_20_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_20_0_SYNCPT_20_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_20_0_SYNCPT_20_SHIFT)
#define HOST1X_SYNC_SYNCPT_20_0_SYNCPT_20_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_20_0_SYNCPT_20_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_20_0_SYNCPT_20_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_20_0_SYNCPT_20_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_20_0_SYNCPT_20_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_20_0_SYNCPT_20_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_21_0
#define HOST1X_SYNC_SYNCPT_21_0                 _MK_ADDR_CONST(0xfd4)
#define HOST1X_SYNC_SYNCPT_21_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_21_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_21_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_21_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_21_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_21_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_21_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_21_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_21_0_SYNCPT_21_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_21_0_SYNCPT_21_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_21_0_SYNCPT_21_SHIFT)
#define HOST1X_SYNC_SYNCPT_21_0_SYNCPT_21_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_21_0_SYNCPT_21_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_21_0_SYNCPT_21_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_21_0_SYNCPT_21_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_21_0_SYNCPT_21_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_21_0_SYNCPT_21_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_22_0
#define HOST1X_SYNC_SYNCPT_22_0                 _MK_ADDR_CONST(0xfd8)
#define HOST1X_SYNC_SYNCPT_22_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_22_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_22_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_22_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_22_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_22_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_22_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_22_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_22_0_SYNCPT_22_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_22_0_SYNCPT_22_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_22_0_SYNCPT_22_SHIFT)
#define HOST1X_SYNC_SYNCPT_22_0_SYNCPT_22_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_22_0_SYNCPT_22_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_22_0_SYNCPT_22_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_22_0_SYNCPT_22_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_22_0_SYNCPT_22_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_22_0_SYNCPT_22_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_23_0
#define HOST1X_SYNC_SYNCPT_23_0                 _MK_ADDR_CONST(0xfdc)
#define HOST1X_SYNC_SYNCPT_23_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_23_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_23_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_23_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_23_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_23_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_23_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_23_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_23_0_SYNCPT_23_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_23_0_SYNCPT_23_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_23_0_SYNCPT_23_SHIFT)
#define HOST1X_SYNC_SYNCPT_23_0_SYNCPT_23_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_23_0_SYNCPT_23_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_23_0_SYNCPT_23_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_23_0_SYNCPT_23_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_23_0_SYNCPT_23_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_23_0_SYNCPT_23_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_24_0
#define HOST1X_SYNC_SYNCPT_24_0                 _MK_ADDR_CONST(0xfe0)
#define HOST1X_SYNC_SYNCPT_24_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_24_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_24_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_24_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_24_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_24_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_24_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_24_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_24_0_SYNCPT_24_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_24_0_SYNCPT_24_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_24_0_SYNCPT_24_SHIFT)
#define HOST1X_SYNC_SYNCPT_24_0_SYNCPT_24_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_24_0_SYNCPT_24_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_24_0_SYNCPT_24_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_24_0_SYNCPT_24_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_24_0_SYNCPT_24_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_24_0_SYNCPT_24_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_25_0
#define HOST1X_SYNC_SYNCPT_25_0                 _MK_ADDR_CONST(0xfe4)
#define HOST1X_SYNC_SYNCPT_25_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_25_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_25_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_25_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_25_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_25_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_25_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_25_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_25_0_SYNCPT_25_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_25_0_SYNCPT_25_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_25_0_SYNCPT_25_SHIFT)
#define HOST1X_SYNC_SYNCPT_25_0_SYNCPT_25_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_25_0_SYNCPT_25_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_25_0_SYNCPT_25_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_25_0_SYNCPT_25_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_25_0_SYNCPT_25_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_25_0_SYNCPT_25_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_26_0
#define HOST1X_SYNC_SYNCPT_26_0                 _MK_ADDR_CONST(0xfe8)
#define HOST1X_SYNC_SYNCPT_26_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_26_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_26_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_26_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_26_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_26_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_26_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_26_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_26_0_SYNCPT_26_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_26_0_SYNCPT_26_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_26_0_SYNCPT_26_SHIFT)
#define HOST1X_SYNC_SYNCPT_26_0_SYNCPT_26_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_26_0_SYNCPT_26_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_26_0_SYNCPT_26_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_26_0_SYNCPT_26_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_26_0_SYNCPT_26_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_26_0_SYNCPT_26_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_27_0
#define HOST1X_SYNC_SYNCPT_27_0                 _MK_ADDR_CONST(0xfec)
#define HOST1X_SYNC_SYNCPT_27_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_27_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_27_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_27_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_27_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_27_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_27_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_27_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_27_0_SYNCPT_27_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_27_0_SYNCPT_27_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_27_0_SYNCPT_27_SHIFT)
#define HOST1X_SYNC_SYNCPT_27_0_SYNCPT_27_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_27_0_SYNCPT_27_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_27_0_SYNCPT_27_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_27_0_SYNCPT_27_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_27_0_SYNCPT_27_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_27_0_SYNCPT_27_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_28_0
#define HOST1X_SYNC_SYNCPT_28_0                 _MK_ADDR_CONST(0xff0)
#define HOST1X_SYNC_SYNCPT_28_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_28_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_28_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_28_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_28_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_28_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_28_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_28_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_28_0_SYNCPT_28_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_28_0_SYNCPT_28_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_28_0_SYNCPT_28_SHIFT)
#define HOST1X_SYNC_SYNCPT_28_0_SYNCPT_28_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_28_0_SYNCPT_28_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_28_0_SYNCPT_28_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_28_0_SYNCPT_28_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_28_0_SYNCPT_28_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_28_0_SYNCPT_28_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_29_0
#define HOST1X_SYNC_SYNCPT_29_0                 _MK_ADDR_CONST(0xff4)
#define HOST1X_SYNC_SYNCPT_29_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_29_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_29_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_29_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_29_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_29_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_29_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_29_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_29_0_SYNCPT_29_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_29_0_SYNCPT_29_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_29_0_SYNCPT_29_SHIFT)
#define HOST1X_SYNC_SYNCPT_29_0_SYNCPT_29_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_29_0_SYNCPT_29_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_29_0_SYNCPT_29_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_29_0_SYNCPT_29_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_29_0_SYNCPT_29_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_29_0_SYNCPT_29_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_30_0
#define HOST1X_SYNC_SYNCPT_30_0                 _MK_ADDR_CONST(0xff8)
#define HOST1X_SYNC_SYNCPT_30_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_30_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_30_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_30_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_30_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_30_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_30_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_30_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_30_0_SYNCPT_30_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_30_0_SYNCPT_30_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_30_0_SYNCPT_30_SHIFT)
#define HOST1X_SYNC_SYNCPT_30_0_SYNCPT_30_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_30_0_SYNCPT_30_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_30_0_SYNCPT_30_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_30_0_SYNCPT_30_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_30_0_SYNCPT_30_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_30_0_SYNCPT_30_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_31_0
#define HOST1X_SYNC_SYNCPT_31_0                 _MK_ADDR_CONST(0xffc)
#define HOST1X_SYNC_SYNCPT_31_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_31_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_31_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_31_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_31_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_31_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_31_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_31_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_31_0_SYNCPT_31_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_31_0_SYNCPT_31_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_31_0_SYNCPT_31_SHIFT)
#define HOST1X_SYNC_SYNCPT_31_0_SYNCPT_31_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_31_0_SYNCPT_31_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_31_0_SYNCPT_31_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_31_0_SYNCPT_31_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_31_0_SYNCPT_31_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_31_0_SYNCPT_31_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_32_0
#define HOST1X_SYNC_SYNCPT_32_0                 _MK_ADDR_CONST(0x1000)
#define HOST1X_SYNC_SYNCPT_32_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_32_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_32_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_32_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_32_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_32_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_32_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_32_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_32_0_SYNCPT_32_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_32_0_SYNCPT_32_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_32_0_SYNCPT_32_SHIFT)
#define HOST1X_SYNC_SYNCPT_32_0_SYNCPT_32_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_32_0_SYNCPT_32_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_32_0_SYNCPT_32_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_32_0_SYNCPT_32_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_32_0_SYNCPT_32_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_32_0_SYNCPT_32_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_33_0
#define HOST1X_SYNC_SYNCPT_33_0                 _MK_ADDR_CONST(0x1004)
#define HOST1X_SYNC_SYNCPT_33_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_33_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_33_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_33_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_33_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_33_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_33_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_33_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_33_0_SYNCPT_33_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_33_0_SYNCPT_33_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_33_0_SYNCPT_33_SHIFT)
#define HOST1X_SYNC_SYNCPT_33_0_SYNCPT_33_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_33_0_SYNCPT_33_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_33_0_SYNCPT_33_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_33_0_SYNCPT_33_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_33_0_SYNCPT_33_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_33_0_SYNCPT_33_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_34_0
#define HOST1X_SYNC_SYNCPT_34_0                 _MK_ADDR_CONST(0x1008)
#define HOST1X_SYNC_SYNCPT_34_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_34_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_34_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_34_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_34_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_34_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_34_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_34_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_34_0_SYNCPT_34_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_34_0_SYNCPT_34_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_34_0_SYNCPT_34_SHIFT)
#define HOST1X_SYNC_SYNCPT_34_0_SYNCPT_34_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_34_0_SYNCPT_34_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_34_0_SYNCPT_34_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_34_0_SYNCPT_34_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_34_0_SYNCPT_34_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_34_0_SYNCPT_34_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_35_0
#define HOST1X_SYNC_SYNCPT_35_0                 _MK_ADDR_CONST(0x100c)
#define HOST1X_SYNC_SYNCPT_35_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_35_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_35_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_35_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_35_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_35_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_35_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_35_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_35_0_SYNCPT_35_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_35_0_SYNCPT_35_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_35_0_SYNCPT_35_SHIFT)
#define HOST1X_SYNC_SYNCPT_35_0_SYNCPT_35_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_35_0_SYNCPT_35_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_35_0_SYNCPT_35_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_35_0_SYNCPT_35_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_35_0_SYNCPT_35_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_35_0_SYNCPT_35_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_36_0
#define HOST1X_SYNC_SYNCPT_36_0                 _MK_ADDR_CONST(0x1010)
#define HOST1X_SYNC_SYNCPT_36_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_36_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_36_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_36_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_36_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_36_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_36_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_36_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_36_0_SYNCPT_36_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_36_0_SYNCPT_36_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_36_0_SYNCPT_36_SHIFT)
#define HOST1X_SYNC_SYNCPT_36_0_SYNCPT_36_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_36_0_SYNCPT_36_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_36_0_SYNCPT_36_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_36_0_SYNCPT_36_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_36_0_SYNCPT_36_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_36_0_SYNCPT_36_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_37_0
#define HOST1X_SYNC_SYNCPT_37_0                 _MK_ADDR_CONST(0x1014)
#define HOST1X_SYNC_SYNCPT_37_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_37_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_37_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_37_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_37_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_37_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_37_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_37_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_37_0_SYNCPT_37_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_37_0_SYNCPT_37_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_37_0_SYNCPT_37_SHIFT)
#define HOST1X_SYNC_SYNCPT_37_0_SYNCPT_37_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_37_0_SYNCPT_37_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_37_0_SYNCPT_37_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_37_0_SYNCPT_37_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_37_0_SYNCPT_37_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_37_0_SYNCPT_37_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_38_0
#define HOST1X_SYNC_SYNCPT_38_0                 _MK_ADDR_CONST(0x1018)
#define HOST1X_SYNC_SYNCPT_38_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_38_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_38_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_38_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_38_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_38_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_38_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_38_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_38_0_SYNCPT_38_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_38_0_SYNCPT_38_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_38_0_SYNCPT_38_SHIFT)
#define HOST1X_SYNC_SYNCPT_38_0_SYNCPT_38_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_38_0_SYNCPT_38_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_38_0_SYNCPT_38_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_38_0_SYNCPT_38_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_38_0_SYNCPT_38_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_38_0_SYNCPT_38_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_39_0
#define HOST1X_SYNC_SYNCPT_39_0                 _MK_ADDR_CONST(0x101c)
#define HOST1X_SYNC_SYNCPT_39_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_39_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_39_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_39_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_39_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_39_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_39_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_39_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_39_0_SYNCPT_39_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_39_0_SYNCPT_39_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_39_0_SYNCPT_39_SHIFT)
#define HOST1X_SYNC_SYNCPT_39_0_SYNCPT_39_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_39_0_SYNCPT_39_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_39_0_SYNCPT_39_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_39_0_SYNCPT_39_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_39_0_SYNCPT_39_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_39_0_SYNCPT_39_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_40_0
#define HOST1X_SYNC_SYNCPT_40_0                 _MK_ADDR_CONST(0x1020)
#define HOST1X_SYNC_SYNCPT_40_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_40_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_40_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_40_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_40_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_40_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_40_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_40_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_40_0_SYNCPT_40_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_40_0_SYNCPT_40_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_40_0_SYNCPT_40_SHIFT)
#define HOST1X_SYNC_SYNCPT_40_0_SYNCPT_40_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_40_0_SYNCPT_40_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_40_0_SYNCPT_40_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_40_0_SYNCPT_40_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_40_0_SYNCPT_40_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_40_0_SYNCPT_40_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_41_0
#define HOST1X_SYNC_SYNCPT_41_0                 _MK_ADDR_CONST(0x1024)
#define HOST1X_SYNC_SYNCPT_41_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_41_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_41_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_41_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_41_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_41_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_41_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_41_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_41_0_SYNCPT_41_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_41_0_SYNCPT_41_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_41_0_SYNCPT_41_SHIFT)
#define HOST1X_SYNC_SYNCPT_41_0_SYNCPT_41_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_41_0_SYNCPT_41_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_41_0_SYNCPT_41_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_41_0_SYNCPT_41_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_41_0_SYNCPT_41_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_41_0_SYNCPT_41_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_42_0
#define HOST1X_SYNC_SYNCPT_42_0                 _MK_ADDR_CONST(0x1028)
#define HOST1X_SYNC_SYNCPT_42_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_42_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_42_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_42_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_42_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_42_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_42_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_42_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_42_0_SYNCPT_42_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_42_0_SYNCPT_42_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_42_0_SYNCPT_42_SHIFT)
#define HOST1X_SYNC_SYNCPT_42_0_SYNCPT_42_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_42_0_SYNCPT_42_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_42_0_SYNCPT_42_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_42_0_SYNCPT_42_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_42_0_SYNCPT_42_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_42_0_SYNCPT_42_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_43_0
#define HOST1X_SYNC_SYNCPT_43_0                 _MK_ADDR_CONST(0x102c)
#define HOST1X_SYNC_SYNCPT_43_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_43_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_43_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_43_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_43_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_43_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_43_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_43_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_43_0_SYNCPT_43_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_43_0_SYNCPT_43_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_43_0_SYNCPT_43_SHIFT)
#define HOST1X_SYNC_SYNCPT_43_0_SYNCPT_43_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_43_0_SYNCPT_43_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_43_0_SYNCPT_43_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_43_0_SYNCPT_43_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_43_0_SYNCPT_43_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_43_0_SYNCPT_43_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_44_0
#define HOST1X_SYNC_SYNCPT_44_0                 _MK_ADDR_CONST(0x1030)
#define HOST1X_SYNC_SYNCPT_44_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_44_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_44_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_44_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_44_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_44_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_44_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_44_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_44_0_SYNCPT_44_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_44_0_SYNCPT_44_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_44_0_SYNCPT_44_SHIFT)
#define HOST1X_SYNC_SYNCPT_44_0_SYNCPT_44_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_44_0_SYNCPT_44_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_44_0_SYNCPT_44_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_44_0_SYNCPT_44_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_44_0_SYNCPT_44_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_44_0_SYNCPT_44_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_45_0
#define HOST1X_SYNC_SYNCPT_45_0                 _MK_ADDR_CONST(0x1034)
#define HOST1X_SYNC_SYNCPT_45_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_45_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_45_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_45_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_45_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_45_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_45_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_45_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_45_0_SYNCPT_45_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_45_0_SYNCPT_45_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_45_0_SYNCPT_45_SHIFT)
#define HOST1X_SYNC_SYNCPT_45_0_SYNCPT_45_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_45_0_SYNCPT_45_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_45_0_SYNCPT_45_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_45_0_SYNCPT_45_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_45_0_SYNCPT_45_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_45_0_SYNCPT_45_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_46_0
#define HOST1X_SYNC_SYNCPT_46_0                 _MK_ADDR_CONST(0x1038)
#define HOST1X_SYNC_SYNCPT_46_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_46_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_46_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_46_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_46_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_46_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_46_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_46_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_46_0_SYNCPT_46_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_46_0_SYNCPT_46_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_46_0_SYNCPT_46_SHIFT)
#define HOST1X_SYNC_SYNCPT_46_0_SYNCPT_46_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_46_0_SYNCPT_46_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_46_0_SYNCPT_46_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_46_0_SYNCPT_46_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_46_0_SYNCPT_46_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_46_0_SYNCPT_46_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_47_0
#define HOST1X_SYNC_SYNCPT_47_0                 _MK_ADDR_CONST(0x103c)
#define HOST1X_SYNC_SYNCPT_47_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_47_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_47_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_47_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_47_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_47_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_47_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_47_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_47_0_SYNCPT_47_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_47_0_SYNCPT_47_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_47_0_SYNCPT_47_SHIFT)
#define HOST1X_SYNC_SYNCPT_47_0_SYNCPT_47_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_47_0_SYNCPT_47_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_47_0_SYNCPT_47_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_47_0_SYNCPT_47_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_47_0_SYNCPT_47_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_47_0_SYNCPT_47_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 4160 [0x1040]

// Reserved address 4164 [0x1044]

// Reserved address 4168 [0x1048]

// Reserved address 4172 [0x104c]

// Reserved address 4176 [0x1050]

// Reserved address 4180 [0x1054]

// Reserved address 4184 [0x1058]

// Reserved address 4188 [0x105c]

// Reserved address 4192 [0x1060]

// Reserved address 4196 [0x1064]

// Reserved address 4200 [0x1068]

// Reserved address 4204 [0x106c]

// Reserved address 4208 [0x1070]

// Reserved address 4212 [0x1074]

// Reserved address 4216 [0x1078]

// Reserved address 4220 [0x107c]

// Reserved address 4224 [0x1080]

// Reserved address 4228 [0x1084]

// Reserved address 4232 [0x1088]

// Reserved address 4236 [0x108c]

// Reserved address 4240 [0x1090]

// Reserved address 4244 [0x1094]

// Reserved address 4248 [0x1098]

// Reserved address 4252 [0x109c]

// Reserved address 4256 [0x10a0]

// Reserved address 4260 [0x10a4]

// Reserved address 4264 [0x10a8]

// Reserved address 4268 [0x10ac]

// Reserved address 4272 [0x10b0]

// Reserved address 4276 [0x10b4]

// Reserved address 4280 [0x10b8]

// Reserved address 4284 [0x10bc]

// Reserved address 4288 [0x10c0]

// Reserved address 4292 [0x10c4]

// Reserved address 4296 [0x10c8]

// Reserved address 4300 [0x10cc]

// Reserved address 4304 [0x10d0]

// Reserved address 4308 [0x10d4]

// Reserved address 4312 [0x10d8]

// Reserved address 4316 [0x10dc]

// Reserved address 4320 [0x10e0]

// Reserved address 4324 [0x10e4]

// Reserved address 4328 [0x10e8]

// Reserved address 4332 [0x10ec]

// Reserved address 4336 [0x10f0]

// Reserved address 4340 [0x10f4]

// Reserved address 4344 [0x10f8]

// Reserved address 4348 [0x10fc]

// Reserved address 4352 [0x1100]

// Reserved address 4356 [0x1104]

// Reserved address 4360 [0x1108]

// Reserved address 4364 [0x110c]

// Reserved address 4368 [0x1110]

// Reserved address 4372 [0x1114]

// Reserved address 4376 [0x1118]

// Reserved address 4380 [0x111c]

// Reserved address 4384 [0x1120]

// Reserved address 4388 [0x1124]

// Reserved address 4392 [0x1128]

// Reserved address 4396 [0x112c]

// Reserved address 4400 [0x1130]

// Reserved address 4404 [0x1134]

// Reserved address 4408 [0x1138]

// Reserved address 4412 [0x113c]

// Reserved address 4416 [0x1140]

// Reserved address 4420 [0x1144]

// Reserved address 4424 [0x1148]

// Reserved address 4428 [0x114c]

// Reserved address 4432 [0x1150]

// Reserved address 4436 [0x1154]

// Reserved address 4440 [0x1158]

// Reserved address 4444 [0x115c]

// Reserved address 4448 [0x1160]

// Reserved address 4452 [0x1164]

// Reserved address 4456 [0x1168]

// Reserved address 4460 [0x116c]

// Reserved address 4464 [0x1170]

// Reserved address 4468 [0x1174]

// Reserved address 4472 [0x1178]

// Reserved address 4476 [0x117c]

// Reserved address 4480 [0x1180]

// Reserved address 4484 [0x1184]

// Reserved address 4488 [0x1188]

// Reserved address 4492 [0x118c]

// Reserved address 4496 [0x1190]

// Reserved address 4500 [0x1194]

// Reserved address 4504 [0x1198]

// Reserved address 4508 [0x119c]

// Reserved address 4512 [0x11a0]

// Reserved address 4516 [0x11a4]

// Reserved address 4520 [0x11a8]

// Reserved address 4524 [0x11ac]

// Reserved address 4528 [0x11b0]

// Reserved address 4532 [0x11b4]

// Reserved address 4536 [0x11b8]

// Reserved address 4540 [0x11bc]

// Reserved address 4544 [0x11c0]

// Reserved address 4548 [0x11c4]

// Reserved address 4552 [0x11c8]

// Reserved address 4556 [0x11cc]

// Reserved address 4560 [0x11d0]

// Reserved address 4564 [0x11d4]

// Reserved address 4568 [0x11d8]

// Reserved address 4572 [0x11dc]

// Reserved address 4576 [0x11e0]

// Reserved address 4580 [0x11e4]

// Reserved address 4584 [0x11e8]

// Reserved address 4588 [0x11ec]

// Reserved address 4592 [0x11f0]

// Reserved address 4596 [0x11f4]

// Reserved address 4600 [0x11f8]

// Reserved address 4604 [0x11fc]

// Reserved address 4608 [0x1200]

// Reserved address 4612 [0x1204]

// Reserved address 4616 [0x1208]

// Reserved address 4620 [0x120c]

// Reserved address 4624 [0x1210]

// Reserved address 4628 [0x1214]

// Reserved address 4632 [0x1218]

// Reserved address 4636 [0x121c]

// Reserved address 4640 [0x1220]

// Reserved address 4644 [0x1224]

// Reserved address 4648 [0x1228]

// Reserved address 4652 [0x122c]

// Reserved address 4656 [0x1230]

// Reserved address 4660 [0x1234]

// Reserved address 4664 [0x1238]

// Reserved address 4668 [0x123c]

// Reserved address 4672 [0x1240]

// Reserved address 4676 [0x1244]

// Reserved address 4680 [0x1248]

// Reserved address 4684 [0x124c]

// Reserved address 4688 [0x1250]

// Reserved address 4692 [0x1254]

// Reserved address 4696 [0x1258]

// Reserved address 4700 [0x125c]

// Reserved address 4704 [0x1260]

// Reserved address 4708 [0x1264]

// Reserved address 4712 [0x1268]

// Reserved address 4716 [0x126c]

// Reserved address 4720 [0x1270]

// Reserved address 4724 [0x1274]

// Reserved address 4728 [0x1278]

// Reserved address 4732 [0x127c]

// Reserved address 4736 [0x1280]

// Reserved address 4740 [0x1284]

// Reserved address 4744 [0x1288]

// Reserved address 4748 [0x128c]

// Reserved address 4752 [0x1290]

// Reserved address 4756 [0x1294]

// Reserved address 4760 [0x1298]

// Reserved address 4764 [0x129c]

// Reserved address 4768 [0x12a0]

// Reserved address 4772 [0x12a4]

// Reserved address 4776 [0x12a8]

// Reserved address 4780 [0x12ac]

// Reserved address 4784 [0x12b0]

// Reserved address 4788 [0x12b4]

// Reserved address 4792 [0x12b8]

// Reserved address 4796 [0x12bc]

// Reserved address 4800 [0x12c0]

// Reserved address 4804 [0x12c4]

// Reserved address 4808 [0x12c8]

// Reserved address 4812 [0x12cc]

// Reserved address 4816 [0x12d0]

// Reserved address 4820 [0x12d4]

// Reserved address 4824 [0x12d8]

// Reserved address 4828 [0x12dc]

// Reserved address 4832 [0x12e0]

// Reserved address 4836 [0x12e4]

// Reserved address 4840 [0x12e8]

// Reserved address 4844 [0x12ec]

// Reserved address 4848 [0x12f0]

// Reserved address 4852 [0x12f4]

// Reserved address 4856 [0x12f8]

// Reserved address 4860 [0x12fc]

// Reserved address 4864 [0x1300]

// Reserved address 4868 [0x1304]

// Reserved address 4872 [0x1308]

// Reserved address 4876 [0x130c]

// Reserved address 4880 [0x1310]

// Reserved address 4884 [0x1314]

// Reserved address 4888 [0x1318]

// Reserved address 4892 [0x131c]

// Reserved address 4896 [0x1320]

// Reserved address 4900 [0x1324]

// Reserved address 4904 [0x1328]

// Reserved address 4908 [0x132c]

// Reserved address 4912 [0x1330]

// Reserved address 4916 [0x1334]

// Reserved address 4920 [0x1338]

// Reserved address 4924 [0x133c]

// Reserved address 4928 [0x1340]

// Reserved address 4932 [0x1344]

// Reserved address 4936 [0x1348]

// Reserved address 4940 [0x134c]

// Reserved address 4944 [0x1350]

// Reserved address 4948 [0x1354]

// Reserved address 4952 [0x1358]

// Reserved address 4956 [0x135c]

// Reserved address 4960 [0x1360]

// Reserved address 4964 [0x1364]

// Reserved address 4968 [0x1368]

// Reserved address 4972 [0x136c]

// Reserved address 4976 [0x1370]

// Reserved address 4980 [0x1374]

// Reserved address 4984 [0x1378]

// Reserved address 4988 [0x137c]

// Register HOST1X_SYNC_SYNCPT_INT_THRESH_0_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_0_0                       _MK_ADDR_CONST(0x1380)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_0_0_SECURE                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_0_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_0_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_0_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_0_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_0_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_0_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_0_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_0_0_INT_THRESH_0_SHIFT                    _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_0_0_INT_THRESH_0_FIELD                    _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_0_0_INT_THRESH_0_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_0_0_INT_THRESH_0_RANGE                    31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_0_0_INT_THRESH_0_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_0_0_INT_THRESH_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_0_0_INT_THRESH_0_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_0_0_INT_THRESH_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_0_0_INT_THRESH_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_1_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_1_0                       _MK_ADDR_CONST(0x1384)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_1_0_SECURE                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_1_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_1_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_1_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_1_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_1_0_INT_THRESH_1_SHIFT                    _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_1_0_INT_THRESH_1_FIELD                    _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_1_0_INT_THRESH_1_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_1_0_INT_THRESH_1_RANGE                    31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_1_0_INT_THRESH_1_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_1_0_INT_THRESH_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_1_0_INT_THRESH_1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_1_0_INT_THRESH_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_1_0_INT_THRESH_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_2_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_2_0                       _MK_ADDR_CONST(0x1388)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_2_0_SECURE                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_2_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_2_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_2_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_2_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_2_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_2_0_INT_THRESH_2_SHIFT                    _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_2_0_INT_THRESH_2_FIELD                    _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_2_0_INT_THRESH_2_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_2_0_INT_THRESH_2_RANGE                    31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_2_0_INT_THRESH_2_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_2_0_INT_THRESH_2_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_2_0_INT_THRESH_2_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_2_0_INT_THRESH_2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_2_0_INT_THRESH_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_3_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_3_0                       _MK_ADDR_CONST(0x138c)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_3_0_SECURE                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_3_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_3_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_3_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_3_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_3_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_3_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_3_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_3_0_INT_THRESH_3_SHIFT                    _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_3_0_INT_THRESH_3_FIELD                    _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_3_0_INT_THRESH_3_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_3_0_INT_THRESH_3_RANGE                    31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_3_0_INT_THRESH_3_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_3_0_INT_THRESH_3_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_3_0_INT_THRESH_3_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_3_0_INT_THRESH_3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_3_0_INT_THRESH_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_4_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_4_0                       _MK_ADDR_CONST(0x1390)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_4_0_SECURE                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_4_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_4_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_4_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_4_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_4_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_4_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_4_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_4_0_INT_THRESH_4_SHIFT                    _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_4_0_INT_THRESH_4_FIELD                    _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_4_0_INT_THRESH_4_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_4_0_INT_THRESH_4_RANGE                    31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_4_0_INT_THRESH_4_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_4_0_INT_THRESH_4_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_4_0_INT_THRESH_4_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_4_0_INT_THRESH_4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_4_0_INT_THRESH_4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_5_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_5_0                       _MK_ADDR_CONST(0x1394)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_5_0_SECURE                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_5_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_5_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_5_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_5_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_5_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_5_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_5_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_5_0_INT_THRESH_5_SHIFT                    _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_5_0_INT_THRESH_5_FIELD                    _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_5_0_INT_THRESH_5_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_5_0_INT_THRESH_5_RANGE                    31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_5_0_INT_THRESH_5_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_5_0_INT_THRESH_5_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_5_0_INT_THRESH_5_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_5_0_INT_THRESH_5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_5_0_INT_THRESH_5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_6_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_6_0                       _MK_ADDR_CONST(0x1398)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_6_0_SECURE                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_6_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_6_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_6_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_6_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_6_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_6_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_6_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_6_0_INT_THRESH_6_SHIFT                    _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_6_0_INT_THRESH_6_FIELD                    _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_6_0_INT_THRESH_6_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_6_0_INT_THRESH_6_RANGE                    31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_6_0_INT_THRESH_6_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_6_0_INT_THRESH_6_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_6_0_INT_THRESH_6_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_6_0_INT_THRESH_6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_6_0_INT_THRESH_6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_7_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_7_0                       _MK_ADDR_CONST(0x139c)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_7_0_SECURE                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_7_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_7_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_7_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_7_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_7_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_7_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_7_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_7_0_INT_THRESH_7_SHIFT                    _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_7_0_INT_THRESH_7_FIELD                    _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_7_0_INT_THRESH_7_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_7_0_INT_THRESH_7_RANGE                    31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_7_0_INT_THRESH_7_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_7_0_INT_THRESH_7_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_7_0_INT_THRESH_7_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_7_0_INT_THRESH_7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_7_0_INT_THRESH_7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_8_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_8_0                       _MK_ADDR_CONST(0x13a0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_8_0_SECURE                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_8_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_8_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_8_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_8_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_8_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_8_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_8_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_8_0_INT_THRESH_8_SHIFT                    _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_8_0_INT_THRESH_8_FIELD                    _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_8_0_INT_THRESH_8_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_8_0_INT_THRESH_8_RANGE                    31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_8_0_INT_THRESH_8_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_8_0_INT_THRESH_8_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_8_0_INT_THRESH_8_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_8_0_INT_THRESH_8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_8_0_INT_THRESH_8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_9_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_9_0                       _MK_ADDR_CONST(0x13a4)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_9_0_SECURE                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_9_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_9_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_9_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_9_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_9_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_9_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_9_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_9_0_INT_THRESH_9_SHIFT                    _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_9_0_INT_THRESH_9_FIELD                    _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_9_0_INT_THRESH_9_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_9_0_INT_THRESH_9_RANGE                    31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_9_0_INT_THRESH_9_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_9_0_INT_THRESH_9_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_9_0_INT_THRESH_9_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_9_0_INT_THRESH_9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_9_0_INT_THRESH_9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_10_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_10_0                      _MK_ADDR_CONST(0x13a8)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_10_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_10_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_10_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_10_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_10_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_10_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_10_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_10_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_10_0_INT_THRESH_10_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_10_0_INT_THRESH_10_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_10_0_INT_THRESH_10_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_10_0_INT_THRESH_10_RANGE                  31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_10_0_INT_THRESH_10_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_10_0_INT_THRESH_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_10_0_INT_THRESH_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_10_0_INT_THRESH_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_10_0_INT_THRESH_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_11_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_11_0                      _MK_ADDR_CONST(0x13ac)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_11_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_11_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_11_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_11_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_11_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_11_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_11_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_11_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_11_0_INT_THRESH_11_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_11_0_INT_THRESH_11_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_11_0_INT_THRESH_11_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_11_0_INT_THRESH_11_RANGE                  31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_11_0_INT_THRESH_11_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_11_0_INT_THRESH_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_11_0_INT_THRESH_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_11_0_INT_THRESH_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_11_0_INT_THRESH_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_12_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_12_0                      _MK_ADDR_CONST(0x13b0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_12_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_12_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_12_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_12_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_12_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_12_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_12_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_12_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_12_0_INT_THRESH_12_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_12_0_INT_THRESH_12_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_12_0_INT_THRESH_12_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_12_0_INT_THRESH_12_RANGE                  31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_12_0_INT_THRESH_12_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_12_0_INT_THRESH_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_12_0_INT_THRESH_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_12_0_INT_THRESH_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_12_0_INT_THRESH_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_13_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_13_0                      _MK_ADDR_CONST(0x13b4)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_13_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_13_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_13_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_13_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_13_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_13_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_13_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_13_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_13_0_INT_THRESH_13_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_13_0_INT_THRESH_13_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_13_0_INT_THRESH_13_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_13_0_INT_THRESH_13_RANGE                  31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_13_0_INT_THRESH_13_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_13_0_INT_THRESH_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_13_0_INT_THRESH_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_13_0_INT_THRESH_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_13_0_INT_THRESH_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_14_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_14_0                      _MK_ADDR_CONST(0x13b8)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_14_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_14_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_14_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_14_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_14_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_14_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_14_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_14_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_14_0_INT_THRESH_14_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_14_0_INT_THRESH_14_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_14_0_INT_THRESH_14_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_14_0_INT_THRESH_14_RANGE                  31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_14_0_INT_THRESH_14_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_14_0_INT_THRESH_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_14_0_INT_THRESH_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_14_0_INT_THRESH_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_14_0_INT_THRESH_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_15_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_15_0                      _MK_ADDR_CONST(0x13bc)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_15_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_15_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_15_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_15_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_15_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_15_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_15_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_15_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_15_0_INT_THRESH_15_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_15_0_INT_THRESH_15_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_15_0_INT_THRESH_15_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_15_0_INT_THRESH_15_RANGE                  31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_15_0_INT_THRESH_15_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_15_0_INT_THRESH_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_15_0_INT_THRESH_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_15_0_INT_THRESH_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_15_0_INT_THRESH_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_16_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_16_0                      _MK_ADDR_CONST(0x13c0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_16_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_16_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_16_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_16_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_16_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_16_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_16_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_16_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_16_0_INT_THRESH_16_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_16_0_INT_THRESH_16_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_16_0_INT_THRESH_16_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_16_0_INT_THRESH_16_RANGE                  31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_16_0_INT_THRESH_16_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_16_0_INT_THRESH_16_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_16_0_INT_THRESH_16_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_16_0_INT_THRESH_16_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_16_0_INT_THRESH_16_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_17_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_17_0                      _MK_ADDR_CONST(0x13c4)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_17_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_17_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_17_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_17_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_17_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_17_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_17_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_17_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_17_0_INT_THRESH_17_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_17_0_INT_THRESH_17_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_17_0_INT_THRESH_17_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_17_0_INT_THRESH_17_RANGE                  31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_17_0_INT_THRESH_17_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_17_0_INT_THRESH_17_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_17_0_INT_THRESH_17_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_17_0_INT_THRESH_17_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_17_0_INT_THRESH_17_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_18_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_18_0                      _MK_ADDR_CONST(0x13c8)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_18_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_18_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_18_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_18_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_18_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_18_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_18_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_18_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_18_0_INT_THRESH_18_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_18_0_INT_THRESH_18_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_18_0_INT_THRESH_18_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_18_0_INT_THRESH_18_RANGE                  31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_18_0_INT_THRESH_18_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_18_0_INT_THRESH_18_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_18_0_INT_THRESH_18_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_18_0_INT_THRESH_18_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_18_0_INT_THRESH_18_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_19_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_19_0                      _MK_ADDR_CONST(0x13cc)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_19_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_19_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_19_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_19_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_19_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_19_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_19_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_19_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_19_0_INT_THRESH_19_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_19_0_INT_THRESH_19_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_19_0_INT_THRESH_19_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_19_0_INT_THRESH_19_RANGE                  31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_19_0_INT_THRESH_19_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_19_0_INT_THRESH_19_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_19_0_INT_THRESH_19_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_19_0_INT_THRESH_19_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_19_0_INT_THRESH_19_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_20_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_20_0                      _MK_ADDR_CONST(0x13d0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_20_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_20_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_20_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_20_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_20_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_20_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_20_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_20_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_20_0_INT_THRESH_20_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_20_0_INT_THRESH_20_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_20_0_INT_THRESH_20_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_20_0_INT_THRESH_20_RANGE                  31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_20_0_INT_THRESH_20_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_20_0_INT_THRESH_20_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_20_0_INT_THRESH_20_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_20_0_INT_THRESH_20_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_20_0_INT_THRESH_20_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_21_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_21_0                      _MK_ADDR_CONST(0x13d4)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_21_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_21_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_21_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_21_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_21_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_21_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_21_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_21_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_21_0_INT_THRESH_21_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_21_0_INT_THRESH_21_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_21_0_INT_THRESH_21_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_21_0_INT_THRESH_21_RANGE                  31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_21_0_INT_THRESH_21_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_21_0_INT_THRESH_21_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_21_0_INT_THRESH_21_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_21_0_INT_THRESH_21_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_21_0_INT_THRESH_21_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_22_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_22_0                      _MK_ADDR_CONST(0x13d8)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_22_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_22_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_22_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_22_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_22_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_22_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_22_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_22_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_22_0_INT_THRESH_22_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_22_0_INT_THRESH_22_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_22_0_INT_THRESH_22_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_22_0_INT_THRESH_22_RANGE                  31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_22_0_INT_THRESH_22_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_22_0_INT_THRESH_22_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_22_0_INT_THRESH_22_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_22_0_INT_THRESH_22_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_22_0_INT_THRESH_22_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_23_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_23_0                      _MK_ADDR_CONST(0x13dc)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_23_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_23_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_23_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_23_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_23_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_23_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_23_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_23_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_23_0_INT_THRESH_23_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_23_0_INT_THRESH_23_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_23_0_INT_THRESH_23_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_23_0_INT_THRESH_23_RANGE                  31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_23_0_INT_THRESH_23_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_23_0_INT_THRESH_23_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_23_0_INT_THRESH_23_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_23_0_INT_THRESH_23_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_23_0_INT_THRESH_23_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_24_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_24_0                      _MK_ADDR_CONST(0x13e0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_24_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_24_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_24_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_24_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_24_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_24_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_24_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_24_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_24_0_INT_THRESH_24_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_24_0_INT_THRESH_24_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_24_0_INT_THRESH_24_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_24_0_INT_THRESH_24_RANGE                  31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_24_0_INT_THRESH_24_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_24_0_INT_THRESH_24_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_24_0_INT_THRESH_24_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_24_0_INT_THRESH_24_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_24_0_INT_THRESH_24_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_25_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_25_0                      _MK_ADDR_CONST(0x13e4)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_25_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_25_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_25_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_25_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_25_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_25_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_25_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_25_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_25_0_INT_THRESH_25_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_25_0_INT_THRESH_25_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_25_0_INT_THRESH_25_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_25_0_INT_THRESH_25_RANGE                  31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_25_0_INT_THRESH_25_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_25_0_INT_THRESH_25_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_25_0_INT_THRESH_25_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_25_0_INT_THRESH_25_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_25_0_INT_THRESH_25_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_26_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_26_0                      _MK_ADDR_CONST(0x13e8)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_26_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_26_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_26_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_26_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_26_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_26_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_26_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_26_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_26_0_INT_THRESH_26_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_26_0_INT_THRESH_26_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_26_0_INT_THRESH_26_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_26_0_INT_THRESH_26_RANGE                  31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_26_0_INT_THRESH_26_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_26_0_INT_THRESH_26_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_26_0_INT_THRESH_26_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_26_0_INT_THRESH_26_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_26_0_INT_THRESH_26_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_27_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_27_0                      _MK_ADDR_CONST(0x13ec)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_27_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_27_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_27_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_27_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_27_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_27_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_27_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_27_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_27_0_INT_THRESH_27_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_27_0_INT_THRESH_27_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_27_0_INT_THRESH_27_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_27_0_INT_THRESH_27_RANGE                  31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_27_0_INT_THRESH_27_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_27_0_INT_THRESH_27_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_27_0_INT_THRESH_27_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_27_0_INT_THRESH_27_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_27_0_INT_THRESH_27_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_28_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_28_0                      _MK_ADDR_CONST(0x13f0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_28_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_28_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_28_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_28_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_28_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_28_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_28_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_28_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_28_0_INT_THRESH_28_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_28_0_INT_THRESH_28_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_28_0_INT_THRESH_28_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_28_0_INT_THRESH_28_RANGE                  31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_28_0_INT_THRESH_28_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_28_0_INT_THRESH_28_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_28_0_INT_THRESH_28_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_28_0_INT_THRESH_28_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_28_0_INT_THRESH_28_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_29_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_29_0                      _MK_ADDR_CONST(0x13f4)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_29_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_29_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_29_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_29_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_29_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_29_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_29_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_29_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_29_0_INT_THRESH_29_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_29_0_INT_THRESH_29_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_29_0_INT_THRESH_29_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_29_0_INT_THRESH_29_RANGE                  31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_29_0_INT_THRESH_29_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_29_0_INT_THRESH_29_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_29_0_INT_THRESH_29_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_29_0_INT_THRESH_29_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_29_0_INT_THRESH_29_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_30_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_30_0                      _MK_ADDR_CONST(0x13f8)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_30_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_30_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_30_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_30_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_30_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_30_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_30_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_30_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_30_0_INT_THRESH_30_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_30_0_INT_THRESH_30_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_30_0_INT_THRESH_30_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_30_0_INT_THRESH_30_RANGE                  31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_30_0_INT_THRESH_30_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_30_0_INT_THRESH_30_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_30_0_INT_THRESH_30_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_30_0_INT_THRESH_30_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_30_0_INT_THRESH_30_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_31_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_31_0                      _MK_ADDR_CONST(0x13fc)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_31_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_31_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_31_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_31_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_31_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_31_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_31_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_31_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_31_0_INT_THRESH_31_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_31_0_INT_THRESH_31_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_31_0_INT_THRESH_31_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_31_0_INT_THRESH_31_RANGE                  31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_31_0_INT_THRESH_31_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_31_0_INT_THRESH_31_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_31_0_INT_THRESH_31_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_31_0_INT_THRESH_31_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_31_0_INT_THRESH_31_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_32_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_32_0                      _MK_ADDR_CONST(0x1400)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_32_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_32_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_32_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_32_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_32_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_32_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_32_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_32_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_32_0_INT_THRESH_32_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_32_0_INT_THRESH_32_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_32_0_INT_THRESH_32_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_32_0_INT_THRESH_32_RANGE                  31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_32_0_INT_THRESH_32_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_32_0_INT_THRESH_32_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_32_0_INT_THRESH_32_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_32_0_INT_THRESH_32_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_32_0_INT_THRESH_32_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_33_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_33_0                      _MK_ADDR_CONST(0x1404)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_33_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_33_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_33_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_33_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_33_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_33_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_33_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_33_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_33_0_INT_THRESH_33_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_33_0_INT_THRESH_33_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_33_0_INT_THRESH_33_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_33_0_INT_THRESH_33_RANGE                  31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_33_0_INT_THRESH_33_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_33_0_INT_THRESH_33_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_33_0_INT_THRESH_33_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_33_0_INT_THRESH_33_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_33_0_INT_THRESH_33_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_34_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_34_0                      _MK_ADDR_CONST(0x1408)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_34_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_34_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_34_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_34_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_34_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_34_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_34_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_34_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_34_0_INT_THRESH_34_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_34_0_INT_THRESH_34_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_34_0_INT_THRESH_34_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_34_0_INT_THRESH_34_RANGE                  31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_34_0_INT_THRESH_34_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_34_0_INT_THRESH_34_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_34_0_INT_THRESH_34_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_34_0_INT_THRESH_34_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_34_0_INT_THRESH_34_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_35_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_35_0                      _MK_ADDR_CONST(0x140c)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_35_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_35_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_35_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_35_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_35_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_35_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_35_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_35_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_35_0_INT_THRESH_35_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_35_0_INT_THRESH_35_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_35_0_INT_THRESH_35_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_35_0_INT_THRESH_35_RANGE                  31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_35_0_INT_THRESH_35_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_35_0_INT_THRESH_35_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_35_0_INT_THRESH_35_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_35_0_INT_THRESH_35_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_35_0_INT_THRESH_35_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_36_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_36_0                      _MK_ADDR_CONST(0x1410)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_36_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_36_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_36_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_36_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_36_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_36_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_36_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_36_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_36_0_INT_THRESH_36_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_36_0_INT_THRESH_36_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_36_0_INT_THRESH_36_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_36_0_INT_THRESH_36_RANGE                  31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_36_0_INT_THRESH_36_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_36_0_INT_THRESH_36_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_36_0_INT_THRESH_36_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_36_0_INT_THRESH_36_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_36_0_INT_THRESH_36_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_37_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_37_0                      _MK_ADDR_CONST(0x1414)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_37_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_37_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_37_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_37_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_37_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_37_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_37_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_37_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_37_0_INT_THRESH_37_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_37_0_INT_THRESH_37_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_37_0_INT_THRESH_37_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_37_0_INT_THRESH_37_RANGE                  31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_37_0_INT_THRESH_37_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_37_0_INT_THRESH_37_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_37_0_INT_THRESH_37_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_37_0_INT_THRESH_37_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_37_0_INT_THRESH_37_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_38_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_38_0                      _MK_ADDR_CONST(0x1418)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_38_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_38_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_38_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_38_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_38_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_38_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_38_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_38_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_38_0_INT_THRESH_38_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_38_0_INT_THRESH_38_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_38_0_INT_THRESH_38_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_38_0_INT_THRESH_38_RANGE                  31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_38_0_INT_THRESH_38_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_38_0_INT_THRESH_38_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_38_0_INT_THRESH_38_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_38_0_INT_THRESH_38_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_38_0_INT_THRESH_38_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_39_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_39_0                      _MK_ADDR_CONST(0x141c)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_39_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_39_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_39_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_39_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_39_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_39_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_39_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_39_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_39_0_INT_THRESH_39_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_39_0_INT_THRESH_39_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_39_0_INT_THRESH_39_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_39_0_INT_THRESH_39_RANGE                  31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_39_0_INT_THRESH_39_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_39_0_INT_THRESH_39_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_39_0_INT_THRESH_39_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_39_0_INT_THRESH_39_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_39_0_INT_THRESH_39_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_40_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_40_0                      _MK_ADDR_CONST(0x1420)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_40_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_40_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_40_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_40_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_40_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_40_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_40_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_40_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_40_0_INT_THRESH_40_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_40_0_INT_THRESH_40_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_40_0_INT_THRESH_40_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_40_0_INT_THRESH_40_RANGE                  31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_40_0_INT_THRESH_40_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_40_0_INT_THRESH_40_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_40_0_INT_THRESH_40_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_40_0_INT_THRESH_40_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_40_0_INT_THRESH_40_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_41_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_41_0                      _MK_ADDR_CONST(0x1424)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_41_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_41_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_41_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_41_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_41_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_41_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_41_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_41_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_41_0_INT_THRESH_41_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_41_0_INT_THRESH_41_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_41_0_INT_THRESH_41_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_41_0_INT_THRESH_41_RANGE                  31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_41_0_INT_THRESH_41_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_41_0_INT_THRESH_41_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_41_0_INT_THRESH_41_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_41_0_INT_THRESH_41_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_41_0_INT_THRESH_41_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_42_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_42_0                      _MK_ADDR_CONST(0x1428)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_42_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_42_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_42_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_42_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_42_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_42_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_42_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_42_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_42_0_INT_THRESH_42_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_42_0_INT_THRESH_42_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_42_0_INT_THRESH_42_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_42_0_INT_THRESH_42_RANGE                  31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_42_0_INT_THRESH_42_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_42_0_INT_THRESH_42_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_42_0_INT_THRESH_42_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_42_0_INT_THRESH_42_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_42_0_INT_THRESH_42_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_43_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_43_0                      _MK_ADDR_CONST(0x142c)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_43_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_43_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_43_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_43_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_43_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_43_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_43_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_43_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_43_0_INT_THRESH_43_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_43_0_INT_THRESH_43_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_43_0_INT_THRESH_43_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_43_0_INT_THRESH_43_RANGE                  31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_43_0_INT_THRESH_43_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_43_0_INT_THRESH_43_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_43_0_INT_THRESH_43_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_43_0_INT_THRESH_43_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_43_0_INT_THRESH_43_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_44_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_44_0                      _MK_ADDR_CONST(0x1430)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_44_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_44_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_44_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_44_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_44_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_44_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_44_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_44_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_44_0_INT_THRESH_44_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_44_0_INT_THRESH_44_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_44_0_INT_THRESH_44_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_44_0_INT_THRESH_44_RANGE                  31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_44_0_INT_THRESH_44_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_44_0_INT_THRESH_44_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_44_0_INT_THRESH_44_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_44_0_INT_THRESH_44_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_44_0_INT_THRESH_44_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_45_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_45_0                      _MK_ADDR_CONST(0x1434)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_45_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_45_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_45_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_45_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_45_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_45_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_45_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_45_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_45_0_INT_THRESH_45_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_45_0_INT_THRESH_45_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_45_0_INT_THRESH_45_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_45_0_INT_THRESH_45_RANGE                  31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_45_0_INT_THRESH_45_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_45_0_INT_THRESH_45_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_45_0_INT_THRESH_45_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_45_0_INT_THRESH_45_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_45_0_INT_THRESH_45_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_46_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_46_0                      _MK_ADDR_CONST(0x1438)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_46_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_46_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_46_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_46_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_46_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_46_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_46_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_46_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_46_0_INT_THRESH_46_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_46_0_INT_THRESH_46_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_46_0_INT_THRESH_46_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_46_0_INT_THRESH_46_RANGE                  31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_46_0_INT_THRESH_46_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_46_0_INT_THRESH_46_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_46_0_INT_THRESH_46_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_46_0_INT_THRESH_46_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_46_0_INT_THRESH_46_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_47_0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_47_0                      _MK_ADDR_CONST(0x143c)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_47_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_47_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_47_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_47_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_47_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_47_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_47_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_47_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_47_0_INT_THRESH_47_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_47_0_INT_THRESH_47_FIELD                  _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_INT_THRESH_47_0_INT_THRESH_47_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_47_0_INT_THRESH_47_RANGE                  31:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_47_0_INT_THRESH_47_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_47_0_INT_THRESH_47_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_47_0_INT_THRESH_47_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_47_0_INT_THRESH_47_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_47_0_INT_THRESH_47_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Reserved address 5184 [0x1440]

// Reserved address 5188 [0x1444]

// Reserved address 5192 [0x1448]

// Reserved address 5196 [0x144c]

// Reserved address 5200 [0x1450]

// Reserved address 5204 [0x1454]

// Reserved address 5208 [0x1458]

// Reserved address 5212 [0x145c]

// Reserved address 5216 [0x1460]

// Reserved address 5220 [0x1464]

// Reserved address 5224 [0x1468]

// Reserved address 5228 [0x146c]

// Reserved address 5232 [0x1470]

// Reserved address 5236 [0x1474]

// Reserved address 5240 [0x1478]

// Reserved address 5244 [0x147c]

// Reserved address 5248 [0x1480]

// Reserved address 5252 [0x1484]

// Reserved address 5256 [0x1488]

// Reserved address 5260 [0x148c]

// Reserved address 5264 [0x1490]

// Reserved address 5268 [0x1494]

// Reserved address 5272 [0x1498]

// Reserved address 5276 [0x149c]

// Reserved address 5280 [0x14a0]

// Reserved address 5284 [0x14a4]

// Reserved address 5288 [0x14a8]

// Reserved address 5292 [0x14ac]

// Reserved address 5296 [0x14b0]

// Reserved address 5300 [0x14b4]

// Reserved address 5304 [0x14b8]

// Reserved address 5308 [0x14bc]

// Reserved address 5312 [0x14c0]

// Reserved address 5316 [0x14c4]

// Reserved address 5320 [0x14c8]

// Reserved address 5324 [0x14cc]

// Reserved address 5328 [0x14d0]

// Reserved address 5332 [0x14d4]

// Reserved address 5336 [0x14d8]

// Reserved address 5340 [0x14dc]

// Reserved address 5344 [0x14e0]

// Reserved address 5348 [0x14e4]

// Reserved address 5352 [0x14e8]

// Reserved address 5356 [0x14ec]

// Reserved address 5360 [0x14f0]

// Reserved address 5364 [0x14f4]

// Reserved address 5368 [0x14f8]

// Reserved address 5372 [0x14fc]

// Reserved address 5376 [0x1500]

// Reserved address 5380 [0x1504]

// Reserved address 5384 [0x1508]

// Reserved address 5388 [0x150c]

// Reserved address 5392 [0x1510]

// Reserved address 5396 [0x1514]

// Reserved address 5400 [0x1518]

// Reserved address 5404 [0x151c]

// Reserved address 5408 [0x1520]

// Reserved address 5412 [0x1524]

// Reserved address 5416 [0x1528]

// Reserved address 5420 [0x152c]

// Reserved address 5424 [0x1530]

// Reserved address 5428 [0x1534]

// Reserved address 5432 [0x1538]

// Reserved address 5436 [0x153c]

// Reserved address 5440 [0x1540]

// Reserved address 5444 [0x1544]

// Reserved address 5448 [0x1548]

// Reserved address 5452 [0x154c]

// Reserved address 5456 [0x1550]

// Reserved address 5460 [0x1554]

// Reserved address 5464 [0x1558]

// Reserved address 5468 [0x155c]

// Reserved address 5472 [0x1560]

// Reserved address 5476 [0x1564]

// Reserved address 5480 [0x1568]

// Reserved address 5484 [0x156c]

// Reserved address 5488 [0x1570]

// Reserved address 5492 [0x1574]

// Reserved address 5496 [0x1578]

// Reserved address 5500 [0x157c]

// Reserved address 5504 [0x1580]

// Reserved address 5508 [0x1584]

// Reserved address 5512 [0x1588]

// Reserved address 5516 [0x158c]

// Reserved address 5520 [0x1590]

// Reserved address 5524 [0x1594]

// Reserved address 5528 [0x1598]

// Reserved address 5532 [0x159c]

// Reserved address 5536 [0x15a0]

// Reserved address 5540 [0x15a4]

// Reserved address 5544 [0x15a8]

// Reserved address 5548 [0x15ac]

// Reserved address 5552 [0x15b0]

// Reserved address 5556 [0x15b4]

// Reserved address 5560 [0x15b8]

// Reserved address 5564 [0x15bc]

// Reserved address 5568 [0x15c0]

// Reserved address 5572 [0x15c4]

// Reserved address 5576 [0x15c8]

// Reserved address 5580 [0x15cc]

// Reserved address 5584 [0x15d0]

// Reserved address 5588 [0x15d4]

// Reserved address 5592 [0x15d8]

// Reserved address 5596 [0x15dc]

// Reserved address 5600 [0x15e0]

// Reserved address 5604 [0x15e4]

// Reserved address 5608 [0x15e8]

// Reserved address 5612 [0x15ec]

// Reserved address 5616 [0x15f0]

// Reserved address 5620 [0x15f4]

// Reserved address 5624 [0x15f8]

// Reserved address 5628 [0x15fc]

// Reserved address 5632 [0x1600]

// Reserved address 5636 [0x1604]

// Reserved address 5640 [0x1608]

// Reserved address 5644 [0x160c]

// Reserved address 5648 [0x1610]

// Reserved address 5652 [0x1614]

// Reserved address 5656 [0x1618]

// Reserved address 5660 [0x161c]

// Reserved address 5664 [0x1620]

// Reserved address 5668 [0x1624]

// Reserved address 5672 [0x1628]

// Reserved address 5676 [0x162c]

// Reserved address 5680 [0x1630]

// Reserved address 5684 [0x1634]

// Reserved address 5688 [0x1638]

// Reserved address 5692 [0x163c]

// Reserved address 5696 [0x1640]

// Reserved address 5700 [0x1644]

// Reserved address 5704 [0x1648]

// Reserved address 5708 [0x164c]

// Reserved address 5712 [0x1650]

// Reserved address 5716 [0x1654]

// Reserved address 5720 [0x1658]

// Reserved address 5724 [0x165c]

// Reserved address 5728 [0x1660]

// Reserved address 5732 [0x1664]

// Reserved address 5736 [0x1668]

// Reserved address 5740 [0x166c]

// Reserved address 5744 [0x1670]

// Reserved address 5748 [0x1674]

// Reserved address 5752 [0x1678]

// Reserved address 5756 [0x167c]

// Reserved address 5760 [0x1680]

// Reserved address 5764 [0x1684]

// Reserved address 5768 [0x1688]

// Reserved address 5772 [0x168c]

// Reserved address 5776 [0x1690]

// Reserved address 5780 [0x1694]

// Reserved address 5784 [0x1698]

// Reserved address 5788 [0x169c]

// Reserved address 5792 [0x16a0]

// Reserved address 5796 [0x16a4]

// Reserved address 5800 [0x16a8]

// Reserved address 5804 [0x16ac]

// Reserved address 5808 [0x16b0]

// Reserved address 5812 [0x16b4]

// Reserved address 5816 [0x16b8]

// Reserved address 5820 [0x16bc]

// Reserved address 5824 [0x16c0]

// Reserved address 5828 [0x16c4]

// Reserved address 5832 [0x16c8]

// Reserved address 5836 [0x16cc]

// Reserved address 5840 [0x16d0]

// Reserved address 5844 [0x16d4]

// Reserved address 5848 [0x16d8]

// Reserved address 5852 [0x16dc]

// Reserved address 5856 [0x16e0]

// Reserved address 5860 [0x16e4]

// Reserved address 5864 [0x16e8]

// Reserved address 5868 [0x16ec]

// Reserved address 5872 [0x16f0]

// Reserved address 5876 [0x16f4]

// Reserved address 5880 [0x16f8]

// Reserved address 5884 [0x16fc]

// Reserved address 5888 [0x1700]

// Reserved address 5892 [0x1704]

// Reserved address 5896 [0x1708]

// Reserved address 5900 [0x170c]

// Reserved address 5904 [0x1710]

// Reserved address 5908 [0x1714]

// Reserved address 5912 [0x1718]

// Reserved address 5916 [0x171c]

// Reserved address 5920 [0x1720]

// Reserved address 5924 [0x1724]

// Reserved address 5928 [0x1728]

// Reserved address 5932 [0x172c]

// Reserved address 5936 [0x1730]

// Reserved address 5940 [0x1734]

// Reserved address 5944 [0x1738]

// Reserved address 5948 [0x173c]

// Reserved address 5952 [0x1740]

// Reserved address 5956 [0x1744]

// Reserved address 5960 [0x1748]

// Reserved address 5964 [0x174c]

// Reserved address 5968 [0x1750]

// Reserved address 5972 [0x1754]

// Reserved address 5976 [0x1758]

// Reserved address 5980 [0x175c]

// Reserved address 5984 [0x1760]

// Reserved address 5988 [0x1764]

// Reserved address 5992 [0x1768]

// Reserved address 5996 [0x176c]

// Reserved address 6000 [0x1770]

// Reserved address 6004 [0x1774]

// Reserved address 6008 [0x1778]

// Reserved address 6012 [0x177c]

// Register HOST1X_SYNC_HOST1X_SPARE_0_0
#define HOST1X_SYNC_HOST1X_SPARE_0_0                    _MK_ADDR_CONST(0x1780)
#define HOST1X_SYNC_HOST1X_SPARE_0_0_SECURE                     0x0
#define HOST1X_SYNC_HOST1X_SPARE_0_0_WORD_COUNT                         0x1
#define HOST1X_SYNC_HOST1X_SPARE_0_0_RESET_VAL                  _MK_MASK_CONST(0xff0000)
#define HOST1X_SYNC_HOST1X_SPARE_0_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_HOST1X_SPARE_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HOST1X_SPARE_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HOST1X_SPARE_0_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_HOST1X_SPARE_0_0_WRITE_MASK                         _MK_MASK_CONST(0xffff0000)
#define HOST1X_SYNC_HOST1X_SPARE_0_0_SYNC_SPARE_HI_SHIFT                        _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_HOST1X_SPARE_0_0_SYNC_SPARE_HI_FIELD                        _MK_FIELD_CONST(0xffff, HOST1X_SYNC_HOST1X_SPARE_0_0_SYNC_SPARE_HI_SHIFT)
#define HOST1X_SYNC_HOST1X_SPARE_0_0_SYNC_SPARE_HI_RANGE                        31:16
#define HOST1X_SYNC_HOST1X_SPARE_0_0_SYNC_SPARE_HI_WOFFSET                      0x0
#define HOST1X_SYNC_HOST1X_SPARE_0_0_SYNC_SPARE_HI_DEFAULT                      _MK_MASK_CONST(0xff)
#define HOST1X_SYNC_HOST1X_SPARE_0_0_SYNC_SPARE_HI_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_HOST1X_SPARE_0_0_SYNC_SPARE_HI_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HOST1X_SPARE_0_0_SYNC_SPARE_HI_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_HOST1X_SPARE_0_0_SYNC_SPARE_LO_SHIFT                        _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_HOST1X_SPARE_0_0_SYNC_SPARE_LO_FIELD                        _MK_FIELD_CONST(0xffff, HOST1X_SYNC_HOST1X_SPARE_0_0_SYNC_SPARE_LO_SHIFT)
#define HOST1X_SYNC_HOST1X_SPARE_0_0_SYNC_SPARE_LO_RANGE                        15:0
#define HOST1X_SYNC_HOST1X_SPARE_0_0_SYNC_SPARE_LO_WOFFSET                      0x0
#define HOST1X_SYNC_HOST1X_SPARE_0_0_SYNC_SPARE_LO_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HOST1X_SPARE_0_0_SYNC_SPARE_LO_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_HOST1X_SPARE_0_0_SYNC_SPARE_LO_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HOST1X_SPARE_0_0_SYNC_SPARE_LO_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


//
// REGISTER LIST
//
#define LIST_ARHOST1X_SYNC_REGS(_op_) \
_op_(HOST1X_SYNC_INTSTATUS_0) \
_op_(HOST1X_SYNC_INTMASK_0) \
_op_(HOST1X_SYNC_INTC0MASK_0) \
_op_(HOST1X_SYNC_INTC1MASK_0) \
_op_(HOST1X_SYNC_HINTSTATUS_0) \
_op_(HOST1X_SYNC_HINTMASK_0) \
_op_(HOST1X_SYNC_HINTSTATUS_EXT_0) \
_op_(HOST1X_SYNC_HINTMASK_EXT_0) \
_op_(HOST1X_SYNC_CF_SETUPDONE_0) \
_op_(HOST1X_SYNC_CMDPROC_CTRL_0) \
_op_(HOST1X_SYNC_CMDPROC_STAT_0) \
_op_(HOST1X_SYNC_CMDPROC_STOP_0) \
_op_(HOST1X_SYNC_CH_TEARDOWN_0) \
_op_(HOST1X_SYNC_MOD_TEARDOWN_0) \
_op_(HOST1X_SYNC_DISPLAY_STATUS_0) \
_op_(HOST1X_SYNC_DISPLAYB_STATUS_0) \
_op_(HOST1X_SYNC_EPP_STATUS_0) \
_op_(HOST1X_SYNC_GR3D_STATUS_0) \
_op_(HOST1X_SYNC_ISP_STATUS_0) \
_op_(HOST1X_SYNC_DSI_STATUS_0) \
_op_(HOST1X_SYNC_HDMI_STATUS_0) \
_op_(HOST1X_SYNC_VI_STATUS_0) \
_op_(HOST1X_SYNC_GR2D_STATUS_0) \
_op_(HOST1X_SYNC_MSENC_STATUS_0) \
_op_(HOST1X_SYNC_TSEC_STATUS_0) \
_op_(HOST1X_SYNC_DIRECT_MODULE_CONFIG_0) \
_op_(HOST1X_SYNC_USEC_CLK_0) \
_op_(HOST1X_SYNC_CTXSW_TIMEOUT_CFG_0) \
_op_(HOST1X_SYNC_INDREG_DMA_CTRL_0) \
_op_(HOST1X_SYNC_CHANNEL_PRIORITY_0) \
_op_(HOST1X_SYNC_CDMA_ASM_TIMEOUT_0) \
_op_(HOST1X_SYNC_CDMA_MISC_0) \
_op_(HOST1X_SYNC_IP_BUSY_TIMEOUT_0) \
_op_(HOST1X_SYNC_IP_READ_TIMEOUT_ADDR_0) \
_op_(HOST1X_SYNC_IP_WRITE_TIMEOUT_ADDR_0) \
_op_(HOST1X_SYNC_MCCIF_THCTRL_0) \
_op_(HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0) \
_op_(HOST1X_SYNC_TIMEOUT_WCOAL_HC_0) \
_op_(HOST1X_SYNC_MLOCK_0_0) \
_op_(HOST1X_SYNC_MLOCK_1_0) \
_op_(HOST1X_SYNC_MLOCK_2_0) \
_op_(HOST1X_SYNC_MLOCK_3_0) \
_op_(HOST1X_SYNC_MLOCK_4_0) \
_op_(HOST1X_SYNC_MLOCK_5_0) \
_op_(HOST1X_SYNC_MLOCK_6_0) \
_op_(HOST1X_SYNC_MLOCK_7_0) \
_op_(HOST1X_SYNC_MLOCK_8_0) \
_op_(HOST1X_SYNC_MLOCK_9_0) \
_op_(HOST1X_SYNC_MLOCK_10_0) \
_op_(HOST1X_SYNC_MLOCK_11_0) \
_op_(HOST1X_SYNC_MLOCK_12_0) \
_op_(HOST1X_SYNC_MLOCK_13_0) \
_op_(HOST1X_SYNC_MLOCK_14_0) \
_op_(HOST1X_SYNC_MLOCK_15_0) \
_op_(HOST1X_SYNC_MLOCK_OWNER_0_0) \
_op_(HOST1X_SYNC_MLOCK_OWNER_1_0) \
_op_(HOST1X_SYNC_MLOCK_OWNER_2_0) \
_op_(HOST1X_SYNC_MLOCK_OWNER_3_0) \
_op_(HOST1X_SYNC_MLOCK_OWNER_4_0) \
_op_(HOST1X_SYNC_MLOCK_OWNER_5_0) \
_op_(HOST1X_SYNC_MLOCK_OWNER_6_0) \
_op_(HOST1X_SYNC_MLOCK_OWNER_7_0) \
_op_(HOST1X_SYNC_MLOCK_OWNER_8_0) \
_op_(HOST1X_SYNC_MLOCK_OWNER_9_0) \
_op_(HOST1X_SYNC_MLOCK_OWNER_10_0) \
_op_(HOST1X_SYNC_MLOCK_OWNER_11_0) \
_op_(HOST1X_SYNC_MLOCK_OWNER_12_0) \
_op_(HOST1X_SYNC_MLOCK_OWNER_13_0) \
_op_(HOST1X_SYNC_MLOCK_OWNER_14_0) \
_op_(HOST1X_SYNC_MLOCK_OWNER_15_0) \
_op_(HOST1X_SYNC_MLOCK_ERROR_0_0) \
_op_(HOST1X_SYNC_SYNCPT_BASE_0_0) \
_op_(HOST1X_SYNC_SYNCPT_BASE_1_0) \
_op_(HOST1X_SYNC_SYNCPT_BASE_2_0) \
_op_(HOST1X_SYNC_SYNCPT_BASE_3_0) \
_op_(HOST1X_SYNC_SYNCPT_BASE_4_0) \
_op_(HOST1X_SYNC_SYNCPT_BASE_5_0) \
_op_(HOST1X_SYNC_SYNCPT_BASE_6_0) \
_op_(HOST1X_SYNC_SYNCPT_BASE_7_0) \
_op_(HOST1X_SYNC_SYNCPT_BASE_8_0) \
_op_(HOST1X_SYNC_SYNCPT_BASE_9_0) \
_op_(HOST1X_SYNC_SYNCPT_BASE_10_0) \
_op_(HOST1X_SYNC_SYNCPT_BASE_11_0) \
_op_(HOST1X_SYNC_REGF_DATA_0) \
_op_(HOST1X_SYNC_REGF_ADDR_0) \
_op_(HOST1X_SYNC_WAITOVR_0) \
_op_(HOST1X_SYNC_CFPEEK_CTRL_0) \
_op_(HOST1X_SYNC_CFPEEK_READ_0) \
_op_(HOST1X_SYNC_CFPEEK_PTRS_0) \
_op_(HOST1X_SYNC_CDMA_STATS_WORDS_FETCHED_0) \
_op_(HOST1X_SYNC_CDMA_STATS_WORDS_DISCARDED_0) \
_op_(HOST1X_SYNC_RDMA_MISC_0) \
_op_(HOST1X_SYNC_RDMA_ARB_COUNT_0) \
_op_(HOST1X_SYNC_RDMA_CONFIG_0) \
_op_(HOST1X_SYNC_RDMA_WRAP_0) \
_op_(HOST1X_SYNC_RDMA_STATUS0_0) \
_op_(HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0) \
_op_(HOST1X_SYNC_RDMA_CONF0_0) \
_op_(HOST1X_SYNC_RDMA_SWAP0_0) \
_op_(HOST1X_SYNC_RDMA_LINE0_0) \
_op_(HOST1X_SYNC_RDMA_CLID0_0) \
_op_(HOST1X_SYNC_RDMA_BADDR0_0) \
_op_(HOST1X_SYNC_RDMA_DMATRIGGER0_0) \
_op_(HOST1X_SYNC_CFG_0) \
_op_(HOST1X_SYNC_ACTMON_CTRL_0) \
_op_(HOST1X_SYNC_ACTMON_UPPER_WMARK_0) \
_op_(HOST1X_SYNC_ACTMON_LOWER_WMARK_0) \
_op_(HOST1X_SYNC_ACTMON_INIT_AVG_0) \
_op_(HOST1X_SYNC_ACTMON_AVG_UPPER_WMARK_0) \
_op_(HOST1X_SYNC_ACTMON_AVG_LOWER_WMARK_0) \
_op_(HOST1X_SYNC_ACTMON_COUNT_WEIGHT_0) \
_op_(HOST1X_SYNC_ACTMON_COUNT_0) \
_op_(HOST1X_SYNC_ACTMON_AVG_COUNT_0) \
_op_(HOST1X_SYNC_ACTMON_STATUS_0) \
_op_(HOST1X_SYNC_ACTMON_INTR_STATUS_0) \
_op_(HOST1X_SYNC_ACTMON_CONFIG_0) \
_op_(HOST1X_SYNC_ACTMON_HIST_CTRL_0) \
_op_(HOST1X_SYNC_DATA_0) \
_op_(HOST1X_SYNC_DATA) \
_op_(HOST1X_SYNC_DATA_1) \
_op_(HOST1X_SYNC_DATA_2) \
_op_(HOST1X_SYNC_DATA_3) \
_op_(HOST1X_SYNC_DATA_4) \
_op_(HOST1X_SYNC_DATA_5) \
_op_(HOST1X_SYNC_DATA_6) \
_op_(HOST1X_SYNC_DATA_7) \
_op_(HOST1X_SYNC_DATA_8) \
_op_(HOST1X_SYNC_DATA_9) \
_op_(HOST1X_SYNC_DATA_10) \
_op_(HOST1X_SYNC_DATA_11) \
_op_(HOST1X_SYNC_DATA_12) \
_op_(HOST1X_SYNC_DATA_13) \
_op_(HOST1X_SYNC_DATA_14) \
_op_(HOST1X_SYNC_DATA_15) \
_op_(HOST1X_SYNC_DATA_16) \
_op_(HOST1X_SYNC_DATA_17) \
_op_(HOST1X_SYNC_DATA_18) \
_op_(HOST1X_SYNC_DATA_19) \
_op_(HOST1X_SYNC_DATA_20) \
_op_(HOST1X_SYNC_DATA_21) \
_op_(HOST1X_SYNC_DATA_22) \
_op_(HOST1X_SYNC_DATA_23) \
_op_(HOST1X_SYNC_DATA_24) \
_op_(HOST1X_SYNC_DATA_25) \
_op_(HOST1X_SYNC_DATA_26) \
_op_(HOST1X_SYNC_DATA_27) \
_op_(HOST1X_SYNC_DATA_28) \
_op_(HOST1X_SYNC_DATA_29) \
_op_(HOST1X_SYNC_DATA_30) \
_op_(HOST1X_SYNC_DATA_31) \
_op_(HOST1X_SYNC_CF0_SETUP_0) \
_op_(HOST1X_SYNC_CF1_SETUP_0) \
_op_(HOST1X_SYNC_CF2_SETUP_0) \
_op_(HOST1X_SYNC_CF3_SETUP_0) \
_op_(HOST1X_SYNC_CF4_SETUP_0) \
_op_(HOST1X_SYNC_CF5_SETUP_0) \
_op_(HOST1X_SYNC_CF6_SETUP_0) \
_op_(HOST1X_SYNC_CF7_SETUP_0) \
_op_(HOST1X_SYNC_CF8_SETUP_0) \
_op_(HOST1X_SYNC_CF9_SETUP_0) \
_op_(HOST1X_SYNC_CF10_SETUP_0) \
_op_(HOST1X_SYNC_CF11_SETUP_0) \
_op_(HOST1X_SYNC_CH0_STATUS_0) \
_op_(HOST1X_SYNC_CH1_STATUS_0) \
_op_(HOST1X_SYNC_CH2_STATUS_0) \
_op_(HOST1X_SYNC_CH3_STATUS_0) \
_op_(HOST1X_SYNC_CH4_STATUS_0) \
_op_(HOST1X_SYNC_CH5_STATUS_0) \
_op_(HOST1X_SYNC_CH6_STATUS_0) \
_op_(HOST1X_SYNC_CH7_STATUS_0) \
_op_(HOST1X_SYNC_CH8_STATUS_0) \
_op_(HOST1X_SYNC_CH9_STATUS_0) \
_op_(HOST1X_SYNC_CH10_STATUS_0) \
_op_(HOST1X_SYNC_CH11_STATUS_0) \
_op_(HOST1X_SYNC_CBREAD0_0) \
_op_(HOST1X_SYNC_CBREAD1_0) \
_op_(HOST1X_SYNC_CBREAD2_0) \
_op_(HOST1X_SYNC_CBREAD3_0) \
_op_(HOST1X_SYNC_CBREAD4_0) \
_op_(HOST1X_SYNC_CBREAD5_0) \
_op_(HOST1X_SYNC_CBREAD6_0) \
_op_(HOST1X_SYNC_CBREAD7_0) \
_op_(HOST1X_SYNC_CBREAD8_0) \
_op_(HOST1X_SYNC_CBREAD9_0) \
_op_(HOST1X_SYNC_CBREAD10_0) \
_op_(HOST1X_SYNC_CBREAD11_0) \
_op_(HOST1X_SYNC_CBSTAT0_0) \
_op_(HOST1X_SYNC_CBSTAT1_0) \
_op_(HOST1X_SYNC_CBSTAT2_0) \
_op_(HOST1X_SYNC_CBSTAT3_0) \
_op_(HOST1X_SYNC_CBSTAT4_0) \
_op_(HOST1X_SYNC_CBSTAT5_0) \
_op_(HOST1X_SYNC_CBSTAT6_0) \
_op_(HOST1X_SYNC_CBSTAT7_0) \
_op_(HOST1X_SYNC_CBSTAT8_0) \
_op_(HOST1X_SYNC_CBSTAT9_0) \
_op_(HOST1X_SYNC_CBSTAT10_0) \
_op_(HOST1X_SYNC_CBSTAT11_0) \
_op_(HOST1X_SYNC_HWLOCK0_0) \
_op_(HOST1X_SYNC_HWLOCK1_0) \
_op_(HOST1X_SYNC_HWLOCK2_0) \
_op_(HOST1X_SYNC_HWLOCK3_0) \
_op_(HOST1X_SYNC_HWLOCK4_0) \
_op_(HOST1X_SYNC_HWLOCK5_0) \
_op_(HOST1X_SYNC_HWLOCK6_0) \
_op_(HOST1X_SYNC_HWLOCK7_0) \
_op_(HOST1X_SYNC_HWLOCK8_0) \
_op_(HOST1X_SYNC_HWLOCK9_0) \
_op_(HOST1X_SYNC_HWLOCK10_0) \
_op_(HOST1X_SYNC_HWLOCK11_0) \
_op_(HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0) \
_op_(HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0) \
_op_(HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0) \
_op_(HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0) \
_op_(HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0) \
_op_(HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0) \
_op_(HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0) \
_op_(HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0) \
_op_(HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0) \
_op_(HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0) \
_op_(HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0) \
_op_(HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0) \
_op_(HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0) \
_op_(HOST1X_SYNC_SYNCPT_CPU_INCR_0_0) \
_op_(HOST1X_SYNC_SYNCPT_CPU_INCR_1_0) \
_op_(HOST1X_SYNC_SYNCPT_0_0) \
_op_(HOST1X_SYNC_SYNCPT_1_0) \
_op_(HOST1X_SYNC_SYNCPT_2_0) \
_op_(HOST1X_SYNC_SYNCPT_3_0) \
_op_(HOST1X_SYNC_SYNCPT_4_0) \
_op_(HOST1X_SYNC_SYNCPT_5_0) \
_op_(HOST1X_SYNC_SYNCPT_6_0) \
_op_(HOST1X_SYNC_SYNCPT_7_0) \
_op_(HOST1X_SYNC_SYNCPT_8_0) \
_op_(HOST1X_SYNC_SYNCPT_9_0) \
_op_(HOST1X_SYNC_SYNCPT_10_0) \
_op_(HOST1X_SYNC_SYNCPT_11_0) \
_op_(HOST1X_SYNC_SYNCPT_12_0) \
_op_(HOST1X_SYNC_SYNCPT_13_0) \
_op_(HOST1X_SYNC_SYNCPT_14_0) \
_op_(HOST1X_SYNC_SYNCPT_15_0) \
_op_(HOST1X_SYNC_SYNCPT_16_0) \
_op_(HOST1X_SYNC_SYNCPT_17_0) \
_op_(HOST1X_SYNC_SYNCPT_18_0) \
_op_(HOST1X_SYNC_SYNCPT_19_0) \
_op_(HOST1X_SYNC_SYNCPT_20_0) \
_op_(HOST1X_SYNC_SYNCPT_21_0) \
_op_(HOST1X_SYNC_SYNCPT_22_0) \
_op_(HOST1X_SYNC_SYNCPT_23_0) \
_op_(HOST1X_SYNC_SYNCPT_24_0) \
_op_(HOST1X_SYNC_SYNCPT_25_0) \
_op_(HOST1X_SYNC_SYNCPT_26_0) \
_op_(HOST1X_SYNC_SYNCPT_27_0) \
_op_(HOST1X_SYNC_SYNCPT_28_0) \
_op_(HOST1X_SYNC_SYNCPT_29_0) \
_op_(HOST1X_SYNC_SYNCPT_30_0) \
_op_(HOST1X_SYNC_SYNCPT_31_0) \
_op_(HOST1X_SYNC_SYNCPT_32_0) \
_op_(HOST1X_SYNC_SYNCPT_33_0) \
_op_(HOST1X_SYNC_SYNCPT_34_0) \
_op_(HOST1X_SYNC_SYNCPT_35_0) \
_op_(HOST1X_SYNC_SYNCPT_36_0) \
_op_(HOST1X_SYNC_SYNCPT_37_0) \
_op_(HOST1X_SYNC_SYNCPT_38_0) \
_op_(HOST1X_SYNC_SYNCPT_39_0) \
_op_(HOST1X_SYNC_SYNCPT_40_0) \
_op_(HOST1X_SYNC_SYNCPT_41_0) \
_op_(HOST1X_SYNC_SYNCPT_42_0) \
_op_(HOST1X_SYNC_SYNCPT_43_0) \
_op_(HOST1X_SYNC_SYNCPT_44_0) \
_op_(HOST1X_SYNC_SYNCPT_45_0) \
_op_(HOST1X_SYNC_SYNCPT_46_0) \
_op_(HOST1X_SYNC_SYNCPT_47_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_0_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_1_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_2_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_3_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_4_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_5_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_6_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_7_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_8_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_9_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_10_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_11_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_12_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_13_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_14_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_15_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_16_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_17_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_18_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_19_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_20_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_21_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_22_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_23_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_24_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_25_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_26_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_27_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_28_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_29_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_30_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_31_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_32_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_33_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_34_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_35_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_36_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_37_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_38_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_39_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_40_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_41_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_42_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_43_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_44_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_45_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_46_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_47_0) \
_op_(HOST1X_SYNC_HOST1X_SPARE_0_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_HOST1X_SYNC        0x00000000

//
// ARHOST1X_SYNC REGISTER BANKS
//

#define HOST1X_SYNC0_FIRST_REG 0x0000 // HOST1X_SYNC_INTSTATUS_0
#define HOST1X_SYNC0_LAST_REG 0x000c // HOST1X_SYNC_INTC1MASK_0
#define HOST1X_SYNC1_FIRST_REG 0x0020 // HOST1X_SYNC_HINTSTATUS_0
#define HOST1X_SYNC1_LAST_REG 0x002c // HOST1X_SYNC_HINTMASK_EXT_0
#define HOST1X_SYNC2_FIRST_REG 0x00a0 // HOST1X_SYNC_CF_SETUPDONE_0
#define HOST1X_SYNC2_LAST_REG 0x00b4 // HOST1X_SYNC_MOD_TEARDOWN_0
#define HOST1X_SYNC3_FIRST_REG 0x00d8 // HOST1X_SYNC_DISPLAY_STATUS_0
#define HOST1X_SYNC3_LAST_REG 0x00e8 // HOST1X_SYNC_ISP_STATUS_0
#define HOST1X_SYNC4_FIRST_REG 0x00f4 // HOST1X_SYNC_DSI_STATUS_0
#define HOST1X_SYNC4_LAST_REG 0x0108 // HOST1X_SYNC_TSEC_STATUS_0
#define HOST1X_SYNC5_FIRST_REG 0x01a0 // HOST1X_SYNC_DIRECT_MODULE_CONFIG_0
#define HOST1X_SYNC5_LAST_REG 0x01c4 // HOST1X_SYNC_IP_WRITE_TIMEOUT_ADDR_0
#define HOST1X_SYNC6_FIRST_REG 0x01d8 // HOST1X_SYNC_MCCIF_THCTRL_0
#define HOST1X_SYNC6_LAST_REG 0x01e0 // HOST1X_SYNC_TIMEOUT_WCOAL_HC_0
#define HOST1X_SYNC7_FIRST_REG 0x02c0 // HOST1X_SYNC_MLOCK_0_0
#define HOST1X_SYNC7_LAST_REG 0x02fc // HOST1X_SYNC_MLOCK_15_0
#define HOST1X_SYNC8_FIRST_REG 0x0340 // HOST1X_SYNC_MLOCK_OWNER_0_0
#define HOST1X_SYNC8_LAST_REG 0x037c // HOST1X_SYNC_MLOCK_OWNER_15_0
#define HOST1X_SYNC9_FIRST_REG 0x03c0 // HOST1X_SYNC_MLOCK_ERROR_0_0
#define HOST1X_SYNC9_LAST_REG 0x03c0 // HOST1X_SYNC_MLOCK_ERROR_0_0
#define HOST1X_SYNC10_FIRST_REG 0x0600 // HOST1X_SYNC_SYNCPT_BASE_0_0
#define HOST1X_SYNC10_LAST_REG 0x062c // HOST1X_SYNC_SYNCPT_BASE_11_0
#define HOST1X_SYNC11_FIRST_REG 0x0740 // HOST1X_SYNC_REGF_DATA_0
#define HOST1X_SYNC11_LAST_REG 0x0754 // HOST1X_SYNC_CFPEEK_PTRS_0
#define HOST1X_SYNC12_FIRST_REG 0x0898 // HOST1X_SYNC_CDMA_STATS_WORDS_FETCHED_0
#define HOST1X_SYNC12_LAST_REG 0x08a0 // HOST1X_SYNC_RDMA_MISC_0
#define HOST1X_SYNC13_FIRST_REG 0x08c0 // HOST1X_SYNC_RDMA_ARB_COUNT_0
#define HOST1X_SYNC13_LAST_REG 0x08e8 // HOST1X_SYNC_RDMA_DMATRIGGER0_0
#define HOST1X_SYNC14_FIRST_REG 0x094c // HOST1X_SYNC_CFG_0
#define HOST1X_SYNC14_LAST_REG 0x094c // HOST1X_SYNC_CFG_0
#define HOST1X_SYNC15_FIRST_REG 0x09d0 // HOST1X_SYNC_ACTMON_CTRL_0
#define HOST1X_SYNC15_LAST_REG 0x09f8 // HOST1X_SYNC_ACTMON_INTR_STATUS_0
#define HOST1X_SYNC16_FIRST_REG 0x0a14 // HOST1X_SYNC_ACTMON_CONFIG_0
#define HOST1X_SYNC16_LAST_REG 0x0a18 // HOST1X_SYNC_ACTMON_HIST_CTRL_0
#define HOST1X_SYNC17_FIRST_REG 0x0a80 // HOST1X_SYNC_DATA_0
#define HOST1X_SYNC17_LAST_REG 0x0afc // HOST1X_SYNC_DATA_31
#define HOST1X_SYNC18_FIRST_REG 0x0c00 // HOST1X_SYNC_CF0_SETUP_0
#define HOST1X_SYNC18_LAST_REG 0x0c2c // HOST1X_SYNC_CF11_SETUP_0
#define HOST1X_SYNC19_FIRST_REG 0x0c40 // HOST1X_SYNC_CH0_STATUS_0
#define HOST1X_SYNC19_LAST_REG 0x0c6c // HOST1X_SYNC_CH11_STATUS_0
#define HOST1X_SYNC20_FIRST_REG 0x0c80 // HOST1X_SYNC_CBREAD0_0
#define HOST1X_SYNC20_LAST_REG 0x0cac // HOST1X_SYNC_CBREAD11_0
#define HOST1X_SYNC21_FIRST_REG 0x0cc0 // HOST1X_SYNC_CBSTAT0_0
#define HOST1X_SYNC21_LAST_REG 0x0cec // HOST1X_SYNC_CBSTAT11_0
#define HOST1X_SYNC22_FIRST_REG 0x0d00 // HOST1X_SYNC_HWLOCK0_0
#define HOST1X_SYNC22_LAST_REG 0x0d2c // HOST1X_SYNC_HWLOCK11_0
#define HOST1X_SYNC23_FIRST_REG 0x0e80 // HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0
#define HOST1X_SYNC23_LAST_REG 0x0e84 // HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_1_0
#define HOST1X_SYNC24_FIRST_REG 0x0ea0 // HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0
#define HOST1X_SYNC24_LAST_REG 0x0ea4 // HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_1_0
#define HOST1X_SYNC25_FIRST_REG 0x0ec0 // HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0
#define HOST1X_SYNC25_LAST_REG 0x0ec8 // HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_2_0
#define HOST1X_SYNC26_FIRST_REG 0x0f00 // HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0
#define HOST1X_SYNC26_LAST_REG 0x0f04 // HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_1_0
#define HOST1X_SYNC27_FIRST_REG 0x0f20 // HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0
#define HOST1X_SYNC27_LAST_REG 0x0f24 // HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_1_0
#define HOST1X_SYNC28_FIRST_REG 0x0f40 // HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0
#define HOST1X_SYNC28_LAST_REG 0x0f44 // HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_1_0
#define HOST1X_SYNC29_FIRST_REG 0x0f60 // HOST1X_SYNC_SYNCPT_CPU_INCR_0_0
#define HOST1X_SYNC29_LAST_REG 0x0f64 // HOST1X_SYNC_SYNCPT_CPU_INCR_1_0
#define HOST1X_SYNC30_FIRST_REG 0x0f80 // HOST1X_SYNC_SYNCPT_0_0
#define HOST1X_SYNC30_LAST_REG 0x103c // HOST1X_SYNC_SYNCPT_47_0
#define HOST1X_SYNC31_FIRST_REG 0x1380 // HOST1X_SYNC_SYNCPT_INT_THRESH_0_0
#define HOST1X_SYNC31_LAST_REG 0x143c // HOST1X_SYNC_SYNCPT_INT_THRESH_47_0
#define HOST1X_SYNC32_FIRST_REG 0x1780 // HOST1X_SYNC_HOST1X_SPARE_0_0
#define HOST1X_SYNC32_LAST_REG 0x1780 // HOST1X_SYNC_HOST1X_SPARE_0_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARHOST1X_SYNC_H_INC_
