<profile>

<section name = "Vitis HLS Report for 'pip_kernel'" level="0">
<item name = "Date">Tue May 31 13:30:21 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">pip_hls_kernel</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.396 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1042, 1115137, 5.210 us, 5.576 ms, 1043, 1115138, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE_fu_102">pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE, 1040, 1040, 5.200 us, 5.200 us, 1040, 1040, no</column>
<column name="grp_pip_edges_fu_108">pip_edges, 14, 14, 70.000 ns, 70.000 ns, 15, 15, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LOOP_STREAM">1070, 1114094, 17, 17, 256, 63 ~ 65535, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 51, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 2, 1353, 1615, 0</column>
<column name="Memory">1, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 179, -</column>
<column name="Register">-, -, 77, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 58, 72, 0</column>
<column name="grp_pip_edges_fu_108">pip_edges, 0, 2, 319, 729, 0</column>
<column name="grp_pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE_fu_102">pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE, 0, 0, 976, 814, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="div_table_V_U">div_table_V_RAM_AUTO_1R1W, 1, 0, 0, 0, 1024, 18, 1, 18432</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_128_p2">+, 0, 0, 23, 16, 1</column>
<column name="icmp_ln164_1_fu_118_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="icmp_ln164_fu_134_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">106, 21, 1, 21</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="div_table_V_address0">14, 3, 10, 30</column>
<column name="div_table_V_ce0">14, 3, 1, 3</column>
<column name="div_table_V_we0">9, 2, 1, 2</column>
<column name="i_12_reg_91">9, 2, 16, 32</column>
<column name="out_r_TDATA_blk_n">9, 2, 1, 2</column>
<column name="points_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">20, 0, 20, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="grp_pip_edges_fu_108_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE_fu_102_ap_start_reg">1, 0, 1, 0</column>
<column name="i_12_reg_91">16, 0, 16, 0</column>
<column name="i_reg_163">16, 0, 16, 0</column>
<column name="icmp_ln164_reg_168">1, 0, 1, 0</column>
<column name="tmp_reg_158">18, 0, 18, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_chain, pip_kernel, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_chain, pip_kernel, return value</column>
<column name="interrupt">out, 1, ap_ctrl_chain, pip_kernel, return value</column>
<column name="out_r_TDATA">out, 8, axis, out_r, pointer</column>
<column name="out_r_TVALID">out, 1, axis, out_r, pointer</column>
<column name="out_r_TREADY">in, 1, axis, out_r, pointer</column>
<column name="points_TDATA">in, 24, axis, points, pointer</column>
<column name="points_TVALID">in, 1, axis, points, pointer</column>
<column name="points_TREADY">out, 1, axis, points, pointer</column>
<column name="edges_Addr_A">out, 32, bram, edges, array</column>
<column name="edges_EN_A">out, 1, bram, edges, array</column>
<column name="edges_WEN_A">out, 4, bram, edges, array</column>
<column name="edges_Din_A">out, 32, bram, edges, array</column>
<column name="edges_Dout_A">in, 32, bram, edges, array</column>
<column name="edges_Clk_A">out, 1, bram, edges, array</column>
<column name="edges_Rst_A">out, 1, bram, edges, array</column>
<column name="edges_Addr_B">out, 32, bram, edges, array</column>
<column name="edges_EN_B">out, 1, bram, edges, array</column>
<column name="edges_WEN_B">out, 4, bram, edges, array</column>
<column name="edges_Din_B">out, 32, bram, edges, array</column>
<column name="edges_Dout_B">in, 32, bram, edges, array</column>
<column name="edges_Clk_B">out, 1, bram, edges, array</column>
<column name="edges_Rst_B">out, 1, bram, edges, array</column>
</table>
</item>
</section>
</profile>
