;redcode
;assert 1
	SPL 0, <-22
	SLT 921, 6
	SLT 921, 6
	MOV -507, <-27
	MOV -507, <-27
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	JMP -9, @-20
	SUB 300, 90
	JMP -9, @-20
	SUB 300, 90
	ADD 210, 30
	ADD 210, 30
	ADD -10, -6
	MOV -1, <-26
	DJN -1, @-20
	JMP 0, #-32
	SLT @-12, 10
	SUB 12, @0
	SUB @1, 5
	SUB @127, 106
	SUB #12, @5
	SPL @12, #220
	ADD 290, 60
	SLT @-12, 10
	JMP 12, #10
	MOV <-9, <-20
	SUB @614, @65
	SUB @129, 106
	ADD #100, 11
	SUB @121, 108
	SUB @121, 108
	SLT #0, -12
	ADD -1, <-22
	SUB <0, @2
	MOV -707, @-20
	SPL <0, <-22
	SUB @129, 106
	SUB <0, @2
	MOV -507, <-27
	MOV -507, <-27
	SUB @127, -106
	JMN <-1, @-20
	SUB <12, @10
	SUB <12, @10
	MOV -7, <-20
