###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Sat Sep 23 06:04:39 2023
#  Command:           timeDesign -postCTS -pathReports -drvReports -slackRep...
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[1][7] /Q (v) triggered by  leading edge of 
'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.693
- Setup                         0.182
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.311
- Arrival Time                 10.220
= Slack Time                    0.091
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |             | 0.000 |       |   0.000 |    0.091 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M  | 0.037 | 0.034 |   0.034 |    0.125 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M  | 0.020 | 0.030 |   0.064 |    0.155 | 
     | U_reference_clock_multiplexer/U1        | A ^ -> Y ^   | MX2X6M      | 0.211 | 0.240 |   0.304 |    0.396 | 
     | REF_CLK_M__L1_I0                        | A ^ -> Y v   | INVX20M     | 0.083 | 0.094 |   0.398 |    0.489 | 
     | REF_CLK_M__L2_I0                        | A v -> Y ^   | CLKINVX40M  | 0.313 | 0.190 |   0.588 |    0.679 | 
     | U0_RegFile/\Reg_File_reg[1][7]          | CK ^ -> Q v  | SDFFRHQX4M  | 0.077 | 0.373 |   0.961 |    1.052 | 
     | U0_RegFile/FE_OFC10_Op_B_7_             | A v -> Y v   | BUFX14M     | 0.066 | 0.137 |   1.098 |    1.190 | 
     | U0_ALU/div_60/U47                       | B v -> Y v   | OR2X12M     | 0.059 | 0.172 |   1.270 |    1.361 | 
     | U0_ALU/div_60/U1                        | A v -> Y ^   | INVX4M      | 0.087 | 0.072 |   1.342 |    1.433 | 
     | U0_ALU/div_60/U46                       | B ^ -> Y v   | NAND2X6M    | 0.091 | 0.077 |   1.419 |    1.511 | 
     | U0_ALU/div_60/U37                       | A v -> Y ^   | CLKINVX8M   | 0.056 | 0.058 |   1.477 |    1.569 | 
     | U0_ALU/div_60/U3                        | A ^ -> Y v   | NAND2X8M    | 0.107 | 0.066 |   1.544 |    1.635 | 
     | U0_ALU/div_60/U2                        | A v -> Y ^   | NOR2X4M     | 0.125 | 0.106 |   1.650 |    1.741 | 
     | U0_ALU/div_60/U19                       | S0 ^ -> Y v  | MX2X3M      | 0.107 | 0.224 |   1.874 |    1.965 | 
     | U0_ALU/div_60/FE_RC_57_0                | A v -> Y ^   | INVX2M      | 0.066 | 0.071 |   1.944 |    2.036 | 
     | U0_ALU/div_60/FE_RC_72_0                | A ^ -> Y v   | NAND2X2M    | 0.067 | 0.060 |   2.005 |    2.096 | 
     | U0_ALU/div_60/FE_RC_71_0                | A v -> Y v   | AND3X4M     | 0.078 | 0.163 |   2.167 |    2.259 | 
     | U0_ALU/div_60/U64                       | S0 v -> Y ^  | MX2X2M      | 0.209 | 0.286 |   2.453 |    2.545 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_5_2 | A ^ -> CO ^  | ADDFHX4M    | 0.093 | 0.406 |   2.859 |    2.950 | 
     | U0_ALU/div_60/U6                        | A ^ -> Y v   | INVX4M      | 0.046 | 0.053 |   2.912 |    3.003 | 
     | U0_ALU/div_60/U12                       | A v -> Y ^   | NOR2X8M     | 0.155 | 0.109 |   3.021 |    3.112 | 
     | U0_ALU/div_60/U21                       | S0 ^ -> Y ^  | MXI2X6M     | 0.280 | 0.153 |   3.173 |    3.265 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_4_1 | B ^ -> CO ^  | ADDFHX8M    | 0.091 | 0.289 |   3.462 |    3.554 | 
     | U0_ALU/div_60/FE_RC_201_0               | A1 ^ -> Y ^  | AO22X8M     | 0.086 | 0.145 |   3.608 |    3.699 | 
     | U0_ALU/div_60/U62                       | B ^ -> Y v   | NAND2X4M    | 0.105 | 0.054 |   3.662 |    3.753 | 
     | U0_ALU/div_60/U38                       | C v -> Y ^   | NAND3X2M    | 0.106 | 0.100 |   3.762 |    3.854 | 
     | U0_ALU/div_60/U73                       | A ^ -> Y v   | INVX2M      | 0.061 | 0.068 |   3.831 |    3.922 | 
     | U0_ALU/div_60/U84                       | A v -> Y ^   | NOR2X2M     | 0.508 | 0.313 |   4.144 |    4.235 | 
     | U0_ALU/div_60/FE_RC_1_0                 | S0 ^ -> Y v  | MX2X3M      | 0.127 | 0.317 |   4.461 |    4.552 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_3_2 | A v -> CO v  | ADDFHX4M    | 0.080 | 0.352 |   4.813 |    4.904 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFHX2M    | 0.102 | 0.247 |   5.060 |    5.151 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFHX2M    | 0.099 | 0.249 |   5.309 |    5.400 | 
     | U0_ALU/div_60/U75                       | A v -> Y ^   | CLKINVX2M   | 0.061 | 0.064 |   5.373 |    5.464 | 
     | U0_ALU/div_60/U42                       | A ^ -> Y v   | NOR2X2M     | 0.081 | 0.049 |   5.422 |    5.513 | 
     | U0_ALU/div_60/U76                       | S0 v -> Y v  | MXI2X1M     | 0.217 | 0.168 |   5.589 |    5.681 | 
     | U0_ALU/div_60/U41                       | A v -> Y ^   | CLKINVX2M   | 0.159 | 0.150 |   5.740 |    5.831 | 
     | U0_ALU/div_60/U5                        | A ^ -> Y v   | CLKNAND2X2M | 0.167 | 0.134 |   5.873 |    5.965 | 
     | U0_ALU/div_60/U55                       | A v -> Y ^   | NAND3X4M    | 0.140 | 0.114 |   5.987 |    6.078 | 
     | U0_ALU/div_60/U52                       | A ^ -> Y v   | NAND2X2M    | 0.165 | 0.098 |   6.085 |    6.176 | 
     | U0_ALU/div_60/U40                       | C v -> Y ^   | NAND3X4M    | 0.147 | 0.141 |   6.226 |    6.318 | 
     | U0_ALU/div_60/FE_RC_625_0               | B ^ -> Y ^   | AND2X4M     | 0.104 | 0.161 |   6.388 |    6.479 | 
     | U0_ALU/div_60/FE_RC_624_0               | C ^ -> Y v   | NAND3BX2M   | 0.153 | 0.134 |   6.521 |    6.612 | 
     | U0_ALU/div_60/FE_RC_612_0               | C v -> Y ^   | NAND3X4M    | 0.125 | 0.125 |   6.647 |    6.738 | 
     | U0_ALU/div_60/U18                       | A ^ -> Y v   | CLKINVX2M   | 0.112 | 0.106 |   6.752 |    6.844 | 
     | U0_ALU/div_60/U16                       | B v -> Y ^   | NOR2X4M     | 0.175 | 0.149 |   6.901 |    6.993 | 
     | U0_ALU/div_60/FE_RC_673_0               | S0 ^ -> Y v  | MXI2X4M     | 0.163 | 0.115 |   7.016 |    7.107 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_1_1 | B v -> CO v  | ADDFHX4M    | 0.119 | 0.336 |   7.352 |    7.443 | 
     | U0_ALU/div_60/FE_RC_732_0               | B v -> Y ^   | NAND2BX4M   | 0.086 | 0.090 |   7.441 |    7.533 | 
     | U0_ALU/div_60/FE_RC_731_0               | A ^ -> Y v   | CLKNAND2X2M | 0.127 | 0.104 |   7.545 |    7.637 | 
     | U0_ALU/div_60/FE_RC_730_0               | A v -> Y ^   | CLKNAND2X4M | 0.080 | 0.081 |   7.627 |    7.718 | 
     | U0_ALU/div_60/FE_RC_782_0               | A ^ -> Y v   | INVX2M      | 0.045 | 0.050 |   7.677 |    7.769 | 
     | U0_ALU/div_60/FE_RC_781_0               | B1 v -> Y ^  | AOI32X2M    | 0.319 | 0.218 |   7.895 |    7.986 | 
     | U0_ALU/div_60/FE_RC_780_0               | A ^ -> Y v   | NAND3X4M    | 0.132 | 0.123 |   8.019 |    8.110 | 
     | U0_ALU/div_60/U133                      | AN v -> Y v  | NOR2BX4M    | 0.060 | 0.156 |   8.174 |    8.266 | 
     | U0_ALU/div_60/U131                      | S0 v -> Y v  | MXI2X4M     | 0.146 | 0.132 |   8.307 |    8.398 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_0_1 | CI v -> CO v | ADDFHX4M    | 0.089 | 0.241 |   8.548 |    8.639 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFHX4M    | 0.094 | 0.232 |   8.780 |    8.871 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFHX2M    | 0.107 | 0.256 |   9.036 |    9.127 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFHX4M    | 0.088 | 0.229 |   9.266 |    9.357 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFHX4M    | 0.090 | 0.226 |   9.492 |    9.583 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFHX4M    | 0.110 | 0.251 |   9.743 |    9.834 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFHX4M    | 0.082 | 0.222 |   9.965 |   10.057 | 
     | U0_ALU/U40                              | A v -> Y ^   | NOR2X2M     | 0.174 | 0.127 |  10.093 |   10.184 | 
     | U0_ALU/U170                             | A0 ^ -> Y v  | AOI211X2M   | 0.157 | 0.127 |  10.219 |   10.311 | 
     | U0_ALU/\ALU_OUT_reg[0]                  | D v          | SDFFRHQX1M  | 0.157 | 0.000 |  10.220 |   10.311 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -0.091 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -0.058 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -0.027 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.211 | 0.240 |   0.304 |    0.213 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.083 | 0.094 |   0.398 |    0.307 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.032 | 0.049 |   0.447 |    0.355 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.269 | 0.243 |   0.690 |    0.598 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.693 |    0.601 | 
     | U0_ALU/\ALU_OUT_reg[0]           | CK ^          | SDFFRHQX1M  | 0.269 | 0.003 |   0.693 |    0.601 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[1][7] /Q (v) triggered by  leading edge of 
'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.692
- Setup                         0.389
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.104
- Arrival Time                  8.872
= Slack Time                    1.232
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |             | 0.000 |       |   0.000 |    1.232 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M  | 0.037 | 0.034 |   0.034 |    1.266 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M  | 0.020 | 0.030 |   0.064 |    1.296 | 
     | U_reference_clock_multiplexer/U1        | A ^ -> Y ^   | MX2X6M      | 0.211 | 0.240 |   0.304 |    1.536 | 
     | REF_CLK_M__L1_I0                        | A ^ -> Y v   | INVX20M     | 0.083 | 0.094 |   0.398 |    1.630 | 
     | REF_CLK_M__L2_I0                        | A v -> Y ^   | CLKINVX40M  | 0.313 | 0.190 |   0.588 |    1.820 | 
     | U0_RegFile/\Reg_File_reg[1][7]          | CK ^ -> Q v  | SDFFRHQX4M  | 0.077 | 0.373 |   0.961 |    2.193 | 
     | U0_RegFile/FE_OFC10_Op_B_7_             | A v -> Y v   | BUFX14M     | 0.066 | 0.137 |   1.098 |    2.330 | 
     | U0_ALU/div_60/U47                       | B v -> Y v   | OR2X12M     | 0.059 | 0.172 |   1.270 |    2.502 | 
     | U0_ALU/div_60/U1                        | A v -> Y ^   | INVX4M      | 0.087 | 0.072 |   1.342 |    2.574 | 
     | U0_ALU/div_60/U46                       | B ^ -> Y v   | NAND2X6M    | 0.091 | 0.077 |   1.419 |    2.651 | 
     | U0_ALU/div_60/U37                       | A v -> Y ^   | CLKINVX8M   | 0.056 | 0.058 |   1.477 |    2.709 | 
     | U0_ALU/div_60/U3                        | A ^ -> Y v   | NAND2X8M    | 0.107 | 0.066 |   1.544 |    2.775 | 
     | U0_ALU/div_60/U2                        | A v -> Y ^   | NOR2X4M     | 0.125 | 0.106 |   1.650 |    2.881 | 
     | U0_ALU/div_60/U19                       | S0 ^ -> Y v  | MX2X3M      | 0.107 | 0.224 |   1.874 |    3.106 | 
     | U0_ALU/div_60/FE_RC_57_0                | A v -> Y ^   | INVX2M      | 0.066 | 0.071 |   1.944 |    3.176 | 
     | U0_ALU/div_60/FE_RC_72_0                | A ^ -> Y v   | NAND2X2M    | 0.067 | 0.060 |   2.005 |    3.236 | 
     | U0_ALU/div_60/FE_RC_71_0                | A v -> Y v   | AND3X4M     | 0.078 | 0.163 |   2.167 |    3.399 | 
     | U0_ALU/div_60/U64                       | S0 v -> Y ^  | MX2X2M      | 0.209 | 0.286 |   2.453 |    3.685 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_5_2 | A ^ -> CO ^  | ADDFHX4M    | 0.093 | 0.406 |   2.859 |    4.091 | 
     | U0_ALU/div_60/U6                        | A ^ -> Y v   | INVX4M      | 0.046 | 0.053 |   2.912 |    4.144 | 
     | U0_ALU/div_60/U12                       | A v -> Y ^   | NOR2X8M     | 0.155 | 0.109 |   3.021 |    4.253 | 
     | U0_ALU/div_60/U21                       | S0 ^ -> Y ^  | MXI2X6M     | 0.280 | 0.153 |   3.173 |    4.405 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_4_1 | B ^ -> CO ^  | ADDFHX8M    | 0.091 | 0.289 |   3.462 |    4.694 | 
     | U0_ALU/div_60/FE_RC_201_0               | A1 ^ -> Y ^  | AO22X8M     | 0.086 | 0.145 |   3.608 |    4.840 | 
     | U0_ALU/div_60/U62                       | B ^ -> Y v   | NAND2X4M    | 0.105 | 0.054 |   3.662 |    4.894 | 
     | U0_ALU/div_60/U38                       | C v -> Y ^   | NAND3X2M    | 0.106 | 0.100 |   3.762 |    4.994 | 
     | U0_ALU/div_60/U73                       | A ^ -> Y v   | INVX2M      | 0.061 | 0.068 |   3.831 |    5.063 | 
     | U0_ALU/div_60/U84                       | A v -> Y ^   | NOR2X2M     | 0.508 | 0.313 |   4.144 |    5.376 | 
     | U0_ALU/div_60/FE_RC_1_0                 | S0 ^ -> Y v  | MX2X3M      | 0.127 | 0.317 |   4.461 |    5.693 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_3_2 | A v -> CO v  | ADDFHX4M    | 0.080 | 0.352 |   4.813 |    6.045 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFHX2M    | 0.102 | 0.247 |   5.060 |    6.292 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFHX2M    | 0.099 | 0.249 |   5.309 |    6.541 | 
     | U0_ALU/div_60/U75                       | A v -> Y ^   | CLKINVX2M   | 0.061 | 0.064 |   5.373 |    6.605 | 
     | U0_ALU/div_60/U42                       | A ^ -> Y v   | NOR2X2M     | 0.081 | 0.049 |   5.422 |    6.654 | 
     | U0_ALU/div_60/U76                       | S0 v -> Y v  | MXI2X1M     | 0.217 | 0.168 |   5.589 |    6.821 | 
     | U0_ALU/div_60/U41                       | A v -> Y ^   | CLKINVX2M   | 0.159 | 0.150 |   5.739 |    6.971 | 
     | U0_ALU/div_60/U5                        | A ^ -> Y v   | CLKNAND2X2M | 0.167 | 0.134 |   5.873 |    7.105 | 
     | U0_ALU/div_60/U55                       | A v -> Y ^   | NAND3X4M    | 0.140 | 0.114 |   5.987 |    7.219 | 
     | U0_ALU/div_60/U52                       | A ^ -> Y v   | NAND2X2M    | 0.165 | 0.098 |   6.085 |    7.317 | 
     | U0_ALU/div_60/U40                       | C v -> Y ^   | NAND3X4M    | 0.147 | 0.141 |   6.226 |    7.458 | 
     | U0_ALU/div_60/FE_RC_625_0               | B ^ -> Y ^   | AND2X4M     | 0.104 | 0.161 |   6.387 |    7.619 | 
     | U0_ALU/div_60/FE_RC_624_0               | C ^ -> Y v   | NAND3BX2M   | 0.153 | 0.134 |   6.521 |    7.753 | 
     | U0_ALU/div_60/FE_RC_612_0               | C v -> Y ^   | NAND3X4M    | 0.125 | 0.125 |   6.646 |    7.878 | 
     | U0_ALU/div_60/U18                       | A ^ -> Y v   | CLKINVX2M   | 0.112 | 0.106 |   6.752 |    7.984 | 
     | U0_ALU/div_60/U16                       | B v -> Y ^   | NOR2X4M     | 0.175 | 0.149 |   6.901 |    8.133 | 
     | U0_ALU/div_60/FE_RC_673_0               | S0 ^ -> Y v  | MXI2X4M     | 0.163 | 0.115 |   7.016 |    8.248 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_1_1 | B v -> CO v  | ADDFHX4M    | 0.119 | 0.336 |   7.351 |    8.583 | 
     | U0_ALU/div_60/FE_RC_732_0               | B v -> Y ^   | NAND2BX4M   | 0.086 | 0.090 |   7.441 |    8.673 | 
     | U0_ALU/div_60/FE_RC_731_0               | A ^ -> Y v   | CLKNAND2X2M | 0.127 | 0.104 |   7.545 |    8.777 | 
     | U0_ALU/div_60/FE_RC_730_0               | A v -> Y ^   | CLKNAND2X4M | 0.080 | 0.081 |   7.627 |    8.859 | 
     | U0_ALU/div_60/FE_RC_782_0               | A ^ -> Y v   | INVX2M      | 0.045 | 0.050 |   7.677 |    8.909 | 
     | U0_ALU/div_60/FE_RC_781_0               | B1 v -> Y ^  | AOI32X2M    | 0.319 | 0.218 |   7.895 |    9.127 | 
     | U0_ALU/div_60/FE_RC_780_0               | A ^ -> Y v   | NAND3X4M    | 0.132 | 0.123 |   8.019 |    9.250 | 
     | U0_ALU/div_60/U132                      | B v -> Y ^   | NAND2BX2M   | 0.116 | 0.109 |   8.128 |    9.359 | 
     | U0_ALU/div_60/U91                       | A ^ -> Y v   | INVX4M      | 0.120 | 0.107 |   8.235 |    9.467 | 
     | U0_ALU/U195                             | A0 v -> Y ^  | AOI221XLM   | 0.654 | 0.448 |   8.683 |    9.915 | 
     | U0_ALU/U146                             | A0 ^ -> Y v  | AOI21X2M    | 0.201 | 0.189 |   8.872 |   10.104 | 
     | U0_ALU/\ALU_OUT_reg[1]                  | D v          | SDFFRQX1M   | 0.201 | 0.000 |   8.872 |   10.104 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -1.232 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -1.198 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -1.168 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.211 | 0.240 |   0.304 |   -0.928 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.083 | 0.094 |   0.398 |   -0.834 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.032 | 0.049 |   0.447 |   -0.785 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.269 | 0.243 |   0.690 |   -0.542 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.692 |   -0.539 | 
     | U0_ALU/\ALU_OUT_reg[1]           | CK ^          | SDFFRQX1M   | 0.269 | 0.003 |   0.692 |   -0.539 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[1][4] /QN (v) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.691
- Setup                         0.367
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.124
- Arrival Time                  8.091
= Slack Time                    2.033
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.033 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |    2.067 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX40M | 0.020 | 0.030 |   0.064 |    2.097 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^   | MX2X6M     | 0.211 | 0.240 |   0.304 |    2.338 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v   | INVX20M    | 0.083 | 0.094 |   0.398 |    2.431 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^   | CLKINVX40M | 0.313 | 0.190 |   0.588 |    2.621 | 
     | U0_RegFile/\Reg_File_reg[1][4]   | CK ^ -> QN v | SDFFRX4M   | 0.071 | 0.345 |   0.933 |    2.966 | 
     | U0_RegFile/U140                  | A v -> Y ^   | INVX2M     | 0.224 | 0.150 |   1.083 |    3.117 | 
     | U0_ALU/FE_RC_5_0                 | A ^ -> Y v   | CLKINVX2M  | 0.099 | 0.108 |   1.191 |    3.224 | 
     | U0_ALU/U183                      | A v -> Y ^   | INVXLM     | 0.652 | 0.395 |   1.586 |    3.619 | 
     | U0_ALU/mult_56/U12               | A ^ -> Y v   | INVX2M     | 0.257 | 0.259 |   1.845 |    3.878 | 
     | U0_ALU/mult_56/U113              | A v -> Y ^   | NOR2X1M    | 0.264 | 0.222 |   2.067 |    4.100 | 
     | U0_ALU/mult_56/U5                | A ^ -> Y ^   | AND2X2M    | 0.077 | 0.170 |   2.237 |    4.270 | 
     | U0_ALU/mult_56/S2_2_3            | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.550 |   2.787 |    4.820 | 
     | U0_ALU/mult_56/S2_3_3            | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.345 |    5.378 | 
     | U0_ALU/mult_56/S2_4_3            | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.559 |   3.904 |    5.937 | 
     | U0_ALU/mult_56/S2_5_3            | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.559 |   4.463 |    6.496 | 
     | U0_ALU/mult_56/S2_6_3            | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.563 |   5.026 |    7.060 | 
     | U0_ALU/mult_56/S4_3              | B ^ -> S v   | ADDFX2M    | 0.165 | 0.604 |   5.631 |    7.664 | 
     | U0_ALU/mult_56/U17               | B v -> Y ^   | CLKXOR2X2M | 0.110 | 0.313 |   5.944 |    7.977 | 
     | U0_ALU/mult_56/FS_1/U33          | B ^ -> Y v   | NOR2X1M    | 0.061 | 0.070 |   6.014 |    8.048 | 
     | U0_ALU/mult_56/FS_1/U31          | A1 v -> Y v  | OA21X1M    | 0.139 | 0.398 |   6.412 |    8.445 | 
     | U0_ALU/mult_56/FS_1/U28          | A0N v -> Y v | AOI2BB1X1M | 0.121 | 0.283 |   6.695 |    8.728 | 
     | U0_ALU/mult_56/FS_1/U26          | A1 v -> Y v  | OA21X1M    | 0.153 | 0.424 |   7.119 |    9.153 | 
     | U0_ALU/mult_56/FS_1/U21          | A1 v -> Y ^  | OAI21BX1M  | 0.395 | 0.290 |   7.409 |    9.443 | 
     | U0_ALU/mult_56/FS_1/U19          | A1 ^ -> Y v  | OAI21X1M   | 0.126 | 0.148 |   7.557 |    9.590 | 
     | U0_ALU/mult_56/FS_1/U2           | B0N v -> Y v | AOI21BX2M  | 0.060 | 0.181 |   7.738 |    9.771 | 
     | U0_ALU/mult_56/FS_1/U4           | B v -> Y v   | XNOR2X2M   | 0.104 | 0.157 |   7.895 |    9.928 | 
     | U0_ALU/U49                       | A0N v -> Y v | OAI2BB1X2M | 0.094 | 0.195 |   8.090 |   10.124 | 
     | U0_ALU/\ALU_OUT_reg[15]          | D v          | SDFFRQX2M  | 0.094 | 0.000 |   8.091 |   10.124 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.033 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -2.000 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -1.969 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.211 | 0.240 |   0.304 |   -1.729 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.083 | 0.094 |   0.398 |   -1.635 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.032 | 0.049 |   0.447 |   -1.587 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.269 | 0.243 |   0.690 |   -1.344 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.691 |   -1.343 | 
     | U0_ALU/\ALU_OUT_reg[15]          | CK ^          | SDFFRQX2M   | 0.269 | 0.001 |   0.691 |   -1.343 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[1][4] /QN (v) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.691
- Setup                         0.364
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.127
- Arrival Time                  7.856
= Slack Time                    2.271
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.271 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |    2.305 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX40M | 0.020 | 0.030 |   0.064 |    2.335 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^   | MX2X6M     | 0.211 | 0.240 |   0.304 |    2.575 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v   | INVX20M    | 0.083 | 0.094 |   0.398 |    2.669 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^   | CLKINVX40M | 0.313 | 0.190 |   0.588 |    2.859 | 
     | U0_RegFile/\Reg_File_reg[1][4]   | CK ^ -> QN v | SDFFRX4M   | 0.071 | 0.345 |   0.933 |    3.204 | 
     | U0_RegFile/U140                  | A v -> Y ^   | INVX2M     | 0.224 | 0.150 |   1.083 |    3.354 | 
     | U0_ALU/FE_RC_5_0                 | A ^ -> Y v   | CLKINVX2M  | 0.099 | 0.108 |   1.191 |    3.462 | 
     | U0_ALU/U183                      | A v -> Y ^   | INVXLM     | 0.652 | 0.395 |   1.586 |    3.857 | 
     | U0_ALU/mult_56/U12               | A ^ -> Y v   | INVX2M     | 0.257 | 0.259 |   1.845 |    4.116 | 
     | U0_ALU/mult_56/U113              | A v -> Y ^   | NOR2X1M    | 0.264 | 0.222 |   2.067 |    4.338 | 
     | U0_ALU/mult_56/U5                | A ^ -> Y ^   | AND2X2M    | 0.077 | 0.170 |   2.237 |    4.508 | 
     | U0_ALU/mult_56/S2_2_3            | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.550 |   2.787 |    5.058 | 
     | U0_ALU/mult_56/S2_3_3            | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.345 |    5.616 | 
     | U0_ALU/mult_56/S2_4_3            | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.559 |   3.904 |    6.175 | 
     | U0_ALU/mult_56/S2_5_3            | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.559 |   4.463 |    6.734 | 
     | U0_ALU/mult_56/S2_6_3            | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.563 |   5.026 |    7.297 | 
     | U0_ALU/mult_56/S4_3              | B ^ -> S v   | ADDFX2M    | 0.165 | 0.604 |   5.630 |    7.902 | 
     | U0_ALU/mult_56/U17               | B v -> Y ^   | CLKXOR2X2M | 0.110 | 0.313 |   5.944 |    8.215 | 
     | U0_ALU/mult_56/FS_1/U33          | B ^ -> Y v   | NOR2X1M    | 0.061 | 0.070 |   6.014 |    8.285 | 
     | U0_ALU/mult_56/FS_1/U31          | A1 v -> Y v  | OA21X1M    | 0.139 | 0.398 |   6.412 |    8.683 | 
     | U0_ALU/mult_56/FS_1/U28          | A0N v -> Y v | AOI2BB1X1M | 0.121 | 0.283 |   6.695 |    8.966 | 
     | U0_ALU/mult_56/FS_1/U26          | A1 v -> Y v  | OA21X1M    | 0.153 | 0.424 |   7.119 |    9.390 | 
     | U0_ALU/mult_56/FS_1/U21          | A1 v -> Y ^  | OAI21BX1M  | 0.395 | 0.290 |   7.409 |    9.680 | 
     | U0_ALU/mult_56/FS_1/U20          | C ^ -> Y v   | XOR3XLM    | 0.145 | 0.249 |   7.658 |    9.929 | 
     | U0_ALU/U47                       | A0N v -> Y v | OAI2BB1X2M | 0.082 | 0.198 |   7.856 |   10.127 | 
     | U0_ALU/\ALU_OUT_reg[14]          | D v          | SDFFRQX2M  | 0.082 | 0.000 |   7.856 |   10.127 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.271 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -2.237 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -2.207 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.211 | 0.240 |   0.304 |   -1.967 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.083 | 0.094 |   0.398 |   -1.873 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.032 | 0.049 |   0.447 |   -1.824 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.269 | 0.243 |   0.690 |   -1.581 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.691 |   -1.580 | 
     | U0_ALU/\ALU_OUT_reg[14]          | CK ^          | SDFFRQX2M   | 0.269 | 0.002 |   0.691 |   -1.580 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[1][4] /QN (v) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.691
- Setup                         0.364
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.127
- Arrival Time                  7.460
= Slack Time                    2.667
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.667 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |    2.701 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX40M | 0.020 | 0.030 |   0.064 |    2.731 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^   | MX2X6M     | 0.211 | 0.240 |   0.304 |    2.971 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v   | INVX20M    | 0.083 | 0.094 |   0.398 |    3.065 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^   | CLKINVX40M | 0.313 | 0.190 |   0.588 |    3.255 | 
     | U0_RegFile/\Reg_File_reg[1][4]   | CK ^ -> QN v | SDFFRX4M   | 0.071 | 0.345 |   0.933 |    3.600 | 
     | U0_RegFile/U140                  | A v -> Y ^   | INVX2M     | 0.224 | 0.150 |   1.083 |    3.751 | 
     | U0_ALU/FE_RC_5_0                 | A ^ -> Y v   | CLKINVX2M  | 0.099 | 0.108 |   1.191 |    3.858 | 
     | U0_ALU/U183                      | A v -> Y ^   | INVXLM     | 0.652 | 0.395 |   1.586 |    4.253 | 
     | U0_ALU/mult_56/U12               | A ^ -> Y v   | INVX2M     | 0.257 | 0.259 |   1.845 |    4.512 | 
     | U0_ALU/mult_56/U113              | A v -> Y ^   | NOR2X1M    | 0.264 | 0.222 |   2.067 |    4.734 | 
     | U0_ALU/mult_56/U5                | A ^ -> Y ^   | AND2X2M    | 0.077 | 0.170 |   2.237 |    4.904 | 
     | U0_ALU/mult_56/S2_2_3            | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.550 |   2.787 |    5.454 | 
     | U0_ALU/mult_56/S2_3_3            | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.345 |    6.012 | 
     | U0_ALU/mult_56/S2_4_3            | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.559 |   3.904 |    6.571 | 
     | U0_ALU/mult_56/S2_5_3            | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.559 |   4.463 |    7.130 | 
     | U0_ALU/mult_56/S2_6_3            | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.563 |   5.026 |    7.694 | 
     | U0_ALU/mult_56/S4_3              | B ^ -> S v   | ADDFX2M    | 0.165 | 0.604 |   5.631 |    8.298 | 
     | U0_ALU/mult_56/U17               | B v -> Y ^   | CLKXOR2X2M | 0.110 | 0.313 |   5.944 |    8.611 | 
     | U0_ALU/mult_56/FS_1/U33          | B ^ -> Y v   | NOR2X1M    | 0.061 | 0.070 |   6.014 |    8.681 | 
     | U0_ALU/mult_56/FS_1/U31          | A1 v -> Y v  | OA21X1M    | 0.139 | 0.398 |   6.412 |    9.079 | 
     | U0_ALU/mult_56/FS_1/U28          | A0N v -> Y v | AOI2BB1X1M | 0.121 | 0.283 |   6.695 |    9.362 | 
     | U0_ALU/mult_56/FS_1/U26          | A1 v -> Y v  | OA21X1M    | 0.153 | 0.424 |   7.119 |    9.786 | 
     | U0_ALU/mult_56/FS_1/U22          | A v -> Y v   | XNOR2X1M   | 0.106 | 0.154 |   7.273 |    9.940 | 
     | U0_ALU/U48                       | A0N v -> Y v | OAI2BB1X2M | 0.083 | 0.187 |   7.460 |   10.127 | 
     | U0_ALU/\ALU_OUT_reg[13]          | D v          | SDFFRQX2M  | 0.083 | 0.000 |   7.460 |   10.127 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.667 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -2.634 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -2.603 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.211 | 0.240 |   0.304 |   -2.363 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.083 | 0.094 |   0.398 |   -2.269 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.032 | 0.049 |   0.447 |   -2.220 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.269 | 0.243 |   0.690 |   -1.977 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.691 |   -1.976 | 
     | U0_ALU/\ALU_OUT_reg[13]          | CK ^          | SDFFRQX2M   | 0.269 | 0.002 |   0.691 |   -1.976 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[1][5] /QN (v) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.693
- Setup                         0.383
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.110
- Arrival Time                  7.365
= Slack Time                    2.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |             | 0.000 |       |   0.000 |    2.744 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M  | 0.037 | 0.034 |   0.034 |    2.778 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M  | 0.020 | 0.030 |   0.064 |    2.808 | 
     | U_reference_clock_multiplexer/U1        | A ^ -> Y ^   | MX2X6M      | 0.211 | 0.240 |   0.304 |    3.048 | 
     | REF_CLK_M__L1_I0                        | A ^ -> Y v   | INVX20M     | 0.083 | 0.094 |   0.398 |    3.142 | 
     | REF_CLK_M__L2_I0                        | A v -> Y ^   | CLKINVX40M  | 0.313 | 0.190 |   0.588 |    3.332 | 
     | U0_RegFile/\Reg_File_reg[1][5]          | CK ^ -> QN v | SDFFRX4M    | 0.072 | 0.351 |   0.939 |    3.683 | 
     | U0_RegFile/U141                         | A v -> Y ^   | INVX2M      | 0.491 | 0.298 |   1.237 |    3.981 | 
     | U0_ALU/div_60/U9                        | A ^ -> Y v   | NOR2X4M     | 0.119 | 0.098 |   1.335 |    4.079 | 
     | U0_ALU/div_60/U46                       | A v -> Y ^   | NAND2X6M    | 0.111 | 0.094 |   1.429 |    4.173 | 
     | U0_ALU/div_60/U37                       | A ^ -> Y v   | CLKINVX8M   | 0.056 | 0.067 |   1.496 |    4.240 | 
     | U0_ALU/div_60/U3                        | A v -> Y ^   | NAND2X8M    | 0.123 | 0.083 |   1.578 |    4.323 | 
     | U0_ALU/div_60/U2                        | A ^ -> Y v   | NOR2X4M     | 0.043 | 0.050 |   1.628 |    4.373 | 
     | U0_ALU/div_60/U19                       | S0 v -> Y ^  | MX2X3M      | 0.134 | 0.227 |   1.856 |    4.600 | 
     | U0_ALU/div_60/FE_RC_57_0                | A ^ -> Y v   | INVX2M      | 0.049 | 0.055 |   1.910 |    4.655 | 
     | U0_ALU/div_60/FE_RC_72_0                | A v -> Y ^   | NAND2X2M    | 0.088 | 0.063 |   1.973 |    4.717 | 
     | U0_ALU/div_60/FE_RC_71_0                | A ^ -> Y ^   | AND3X4M     | 0.123 | 0.196 |   2.169 |    4.913 | 
     | U0_ALU/div_60/U66                       | A ^ -> Y v   | INVX2M      | 0.044 | 0.050 |   2.219 |    4.963 | 
     | U0_ALU/div_60/U35                       | B v -> Y ^   | CLKNAND2X2M | 0.145 | 0.080 |   2.299 |    5.043 | 
     | U0_ALU/div_60/FE_RC_90_0                | A ^ -> Y v   | NAND2X2M    | 0.097 | 0.096 |   2.394 |    5.139 | 
     | U0_ALU/div_60/FE_RC_89_0                | A v -> Y ^   | NAND2X2M    | 0.078 | 0.071 |   2.465 |    5.209 | 
     | U0_ALU/div_60/FE_RC_88_0                | A ^ -> Y v   | CLKNAND2X2M | 0.176 | 0.131 |   2.597 |    5.341 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFHX4M    | 0.094 | 0.254 |   2.851 |    5.595 | 
     | U0_ALU/div_60/U6                        | A v -> Y ^   | INVX4M      | 0.086 | 0.080 |   2.931 |    5.675 | 
     | U0_ALU/div_60/U12                       | A ^ -> Y v   | NOR2X8M     | 0.051 | 0.048 |   2.979 |    5.723 | 
     | U0_ALU/div_60/U21                       | S0 v -> Y v  | MXI2X6M     | 0.169 | 0.136 |   3.115 |    5.860 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_4_1 | B v -> CO v  | ADDFHX8M    | 0.102 | 0.349 |   3.465 |    6.209 | 
     | U0_ALU/div_60/FE_RC_201_0               | A1 v -> Y v  | AO22X8M     | 0.078 | 0.254 |   3.718 |    6.463 | 
     | U0_ALU/div_60/U62                       | B v -> Y ^   | NAND2X4M    | 0.103 | 0.066 |   3.784 |    6.528 | 
     | U0_ALU/div_60/U38                       | C ^ -> Y v   | NAND3X2M    | 0.099 | 0.103 |   3.887 |    6.631 | 
     | U0_ALU/div_60/U73                       | A v -> Y ^   | INVX2M      | 0.116 | 0.099 |   3.986 |    6.730 | 
     | U0_ALU/div_60/U20                       | B ^ -> Y v   | NOR2X3M     | 0.064 | 0.073 |   4.058 |    6.803 | 
     | U0_ALU/div_60/U81                       | S0 v -> Y ^  | MXI2X4M     | 0.303 | 0.161 |   4.219 |    6.963 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_3_1 | A ^ -> CO ^  | ADDFHX4M    | 0.092 | 0.420 |   4.639 |    7.383 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_3_2 | CI ^ -> CO ^ | ADDFHX4M    | 0.072 | 0.159 |   4.798 |    7.542 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_3_3 | CI ^ -> CO ^ | ADDFHX2M    | 0.115 | 0.186 |   4.984 |    7.728 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_3_4 | CI ^ -> CO ^ | ADDFHX2M    | 0.108 | 0.193 |   5.177 |    7.921 | 
     | U0_ALU/div_60/U4                        | A ^ -> Y v   | CLKNAND2X2M | 0.222 | 0.166 |   5.343 |    8.087 | 
     | U0_ALU/div_60/U94                       | A v -> Y ^   | INVX2M      | 0.266 | 0.217 |   5.560 |    8.304 | 
     | U0_ALU/div_60/U53                       | S0 ^ -> Y v  | MX2X1M      | 0.250 | 0.385 |   5.945 |    8.689 | 
     | U0_ALU/div_60/FE_RC_616_0               | AN v -> Y v  | NAND2BX4M   | 0.134 | 0.240 |   6.184 |    8.929 | 
     | U0_ALU/div_60/FE_RC_623_0               | B v -> Y ^   | NAND2BX2M   | 0.086 | 0.091 |   6.275 |    9.020 | 
     | U0_ALU/div_60/FE_RC_622_0               | A ^ -> Y v   | CLKNAND2X2M | 0.168 | 0.127 |   6.403 |    9.147 | 
     | U0_ALU/div_60/FE_RC_621_0               | A v -> Y ^   | CLKNAND2X2M | 0.204 | 0.113 |   6.516 |    9.261 | 
     | U0_ALU/div_60/FE_RC_612_0               | B ^ -> Y v   | NAND3X4M    | 0.120 | 0.124 |   6.640 |    9.385 | 
     | U0_ALU/div_60/FE_RC_704_0               | A v -> Y ^   | NAND2X4M    | 0.144 | 0.116 |   6.756 |    9.500 | 
     | U0_ALU/div_60/FE_RC_728_0               | A ^ -> Y v   | INVX4M      | 0.106 | 0.106 |   6.862 |    9.606 | 
     | U0_ALU/U102                             | B0 v -> Y ^  | AOI22XLM    | 0.417 | 0.327 |   7.189 |    9.933 | 
     | U0_ALU/U99                              | A0 ^ -> Y v  | AOI31X2M    | 0.176 | 0.176 |   7.365 |   10.109 | 
     | U0_ALU/\ALU_OUT_reg[2]                  | D v          | SDFFRQX2M   | 0.176 | 0.000 |   7.365 |   10.110 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.744 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -2.711 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -2.680 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.211 | 0.240 |   0.304 |   -2.440 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.083 | 0.094 |   0.398 |   -2.346 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.032 | 0.049 |   0.447 |   -2.297 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.269 | 0.243 |   0.690 |   -2.054 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.693 |   -2.051 | 
     | U0_ALU/\ALU_OUT_reg[2]           | CK ^          | SDFFRQX2M   | 0.269 | 0.003 |   0.693 |   -2.051 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[1][4] /QN (v) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.692
- Setup                         0.364
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.128
- Arrival Time                  7.121
= Slack Time                    3.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.007 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |    3.041 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX40M | 0.020 | 0.030 |   0.064 |    3.071 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^   | MX2X6M     | 0.211 | 0.240 |   0.304 |    3.311 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v   | INVX20M    | 0.083 | 0.094 |   0.398 |    3.405 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^   | CLKINVX40M | 0.313 | 0.190 |   0.588 |    3.595 | 
     | U0_RegFile/\Reg_File_reg[1][4]   | CK ^ -> QN v | SDFFRX4M   | 0.071 | 0.345 |   0.933 |    3.940 | 
     | U0_RegFile/U140                  | A v -> Y ^   | INVX2M     | 0.224 | 0.150 |   1.083 |    4.091 | 
     | U0_ALU/FE_RC_5_0                 | A ^ -> Y v   | CLKINVX2M  | 0.099 | 0.108 |   1.191 |    4.198 | 
     | U0_ALU/U183                      | A v -> Y ^   | INVXLM     | 0.652 | 0.395 |   1.586 |    4.593 | 
     | U0_ALU/mult_56/U12               | A ^ -> Y v   | INVX2M     | 0.257 | 0.259 |   1.845 |    4.852 | 
     | U0_ALU/mult_56/U113              | A v -> Y ^   | NOR2X1M    | 0.264 | 0.222 |   2.067 |    5.074 | 
     | U0_ALU/mult_56/U5                | A ^ -> Y ^   | AND2X2M    | 0.077 | 0.170 |   2.237 |    5.244 | 
     | U0_ALU/mult_56/S2_2_3            | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.550 |   2.787 |    5.794 | 
     | U0_ALU/mult_56/S2_3_3            | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.345 |    6.352 | 
     | U0_ALU/mult_56/S2_4_3            | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.559 |   3.904 |    6.911 | 
     | U0_ALU/mult_56/S2_5_3            | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.559 |   4.463 |    7.470 | 
     | U0_ALU/mult_56/S2_6_3            | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.563 |   5.026 |    8.034 | 
     | U0_ALU/mult_56/S4_3              | B ^ -> S v   | ADDFX2M    | 0.165 | 0.604 |   5.631 |    8.638 | 
     | U0_ALU/mult_56/U17               | B v -> Y ^   | CLKXOR2X2M | 0.110 | 0.313 |   5.944 |    8.951 | 
     | U0_ALU/mult_56/FS_1/U33          | B ^ -> Y v   | NOR2X1M    | 0.061 | 0.070 |   6.014 |    9.021 | 
     | U0_ALU/mult_56/FS_1/U31          | A1 v -> Y v  | OA21X1M    | 0.139 | 0.398 |   6.412 |    9.419 | 
     | U0_ALU/mult_56/FS_1/U28          | A0N v -> Y v | AOI2BB1X1M | 0.121 | 0.283 |   6.695 |    9.702 | 
     | U0_ALU/mult_56/FS_1/U27          | B v -> Y v   | CLKXOR2X2M | 0.098 | 0.243 |   6.937 |    9.945 | 
     | U0_ALU/U53                       | A0N v -> Y v | OAI2BB1X2M | 0.081 | 0.183 |   7.121 |   10.128 | 
     | U0_ALU/\ALU_OUT_reg[12]          | D v          | SDFFRQX2M  | 0.081 | 0.000 |   7.121 |   10.128 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.007 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -2.974 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -2.943 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.211 | 0.240 |   0.304 |   -2.703 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.083 | 0.094 |   0.398 |   -2.609 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.032 | 0.049 |   0.447 |   -2.560 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.269 | 0.243 |   0.690 |   -2.317 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.692 |   -2.315 | 
     | U0_ALU/\ALU_OUT_reg[12]          | CK ^          | SDFFRQX2M   | 0.269 | 0.002 |   0.692 |   -2.315 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[1][4] /QN (v) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.693
- Setup                         0.363
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.130
- Arrival Time                  6.757
= Slack Time                    3.373
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.373 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |    3.407 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX40M | 0.020 | 0.030 |   0.064 |    3.437 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^   | MX2X6M     | 0.211 | 0.240 |   0.304 |    3.677 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v   | INVX20M    | 0.083 | 0.094 |   0.398 |    3.771 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^   | CLKINVX40M | 0.313 | 0.190 |   0.588 |    3.961 | 
     | U0_RegFile/\Reg_File_reg[1][4]   | CK ^ -> QN v | SDFFRX4M   | 0.071 | 0.345 |   0.933 |    4.306 | 
     | U0_RegFile/U140                  | A v -> Y ^   | INVX2M     | 0.224 | 0.150 |   1.083 |    4.456 | 
     | U0_ALU/FE_RC_5_0                 | A ^ -> Y v   | CLKINVX2M  | 0.099 | 0.108 |   1.191 |    4.564 | 
     | U0_ALU/U183                      | A v -> Y ^   | INVXLM     | 0.652 | 0.395 |   1.586 |    4.959 | 
     | U0_ALU/mult_56/U12               | A ^ -> Y v   | INVX2M     | 0.257 | 0.259 |   1.845 |    5.218 | 
     | U0_ALU/mult_56/U113              | A v -> Y ^   | NOR2X1M    | 0.264 | 0.222 |   2.067 |    5.440 | 
     | U0_ALU/mult_56/U5                | A ^ -> Y ^   | AND2X2M    | 0.077 | 0.170 |   2.237 |    5.610 | 
     | U0_ALU/mult_56/S2_2_3            | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.550 |   2.787 |    6.160 | 
     | U0_ALU/mult_56/S2_3_3            | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.345 |    6.718 | 
     | U0_ALU/mult_56/S2_4_3            | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.559 |   3.904 |    7.277 | 
     | U0_ALU/mult_56/S2_5_3            | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.559 |   4.463 |    7.836 | 
     | U0_ALU/mult_56/S2_6_3            | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.563 |   5.026 |    8.400 | 
     | U0_ALU/mult_56/S4_3              | B ^ -> S v   | ADDFX2M    | 0.165 | 0.604 |   5.631 |    9.004 | 
     | U0_ALU/mult_56/U17               | B v -> Y ^   | CLKXOR2X2M | 0.110 | 0.313 |   5.944 |    9.317 | 
     | U0_ALU/mult_56/FS_1/U33          | B ^ -> Y v   | NOR2X1M    | 0.061 | 0.070 |   6.014 |    9.387 | 
     | U0_ALU/mult_56/FS_1/U31          | A1 v -> Y v  | OA21X1M    | 0.139 | 0.398 |   6.412 |    9.785 | 
     | U0_ALU/mult_56/FS_1/U15          | A v -> Y v   | XNOR2X1M   | 0.124 | 0.160 |   6.572 |    9.945 | 
     | U0_ALU/U52                       | A0N v -> Y v | OAI2BB1X2M | 0.074 | 0.185 |   6.757 |   10.130 | 
     | U0_ALU/\ALU_OUT_reg[11]          | D v          | SDFFRQX2M  | 0.074 | 0.000 |   6.757 |   10.130 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.373 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -3.339 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -3.309 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.211 | 0.240 |   0.304 |   -3.069 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.083 | 0.094 |   0.398 |   -2.975 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.032 | 0.049 |   0.447 |   -2.926 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.269 | 0.243 |   0.690 |   -2.683 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.693 |   -2.680 | 
     | U0_ALU/\ALU_OUT_reg[11]          | CK ^          | SDFFRQX2M   | 0.269 | 0.003 |   0.693 |   -2.680 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[1][4] /QN (v) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.692
- Setup                         0.364
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.128
- Arrival Time                  6.620
= Slack Time                    3.509
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.508 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |    3.542 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX40M | 0.020 | 0.030 |   0.064 |    3.572 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^   | MX2X6M     | 0.211 | 0.240 |   0.304 |    3.813 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v   | INVX20M    | 0.083 | 0.094 |   0.398 |    3.906 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^   | CLKINVX40M | 0.313 | 0.190 |   0.588 |    4.096 | 
     | U0_RegFile/\Reg_File_reg[1][4]   | CK ^ -> QN v | SDFFRX4M   | 0.071 | 0.345 |   0.933 |    4.441 | 
     | U0_RegFile/U140                  | A v -> Y ^   | INVX2M     | 0.224 | 0.150 |   1.083 |    4.592 | 
     | U0_ALU/FE_RC_5_0                 | A ^ -> Y v   | CLKINVX2M  | 0.099 | 0.108 |   1.191 |    4.699 | 
     | U0_ALU/U183                      | A v -> Y ^   | INVXLM     | 0.652 | 0.395 |   1.586 |    5.095 | 
     | U0_ALU/mult_56/U12               | A ^ -> Y v   | INVX2M     | 0.257 | 0.259 |   1.845 |    5.354 | 
     | U0_ALU/mult_56/U113              | A v -> Y ^   | NOR2X1M    | 0.264 | 0.222 |   2.067 |    5.575 | 
     | U0_ALU/mult_56/U5                | A ^ -> Y ^   | AND2X2M    | 0.077 | 0.170 |   2.237 |    5.745 | 
     | U0_ALU/mult_56/S2_2_3            | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.550 |   2.787 |    6.295 | 
     | U0_ALU/mult_56/S2_3_3            | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.345 |    6.853 | 
     | U0_ALU/mult_56/S2_4_3            | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.559 |   3.904 |    7.412 | 
     | U0_ALU/mult_56/S2_5_3            | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.559 |   4.463 |    7.971 | 
     | U0_ALU/mult_56/S2_6_3            | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.563 |   5.026 |    8.535 | 
     | U0_ALU/mult_56/S4_3              | B ^ -> S v   | ADDFX2M    | 0.165 | 0.604 |   5.630 |    9.139 | 
     | U0_ALU/mult_56/U17               | B v -> Y v   | CLKXOR2X2M | 0.124 | 0.277 |   5.908 |    9.416 | 
     | U0_ALU/mult_56/FS_1/U33          | B v -> Y ^   | NOR2X1M    | 0.172 | 0.148 |   6.056 |    9.565 | 
     | U0_ALU/mult_56/FS_1/U18          | AN ^ -> Y ^  | NAND2BX1M  | 0.108 | 0.156 |   6.212 |    9.721 | 
     | U0_ALU/mult_56/FS_1/U17          | A ^ -> Y v   | CLKXOR2X2M | 0.099 | 0.223 |   6.435 |    9.943 | 
     | U0_ALU/U51                       | A0N v -> Y v | OAI2BB1X2M | 0.083 | 0.185 |   6.620 |   10.128 | 
     | U0_ALU/\ALU_OUT_reg[10]          | D v          | SDFFRQX2M  | 0.083 | 0.000 |   6.620 |   10.128 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.509 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -3.475 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -3.445 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.211 | 0.240 |   0.304 |   -3.204 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.083 | 0.094 |   0.398 |   -3.111 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.032 | 0.049 |   0.447 |   -3.062 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.269 | 0.243 |   0.690 |   -2.819 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.692 |   -2.816 | 
     | U0_ALU/\ALU_OUT_reg[10]          | CK ^          | SDFFRQX2M   | 0.269 | 0.003 |   0.692 |   -2.816 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[0][0] /Q (^) triggered by  leading edge of 
'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.693
- Setup                         0.384
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.109
- Arrival Time                  6.404
= Slack Time                    3.705
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.705 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    3.739 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    3.769 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    4.009 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    4.103 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    4.293 | 
     | U0_RegFile/\Reg_File_reg[0][0]   | CK ^ -> Q ^ | SDFFRX1M   | 0.752 | 0.915 |   1.502 |    5.208 | 
     | U0_ALU/mult_56/U44               | A ^ -> Y v  | INVX2M     | 0.267 | 0.265 |   1.768 |    5.473 | 
     | U0_ALU/mult_56/U116              | B v -> Y ^  | NOR2X1M    | 0.288 | 0.231 |   1.999 |    5.704 | 
     | U0_ALU/mult_56/U6                | A ^ -> Y ^  | AND2X2M    | 0.084 | 0.179 |   2.178 |    5.883 | 
     | U0_ALU/mult_56/S1_2_0            | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.551 |   2.730 |    6.435 | 
     | U0_ALU/mult_56/S1_3_0            | B ^ -> CO ^ | ADDFX2M    | 0.126 | 0.567 |   3.296 |    7.002 | 
     | U0_ALU/mult_56/S1_4_0            | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.563 |   3.859 |    7.565 | 
     | U0_ALU/mult_56/S1_5_0            | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.557 |   4.417 |    8.122 | 
     | U0_ALU/mult_56/S1_6_0            | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.562 |   4.979 |    8.684 | 
     | U0_ALU/mult_56/S4_0              | B ^ -> S v  | ADDFX2M    | 0.144 | 0.575 |   5.554 |    9.259 | 
     | U0_ALU/mult_56/FS_1/U14          | A v -> Y v  | BUFX2M     | 0.057 | 0.161 |   5.715 |    9.420 | 
     | U0_ALU/U177                      | B0 v -> Y ^ | AOI221XLM  | 0.689 | 0.502 |   6.217 |    9.922 | 
     | U0_ALU/U73                       | A2 ^ -> Y v | AOI31X2M   | 0.179 | 0.187 |   6.403 |   10.109 | 
     | U0_ALU/\ALU_OUT_reg[7]           | D v         | SDFFRQX2M  | 0.179 | 0.000 |   6.404 |   10.109 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.705 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -3.672 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -3.641 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.211 | 0.240 |   0.304 |   -3.401 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.083 | 0.094 |   0.398 |   -3.307 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.032 | 0.049 |   0.447 |   -3.258 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.269 | 0.243 |   0.690 |   -3.015 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.693 |   -3.013 | 
     | U0_ALU/\ALU_OUT_reg[7]           | CK ^          | SDFFRQX2M   | 0.269 | 0.003 |   0.693 |   -3.013 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[1][2] /QN (v) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.693
- Setup                         0.373
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.120
- Arrival Time                  6.261
= Slack Time                    3.859
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.859 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |    3.893 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX40M | 0.020 | 0.030 |   0.064 |    3.923 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^   | MX2X6M     | 0.211 | 0.240 |   0.304 |    4.163 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v   | INVX20M    | 0.083 | 0.094 |   0.398 |    4.257 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^   | CLKINVX40M | 0.313 | 0.190 |   0.588 |    4.447 | 
     | U0_RegFile/\Reg_File_reg[1][2]   | CK ^ -> QN v | SDFFRX4M   | 0.071 | 0.371 |   0.959 |    4.818 | 
     | U0_RegFile/U437                  | A v -> Y ^   | INVX2M     | 0.151 | 0.110 |   1.069 |    4.929 | 
     | U0_ALU/U38                       | A ^ -> Y v   | INVX2M     | 0.070 | 0.077 |   1.147 |    5.006 | 
     | U0_ALU/U39                       | A v -> Y ^   | INVXLM     | 0.345 | 0.218 |   1.365 |    5.224 | 
     | U0_ALU/mult_56/U48               | A ^ -> Y v   | INVXLM     | 0.510 | 0.388 |   1.753 |    5.613 | 
     | U0_ALU/mult_56/U115              | A v -> Y ^   | NOR2X1M    | 0.271 | 0.268 |   2.022 |    5.881 | 
     | U0_ALU/mult_56/U2                | A ^ -> Y ^   | AND2X2M    | 0.107 | 0.191 |   2.213 |    6.072 | 
     | U0_ALU/mult_56/S2_2_1            | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.562 |   2.774 |    6.634 | 
     | U0_ALU/mult_56/S2_3_1            | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.562 |   3.337 |    7.196 | 
     | U0_ALU/mult_56/S2_4_1            | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.557 |   3.894 |    7.753 | 
     | U0_ALU/mult_56/S2_5_1            | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   4.454 |    8.313 | 
     | U0_ALU/mult_56/S2_6_1            | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.561 |   5.016 |    8.875 | 
     | U0_ALU/mult_56/S4_1              | B ^ -> S v   | ADDFX2M    | 0.163 | 0.601 |   5.617 |    9.476 | 
     | U0_ALU/mult_56/U33               | A v -> Y ^   | INVX2M     | 0.077 | 0.084 |   5.700 |    9.559 | 
     | U0_ALU/mult_56/U32               | B ^ -> Y v   | XNOR2X2M   | 0.113 | 0.100 |   5.800 |    9.659 | 
     | U0_ALU/mult_56/FS_1/U8           | A v -> Y ^   | INVX2M     | 0.084 | 0.083 |   5.884 |    9.743 | 
     | U0_ALU/mult_56/FS_1/U7           | A ^ -> Y v   | INVX2M     | 0.034 | 0.041 |   5.925 |    9.784 | 
     | U0_ALU/U76                       | B0 v -> Y ^  | AOI2BB2XLM | 0.343 | 0.227 |   6.152 |   10.011 | 
     | U0_ALU/U74                       | A1 ^ -> Y v  | AOI21X2M   | 0.124 | 0.109 |   6.261 |   10.120 | 
     | U0_ALU/\ALU_OUT_reg[8]           | D v          | SDFFRQX2M  | 0.124 | 0.000 |   6.261 |   10.120 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.859 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -3.825 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -3.795 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.211 | 0.240 |   0.304 |   -3.555 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.083 | 0.094 |   0.398 |   -3.461 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.032 | 0.049 |   0.447 |   -3.412 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.269 | 0.243 |   0.690 |   -3.169 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.693 |   -3.166 | 
     | U0_ALU/\ALU_OUT_reg[8]           | CK ^          | SDFFRQX2M   | 0.269 | 0.003 |   0.693 |   -3.166 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[1][2] /QN (v) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.693
- Setup                         0.363
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.130
- Arrival Time                  6.227
= Slack Time                    3.903
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.903 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |    3.937 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX40M | 0.020 | 0.030 |   0.064 |    3.967 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^   | MX2X6M     | 0.211 | 0.240 |   0.304 |    4.207 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v   | INVX20M    | 0.083 | 0.094 |   0.398 |    4.301 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^   | CLKINVX40M | 0.313 | 0.190 |   0.588 |    4.491 | 
     | U0_RegFile/\Reg_File_reg[1][2]   | CK ^ -> QN v | SDFFRX4M   | 0.071 | 0.371 |   0.959 |    4.862 | 
     | U0_RegFile/U437                  | A v -> Y ^   | INVX2M     | 0.151 | 0.110 |   1.069 |    4.972 | 
     | U0_ALU/U38                       | A ^ -> Y v   | INVX2M     | 0.070 | 0.077 |   1.147 |    5.050 | 
     | U0_ALU/U39                       | A v -> Y ^   | INVXLM     | 0.345 | 0.218 |   1.365 |    5.268 | 
     | U0_ALU/mult_56/U48               | A ^ -> Y v   | INVXLM     | 0.510 | 0.388 |   1.753 |    5.656 | 
     | U0_ALU/mult_56/U107              | A v -> Y ^   | NOR2X1M    | 0.289 | 0.281 |   2.034 |    5.937 | 
     | U0_ALU/mult_56/U3                | B ^ -> Y ^   | AND2X2M    | 0.098 | 0.185 |   2.219 |    6.122 | 
     | U0_ALU/mult_56/S2_2_2            | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.556 |   2.776 |    6.679 | 
     | U0_ALU/mult_56/S2_3_2            | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.560 |   3.336 |    7.239 | 
     | U0_ALU/mult_56/S2_4_2            | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.561 |   3.897 |    7.800 | 
     | U0_ALU/mult_56/S2_5_2            | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.562 |   4.459 |    8.362 | 
     | U0_ALU/mult_56/S2_6_2            | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.564 |   5.022 |    8.926 | 
     | U0_ALU/mult_56/S4_2              | B ^ -> S v   | ADDFX2M    | 0.159 | 0.595 |   5.618 |    9.521 | 
     | U0_ALU/mult_56/U16               | B v -> Y v   | CLKXOR2X2M | 0.139 | 0.287 |   5.905 |    9.808 | 
     | U0_ALU/mult_56/FS_1/U5           | A v -> Y v   | XNOR2X2M   | 0.106 | 0.142 |   6.047 |    9.950 | 
     | U0_ALU/U50                       | A0N v -> Y v | OAI2BB1X2M | 0.075 | 0.180 |   6.227 |   10.130 | 
     | U0_ALU/\ALU_OUT_reg[9]           | D v          | SDFFRQX2M  | 0.075 | 0.000 |   6.227 |   10.130 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.903 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -3.869 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -3.839 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.211 | 0.240 |   0.304 |   -3.599 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.083 | 0.094 |   0.398 |   -3.505 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.032 | 0.049 |   0.447 |   -3.456 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.269 | 0.243 |   0.690 |   -3.213 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.693 |   -3.210 | 
     | U0_ALU/\ALU_OUT_reg[9]           | CK ^          | SDFFRQX2M   | 0.269 | 0.003 |   0.693 |   -3.210 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[1][7] /Q (v) triggered by  leading edge of 
'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.693
- Setup                         0.383
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.110
- Arrival Time                  6.045
= Slack Time                    4.066
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |             | 0.000 |       |   0.000 |    4.066 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M  | 0.037 | 0.034 |   0.034 |    4.099 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M  | 0.020 | 0.030 |   0.064 |    4.129 | 
     | U_reference_clock_multiplexer/U1        | A ^ -> Y ^   | MX2X6M      | 0.211 | 0.240 |   0.304 |    4.370 | 
     | REF_CLK_M__L1_I0                        | A ^ -> Y v   | INVX20M     | 0.083 | 0.094 |   0.398 |    4.464 | 
     | REF_CLK_M__L2_I0                        | A v -> Y ^   | CLKINVX40M  | 0.313 | 0.190 |   0.588 |    4.653 | 
     | U0_RegFile/\Reg_File_reg[1][7]          | CK ^ -> Q v  | SDFFRHQX4M  | 0.077 | 0.373 |   0.961 |    5.026 | 
     | U0_RegFile/FE_OFC10_Op_B_7_             | A v -> Y v   | BUFX14M     | 0.066 | 0.137 |   1.098 |    5.164 | 
     | U0_ALU/div_60/U47                       | B v -> Y v   | OR2X12M     | 0.059 | 0.172 |   1.270 |    5.336 | 
     | U0_ALU/div_60/U1                        | A v -> Y ^   | INVX4M      | 0.087 | 0.072 |   1.342 |    5.408 | 
     | U0_ALU/div_60/U46                       | B ^ -> Y v   | NAND2X6M    | 0.091 | 0.077 |   1.419 |    5.485 | 
     | U0_ALU/div_60/U37                       | A v -> Y ^   | CLKINVX8M   | 0.056 | 0.058 |   1.477 |    5.543 | 
     | U0_ALU/div_60/U3                        | A ^ -> Y v   | NAND2X8M    | 0.107 | 0.066 |   1.544 |    5.609 | 
     | U0_ALU/div_60/U2                        | A v -> Y ^   | NOR2X4M     | 0.125 | 0.106 |   1.650 |    5.715 | 
     | U0_ALU/div_60/U19                       | S0 ^ -> Y v  | MX2X3M      | 0.107 | 0.224 |   1.874 |    5.939 | 
     | U0_ALU/div_60/FE_RC_57_0                | A v -> Y ^   | INVX2M      | 0.066 | 0.071 |   1.944 |    6.010 | 
     | U0_ALU/div_60/FE_RC_72_0                | A ^ -> Y v   | NAND2X2M    | 0.067 | 0.060 |   2.005 |    6.070 | 
     | U0_ALU/div_60/FE_RC_71_0                | A v -> Y v   | AND3X4M     | 0.078 | 0.163 |   2.167 |    6.233 | 
     | U0_ALU/div_60/U64                       | S0 v -> Y ^  | MX2X2M      | 0.209 | 0.286 |   2.453 |    6.519 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_5_2 | A ^ -> CO ^  | ADDFHX4M    | 0.093 | 0.406 |   2.859 |    6.925 | 
     | U0_ALU/div_60/U6                        | A ^ -> Y v   | INVX4M      | 0.046 | 0.053 |   2.912 |    6.977 | 
     | U0_ALU/div_60/U12                       | A v -> Y ^   | NOR2X8M     | 0.155 | 0.109 |   3.021 |    7.086 | 
     | U0_ALU/div_60/U21                       | S0 ^ -> Y ^  | MXI2X6M     | 0.280 | 0.153 |   3.173 |    7.239 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_4_1 | B ^ -> CO ^  | ADDFHX8M    | 0.091 | 0.289 |   3.462 |    7.528 | 
     | U0_ALU/div_60/FE_RC_201_0               | A1 ^ -> Y ^  | AO22X8M     | 0.086 | 0.145 |   3.608 |    7.673 | 
     | U0_ALU/div_60/U62                       | B ^ -> Y v   | NAND2X4M    | 0.105 | 0.054 |   3.662 |    7.728 | 
     | U0_ALU/div_60/U38                       | C v -> Y ^   | NAND3X2M    | 0.106 | 0.100 |   3.762 |    7.828 | 
     | U0_ALU/div_60/U73                       | A ^ -> Y v   | INVX2M      | 0.061 | 0.068 |   3.831 |    7.897 | 
     | U0_ALU/div_60/U84                       | A v -> Y ^   | NOR2X2M     | 0.508 | 0.313 |   4.144 |    8.209 | 
     | U0_ALU/div_60/FE_RC_1_0                 | S0 ^ -> Y v  | MX2X3M      | 0.127 | 0.317 |   4.461 |    8.527 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_3_2 | A v -> CO v  | ADDFHX4M    | 0.080 | 0.352 |   4.813 |    8.878 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFHX2M    | 0.102 | 0.247 |   5.060 |    9.125 | 
     | U0_ALU/div_60/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFHX2M    | 0.099 | 0.249 |   5.309 |    9.375 | 
     | U0_ALU/div_60/U4                        | A v -> Y ^   | CLKNAND2X2M | 0.154 | 0.115 |   5.424 |    9.490 | 
     | U0_ALU/div_60/U94                       | A ^ -> Y v   | INVX2M      | 0.133 | 0.125 |   5.549 |    9.615 | 
     | U0_ALU/U107                             | B0 v -> Y ^  | AOI22XLM    | 0.396 | 0.321 |   5.870 |    9.936 | 
     | U0_ALU/U104                             | A0 ^ -> Y v  | AOI31X2M    | 0.173 | 0.174 |   6.044 |   10.110 | 
     | U0_ALU/\ALU_OUT_reg[3]                  | D v          | SDFFRQX2M   | 0.173 | 0.000 |   6.045 |   10.110 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.066 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -4.032 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -4.002 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.211 | 0.240 |   0.304 |   -3.761 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.083 | 0.094 |   0.398 |   -3.668 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.032 | 0.049 |   0.447 |   -3.619 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.269 | 0.243 |   0.690 |   -3.376 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.693 |   -3.372 | 
     | U0_ALU/\ALU_OUT_reg[3]           | CK ^          | SDFFRQX2M   | 0.269 | 0.003 |   0.693 |   -3.372 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[0][0] /Q (^) triggered by  leading edge of 
'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.693
- Setup                         0.384
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.109
- Arrival Time                  5.536
= Slack Time                    4.573
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |    4.573 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    4.607 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    4.637 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    4.878 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    4.971 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    5.161 | 
     | U0_RegFile/\Reg_File_reg[0][0]   | CK ^ -> Q ^ | SDFFRX1M   | 0.752 | 0.915 |   1.502 |    6.076 | 
     | U0_ALU/mult_56/U44               | A ^ -> Y v  | INVX2M     | 0.267 | 0.265 |   1.768 |    6.341 | 
     | U0_ALU/mult_56/U116              | B v -> Y ^  | NOR2X1M    | 0.288 | 0.231 |   1.999 |    6.572 | 
     | U0_ALU/mult_56/U6                | A ^ -> Y ^  | AND2X2M    | 0.084 | 0.179 |   2.178 |    6.752 | 
     | U0_ALU/mult_56/S1_2_0            | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.551 |   2.730 |    7.303 | 
     | U0_ALU/mult_56/S1_3_0            | B ^ -> CO ^ | ADDFX2M    | 0.126 | 0.567 |   3.296 |    7.870 | 
     | U0_ALU/mult_56/S1_4_0            | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.563 |   3.859 |    8.433 | 
     | U0_ALU/mult_56/S1_5_0            | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.557 |   4.416 |    8.990 | 
     | U0_ALU/mult_56/S1_6_0            | B ^ -> S v  | ADDFX2M    | 0.143 | 0.572 |   4.989 |    9.562 | 
     | U0_ALU/mult_56/FS_1/U13          | A v -> Y v  | BUFX2M     | 0.058 | 0.162 |   5.151 |    9.724 | 
     | U0_ALU/U113                      | A0 v -> Y ^ | AOI211X2M  | 0.322 | 0.234 |   5.384 |    9.958 | 
     | U0_ALU/U174                      | A2 ^ -> Y v | AOI31X2M   | 0.180 | 0.151 |   5.536 |   10.109 | 
     | U0_ALU/\ALU_OUT_reg[6]           | D v         | SDFFRQX2M  | 0.180 | 0.000 |   5.536 |   10.109 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.573 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -4.540 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -4.509 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.211 | 0.240 |   0.304 |   -4.269 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.083 | 0.094 |   0.398 |   -4.175 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.032 | 0.049 |   0.447 |   -4.127 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.269 | 0.243 |   0.690 |   -3.884 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.693 |   -3.880 | 
     | U0_ALU/\ALU_OUT_reg[6]           | CK ^          | SDFFRQX2M   | 0.269 | 0.003 |   0.693 |   -3.880 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\Reg_File_reg[0][0] /Q (^) triggered by  leading edge of 
'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.693
- Setup                         0.390
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.103
- Arrival Time                  5.018
= Slack Time                    5.084
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.084 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.118 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.148 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.388 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.482 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    5.672 | 
     | U0_RegFile/\Reg_File_reg[0][0]   | CK ^ -> Q ^ | SDFFRX1M   | 0.752 | 0.915 |   1.502 |    6.587 | 
     | U0_ALU/mult_56/U44               | A ^ -> Y v  | INVX2M     | 0.267 | 0.265 |   1.768 |    6.852 | 
     | U0_ALU/mult_56/U116              | B v -> Y ^  | NOR2X1M    | 0.288 | 0.231 |   1.999 |    7.083 | 
     | U0_ALU/mult_56/U6                | A ^ -> Y ^  | AND2X2M    | 0.084 | 0.179 |   2.178 |    7.262 | 
     | U0_ALU/mult_56/S1_2_0            | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.551 |   2.730 |    7.814 | 
     | U0_ALU/mult_56/S1_3_0            | B ^ -> CO ^ | ADDFX2M    | 0.126 | 0.567 |   3.296 |    8.380 | 
     | U0_ALU/mult_56/S1_4_0            | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.563 |   3.859 |    8.944 | 
     | U0_ALU/mult_56/S1_5_0            | B ^ -> S v  | ADDFX2M    | 0.141 | 0.570 |   4.430 |    9.514 | 
     | U0_ALU/mult_56/FS_1/U12          | A v -> Y v  | BUFX2M     | 0.057 | 0.161 |   4.591 |    9.675 | 
     | U0_ALU/U117                      | A0 v -> Y ^ | AOI211X2M  | 0.347 | 0.252 |   4.842 |    9.927 | 
     | U0_ALU/U114                      | A2 ^ -> Y v | AOI31X2M   | 0.210 | 0.176 |   5.018 |   10.102 | 
     | U0_ALU/\ALU_OUT_reg[5]           | D v         | SDFFRQX2M  | 0.210 | 0.000 |   5.018 |   10.103 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |               |             |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^     |             | 0.000 |       |   0.000 |   -5.084 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -5.050 | 
     | REF_CLK__L2_I0                   | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -5.020 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^    | MX2X6M      | 0.211 | 0.240 |   0.304 |   -4.780 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v    | INVX20M     | 0.083 | 0.094 |   0.398 |   -4.686 | 
     | REF_CLK_M__L2_I1                 | A v -> Y ^    | CLKINVX40M  | 0.032 | 0.049 |   0.447 |   -4.637 | 
     | U0_CLK_GATE/U0_TLATNCAX12M       | CK ^ -> ECK ^ | TLATNCAX12M | 0.269 | 0.243 |   0.690 |   -4.394 | 
     | U0_CLK_GATE                      | GATED_CLK ^   | CLK_GATE    |       |       |   0.693 |   -4.391 | 
     | U0_ALU/\ALU_OUT_reg[5]           | CK ^          | SDFFRQX2M   | 0.269 | 0.003 |   0.693 |   -4.391 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_RegFile/\RdData_reg[3] /CK 
Endpoint:   U0_RegFile/\RdData_reg[3] /D     (v) checked with  leading edge of 
'REFCLK'
Beginpoint: C0_CTRL/\current_state_reg[1] /Q (^) triggered by  leading edge of 
'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.631
- Setup                         0.373
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.058
- Arrival Time                  4.967
= Slack Time                    5.091
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.091 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.125 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.155 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.395 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.489 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    5.679 | 
     | C0_CTRL/\current_state_reg[1]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.308 | 0.638 |   1.226 |    6.317 | 
     | C0_CTRL/U39                      | A ^ -> Y v  | INVX2M     | 0.096 | 0.097 |   1.322 |    6.413 | 
     | C0_CTRL/U37                      | A v -> Y ^  | NOR2X2M    | 0.320 | 0.214 |   1.536 |    6.627 | 
     | C0_CTRL/U42                      | A ^ -> Y v  | NAND3X2M   | 0.379 | 0.302 |   1.839 |    6.930 | 
     | C0_CTRL/U19                      | B v -> Y ^  | NOR2X2M    | 0.423 | 0.339 |   2.177 |    7.269 | 
     | U0_RegFile/U198                  | A ^ -> Y v  | INVX2M     | 0.131 | 0.128 |   2.305 |    7.396 | 
     | U0_RegFile/U193                  | B v -> Y ^  | NAND2X2M   | 0.626 | 0.391 |   2.696 |    7.787 | 
     | U0_RegFile/U185                  | A ^ -> Y v  | INVX2M     | 0.322 | 0.329 |   3.025 |    8.116 | 
     | U0_RegFile/U415                  | A1 v -> Y v | AO22X1M    | 0.167 | 0.475 |   3.501 |    8.592 | 
     | U0_RegFile/U280                  | C0 v -> Y ^ | AOI221XLM  | 0.644 | 0.396 |   3.897 |    8.988 | 
     | U0_RegFile/U278                  | B0 ^ -> Y v | OAI22X1M   | 0.229 | 0.202 |   4.098 |    9.190 | 
     | U0_RegFile/U248                  | C0 v -> Y ^ | AOI221XLM  | 1.174 | 0.713 |   4.811 |    9.902 | 
     | U0_RegFile/U247                  | B0 ^ -> Y v | OAI2BB2X1M | 0.213 | 0.156 |   4.967 |   10.058 | 
     | U0_RegFile/\RdData_reg[3]        | D v         | SDFFRQX2M  | 0.213 | 0.000 |   4.967 |   10.058 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.091 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.058 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.027 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -4.787 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -4.693 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.503 | 
     | U0_RegFile/\RdData_reg[3]        | CK ^       | SDFFRQX2M  | 0.377 | 0.043 |   0.631 |   -4.461 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_RegFile/\RdData_reg[2] /CK 
Endpoint:   U0_RegFile/\RdData_reg[2] /D     (v) checked with  leading edge of 
'REFCLK'
Beginpoint: C0_CTRL/\current_state_reg[1] /Q (^) triggered by  leading edge of 
'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.631
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.060
- Arrival Time                  4.886
= Slack Time                    5.173
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.173 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.207 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.237 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.478 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.571 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    5.761 | 
     | C0_CTRL/\current_state_reg[1]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.308 | 0.638 |   1.226 |    6.399 | 
     | C0_CTRL/U39                      | A ^ -> Y v  | INVX2M     | 0.096 | 0.097 |   1.322 |    6.496 | 
     | C0_CTRL/U37                      | A v -> Y ^  | NOR2X2M    | 0.320 | 0.214 |   1.536 |    6.710 | 
     | C0_CTRL/U42                      | A ^ -> Y v  | NAND3X2M   | 0.379 | 0.302 |   1.839 |    7.012 | 
     | C0_CTRL/U19                      | B v -> Y ^  | NOR2X2M    | 0.423 | 0.339 |   2.178 |    7.351 | 
     | U0_RegFile/U198                  | A ^ -> Y v  | INVX2M     | 0.131 | 0.128 |   2.305 |    7.478 | 
     | U0_RegFile/U193                  | B v -> Y ^  | NAND2X2M   | 0.626 | 0.391 |   2.696 |    7.869 | 
     | U0_RegFile/U185                  | A ^ -> Y v  | INVX2M     | 0.322 | 0.329 |   3.025 |    8.199 | 
     | U0_RegFile/U414                  | A1 v -> Y v | AO22X1M    | 0.134 | 0.441 |   3.467 |    8.640 | 
     | U0_RegFile/U276                  | C0 v -> Y ^ | AOI221XLM  | 0.639 | 0.386 |   3.853 |    9.026 | 
     | U0_RegFile/U274                  | B0 ^ -> Y v | OAI22X1M   | 0.218 | 0.190 |   4.043 |    9.216 | 
     | U0_RegFile/U244                  | C0 v -> Y ^ | AOI221XLM  | 1.148 | 0.695 |   4.738 |    9.911 | 
     | U0_RegFile/U243                  | B0 ^ -> Y v | OAI2BB2X1M | 0.205 | 0.148 |   4.886 |   10.060 | 
     | U0_RegFile/\RdData_reg[2]        | D v         | SDFFRQX2M  | 0.205 | 0.000 |   4.886 |   10.060 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.173 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.140 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.110 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -4.869 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -4.775 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.586 | 
     | U0_RegFile/\RdData_reg[2]        | CK ^       | SDFFRQX2M  | 0.377 | 0.043 |   0.631 |   -4.543 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U0_RegFile/\RdData_reg[0] /CK 
Endpoint:   U0_RegFile/\RdData_reg[0] /D     (v) checked with  leading edge of 
'REFCLK'
Beginpoint: C0_CTRL/\current_state_reg[1] /Q (^) triggered by  leading edge of 
'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.620
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.053
- Arrival Time                  4.778
= Slack Time                    5.275
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.274 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.308 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.338 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.579 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.672 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    5.862 | 
     | C0_CTRL/\current_state_reg[1]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.308 | 0.638 |   1.226 |    6.500 | 
     | C0_CTRL/U39                      | A ^ -> Y v  | INVX2M     | 0.096 | 0.097 |   1.322 |    6.597 | 
     | C0_CTRL/U37                      | A v -> Y ^  | NOR2X2M    | 0.320 | 0.214 |   1.536 |    6.811 | 
     | C0_CTRL/U42                      | A ^ -> Y v  | NAND3X2M   | 0.379 | 0.302 |   1.839 |    7.113 | 
     | C0_CTRL/U19                      | B v -> Y ^  | NOR2X2M    | 0.423 | 0.339 |   2.177 |    7.452 | 
     | U0_RegFile/U198                  | A ^ -> Y v  | INVX2M     | 0.131 | 0.128 |   2.305 |    7.579 | 
     | U0_RegFile/U193                  | B v -> Y ^  | NAND2X2M   | 0.626 | 0.391 |   2.696 |    7.970 | 
     | U0_RegFile/U185                  | A ^ -> Y v  | INVX2M     | 0.322 | 0.329 |   3.025 |    8.300 | 
     | U0_RegFile/U412                  | A1 v -> Y v | AO22X1M    | 0.157 | 0.465 |   3.490 |    8.765 | 
     | U0_RegFile/U292                  | C0 v -> Y ^ | AOI221XLM  | 0.557 | 0.344 |   3.834 |    9.109 | 
     | U0_RegFile/U290                  | B0 ^ -> Y v | OAI22X1M   | 0.207 | 0.171 |   4.006 |    9.280 | 
     | U0_RegFile/U236                  | C0 v -> Y ^ | AOI221XLM  | 1.051 | 0.637 |   4.643 |    9.918 | 
     | U0_RegFile/U235                  | B0 ^ -> Y v | OAI2BB2X1M | 0.183 | 0.135 |   4.778 |   10.053 | 
     | U0_RegFile/\RdData_reg[0]        | D v         | SDFFRQX2M  | 0.183 | 0.000 |   4.778 |   10.053 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.275 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.241 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.211 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -4.970 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -4.877 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.687 | 
     | U0_RegFile/\RdData_reg[0]        | CK ^       | SDFFRQX2M  | 0.369 | 0.032 |   0.620 |   -4.654 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U0_RegFile/\RdData_reg[4] /CK 
Endpoint:   U0_RegFile/\RdData_reg[4] /D     (v) checked with  leading edge of 
'REFCLK'
Beginpoint: C0_CTRL/\current_state_reg[1] /Q (^) triggered by  leading edge of 
'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.631
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.062
- Arrival Time                  4.775
= Slack Time                    5.287
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.287 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.321 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.351 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.591 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.685 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    5.875 | 
     | C0_CTRL/\current_state_reg[1]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.308 | 0.638 |   1.226 |    6.513 | 
     | C0_CTRL/U39                      | A ^ -> Y v  | INVX2M     | 0.096 | 0.097 |   1.322 |    6.609 | 
     | C0_CTRL/U37                      | A v -> Y ^  | NOR2X2M    | 0.320 | 0.214 |   1.536 |    6.823 | 
     | C0_CTRL/U42                      | A ^ -> Y v  | NAND3X2M   | 0.379 | 0.302 |   1.839 |    7.126 | 
     | C0_CTRL/U19                      | B v -> Y ^  | NOR2X2M    | 0.423 | 0.339 |   2.177 |    7.465 | 
     | U0_RegFile/U198                  | A ^ -> Y v  | INVX2M     | 0.131 | 0.128 |   2.305 |    7.592 | 
     | U0_RegFile/U193                  | B v -> Y ^  | NAND2X2M   | 0.626 | 0.391 |   2.696 |    7.983 | 
     | U0_RegFile/U185                  | A ^ -> Y v  | INVX2M     | 0.322 | 0.329 |   3.025 |    8.312 | 
     | U0_RegFile/U416                  | A1 v -> Y v | AO22X1M    | 0.161 | 0.470 |   3.495 |    8.783 | 
     | U0_RegFile/U284                  | C0 v -> Y ^ | AOI221XLM  | 0.515 | 0.319 |   3.814 |    9.102 | 
     | U0_RegFile/U282                  | B0 ^ -> Y v | OAI22X1M   | 0.229 | 0.199 |   4.014 |    9.301 | 
     | U0_RegFile/U252                  | C0 v -> Y ^ | AOI221XLM  | 0.979 | 0.602 |   4.616 |    9.903 | 
     | U0_RegFile/U251                  | B0 ^ -> Y v | OAI2BB2X1M | 0.194 | 0.159 |   4.775 |   10.062 | 
     | U0_RegFile/\RdData_reg[4]        | D v         | SDFFRQX2M  | 0.194 | 0.000 |   4.775 |   10.062 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.287 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.254 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.223 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -4.983 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -4.889 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.699 | 
     | U0_RegFile/\RdData_reg[4]        | CK ^       | SDFFRQX2M  | 0.377 | 0.043 |   0.631 |   -4.657 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_RegFile/\RdData_reg[7] /CK 
Endpoint:   U0_RegFile/\RdData_reg[7] /D     (v) checked with  leading edge of 
'REFCLK'
Beginpoint: C0_CTRL/\current_state_reg[1] /Q (^) triggered by  leading edge of 
'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.624
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.055
- Arrival Time                  4.759
= Slack Time                    5.296
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.296 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.330 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.360 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.600 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.694 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    5.884 | 
     | C0_CTRL/\current_state_reg[1]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.308 | 0.638 |   1.226 |    6.522 | 
     | C0_CTRL/U39                      | A ^ -> Y v  | INVX2M     | 0.096 | 0.097 |   1.322 |    6.619 | 
     | C0_CTRL/U37                      | A v -> Y ^  | NOR2X2M    | 0.320 | 0.214 |   1.536 |    6.833 | 
     | C0_CTRL/U42                      | A ^ -> Y v  | NAND3X2M   | 0.379 | 0.302 |   1.839 |    7.135 | 
     | C0_CTRL/U19                      | B v -> Y ^  | NOR2X2M    | 0.423 | 0.339 |   2.178 |    7.474 | 
     | U0_RegFile/U198                  | A ^ -> Y v  | INVX2M     | 0.131 | 0.128 |   2.305 |    7.601 | 
     | U0_RegFile/U193                  | B v -> Y ^  | NAND2X2M   | 0.626 | 0.391 |   2.696 |    7.992 | 
     | U0_RegFile/U185                  | A ^ -> Y v  | INVX2M     | 0.322 | 0.329 |   3.025 |    8.322 | 
     | U0_RegFile/U419                  | A1 v -> Y v | AO22X1M    | 0.149 | 0.457 |   3.483 |    8.779 | 
     | U0_RegFile/U441                  | C0 v -> Y ^ | AOI221XLM  | 0.581 | 0.358 |   3.840 |    9.137 | 
     | U0_RegFile/U232                  | B0 ^ -> Y v | OAI22X1M   | 0.179 | 0.176 |   4.016 |    9.313 | 
     | U0_RegFile/U264                  | C0 v -> Y ^ | AOI221XLM  | 0.974 | 0.587 |   4.604 |    9.900 | 
     | U0_RegFile/U263                  | B0 ^ -> Y v | OAI2BB2X1M | 0.190 | 0.155 |   4.759 |   10.055 | 
     | U0_RegFile/\RdData_reg[7]        | D v         | SDFFRQX2M  | 0.190 | 0.000 |   4.759 |   10.055 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.296 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.263 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.232 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -4.992 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -4.898 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.708 | 
     | U0_RegFile/\RdData_reg[7]        | CK ^       | SDFFRQX2M  | 0.372 | 0.036 |   0.624 |   -4.673 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_RegFile/\RdData_reg[5] /CK 
Endpoint:   U0_RegFile/\RdData_reg[5] /D     (v) checked with  leading edge of 
'REFCLK'
Beginpoint: C0_CTRL/\current_state_reg[1] /Q (^) triggered by  leading edge of 
'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.628
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.062
- Arrival Time                  4.753
= Slack Time                    5.309
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.309 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.342 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.373 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.613 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.707 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    5.896 | 
     | C0_CTRL/\current_state_reg[1]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.308 | 0.638 |   1.226 |    6.534 | 
     | C0_CTRL/U39                      | A ^ -> Y v  | INVX2M     | 0.096 | 0.097 |   1.322 |    6.631 | 
     | C0_CTRL/U37                      | A v -> Y ^  | NOR2X2M    | 0.320 | 0.214 |   1.536 |    6.845 | 
     | C0_CTRL/U42                      | A ^ -> Y v  | NAND3X2M   | 0.379 | 0.302 |   1.839 |    7.147 | 
     | C0_CTRL/U19                      | B v -> Y ^  | NOR2X2M    | 0.423 | 0.339 |   2.178 |    7.486 | 
     | U0_RegFile/U198                  | A ^ -> Y v  | INVX2M     | 0.131 | 0.128 |   2.305 |    7.614 | 
     | U0_RegFile/U193                  | B v -> Y ^  | NAND2X2M   | 0.626 | 0.391 |   2.696 |    8.005 | 
     | U0_RegFile/U185                  | A ^ -> Y v  | INVX2M     | 0.322 | 0.329 |   3.025 |    8.334 | 
     | U0_RegFile/U417                  | A1 v -> Y v | AO22X1M    | 0.165 | 0.474 |   3.499 |    8.808 | 
     | U0_RegFile/U288                  | C0 v -> Y ^ | AOI221XLM  | 0.566 | 0.352 |   3.851 |    9.160 | 
     | U0_RegFile/U286                  | B0 ^ -> Y v | OAI22X1M   | 0.182 | 0.174 |   4.025 |    9.334 | 
     | U0_RegFile/U256                  | C0 v -> Y ^ | AOI221XLM  | 0.967 | 0.584 |   4.610 |    9.918 | 
     | U0_RegFile/U255                  | B0 ^ -> Y v | OAI2BB2X1M | 0.180 | 0.144 |   4.753 |   10.062 | 
     | U0_RegFile/\RdData_reg[5]        | D v         | SDFFRQX2M  | 0.180 | 0.000 |   4.753 |   10.062 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.309 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.275 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.245 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.005 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -4.911 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.721 | 
     | U0_RegFile/\RdData_reg[5]        | CK ^       | SDFFRQX2M  | 0.375 | 0.040 |   0.628 |   -4.681 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_RegFile/\RdData_reg[1] /CK 
Endpoint:   U0_RegFile/\RdData_reg[1] /D     (v) checked with  leading edge of 
'REFCLK'
Beginpoint: C0_CTRL/\current_state_reg[1] /Q (^) triggered by  leading edge of 
'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.621
- Setup                         0.364
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.057
- Arrival Time                  4.736
= Slack Time                    5.321
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.321 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.355 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.385 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.625 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.719 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    5.909 | 
     | C0_CTRL/\current_state_reg[1]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.308 | 0.638 |   1.226 |    6.547 | 
     | C0_CTRL/U39                      | A ^ -> Y v  | INVX2M     | 0.096 | 0.097 |   1.322 |    6.643 | 
     | C0_CTRL/U37                      | A v -> Y ^  | NOR2X2M    | 0.320 | 0.214 |   1.536 |    6.857 | 
     | C0_CTRL/U42                      | A ^ -> Y v  | NAND3X2M   | 0.379 | 0.302 |   1.839 |    7.160 | 
     | C0_CTRL/U19                      | B v -> Y ^  | NOR2X2M    | 0.423 | 0.339 |   2.177 |    7.498 | 
     | U0_RegFile/U198                  | A ^ -> Y v  | INVX2M     | 0.131 | 0.128 |   2.305 |    7.626 | 
     | U0_RegFile/U193                  | B v -> Y ^  | NAND2X2M   | 0.626 | 0.391 |   2.696 |    8.017 | 
     | U0_RegFile/U185                  | A ^ -> Y v  | INVX2M     | 0.322 | 0.329 |   3.025 |    8.346 | 
     | U0_RegFile/U413                  | A1 v -> Y v | AO22X1M    | 0.154 | 0.462 |   3.488 |    8.809 | 
     | U0_RegFile/U272                  | C0 v -> Y ^ | AOI221XLM  | 0.628 | 0.385 |   3.873 |    9.194 | 
     | U0_RegFile/U270                  | B0 ^ -> Y v | OAI22X1M   | 0.205 | 0.180 |   4.053 |    9.374 | 
     | U0_RegFile/U240                  | C0 v -> Y ^ | AOI221XLM  | 0.897 | 0.550 |   4.603 |    9.924 | 
     | U0_RegFile/U239                  | B0 ^ -> Y v | OAI2BB2X1M | 0.163 | 0.133 |   4.736 |   10.057 | 
     | U0_RegFile/\RdData_reg[1]        | D v         | SDFFRQX2M  | 0.163 | 0.000 |   4.736 |   10.057 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.321 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.287 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.257 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.017 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -4.923 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.733 | 
     | U0_RegFile/\RdData_reg[1]        | CK ^       | SDFFRQX2M  | 0.370 | 0.033 |   0.621 |   -4.701 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[0][4] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[0][4] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q     (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.631
- Setup                         0.334
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.097
- Arrival Time                  4.677
= Slack Time                    5.420
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.420 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.454 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.484 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.724 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.818 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.008 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.157 | 0.604 |   1.192 |    6.612 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.946 | 0.687 |   1.879 |    7.299 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.151 | 0.890 |   2.769 |    8.189 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.132 | 0.932 |   3.701 |    9.121 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.077 | 
     | U0_RegFile/\Reg_File_reg[0][4]    | RN ^        | SDFFRX1M   | 1.195 | 0.019 |   4.677 |   10.097 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.420 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.386 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.356 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.116 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.022 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.832 | 
     | U0_RegFile/\Reg_File_reg[0][4]   | CK ^       | SDFFRX1M   | 0.371 | 0.043 |   0.630 |   -4.790 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[0][5] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[0][5] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q     (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.623
- Setup                         0.325
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.098
- Arrival Time                  4.677
= Slack Time                    5.420
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.420 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.454 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.484 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.725 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.818 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.008 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.157 | 0.604 |   1.192 |    6.613 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.946 | 0.687 |   1.879 |    7.299 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.151 | 0.890 |   2.769 |    8.189 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.132 | 0.932 |   3.701 |    9.122 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.078 | 
     | U0_RegFile/\Reg_File_reg[0][5]    | RN ^        | SDFFRQX1M  | 1.195 | 0.020 |   4.677 |   10.098 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.420 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.387 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.356 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.116 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.022 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.832 | 
     | U0_RegFile/\Reg_File_reg[0][5]   | CK ^       | SDFFRQX1M  | 0.369 | 0.035 |   0.623 |   -4.798 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[0][0] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[0][0] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q     (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.632
- Setup                         0.334
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.098
- Arrival Time                  4.676
= Slack Time                    5.422
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.422 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.456 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.486 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.726 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.820 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.010 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.157 | 0.604 |   1.192 |    6.614 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.946 | 0.687 |   1.879 |    7.301 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.151 | 0.890 |   2.769 |    8.191 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.132 | 0.932 |   3.701 |    9.123 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.079 | 
     | U0_RegFile/\Reg_File_reg[0][0]    | RN ^        | SDFFRX1M   | 1.195 | 0.019 |   4.676 |   10.098 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.422 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.388 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.358 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.118 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.024 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.834 | 
     | U0_RegFile/\Reg_File_reg[0][0]   | CK ^       | SDFFRX1M   | 0.371 | 0.045 |   0.632 |   -4.790 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[0][3] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[0][3] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q     (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.632
- Setup                         0.334
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.098
- Arrival Time                  4.676
= Slack Time                    5.422
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.422 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.456 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.486 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.726 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.820 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.010 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.157 | 0.604 |   1.192 |    6.614 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.946 | 0.687 |   1.879 |    7.301 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.151 | 0.890 |   2.769 |    8.191 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.132 | 0.932 |   3.701 |    9.123 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.079 | 
     | U0_RegFile/\Reg_File_reg[0][3]    | RN ^        | SDFFRX1M   | 1.195 | 0.019 |   4.676 |   10.098 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.422 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.388 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.358 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.118 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.024 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.834 | 
     | U0_RegFile/\Reg_File_reg[0][3]   | CK ^       | SDFFRX1M   | 0.371 | 0.044 |   0.632 |   -4.790 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[0][1] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[0][1] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q     (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.632
- Setup                         0.334
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.098
- Arrival Time                  4.676
= Slack Time                    5.423
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.423 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.457 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.487 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.727 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.821 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.011 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.157 | 0.604 |   1.192 |    6.615 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.946 | 0.687 |   1.879 |    7.302 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.151 | 0.890 |   2.769 |    8.192 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.132 | 0.932 |   3.701 |    9.124 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.080 | 
     | U0_RegFile/\Reg_File_reg[0][1]    | RN ^        | SDFFRX1M   | 1.195 | 0.018 |   4.676 |   10.098 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.423 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.389 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.359 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.119 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.025 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.835 | 
     | U0_RegFile/\Reg_File_reg[0][1]   | CK ^       | SDFFRX1M   | 0.371 | 0.045 |   0.632 |   -4.791 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[0][2] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[0][2] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q     (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.632
- Setup                         0.334
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.098
- Arrival Time                  4.675
= Slack Time                    5.423
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.423 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.457 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.487 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.727 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.821 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.011 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.157 | 0.604 |   1.192 |    6.615 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.946 | 0.687 |   1.879 |    7.302 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.151 | 0.890 |   2.769 |    8.192 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.132 | 0.932 |   3.701 |    9.124 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.080 | 
     | U0_RegFile/\Reg_File_reg[0][2]    | RN ^        | SDFFRX1M   | 1.195 | 0.018 |   4.675 |   10.098 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.423 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.389 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.359 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.119 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.025 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.835 | 
     | U0_RegFile/\Reg_File_reg[0][2]   | CK ^       | SDFFRX1M   | 0.371 | 0.045 |   0.632 |   -4.791 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[11][4] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[11][4] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.634
- Setup                         0.334
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.100
- Arrival Time                  4.675
= Slack Time                    5.426
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.425 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.459 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.489 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.730 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.823 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.013 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.157 | 0.604 |   1.192 |    6.618 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.946 | 0.687 |   1.879 |    7.304 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.151 | 0.890 |   2.769 |    8.194 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.132 | 0.932 |   3.701 |    9.127 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.083 | 
     | U0_RegFile/\Reg_File_reg[11][4]   | RN ^        | SDFFRX1M   | 1.195 | 0.017 |   4.675 |   10.100 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.426 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.392 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.362 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.121 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.028 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.838 | 
     | U0_RegFile/\Reg_File_reg[11][4]  | CK ^       | SDFFRX1M   | 0.371 | 0.046 |   0.634 |   -4.791 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_RegFile/\RdData_reg[6] /CK 
Endpoint:   U0_RegFile/\RdData_reg[6] /D     (v) checked with  leading edge of 
'REFCLK'
Beginpoint: C0_CTRL/\current_state_reg[1] /Q (^) triggered by  leading edge of 
'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.627
- Setup                         0.362
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.066
- Arrival Time                  4.639
= Slack Time                    5.426
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.426 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.460 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.490 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.731 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.824 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.014 | 
     | C0_CTRL/\current_state_reg[1]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.308 | 0.638 |   1.226 |    6.652 | 
     | C0_CTRL/U39                      | A ^ -> Y v  | INVX2M     | 0.096 | 0.097 |   1.322 |    6.749 | 
     | C0_CTRL/U37                      | A v -> Y ^  | NOR2X2M    | 0.320 | 0.214 |   1.536 |    6.963 | 
     | C0_CTRL/U42                      | A ^ -> Y v  | NAND3X2M   | 0.379 | 0.302 |   1.839 |    7.265 | 
     | C0_CTRL/U19                      | B v -> Y ^  | NOR2X2M    | 0.423 | 0.339 |   2.177 |    7.604 | 
     | U0_RegFile/U198                  | A ^ -> Y v  | INVX2M     | 0.131 | 0.128 |   2.305 |    7.731 | 
     | U0_RegFile/U193                  | B v -> Y ^  | NAND2X2M   | 0.626 | 0.391 |   2.696 |    8.122 | 
     | U0_RegFile/U185                  | A ^ -> Y v  | INVX2M     | 0.322 | 0.329 |   3.025 |    8.452 | 
     | U0_RegFile/U418                  | A1 v -> Y v | AO22X1M    | 0.149 | 0.458 |   3.483 |    8.909 | 
     | U0_RegFile/U444                  | C0 v -> Y ^ | AOI221XLM  | 0.568 | 0.350 |   3.833 |    9.259 | 
     | U0_RegFile/U267                  | B0 ^ -> Y v | OAI22X1M   | 0.180 | 0.185 |   4.018 |    9.445 | 
     | U0_RegFile/U260                  | C0 v -> Y ^ | AOI221X1M  | 0.778 | 0.477 |   4.496 |    9.922 | 
     | U0_RegFile/U259                  | B0 ^ -> Y v | OAI2BB2X1M | 0.158 | 0.144 |   4.639 |   10.066 | 
     | U0_RegFile/\RdData_reg[6]        | D v         | SDFFRQX2M  | 0.158 | 0.000 |   4.639 |   10.066 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.426 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.393 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.363 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.122 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.028 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.839 | 
     | U0_RegFile/\RdData_reg[6]        | CK ^       | SDFFRQX2M  | 0.375 | 0.040 |   0.627 |   -4.799 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[10][4] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[10][4] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.638
- Setup                         0.334
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.104
- Arrival Time                  4.676
= Slack Time                    5.429
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.429 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.462 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.493 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.733 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.827 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.017 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.157 | 0.604 |   1.192 |    6.621 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.946 | 0.687 |   1.879 |    7.308 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.151 | 0.890 |   2.769 |    8.198 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.132 | 0.932 |   3.701 |    9.130 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.086 | 
     | U0_RegFile/\Reg_File_reg[10][4]   | RN ^        | SDFFRX1M   | 1.195 | 0.018 |   4.676 |   10.104 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.429 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.395 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.365 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.125 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.031 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.841 | 
     | U0_RegFile/\Reg_File_reg[10][4]  | CK ^       | SDFFRX1M   | 0.371 | 0.051 |   0.638 |   -4.790 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[10][3] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[10][3] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.639
- Setup                         0.334
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.105
- Arrival Time                  4.676
= Slack Time                    5.429
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.429 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.463 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.493 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.733 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.827 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.017 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.157 | 0.604 |   1.192 |    6.622 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.946 | 0.687 |   1.879 |    7.308 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.151 | 0.890 |   2.769 |    8.198 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.132 | 0.932 |   3.701 |    9.130 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.087 | 
     | U0_RegFile/\Reg_File_reg[10][3]   | RN ^        | SDFFRX1M   | 1.195 | 0.018 |   4.676 |   10.105 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.429 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.396 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.365 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.125 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.031 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.841 | 
     | U0_RegFile/\Reg_File_reg[10][3]  | CK ^       | SDFFRX1M   | 0.371 | 0.051 |   0.639 |   -4.790 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[11][3] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[11][3] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.639
- Setup                         0.334
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.105
- Arrival Time                  4.675
= Slack Time                    5.430
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.429 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.463 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.493 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.734 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.827 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.017 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.157 | 0.604 |   1.192 |    6.622 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.946 | 0.687 |   1.879 |    7.308 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.151 | 0.890 |   2.769 |    8.198 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.132 | 0.932 |   3.701 |    9.131 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.087 | 
     | U0_RegFile/\Reg_File_reg[11][3]   | RN ^        | SDFFRX1M   | 1.195 | 0.018 |   4.675 |   10.105 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.430 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.396 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.366 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.125 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.032 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.842 | 
     | U0_RegFile/\Reg_File_reg[11][3]  | CK ^       | SDFFRX1M   | 0.371 | 0.051 |   0.639 |   -4.791 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[10][5] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[10][5] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.637
- Setup                         0.334
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.103
- Arrival Time                  4.673
= Slack Time                    5.430
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.430 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.464 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.494 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.734 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.828 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.018 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.157 | 0.604 |   1.192 |    6.622 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.946 | 0.687 |   1.879 |    7.309 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.151 | 0.890 |   2.769 |    8.199 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.132 | 0.932 |   3.701 |    9.131 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.087 | 
     | U0_RegFile/\Reg_File_reg[10][5]   | RN ^        | SDFFRX1M   | 1.195 | 0.016 |   4.673 |   10.103 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.430 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.396 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.366 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.126 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.032 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.842 | 
     | U0_RegFile/\Reg_File_reg[10][5]  | CK ^       | SDFFRX1M   | 0.371 | 0.049 |   0.637 |   -4.793 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[11][5] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[11][5] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.637
- Setup                         0.334
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.103
- Arrival Time                  4.672
= Slack Time                    5.431
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.431 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.465 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.495 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.735 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.829 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.019 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.157 | 0.604 |   1.192 |    6.623 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.946 | 0.687 |   1.879 |    7.310 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.151 | 0.890 |   2.769 |    8.200 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.132 | 0.932 |   3.701 |    9.132 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.088 | 
     | U0_RegFile/\Reg_File_reg[11][5]   | RN ^        | SDFFRX1M   | 1.195 | 0.015 |   4.672 |   10.103 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.431 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.397 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.367 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.127 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.033 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.843 | 
     | U0_RegFile/\Reg_File_reg[11][5]  | CK ^       | SDFFRX1M   | 0.371 | 0.049 |   0.637 |   -4.794 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[10][1] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[10][1] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.649
- Setup                         0.334
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.114
- Arrival Time                  4.681
= Slack Time                    5.434
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.434 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.467 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.497 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.738 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.832 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.021 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.157 | 0.604 |   1.192 |    6.626 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.946 | 0.687 |   1.879 |    7.313 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.151 | 0.890 |   2.769 |    8.202 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.132 | 0.932 |   3.701 |    9.135 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.091 | 
     | U0_RegFile/\Reg_File_reg[10][1]   | RN ^        | SDFFRX1M   | 1.195 | 0.024 |   4.681 |   10.114 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.434 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.400 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.370 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.129 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.036 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.846 | 
     | U0_RegFile/\Reg_File_reg[10][1]  | CK ^       | SDFFRX1M   | 0.369 | 0.061 |   0.649 |   -4.785 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[10][0] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[10][0] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.652
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.117
- Arrival Time                  4.681
= Slack Time                    5.436
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.436 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.470 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.500 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.741 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.834 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.024 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.157 | 0.604 |   1.192 |    6.629 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.946 | 0.687 |   1.879 |    7.315 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.151 | 0.890 |   2.769 |    8.205 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.132 | 0.932 |   3.701 |    9.138 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.094 | 
     | U0_RegFile/\Reg_File_reg[10][0]   | RN ^        | SDFFRX1M   | 1.195 | 0.024 |   4.681 |   10.117 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.436 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.403 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.373 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.132 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.038 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.849 | 
     | U0_RegFile/\Reg_File_reg[10][0]  | CK ^       | SDFFRX1M   | 0.368 | 0.064 |   0.652 |   -4.785 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[11][1] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[11][1] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.641
- Setup                         0.334
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.107
- Arrival Time                  4.670
= Slack Time                    5.437
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.437 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.470 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.501 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.741 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.835 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.024 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.157 | 0.604 |   1.192 |    6.629 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.946 | 0.687 |   1.879 |    7.316 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.151 | 0.890 |   2.769 |    8.205 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.132 | 0.932 |   3.701 |    9.138 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.094 | 
     | U0_RegFile/\Reg_File_reg[11][1]   | RN ^        | SDFFRX1M   | 1.195 | 0.013 |   4.670 |   10.107 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.437 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.403 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.373 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.132 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.039 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.849 | 
     | U0_RegFile/\Reg_File_reg[11][1]  | CK ^       | SDFFRX1M   | 0.371 | 0.053 |   0.641 |   -4.796 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[11][6] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[11][6] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.639
- Setup                         0.334
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.104
- Arrival Time                  4.666
= Slack Time                    5.438
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.438 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.472 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.502 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.743 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.836 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.026 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.157 | 0.604 |   1.192 |    6.631 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.946 | 0.687 |   1.879 |    7.317 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.151 | 0.890 |   2.769 |    8.207 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.132 | 0.932 |   3.701 |    9.140 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.096 | 
     | U0_RegFile/\Reg_File_reg[11][6]   | RN ^        | SDFFRX1M   | 1.195 | 0.009 |   4.666 |   10.104 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.438 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.405 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.375 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.134 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.040 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.851 | 
     | U0_RegFile/\Reg_File_reg[11][6]  | CK ^       | SDFFRX1M   | 0.370 | 0.051 |   0.639 |   -4.800 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[11][2] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[11][2] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.643
- Setup                         0.334
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.109
- Arrival Time                  4.670
= Slack Time                    5.439
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.439 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.473 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.503 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.743 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.837 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.027 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.157 | 0.604 |   1.192 |    6.631 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.946 | 0.687 |   1.879 |    7.318 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.151 | 0.890 |   2.769 |    8.208 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.132 | 0.932 |   3.701 |    9.140 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.096 | 
     | U0_RegFile/\Reg_File_reg[11][2]   | RN ^        | SDFFRX1M   | 1.195 | 0.013 |   4.670 |   10.109 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.439 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.405 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.375 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.135 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.041 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.851 | 
     | U0_RegFile/\Reg_File_reg[11][2]  | CK ^       | SDFFRX1M   | 0.370 | 0.055 |   0.643 |   -4.796 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[15][5] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[15][5] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.660
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.125
- Arrival Time                  4.685
= Slack Time                    5.440
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.440 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.474 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.504 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.745 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.838 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.028 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.157 | 0.604 |   1.192 |    6.633 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.946 | 0.687 |   1.879 |    7.319 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.151 | 0.890 |   2.769 |    8.209 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.132 | 0.932 |   3.701 |    9.142 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.098 | 
     | U0_RegFile/\Reg_File_reg[15][5]   | RN ^        | SDFFRX1M   | 1.195 | 0.027 |   4.685 |   10.125 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.441 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.407 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.377 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.136 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.043 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.853 | 
     | U0_RegFile/\Reg_File_reg[15][5]  | CK ^       | SDFFRX1M   | 0.368 | 0.072 |   0.660 |   -4.781 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[15][6] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[15][6] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.660
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.125
- Arrival Time                  4.685
= Slack Time                    5.441
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.441 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.474 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.505 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.745 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.839 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.028 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.157 | 0.604 |   1.192 |    6.633 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.946 | 0.687 |   1.879 |    7.320 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.151 | 0.890 |   2.769 |    8.209 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.132 | 0.932 |   3.701 |    9.142 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.098 | 
     | U0_RegFile/\Reg_File_reg[15][6]   | RN ^        | SDFFRX1M   | 1.195 | 0.027 |   4.685 |   10.125 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.441 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.407 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.377 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.136 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.043 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.853 | 
     | U0_RegFile/\Reg_File_reg[15][6]  | CK ^       | SDFFRX1M   | 0.368 | 0.072 |   0.660 |   -4.781 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[14][6] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[14][6] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.659
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.125
- Arrival Time                  4.684
= Slack Time                    5.441
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.441 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.474 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.505 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.745 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.839 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.029 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.157 | 0.604 |   1.192 |    6.633 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.946 | 0.687 |   1.879 |    7.320 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.151 | 0.890 |   2.769 |    8.210 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.132 | 0.932 |   3.701 |    9.142 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.098 | 
     | U0_RegFile/\Reg_File_reg[14][6]   | RN ^        | SDFFRX1M   | 1.195 | 0.027 |   4.684 |   10.125 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.441 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.407 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.377 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.137 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.043 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.853 | 
     | U0_RegFile/\Reg_File_reg[14][6]  | CK ^       | SDFFRX1M   | 0.368 | 0.071 |   0.659 |   -4.782 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[15][4] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[15][4] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.659
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.125
- Arrival Time                  4.684
= Slack Time                    5.441
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.441 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.475 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.505 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.745 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.839 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.029 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.157 | 0.604 |   1.192 |    6.633 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.946 | 0.687 |   1.879 |    7.320 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.151 | 0.890 |   2.769 |    8.210 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.132 | 0.932 |   3.701 |    9.142 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.098 | 
     | U0_RegFile/\Reg_File_reg[15][4]   | RN ^        | SDFFRX1M   | 1.195 | 0.027 |   4.684 |   10.125 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.441 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.407 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.377 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.137 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.043 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.853 | 
     | U0_RegFile/\Reg_File_reg[15][4]  | CK ^       | SDFFRX1M   | 0.368 | 0.072 |   0.659 |   -4.781 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[14][5] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[14][5] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.659
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.124
- Arrival Time                  4.683
= Slack Time                    5.441
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.441 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.475 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.505 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.745 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.839 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.029 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.157 | 0.604 |   1.192 |    6.633 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.946 | 0.687 |   1.879 |    7.320 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.151 | 0.890 |   2.769 |    8.210 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.132 | 0.932 |   3.701 |    9.142 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.098 | 
     | U0_RegFile/\Reg_File_reg[14][5]   | RN ^        | SDFFRX1M   | 1.195 | 0.026 |   4.683 |   10.124 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.441 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.407 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.377 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.137 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.043 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.853 | 
     | U0_RegFile/\Reg_File_reg[14][5]  | CK ^       | SDFFRX1M   | 0.368 | 0.071 |   0.659 |   -4.782 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[14][4] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[14][4] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.659
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.124
- Arrival Time                  4.683
= Slack Time                    5.441
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.441 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.475 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.505 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.745 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.839 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.029 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.157 | 0.604 |   1.192 |    6.633 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.946 | 0.687 |   1.879 |    7.320 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.151 | 0.890 |   2.769 |    8.210 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.132 | 0.932 |   3.701 |    9.142 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.098 | 
     | U0_RegFile/\Reg_File_reg[14][4]   | RN ^        | SDFFRX1M   | 1.195 | 0.026 |   4.683 |   10.124 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.441 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.407 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.377 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.137 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.043 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.853 | 
     | U0_RegFile/\Reg_File_reg[14][4]  | CK ^       | SDFFRX1M   | 0.368 | 0.071 |   0.659 |   -4.782 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[10][2] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[10][2] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.646
- Setup                         0.334
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.112
- Arrival Time                  4.670
= Slack Time                    5.442
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.442 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.475 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.505 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.746 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.840 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.029 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.157 | 0.604 |   1.192 |    6.634 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.946 | 0.687 |   1.879 |    7.321 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.151 | 0.890 |   2.769 |    8.210 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.132 | 0.932 |   3.701 |    9.143 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.099 | 
     | U0_RegFile/\Reg_File_reg[10][2]   | RN ^        | SDFFRX1M   | 1.195 | 0.013 |   4.670 |   10.112 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.442 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.408 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.378 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.137 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.044 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.854 | 
     | U0_RegFile/\Reg_File_reg[10][2]  | CK ^       | SDFFRX1M   | 0.370 | 0.058 |   0.646 |   -4.796 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[8][2] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[8][2] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q     (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.648
- Setup                         0.321
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.127
- Arrival Time                  4.681
= Slack Time                    5.446
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.446 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.480 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.510 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.750 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.844 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.034 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.157 | 0.604 |   1.192 |    6.638 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.946 | 0.687 |   1.879 |    7.325 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.151 | 0.890 |   2.769 |    8.215 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.132 | 0.932 |   3.701 |    9.147 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.103 | 
     | U0_RegFile/\Reg_File_reg[8][2]    | RN ^        | SDFFRQX2M  | 1.195 | 0.023 |   4.681 |   10.127 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.446 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.412 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.382 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.142 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.048 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.858 | 
     | U0_RegFile/\Reg_File_reg[8][2]   | CK ^       | SDFFRQX2M  | 0.369 | 0.060 |   0.648 |   -4.799 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[8][3] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[8][3] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q     (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.648
- Setup                         0.321
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.127
- Arrival Time                  4.681
= Slack Time                    5.446
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.446 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.480 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.510 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.750 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.844 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.034 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.157 | 0.604 |   1.192 |    6.639 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.946 | 0.687 |   1.879 |    7.325 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.151 | 0.890 |   2.769 |    8.215 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.132 | 0.932 |   3.701 |    9.147 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.103 | 
     | U0_RegFile/\Reg_File_reg[8][3]    | RN ^        | SDFFRQX2M  | 1.195 | 0.023 |   4.681 |   10.127 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.446 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.413 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.382 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.142 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.048 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.858 | 
     | U0_RegFile/\Reg_File_reg[8][3]   | CK ^       | SDFFRQX2M  | 0.369 | 0.060 |   0.648 |   -4.799 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[14][3] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[14][3] /RN (^) checked with  leading edge 
of 'REFCLK'
Beginpoint: RST_SYNC_1/\sync_reg_reg[1] /Q      (^) triggered by  leading edge 
of 'REFCLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.657
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.122
- Arrival Time                  4.676
= Slack Time                    5.446
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.446 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.480 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.510 | 
     | U_reference_clock_multiplexer/U1  | A ^ -> Y ^  | MX2X6M     | 0.211 | 0.240 |   0.304 |    5.751 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | INVX20M    | 0.083 | 0.094 |   0.398 |    5.844 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.313 | 0.190 |   0.588 |    6.034 | 
     | RST_SYNC_1/\sync_reg_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.157 | 0.604 |   1.192 |    6.639 | 
     | U_reference_reset_multiplexer/U1  | A ^ -> Y ^  | MX2X8M     | 0.946 | 0.687 |   1.879 |    7.325 | 
     | FE_OFC0_SYNC_REF_RST_M            | A ^ -> Y ^  | CLKBUFX8M  | 1.151 | 0.890 |   2.769 |    8.215 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX8M  | 1.132 | 0.932 |   3.701 |    9.148 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M | A ^ -> Y ^  | CLKBUFX6M  | 1.195 | 0.956 |   4.657 |   10.104 | 
     | U0_RegFile/\Reg_File_reg[14][3]   | RN ^        | SDFFRX1M   | 1.195 | 0.018 |   4.676 |   10.122 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.446 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.413 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.383 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.211 | 0.240 |   0.304 |   -5.142 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.083 | 0.094 |   0.398 |   -5.048 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.313 | 0.190 |   0.588 |   -4.859 | 
     | U0_RegFile/\Reg_File_reg[14][3]  | CK ^       | SDFFRX1M   | 0.368 | 0.069 |   0.657 |   -4.790 | 
     +-------------------------------------------------------------------------------------------------+ 

