

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_1'
================================================================
* Date:           Sun Dec 29 16:52:29 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.633|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1966|  7846|  1966|  7846|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+------+------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |  1964|  7844|        10|          5|          1| 392 ~ 1568 |    yes   |
        +----------+------+------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     10|       -|      -|    -|
|Expression       |        -|      0|       0|    920|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    296|    -|
|Register         |        -|      -|     557|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     10|     557|   1216|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------------------------+---------------------------------------+--------------+
    |                  Instance                 |                 Module                |  Expression  |
    +-------------------------------------------+---------------------------------------+--------------+
    |network_mac_muladd_5ns_7ns_4ns_11_1_1_U70  |network_mac_muladd_5ns_7ns_4ns_11_1_1  | i0 + i1 * i2 |
    |network_mul_mul_16s_16s_30_1_1_U62         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U63         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U64         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U65         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U66         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U67         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U68         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U69         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U71         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    +-------------------------------------------+---------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln42_18_fu_529_p2         |     *    |      0|  0|  26|           4|           6|
    |mul_ln42_fu_451_p2            |     *    |      0|  0|  26|           4|           6|
    |mul_ln4_fu_405_p2             |     *    |      0|  0|  13|           4|           4|
    |mul_ln51_2_fu_792_p2          |     *    |      0|  0|  17|           4|           5|
    |mul_ln51_fu_687_p2            |     *    |      0|  0|  17|           4|           5|
    |tmp12_0_0_mid2_fu_634_p2      |     *    |      0|  0|  33|           6|           7|
    |tmp12_1_0_mid2_fu_648_p2      |     *    |      0|  0|  33|           6|           7|
    |tmp12_2_0_mid2_fu_731_p2      |     *    |      0|  0|  33|           6|           7|
    |add_ln23_fu_696_p2            |     +    |      0|  0|  13|           1|          11|
    |add_ln24_10_fu_712_p2         |     +    |      0|  0|  15|           3|           7|
    |add_ln24_11_fu_772_p2         |     +    |      0|  0|  15|           3|           7|
    |add_ln24_12_fu_782_p2         |     +    |      0|  0|  15|           3|           7|
    |add_ln24_13_fu_872_p2         |     +    |      0|  0|  15|           3|           7|
    |add_ln24_14_fu_882_p2         |     +    |      0|  0|  15|           4|           7|
    |add_ln24_8_fu_620_p2          |     +    |      0|  0|  15|           2|           7|
    |add_ln24_9_fu_702_p2          |     +    |      0|  0|  15|           2|           7|
    |add_ln24_fu_609_p2            |     +    |      0|  0|  15|           1|           7|
    |add_ln27_2_fu_510_p2          |     +    |      0|  0|  15|           6|           6|
    |add_ln27_fu_445_p2            |     +    |      0|  0|  15|           6|           6|
    |add_ln32_2_fu_600_p2          |     +    |      0|  0|  15|           1|           8|
    |add_ln42_12_fu_676_p2         |     +    |      0|  0|  13|          11|          11|
    |add_ln42_13_fu_736_p2         |     +    |      0|  0|  13|           2|           4|
    |add_ln42_14_fu_745_p2         |     +    |      0|  0|  13|          11|          11|
    |add_ln42_15_fu_755_p2         |     +    |      0|  0|  13|          11|          11|
    |add_ln42_16_fu_846_p2         |     +    |      0|  0|  13|          11|          11|
    |add_ln42_17_fu_855_p2         |     +    |      0|  0|  13|          11|          11|
    |add_ln42_18_fu_929_p2         |     +    |      0|  0|  13|          11|          11|
    |add_ln42_19_fu_938_p2         |     +    |      0|  0|  13|          11|          11|
    |add_ln42_20_fu_947_p2         |     +    |      0|  0|  13|          11|          11|
    |add_ln42_fu_656_p2            |     +    |      0|  0|  13|          11|          11|
    |add_ln51_10_fu_999_p2         |     +    |      0|  0|  23|          16|          16|
    |add_ln51_11_fu_1042_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln51_12_fu_1046_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln51_13_fu_1052_p2        |     +    |      0|  0|  23|          16|          16|
    |add_ln51_14_fu_1076_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln51_15_fu_1080_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln51_16_fu_1085_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln51_17_fu_1090_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln51_9_fu_1037_p2         |     +    |      0|  0|  23|          16|          16|
    |out_d_fu_471_p2               |     +    |      0|  0|  13|           1|           4|
    |out_h_fu_562_p2               |     +    |      0|  0|  13|           1|           4|
    |out_w_fu_667_p2               |     +    |      0|  0|  13|           1|           4|
    |tmp12_1_0_mid2_v_v_fu_639_p2  |     +    |      0|  0|  15|           1|           7|
    |tmp12_2_0_mid2_v_v_fu_722_p2  |     +    |      0|  0|  15|           2|           7|
    |tmp13_fu_691_p2               |     +    |      0|  0|  15|           7|           7|
    |tmp13_mid1_fu_808_p2          |     +    |      0|  0|  15|           7|           7|
    |tmp_0_0_fu_460_p2             |     +    |      0|  0|  15|           7|           7|
    |tmp_0_0_mid1_fu_586_p2        |     +    |      0|  0|  15|           7|           7|
    |icmp_ln23_fu_466_p2           |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln32_fu_477_p2           |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln33_2_fu_550_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln33_fu_419_p2           |   icmp   |      0|  0|   9|           4|           1|
    |empty_62_fu_568_p2            |    or    |      0|  0|   2|           1|           1|
    |out_w_0_mid2_fu_574_p3        |  select  |      0|  0|   4|           1|           1|
    |select_ln24_10_fu_534_p3      |  select  |      0|  0|   7|           1|           7|
    |select_ln24_11_fu_796_p3      |  select  |      0|  0|   7|           1|           7|
    |select_ln24_12_fu_542_p3      |  select  |      0|  0|   7|           1|           7|
    |select_ln24_13_fu_802_p3      |  select  |      0|  0|   7|           1|           7|
    |select_ln24_14_fu_555_p3      |  select  |      0|  0|   2|           1|           1|
    |select_ln24_8_fu_516_p3       |  select  |      0|  0|   6|           1|           6|
    |select_ln24_9_fu_892_p3       |  select  |      0|  0|   4|           1|           4|
    |select_ln24_fu_482_p3         |  select  |      0|  0|   4|           1|           1|
    |select_ln32_14_fu_951_p3      |  select  |      0|  0|   8|           1|           1|
    |select_ln32_fu_898_p3         |  select  |      0|  0|   4|           1|           4|
    |tmp12_0_0_mid2_v_v_fu_592_p3  |  select  |      0|  0|   7|           1|           7|
    |tmp14_mid2_v_v_fu_813_p3      |  select  |      0|  0|   7|           1|           7|
    |ap_enable_pp0                 |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 920|         394|         522|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten48_phi_fu_296_p4  |   9|          2|   11|         22|
    |ap_phi_mux_indvar_flatten_phi_fu_320_p4    |   9|          2|    8|         16|
    |ap_phi_mux_out_d_0_phi_fu_308_p4           |   9|          2|    4|          8|
    |ap_phi_mux_out_h_0_phi_fu_331_p4           |   9|          2|    4|          8|
    |ap_phi_mux_out_w_0_phi_fu_342_p4           |   9|          2|    4|          8|
    |indvar_flatten48_reg_292                   |   9|          2|   11|         22|
    |indvar_flatten_reg_316                     |   9|          2|    8|         16|
    |input_r_address0                           |  33|          6|   14|         84|
    |input_r_address1                           |  27|          5|   14|         70|
    |kernel_address0                            |  33|          6|    7|         42|
    |kernel_address1                            |  27|          5|    7|         35|
    |out_d_0_reg_304                            |   9|          2|    4|          8|
    |out_h_0_reg_327                            |   9|          2|    4|          8|
    |out_w_0_reg_338                            |   9|          2|    4|          8|
    |reg_349                                    |   9|          2|   16|         32|
    |reg_358                                    |   9|          2|   16|         32|
    |reg_363                                    |   9|          2|   16|         32|
    |reg_368                                    |   9|          2|   16|         32|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 296|         60|  170|        493|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln23_reg_1364                 |  11|   0|   11|          0|
    |add_ln32_2_reg_1289               |   8|   0|    8|          0|
    |add_ln42_20_reg_1478              |  11|   0|   11|          0|
    |add_ln51_10_reg_1508              |  16|   0|   16|          0|
    |add_ln51_12_reg_1523              |  16|   0|   16|          0|
    |add_ln51_13_reg_1528              |  16|   0|   16|          0|
    |add_ln51_17_reg_1543              |  16|   0|   16|          0|
    |add_ln51_reg_1538                 |  11|   0|   11|          0|
    |ap_CS_fsm                         |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |empty_reg_1192                    |   4|   0|    4|          0|
    |icmp_ln23_reg_1222                |   1|   0|    1|          0|
    |icmp_ln23_reg_1222_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln32_reg_1231                |   1|   0|    1|          0|
    |icmp_ln33_reg_1207                |   1|   0|    1|          0|
    |indvar_flatten48_reg_292          |  11|   0|   11|          0|
    |indvar_flatten_reg_316            |   8|   0|    8|          0|
    |mul_ln4_reg_1197                  |   8|   0|    8|          0|
    |mul_ln51_reg_1354                 |   7|   0|    7|          0|
    |out_d_0_reg_304                   |   4|   0|    4|          0|
    |out_d_reg_1226                    |   4|   0|    4|          0|
    |out_h_0_reg_327                   |   4|   0|    4|          0|
    |out_h_reg_1265                    |   4|   0|    4|          0|
    |out_w_0_mid2_reg_1270             |   4|   0|    4|          0|
    |out_w_0_reg_338                   |   4|   0|    4|          0|
    |out_w_reg_1338                    |   4|   0|    4|          0|
    |reg_349                           |  16|   0|   16|          0|
    |reg_354                           |  16|   0|   16|          0|
    |reg_358                           |  16|   0|   16|          0|
    |reg_363                           |  16|   0|   16|          0|
    |reg_368                           |  16|   0|   16|          0|
    |select_ln24_14_reg_1259           |   1|   0|    1|          0|
    |select_ln24_8_reg_1249            |   6|   0|    6|          0|
    |select_ln24_9_reg_1447            |   4|   0|    4|          0|
    |select_ln24_reg_1239              |   4|   0|    4|          0|
    |select_ln32_14_reg_1483           |   8|   0|    8|          0|
    |select_ln32_reg_1453              |   4|   0|    4|          0|
    |tmp12_0_0_mid2_reg_1314           |  11|   0|   11|          0|
    |tmp12_0_0_mid2_v_v_reg_1282       |   7|   0|    7|          0|
    |tmp12_1_0_mid2_reg_1319           |  11|   0|   11|          0|
    |tmp12_2_0_mid2_reg_1379           |  11|   0|   11|          0|
    |tmp13_reg_1359                    |   7|   0|    7|          0|
    |tmp14_mid2_v_v_reg_1412           |   7|   0|    7|          0|
    |tmp_s_reg_1202                    |   8|   0|   11|          3|
    |trunc_ln51_1_reg_1493             |  16|   0|   16|          0|
    |trunc_ln51_2_reg_1498             |  16|   0|   16|          0|
    |trunc_ln51_3_reg_1513             |  16|   0|   16|          0|
    |trunc_ln51_4_reg_1518             |  16|   0|   16|          0|
    |trunc_ln51_5_reg_1533             |  16|   0|   16|          0|
    |trunc_ln51_8_reg_1463             |  16|   0|   16|          0|
    |trunc_ln51_9_reg_1422             |  16|   0|   16|          0|
    |trunc_ln51_s_reg_1458             |  16|   0|   16|          0|
    |trunc_ln_reg_1417                 |  16|   0|   16|          0|
    |zext_ln24_19_reg_1294             |   6|   0|    7|          1|
    |zext_ln40_reg_1326                |   4|   0|   11|          7|
    |zext_ln40_reg_1326_pp0_iter1_reg  |   4|   0|   11|          7|
    |zext_ln42_13_reg_1343             |   4|   0|   11|          7|
    |zext_ln42_15_reg_1386             |   4|   0|   11|          7|
    |zext_ln42_1_cast14_reg_1174       |   6|   0|   11|          5|
    |zext_ln42_2_cast_mid_reg_1277     |   4|   0|    7|          3|
    |zext_ln42_2_cast_reg_1217         |   4|   0|    7|          3|
    |zext_ln42_reg_1168                |   6|   0|    7|          1|
    |zext_ln51_1_cast_reg_1187         |   5|   0|   11|          6|
    |zext_ln51_2_reg_1212              |   4|   0|    7|          3|
    |zext_ln51_4_reg_1244              |   4|   0|    7|          3|
    |zext_ln51_reg_1181                |   5|   0|    7|          2|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 557|   0|  615|         58|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|input_height       |  in |    6|   ap_none  |      input_height      |    scalar    |
|input_width        |  in |    6|   ap_none  |       input_width      |    scalar    |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|input_r_address1   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce1        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q1         |  in |   16|  ap_memory |         input_r        |     array    |
|output_height      |  in |    5|   ap_none  |      output_height     |    scalar    |
|output_width       |  in |    5|   ap_none  |      output_width      |    scalar    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
|bias_address0      | out |    3|  ap_memory |          bias          |     array    |
|bias_ce0           | out |    1|  ap_memory |          bias          |     array    |
|bias_q0            |  in |   16|  ap_memory |          bias          |     array    |
|kernel_address0    | out |    7|  ap_memory |         kernel         |     array    |
|kernel_ce0         | out |    1|  ap_memory |         kernel         |     array    |
|kernel_q0          |  in |   16|  ap_memory |         kernel         |     array    |
|kernel_address1    | out |    7|  ap_memory |         kernel         |     array    |
|kernel_ce1         | out |    1|  ap_memory |         kernel         |     array    |
|kernel_q1          |  in |   16|  ap_memory |         kernel         |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

