// Seed: 1588981810
module module_0 (
    output wire id_0,
    input supply0 id_1
);
  tri1 id_3 = 1;
  supply0 id_4;
  assign id_4 = 1'b0 - id_1 - 1;
  wire id_5;
  wire id_6;
  assign id_6 = id_6;
  assign id_0 = id_4;
  id_7(
      .id_0(1), .id_1(id_4), .id_2(1), .id_3(id_8), .id_4(0)
  );
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input wand id_2,
    output wor id_3,
    input supply0 id_4,
    output tri id_5,
    output tri1 id_6,
    input supply1 id_7,
    output wire id_8,
    input uwire id_9,
    input wor id_10,
    output tri1 id_11
);
  wire id_13;
  module_0 modCall_1 (
      id_11,
      id_7
  );
  assign modCall_1.type_9 = 0;
endmodule
