// Generated by CIRCT firtool-1.61.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module SystemBus(
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_0_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_0_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_0_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_0_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_0_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_0_mask,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_0_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_1_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_1_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_1_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_1_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_1_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_1_mask,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_1_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_2_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_2_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_2_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_2_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_2_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_2_mask,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_2_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_3_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_3_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_3_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_3_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_3_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_3_mask,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_3_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_4_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_4_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_4_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_4_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_4_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_4_mask,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_4_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_5_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_5_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_5_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_5_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_5_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_5_mask,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_5_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_6_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_6_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_6_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_6_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_6_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_6_mask,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_6_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_7_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_7_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_7_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_7_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_7_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_7_mask,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_7_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_ridx,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_widx,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_safe_ridx_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_safe_widx_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_safe_source_reset_n,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_safe_sink_reset_n,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_0_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_0_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_0_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_1_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_1_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_1_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_2_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_2_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_2_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_3_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_3_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_3_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_4_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_4_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_4_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_5_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_5_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_5_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_6_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_6_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_6_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_7_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_7_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_7_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_ridx,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_widx,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_safe_ridx_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_safe_widx_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_safe_source_reset_n,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_safe_sink_reset_n,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_0_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_0_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_0_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_0_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_0_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_0_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_1_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_1_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_1_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_1_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_1_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_1_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_2_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_2_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_2_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_2_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_2_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_2_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_3_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_3_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_3_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_3_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_3_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_3_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_4_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_4_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_4_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_4_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_4_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_4_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_5_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_5_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_5_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_5_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_5_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_5_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_6_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_6_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_6_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_6_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_6_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_6_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_7_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_7_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_7_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_7_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_7_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_7_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_ridx,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_widx,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_safe_ridx_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_safe_widx_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_safe_source_reset_n,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_safe_sink_reset_n,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_0_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_0_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_0_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_0_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_0_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_0_denied,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_0_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_0_corrupt,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_1_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_1_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_1_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_1_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_1_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_1_denied,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_1_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_1_corrupt,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_2_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_2_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_2_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_2_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_2_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_2_denied,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_2_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_2_corrupt,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_3_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_3_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_3_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_3_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_3_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_3_denied,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_3_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_3_corrupt,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_4_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_4_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_4_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_4_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_4_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_4_denied,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_4_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_4_corrupt,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_5_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_5_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_5_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_5_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_5_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_5_denied,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_5_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_5_corrupt,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_6_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_6_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_6_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_6_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_6_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_6_denied,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_6_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_6_corrupt,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_7_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_7_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_7_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_7_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_7_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_7_denied,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_7_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_7_corrupt,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_ridx,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_widx,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_safe_ridx_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_safe_widx_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_safe_source_reset_n,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_safe_sink_reset_n,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_e_mem_0_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_2_e_mem_1_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_2_e_mem_2_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_2_e_mem_3_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_2_e_mem_4_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_2_e_mem_5_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_2_e_mem_6_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_2_e_mem_7_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_e_ridx,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_2_e_widx,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_2_e_safe_ridx_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_coupler_from_rockettile_tl_master_clock_xing_in_2_e_safe_widx_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_2_e_safe_source_reset_n,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_2_e_safe_sink_reset_n,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_0_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_0_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_0_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_0_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_0_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_0_mask,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_0_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_1_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_1_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_1_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_1_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_1_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_1_mask,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_1_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_2_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_2_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_2_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_2_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_2_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_2_mask,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_2_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_3_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_3_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_3_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_3_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_3_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_3_mask,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_3_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_4_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_4_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_4_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_4_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_4_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_4_mask,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_4_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_5_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_5_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_5_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_5_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_5_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_5_mask,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_5_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_6_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_6_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_6_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_6_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_6_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_6_mask,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_6_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_7_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_7_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_7_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_7_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_7_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_7_mask,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_7_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_ridx,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_widx,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_safe_ridx_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_safe_widx_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_safe_source_reset_n,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_safe_sink_reset_n,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_0_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_0_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_0_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_1_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_1_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_1_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_2_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_2_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_2_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_3_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_3_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_3_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_4_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_4_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_4_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_5_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_5_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_5_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_6_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_6_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_6_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_7_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_7_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_7_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_ridx,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_widx,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_safe_ridx_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_safe_widx_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_safe_source_reset_n,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_safe_sink_reset_n,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_0_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_0_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_0_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_0_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_0_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_0_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_1_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_1_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_1_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_1_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_1_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_1_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_2_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_2_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_2_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_2_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_2_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_2_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_3_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_3_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_3_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_3_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_3_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_3_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_4_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_4_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_4_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_4_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_4_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_4_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_5_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_5_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_5_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_5_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_5_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_5_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_6_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_6_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_6_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_6_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_6_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_6_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_7_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_7_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_7_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_7_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_7_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_7_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_ridx,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_widx,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_safe_ridx_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_safe_widx_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_safe_source_reset_n,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_safe_sink_reset_n,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_0_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_0_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_0_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_0_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_0_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_0_denied,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_0_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_0_corrupt,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_1_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_1_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_1_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_1_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_1_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_1_denied,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_1_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_1_corrupt,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_2_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_2_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_2_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_2_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_2_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_2_denied,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_2_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_2_corrupt,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_3_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_3_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_3_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_3_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_3_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_3_denied,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_3_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_3_corrupt,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_4_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_4_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_4_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_4_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_4_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_4_denied,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_4_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_4_corrupt,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_5_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_5_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_5_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_5_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_5_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_5_denied,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_5_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_5_corrupt,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_6_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_6_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_6_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_6_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_6_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_6_denied,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_6_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_6_corrupt,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_7_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_7_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_7_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_7_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_7_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_7_denied,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_7_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_7_corrupt,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_ridx,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_widx,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_safe_ridx_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_safe_widx_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_safe_source_reset_n,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_safe_sink_reset_n,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_e_mem_0_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_1_e_mem_1_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_1_e_mem_2_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_1_e_mem_3_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_1_e_mem_4_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_1_e_mem_5_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_1_e_mem_6_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_1_e_mem_7_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_e_ridx,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_1_e_widx,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_1_e_safe_ridx_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_coupler_from_rockettile_tl_master_clock_xing_in_1_e_safe_widx_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_1_e_safe_source_reset_n,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_1_e_safe_sink_reset_n,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_0_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_0_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_0_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_0_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_0_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_0_mask,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_0_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_1_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_1_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_1_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_1_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_1_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_1_mask,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_1_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_2_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_2_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_2_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_2_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_2_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_2_mask,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_2_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_3_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_3_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_3_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_3_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_3_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_3_mask,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_3_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_4_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_4_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_4_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_4_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_4_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_4_mask,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_4_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_5_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_5_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_5_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_5_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_5_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_5_mask,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_5_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_6_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_6_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_6_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_6_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_6_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_6_mask,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_6_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_7_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_7_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_7_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_7_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_7_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_7_mask,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_7_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_ridx,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_widx,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_safe_ridx_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_safe_widx_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_safe_source_reset_n,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_safe_sink_reset_n,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_0_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_0_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_0_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_1_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_1_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_1_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_2_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_2_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_2_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_3_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_3_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_3_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_4_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_4_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_4_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_5_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_5_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_5_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_6_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_6_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_6_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_7_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_7_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_7_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_ridx,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_widx,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_safe_ridx_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_safe_widx_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_safe_source_reset_n,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_safe_sink_reset_n,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_0_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_0_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_0_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_0_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_0_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_0_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_1_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_1_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_1_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_1_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_1_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_1_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_2_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_2_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_2_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_2_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_2_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_2_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_3_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_3_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_3_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_3_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_3_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_3_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_4_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_4_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_4_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_4_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_4_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_4_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_5_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_5_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_5_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_5_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_5_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_5_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_6_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_6_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_6_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_6_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_6_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_6_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_7_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_7_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_7_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_7_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_7_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_7_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_ridx,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_widx,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_safe_ridx_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_safe_widx_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_safe_source_reset_n,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_safe_sink_reset_n,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_0_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_0_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_0_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_0_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_0_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_0_denied,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_0_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_0_corrupt,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_1_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_1_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_1_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_1_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_1_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_1_denied,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_1_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_1_corrupt,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_2_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_2_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_2_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_2_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_2_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_2_denied,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_2_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_2_corrupt,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_3_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_3_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_3_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_3_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_3_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_3_denied,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_3_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_3_corrupt,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_4_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_4_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_4_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_4_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_4_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_4_denied,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_4_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_4_corrupt,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_5_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_5_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_5_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_5_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_5_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_5_denied,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_5_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_5_corrupt,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_6_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_6_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_6_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_6_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_6_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_6_denied,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_6_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_6_corrupt,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_7_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_7_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_7_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [5:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_7_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_7_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_7_denied,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_7_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_7_corrupt,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_ridx,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_widx,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_safe_ridx_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_safe_widx_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_safe_source_reset_n,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_safe_sink_reset_n,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_e_mem_0_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_0_e_mem_1_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_0_e_mem_2_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_0_e_mem_3_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_0_e_mem_4_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_0_e_mem_5_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_0_e_mem_6_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_0_e_mem_7_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_e_ridx,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_rockettile_tl_master_clock_xing_in_0_e_widx,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_0_e_safe_ridx_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_coupler_from_rockettile_tl_master_clock_xing_in_0_e_safe_widx_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_rockettile_tl_master_clock_xing_in_0_e_safe_source_reset_n,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_rockettile_tl_master_clock_xing_in_0_e_safe_sink_reset_n,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_coupler_to_bus_named_coh_widget_out_a_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_to_bus_named_coh_widget_out_a_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_to_bus_named_coh_widget_out_a_bits_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_to_bus_named_coh_widget_out_a_bits_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_to_bus_named_coh_widget_out_a_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [8:0]  auto_coupler_to_bus_named_coh_widget_out_a_bits_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_coupler_to_bus_named_coh_widget_out_a_bits_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [7:0]  auto_coupler_to_bus_named_coh_widget_out_a_bits_mask,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_coupler_to_bus_named_coh_widget_out_a_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_to_bus_named_coh_widget_out_a_bits_corrupt,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_to_bus_named_coh_widget_out_b_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_coupler_to_bus_named_coh_widget_out_b_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_coupler_to_bus_named_coh_widget_out_b_bits_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [8:0]  auto_coupler_to_bus_named_coh_widget_out_b_bits_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_to_bus_named_coh_widget_out_b_bits_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_coupler_to_bus_named_coh_widget_out_c_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_to_bus_named_coh_widget_out_c_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_to_bus_named_coh_widget_out_c_bits_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_to_bus_named_coh_widget_out_c_bits_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_to_bus_named_coh_widget_out_c_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [8:0]  auto_coupler_to_bus_named_coh_widget_out_c_bits_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_coupler_to_bus_named_coh_widget_out_c_bits_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_coupler_to_bus_named_coh_widget_out_c_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_to_bus_named_coh_widget_out_c_bits_corrupt,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_to_bus_named_coh_widget_out_d_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_coupler_to_bus_named_coh_widget_out_d_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_to_bus_named_coh_widget_out_d_bits_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_coupler_to_bus_named_coh_widget_out_d_bits_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_to_bus_named_coh_widget_out_d_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [8:0]  auto_coupler_to_bus_named_coh_widget_out_d_bits_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_to_bus_named_coh_widget_out_d_bits_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_coupler_to_bus_named_coh_widget_out_d_bits_denied,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_to_bus_named_coh_widget_out_d_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_coupler_to_bus_named_coh_widget_out_d_bits_corrupt,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_to_bus_named_coh_widget_out_e_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_to_bus_named_coh_widget_out_e_bits_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_bus_named_fbus_bus_xing_in_a_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_coupler_from_bus_named_fbus_bus_xing_in_a_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_from_bus_named_fbus_bus_xing_in_a_bits_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_bus_named_fbus_bus_xing_in_a_bits_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_from_bus_named_fbus_bus_xing_in_a_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_coupler_from_bus_named_fbus_bus_xing_in_a_bits_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_coupler_from_bus_named_fbus_bus_xing_in_a_bits_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_coupler_from_bus_named_fbus_bus_xing_in_a_bits_mask,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_from_bus_named_fbus_bus_xing_in_a_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_coupler_from_bus_named_fbus_bus_xing_in_a_bits_corrupt,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_from_bus_named_fbus_bus_xing_in_d_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_bus_named_fbus_bus_xing_in_d_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [7:0]  auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_denied,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_corrupt,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_coupler_to_bus_named_cbus_bus_xing_out_a_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_to_bus_named_cbus_bus_xing_out_a_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [8:0]  auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [28:0] auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [7:0]  auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_mask,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_corrupt,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_to_bus_named_cbus_bus_xing_out_d_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_coupler_to_bus_named_cbus_bus_xing_out_d_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_to_bus_named_cbus_bus_xing_out_d_bits_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_coupler_to_bus_named_cbus_bus_xing_out_d_bits_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_to_bus_named_cbus_bus_xing_out_d_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [8:0]  auto_coupler_to_bus_named_cbus_bus_xing_out_d_bits_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_coupler_to_bus_named_cbus_bus_xing_out_d_bits_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_to_bus_named_cbus_bus_xing_out_d_bits_denied,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_to_bus_named_cbus_bus_xing_out_d_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_coupler_to_bus_named_cbus_bus_xing_out_d_bits_corrupt,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_sbus_clock_groups_in_member_sbus_1_clock,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_sbus_clock_groups_in_member_sbus_1_reset,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_sbus_clock_groups_in_member_sbus_0_clock,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_sbus_clock_groups_in_member_sbus_0_reset,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_sbus_clock_groups_out_member_coh_0_clock,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_sbus_clock_groups_out_member_coh_0_reset	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
);

  wire        _coupler_from_rockettile_2_auto_tl_out_a_valid;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [2:0]  _coupler_from_rockettile_2_auto_tl_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [2:0]  _coupler_from_rockettile_2_auto_tl_out_a_bits_param;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [3:0]  _coupler_from_rockettile_2_auto_tl_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [5:0]  _coupler_from_rockettile_2_auto_tl_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [31:0] _coupler_from_rockettile_2_auto_tl_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [7:0]  _coupler_from_rockettile_2_auto_tl_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [63:0] _coupler_from_rockettile_2_auto_tl_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _coupler_from_rockettile_2_auto_tl_out_a_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _coupler_from_rockettile_2_auto_tl_out_b_ready;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _coupler_from_rockettile_2_auto_tl_out_c_valid;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [2:0]  _coupler_from_rockettile_2_auto_tl_out_c_bits_opcode;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [2:0]  _coupler_from_rockettile_2_auto_tl_out_c_bits_param;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [3:0]  _coupler_from_rockettile_2_auto_tl_out_c_bits_size;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [5:0]  _coupler_from_rockettile_2_auto_tl_out_c_bits_source;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [31:0] _coupler_from_rockettile_2_auto_tl_out_c_bits_address;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [63:0] _coupler_from_rockettile_2_auto_tl_out_c_bits_data;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _coupler_from_rockettile_2_auto_tl_out_c_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _coupler_from_rockettile_2_auto_tl_out_d_ready;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _coupler_from_rockettile_2_auto_tl_out_e_valid;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [2:0]  _coupler_from_rockettile_2_auto_tl_out_e_bits_sink;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _coupler_from_rockettile_1_auto_tl_out_a_valid;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [2:0]  _coupler_from_rockettile_1_auto_tl_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [2:0]  _coupler_from_rockettile_1_auto_tl_out_a_bits_param;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [3:0]  _coupler_from_rockettile_1_auto_tl_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [5:0]  _coupler_from_rockettile_1_auto_tl_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [31:0] _coupler_from_rockettile_1_auto_tl_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [7:0]  _coupler_from_rockettile_1_auto_tl_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [63:0] _coupler_from_rockettile_1_auto_tl_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _coupler_from_rockettile_1_auto_tl_out_a_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _coupler_from_rockettile_1_auto_tl_out_b_ready;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _coupler_from_rockettile_1_auto_tl_out_c_valid;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [2:0]  _coupler_from_rockettile_1_auto_tl_out_c_bits_opcode;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [2:0]  _coupler_from_rockettile_1_auto_tl_out_c_bits_param;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [3:0]  _coupler_from_rockettile_1_auto_tl_out_c_bits_size;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [5:0]  _coupler_from_rockettile_1_auto_tl_out_c_bits_source;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [31:0] _coupler_from_rockettile_1_auto_tl_out_c_bits_address;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [63:0] _coupler_from_rockettile_1_auto_tl_out_c_bits_data;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _coupler_from_rockettile_1_auto_tl_out_c_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _coupler_from_rockettile_1_auto_tl_out_d_ready;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _coupler_from_rockettile_1_auto_tl_out_e_valid;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [2:0]  _coupler_from_rockettile_1_auto_tl_out_e_bits_sink;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _coupler_from_rockettile_auto_tl_out_a_valid;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [2:0]  _coupler_from_rockettile_auto_tl_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [2:0]  _coupler_from_rockettile_auto_tl_out_a_bits_param;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [3:0]  _coupler_from_rockettile_auto_tl_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [5:0]  _coupler_from_rockettile_auto_tl_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [31:0] _coupler_from_rockettile_auto_tl_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [7:0]  _coupler_from_rockettile_auto_tl_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [63:0] _coupler_from_rockettile_auto_tl_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _coupler_from_rockettile_auto_tl_out_a_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _coupler_from_rockettile_auto_tl_out_b_ready;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _coupler_from_rockettile_auto_tl_out_c_valid;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [2:0]  _coupler_from_rockettile_auto_tl_out_c_bits_opcode;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [2:0]  _coupler_from_rockettile_auto_tl_out_c_bits_param;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [3:0]  _coupler_from_rockettile_auto_tl_out_c_bits_size;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [5:0]  _coupler_from_rockettile_auto_tl_out_c_bits_source;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [31:0] _coupler_from_rockettile_auto_tl_out_c_bits_address;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [63:0] _coupler_from_rockettile_auto_tl_out_c_bits_data;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _coupler_from_rockettile_auto_tl_out_c_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _coupler_from_rockettile_auto_tl_out_d_ready;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _coupler_from_rockettile_auto_tl_out_e_valid;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [2:0]  _coupler_from_rockettile_auto_tl_out_e_bits_sink;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _fixer_auto_in_3_a_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_in_3_b_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [1:0]  _fixer_auto_in_3_b_bits_param;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [5:0]  _fixer_auto_in_3_b_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [31:0] _fixer_auto_in_3_b_bits_address;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_in_3_c_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_in_3_d_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [2:0]  _fixer_auto_in_3_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [1:0]  _fixer_auto_in_3_d_bits_param;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [3:0]  _fixer_auto_in_3_d_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [5:0]  _fixer_auto_in_3_d_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [2:0]  _fixer_auto_in_3_d_bits_sink;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_in_3_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [63:0] _fixer_auto_in_3_d_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_in_3_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_in_3_e_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_in_2_a_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_in_2_b_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [1:0]  _fixer_auto_in_2_b_bits_param;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [5:0]  _fixer_auto_in_2_b_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [31:0] _fixer_auto_in_2_b_bits_address;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_in_2_c_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_in_2_d_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [2:0]  _fixer_auto_in_2_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [1:0]  _fixer_auto_in_2_d_bits_param;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [3:0]  _fixer_auto_in_2_d_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [5:0]  _fixer_auto_in_2_d_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [2:0]  _fixer_auto_in_2_d_bits_sink;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_in_2_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [63:0] _fixer_auto_in_2_d_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_in_2_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_in_2_e_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_in_1_a_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_in_1_b_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [1:0]  _fixer_auto_in_1_b_bits_param;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [5:0]  _fixer_auto_in_1_b_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [31:0] _fixer_auto_in_1_b_bits_address;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_in_1_c_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_in_1_d_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [2:0]  _fixer_auto_in_1_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [1:0]  _fixer_auto_in_1_d_bits_param;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [3:0]  _fixer_auto_in_1_d_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [5:0]  _fixer_auto_in_1_d_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [2:0]  _fixer_auto_in_1_d_bits_sink;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_in_1_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [63:0] _fixer_auto_in_1_d_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_in_1_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_in_1_e_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_out_3_a_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [2:0]  _fixer_auto_out_3_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [2:0]  _fixer_auto_out_3_a_bits_param;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [3:0]  _fixer_auto_out_3_a_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [5:0]  _fixer_auto_out_3_a_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [31:0] _fixer_auto_out_3_a_bits_address;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [7:0]  _fixer_auto_out_3_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [63:0] _fixer_auto_out_3_a_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_out_3_a_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_out_3_b_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_out_3_c_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [2:0]  _fixer_auto_out_3_c_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [2:0]  _fixer_auto_out_3_c_bits_param;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [3:0]  _fixer_auto_out_3_c_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [5:0]  _fixer_auto_out_3_c_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [31:0] _fixer_auto_out_3_c_bits_address;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [63:0] _fixer_auto_out_3_c_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_out_3_c_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_out_3_d_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_out_3_e_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [2:0]  _fixer_auto_out_3_e_bits_sink;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_out_2_a_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [2:0]  _fixer_auto_out_2_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [2:0]  _fixer_auto_out_2_a_bits_param;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [3:0]  _fixer_auto_out_2_a_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [5:0]  _fixer_auto_out_2_a_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [31:0] _fixer_auto_out_2_a_bits_address;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [7:0]  _fixer_auto_out_2_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [63:0] _fixer_auto_out_2_a_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_out_2_a_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_out_2_b_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_out_2_c_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [2:0]  _fixer_auto_out_2_c_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [2:0]  _fixer_auto_out_2_c_bits_param;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [3:0]  _fixer_auto_out_2_c_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [5:0]  _fixer_auto_out_2_c_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [31:0] _fixer_auto_out_2_c_bits_address;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [63:0] _fixer_auto_out_2_c_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_out_2_c_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_out_2_d_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_out_2_e_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [2:0]  _fixer_auto_out_2_e_bits_sink;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_out_1_a_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [2:0]  _fixer_auto_out_1_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [2:0]  _fixer_auto_out_1_a_bits_param;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [3:0]  _fixer_auto_out_1_a_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [5:0]  _fixer_auto_out_1_a_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [31:0] _fixer_auto_out_1_a_bits_address;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [7:0]  _fixer_auto_out_1_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [63:0] _fixer_auto_out_1_a_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_out_1_a_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_out_1_b_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_out_1_c_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [2:0]  _fixer_auto_out_1_c_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [2:0]  _fixer_auto_out_1_c_bits_param;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [3:0]  _fixer_auto_out_1_c_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [5:0]  _fixer_auto_out_1_c_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [31:0] _fixer_auto_out_1_c_bits_address;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [63:0] _fixer_auto_out_1_c_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_out_1_c_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_out_1_d_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_out_1_e_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [2:0]  _fixer_auto_out_1_e_bits_sink;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_out_0_a_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [2:0]  _fixer_auto_out_0_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [2:0]  _fixer_auto_out_0_a_bits_param;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [3:0]  _fixer_auto_out_0_a_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [7:0]  _fixer_auto_out_0_a_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [31:0] _fixer_auto_out_0_a_bits_address;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [7:0]  _fixer_auto_out_0_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [63:0] _fixer_auto_out_0_a_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_out_0_a_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_out_0_d_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _system_bus_xbar_auto_in_3_a_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire        _system_bus_xbar_auto_in_3_b_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire [1:0]  _system_bus_xbar_auto_in_3_b_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire [5:0]  _system_bus_xbar_auto_in_3_b_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire [31:0] _system_bus_xbar_auto_in_3_b_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire        _system_bus_xbar_auto_in_3_c_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire        _system_bus_xbar_auto_in_3_d_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire [2:0]  _system_bus_xbar_auto_in_3_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire [1:0]  _system_bus_xbar_auto_in_3_d_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire [3:0]  _system_bus_xbar_auto_in_3_d_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire [5:0]  _system_bus_xbar_auto_in_3_d_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire [2:0]  _system_bus_xbar_auto_in_3_d_bits_sink;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire        _system_bus_xbar_auto_in_3_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire [63:0] _system_bus_xbar_auto_in_3_d_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire        _system_bus_xbar_auto_in_3_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire        _system_bus_xbar_auto_in_3_e_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire        _system_bus_xbar_auto_in_2_a_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire        _system_bus_xbar_auto_in_2_b_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire [1:0]  _system_bus_xbar_auto_in_2_b_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire [5:0]  _system_bus_xbar_auto_in_2_b_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire [31:0] _system_bus_xbar_auto_in_2_b_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire        _system_bus_xbar_auto_in_2_c_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire        _system_bus_xbar_auto_in_2_d_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire [2:0]  _system_bus_xbar_auto_in_2_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire [1:0]  _system_bus_xbar_auto_in_2_d_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire [3:0]  _system_bus_xbar_auto_in_2_d_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire [5:0]  _system_bus_xbar_auto_in_2_d_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire [2:0]  _system_bus_xbar_auto_in_2_d_bits_sink;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire        _system_bus_xbar_auto_in_2_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire [63:0] _system_bus_xbar_auto_in_2_d_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire        _system_bus_xbar_auto_in_2_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire        _system_bus_xbar_auto_in_2_e_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire        _system_bus_xbar_auto_in_1_a_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire        _system_bus_xbar_auto_in_1_b_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire [1:0]  _system_bus_xbar_auto_in_1_b_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire [5:0]  _system_bus_xbar_auto_in_1_b_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire [31:0] _system_bus_xbar_auto_in_1_b_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire        _system_bus_xbar_auto_in_1_c_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire        _system_bus_xbar_auto_in_1_d_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire [2:0]  _system_bus_xbar_auto_in_1_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire [1:0]  _system_bus_xbar_auto_in_1_d_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire [3:0]  _system_bus_xbar_auto_in_1_d_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire [5:0]  _system_bus_xbar_auto_in_1_d_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire [2:0]  _system_bus_xbar_auto_in_1_d_bits_sink;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire        _system_bus_xbar_auto_in_1_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire [63:0] _system_bus_xbar_auto_in_1_d_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire        _system_bus_xbar_auto_in_1_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire        _system_bus_xbar_auto_in_1_e_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire        _system_bus_xbar_auto_in_0_a_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire        _system_bus_xbar_auto_in_0_d_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire [2:0]  _system_bus_xbar_auto_in_0_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire [1:0]  _system_bus_xbar_auto_in_0_d_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire [3:0]  _system_bus_xbar_auto_in_0_d_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire [7:0]  _system_bus_xbar_auto_in_0_d_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire [2:0]  _system_bus_xbar_auto_in_0_d_bits_sink;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire        _system_bus_xbar_auto_in_0_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire [63:0] _system_bus_xbar_auto_in_0_d_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire        _system_bus_xbar_auto_in_0_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  wire        _fixedClockNode_auto_out_0_clock;	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
  wire        _fixedClockNode_auto_out_0_reset;	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
  FixedClockBroadcast fixedClockNode (	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
    .auto_in_clock    (auto_sbus_clock_groups_in_member_sbus_0_clock),
    .auto_in_reset    (auto_sbus_clock_groups_in_member_sbus_0_reset),
    .auto_out_2_clock (/* unused */),
    .auto_out_1_clock (/* unused */),
    .auto_out_1_reset (/* unused */),
    .auto_out_0_clock (_fixedClockNode_auto_out_0_clock),
    .auto_out_0_reset (_fixedClockNode_auto_out_0_reset)
  );
  TLXbar system_bus_xbar (	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .clock                     (_fixedClockNode_auto_out_0_clock),	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
    .reset                     (_fixedClockNode_auto_out_0_reset),	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
    .auto_in_3_a_ready         (_system_bus_xbar_auto_in_3_a_ready),
    .auto_in_3_a_valid         (_fixer_auto_out_3_a_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_3_a_bits_opcode   (_fixer_auto_out_3_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_3_a_bits_param    (_fixer_auto_out_3_a_bits_param),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_3_a_bits_size     (_fixer_auto_out_3_a_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_3_a_bits_source   (_fixer_auto_out_3_a_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_3_a_bits_address  (_fixer_auto_out_3_a_bits_address),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_3_a_bits_mask     (_fixer_auto_out_3_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_3_a_bits_data     (_fixer_auto_out_3_a_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_3_a_bits_corrupt  (_fixer_auto_out_3_a_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_3_b_ready         (_fixer_auto_out_3_b_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_3_b_valid         (_system_bus_xbar_auto_in_3_b_valid),
    .auto_in_3_b_bits_param    (_system_bus_xbar_auto_in_3_b_bits_param),
    .auto_in_3_b_bits_source   (_system_bus_xbar_auto_in_3_b_bits_source),
    .auto_in_3_b_bits_address  (_system_bus_xbar_auto_in_3_b_bits_address),
    .auto_in_3_c_ready         (_system_bus_xbar_auto_in_3_c_ready),
    .auto_in_3_c_valid         (_fixer_auto_out_3_c_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_3_c_bits_opcode   (_fixer_auto_out_3_c_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_3_c_bits_param    (_fixer_auto_out_3_c_bits_param),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_3_c_bits_size     (_fixer_auto_out_3_c_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_3_c_bits_source   (_fixer_auto_out_3_c_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_3_c_bits_address  (_fixer_auto_out_3_c_bits_address),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_3_c_bits_data     (_fixer_auto_out_3_c_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_3_c_bits_corrupt  (_fixer_auto_out_3_c_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_3_d_ready         (_fixer_auto_out_3_d_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_3_d_valid         (_system_bus_xbar_auto_in_3_d_valid),
    .auto_in_3_d_bits_opcode   (_system_bus_xbar_auto_in_3_d_bits_opcode),
    .auto_in_3_d_bits_param    (_system_bus_xbar_auto_in_3_d_bits_param),
    .auto_in_3_d_bits_size     (_system_bus_xbar_auto_in_3_d_bits_size),
    .auto_in_3_d_bits_source   (_system_bus_xbar_auto_in_3_d_bits_source),
    .auto_in_3_d_bits_sink     (_system_bus_xbar_auto_in_3_d_bits_sink),
    .auto_in_3_d_bits_denied   (_system_bus_xbar_auto_in_3_d_bits_denied),
    .auto_in_3_d_bits_data     (_system_bus_xbar_auto_in_3_d_bits_data),
    .auto_in_3_d_bits_corrupt  (_system_bus_xbar_auto_in_3_d_bits_corrupt),
    .auto_in_3_e_ready         (_system_bus_xbar_auto_in_3_e_ready),
    .auto_in_3_e_valid         (_fixer_auto_out_3_e_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_3_e_bits_sink     (_fixer_auto_out_3_e_bits_sink),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_2_a_ready         (_system_bus_xbar_auto_in_2_a_ready),
    .auto_in_2_a_valid         (_fixer_auto_out_2_a_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_2_a_bits_opcode   (_fixer_auto_out_2_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_2_a_bits_param    (_fixer_auto_out_2_a_bits_param),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_2_a_bits_size     (_fixer_auto_out_2_a_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_2_a_bits_source   (_fixer_auto_out_2_a_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_2_a_bits_address  (_fixer_auto_out_2_a_bits_address),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_2_a_bits_mask     (_fixer_auto_out_2_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_2_a_bits_data     (_fixer_auto_out_2_a_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_2_a_bits_corrupt  (_fixer_auto_out_2_a_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_2_b_ready         (_fixer_auto_out_2_b_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_2_b_valid         (_system_bus_xbar_auto_in_2_b_valid),
    .auto_in_2_b_bits_param    (_system_bus_xbar_auto_in_2_b_bits_param),
    .auto_in_2_b_bits_source   (_system_bus_xbar_auto_in_2_b_bits_source),
    .auto_in_2_b_bits_address  (_system_bus_xbar_auto_in_2_b_bits_address),
    .auto_in_2_c_ready         (_system_bus_xbar_auto_in_2_c_ready),
    .auto_in_2_c_valid         (_fixer_auto_out_2_c_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_2_c_bits_opcode   (_fixer_auto_out_2_c_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_2_c_bits_param    (_fixer_auto_out_2_c_bits_param),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_2_c_bits_size     (_fixer_auto_out_2_c_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_2_c_bits_source   (_fixer_auto_out_2_c_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_2_c_bits_address  (_fixer_auto_out_2_c_bits_address),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_2_c_bits_data     (_fixer_auto_out_2_c_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_2_c_bits_corrupt  (_fixer_auto_out_2_c_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_2_d_ready         (_fixer_auto_out_2_d_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_2_d_valid         (_system_bus_xbar_auto_in_2_d_valid),
    .auto_in_2_d_bits_opcode   (_system_bus_xbar_auto_in_2_d_bits_opcode),
    .auto_in_2_d_bits_param    (_system_bus_xbar_auto_in_2_d_bits_param),
    .auto_in_2_d_bits_size     (_system_bus_xbar_auto_in_2_d_bits_size),
    .auto_in_2_d_bits_source   (_system_bus_xbar_auto_in_2_d_bits_source),
    .auto_in_2_d_bits_sink     (_system_bus_xbar_auto_in_2_d_bits_sink),
    .auto_in_2_d_bits_denied   (_system_bus_xbar_auto_in_2_d_bits_denied),
    .auto_in_2_d_bits_data     (_system_bus_xbar_auto_in_2_d_bits_data),
    .auto_in_2_d_bits_corrupt  (_system_bus_xbar_auto_in_2_d_bits_corrupt),
    .auto_in_2_e_ready         (_system_bus_xbar_auto_in_2_e_ready),
    .auto_in_2_e_valid         (_fixer_auto_out_2_e_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_2_e_bits_sink     (_fixer_auto_out_2_e_bits_sink),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_1_a_ready         (_system_bus_xbar_auto_in_1_a_ready),
    .auto_in_1_a_valid         (_fixer_auto_out_1_a_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_1_a_bits_opcode   (_fixer_auto_out_1_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_1_a_bits_param    (_fixer_auto_out_1_a_bits_param),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_1_a_bits_size     (_fixer_auto_out_1_a_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_1_a_bits_source   (_fixer_auto_out_1_a_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_1_a_bits_address  (_fixer_auto_out_1_a_bits_address),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_1_a_bits_mask     (_fixer_auto_out_1_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_1_a_bits_data     (_fixer_auto_out_1_a_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_1_a_bits_corrupt  (_fixer_auto_out_1_a_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_1_b_ready         (_fixer_auto_out_1_b_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_1_b_valid         (_system_bus_xbar_auto_in_1_b_valid),
    .auto_in_1_b_bits_param    (_system_bus_xbar_auto_in_1_b_bits_param),
    .auto_in_1_b_bits_source   (_system_bus_xbar_auto_in_1_b_bits_source),
    .auto_in_1_b_bits_address  (_system_bus_xbar_auto_in_1_b_bits_address),
    .auto_in_1_c_ready         (_system_bus_xbar_auto_in_1_c_ready),
    .auto_in_1_c_valid         (_fixer_auto_out_1_c_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_1_c_bits_opcode   (_fixer_auto_out_1_c_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_1_c_bits_param    (_fixer_auto_out_1_c_bits_param),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_1_c_bits_size     (_fixer_auto_out_1_c_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_1_c_bits_source   (_fixer_auto_out_1_c_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_1_c_bits_address  (_fixer_auto_out_1_c_bits_address),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_1_c_bits_data     (_fixer_auto_out_1_c_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_1_c_bits_corrupt  (_fixer_auto_out_1_c_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_1_d_ready         (_fixer_auto_out_1_d_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_1_d_valid         (_system_bus_xbar_auto_in_1_d_valid),
    .auto_in_1_d_bits_opcode   (_system_bus_xbar_auto_in_1_d_bits_opcode),
    .auto_in_1_d_bits_param    (_system_bus_xbar_auto_in_1_d_bits_param),
    .auto_in_1_d_bits_size     (_system_bus_xbar_auto_in_1_d_bits_size),
    .auto_in_1_d_bits_source   (_system_bus_xbar_auto_in_1_d_bits_source),
    .auto_in_1_d_bits_sink     (_system_bus_xbar_auto_in_1_d_bits_sink),
    .auto_in_1_d_bits_denied   (_system_bus_xbar_auto_in_1_d_bits_denied),
    .auto_in_1_d_bits_data     (_system_bus_xbar_auto_in_1_d_bits_data),
    .auto_in_1_d_bits_corrupt  (_system_bus_xbar_auto_in_1_d_bits_corrupt),
    .auto_in_1_e_ready         (_system_bus_xbar_auto_in_1_e_ready),
    .auto_in_1_e_valid         (_fixer_auto_out_1_e_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_1_e_bits_sink     (_fixer_auto_out_1_e_bits_sink),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_0_a_ready         (_system_bus_xbar_auto_in_0_a_ready),
    .auto_in_0_a_valid         (_fixer_auto_out_0_a_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_0_a_bits_opcode   (_fixer_auto_out_0_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_0_a_bits_param    (_fixer_auto_out_0_a_bits_param),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_0_a_bits_size     (_fixer_auto_out_0_a_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_0_a_bits_source   (_fixer_auto_out_0_a_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_0_a_bits_address  (_fixer_auto_out_0_a_bits_address),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_0_a_bits_mask     (_fixer_auto_out_0_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_0_a_bits_data     (_fixer_auto_out_0_a_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_0_a_bits_corrupt  (_fixer_auto_out_0_a_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_0_d_ready         (_fixer_auto_out_0_d_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_0_d_valid         (_system_bus_xbar_auto_in_0_d_valid),
    .auto_in_0_d_bits_opcode   (_system_bus_xbar_auto_in_0_d_bits_opcode),
    .auto_in_0_d_bits_param    (_system_bus_xbar_auto_in_0_d_bits_param),
    .auto_in_0_d_bits_size     (_system_bus_xbar_auto_in_0_d_bits_size),
    .auto_in_0_d_bits_source   (_system_bus_xbar_auto_in_0_d_bits_source),
    .auto_in_0_d_bits_sink     (_system_bus_xbar_auto_in_0_d_bits_sink),
    .auto_in_0_d_bits_denied   (_system_bus_xbar_auto_in_0_d_bits_denied),
    .auto_in_0_d_bits_data     (_system_bus_xbar_auto_in_0_d_bits_data),
    .auto_in_0_d_bits_corrupt  (_system_bus_xbar_auto_in_0_d_bits_corrupt),
    .auto_out_1_a_ready        (auto_coupler_to_bus_named_coh_widget_out_a_ready),
    .auto_out_1_a_valid        (auto_coupler_to_bus_named_coh_widget_out_a_valid),
    .auto_out_1_a_bits_opcode  (auto_coupler_to_bus_named_coh_widget_out_a_bits_opcode),
    .auto_out_1_a_bits_param   (auto_coupler_to_bus_named_coh_widget_out_a_bits_param),
    .auto_out_1_a_bits_size    (auto_coupler_to_bus_named_coh_widget_out_a_bits_size),
    .auto_out_1_a_bits_source  (auto_coupler_to_bus_named_coh_widget_out_a_bits_source),
    .auto_out_1_a_bits_address (auto_coupler_to_bus_named_coh_widget_out_a_bits_address),
    .auto_out_1_a_bits_mask    (auto_coupler_to_bus_named_coh_widget_out_a_bits_mask),
    .auto_out_1_a_bits_data    (auto_coupler_to_bus_named_coh_widget_out_a_bits_data),
    .auto_out_1_a_bits_corrupt (auto_coupler_to_bus_named_coh_widget_out_a_bits_corrupt),
    .auto_out_1_b_ready        (auto_coupler_to_bus_named_coh_widget_out_b_ready),
    .auto_out_1_b_valid        (auto_coupler_to_bus_named_coh_widget_out_b_valid),
    .auto_out_1_b_bits_param   (auto_coupler_to_bus_named_coh_widget_out_b_bits_param),
    .auto_out_1_b_bits_source  (auto_coupler_to_bus_named_coh_widget_out_b_bits_source),
    .auto_out_1_b_bits_address (auto_coupler_to_bus_named_coh_widget_out_b_bits_address),
    .auto_out_1_c_ready        (auto_coupler_to_bus_named_coh_widget_out_c_ready),
    .auto_out_1_c_valid        (auto_coupler_to_bus_named_coh_widget_out_c_valid),
    .auto_out_1_c_bits_opcode  (auto_coupler_to_bus_named_coh_widget_out_c_bits_opcode),
    .auto_out_1_c_bits_param   (auto_coupler_to_bus_named_coh_widget_out_c_bits_param),
    .auto_out_1_c_bits_size    (auto_coupler_to_bus_named_coh_widget_out_c_bits_size),
    .auto_out_1_c_bits_source  (auto_coupler_to_bus_named_coh_widget_out_c_bits_source),
    .auto_out_1_c_bits_address (auto_coupler_to_bus_named_coh_widget_out_c_bits_address),
    .auto_out_1_c_bits_data    (auto_coupler_to_bus_named_coh_widget_out_c_bits_data),
    .auto_out_1_c_bits_corrupt (auto_coupler_to_bus_named_coh_widget_out_c_bits_corrupt),
    .auto_out_1_d_ready        (auto_coupler_to_bus_named_coh_widget_out_d_ready),
    .auto_out_1_d_valid        (auto_coupler_to_bus_named_coh_widget_out_d_valid),
    .auto_out_1_d_bits_opcode  (auto_coupler_to_bus_named_coh_widget_out_d_bits_opcode),
    .auto_out_1_d_bits_param   (auto_coupler_to_bus_named_coh_widget_out_d_bits_param),
    .auto_out_1_d_bits_size    (auto_coupler_to_bus_named_coh_widget_out_d_bits_size),
    .auto_out_1_d_bits_source  (auto_coupler_to_bus_named_coh_widget_out_d_bits_source),
    .auto_out_1_d_bits_sink    (auto_coupler_to_bus_named_coh_widget_out_d_bits_sink),
    .auto_out_1_d_bits_denied  (auto_coupler_to_bus_named_coh_widget_out_d_bits_denied),
    .auto_out_1_d_bits_data    (auto_coupler_to_bus_named_coh_widget_out_d_bits_data),
    .auto_out_1_d_bits_corrupt (auto_coupler_to_bus_named_coh_widget_out_d_bits_corrupt),
    .auto_out_1_e_valid        (auto_coupler_to_bus_named_coh_widget_out_e_valid),
    .auto_out_1_e_bits_sink    (auto_coupler_to_bus_named_coh_widget_out_e_bits_sink),
    .auto_out_0_a_ready        (auto_coupler_to_bus_named_cbus_bus_xing_out_a_ready),
    .auto_out_0_a_valid        (auto_coupler_to_bus_named_cbus_bus_xing_out_a_valid),
    .auto_out_0_a_bits_opcode  (auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_opcode),
    .auto_out_0_a_bits_param   (auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_param),
    .auto_out_0_a_bits_size    (auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_size),
    .auto_out_0_a_bits_source  (auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_source),
    .auto_out_0_a_bits_address (auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_address),
    .auto_out_0_a_bits_mask    (auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_mask),
    .auto_out_0_a_bits_data    (auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_data),
    .auto_out_0_a_bits_corrupt (auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_corrupt),
    .auto_out_0_d_ready        (auto_coupler_to_bus_named_cbus_bus_xing_out_d_ready),
    .auto_out_0_d_valid        (auto_coupler_to_bus_named_cbus_bus_xing_out_d_valid),
    .auto_out_0_d_bits_opcode  (auto_coupler_to_bus_named_cbus_bus_xing_out_d_bits_opcode),
    .auto_out_0_d_bits_param   (auto_coupler_to_bus_named_cbus_bus_xing_out_d_bits_param),
    .auto_out_0_d_bits_size    (auto_coupler_to_bus_named_cbus_bus_xing_out_d_bits_size),
    .auto_out_0_d_bits_source  (auto_coupler_to_bus_named_cbus_bus_xing_out_d_bits_source),
    .auto_out_0_d_bits_sink    (auto_coupler_to_bus_named_cbus_bus_xing_out_d_bits_sink),
    .auto_out_0_d_bits_denied  (auto_coupler_to_bus_named_cbus_bus_xing_out_d_bits_denied),
    .auto_out_0_d_bits_data    (auto_coupler_to_bus_named_cbus_bus_xing_out_d_bits_data),
    .auto_out_0_d_bits_corrupt (auto_coupler_to_bus_named_cbus_bus_xing_out_d_bits_corrupt)
  );
  TLFIFOFixer fixer (	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .clock                     (_fixedClockNode_auto_out_0_clock),	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
    .reset                     (_fixedClockNode_auto_out_0_reset),	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
    .auto_in_3_a_ready         (_fixer_auto_in_3_a_ready),
    .auto_in_3_a_valid         (_coupler_from_rockettile_2_auto_tl_out_a_valid),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_3_a_bits_opcode   (_coupler_from_rockettile_2_auto_tl_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_3_a_bits_param    (_coupler_from_rockettile_2_auto_tl_out_a_bits_param),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_3_a_bits_size     (_coupler_from_rockettile_2_auto_tl_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_3_a_bits_source   (_coupler_from_rockettile_2_auto_tl_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_3_a_bits_address  (_coupler_from_rockettile_2_auto_tl_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_3_a_bits_mask     (_coupler_from_rockettile_2_auto_tl_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_3_a_bits_data     (_coupler_from_rockettile_2_auto_tl_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_3_a_bits_corrupt  (_coupler_from_rockettile_2_auto_tl_out_a_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_3_b_ready         (_coupler_from_rockettile_2_auto_tl_out_b_ready),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_3_b_valid         (_fixer_auto_in_3_b_valid),
    .auto_in_3_b_bits_param    (_fixer_auto_in_3_b_bits_param),
    .auto_in_3_b_bits_source   (_fixer_auto_in_3_b_bits_source),
    .auto_in_3_b_bits_address  (_fixer_auto_in_3_b_bits_address),
    .auto_in_3_c_ready         (_fixer_auto_in_3_c_ready),
    .auto_in_3_c_valid         (_coupler_from_rockettile_2_auto_tl_out_c_valid),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_3_c_bits_opcode   (_coupler_from_rockettile_2_auto_tl_out_c_bits_opcode),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_3_c_bits_param    (_coupler_from_rockettile_2_auto_tl_out_c_bits_param),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_3_c_bits_size     (_coupler_from_rockettile_2_auto_tl_out_c_bits_size),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_3_c_bits_source   (_coupler_from_rockettile_2_auto_tl_out_c_bits_source),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_3_c_bits_address  (_coupler_from_rockettile_2_auto_tl_out_c_bits_address),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_3_c_bits_data     (_coupler_from_rockettile_2_auto_tl_out_c_bits_data),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_3_c_bits_corrupt  (_coupler_from_rockettile_2_auto_tl_out_c_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_3_d_ready         (_coupler_from_rockettile_2_auto_tl_out_d_ready),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_3_d_valid         (_fixer_auto_in_3_d_valid),
    .auto_in_3_d_bits_opcode   (_fixer_auto_in_3_d_bits_opcode),
    .auto_in_3_d_bits_param    (_fixer_auto_in_3_d_bits_param),
    .auto_in_3_d_bits_size     (_fixer_auto_in_3_d_bits_size),
    .auto_in_3_d_bits_source   (_fixer_auto_in_3_d_bits_source),
    .auto_in_3_d_bits_sink     (_fixer_auto_in_3_d_bits_sink),
    .auto_in_3_d_bits_denied   (_fixer_auto_in_3_d_bits_denied),
    .auto_in_3_d_bits_data     (_fixer_auto_in_3_d_bits_data),
    .auto_in_3_d_bits_corrupt  (_fixer_auto_in_3_d_bits_corrupt),
    .auto_in_3_e_ready         (_fixer_auto_in_3_e_ready),
    .auto_in_3_e_valid         (_coupler_from_rockettile_2_auto_tl_out_e_valid),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_3_e_bits_sink     (_coupler_from_rockettile_2_auto_tl_out_e_bits_sink),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_2_a_ready         (_fixer_auto_in_2_a_ready),
    .auto_in_2_a_valid         (_coupler_from_rockettile_1_auto_tl_out_a_valid),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_2_a_bits_opcode   (_coupler_from_rockettile_1_auto_tl_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_2_a_bits_param    (_coupler_from_rockettile_1_auto_tl_out_a_bits_param),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_2_a_bits_size     (_coupler_from_rockettile_1_auto_tl_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_2_a_bits_source   (_coupler_from_rockettile_1_auto_tl_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_2_a_bits_address  (_coupler_from_rockettile_1_auto_tl_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_2_a_bits_mask     (_coupler_from_rockettile_1_auto_tl_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_2_a_bits_data     (_coupler_from_rockettile_1_auto_tl_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_2_a_bits_corrupt  (_coupler_from_rockettile_1_auto_tl_out_a_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_2_b_ready         (_coupler_from_rockettile_1_auto_tl_out_b_ready),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_2_b_valid         (_fixer_auto_in_2_b_valid),
    .auto_in_2_b_bits_param    (_fixer_auto_in_2_b_bits_param),
    .auto_in_2_b_bits_source   (_fixer_auto_in_2_b_bits_source),
    .auto_in_2_b_bits_address  (_fixer_auto_in_2_b_bits_address),
    .auto_in_2_c_ready         (_fixer_auto_in_2_c_ready),
    .auto_in_2_c_valid         (_coupler_from_rockettile_1_auto_tl_out_c_valid),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_2_c_bits_opcode   (_coupler_from_rockettile_1_auto_tl_out_c_bits_opcode),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_2_c_bits_param    (_coupler_from_rockettile_1_auto_tl_out_c_bits_param),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_2_c_bits_size     (_coupler_from_rockettile_1_auto_tl_out_c_bits_size),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_2_c_bits_source   (_coupler_from_rockettile_1_auto_tl_out_c_bits_source),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_2_c_bits_address  (_coupler_from_rockettile_1_auto_tl_out_c_bits_address),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_2_c_bits_data     (_coupler_from_rockettile_1_auto_tl_out_c_bits_data),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_2_c_bits_corrupt  (_coupler_from_rockettile_1_auto_tl_out_c_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_2_d_ready         (_coupler_from_rockettile_1_auto_tl_out_d_ready),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_2_d_valid         (_fixer_auto_in_2_d_valid),
    .auto_in_2_d_bits_opcode   (_fixer_auto_in_2_d_bits_opcode),
    .auto_in_2_d_bits_param    (_fixer_auto_in_2_d_bits_param),
    .auto_in_2_d_bits_size     (_fixer_auto_in_2_d_bits_size),
    .auto_in_2_d_bits_source   (_fixer_auto_in_2_d_bits_source),
    .auto_in_2_d_bits_sink     (_fixer_auto_in_2_d_bits_sink),
    .auto_in_2_d_bits_denied   (_fixer_auto_in_2_d_bits_denied),
    .auto_in_2_d_bits_data     (_fixer_auto_in_2_d_bits_data),
    .auto_in_2_d_bits_corrupt  (_fixer_auto_in_2_d_bits_corrupt),
    .auto_in_2_e_ready         (_fixer_auto_in_2_e_ready),
    .auto_in_2_e_valid         (_coupler_from_rockettile_1_auto_tl_out_e_valid),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_2_e_bits_sink     (_coupler_from_rockettile_1_auto_tl_out_e_bits_sink),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_1_a_ready         (_fixer_auto_in_1_a_ready),
    .auto_in_1_a_valid         (_coupler_from_rockettile_auto_tl_out_a_valid),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_1_a_bits_opcode   (_coupler_from_rockettile_auto_tl_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_1_a_bits_param    (_coupler_from_rockettile_auto_tl_out_a_bits_param),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_1_a_bits_size     (_coupler_from_rockettile_auto_tl_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_1_a_bits_source   (_coupler_from_rockettile_auto_tl_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_1_a_bits_address  (_coupler_from_rockettile_auto_tl_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_1_a_bits_mask     (_coupler_from_rockettile_auto_tl_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_1_a_bits_data     (_coupler_from_rockettile_auto_tl_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_1_a_bits_corrupt  (_coupler_from_rockettile_auto_tl_out_a_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_1_b_ready         (_coupler_from_rockettile_auto_tl_out_b_ready),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_1_b_valid         (_fixer_auto_in_1_b_valid),
    .auto_in_1_b_bits_param    (_fixer_auto_in_1_b_bits_param),
    .auto_in_1_b_bits_source   (_fixer_auto_in_1_b_bits_source),
    .auto_in_1_b_bits_address  (_fixer_auto_in_1_b_bits_address),
    .auto_in_1_c_ready         (_fixer_auto_in_1_c_ready),
    .auto_in_1_c_valid         (_coupler_from_rockettile_auto_tl_out_c_valid),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_1_c_bits_opcode   (_coupler_from_rockettile_auto_tl_out_c_bits_opcode),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_1_c_bits_param    (_coupler_from_rockettile_auto_tl_out_c_bits_param),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_1_c_bits_size     (_coupler_from_rockettile_auto_tl_out_c_bits_size),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_1_c_bits_source   (_coupler_from_rockettile_auto_tl_out_c_bits_source),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_1_c_bits_address  (_coupler_from_rockettile_auto_tl_out_c_bits_address),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_1_c_bits_data     (_coupler_from_rockettile_auto_tl_out_c_bits_data),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_1_c_bits_corrupt  (_coupler_from_rockettile_auto_tl_out_c_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_1_d_ready         (_coupler_from_rockettile_auto_tl_out_d_ready),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_1_d_valid         (_fixer_auto_in_1_d_valid),
    .auto_in_1_d_bits_opcode   (_fixer_auto_in_1_d_bits_opcode),
    .auto_in_1_d_bits_param    (_fixer_auto_in_1_d_bits_param),
    .auto_in_1_d_bits_size     (_fixer_auto_in_1_d_bits_size),
    .auto_in_1_d_bits_source   (_fixer_auto_in_1_d_bits_source),
    .auto_in_1_d_bits_sink     (_fixer_auto_in_1_d_bits_sink),
    .auto_in_1_d_bits_denied   (_fixer_auto_in_1_d_bits_denied),
    .auto_in_1_d_bits_data     (_fixer_auto_in_1_d_bits_data),
    .auto_in_1_d_bits_corrupt  (_fixer_auto_in_1_d_bits_corrupt),
    .auto_in_1_e_ready         (_fixer_auto_in_1_e_ready),
    .auto_in_1_e_valid         (_coupler_from_rockettile_auto_tl_out_e_valid),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_1_e_bits_sink     (_coupler_from_rockettile_auto_tl_out_e_bits_sink),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_0_a_ready         (auto_coupler_from_bus_named_fbus_bus_xing_in_a_ready),
    .auto_in_0_a_valid         (auto_coupler_from_bus_named_fbus_bus_xing_in_a_valid),
    .auto_in_0_a_bits_opcode   (auto_coupler_from_bus_named_fbus_bus_xing_in_a_bits_opcode),
    .auto_in_0_a_bits_param    (auto_coupler_from_bus_named_fbus_bus_xing_in_a_bits_param),
    .auto_in_0_a_bits_size     (auto_coupler_from_bus_named_fbus_bus_xing_in_a_bits_size),
    .auto_in_0_a_bits_source   (auto_coupler_from_bus_named_fbus_bus_xing_in_a_bits_source),
    .auto_in_0_a_bits_address  (auto_coupler_from_bus_named_fbus_bus_xing_in_a_bits_address),
    .auto_in_0_a_bits_mask     (auto_coupler_from_bus_named_fbus_bus_xing_in_a_bits_mask),
    .auto_in_0_a_bits_data     (auto_coupler_from_bus_named_fbus_bus_xing_in_a_bits_data),
    .auto_in_0_a_bits_corrupt  (auto_coupler_from_bus_named_fbus_bus_xing_in_a_bits_corrupt),
    .auto_in_0_d_ready         (auto_coupler_from_bus_named_fbus_bus_xing_in_d_ready),
    .auto_in_0_d_valid         (auto_coupler_from_bus_named_fbus_bus_xing_in_d_valid),
    .auto_in_0_d_bits_opcode   (auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_opcode),
    .auto_in_0_d_bits_param    (auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_param),
    .auto_in_0_d_bits_size     (auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_size),
    .auto_in_0_d_bits_source   (auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_source),
    .auto_in_0_d_bits_sink     (auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_sink),
    .auto_in_0_d_bits_denied   (auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_denied),
    .auto_in_0_d_bits_data     (auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_data),
    .auto_in_0_d_bits_corrupt  (auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_corrupt),
    .auto_out_3_a_ready        (_system_bus_xbar_auto_in_3_a_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_3_a_valid        (_fixer_auto_out_3_a_valid),
    .auto_out_3_a_bits_opcode  (_fixer_auto_out_3_a_bits_opcode),
    .auto_out_3_a_bits_param   (_fixer_auto_out_3_a_bits_param),
    .auto_out_3_a_bits_size    (_fixer_auto_out_3_a_bits_size),
    .auto_out_3_a_bits_source  (_fixer_auto_out_3_a_bits_source),
    .auto_out_3_a_bits_address (_fixer_auto_out_3_a_bits_address),
    .auto_out_3_a_bits_mask    (_fixer_auto_out_3_a_bits_mask),
    .auto_out_3_a_bits_data    (_fixer_auto_out_3_a_bits_data),
    .auto_out_3_a_bits_corrupt (_fixer_auto_out_3_a_bits_corrupt),
    .auto_out_3_b_ready        (_fixer_auto_out_3_b_ready),
    .auto_out_3_b_valid        (_system_bus_xbar_auto_in_3_b_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_3_b_bits_param   (_system_bus_xbar_auto_in_3_b_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_3_b_bits_source  (_system_bus_xbar_auto_in_3_b_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_3_b_bits_address (_system_bus_xbar_auto_in_3_b_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_3_c_ready        (_system_bus_xbar_auto_in_3_c_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_3_c_valid        (_fixer_auto_out_3_c_valid),
    .auto_out_3_c_bits_opcode  (_fixer_auto_out_3_c_bits_opcode),
    .auto_out_3_c_bits_param   (_fixer_auto_out_3_c_bits_param),
    .auto_out_3_c_bits_size    (_fixer_auto_out_3_c_bits_size),
    .auto_out_3_c_bits_source  (_fixer_auto_out_3_c_bits_source),
    .auto_out_3_c_bits_address (_fixer_auto_out_3_c_bits_address),
    .auto_out_3_c_bits_data    (_fixer_auto_out_3_c_bits_data),
    .auto_out_3_c_bits_corrupt (_fixer_auto_out_3_c_bits_corrupt),
    .auto_out_3_d_ready        (_fixer_auto_out_3_d_ready),
    .auto_out_3_d_valid        (_system_bus_xbar_auto_in_3_d_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_3_d_bits_opcode  (_system_bus_xbar_auto_in_3_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_3_d_bits_param   (_system_bus_xbar_auto_in_3_d_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_3_d_bits_size    (_system_bus_xbar_auto_in_3_d_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_3_d_bits_source  (_system_bus_xbar_auto_in_3_d_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_3_d_bits_sink    (_system_bus_xbar_auto_in_3_d_bits_sink),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_3_d_bits_denied  (_system_bus_xbar_auto_in_3_d_bits_denied),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_3_d_bits_data    (_system_bus_xbar_auto_in_3_d_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_3_d_bits_corrupt (_system_bus_xbar_auto_in_3_d_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_3_e_ready        (_system_bus_xbar_auto_in_3_e_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_3_e_valid        (_fixer_auto_out_3_e_valid),
    .auto_out_3_e_bits_sink    (_fixer_auto_out_3_e_bits_sink),
    .auto_out_2_a_ready        (_system_bus_xbar_auto_in_2_a_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_2_a_valid        (_fixer_auto_out_2_a_valid),
    .auto_out_2_a_bits_opcode  (_fixer_auto_out_2_a_bits_opcode),
    .auto_out_2_a_bits_param   (_fixer_auto_out_2_a_bits_param),
    .auto_out_2_a_bits_size    (_fixer_auto_out_2_a_bits_size),
    .auto_out_2_a_bits_source  (_fixer_auto_out_2_a_bits_source),
    .auto_out_2_a_bits_address (_fixer_auto_out_2_a_bits_address),
    .auto_out_2_a_bits_mask    (_fixer_auto_out_2_a_bits_mask),
    .auto_out_2_a_bits_data    (_fixer_auto_out_2_a_bits_data),
    .auto_out_2_a_bits_corrupt (_fixer_auto_out_2_a_bits_corrupt),
    .auto_out_2_b_ready        (_fixer_auto_out_2_b_ready),
    .auto_out_2_b_valid        (_system_bus_xbar_auto_in_2_b_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_2_b_bits_param   (_system_bus_xbar_auto_in_2_b_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_2_b_bits_source  (_system_bus_xbar_auto_in_2_b_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_2_b_bits_address (_system_bus_xbar_auto_in_2_b_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_2_c_ready        (_system_bus_xbar_auto_in_2_c_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_2_c_valid        (_fixer_auto_out_2_c_valid),
    .auto_out_2_c_bits_opcode  (_fixer_auto_out_2_c_bits_opcode),
    .auto_out_2_c_bits_param   (_fixer_auto_out_2_c_bits_param),
    .auto_out_2_c_bits_size    (_fixer_auto_out_2_c_bits_size),
    .auto_out_2_c_bits_source  (_fixer_auto_out_2_c_bits_source),
    .auto_out_2_c_bits_address (_fixer_auto_out_2_c_bits_address),
    .auto_out_2_c_bits_data    (_fixer_auto_out_2_c_bits_data),
    .auto_out_2_c_bits_corrupt (_fixer_auto_out_2_c_bits_corrupt),
    .auto_out_2_d_ready        (_fixer_auto_out_2_d_ready),
    .auto_out_2_d_valid        (_system_bus_xbar_auto_in_2_d_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_2_d_bits_opcode  (_system_bus_xbar_auto_in_2_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_2_d_bits_param   (_system_bus_xbar_auto_in_2_d_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_2_d_bits_size    (_system_bus_xbar_auto_in_2_d_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_2_d_bits_source  (_system_bus_xbar_auto_in_2_d_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_2_d_bits_sink    (_system_bus_xbar_auto_in_2_d_bits_sink),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_2_d_bits_denied  (_system_bus_xbar_auto_in_2_d_bits_denied),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_2_d_bits_data    (_system_bus_xbar_auto_in_2_d_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_2_d_bits_corrupt (_system_bus_xbar_auto_in_2_d_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_2_e_ready        (_system_bus_xbar_auto_in_2_e_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_2_e_valid        (_fixer_auto_out_2_e_valid),
    .auto_out_2_e_bits_sink    (_fixer_auto_out_2_e_bits_sink),
    .auto_out_1_a_ready        (_system_bus_xbar_auto_in_1_a_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_1_a_valid        (_fixer_auto_out_1_a_valid),
    .auto_out_1_a_bits_opcode  (_fixer_auto_out_1_a_bits_opcode),
    .auto_out_1_a_bits_param   (_fixer_auto_out_1_a_bits_param),
    .auto_out_1_a_bits_size    (_fixer_auto_out_1_a_bits_size),
    .auto_out_1_a_bits_source  (_fixer_auto_out_1_a_bits_source),
    .auto_out_1_a_bits_address (_fixer_auto_out_1_a_bits_address),
    .auto_out_1_a_bits_mask    (_fixer_auto_out_1_a_bits_mask),
    .auto_out_1_a_bits_data    (_fixer_auto_out_1_a_bits_data),
    .auto_out_1_a_bits_corrupt (_fixer_auto_out_1_a_bits_corrupt),
    .auto_out_1_b_ready        (_fixer_auto_out_1_b_ready),
    .auto_out_1_b_valid        (_system_bus_xbar_auto_in_1_b_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_1_b_bits_param   (_system_bus_xbar_auto_in_1_b_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_1_b_bits_source  (_system_bus_xbar_auto_in_1_b_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_1_b_bits_address (_system_bus_xbar_auto_in_1_b_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_1_c_ready        (_system_bus_xbar_auto_in_1_c_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_1_c_valid        (_fixer_auto_out_1_c_valid),
    .auto_out_1_c_bits_opcode  (_fixer_auto_out_1_c_bits_opcode),
    .auto_out_1_c_bits_param   (_fixer_auto_out_1_c_bits_param),
    .auto_out_1_c_bits_size    (_fixer_auto_out_1_c_bits_size),
    .auto_out_1_c_bits_source  (_fixer_auto_out_1_c_bits_source),
    .auto_out_1_c_bits_address (_fixer_auto_out_1_c_bits_address),
    .auto_out_1_c_bits_data    (_fixer_auto_out_1_c_bits_data),
    .auto_out_1_c_bits_corrupt (_fixer_auto_out_1_c_bits_corrupt),
    .auto_out_1_d_ready        (_fixer_auto_out_1_d_ready),
    .auto_out_1_d_valid        (_system_bus_xbar_auto_in_1_d_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_1_d_bits_opcode  (_system_bus_xbar_auto_in_1_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_1_d_bits_param   (_system_bus_xbar_auto_in_1_d_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_1_d_bits_size    (_system_bus_xbar_auto_in_1_d_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_1_d_bits_source  (_system_bus_xbar_auto_in_1_d_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_1_d_bits_sink    (_system_bus_xbar_auto_in_1_d_bits_sink),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_1_d_bits_denied  (_system_bus_xbar_auto_in_1_d_bits_denied),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_1_d_bits_data    (_system_bus_xbar_auto_in_1_d_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_1_d_bits_corrupt (_system_bus_xbar_auto_in_1_d_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_1_e_ready        (_system_bus_xbar_auto_in_1_e_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_1_e_valid        (_fixer_auto_out_1_e_valid),
    .auto_out_1_e_bits_sink    (_fixer_auto_out_1_e_bits_sink),
    .auto_out_0_a_ready        (_system_bus_xbar_auto_in_0_a_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_0_a_valid        (_fixer_auto_out_0_a_valid),
    .auto_out_0_a_bits_opcode  (_fixer_auto_out_0_a_bits_opcode),
    .auto_out_0_a_bits_param   (_fixer_auto_out_0_a_bits_param),
    .auto_out_0_a_bits_size    (_fixer_auto_out_0_a_bits_size),
    .auto_out_0_a_bits_source  (_fixer_auto_out_0_a_bits_source),
    .auto_out_0_a_bits_address (_fixer_auto_out_0_a_bits_address),
    .auto_out_0_a_bits_mask    (_fixer_auto_out_0_a_bits_mask),
    .auto_out_0_a_bits_data    (_fixer_auto_out_0_a_bits_data),
    .auto_out_0_a_bits_corrupt (_fixer_auto_out_0_a_bits_corrupt),
    .auto_out_0_d_ready        (_fixer_auto_out_0_d_ready),
    .auto_out_0_d_valid        (_system_bus_xbar_auto_in_0_d_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_0_d_bits_opcode  (_system_bus_xbar_auto_in_0_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_0_d_bits_param   (_system_bus_xbar_auto_in_0_d_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_0_d_bits_size    (_system_bus_xbar_auto_in_0_d_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_0_d_bits_source  (_system_bus_xbar_auto_in_0_d_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_0_d_bits_sink    (_system_bus_xbar_auto_in_0_d_bits_sink),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_0_d_bits_denied  (_system_bus_xbar_auto_in_0_d_bits_denied),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_0_d_bits_data    (_system_bus_xbar_auto_in_0_d_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
    .auto_out_0_d_bits_corrupt (_system_bus_xbar_auto_in_0_d_bits_corrupt)	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:40:43]
  );
  TLInterconnectCoupler_3 coupler_from_rockettile (	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .clock                                              (_fixedClockNode_auto_out_0_clock),	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
    .reset                                              (_fixedClockNode_auto_out_0_reset),	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
    .auto_tl_master_clock_xing_in_a_mem_0_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_0_opcode),
    .auto_tl_master_clock_xing_in_a_mem_0_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_0_param),
    .auto_tl_master_clock_xing_in_a_mem_0_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_0_size),
    .auto_tl_master_clock_xing_in_a_mem_0_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_0_source),
    .auto_tl_master_clock_xing_in_a_mem_0_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_0_address),
    .auto_tl_master_clock_xing_in_a_mem_0_mask          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_0_mask),
    .auto_tl_master_clock_xing_in_a_mem_0_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_0_data),
    .auto_tl_master_clock_xing_in_a_mem_1_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_1_opcode),
    .auto_tl_master_clock_xing_in_a_mem_1_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_1_param),
    .auto_tl_master_clock_xing_in_a_mem_1_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_1_size),
    .auto_tl_master_clock_xing_in_a_mem_1_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_1_source),
    .auto_tl_master_clock_xing_in_a_mem_1_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_1_address),
    .auto_tl_master_clock_xing_in_a_mem_1_mask          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_1_mask),
    .auto_tl_master_clock_xing_in_a_mem_1_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_1_data),
    .auto_tl_master_clock_xing_in_a_mem_2_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_2_opcode),
    .auto_tl_master_clock_xing_in_a_mem_2_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_2_param),
    .auto_tl_master_clock_xing_in_a_mem_2_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_2_size),
    .auto_tl_master_clock_xing_in_a_mem_2_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_2_source),
    .auto_tl_master_clock_xing_in_a_mem_2_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_2_address),
    .auto_tl_master_clock_xing_in_a_mem_2_mask          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_2_mask),
    .auto_tl_master_clock_xing_in_a_mem_2_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_2_data),
    .auto_tl_master_clock_xing_in_a_mem_3_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_3_opcode),
    .auto_tl_master_clock_xing_in_a_mem_3_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_3_param),
    .auto_tl_master_clock_xing_in_a_mem_3_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_3_size),
    .auto_tl_master_clock_xing_in_a_mem_3_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_3_source),
    .auto_tl_master_clock_xing_in_a_mem_3_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_3_address),
    .auto_tl_master_clock_xing_in_a_mem_3_mask          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_3_mask),
    .auto_tl_master_clock_xing_in_a_mem_3_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_3_data),
    .auto_tl_master_clock_xing_in_a_mem_4_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_4_opcode),
    .auto_tl_master_clock_xing_in_a_mem_4_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_4_param),
    .auto_tl_master_clock_xing_in_a_mem_4_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_4_size),
    .auto_tl_master_clock_xing_in_a_mem_4_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_4_source),
    .auto_tl_master_clock_xing_in_a_mem_4_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_4_address),
    .auto_tl_master_clock_xing_in_a_mem_4_mask          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_4_mask),
    .auto_tl_master_clock_xing_in_a_mem_4_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_4_data),
    .auto_tl_master_clock_xing_in_a_mem_5_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_5_opcode),
    .auto_tl_master_clock_xing_in_a_mem_5_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_5_param),
    .auto_tl_master_clock_xing_in_a_mem_5_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_5_size),
    .auto_tl_master_clock_xing_in_a_mem_5_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_5_source),
    .auto_tl_master_clock_xing_in_a_mem_5_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_5_address),
    .auto_tl_master_clock_xing_in_a_mem_5_mask          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_5_mask),
    .auto_tl_master_clock_xing_in_a_mem_5_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_5_data),
    .auto_tl_master_clock_xing_in_a_mem_6_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_6_opcode),
    .auto_tl_master_clock_xing_in_a_mem_6_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_6_param),
    .auto_tl_master_clock_xing_in_a_mem_6_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_6_size),
    .auto_tl_master_clock_xing_in_a_mem_6_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_6_source),
    .auto_tl_master_clock_xing_in_a_mem_6_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_6_address),
    .auto_tl_master_clock_xing_in_a_mem_6_mask          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_6_mask),
    .auto_tl_master_clock_xing_in_a_mem_6_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_6_data),
    .auto_tl_master_clock_xing_in_a_mem_7_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_7_opcode),
    .auto_tl_master_clock_xing_in_a_mem_7_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_7_param),
    .auto_tl_master_clock_xing_in_a_mem_7_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_7_size),
    .auto_tl_master_clock_xing_in_a_mem_7_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_7_source),
    .auto_tl_master_clock_xing_in_a_mem_7_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_7_address),
    .auto_tl_master_clock_xing_in_a_mem_7_mask          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_7_mask),
    .auto_tl_master_clock_xing_in_a_mem_7_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_mem_7_data),
    .auto_tl_master_clock_xing_in_a_ridx                (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_ridx),
    .auto_tl_master_clock_xing_in_a_widx                (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_widx),
    .auto_tl_master_clock_xing_in_a_safe_ridx_valid     (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_safe_ridx_valid),
    .auto_tl_master_clock_xing_in_a_safe_widx_valid     (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_safe_widx_valid),
    .auto_tl_master_clock_xing_in_a_safe_source_reset_n (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_safe_source_reset_n),
    .auto_tl_master_clock_xing_in_a_safe_sink_reset_n   (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_safe_sink_reset_n),
    .auto_tl_master_clock_xing_in_b_mem_0_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_0_param),
    .auto_tl_master_clock_xing_in_b_mem_0_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_0_source),
    .auto_tl_master_clock_xing_in_b_mem_0_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_0_address),
    .auto_tl_master_clock_xing_in_b_mem_1_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_1_param),
    .auto_tl_master_clock_xing_in_b_mem_1_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_1_source),
    .auto_tl_master_clock_xing_in_b_mem_1_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_1_address),
    .auto_tl_master_clock_xing_in_b_mem_2_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_2_param),
    .auto_tl_master_clock_xing_in_b_mem_2_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_2_source),
    .auto_tl_master_clock_xing_in_b_mem_2_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_2_address),
    .auto_tl_master_clock_xing_in_b_mem_3_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_3_param),
    .auto_tl_master_clock_xing_in_b_mem_3_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_3_source),
    .auto_tl_master_clock_xing_in_b_mem_3_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_3_address),
    .auto_tl_master_clock_xing_in_b_mem_4_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_4_param),
    .auto_tl_master_clock_xing_in_b_mem_4_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_4_source),
    .auto_tl_master_clock_xing_in_b_mem_4_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_4_address),
    .auto_tl_master_clock_xing_in_b_mem_5_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_5_param),
    .auto_tl_master_clock_xing_in_b_mem_5_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_5_source),
    .auto_tl_master_clock_xing_in_b_mem_5_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_5_address),
    .auto_tl_master_clock_xing_in_b_mem_6_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_6_param),
    .auto_tl_master_clock_xing_in_b_mem_6_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_6_source),
    .auto_tl_master_clock_xing_in_b_mem_6_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_6_address),
    .auto_tl_master_clock_xing_in_b_mem_7_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_7_param),
    .auto_tl_master_clock_xing_in_b_mem_7_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_7_source),
    .auto_tl_master_clock_xing_in_b_mem_7_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_mem_7_address),
    .auto_tl_master_clock_xing_in_b_ridx                (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_ridx),
    .auto_tl_master_clock_xing_in_b_widx                (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_widx),
    .auto_tl_master_clock_xing_in_b_safe_ridx_valid     (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_safe_ridx_valid),
    .auto_tl_master_clock_xing_in_b_safe_widx_valid     (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_safe_widx_valid),
    .auto_tl_master_clock_xing_in_b_safe_source_reset_n (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_safe_source_reset_n),
    .auto_tl_master_clock_xing_in_b_safe_sink_reset_n   (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_b_safe_sink_reset_n),
    .auto_tl_master_clock_xing_in_c_mem_0_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_0_opcode),
    .auto_tl_master_clock_xing_in_c_mem_0_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_0_param),
    .auto_tl_master_clock_xing_in_c_mem_0_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_0_size),
    .auto_tl_master_clock_xing_in_c_mem_0_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_0_source),
    .auto_tl_master_clock_xing_in_c_mem_0_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_0_address),
    .auto_tl_master_clock_xing_in_c_mem_0_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_0_data),
    .auto_tl_master_clock_xing_in_c_mem_1_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_1_opcode),
    .auto_tl_master_clock_xing_in_c_mem_1_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_1_param),
    .auto_tl_master_clock_xing_in_c_mem_1_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_1_size),
    .auto_tl_master_clock_xing_in_c_mem_1_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_1_source),
    .auto_tl_master_clock_xing_in_c_mem_1_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_1_address),
    .auto_tl_master_clock_xing_in_c_mem_1_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_1_data),
    .auto_tl_master_clock_xing_in_c_mem_2_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_2_opcode),
    .auto_tl_master_clock_xing_in_c_mem_2_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_2_param),
    .auto_tl_master_clock_xing_in_c_mem_2_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_2_size),
    .auto_tl_master_clock_xing_in_c_mem_2_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_2_source),
    .auto_tl_master_clock_xing_in_c_mem_2_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_2_address),
    .auto_tl_master_clock_xing_in_c_mem_2_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_2_data),
    .auto_tl_master_clock_xing_in_c_mem_3_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_3_opcode),
    .auto_tl_master_clock_xing_in_c_mem_3_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_3_param),
    .auto_tl_master_clock_xing_in_c_mem_3_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_3_size),
    .auto_tl_master_clock_xing_in_c_mem_3_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_3_source),
    .auto_tl_master_clock_xing_in_c_mem_3_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_3_address),
    .auto_tl_master_clock_xing_in_c_mem_3_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_3_data),
    .auto_tl_master_clock_xing_in_c_mem_4_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_4_opcode),
    .auto_tl_master_clock_xing_in_c_mem_4_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_4_param),
    .auto_tl_master_clock_xing_in_c_mem_4_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_4_size),
    .auto_tl_master_clock_xing_in_c_mem_4_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_4_source),
    .auto_tl_master_clock_xing_in_c_mem_4_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_4_address),
    .auto_tl_master_clock_xing_in_c_mem_4_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_4_data),
    .auto_tl_master_clock_xing_in_c_mem_5_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_5_opcode),
    .auto_tl_master_clock_xing_in_c_mem_5_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_5_param),
    .auto_tl_master_clock_xing_in_c_mem_5_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_5_size),
    .auto_tl_master_clock_xing_in_c_mem_5_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_5_source),
    .auto_tl_master_clock_xing_in_c_mem_5_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_5_address),
    .auto_tl_master_clock_xing_in_c_mem_5_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_5_data),
    .auto_tl_master_clock_xing_in_c_mem_6_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_6_opcode),
    .auto_tl_master_clock_xing_in_c_mem_6_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_6_param),
    .auto_tl_master_clock_xing_in_c_mem_6_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_6_size),
    .auto_tl_master_clock_xing_in_c_mem_6_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_6_source),
    .auto_tl_master_clock_xing_in_c_mem_6_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_6_address),
    .auto_tl_master_clock_xing_in_c_mem_6_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_6_data),
    .auto_tl_master_clock_xing_in_c_mem_7_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_7_opcode),
    .auto_tl_master_clock_xing_in_c_mem_7_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_7_param),
    .auto_tl_master_clock_xing_in_c_mem_7_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_7_size),
    .auto_tl_master_clock_xing_in_c_mem_7_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_7_source),
    .auto_tl_master_clock_xing_in_c_mem_7_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_7_address),
    .auto_tl_master_clock_xing_in_c_mem_7_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_mem_7_data),
    .auto_tl_master_clock_xing_in_c_ridx                (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_ridx),
    .auto_tl_master_clock_xing_in_c_widx                (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_widx),
    .auto_tl_master_clock_xing_in_c_safe_ridx_valid     (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_safe_ridx_valid),
    .auto_tl_master_clock_xing_in_c_safe_widx_valid     (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_safe_widx_valid),
    .auto_tl_master_clock_xing_in_c_safe_source_reset_n (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_safe_source_reset_n),
    .auto_tl_master_clock_xing_in_c_safe_sink_reset_n   (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_c_safe_sink_reset_n),
    .auto_tl_master_clock_xing_in_d_mem_0_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_0_opcode),
    .auto_tl_master_clock_xing_in_d_mem_0_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_0_param),
    .auto_tl_master_clock_xing_in_d_mem_0_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_0_size),
    .auto_tl_master_clock_xing_in_d_mem_0_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_0_source),
    .auto_tl_master_clock_xing_in_d_mem_0_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_0_sink),
    .auto_tl_master_clock_xing_in_d_mem_0_denied        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_0_denied),
    .auto_tl_master_clock_xing_in_d_mem_0_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_0_data),
    .auto_tl_master_clock_xing_in_d_mem_0_corrupt       (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_0_corrupt),
    .auto_tl_master_clock_xing_in_d_mem_1_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_1_opcode),
    .auto_tl_master_clock_xing_in_d_mem_1_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_1_param),
    .auto_tl_master_clock_xing_in_d_mem_1_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_1_size),
    .auto_tl_master_clock_xing_in_d_mem_1_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_1_source),
    .auto_tl_master_clock_xing_in_d_mem_1_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_1_sink),
    .auto_tl_master_clock_xing_in_d_mem_1_denied        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_1_denied),
    .auto_tl_master_clock_xing_in_d_mem_1_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_1_data),
    .auto_tl_master_clock_xing_in_d_mem_1_corrupt       (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_1_corrupt),
    .auto_tl_master_clock_xing_in_d_mem_2_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_2_opcode),
    .auto_tl_master_clock_xing_in_d_mem_2_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_2_param),
    .auto_tl_master_clock_xing_in_d_mem_2_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_2_size),
    .auto_tl_master_clock_xing_in_d_mem_2_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_2_source),
    .auto_tl_master_clock_xing_in_d_mem_2_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_2_sink),
    .auto_tl_master_clock_xing_in_d_mem_2_denied        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_2_denied),
    .auto_tl_master_clock_xing_in_d_mem_2_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_2_data),
    .auto_tl_master_clock_xing_in_d_mem_2_corrupt       (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_2_corrupt),
    .auto_tl_master_clock_xing_in_d_mem_3_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_3_opcode),
    .auto_tl_master_clock_xing_in_d_mem_3_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_3_param),
    .auto_tl_master_clock_xing_in_d_mem_3_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_3_size),
    .auto_tl_master_clock_xing_in_d_mem_3_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_3_source),
    .auto_tl_master_clock_xing_in_d_mem_3_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_3_sink),
    .auto_tl_master_clock_xing_in_d_mem_3_denied        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_3_denied),
    .auto_tl_master_clock_xing_in_d_mem_3_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_3_data),
    .auto_tl_master_clock_xing_in_d_mem_3_corrupt       (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_3_corrupt),
    .auto_tl_master_clock_xing_in_d_mem_4_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_4_opcode),
    .auto_tl_master_clock_xing_in_d_mem_4_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_4_param),
    .auto_tl_master_clock_xing_in_d_mem_4_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_4_size),
    .auto_tl_master_clock_xing_in_d_mem_4_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_4_source),
    .auto_tl_master_clock_xing_in_d_mem_4_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_4_sink),
    .auto_tl_master_clock_xing_in_d_mem_4_denied        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_4_denied),
    .auto_tl_master_clock_xing_in_d_mem_4_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_4_data),
    .auto_tl_master_clock_xing_in_d_mem_4_corrupt       (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_4_corrupt),
    .auto_tl_master_clock_xing_in_d_mem_5_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_5_opcode),
    .auto_tl_master_clock_xing_in_d_mem_5_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_5_param),
    .auto_tl_master_clock_xing_in_d_mem_5_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_5_size),
    .auto_tl_master_clock_xing_in_d_mem_5_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_5_source),
    .auto_tl_master_clock_xing_in_d_mem_5_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_5_sink),
    .auto_tl_master_clock_xing_in_d_mem_5_denied        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_5_denied),
    .auto_tl_master_clock_xing_in_d_mem_5_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_5_data),
    .auto_tl_master_clock_xing_in_d_mem_5_corrupt       (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_5_corrupt),
    .auto_tl_master_clock_xing_in_d_mem_6_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_6_opcode),
    .auto_tl_master_clock_xing_in_d_mem_6_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_6_param),
    .auto_tl_master_clock_xing_in_d_mem_6_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_6_size),
    .auto_tl_master_clock_xing_in_d_mem_6_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_6_source),
    .auto_tl_master_clock_xing_in_d_mem_6_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_6_sink),
    .auto_tl_master_clock_xing_in_d_mem_6_denied        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_6_denied),
    .auto_tl_master_clock_xing_in_d_mem_6_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_6_data),
    .auto_tl_master_clock_xing_in_d_mem_6_corrupt       (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_6_corrupt),
    .auto_tl_master_clock_xing_in_d_mem_7_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_7_opcode),
    .auto_tl_master_clock_xing_in_d_mem_7_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_7_param),
    .auto_tl_master_clock_xing_in_d_mem_7_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_7_size),
    .auto_tl_master_clock_xing_in_d_mem_7_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_7_source),
    .auto_tl_master_clock_xing_in_d_mem_7_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_7_sink),
    .auto_tl_master_clock_xing_in_d_mem_7_denied        (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_7_denied),
    .auto_tl_master_clock_xing_in_d_mem_7_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_7_data),
    .auto_tl_master_clock_xing_in_d_mem_7_corrupt       (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_mem_7_corrupt),
    .auto_tl_master_clock_xing_in_d_ridx                (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_ridx),
    .auto_tl_master_clock_xing_in_d_widx                (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_widx),
    .auto_tl_master_clock_xing_in_d_safe_ridx_valid     (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_safe_ridx_valid),
    .auto_tl_master_clock_xing_in_d_safe_widx_valid     (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_safe_widx_valid),
    .auto_tl_master_clock_xing_in_d_safe_source_reset_n (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_safe_source_reset_n),
    .auto_tl_master_clock_xing_in_d_safe_sink_reset_n   (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_safe_sink_reset_n),
    .auto_tl_master_clock_xing_in_e_mem_0_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_e_mem_0_sink),
    .auto_tl_master_clock_xing_in_e_mem_1_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_e_mem_1_sink),
    .auto_tl_master_clock_xing_in_e_mem_2_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_e_mem_2_sink),
    .auto_tl_master_clock_xing_in_e_mem_3_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_e_mem_3_sink),
    .auto_tl_master_clock_xing_in_e_mem_4_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_e_mem_4_sink),
    .auto_tl_master_clock_xing_in_e_mem_5_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_e_mem_5_sink),
    .auto_tl_master_clock_xing_in_e_mem_6_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_e_mem_6_sink),
    .auto_tl_master_clock_xing_in_e_mem_7_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_e_mem_7_sink),
    .auto_tl_master_clock_xing_in_e_ridx                (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_e_ridx),
    .auto_tl_master_clock_xing_in_e_widx                (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_e_widx),
    .auto_tl_master_clock_xing_in_e_safe_ridx_valid     (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_e_safe_ridx_valid),
    .auto_tl_master_clock_xing_in_e_safe_widx_valid     (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_e_safe_widx_valid),
    .auto_tl_master_clock_xing_in_e_safe_source_reset_n (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_e_safe_source_reset_n),
    .auto_tl_master_clock_xing_in_e_safe_sink_reset_n   (auto_coupler_from_rockettile_tl_master_clock_xing_in_0_e_safe_sink_reset_n),
    .auto_tl_out_a_ready                                (_fixer_auto_in_1_a_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_a_valid                                (_coupler_from_rockettile_auto_tl_out_a_valid),
    .auto_tl_out_a_bits_opcode                          (_coupler_from_rockettile_auto_tl_out_a_bits_opcode),
    .auto_tl_out_a_bits_param                           (_coupler_from_rockettile_auto_tl_out_a_bits_param),
    .auto_tl_out_a_bits_size                            (_coupler_from_rockettile_auto_tl_out_a_bits_size),
    .auto_tl_out_a_bits_source                          (_coupler_from_rockettile_auto_tl_out_a_bits_source),
    .auto_tl_out_a_bits_address                         (_coupler_from_rockettile_auto_tl_out_a_bits_address),
    .auto_tl_out_a_bits_mask                            (_coupler_from_rockettile_auto_tl_out_a_bits_mask),
    .auto_tl_out_a_bits_data                            (_coupler_from_rockettile_auto_tl_out_a_bits_data),
    .auto_tl_out_a_bits_corrupt                         (_coupler_from_rockettile_auto_tl_out_a_bits_corrupt),
    .auto_tl_out_b_ready                                (_coupler_from_rockettile_auto_tl_out_b_ready),
    .auto_tl_out_b_valid                                (_fixer_auto_in_1_b_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_b_bits_param                           (_fixer_auto_in_1_b_bits_param),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_b_bits_source                          (_fixer_auto_in_1_b_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_b_bits_address                         (_fixer_auto_in_1_b_bits_address),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_c_ready                                (_fixer_auto_in_1_c_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_c_valid                                (_coupler_from_rockettile_auto_tl_out_c_valid),
    .auto_tl_out_c_bits_opcode                          (_coupler_from_rockettile_auto_tl_out_c_bits_opcode),
    .auto_tl_out_c_bits_param                           (_coupler_from_rockettile_auto_tl_out_c_bits_param),
    .auto_tl_out_c_bits_size                            (_coupler_from_rockettile_auto_tl_out_c_bits_size),
    .auto_tl_out_c_bits_source                          (_coupler_from_rockettile_auto_tl_out_c_bits_source),
    .auto_tl_out_c_bits_address                         (_coupler_from_rockettile_auto_tl_out_c_bits_address),
    .auto_tl_out_c_bits_data                            (_coupler_from_rockettile_auto_tl_out_c_bits_data),
    .auto_tl_out_c_bits_corrupt                         (_coupler_from_rockettile_auto_tl_out_c_bits_corrupt),
    .auto_tl_out_d_ready                                (_coupler_from_rockettile_auto_tl_out_d_ready),
    .auto_tl_out_d_valid                                (_fixer_auto_in_1_d_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_d_bits_opcode                          (_fixer_auto_in_1_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_d_bits_param                           (_fixer_auto_in_1_d_bits_param),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_d_bits_size                            (_fixer_auto_in_1_d_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_d_bits_source                          (_fixer_auto_in_1_d_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_d_bits_sink                            (_fixer_auto_in_1_d_bits_sink),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_d_bits_denied                          (_fixer_auto_in_1_d_bits_denied),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_d_bits_data                            (_fixer_auto_in_1_d_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_d_bits_corrupt                         (_fixer_auto_in_1_d_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_e_ready                                (_fixer_auto_in_1_e_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_e_valid                                (_coupler_from_rockettile_auto_tl_out_e_valid),
    .auto_tl_out_e_bits_sink                            (_coupler_from_rockettile_auto_tl_out_e_bits_sink)
  );
  TLInterconnectCoupler_3 coupler_from_rockettile_1 (	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .clock                                              (_fixedClockNode_auto_out_0_clock),	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
    .reset                                              (_fixedClockNode_auto_out_0_reset),	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
    .auto_tl_master_clock_xing_in_a_mem_0_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_0_opcode),
    .auto_tl_master_clock_xing_in_a_mem_0_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_0_param),
    .auto_tl_master_clock_xing_in_a_mem_0_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_0_size),
    .auto_tl_master_clock_xing_in_a_mem_0_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_0_source),
    .auto_tl_master_clock_xing_in_a_mem_0_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_0_address),
    .auto_tl_master_clock_xing_in_a_mem_0_mask          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_0_mask),
    .auto_tl_master_clock_xing_in_a_mem_0_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_0_data),
    .auto_tl_master_clock_xing_in_a_mem_1_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_1_opcode),
    .auto_tl_master_clock_xing_in_a_mem_1_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_1_param),
    .auto_tl_master_clock_xing_in_a_mem_1_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_1_size),
    .auto_tl_master_clock_xing_in_a_mem_1_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_1_source),
    .auto_tl_master_clock_xing_in_a_mem_1_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_1_address),
    .auto_tl_master_clock_xing_in_a_mem_1_mask          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_1_mask),
    .auto_tl_master_clock_xing_in_a_mem_1_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_1_data),
    .auto_tl_master_clock_xing_in_a_mem_2_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_2_opcode),
    .auto_tl_master_clock_xing_in_a_mem_2_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_2_param),
    .auto_tl_master_clock_xing_in_a_mem_2_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_2_size),
    .auto_tl_master_clock_xing_in_a_mem_2_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_2_source),
    .auto_tl_master_clock_xing_in_a_mem_2_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_2_address),
    .auto_tl_master_clock_xing_in_a_mem_2_mask          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_2_mask),
    .auto_tl_master_clock_xing_in_a_mem_2_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_2_data),
    .auto_tl_master_clock_xing_in_a_mem_3_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_3_opcode),
    .auto_tl_master_clock_xing_in_a_mem_3_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_3_param),
    .auto_tl_master_clock_xing_in_a_mem_3_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_3_size),
    .auto_tl_master_clock_xing_in_a_mem_3_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_3_source),
    .auto_tl_master_clock_xing_in_a_mem_3_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_3_address),
    .auto_tl_master_clock_xing_in_a_mem_3_mask          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_3_mask),
    .auto_tl_master_clock_xing_in_a_mem_3_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_3_data),
    .auto_tl_master_clock_xing_in_a_mem_4_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_4_opcode),
    .auto_tl_master_clock_xing_in_a_mem_4_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_4_param),
    .auto_tl_master_clock_xing_in_a_mem_4_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_4_size),
    .auto_tl_master_clock_xing_in_a_mem_4_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_4_source),
    .auto_tl_master_clock_xing_in_a_mem_4_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_4_address),
    .auto_tl_master_clock_xing_in_a_mem_4_mask          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_4_mask),
    .auto_tl_master_clock_xing_in_a_mem_4_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_4_data),
    .auto_tl_master_clock_xing_in_a_mem_5_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_5_opcode),
    .auto_tl_master_clock_xing_in_a_mem_5_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_5_param),
    .auto_tl_master_clock_xing_in_a_mem_5_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_5_size),
    .auto_tl_master_clock_xing_in_a_mem_5_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_5_source),
    .auto_tl_master_clock_xing_in_a_mem_5_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_5_address),
    .auto_tl_master_clock_xing_in_a_mem_5_mask          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_5_mask),
    .auto_tl_master_clock_xing_in_a_mem_5_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_5_data),
    .auto_tl_master_clock_xing_in_a_mem_6_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_6_opcode),
    .auto_tl_master_clock_xing_in_a_mem_6_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_6_param),
    .auto_tl_master_clock_xing_in_a_mem_6_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_6_size),
    .auto_tl_master_clock_xing_in_a_mem_6_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_6_source),
    .auto_tl_master_clock_xing_in_a_mem_6_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_6_address),
    .auto_tl_master_clock_xing_in_a_mem_6_mask          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_6_mask),
    .auto_tl_master_clock_xing_in_a_mem_6_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_6_data),
    .auto_tl_master_clock_xing_in_a_mem_7_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_7_opcode),
    .auto_tl_master_clock_xing_in_a_mem_7_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_7_param),
    .auto_tl_master_clock_xing_in_a_mem_7_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_7_size),
    .auto_tl_master_clock_xing_in_a_mem_7_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_7_source),
    .auto_tl_master_clock_xing_in_a_mem_7_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_7_address),
    .auto_tl_master_clock_xing_in_a_mem_7_mask          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_7_mask),
    .auto_tl_master_clock_xing_in_a_mem_7_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_mem_7_data),
    .auto_tl_master_clock_xing_in_a_ridx                (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_ridx),
    .auto_tl_master_clock_xing_in_a_widx                (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_widx),
    .auto_tl_master_clock_xing_in_a_safe_ridx_valid     (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_safe_ridx_valid),
    .auto_tl_master_clock_xing_in_a_safe_widx_valid     (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_safe_widx_valid),
    .auto_tl_master_clock_xing_in_a_safe_source_reset_n (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_safe_source_reset_n),
    .auto_tl_master_clock_xing_in_a_safe_sink_reset_n   (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_safe_sink_reset_n),
    .auto_tl_master_clock_xing_in_b_mem_0_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_0_param),
    .auto_tl_master_clock_xing_in_b_mem_0_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_0_source),
    .auto_tl_master_clock_xing_in_b_mem_0_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_0_address),
    .auto_tl_master_clock_xing_in_b_mem_1_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_1_param),
    .auto_tl_master_clock_xing_in_b_mem_1_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_1_source),
    .auto_tl_master_clock_xing_in_b_mem_1_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_1_address),
    .auto_tl_master_clock_xing_in_b_mem_2_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_2_param),
    .auto_tl_master_clock_xing_in_b_mem_2_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_2_source),
    .auto_tl_master_clock_xing_in_b_mem_2_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_2_address),
    .auto_tl_master_clock_xing_in_b_mem_3_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_3_param),
    .auto_tl_master_clock_xing_in_b_mem_3_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_3_source),
    .auto_tl_master_clock_xing_in_b_mem_3_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_3_address),
    .auto_tl_master_clock_xing_in_b_mem_4_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_4_param),
    .auto_tl_master_clock_xing_in_b_mem_4_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_4_source),
    .auto_tl_master_clock_xing_in_b_mem_4_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_4_address),
    .auto_tl_master_clock_xing_in_b_mem_5_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_5_param),
    .auto_tl_master_clock_xing_in_b_mem_5_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_5_source),
    .auto_tl_master_clock_xing_in_b_mem_5_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_5_address),
    .auto_tl_master_clock_xing_in_b_mem_6_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_6_param),
    .auto_tl_master_clock_xing_in_b_mem_6_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_6_source),
    .auto_tl_master_clock_xing_in_b_mem_6_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_6_address),
    .auto_tl_master_clock_xing_in_b_mem_7_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_7_param),
    .auto_tl_master_clock_xing_in_b_mem_7_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_7_source),
    .auto_tl_master_clock_xing_in_b_mem_7_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_mem_7_address),
    .auto_tl_master_clock_xing_in_b_ridx                (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_ridx),
    .auto_tl_master_clock_xing_in_b_widx                (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_widx),
    .auto_tl_master_clock_xing_in_b_safe_ridx_valid     (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_safe_ridx_valid),
    .auto_tl_master_clock_xing_in_b_safe_widx_valid     (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_safe_widx_valid),
    .auto_tl_master_clock_xing_in_b_safe_source_reset_n (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_safe_source_reset_n),
    .auto_tl_master_clock_xing_in_b_safe_sink_reset_n   (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_safe_sink_reset_n),
    .auto_tl_master_clock_xing_in_c_mem_0_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_0_opcode),
    .auto_tl_master_clock_xing_in_c_mem_0_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_0_param),
    .auto_tl_master_clock_xing_in_c_mem_0_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_0_size),
    .auto_tl_master_clock_xing_in_c_mem_0_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_0_source),
    .auto_tl_master_clock_xing_in_c_mem_0_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_0_address),
    .auto_tl_master_clock_xing_in_c_mem_0_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_0_data),
    .auto_tl_master_clock_xing_in_c_mem_1_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_1_opcode),
    .auto_tl_master_clock_xing_in_c_mem_1_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_1_param),
    .auto_tl_master_clock_xing_in_c_mem_1_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_1_size),
    .auto_tl_master_clock_xing_in_c_mem_1_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_1_source),
    .auto_tl_master_clock_xing_in_c_mem_1_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_1_address),
    .auto_tl_master_clock_xing_in_c_mem_1_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_1_data),
    .auto_tl_master_clock_xing_in_c_mem_2_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_2_opcode),
    .auto_tl_master_clock_xing_in_c_mem_2_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_2_param),
    .auto_tl_master_clock_xing_in_c_mem_2_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_2_size),
    .auto_tl_master_clock_xing_in_c_mem_2_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_2_source),
    .auto_tl_master_clock_xing_in_c_mem_2_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_2_address),
    .auto_tl_master_clock_xing_in_c_mem_2_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_2_data),
    .auto_tl_master_clock_xing_in_c_mem_3_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_3_opcode),
    .auto_tl_master_clock_xing_in_c_mem_3_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_3_param),
    .auto_tl_master_clock_xing_in_c_mem_3_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_3_size),
    .auto_tl_master_clock_xing_in_c_mem_3_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_3_source),
    .auto_tl_master_clock_xing_in_c_mem_3_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_3_address),
    .auto_tl_master_clock_xing_in_c_mem_3_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_3_data),
    .auto_tl_master_clock_xing_in_c_mem_4_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_4_opcode),
    .auto_tl_master_clock_xing_in_c_mem_4_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_4_param),
    .auto_tl_master_clock_xing_in_c_mem_4_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_4_size),
    .auto_tl_master_clock_xing_in_c_mem_4_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_4_source),
    .auto_tl_master_clock_xing_in_c_mem_4_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_4_address),
    .auto_tl_master_clock_xing_in_c_mem_4_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_4_data),
    .auto_tl_master_clock_xing_in_c_mem_5_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_5_opcode),
    .auto_tl_master_clock_xing_in_c_mem_5_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_5_param),
    .auto_tl_master_clock_xing_in_c_mem_5_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_5_size),
    .auto_tl_master_clock_xing_in_c_mem_5_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_5_source),
    .auto_tl_master_clock_xing_in_c_mem_5_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_5_address),
    .auto_tl_master_clock_xing_in_c_mem_5_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_5_data),
    .auto_tl_master_clock_xing_in_c_mem_6_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_6_opcode),
    .auto_tl_master_clock_xing_in_c_mem_6_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_6_param),
    .auto_tl_master_clock_xing_in_c_mem_6_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_6_size),
    .auto_tl_master_clock_xing_in_c_mem_6_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_6_source),
    .auto_tl_master_clock_xing_in_c_mem_6_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_6_address),
    .auto_tl_master_clock_xing_in_c_mem_6_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_6_data),
    .auto_tl_master_clock_xing_in_c_mem_7_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_7_opcode),
    .auto_tl_master_clock_xing_in_c_mem_7_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_7_param),
    .auto_tl_master_clock_xing_in_c_mem_7_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_7_size),
    .auto_tl_master_clock_xing_in_c_mem_7_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_7_source),
    .auto_tl_master_clock_xing_in_c_mem_7_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_7_address),
    .auto_tl_master_clock_xing_in_c_mem_7_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_mem_7_data),
    .auto_tl_master_clock_xing_in_c_ridx                (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_ridx),
    .auto_tl_master_clock_xing_in_c_widx                (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_widx),
    .auto_tl_master_clock_xing_in_c_safe_ridx_valid     (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_safe_ridx_valid),
    .auto_tl_master_clock_xing_in_c_safe_widx_valid     (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_safe_widx_valid),
    .auto_tl_master_clock_xing_in_c_safe_source_reset_n (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_safe_source_reset_n),
    .auto_tl_master_clock_xing_in_c_safe_sink_reset_n   (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_safe_sink_reset_n),
    .auto_tl_master_clock_xing_in_d_mem_0_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_0_opcode),
    .auto_tl_master_clock_xing_in_d_mem_0_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_0_param),
    .auto_tl_master_clock_xing_in_d_mem_0_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_0_size),
    .auto_tl_master_clock_xing_in_d_mem_0_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_0_source),
    .auto_tl_master_clock_xing_in_d_mem_0_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_0_sink),
    .auto_tl_master_clock_xing_in_d_mem_0_denied        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_0_denied),
    .auto_tl_master_clock_xing_in_d_mem_0_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_0_data),
    .auto_tl_master_clock_xing_in_d_mem_0_corrupt       (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_0_corrupt),
    .auto_tl_master_clock_xing_in_d_mem_1_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_1_opcode),
    .auto_tl_master_clock_xing_in_d_mem_1_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_1_param),
    .auto_tl_master_clock_xing_in_d_mem_1_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_1_size),
    .auto_tl_master_clock_xing_in_d_mem_1_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_1_source),
    .auto_tl_master_clock_xing_in_d_mem_1_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_1_sink),
    .auto_tl_master_clock_xing_in_d_mem_1_denied        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_1_denied),
    .auto_tl_master_clock_xing_in_d_mem_1_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_1_data),
    .auto_tl_master_clock_xing_in_d_mem_1_corrupt       (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_1_corrupt),
    .auto_tl_master_clock_xing_in_d_mem_2_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_2_opcode),
    .auto_tl_master_clock_xing_in_d_mem_2_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_2_param),
    .auto_tl_master_clock_xing_in_d_mem_2_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_2_size),
    .auto_tl_master_clock_xing_in_d_mem_2_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_2_source),
    .auto_tl_master_clock_xing_in_d_mem_2_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_2_sink),
    .auto_tl_master_clock_xing_in_d_mem_2_denied        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_2_denied),
    .auto_tl_master_clock_xing_in_d_mem_2_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_2_data),
    .auto_tl_master_clock_xing_in_d_mem_2_corrupt       (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_2_corrupt),
    .auto_tl_master_clock_xing_in_d_mem_3_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_3_opcode),
    .auto_tl_master_clock_xing_in_d_mem_3_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_3_param),
    .auto_tl_master_clock_xing_in_d_mem_3_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_3_size),
    .auto_tl_master_clock_xing_in_d_mem_3_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_3_source),
    .auto_tl_master_clock_xing_in_d_mem_3_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_3_sink),
    .auto_tl_master_clock_xing_in_d_mem_3_denied        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_3_denied),
    .auto_tl_master_clock_xing_in_d_mem_3_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_3_data),
    .auto_tl_master_clock_xing_in_d_mem_3_corrupt       (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_3_corrupt),
    .auto_tl_master_clock_xing_in_d_mem_4_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_4_opcode),
    .auto_tl_master_clock_xing_in_d_mem_4_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_4_param),
    .auto_tl_master_clock_xing_in_d_mem_4_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_4_size),
    .auto_tl_master_clock_xing_in_d_mem_4_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_4_source),
    .auto_tl_master_clock_xing_in_d_mem_4_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_4_sink),
    .auto_tl_master_clock_xing_in_d_mem_4_denied        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_4_denied),
    .auto_tl_master_clock_xing_in_d_mem_4_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_4_data),
    .auto_tl_master_clock_xing_in_d_mem_4_corrupt       (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_4_corrupt),
    .auto_tl_master_clock_xing_in_d_mem_5_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_5_opcode),
    .auto_tl_master_clock_xing_in_d_mem_5_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_5_param),
    .auto_tl_master_clock_xing_in_d_mem_5_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_5_size),
    .auto_tl_master_clock_xing_in_d_mem_5_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_5_source),
    .auto_tl_master_clock_xing_in_d_mem_5_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_5_sink),
    .auto_tl_master_clock_xing_in_d_mem_5_denied        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_5_denied),
    .auto_tl_master_clock_xing_in_d_mem_5_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_5_data),
    .auto_tl_master_clock_xing_in_d_mem_5_corrupt       (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_5_corrupt),
    .auto_tl_master_clock_xing_in_d_mem_6_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_6_opcode),
    .auto_tl_master_clock_xing_in_d_mem_6_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_6_param),
    .auto_tl_master_clock_xing_in_d_mem_6_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_6_size),
    .auto_tl_master_clock_xing_in_d_mem_6_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_6_source),
    .auto_tl_master_clock_xing_in_d_mem_6_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_6_sink),
    .auto_tl_master_clock_xing_in_d_mem_6_denied        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_6_denied),
    .auto_tl_master_clock_xing_in_d_mem_6_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_6_data),
    .auto_tl_master_clock_xing_in_d_mem_6_corrupt       (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_6_corrupt),
    .auto_tl_master_clock_xing_in_d_mem_7_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_7_opcode),
    .auto_tl_master_clock_xing_in_d_mem_7_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_7_param),
    .auto_tl_master_clock_xing_in_d_mem_7_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_7_size),
    .auto_tl_master_clock_xing_in_d_mem_7_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_7_source),
    .auto_tl_master_clock_xing_in_d_mem_7_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_7_sink),
    .auto_tl_master_clock_xing_in_d_mem_7_denied        (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_7_denied),
    .auto_tl_master_clock_xing_in_d_mem_7_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_7_data),
    .auto_tl_master_clock_xing_in_d_mem_7_corrupt       (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_mem_7_corrupt),
    .auto_tl_master_clock_xing_in_d_ridx                (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_ridx),
    .auto_tl_master_clock_xing_in_d_widx                (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_widx),
    .auto_tl_master_clock_xing_in_d_safe_ridx_valid     (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_safe_ridx_valid),
    .auto_tl_master_clock_xing_in_d_safe_widx_valid     (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_safe_widx_valid),
    .auto_tl_master_clock_xing_in_d_safe_source_reset_n (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_safe_source_reset_n),
    .auto_tl_master_clock_xing_in_d_safe_sink_reset_n   (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_safe_sink_reset_n),
    .auto_tl_master_clock_xing_in_e_mem_0_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_e_mem_0_sink),
    .auto_tl_master_clock_xing_in_e_mem_1_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_e_mem_1_sink),
    .auto_tl_master_clock_xing_in_e_mem_2_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_e_mem_2_sink),
    .auto_tl_master_clock_xing_in_e_mem_3_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_e_mem_3_sink),
    .auto_tl_master_clock_xing_in_e_mem_4_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_e_mem_4_sink),
    .auto_tl_master_clock_xing_in_e_mem_5_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_e_mem_5_sink),
    .auto_tl_master_clock_xing_in_e_mem_6_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_e_mem_6_sink),
    .auto_tl_master_clock_xing_in_e_mem_7_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_e_mem_7_sink),
    .auto_tl_master_clock_xing_in_e_ridx                (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_e_ridx),
    .auto_tl_master_clock_xing_in_e_widx                (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_e_widx),
    .auto_tl_master_clock_xing_in_e_safe_ridx_valid     (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_e_safe_ridx_valid),
    .auto_tl_master_clock_xing_in_e_safe_widx_valid     (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_e_safe_widx_valid),
    .auto_tl_master_clock_xing_in_e_safe_source_reset_n (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_e_safe_source_reset_n),
    .auto_tl_master_clock_xing_in_e_safe_sink_reset_n   (auto_coupler_from_rockettile_tl_master_clock_xing_in_1_e_safe_sink_reset_n),
    .auto_tl_out_a_ready                                (_fixer_auto_in_2_a_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_a_valid                                (_coupler_from_rockettile_1_auto_tl_out_a_valid),
    .auto_tl_out_a_bits_opcode                          (_coupler_from_rockettile_1_auto_tl_out_a_bits_opcode),
    .auto_tl_out_a_bits_param                           (_coupler_from_rockettile_1_auto_tl_out_a_bits_param),
    .auto_tl_out_a_bits_size                            (_coupler_from_rockettile_1_auto_tl_out_a_bits_size),
    .auto_tl_out_a_bits_source                          (_coupler_from_rockettile_1_auto_tl_out_a_bits_source),
    .auto_tl_out_a_bits_address                         (_coupler_from_rockettile_1_auto_tl_out_a_bits_address),
    .auto_tl_out_a_bits_mask                            (_coupler_from_rockettile_1_auto_tl_out_a_bits_mask),
    .auto_tl_out_a_bits_data                            (_coupler_from_rockettile_1_auto_tl_out_a_bits_data),
    .auto_tl_out_a_bits_corrupt                         (_coupler_from_rockettile_1_auto_tl_out_a_bits_corrupt),
    .auto_tl_out_b_ready                                (_coupler_from_rockettile_1_auto_tl_out_b_ready),
    .auto_tl_out_b_valid                                (_fixer_auto_in_2_b_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_b_bits_param                           (_fixer_auto_in_2_b_bits_param),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_b_bits_source                          (_fixer_auto_in_2_b_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_b_bits_address                         (_fixer_auto_in_2_b_bits_address),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_c_ready                                (_fixer_auto_in_2_c_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_c_valid                                (_coupler_from_rockettile_1_auto_tl_out_c_valid),
    .auto_tl_out_c_bits_opcode                          (_coupler_from_rockettile_1_auto_tl_out_c_bits_opcode),
    .auto_tl_out_c_bits_param                           (_coupler_from_rockettile_1_auto_tl_out_c_bits_param),
    .auto_tl_out_c_bits_size                            (_coupler_from_rockettile_1_auto_tl_out_c_bits_size),
    .auto_tl_out_c_bits_source                          (_coupler_from_rockettile_1_auto_tl_out_c_bits_source),
    .auto_tl_out_c_bits_address                         (_coupler_from_rockettile_1_auto_tl_out_c_bits_address),
    .auto_tl_out_c_bits_data                            (_coupler_from_rockettile_1_auto_tl_out_c_bits_data),
    .auto_tl_out_c_bits_corrupt                         (_coupler_from_rockettile_1_auto_tl_out_c_bits_corrupt),
    .auto_tl_out_d_ready                                (_coupler_from_rockettile_1_auto_tl_out_d_ready),
    .auto_tl_out_d_valid                                (_fixer_auto_in_2_d_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_d_bits_opcode                          (_fixer_auto_in_2_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_d_bits_param                           (_fixer_auto_in_2_d_bits_param),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_d_bits_size                            (_fixer_auto_in_2_d_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_d_bits_source                          (_fixer_auto_in_2_d_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_d_bits_sink                            (_fixer_auto_in_2_d_bits_sink),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_d_bits_denied                          (_fixer_auto_in_2_d_bits_denied),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_d_bits_data                            (_fixer_auto_in_2_d_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_d_bits_corrupt                         (_fixer_auto_in_2_d_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_e_ready                                (_fixer_auto_in_2_e_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_e_valid                                (_coupler_from_rockettile_1_auto_tl_out_e_valid),
    .auto_tl_out_e_bits_sink                            (_coupler_from_rockettile_1_auto_tl_out_e_bits_sink)
  );
  TLInterconnectCoupler_3 coupler_from_rockettile_2 (	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .clock                                              (_fixedClockNode_auto_out_0_clock),	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
    .reset                                              (_fixedClockNode_auto_out_0_reset),	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
    .auto_tl_master_clock_xing_in_a_mem_0_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_0_opcode),
    .auto_tl_master_clock_xing_in_a_mem_0_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_0_param),
    .auto_tl_master_clock_xing_in_a_mem_0_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_0_size),
    .auto_tl_master_clock_xing_in_a_mem_0_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_0_source),
    .auto_tl_master_clock_xing_in_a_mem_0_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_0_address),
    .auto_tl_master_clock_xing_in_a_mem_0_mask          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_0_mask),
    .auto_tl_master_clock_xing_in_a_mem_0_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_0_data),
    .auto_tl_master_clock_xing_in_a_mem_1_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_1_opcode),
    .auto_tl_master_clock_xing_in_a_mem_1_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_1_param),
    .auto_tl_master_clock_xing_in_a_mem_1_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_1_size),
    .auto_tl_master_clock_xing_in_a_mem_1_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_1_source),
    .auto_tl_master_clock_xing_in_a_mem_1_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_1_address),
    .auto_tl_master_clock_xing_in_a_mem_1_mask          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_1_mask),
    .auto_tl_master_clock_xing_in_a_mem_1_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_1_data),
    .auto_tl_master_clock_xing_in_a_mem_2_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_2_opcode),
    .auto_tl_master_clock_xing_in_a_mem_2_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_2_param),
    .auto_tl_master_clock_xing_in_a_mem_2_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_2_size),
    .auto_tl_master_clock_xing_in_a_mem_2_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_2_source),
    .auto_tl_master_clock_xing_in_a_mem_2_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_2_address),
    .auto_tl_master_clock_xing_in_a_mem_2_mask          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_2_mask),
    .auto_tl_master_clock_xing_in_a_mem_2_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_2_data),
    .auto_tl_master_clock_xing_in_a_mem_3_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_3_opcode),
    .auto_tl_master_clock_xing_in_a_mem_3_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_3_param),
    .auto_tl_master_clock_xing_in_a_mem_3_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_3_size),
    .auto_tl_master_clock_xing_in_a_mem_3_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_3_source),
    .auto_tl_master_clock_xing_in_a_mem_3_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_3_address),
    .auto_tl_master_clock_xing_in_a_mem_3_mask          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_3_mask),
    .auto_tl_master_clock_xing_in_a_mem_3_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_3_data),
    .auto_tl_master_clock_xing_in_a_mem_4_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_4_opcode),
    .auto_tl_master_clock_xing_in_a_mem_4_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_4_param),
    .auto_tl_master_clock_xing_in_a_mem_4_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_4_size),
    .auto_tl_master_clock_xing_in_a_mem_4_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_4_source),
    .auto_tl_master_clock_xing_in_a_mem_4_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_4_address),
    .auto_tl_master_clock_xing_in_a_mem_4_mask          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_4_mask),
    .auto_tl_master_clock_xing_in_a_mem_4_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_4_data),
    .auto_tl_master_clock_xing_in_a_mem_5_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_5_opcode),
    .auto_tl_master_clock_xing_in_a_mem_5_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_5_param),
    .auto_tl_master_clock_xing_in_a_mem_5_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_5_size),
    .auto_tl_master_clock_xing_in_a_mem_5_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_5_source),
    .auto_tl_master_clock_xing_in_a_mem_5_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_5_address),
    .auto_tl_master_clock_xing_in_a_mem_5_mask          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_5_mask),
    .auto_tl_master_clock_xing_in_a_mem_5_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_5_data),
    .auto_tl_master_clock_xing_in_a_mem_6_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_6_opcode),
    .auto_tl_master_clock_xing_in_a_mem_6_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_6_param),
    .auto_tl_master_clock_xing_in_a_mem_6_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_6_size),
    .auto_tl_master_clock_xing_in_a_mem_6_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_6_source),
    .auto_tl_master_clock_xing_in_a_mem_6_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_6_address),
    .auto_tl_master_clock_xing_in_a_mem_6_mask          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_6_mask),
    .auto_tl_master_clock_xing_in_a_mem_6_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_6_data),
    .auto_tl_master_clock_xing_in_a_mem_7_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_7_opcode),
    .auto_tl_master_clock_xing_in_a_mem_7_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_7_param),
    .auto_tl_master_clock_xing_in_a_mem_7_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_7_size),
    .auto_tl_master_clock_xing_in_a_mem_7_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_7_source),
    .auto_tl_master_clock_xing_in_a_mem_7_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_7_address),
    .auto_tl_master_clock_xing_in_a_mem_7_mask          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_7_mask),
    .auto_tl_master_clock_xing_in_a_mem_7_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_mem_7_data),
    .auto_tl_master_clock_xing_in_a_ridx                (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_ridx),
    .auto_tl_master_clock_xing_in_a_widx                (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_widx),
    .auto_tl_master_clock_xing_in_a_safe_ridx_valid     (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_safe_ridx_valid),
    .auto_tl_master_clock_xing_in_a_safe_widx_valid     (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_safe_widx_valid),
    .auto_tl_master_clock_xing_in_a_safe_source_reset_n (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_safe_source_reset_n),
    .auto_tl_master_clock_xing_in_a_safe_sink_reset_n   (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_a_safe_sink_reset_n),
    .auto_tl_master_clock_xing_in_b_mem_0_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_0_param),
    .auto_tl_master_clock_xing_in_b_mem_0_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_0_source),
    .auto_tl_master_clock_xing_in_b_mem_0_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_0_address),
    .auto_tl_master_clock_xing_in_b_mem_1_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_1_param),
    .auto_tl_master_clock_xing_in_b_mem_1_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_1_source),
    .auto_tl_master_clock_xing_in_b_mem_1_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_1_address),
    .auto_tl_master_clock_xing_in_b_mem_2_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_2_param),
    .auto_tl_master_clock_xing_in_b_mem_2_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_2_source),
    .auto_tl_master_clock_xing_in_b_mem_2_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_2_address),
    .auto_tl_master_clock_xing_in_b_mem_3_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_3_param),
    .auto_tl_master_clock_xing_in_b_mem_3_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_3_source),
    .auto_tl_master_clock_xing_in_b_mem_3_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_3_address),
    .auto_tl_master_clock_xing_in_b_mem_4_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_4_param),
    .auto_tl_master_clock_xing_in_b_mem_4_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_4_source),
    .auto_tl_master_clock_xing_in_b_mem_4_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_4_address),
    .auto_tl_master_clock_xing_in_b_mem_5_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_5_param),
    .auto_tl_master_clock_xing_in_b_mem_5_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_5_source),
    .auto_tl_master_clock_xing_in_b_mem_5_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_5_address),
    .auto_tl_master_clock_xing_in_b_mem_6_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_6_param),
    .auto_tl_master_clock_xing_in_b_mem_6_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_6_source),
    .auto_tl_master_clock_xing_in_b_mem_6_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_6_address),
    .auto_tl_master_clock_xing_in_b_mem_7_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_7_param),
    .auto_tl_master_clock_xing_in_b_mem_7_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_7_source),
    .auto_tl_master_clock_xing_in_b_mem_7_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_mem_7_address),
    .auto_tl_master_clock_xing_in_b_ridx                (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_ridx),
    .auto_tl_master_clock_xing_in_b_widx                (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_widx),
    .auto_tl_master_clock_xing_in_b_safe_ridx_valid     (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_safe_ridx_valid),
    .auto_tl_master_clock_xing_in_b_safe_widx_valid     (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_safe_widx_valid),
    .auto_tl_master_clock_xing_in_b_safe_source_reset_n (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_safe_source_reset_n),
    .auto_tl_master_clock_xing_in_b_safe_sink_reset_n   (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_b_safe_sink_reset_n),
    .auto_tl_master_clock_xing_in_c_mem_0_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_0_opcode),
    .auto_tl_master_clock_xing_in_c_mem_0_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_0_param),
    .auto_tl_master_clock_xing_in_c_mem_0_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_0_size),
    .auto_tl_master_clock_xing_in_c_mem_0_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_0_source),
    .auto_tl_master_clock_xing_in_c_mem_0_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_0_address),
    .auto_tl_master_clock_xing_in_c_mem_0_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_0_data),
    .auto_tl_master_clock_xing_in_c_mem_1_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_1_opcode),
    .auto_tl_master_clock_xing_in_c_mem_1_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_1_param),
    .auto_tl_master_clock_xing_in_c_mem_1_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_1_size),
    .auto_tl_master_clock_xing_in_c_mem_1_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_1_source),
    .auto_tl_master_clock_xing_in_c_mem_1_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_1_address),
    .auto_tl_master_clock_xing_in_c_mem_1_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_1_data),
    .auto_tl_master_clock_xing_in_c_mem_2_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_2_opcode),
    .auto_tl_master_clock_xing_in_c_mem_2_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_2_param),
    .auto_tl_master_clock_xing_in_c_mem_2_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_2_size),
    .auto_tl_master_clock_xing_in_c_mem_2_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_2_source),
    .auto_tl_master_clock_xing_in_c_mem_2_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_2_address),
    .auto_tl_master_clock_xing_in_c_mem_2_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_2_data),
    .auto_tl_master_clock_xing_in_c_mem_3_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_3_opcode),
    .auto_tl_master_clock_xing_in_c_mem_3_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_3_param),
    .auto_tl_master_clock_xing_in_c_mem_3_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_3_size),
    .auto_tl_master_clock_xing_in_c_mem_3_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_3_source),
    .auto_tl_master_clock_xing_in_c_mem_3_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_3_address),
    .auto_tl_master_clock_xing_in_c_mem_3_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_3_data),
    .auto_tl_master_clock_xing_in_c_mem_4_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_4_opcode),
    .auto_tl_master_clock_xing_in_c_mem_4_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_4_param),
    .auto_tl_master_clock_xing_in_c_mem_4_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_4_size),
    .auto_tl_master_clock_xing_in_c_mem_4_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_4_source),
    .auto_tl_master_clock_xing_in_c_mem_4_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_4_address),
    .auto_tl_master_clock_xing_in_c_mem_4_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_4_data),
    .auto_tl_master_clock_xing_in_c_mem_5_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_5_opcode),
    .auto_tl_master_clock_xing_in_c_mem_5_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_5_param),
    .auto_tl_master_clock_xing_in_c_mem_5_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_5_size),
    .auto_tl_master_clock_xing_in_c_mem_5_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_5_source),
    .auto_tl_master_clock_xing_in_c_mem_5_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_5_address),
    .auto_tl_master_clock_xing_in_c_mem_5_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_5_data),
    .auto_tl_master_clock_xing_in_c_mem_6_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_6_opcode),
    .auto_tl_master_clock_xing_in_c_mem_6_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_6_param),
    .auto_tl_master_clock_xing_in_c_mem_6_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_6_size),
    .auto_tl_master_clock_xing_in_c_mem_6_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_6_source),
    .auto_tl_master_clock_xing_in_c_mem_6_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_6_address),
    .auto_tl_master_clock_xing_in_c_mem_6_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_6_data),
    .auto_tl_master_clock_xing_in_c_mem_7_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_7_opcode),
    .auto_tl_master_clock_xing_in_c_mem_7_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_7_param),
    .auto_tl_master_clock_xing_in_c_mem_7_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_7_size),
    .auto_tl_master_clock_xing_in_c_mem_7_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_7_source),
    .auto_tl_master_clock_xing_in_c_mem_7_address       (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_7_address),
    .auto_tl_master_clock_xing_in_c_mem_7_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_mem_7_data),
    .auto_tl_master_clock_xing_in_c_ridx                (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_ridx),
    .auto_tl_master_clock_xing_in_c_widx                (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_widx),
    .auto_tl_master_clock_xing_in_c_safe_ridx_valid     (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_safe_ridx_valid),
    .auto_tl_master_clock_xing_in_c_safe_widx_valid     (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_safe_widx_valid),
    .auto_tl_master_clock_xing_in_c_safe_source_reset_n (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_safe_source_reset_n),
    .auto_tl_master_clock_xing_in_c_safe_sink_reset_n   (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_c_safe_sink_reset_n),
    .auto_tl_master_clock_xing_in_d_mem_0_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_0_opcode),
    .auto_tl_master_clock_xing_in_d_mem_0_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_0_param),
    .auto_tl_master_clock_xing_in_d_mem_0_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_0_size),
    .auto_tl_master_clock_xing_in_d_mem_0_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_0_source),
    .auto_tl_master_clock_xing_in_d_mem_0_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_0_sink),
    .auto_tl_master_clock_xing_in_d_mem_0_denied        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_0_denied),
    .auto_tl_master_clock_xing_in_d_mem_0_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_0_data),
    .auto_tl_master_clock_xing_in_d_mem_0_corrupt       (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_0_corrupt),
    .auto_tl_master_clock_xing_in_d_mem_1_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_1_opcode),
    .auto_tl_master_clock_xing_in_d_mem_1_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_1_param),
    .auto_tl_master_clock_xing_in_d_mem_1_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_1_size),
    .auto_tl_master_clock_xing_in_d_mem_1_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_1_source),
    .auto_tl_master_clock_xing_in_d_mem_1_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_1_sink),
    .auto_tl_master_clock_xing_in_d_mem_1_denied        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_1_denied),
    .auto_tl_master_clock_xing_in_d_mem_1_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_1_data),
    .auto_tl_master_clock_xing_in_d_mem_1_corrupt       (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_1_corrupt),
    .auto_tl_master_clock_xing_in_d_mem_2_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_2_opcode),
    .auto_tl_master_clock_xing_in_d_mem_2_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_2_param),
    .auto_tl_master_clock_xing_in_d_mem_2_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_2_size),
    .auto_tl_master_clock_xing_in_d_mem_2_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_2_source),
    .auto_tl_master_clock_xing_in_d_mem_2_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_2_sink),
    .auto_tl_master_clock_xing_in_d_mem_2_denied        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_2_denied),
    .auto_tl_master_clock_xing_in_d_mem_2_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_2_data),
    .auto_tl_master_clock_xing_in_d_mem_2_corrupt       (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_2_corrupt),
    .auto_tl_master_clock_xing_in_d_mem_3_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_3_opcode),
    .auto_tl_master_clock_xing_in_d_mem_3_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_3_param),
    .auto_tl_master_clock_xing_in_d_mem_3_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_3_size),
    .auto_tl_master_clock_xing_in_d_mem_3_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_3_source),
    .auto_tl_master_clock_xing_in_d_mem_3_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_3_sink),
    .auto_tl_master_clock_xing_in_d_mem_3_denied        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_3_denied),
    .auto_tl_master_clock_xing_in_d_mem_3_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_3_data),
    .auto_tl_master_clock_xing_in_d_mem_3_corrupt       (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_3_corrupt),
    .auto_tl_master_clock_xing_in_d_mem_4_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_4_opcode),
    .auto_tl_master_clock_xing_in_d_mem_4_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_4_param),
    .auto_tl_master_clock_xing_in_d_mem_4_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_4_size),
    .auto_tl_master_clock_xing_in_d_mem_4_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_4_source),
    .auto_tl_master_clock_xing_in_d_mem_4_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_4_sink),
    .auto_tl_master_clock_xing_in_d_mem_4_denied        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_4_denied),
    .auto_tl_master_clock_xing_in_d_mem_4_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_4_data),
    .auto_tl_master_clock_xing_in_d_mem_4_corrupt       (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_4_corrupt),
    .auto_tl_master_clock_xing_in_d_mem_5_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_5_opcode),
    .auto_tl_master_clock_xing_in_d_mem_5_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_5_param),
    .auto_tl_master_clock_xing_in_d_mem_5_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_5_size),
    .auto_tl_master_clock_xing_in_d_mem_5_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_5_source),
    .auto_tl_master_clock_xing_in_d_mem_5_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_5_sink),
    .auto_tl_master_clock_xing_in_d_mem_5_denied        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_5_denied),
    .auto_tl_master_clock_xing_in_d_mem_5_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_5_data),
    .auto_tl_master_clock_xing_in_d_mem_5_corrupt       (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_5_corrupt),
    .auto_tl_master_clock_xing_in_d_mem_6_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_6_opcode),
    .auto_tl_master_clock_xing_in_d_mem_6_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_6_param),
    .auto_tl_master_clock_xing_in_d_mem_6_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_6_size),
    .auto_tl_master_clock_xing_in_d_mem_6_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_6_source),
    .auto_tl_master_clock_xing_in_d_mem_6_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_6_sink),
    .auto_tl_master_clock_xing_in_d_mem_6_denied        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_6_denied),
    .auto_tl_master_clock_xing_in_d_mem_6_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_6_data),
    .auto_tl_master_clock_xing_in_d_mem_6_corrupt       (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_6_corrupt),
    .auto_tl_master_clock_xing_in_d_mem_7_opcode        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_7_opcode),
    .auto_tl_master_clock_xing_in_d_mem_7_param         (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_7_param),
    .auto_tl_master_clock_xing_in_d_mem_7_size          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_7_size),
    .auto_tl_master_clock_xing_in_d_mem_7_source        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_7_source),
    .auto_tl_master_clock_xing_in_d_mem_7_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_7_sink),
    .auto_tl_master_clock_xing_in_d_mem_7_denied        (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_7_denied),
    .auto_tl_master_clock_xing_in_d_mem_7_data          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_7_data),
    .auto_tl_master_clock_xing_in_d_mem_7_corrupt       (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_mem_7_corrupt),
    .auto_tl_master_clock_xing_in_d_ridx                (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_ridx),
    .auto_tl_master_clock_xing_in_d_widx                (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_widx),
    .auto_tl_master_clock_xing_in_d_safe_ridx_valid     (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_safe_ridx_valid),
    .auto_tl_master_clock_xing_in_d_safe_widx_valid     (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_safe_widx_valid),
    .auto_tl_master_clock_xing_in_d_safe_source_reset_n (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_safe_source_reset_n),
    .auto_tl_master_clock_xing_in_d_safe_sink_reset_n   (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_d_safe_sink_reset_n),
    .auto_tl_master_clock_xing_in_e_mem_0_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_e_mem_0_sink),
    .auto_tl_master_clock_xing_in_e_mem_1_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_e_mem_1_sink),
    .auto_tl_master_clock_xing_in_e_mem_2_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_e_mem_2_sink),
    .auto_tl_master_clock_xing_in_e_mem_3_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_e_mem_3_sink),
    .auto_tl_master_clock_xing_in_e_mem_4_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_e_mem_4_sink),
    .auto_tl_master_clock_xing_in_e_mem_5_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_e_mem_5_sink),
    .auto_tl_master_clock_xing_in_e_mem_6_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_e_mem_6_sink),
    .auto_tl_master_clock_xing_in_e_mem_7_sink          (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_e_mem_7_sink),
    .auto_tl_master_clock_xing_in_e_ridx                (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_e_ridx),
    .auto_tl_master_clock_xing_in_e_widx                (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_e_widx),
    .auto_tl_master_clock_xing_in_e_safe_ridx_valid     (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_e_safe_ridx_valid),
    .auto_tl_master_clock_xing_in_e_safe_widx_valid     (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_e_safe_widx_valid),
    .auto_tl_master_clock_xing_in_e_safe_source_reset_n (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_e_safe_source_reset_n),
    .auto_tl_master_clock_xing_in_e_safe_sink_reset_n   (auto_coupler_from_rockettile_tl_master_clock_xing_in_2_e_safe_sink_reset_n),
    .auto_tl_out_a_ready                                (_fixer_auto_in_3_a_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_a_valid                                (_coupler_from_rockettile_2_auto_tl_out_a_valid),
    .auto_tl_out_a_bits_opcode                          (_coupler_from_rockettile_2_auto_tl_out_a_bits_opcode),
    .auto_tl_out_a_bits_param                           (_coupler_from_rockettile_2_auto_tl_out_a_bits_param),
    .auto_tl_out_a_bits_size                            (_coupler_from_rockettile_2_auto_tl_out_a_bits_size),
    .auto_tl_out_a_bits_source                          (_coupler_from_rockettile_2_auto_tl_out_a_bits_source),
    .auto_tl_out_a_bits_address                         (_coupler_from_rockettile_2_auto_tl_out_a_bits_address),
    .auto_tl_out_a_bits_mask                            (_coupler_from_rockettile_2_auto_tl_out_a_bits_mask),
    .auto_tl_out_a_bits_data                            (_coupler_from_rockettile_2_auto_tl_out_a_bits_data),
    .auto_tl_out_a_bits_corrupt                         (_coupler_from_rockettile_2_auto_tl_out_a_bits_corrupt),
    .auto_tl_out_b_ready                                (_coupler_from_rockettile_2_auto_tl_out_b_ready),
    .auto_tl_out_b_valid                                (_fixer_auto_in_3_b_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_b_bits_param                           (_fixer_auto_in_3_b_bits_param),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_b_bits_source                          (_fixer_auto_in_3_b_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_b_bits_address                         (_fixer_auto_in_3_b_bits_address),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_c_ready                                (_fixer_auto_in_3_c_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_c_valid                                (_coupler_from_rockettile_2_auto_tl_out_c_valid),
    .auto_tl_out_c_bits_opcode                          (_coupler_from_rockettile_2_auto_tl_out_c_bits_opcode),
    .auto_tl_out_c_bits_param                           (_coupler_from_rockettile_2_auto_tl_out_c_bits_param),
    .auto_tl_out_c_bits_size                            (_coupler_from_rockettile_2_auto_tl_out_c_bits_size),
    .auto_tl_out_c_bits_source                          (_coupler_from_rockettile_2_auto_tl_out_c_bits_source),
    .auto_tl_out_c_bits_address                         (_coupler_from_rockettile_2_auto_tl_out_c_bits_address),
    .auto_tl_out_c_bits_data                            (_coupler_from_rockettile_2_auto_tl_out_c_bits_data),
    .auto_tl_out_c_bits_corrupt                         (_coupler_from_rockettile_2_auto_tl_out_c_bits_corrupt),
    .auto_tl_out_d_ready                                (_coupler_from_rockettile_2_auto_tl_out_d_ready),
    .auto_tl_out_d_valid                                (_fixer_auto_in_3_d_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_d_bits_opcode                          (_fixer_auto_in_3_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_d_bits_param                           (_fixer_auto_in_3_d_bits_param),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_d_bits_size                            (_fixer_auto_in_3_d_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_d_bits_source                          (_fixer_auto_in_3_d_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_d_bits_sink                            (_fixer_auto_in_3_d_bits_sink),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_d_bits_denied                          (_fixer_auto_in_3_d_bits_denied),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_d_bits_data                            (_fixer_auto_in_3_d_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_d_bits_corrupt                         (_fixer_auto_in_3_d_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_e_ready                                (_fixer_auto_in_3_e_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_tl_out_e_valid                                (_coupler_from_rockettile_2_auto_tl_out_e_valid),
    .auto_tl_out_e_bits_sink                            (_coupler_from_rockettile_2_auto_tl_out_e_bits_sink)
  );
  assign auto_sbus_clock_groups_out_member_coh_0_clock = auto_sbus_clock_groups_in_member_sbus_1_clock;
  assign auto_sbus_clock_groups_out_member_coh_0_reset = auto_sbus_clock_groups_in_member_sbus_1_reset;
endmodule

