v 20110115 2
C 48500 47100 1 0 0 resistor-1.sym
{
T 48800 47500 5 10 0 0 0 0 1
device=RESISTOR
}
C 50000 46300 1 90 0 capacitor-1.sym
{
T 49300 46500 5 10 0 0 90 0 1
device=CAPACITOR
T 49100 46500 5 10 0 0 90 0 1
symversion=0.1
}
C 49700 46000 1 0 0 gnd-1.sym
C 47900 46300 1 0 0 kvoltageVertical.sym
{
T 47900 47300 5 8 0 0 0 0 1
device=VOLTAGE_SOURCE
}
C 48000 46000 1 0 0 gnd-1.sym
N 49400 47200 49800 47200 4
N 48500 47200 48100 47200 4
C 45800 46300 1 90 0 resistor-1.sym
{
T 45400 46600 5 10 0 0 90 0 1
device=RESISTOR
}
C 45300 47400 1 180 0 capacitor-1.sym
{
T 45100 46700 5 10 0 0 180 0 1
device=CAPACITOR
T 45100 46500 5 10 0 0 180 0 1
symversion=0.1
}
C 45600 46000 1 0 0 gnd-1.sym
C 43800 46300 1 0 0 kvoltageVertical.sym
{
T 43800 47300 5 8 0 0 0 0 1
device=VOLTAGE_SOURCE
}
C 43900 46000 1 0 0 gnd-1.sym
N 45300 47200 45700 47200 4
N 44400 47200 44000 47200 4
B 43600 45500 6600 2300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
