INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ACER/GokulVivado/project_2/project_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ACER/GokulVivado/project_2/project_2.srcs/sources_1/new/AddressAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ACER/GokulVivado/project_2/project_2.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ACER/GokulVivado/project_2/project_2.srcs/sources_1/new/Instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ACER/GokulVivado/project_2/project_2.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ACER/GokulVivado/project_2/project_2.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ACER/GokulVivado/project_2/project_2.srcs/sources_1/new/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ACER/GokulVivado/project_2/project_2.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
