
*** Running vivado
    with args -log pfm_dynamic_accessMemory_0_2_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pfm_dynamic_accessMemory_0_2_0.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source pfm_dynamic_accessMemory_0_2_0.tcl -notrace
INFO: Dispatch client connection id - 37585
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/xo/ip_repo/xilinx_com_hls_accessMemory_0_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Vitis/2020.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Vitis/2020.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2424.750 ; gain = 0.000 ; free physical = 92206 ; free virtual = 359839
Command: synth_design -top pfm_dynamic_accessMemory_0_2_0 -part xcu280-fsvh2892-2L-e -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30285
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3327.828 ; gain = 175.719 ; free physical = 28496 ; free virtual = 296188
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_accessMemory_0_2_0' [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_accessMemory_0_2_0/synth/pfm_dynamic_accessMemory_0_2_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'accessMemory_0' [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0.v:12]
	Parameter ap_ST_fsm_state1 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 76'b0000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 76'b0000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 76'b0000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 76'b0000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 76'b0000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 76'b0000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 76'b0000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 76'b0000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 76'b0000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 76'b0000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 76'b0000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 76'b0000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 76'b0000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 76'b0000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 76'b0000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 76'b0000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 76'b0000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 76'b0000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 76'b0000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 76'b0000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 76'b0000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 76'b0000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 76'b0000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 76'b0000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 76'b0000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 76'b0000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 76'b0000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 76'b0000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 76'b0000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 76'b0000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 76'b0000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 76'b0000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 76'b0000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 76'b0000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 76'b0000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 76'b0000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 76'b0000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 76'b0000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 76'b0000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 76'b0000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 76'b0000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 76'b0000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 76'b0000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 76'b0000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 76'b0000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 76'b0000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 76'b0000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 76'b0000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 76'b0000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 76'b0000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 76'b0000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 76'b0000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 76'b0000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 76'b0000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 76'b0000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 76'b0000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 76'b0000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 76'b0001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 76'b0010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 76'b0100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state232 bound to: 76'b1000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 3'b000 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 4'b0011 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'accessMemory_0_control_s_axi' [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_control_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_DATA_DATA_0 bound to: 7'b0010000 
	Parameter ADDR_DATA_DATA_1 bound to: 7'b0010100 
	Parameter ADDR_DATA_CTRL bound to: 7'b0011000 
	Parameter ADDR_RANDOM_INIT_DATA_0 bound to: 7'b0011100 
	Parameter ADDR_RANDOM_INIT_DATA_1 bound to: 7'b0100000 
	Parameter ADDR_RANDOM_INIT_CTRL bound to: 7'b0100100 
	Parameter ADDR_M_DATA_0 bound to: 7'b0101000 
	Parameter ADDR_M_DATA_1 bound to: 7'b0101100 
	Parameter ADDR_M_CTRL bound to: 7'b0110000 
	Parameter ADDR_DATA_CHUNK_DATA_0 bound to: 7'b0110100 
	Parameter ADDR_DATA_CHUNK_DATA_1 bound to: 7'b0111000 
	Parameter ADDR_DATA_CHUNK_CTRL bound to: 7'b0111100 
	Parameter ADDR_NUM_CACHE_OPERATIONS_DATA_0 bound to: 7'b1000000 
	Parameter ADDR_NUM_CACHE_OPERATIONS_CTRL bound to: 7'b1000100 
	Parameter ADDR_KERNEL_NUMBER_DATA_0 bound to: 7'b1001000 
	Parameter ADDR_KERNEL_NUMBER_CTRL bound to: 7'b1001100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_control_s_axi.v:242]
INFO: [Synth 8-6155] done synthesizing module 'accessMemory_0_control_s_axi' (1#1) [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'accessMemory_0_gmem_m_axi' [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_gmem_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'accessMemory_0_gmem_m_axi_write' [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_gmem_m_axi.v:1729]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_DATA_BYTES bound to: 64 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 64 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 6'b111111 
INFO: [Synth 8-6157] synthesizing module 'accessMemory_0_gmem_m_axi_fifo' [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'accessMemory_0_gmem_m_axi_fifo' (2#1) [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'accessMemory_0_gmem_m_axi_reg_slice' [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_gmem_m_axi.v:314]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'accessMemory_0_gmem_m_axi_reg_slice' (3#1) [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_gmem_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'accessMemory_0_gmem_m_axi_fifo__parameterized0' [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'accessMemory_0_gmem_m_axi_fifo__parameterized0' (3#1) [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'accessMemory_0_gmem_m_axi_buffer' [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_gmem_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 576 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_gmem_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'accessMemory_0_gmem_m_axi_buffer' (4#1) [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_gmem_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'accessMemory_0_gmem_m_axi_fifo__parameterized1' [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'accessMemory_0_gmem_m_axi_fifo__parameterized1' (4#1) [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'accessMemory_0_gmem_m_axi_fifo__parameterized2' [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'accessMemory_0_gmem_m_axi_fifo__parameterized2' (4#1) [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_gmem_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'accessMemory_0_gmem_m_axi_write' (5#1) [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_gmem_m_axi.v:1729]
INFO: [Synth 8-6157] synthesizing module 'accessMemory_0_gmem_m_axi_read' [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_gmem_m_axi.v:932]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_DATA_BYTES bound to: 64 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 64 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 6'b111111 
INFO: [Synth 8-6157] synthesizing module 'accessMemory_0_gmem_m_axi_buffer__parameterized0' [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_gmem_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 515 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_gmem_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'accessMemory_0_gmem_m_axi_buffer__parameterized0' (5#1) [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_gmem_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'accessMemory_0_gmem_m_axi_reg_slice__parameterized0' [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_gmem_m_axi.v:314]
	Parameter N bound to: 514 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'accessMemory_0_gmem_m_axi_reg_slice__parameterized0' (5#1) [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_gmem_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'accessMemory_0_gmem_m_axi_read' (6#1) [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_gmem_m_axi.v:932]
INFO: [Synth 8-6157] synthesizing module 'accessMemory_0_gmem_m_axi_throttle' [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_gmem_m_axi.v:710]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'accessMemory_0_gmem_m_axi_reg_slice__parameterized1' [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_gmem_m_axi.v:314]
	Parameter N bound to: 72 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'accessMemory_0_gmem_m_axi_reg_slice__parameterized1' (6#1) [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_gmem_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'accessMemory_0_gmem_m_axi_fifo__parameterized3' [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 72 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'accessMemory_0_gmem_m_axi_fifo__parameterized3' (6#1) [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'accessMemory_0_gmem_m_axi_fifo__parameterized4' [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 577 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'accessMemory_0_gmem_m_axi_fifo__parameterized4' (6#1) [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_gmem_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'accessMemory_0_gmem_m_axi_throttle' (7#1) [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_gmem_m_axi.v:710]
INFO: [Synth 8-6155] done synthesizing module 'accessMemory_0_gmem_m_axi' (8#1) [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_gmem_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'accessMemory_0_local_address_buffer' [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_local_address_buffer.v:46]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'accessMemory_0_local_address_buffer_ram' [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_local_address_buffer.v:6]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'accessMemory_0_local_address_buffer_ram' (9#1) [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_local_address_buffer.v:6]
INFO: [Synth 8-6155] done synthesizing module 'accessMemory_0_local_address_buffer' (10#1) [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_local_address_buffer.v:46]
INFO: [Synth 8-6157] synthesizing module 'accessMemory_0_mul_32ns_64s_64_5_1' [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_mul_32ns_64s_64_5_1.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0' [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_mul_32ns_64s_64_5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0' (11#1) [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_mul_32ns_64s_64_5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'accessMemory_0_mul_32ns_64s_64_5_1' (12#1) [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0_mul_32ns_64s_64_5_1.v:35]
INFO: [Synth 8-6155] done synthesizing module 'accessMemory_0' (13#1) [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/b2d1/hdl/verilog/accessMemory_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_accessMemory_0_2_0' (14#1) [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_accessMemory_0_2_0/synth/pfm_dynamic_accessMemory_0_2_0.v:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3467.836 ; gain = 315.727 ; free physical = 32826 ; free virtual = 300530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3485.648 ; gain = 333.539 ; free physical = 31912 ; free virtual = 299634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3485.648 ; gain = 333.539 ; free physical = 31912 ; free virtual = 299634
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3485.648 ; gain = 0.000 ; free physical = 32286 ; free virtual = 300012
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_accessMemory_0_2_0/constraints/accessMemory_0_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3684.898 ; gain = 21.781 ; free physical = 31894 ; free virtual = 299707
Finished Parsing XDC File [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_accessMemory_0_2_0/constraints/accessMemory_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_accessMemory_0_2_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_accessMemory_0_2_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3684.898 ; gain = 0.000 ; free physical = 31600 ; free virtual = 299414
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3702.742 ; gain = 17.844 ; free physical = 29807 ; free virtual = 297616
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 3702.742 ; gain = 550.633 ; free physical = 29744 ; free virtual = 297586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 3702.742 ; gain = 550.633 ; free physical = 29725 ; free virtual = 297567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_accessMemory_0_2_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 3702.742 ; gain = 550.633 ; free physical = 29726 ; free virtual = 297568
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'accessMemory_0_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'accessMemory_0_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'accessMemory_0_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'accessMemory_0_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'accessMemory_0_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'accessMemory_0_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'accessMemory_0_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'accessMemory_0_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'accessMemory_0_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'accessMemory_0_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"accessMemory_0_local_address_buffer_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "accessMemory_0_local_address_buffer_ram:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "accessMemory_0_local_address_buffer_ram:/ram_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 3702.742 ; gain = 550.633 ; free physical = 27546 ; free virtual = 295399
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 14    
	   3 Input   64 Bit       Adders := 9     
	   2 Input   62 Bit       Adders := 3     
	   2 Input   61 Bit       Adders := 1     
	   2 Input   52 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 7     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input     64 Bit         XORs := 9     
	   2 Input      1 Bit         XORs := 25    
+---Registers : 
	              577 Bit    Registers := 1     
	              576 Bit    Registers := 3     
	              515 Bit    Registers := 3     
	              514 Bit    Registers := 2     
	              512 Bit    Registers := 4     
	               96 Bit    Registers := 6     
	               76 Bit    Registers := 1     
	               72 Bit    Registers := 3     
	               64 Bit    Registers := 139   
	               62 Bit    Registers := 3     
	               61 Bit    Registers := 4     
	               58 Bit    Registers := 3     
	               52 Bit    Registers := 2     
	               32 Bit    Registers := 14    
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 159   
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 74    
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 817   
+---Multipliers : 
	              33x64  Multipliers := 1     
+---RAMs : 
	             144K Bit	(256 X 576 bit)          RAMs := 1     
	             128K Bit	(256 X 515 bit)          RAMs := 1     
	              64K Bit	(1024 X 64 bit)          RAMs := 2     
+---Muxes : 
	   2 Input  576 Bit        Muxes := 1     
	   2 Input  515 Bit        Muxes := 1     
	   2 Input  514 Bit        Muxes := 1     
	   2 Input   96 Bit        Muxes := 2     
	  77 Input   76 Bit        Muxes := 1     
	   3 Input   76 Bit        Muxes := 1     
	   2 Input   74 Bit        Muxes := 1     
	   2 Input   73 Bit        Muxes := 1     
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 24    
	   2 Input   52 Bit        Muxes := 2     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 10    
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 8     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 52    
	   3 Input    2 Bit        Muxes := 12    
	   5 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 85    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff0_reg, operation Mode is: (A2*B)'.
DSP Report: register mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff0_reg.
DSP Report: operator mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff0_reg.
DSP Report: operator mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff0_reg.
DSP Report: Generating DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A*B2)'.
DSP Report: register mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg.
DSP Report: operator mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg.
DSP Report: operator mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg.
DSP Report: Generating DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff0_reg.
DSP Report: operator mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff0_reg.
DSP Report: operator mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff0_reg.
DSP Report: Generating DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/tmp_product, operation Mode is: PCIN+(A2*B)'.
DSP Report: register mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg.
DSP Report: operator mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg.
DSP Report: operator mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg.
DSP Report: Generating DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff0_reg.
DSP Report: operator mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff0_reg.
DSP Report: operator mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff0_reg.
DSP Report: Generating DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/tmp_product, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg, operation Mode is: (PCIN+(A2*B)')'.
DSP Report: register mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg.
DSP Report: operator mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg.
DSP Report: operator mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32ns_64s_64_5_1_U1/accessMemory_0_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg.
RAM ("inst/loaded_data_buffer_U/accessMemory_0_local_address_buffer_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/loaded_data_buffer_U/accessMemory_0_local_address_buffer_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "inst/loaded_data_buffer_U/accessMemory_0_local_address_buffer_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "inst/loaded_data_buffer_U/accessMemory_0_local_address_buffer_ram_U/ram_reg"
RAM ("inst/local_address_buffer_U/accessMemory_0_local_address_buffer_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/local_address_buffer_U/accessMemory_0_local_address_buffer_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "inst/local_address_buffer_U/accessMemory_0_local_address_buffer_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "inst/local_address_buffer_U/accessMemory_0_local_address_buffer_ram_U/ram_reg"
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:01:22 . Memory (MB): peak = 3702.742 ; gain = 550.633 ; free physical = 72944 ; free virtual = 341207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+--------------------------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                     | RTL Object                                                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/i_0/gmem_m_axi_U/bus_write | buff_wdata/mem_reg                                                       | 256 x 576(READ_FIRST)  | W |   | 256 x 576(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      |                 | 
|inst/i_0/gmem_m_axi_U/bus_read  | buff_rdata/mem_reg                                                       | 256 x 515(READ_FIRST)  | W |   | 256 x 515(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      |                 | 
|inst                            | loaded_data_buffer_U/accessMemory_0_local_address_buffer_ram_U/ram_reg   | 1 K x 64(READ_FIRST)   | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst                            | local_address_buffer_U/accessMemory_0_local_address_buffer_ram_U/ram_reg | 1 K x 64(READ_FIRST)   | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
+--------------------------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+---------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|accessMemory_0 | (A2*B)'             | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|accessMemory_0 | (PCIN>>17)+(A*B2)'  | 16     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 1    | 1    | 
|accessMemory_0 | (A2*B2)'            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|accessMemory_0 | PCIN+(A2*B)'        | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|accessMemory_0 | (PCIN>>17)+(A2*B2)' | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|accessMemory_0 | (A2*B2)'            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|accessMemory_0 | (PCIN>>17)+(A2*B2)' | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|accessMemory_0 | (PCIN+(A2*B)')'     | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
+---------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:39 ; elapsed = 00:01:56 . Memory (MB): peak = 3930.156 ; gain = 778.047 ; free physical = 57695 ; free virtual = 325908
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM "inst/loaded_data_buffer_U/accessMemory_0_local_address_buffer_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
RAM ("inst/loaded_data_buffer_U/accessMemory_0_local_address_buffer_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "inst/loaded_data_buffer_U/accessMemory_0_local_address_buffer_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "inst/loaded_data_buffer_U/accessMemory_0_local_address_buffer_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/local_address_buffer_U/accessMemory_0_local_address_buffer_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
RAM ("inst/local_address_buffer_U/accessMemory_0_local_address_buffer_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "inst/local_address_buffer_U/accessMemory_0_local_address_buffer_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "inst/local_address_buffer_U/accessMemory_0_local_address_buffer_ram_U/ram_reg"
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:22 ; elapsed = 00:02:39 . Memory (MB): peak = 4095.797 ; gain = 943.688 ; free physical = 40004 ; free virtual = 308509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+--------------------------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                     | RTL Object                                                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/i_0/gmem_m_axi_U/bus_write | buff_wdata/mem_reg                                                       | 256 x 576(READ_FIRST)  | W |   | 256 x 576(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      |                 | 
|inst/i_0/gmem_m_axi_U/bus_read  | buff_rdata/mem_reg                                                       | 256 x 515(READ_FIRST)  | W |   | 256 x 515(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      |                 | 
|inst                            | loaded_data_buffer_U/accessMemory_0_local_address_buffer_ram_U/ram_reg   | 1 K x 64(READ_FIRST)   | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst                            | local_address_buffer_U/accessMemory_0_local_address_buffer_ram_U/ram_reg | 1 K x 64(READ_FIRST)   | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
+--------------------------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/loaded_data_buffer_U/accessMemory_0_local_address_buffer_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/loaded_data_buffer_U/accessMemory_0_local_address_buffer_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/local_address_buffer_U/accessMemory_0_local_address_buffer_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/local_address_buffer_U/accessMemory_0_local_address_buffer_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:37 ; elapsed = 00:02:54 . Memory (MB): peak = 4128.109 ; gain = 976.000 ; free physical = 36450 ; free virtual = 304933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:42 ; elapsed = 00:03:00 . Memory (MB): peak = 4128.109 ; gain = 976.000 ; free physical = 37794 ; free virtual = 306309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:42 ; elapsed = 00:03:00 . Memory (MB): peak = 4128.109 ; gain = 976.000 ; free physical = 37731 ; free virtual = 306246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:44 ; elapsed = 00:03:02 . Memory (MB): peak = 4128.109 ; gain = 976.000 ; free physical = 38849 ; free virtual = 307404
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:45 ; elapsed = 00:03:02 . Memory (MB): peak = 4128.109 ; gain = 976.000 ; free physical = 38969 ; free virtual = 307535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:47 ; elapsed = 00:03:04 . Memory (MB): peak = 4128.109 ; gain = 976.000 ; free physical = 40957 ; free virtual = 309524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:47 ; elapsed = 00:03:04 . Memory (MB): peak = 4128.109 ; gain = 976.000 ; free physical = 40952 ; free virtual = 309521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+---------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+---------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|accessMemory_0 | icmp_ln122_reg_2905_pp0_iter84_reg_reg[0]               | 68     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|accessMemory_0 | icmp_ln123_reg_2909_pp0_iter84_reg_reg[0]               | 68     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|accessMemory_0 | random_number_valid_load_reg_3146_pp0_iter86_reg_reg[0] | 70     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|accessMemory_0 | icmp_ln123_reg_2909_pp0_iter155_reg_reg[0]              | 67     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|accessMemory_0 | icmp_ln122_reg_2905_pp0_iter155_reg_reg[0]              | 67     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|accessMemory_0 | icmp_ln179_reg_3176_pp0_iter155_reg_reg[0]              | 68     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|accessMemory_0 | i_reg_455_pp0_iter14_reg_reg[9]                         | 13     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|accessMemory_0 | trunc_ln178_reg_3130_pp0_iter84_reg_reg[9]              | 69     | 10    | NO           | NO                 | YES               | 0      | 30      | 
|accessMemory_0 | i_cast_reg_3125_pp0_iter88_reg_reg[9]                   | 73     | 10    | NO           | NO                 | YES               | 0      | 30      | 
|accessMemory_0 | random_number_shift_25_reg_3120_pp0_iter87_reg_reg[63]  | 73     | 64    | NO           | NO                 | YES               | 0      | 192     | 
|accessMemory_0 | trunc_ln163_1_reg_3150_pp0_iter87_reg_reg[2]            | 71     | 3     | NO           | NO                 | YES               | 0      | 9       | 
+---------------+---------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[68] | 8      | 8          | 0      | 24      | 16     | 8      | 0      | 
|dsrl__1     | mem_reg[68] | 96     | 96         | 0      | 288     | 192    | 96     | 0      | 
|dsrl__2     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[68] | 2      | 2          | 0      | 6       | 4      | 2      | 0      | 
|dsrl__4     | mem_reg[15] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[15] | 577    | 577        | 577    | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   404|
|2     |DSP_ALU         |     7|
|4     |DSP_A_B_DATA    |     7|
|5     |DSP_C_DATA      |     7|
|7     |DSP_MULTIPLIER  |     7|
|8     |DSP_M_DATA      |     7|
|10    |DSP_OUTPUT      |     7|
|12    |DSP_PREADD      |     7|
|13    |DSP_PREADD_DATA |     7|
|14    |LUT1            |   124|
|15    |LUT2            |   911|
|16    |LUT3            |  2911|
|17    |LUT4            |  3108|
|18    |LUT5            |   284|
|19    |LUT6            |  1038|
|20    |MUXF7           |   179|
|21    |MUXF8           |    14|
|22    |RAMB18E2        |     1|
|23    |RAMB36E2        |    19|
|25    |SRL16E          |   651|
|26    |SRLC32E         |   645|
|27    |FDRE            | 12448|
|28    |FDSE            |     5|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:47 ; elapsed = 00:03:04 . Memory (MB): peak = 4128.109 ; gain = 976.000 ; free physical = 40898 ; free virtual = 309466
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:32 ; elapsed = 00:02:48 . Memory (MB): peak = 4128.109 ; gain = 758.906 ; free physical = 40966 ; free virtual = 309535
Synthesis Optimization Complete : Time (s): cpu = 00:02:47 ; elapsed = 00:03:04 . Memory (MB): peak = 4128.117 ; gain = 976.000 ; free physical = 40959 ; free virtual = 309528
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 4128.117 ; gain = 0.000 ; free physical = 39633 ; free virtual = 308197
INFO: [Netlist 29-17] Analyzing 604 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4137.016 ; gain = 0.000 ; free physical = 40673 ; free virtual = 309254
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
113 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:10 ; elapsed = 00:03:29 . Memory (MB): peak = 4137.016 ; gain = 1712.266 ; free physical = 40987 ; free virtual = 309573
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_accessMemory_0_2_0_synth_1/pfm_dynamic_accessMemory_0_2_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP pfm_dynamic_accessMemory_0_2_0, cache-ID = 3ad5418f6931698b
INFO: [Coretcl 2-1174] Renamed 26 cell refs.
INFO: [Common 17-1381] The checkpoint '/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_accessMemory_0_2_0_synth_1/pfm_dynamic_accessMemory_0_2_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pfm_dynamic_accessMemory_0_2_0_utilization_synth.rpt -pb pfm_dynamic_accessMemory_0_2_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 11 11:26:52 2021...
