<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="WARNING" prefix="[HLS 200-626]" key="HLS 200-626" tag="" content="This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined" resolution=""/>
	<Message severity="INFO" prefix="[COSIM 212-47]" key="COSIM_TCL_47_1115" tag="" content="Using XSIM for RTL simulation." resolution=""/>
	<Message severity="INFO" prefix="[COSIM 212-14]" key="COSIM_TCL_14_1084" tag="" content="Instrumenting C test bench ..." resolution=""/>
	<Message severity="INFO" prefix="[COSIM 212-302]" key="COSIM_TCL_302_1177" tag="" content="Starting C TB testing ..." resolution=""/>
	<Message severity="ERROR" prefix="[COSIM 212-330]" key="COSIM_TCL_330_1202" tag="" content="Aborting co-simulation: top function &apos;avg&apos; is not invoked in the test bench." resolution=""/>
	<Message severity="ERROR" prefix="[COSIM 212-5]" key="COSIM_TCL_5_1075" tag="" content="*** C/RTL co-simulation file generation failed. ***" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 25.658 seconds; current allocated memory: 0.000 MB." resolution=""/>
</Messages>
