{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639183115463 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639183115463 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639183115463 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639183115463 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639183115463 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639183115463 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639183115463 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639183115463 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639183115463 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639183115463 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639183115463 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639183115463 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639183115463 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639183115463 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639183115463 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639183115463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 10 18:38:35 2021 " "Processing started: Fri Dec 10 18:38:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639183115463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1639183115463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1639183115464 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1639183115519 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1639183115871 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1639183115871 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1639183115913 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1639183115913 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "25 " "The Timing Analyzer is analyzing 25 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1639183116649 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1639183116765 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "g_ControlHazardDetection\|IF_Flush\|combout " "Node \"g_ControlHazardDetection\|IF_Flush\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639183116792 ""} { "Warning" "WSTA_SCC_NODE" "g_ControlHazardDetection\|IF_Flush~0\|datad " "Node \"g_ControlHazardDetection\|IF_Flush~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639183116792 ""} { "Warning" "WSTA_SCC_NODE" "g_ControlHazardDetection\|IF_Flush~0\|combout " "Node \"g_ControlHazardDetection\|IF_Flush~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639183116792 ""} { "Warning" "WSTA_SCC_NODE" "g_ControlHazardDetection\|IF_Flush\|datab " "Node \"g_ControlHazardDetection\|IF_Flush\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639183116792 ""}  } { { "../../src/ControlHazardDetection.vhd" "" { Text "/home/ethanp1/ethanp1/Project2/src/ControlHazardDetection.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1639183116792 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "controlUnit:control\|ALUOP\[0\] " "Node: controlUnit:control\|ALUOP\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALUcontrol:ALUcont\|ALUcontrolOut\[1\] controlUnit:control\|ALUOP\[0\] " "Latch ALUcontrol:ALUcont\|ALUcontrolOut\[1\] is being clocked by controlUnit:control\|ALUOP\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639183116796 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1639183116796 "|MIPS_Processor|controlUnit:control|ALUOP[0]"}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1639183116807 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1639183116827 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1639183116964 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1639183116964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.236 " "Worst-case setup slack is -1.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183116967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183116967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.236              -1.921 iCLK  " "   -1.236              -1.921 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183116967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639183116967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.335 " "Worst-case hold slack is 0.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183116991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183116991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 iCLK  " "    0.335               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183116991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639183116991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.750 " "Worst-case recovery slack is 1.750" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183117009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183117009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.750               0.000 iCLK  " "    1.750               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183117009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639183117009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.085 " "Worst-case removal slack is 4.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183117028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183117028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.085               0.000 iCLK  " "    4.085               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183117028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639183117028 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.567 " "Worst-case minimum pulse width slack is 9.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183117032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183117032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.567               0.000 iCLK  " "    9.567               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183117032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639183117032 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.236 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.236" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120860 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639183120860 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -1.236 (VIOLATED) " "Path #1: Setup slack is -1.236 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[0\] " "To Node      : Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.425      3.425  R        clock network delay " "     3.425      3.425  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.688      0.263     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "     3.688      0.263     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.537      2.849 FR  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[1\] " "     6.537      2.849 FR  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.504      0.967 RR    IC  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~2\|datad " "     7.504      0.967 RR    IC  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.659      0.155 RR  CELL  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~2\|combout " "     7.659      0.155 RR  CELL  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.865      0.206 RR    IC  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~3\|datad " "     7.865      0.206 RR    IC  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.020      0.155 RR  CELL  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~3\|combout " "     8.020      0.155 RR  CELL  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.954      0.934 RR    IC  g_FwdMux1\|o_O\[1\]~9\|datad " "     8.954      0.934 RR    IC  g_FwdMux1\|o_O\[1\]~9\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.109      0.155 RR  CELL  g_FwdMux1\|o_O\[1\]~9\|combout " "     9.109      0.155 RR  CELL  g_FwdMux1\|o_O\[1\]~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.078      0.969 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:1:ADD\|or0\|o_F~0\|datac " "    10.078      0.969 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:1:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.365      0.287 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:1:ADD\|or0\|o_F~0\|combout " "    10.365      0.287 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:1:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.594      0.229 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:2:ADD\|or0\|o_F~0\|datad " "    10.594      0.229 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:2:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.749      0.155 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:2:ADD\|or0\|o_F~0\|combout " "    10.749      0.155 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:2:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.978      0.229 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:3:ADD\|or0\|o_F~0\|datad " "    10.978      0.229 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:3:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.133      0.155 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:3:ADD\|or0\|o_F~0\|combout " "    11.133      0.155 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:3:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.361      0.228 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:4:ADD\|or0\|o_F~0\|datad " "    11.361      0.228 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:4:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.516      0.155 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:4:ADD\|or0\|o_F~0\|combout " "    11.516      0.155 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:4:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.743      0.227 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:5:ADD\|or0\|o_F~0\|datad " "    11.743      0.227 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:5:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.898      0.155 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:5:ADD\|or0\|o_F~0\|combout " "    11.898      0.155 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:5:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.124      0.226 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:6:ADD\|or0\|o_F~0\|datad " "    12.124      0.226 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:6:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.279      0.155 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:6:ADD\|or0\|o_F~0\|combout " "    12.279      0.155 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:6:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.505      0.226 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:7:ADD\|or0\|o_F~0\|datad " "    12.505      0.226 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:7:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.660      0.155 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:7:ADD\|or0\|o_F~0\|combout " "    12.660      0.155 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:7:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.885      0.225 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:8:ADD\|or0\|o_F~0\|datac " "    12.885      0.225 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:8:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.172      0.287 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:8:ADD\|or0\|o_F~0\|combout " "    13.172      0.287 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:8:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.398      0.226 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:9:ADD\|or0\|o_F~0\|datac " "    13.398      0.226 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:9:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.685      0.287 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:9:ADD\|or0\|o_F~0\|combout " "    13.685      0.287 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:9:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.911      0.226 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:10:ADD\|or0\|o_F~0\|datad " "    13.911      0.226 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:10:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.066      0.155 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:10:ADD\|or0\|o_F~0\|combout " "    14.066      0.155 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:10:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.292      0.226 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:11:ADD\|or0\|o_F~0\|datac " "    14.292      0.226 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:11:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.579      0.287 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:11:ADD\|or0\|o_F~0\|combout " "    14.579      0.287 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:11:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.806      0.227 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:12:ADD\|or0\|o_F~0\|datad " "    14.806      0.227 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:12:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.961      0.155 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:12:ADD\|or0\|o_F~0\|combout " "    14.961      0.155 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:12:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.188      0.227 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:13:ADD\|or0\|o_F~0\|datad " "    15.188      0.227 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:13:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.343      0.155 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:13:ADD\|or0\|o_F~0\|combout " "    15.343      0.155 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:13:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.570      0.227 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:14:ADD\|or0\|o_F~0\|datad " "    15.570      0.227 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:14:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.725      0.155 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:14:ADD\|or0\|o_F~0\|combout " "    15.725      0.155 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:14:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.951      0.226 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:15:ADD\|or0\|o_F~0\|datac " "    15.951      0.226 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:15:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.238      0.287 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:15:ADD\|or0\|o_F~0\|combout " "    16.238      0.287 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:15:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.464      0.226 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:16:ADD\|or0\|o_F~0\|datac " "    16.464      0.226 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:16:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.751      0.287 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:16:ADD\|or0\|o_F~0\|combout " "    16.751      0.287 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:16:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.178      0.427 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:17:ADD\|or0\|o_F~0\|datad " "    17.178      0.427 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:17:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.333      0.155 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:17:ADD\|or0\|o_F~0\|combout " "    17.333      0.155 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:17:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.558      0.225 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:18:ADD\|or0\|o_F~0\|datac " "    17.558      0.225 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:18:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.845      0.287 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:18:ADD\|or0\|o_F~0\|combout " "    17.845      0.287 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:18:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.050      0.205 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:19:ADD\|or0\|o_F~0\|datad " "    18.050      0.205 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:19:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.205      0.155 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:19:ADD\|or0\|o_F~0\|combout " "    18.205      0.155 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:19:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.429      0.224 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:20:ADD\|or0\|o_F~0\|datac " "    18.429      0.224 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:20:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.716      0.287 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:20:ADD\|or0\|o_F~0\|combout " "    18.716      0.287 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:20:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.921      0.205 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:21:ADD\|or0\|o_F~0\|datad " "    18.921      0.205 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:21:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.076      0.155 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:21:ADD\|or0\|o_F~0\|combout " "    19.076      0.155 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:21:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.304      0.228 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:22:ADD\|or0\|o_F~0\|datad " "    19.304      0.228 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:22:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.459      0.155 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:22:ADD\|or0\|o_F~0\|combout " "    19.459      0.155 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:22:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.687      0.228 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:23:ADD\|or0\|o_F~0\|datad " "    19.687      0.228 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:23:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.842      0.155 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:23:ADD\|or0\|o_F~0\|combout " "    19.842      0.155 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:23:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.069      0.227 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:24:ADD\|or0\|o_F~0\|datad " "    20.069      0.227 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:24:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.224      0.155 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:24:ADD\|or0\|o_F~0\|combout " "    20.224      0.155 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:24:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.452      0.228 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:25:ADD\|or0\|o_F~0\|datad " "    20.452      0.228 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:25:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.607      0.155 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:25:ADD\|or0\|o_F~0\|combout " "    20.607      0.155 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:25:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.833      0.226 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:26:ADD\|or0\|o_F~0\|datad " "    20.833      0.226 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:26:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.988      0.155 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:26:ADD\|or0\|o_F~0\|combout " "    20.988      0.155 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:26:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.216      0.228 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:27:ADD\|or0\|o_F~0\|datad " "    21.216      0.228 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:27:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.371      0.155 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:27:ADD\|or0\|o_F~0\|combout " "    21.371      0.155 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:27:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.598      0.227 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:28:ADD\|or0\|o_F~0\|datad " "    21.598      0.227 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:28:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.753      0.155 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:28:ADD\|or0\|o_F~0\|combout " "    21.753      0.155 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:28:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.980      0.227 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:29:ADD\|or0\|o_F~0\|datad " "    21.980      0.227 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:29:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.135      0.155 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:29:ADD\|or0\|o_F~0\|combout " "    22.135      0.155 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:29:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.361      0.226 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:30:ADD\|or0\|o_F~0\|datac " "    22.361      0.226 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:30:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.648      0.287 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:30:ADD\|or0\|o_F~0\|combout " "    22.648      0.287 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:30:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.626      0.978 RR    IC  MainALU\|mux_control\|Mux31~7\|datad " "    23.626      0.978 RR    IC  MainALU\|mux_control\|Mux31~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.765      0.139 RF  CELL  MainALU\|mux_control\|Mux31~7\|combout " "    23.765      0.139 RF  CELL  MainALU\|mux_control\|Mux31~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.991      0.226 FF    IC  MainALU\|mux_control\|Mux31~8\|datad " "    23.991      0.226 FF    IC  MainALU\|mux_control\|Mux31~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.116      0.125 FF  CELL  MainALU\|mux_control\|Mux31~8\|combout " "    24.116      0.125 FF  CELL  MainALU\|mux_control\|Mux31~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.116      0.000 FF    IC  g_Reg_EXMEM\|REG\|s_Q\[0\]\|d " "    24.116      0.000 FF    IC  g_Reg_EXMEM\|REG\|s_Q\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.220      0.104 FF  CELL  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[0\] " "    24.220      0.104 FF  CELL  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.978      2.978  R        clock network delay " "    22.978      2.978  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.986      0.008           clock pessimism removed " "    22.986      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.966     -0.020           clock uncertainty " "    22.966     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.984      0.018     uTsu  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[0\] " "    22.984      0.018     uTsu  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    24.220 " "Data Arrival Time  :    24.220" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.984 " "Data Required Time :    22.984" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -1.236 (VIOLATED) " "Slack              :    -1.236 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120861 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639183120861 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.335 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.335" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120888 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639183120888 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.335  " "Path #1: Hold slack is 0.335 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[77\] " "From Node    : Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[77\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a9~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a9~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.956      2.956  R        clock network delay " "     2.956      2.956  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.188      0.232     uTco  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[77\] " "     3.188      0.232     uTco  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[77\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.188      0.000 RR  CELL  g_Reg_EXMEM\|REG\|s_Q\[77\]\|q " "     3.188      0.000 RR  CELL  g_Reg_EXMEM\|REG\|s_Q\[77\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.895      0.707 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a9\|portadatain\[4\] " "     3.895      0.707 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a9\|portadatain\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.967      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a9~porta_datain_reg0 " "     3.967      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a9~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.442      3.442  R        clock network delay " "     3.442      3.442  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.410     -0.032           clock pessimism removed " "     3.410     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.410      0.000           clock uncertainty " "     3.410      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.632      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a9~porta_datain_reg0 " "     3.632      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a9~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.967 " "Data Arrival Time  :     3.967" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.632 " "Data Required Time :     3.632" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.335  " "Slack              :     0.335 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120888 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639183120888 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.750 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.750" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120902 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639183120902 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 1.750  " "Path #1: Recovery slack is 1.750 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a16~portb_address_reg0 " "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a16~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Reg_IFID:g_RegIFID\|register_64:REG\|s_Q\[60\] " "To Node      : Reg_IFID:g_RegIFID\|register_64:REG\|s_Q\[60\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.387      3.387  R        clock network delay " "     3.387      3.387  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.650      0.263     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a16~portb_address_reg0 " "     3.650      0.263     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a16~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.540      2.890 RF  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a16\|portbdataout\[3\] " "     6.540      2.890 RF  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a16\|portbdataout\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.282      0.742 FF    IC  IMem\|ram~47\|datac " "     7.282      0.742 FF    IC  IMem\|ram~47\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.563      0.281 FF  CELL  IMem\|ram~47\|combout " "     7.563      0.281 FF  CELL  IMem\|ram~47\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.273      1.710 FF    IC  RegFile\|Mux2\|Mux26~11\|dataa " "     9.273      1.710 FF    IC  RegFile\|Mux2\|Mux26~11\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.685      0.412 FR  CELL  RegFile\|Mux2\|Mux26~11\|combout " "     9.685      0.412 FR  CELL  RegFile\|Mux2\|Mux26~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.920      0.235 RR    IC  RegFile\|Mux2\|Mux26~12\|datab " "     9.920      0.235 RR    IC  RegFile\|Mux2\|Mux26~12\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.338      0.418 RR  CELL  RegFile\|Mux2\|Mux26~12\|combout " "    10.338      0.418 RR  CELL  RegFile\|Mux2\|Mux26~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.962      1.624 RR    IC  RegFile\|Mux2\|Mux26~15\|datac " "    11.962      1.624 RR    IC  RegFile\|Mux2\|Mux26~15\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.247      0.285 RR  CELL  RegFile\|Mux2\|Mux26~15\|combout " "    12.247      0.285 RR  CELL  RegFile\|Mux2\|Mux26~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.480      0.233 RR    IC  RegFile\|Mux2\|Mux26~18\|datab " "    12.480      0.233 RR    IC  RegFile\|Mux2\|Mux26~18\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.914      0.434 RF  CELL  RegFile\|Mux2\|Mux26~18\|combout " "    12.914      0.434 RF  CELL  RegFile\|Mux2\|Mux26~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.191      0.277 FF    IC  RegFile\|Mux2\|Mux26~19\|dataa " "    13.191      0.277 FF    IC  RegFile\|Mux2\|Mux26~19\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.591      0.400 FF  CELL  RegFile\|Mux2\|Mux26~19\|combout " "    13.591      0.400 FF  CELL  RegFile\|Mux2\|Mux26~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.371      0.780 FF    IC  g_FwdDMux\|o_O\[5\]~10\|datab " "    14.371      0.780 FF    IC  g_FwdDMux\|o_O\[5\]~10\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.775      0.404 FF  CELL  g_FwdDMux\|o_O\[5\]~10\|combout " "    14.775      0.404 FF  CELL  g_FwdDMux\|o_O\[5\]~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.002      0.227 FF    IC  g_FwdDMux\|o_O\[5\]~11\|datad " "    15.002      0.227 FF    IC  g_FwdDMux\|o_O\[5\]~11\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.127      0.125 FF  CELL  g_FwdDMux\|o_O\[5\]~11\|combout " "    15.127      0.125 FF  CELL  g_FwdDMux\|o_O\[5\]~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.396      0.269 FF    IC  Comparator\|XORComparison\|o_F\[5\]\|datab " "    15.396      0.269 FF    IC  Comparator\|XORComparison\|o_F\[5\]\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.821      0.425 FF  CELL  Comparator\|XORComparison\|o_F\[5\]\|combout " "    15.821      0.425 FF  CELL  Comparator\|XORComparison\|o_F\[5\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.097      0.276 FF    IC  Comparator\|NotEqualResult\|o_F~1\|dataa " "    16.097      0.276 FF    IC  Comparator\|NotEqualResult\|o_F~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.501      0.404 FF  CELL  Comparator\|NotEqualResult\|o_F~1\|combout " "    16.501      0.404 FF  CELL  Comparator\|NotEqualResult\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.775      0.274 FF    IC  Comparator\|NotEqualResult\|o_F~4\|dataa " "    16.775      0.274 FF    IC  Comparator\|NotEqualResult\|o_F~4\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.179      0.404 FF  CELL  Comparator\|NotEqualResult\|o_F~4\|combout " "    17.179      0.404 FF  CELL  Comparator\|NotEqualResult\|o_F~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.430      0.251 FF    IC  g_ControlHazardDetection\|process_0~0\|datad " "    17.430      0.251 FF    IC  g_ControlHazardDetection\|process_0~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.580      0.150 FR  CELL  g_ControlHazardDetection\|process_0~0\|combout " "    17.580      0.150 FR  CELL  g_ControlHazardDetection\|process_0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.781      0.201 RR    IC  g_ControlHazardDetection\|IF_Flush~0\|datac " "    17.781      0.201 RR    IC  g_ControlHazardDetection\|IF_Flush~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.096      1.315 RR  LOOP  g_ControlHazardDetection\|IF_Flush\|combout " "    19.096      1.315 RR  LOOP  g_ControlHazardDetection\|IF_Flush\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.323      0.227 RR    IC  g_RegIFID\|S_Flush\|datad " "    19.323      0.227 RR    IC  g_RegIFID\|S_Flush\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.478      0.155 RR  CELL  g_RegIFID\|S_Flush\|combout " "    19.478      0.155 RR  CELL  g_RegIFID\|S_Flush\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.488      1.010 RR    IC  g_RegIFID\|REG\|s_Q\[60\]\|clrn " "    20.488      1.010 RR    IC  g_RegIFID\|REG\|s_Q\[60\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.257      0.769 RF  CELL  Reg_IFID:g_RegIFID\|register_64:REG\|s_Q\[60\] " "    21.257      0.769 RF  CELL  Reg_IFID:g_RegIFID\|register_64:REG\|s_Q\[60\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.977      2.977  R        clock network delay " "    22.977      2.977  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.009      0.032           clock pessimism removed " "    23.009      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.989     -0.020           clock uncertainty " "    22.989     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.007      0.018     uTsu  Reg_IFID:g_RegIFID\|register_64:REG\|s_Q\[60\] " "    23.007      0.018     uTsu  Reg_IFID:g_RegIFID\|register_64:REG\|s_Q\[60\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    21.257 " "Data Arrival Time  :    21.257" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.007 " "Data Required Time :    23.007" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.750  " "Slack              :     1.750 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120903 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639183120903 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 4.085 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 4.085" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120918 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639183120918 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 4.085  " "Path #1: Removal slack is 4.085 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[96\] " "From Node    : Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[96\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:IMem\|ram~43 " "To Node      : mem:IMem\|ram~43" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.975      2.975  R        clock network delay " "     2.975      2.975  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.207      0.232     uTco  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[96\] " "     3.207      0.232     uTco  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[96\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.207      0.000 FF  CELL  g_Reg_EXMEM\|REG\|s_Q\[96\]\|q " "     3.207      0.000 FF  CELL  g_Reg_EXMEM\|REG\|s_Q\[96\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.207      0.000 FF    IC  g_ControlHazardDetection\|iStall~6\|datac " "     3.207      0.000 FF    IC  g_ControlHazardDetection\|iStall~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.568      0.361 FF  CELL  g_ControlHazardDetection\|iStall~6\|combout " "     3.568      0.361 FF  CELL  g_ControlHazardDetection\|iStall~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.785      0.217 FF    IC  g_ControlHazardDetection\|iStall~20\|datad " "     3.785      0.217 FF    IC  g_ControlHazardDetection\|iStall~20\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.905      0.120 FF  CELL  g_ControlHazardDetection\|iStall~20\|combout " "     3.905      0.120 FF  CELL  g_ControlHazardDetection\|iStall~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.116      1.211 FF    IC  g_ControlHazardDetection\|IF_Flush~0\|dataa " "     5.116      1.211 FF    IC  g_ControlHazardDetection\|IF_Flush~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.406      1.290 FF  LOOP  g_ControlHazardDetection\|IF_Flush\|combout " "     6.406      1.290 FF  LOOP  g_ControlHazardDetection\|IF_Flush\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.646      0.240 FF    IC  g_RegIFID\|S_Flush\|datad " "     6.646      0.240 FF    IC  g_RegIFID\|S_Flush\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.766      0.120 FF  CELL  g_RegIFID\|S_Flush\|combout " "     6.766      0.120 FF  CELL  g_RegIFID\|S_Flush\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.047      0.281 FF    IC  IMem\|ram~43\|clrn " "     7.047      0.281 FF    IC  IMem\|ram~43\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.786      0.739 FR  CELL  mem:IMem\|ram~43 " "     7.786      0.739 FR  CELL  mem:IMem\|ram~43" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.515      3.515  R        clock network delay " "     3.515      3.515  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.515      0.000           clock uncertainty " "     3.515      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.701      0.186      uTh  mem:IMem\|ram~43 " "     3.701      0.186      uTh  mem:IMem\|ram~43" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.786 " "Data Arrival Time  :     7.786" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.701 " "Data Required Time :     3.701" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.085  " "Slack              :     4.085 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183120918 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639183120918 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1639183120920 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1639183120953 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1639183121827 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "controlUnit:control\|ALUOP\[0\] " "Node: controlUnit:control\|ALUOP\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALUcontrol:ALUcont\|ALUcontrolOut\[1\] controlUnit:control\|ALUOP\[0\] " "Latch ALUcontrol:ALUcont\|ALUcontrolOut\[1\] is being clocked by controlUnit:control\|ALUOP\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639183122059 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1639183122059 "|MIPS_Processor|controlUnit:control|ALUOP[0]"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.409 " "Worst-case setup slack is 0.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183122126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183122126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 iCLK  " "    0.409               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183122126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639183122126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.337 " "Worst-case hold slack is 0.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183122154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183122154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 iCLK  " "    0.337               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183122154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639183122154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.344 " "Worst-case recovery slack is 3.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183122171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183122171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.344               0.000 iCLK  " "    3.344               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183122171 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639183122171 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.622 " "Worst-case removal slack is 3.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183122188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183122188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.622               0.000 iCLK  " "    3.622               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183122188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639183122188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.533 " "Worst-case minimum pulse width slack is 9.533" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183122193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183122193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.533               0.000 iCLK  " "    9.533               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183122193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639183122193 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.409 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.409" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126103 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639183126103 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.409  " "Path #1: Setup slack is 0.409 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[0\] " "To Node      : Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.102      3.102  R        clock network delay " "     3.102      3.102  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.338      0.236     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "     3.338      0.236     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.923      2.585 FR  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[1\] " "     5.923      2.585 FR  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.826      0.903 RR    IC  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~2\|datad " "     6.826      0.903 RR    IC  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.970      0.144 RR  CELL  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~2\|combout " "     6.970      0.144 RR  CELL  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.160      0.190 RR    IC  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~3\|datad " "     7.160      0.190 RR    IC  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.304      0.144 RR  CELL  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~3\|combout " "     7.304      0.144 RR  CELL  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.182      0.878 RR    IC  g_FwdMux1\|o_O\[1\]~9\|datad " "     8.182      0.878 RR    IC  g_FwdMux1\|o_O\[1\]~9\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.326      0.144 RR  CELL  g_FwdMux1\|o_O\[1\]~9\|combout " "     8.326      0.144 RR  CELL  g_FwdMux1\|o_O\[1\]~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.240      0.914 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:1:ADD\|or0\|o_F~0\|datac " "     9.240      0.914 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:1:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.505      0.265 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:1:ADD\|or0\|o_F~0\|combout " "     9.505      0.265 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:1:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.716      0.211 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:2:ADD\|or0\|o_F~0\|datad " "     9.716      0.211 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:2:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.860      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:2:ADD\|or0\|o_F~0\|combout " "     9.860      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:2:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.071      0.211 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:3:ADD\|or0\|o_F~0\|datad " "    10.071      0.211 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:3:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.215      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:3:ADD\|or0\|o_F~0\|combout " "    10.215      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:3:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.425      0.210 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:4:ADD\|or0\|o_F~0\|datad " "    10.425      0.210 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:4:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.569      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:4:ADD\|or0\|o_F~0\|combout " "    10.569      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:4:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.778      0.209 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:5:ADD\|or0\|o_F~0\|datad " "    10.778      0.209 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:5:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.922      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:5:ADD\|or0\|o_F~0\|combout " "    10.922      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:5:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.130      0.208 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:6:ADD\|or0\|o_F~0\|datad " "    11.130      0.208 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:6:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.274      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:6:ADD\|or0\|o_F~0\|combout " "    11.274      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:6:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.482      0.208 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:7:ADD\|or0\|o_F~0\|datad " "    11.482      0.208 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:7:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.626      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:7:ADD\|or0\|o_F~0\|combout " "    11.626      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:7:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.832      0.206 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:8:ADD\|or0\|o_F~0\|datac " "    11.832      0.206 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:8:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.097      0.265 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:8:ADD\|or0\|o_F~0\|combout " "    12.097      0.265 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:8:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.304      0.207 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:9:ADD\|or0\|o_F~0\|datac " "    12.304      0.207 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:9:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.569      0.265 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:9:ADD\|or0\|o_F~0\|combout " "    12.569      0.265 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:9:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.777      0.208 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:10:ADD\|or0\|o_F~0\|datad " "    12.777      0.208 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:10:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.921      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:10:ADD\|or0\|o_F~0\|combout " "    12.921      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:10:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.128      0.207 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:11:ADD\|or0\|o_F~0\|datac " "    13.128      0.207 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:11:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.393      0.265 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:11:ADD\|or0\|o_F~0\|combout " "    13.393      0.265 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:11:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.603      0.210 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:12:ADD\|or0\|o_F~0\|datad " "    13.603      0.210 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:12:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.747      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:12:ADD\|or0\|o_F~0\|combout " "    13.747      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:12:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.956      0.209 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:13:ADD\|or0\|o_F~0\|datad " "    13.956      0.209 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:13:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.100      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:13:ADD\|or0\|o_F~0\|combout " "    14.100      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:13:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.310      0.210 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:14:ADD\|or0\|o_F~0\|datad " "    14.310      0.210 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:14:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.454      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:14:ADD\|or0\|o_F~0\|combout " "    14.454      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:14:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.662      0.208 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:15:ADD\|or0\|o_F~0\|datac " "    14.662      0.208 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:15:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.927      0.265 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:15:ADD\|or0\|o_F~0\|combout " "    14.927      0.265 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:15:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.134      0.207 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:16:ADD\|or0\|o_F~0\|datac " "    15.134      0.207 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:16:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.399      0.265 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:16:ADD\|or0\|o_F~0\|combout " "    15.399      0.265 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:16:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.802      0.403 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:17:ADD\|or0\|o_F~0\|datad " "    15.802      0.403 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:17:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.946      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:17:ADD\|or0\|o_F~0\|combout " "    15.946      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:17:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.153      0.207 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:18:ADD\|or0\|o_F~0\|datac " "    16.153      0.207 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:18:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.418      0.265 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:18:ADD\|or0\|o_F~0\|combout " "    16.418      0.265 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:18:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.607      0.189 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:19:ADD\|or0\|o_F~0\|datad " "    16.607      0.189 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:19:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.751      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:19:ADD\|or0\|o_F~0\|combout " "    16.751      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:19:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.956      0.205 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:20:ADD\|or0\|o_F~0\|datac " "    16.956      0.205 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:20:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.221      0.265 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:20:ADD\|or0\|o_F~0\|combout " "    17.221      0.265 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:20:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.410      0.189 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:21:ADD\|or0\|o_F~0\|datad " "    17.410      0.189 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:21:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.554      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:21:ADD\|or0\|o_F~0\|combout " "    17.554      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:21:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.764      0.210 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:22:ADD\|or0\|o_F~0\|datad " "    17.764      0.210 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:22:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.908      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:22:ADD\|or0\|o_F~0\|combout " "    17.908      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:22:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.119      0.211 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:23:ADD\|or0\|o_F~0\|datad " "    18.119      0.211 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:23:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.263      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:23:ADD\|or0\|o_F~0\|combout " "    18.263      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:23:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.473      0.210 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:24:ADD\|or0\|o_F~0\|datad " "    18.473      0.210 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:24:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.617      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:24:ADD\|or0\|o_F~0\|combout " "    18.617      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:24:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.827      0.210 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:25:ADD\|or0\|o_F~0\|datad " "    18.827      0.210 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:25:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.971      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:25:ADD\|or0\|o_F~0\|combout " "    18.971      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:25:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.179      0.208 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:26:ADD\|or0\|o_F~0\|datad " "    19.179      0.208 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:26:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.323      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:26:ADD\|or0\|o_F~0\|combout " "    19.323      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:26:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.533      0.210 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:27:ADD\|or0\|o_F~0\|datad " "    19.533      0.210 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:27:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.677      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:27:ADD\|or0\|o_F~0\|combout " "    19.677      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:27:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.886      0.209 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:28:ADD\|or0\|o_F~0\|datad " "    19.886      0.209 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:28:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.030      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:28:ADD\|or0\|o_F~0\|combout " "    20.030      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:28:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.239      0.209 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:29:ADD\|or0\|o_F~0\|datad " "    20.239      0.209 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:29:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.383      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:29:ADD\|or0\|o_F~0\|combout " "    20.383      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:29:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.591      0.208 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:30:ADD\|or0\|o_F~0\|datac " "    20.591      0.208 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:30:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.856      0.265 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:30:ADD\|or0\|o_F~0\|combout " "    20.856      0.265 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:30:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.773      0.917 RR    IC  MainALU\|mux_control\|Mux31~7\|datad " "    21.773      0.917 RR    IC  MainALU\|mux_control\|Mux31~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.898      0.125 RF  CELL  MainALU\|mux_control\|Mux31~7\|combout " "    21.898      0.125 RF  CELL  MainALU\|mux_control\|Mux31~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.104      0.206 FF    IC  MainALU\|mux_control\|Mux31~8\|datad " "    22.104      0.206 FF    IC  MainALU\|mux_control\|Mux31~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.214      0.110 FF  CELL  MainALU\|mux_control\|Mux31~8\|combout " "    22.214      0.110 FF  CELL  MainALU\|mux_control\|Mux31~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.214      0.000 FF    IC  g_Reg_EXMEM\|REG\|s_Q\[0\]\|d " "    22.214      0.000 FF    IC  g_Reg_EXMEM\|REG\|s_Q\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.304      0.090 FF  CELL  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[0\] " "    22.304      0.090 FF  CELL  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.707      2.707  R        clock network delay " "    22.707      2.707  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.714      0.007           clock pessimism removed " "    22.714      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.694     -0.020           clock uncertainty " "    22.694     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.713      0.019     uTsu  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[0\] " "    22.713      0.019     uTsu  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    22.304 " "Data Arrival Time  :    22.304" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.713 " "Data Required Time :    22.713" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.409  " "Slack              :     0.409 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126104 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639183126104 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.337 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.337" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126129 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126129 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126129 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639183126129 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.337  " "Path #1: Hold slack is 0.337 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126129 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[77\] " "From Node    : Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[77\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126129 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a9~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a9~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126129 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126129 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126129 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126129 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126129 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126129 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126129 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126129 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126129 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.685      2.685  R        clock network delay " "     2.685      2.685  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126129 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.898      0.213     uTco  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[77\] " "     2.898      0.213     uTco  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[77\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126129 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.898      0.000 RR  CELL  g_Reg_EXMEM\|REG\|s_Q\[77\]\|q " "     2.898      0.000 RR  CELL  g_Reg_EXMEM\|REG\|s_Q\[77\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126129 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.557      0.659 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a9\|portadatain\[4\] " "     3.557      0.659 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a9\|portadatain\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126129 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.630      0.073 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a9~porta_datain_reg0 " "     3.630      0.073 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a9~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126129 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126129 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126129 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126129 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126129 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126129 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126129 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.120      3.120  R        clock network delay " "     3.120      3.120  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126129 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.092     -0.028           clock pessimism removed " "     3.092     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126129 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.092      0.000           clock uncertainty " "     3.092      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126129 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.293      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a9~porta_datain_reg0 " "     3.293      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a9~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126129 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126129 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.630 " "Data Arrival Time  :     3.630" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126129 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.293 " "Data Required Time :     3.293" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126129 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.337  " "Slack              :     0.337 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126129 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126129 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126129 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639183126129 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.344 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.344" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126143 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639183126143 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 3.344  " "Path #1: Recovery slack is 3.344 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a16~portb_address_reg0 " "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a16~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Reg_IFID:g_RegIFID\|register_64:REG\|s_Q\[60\] " "To Node      : Reg_IFID:g_RegIFID\|register_64:REG\|s_Q\[60\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.068      3.068  R        clock network delay " "     3.068      3.068  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.304      0.236     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a16~portb_address_reg0 " "     3.304      0.236     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a16~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.922      2.618 FR  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a16\|portbdataout\[3\] " "     5.922      2.618 FR  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a16\|portbdataout\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.619      0.697 RR    IC  IMem\|ram~47\|datac " "     6.619      0.697 RR    IC  IMem\|ram~47\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.882      0.263 RR  CELL  IMem\|ram~47\|combout " "     6.882      0.263 RR  CELL  IMem\|ram~47\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.426      1.544 RR    IC  RegFile\|Mux2\|Mux26~11\|dataa " "     8.426      1.544 RR    IC  RegFile\|Mux2\|Mux26~11\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.815      0.389 RF  CELL  RegFile\|Mux2\|Mux26~11\|combout " "     8.815      0.389 RF  CELL  RegFile\|Mux2\|Mux26~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.059      0.244 FF    IC  RegFile\|Mux2\|Mux26~12\|datab " "     9.059      0.244 FF    IC  RegFile\|Mux2\|Mux26~12\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.402      0.343 FR  CELL  RegFile\|Mux2\|Mux26~12\|combout " "     9.402      0.343 FR  CELL  RegFile\|Mux2\|Mux26~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.930      1.528 RR    IC  RegFile\|Mux2\|Mux26~15\|datac " "    10.930      1.528 RR    IC  RegFile\|Mux2\|Mux26~15\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.193      0.263 RR  CELL  RegFile\|Mux2\|Mux26~15\|combout " "    11.193      0.263 RR  CELL  RegFile\|Mux2\|Mux26~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.410      0.217 RR    IC  RegFile\|Mux2\|Mux26~18\|datab " "    11.410      0.217 RR    IC  RegFile\|Mux2\|Mux26~18\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.791      0.381 RR  CELL  RegFile\|Mux2\|Mux26~18\|combout " "    11.791      0.381 RR  CELL  RegFile\|Mux2\|Mux26~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.010      0.219 RR    IC  RegFile\|Mux2\|Mux26~19\|dataa " "    12.010      0.219 RR    IC  RegFile\|Mux2\|Mux26~19\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.356      0.346 RR  CELL  RegFile\|Mux2\|Mux26~19\|combout " "    12.356      0.346 RR  CELL  RegFile\|Mux2\|Mux26~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.090      0.734 RR    IC  g_FwdDMux\|o_O\[5\]~10\|datab " "    13.090      0.734 RR    IC  g_FwdDMux\|o_O\[5\]~10\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.471      0.381 RR  CELL  g_FwdDMux\|o_O\[5\]~10\|combout " "    13.471      0.381 RR  CELL  g_FwdDMux\|o_O\[5\]~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.659      0.188 RR    IC  g_FwdDMux\|o_O\[5\]~11\|datad " "    13.659      0.188 RR    IC  g_FwdDMux\|o_O\[5\]~11\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.803      0.144 RR  CELL  g_FwdDMux\|o_O\[5\]~11\|combout " "    13.803      0.144 RR  CELL  g_FwdDMux\|o_O\[5\]~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.020      0.217 RR    IC  Comparator\|XORComparison\|o_F\[5\]\|datab " "    14.020      0.217 RR    IC  Comparator\|XORComparison\|o_F\[5\]\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.415      0.395 RF  CELL  Comparator\|XORComparison\|o_F\[5\]\|combout " "    14.415      0.395 RF  CELL  Comparator\|XORComparison\|o_F\[5\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.664      0.249 FF    IC  Comparator\|NotEqualResult\|o_F~1\|dataa " "    14.664      0.249 FF    IC  Comparator\|NotEqualResult\|o_F~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.024      0.360 FF  CELL  Comparator\|NotEqualResult\|o_F~1\|combout " "    15.024      0.360 FF  CELL  Comparator\|NotEqualResult\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.271      0.247 FF    IC  Comparator\|NotEqualResult\|o_F~4\|dataa " "    15.271      0.247 FF    IC  Comparator\|NotEqualResult\|o_F~4\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.631      0.360 FF  CELL  Comparator\|NotEqualResult\|o_F~4\|combout " "    15.631      0.360 FF  CELL  Comparator\|NotEqualResult\|o_F~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.861      0.230 FF    IC  g_ControlHazardDetection\|process_0~0\|datad " "    15.861      0.230 FF    IC  g_ControlHazardDetection\|process_0~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.995      0.134 FR  CELL  g_ControlHazardDetection\|process_0~0\|combout " "    15.995      0.134 FR  CELL  g_ControlHazardDetection\|process_0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.179      0.184 RR    IC  g_ControlHazardDetection\|IF_Flush~0\|datac " "    16.179      0.184 RR    IC  g_ControlHazardDetection\|IF_Flush~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.409      1.230 RR  LOOP  g_ControlHazardDetection\|IF_Flush\|combout " "    17.409      1.230 RR  LOOP  g_ControlHazardDetection\|IF_Flush\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.618      0.209 RR    IC  g_RegIFID\|S_Flush\|datad " "    17.618      0.209 RR    IC  g_RegIFID\|S_Flush\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.762      0.144 RR  CELL  g_RegIFID\|S_Flush\|combout " "    17.762      0.144 RR  CELL  g_RegIFID\|S_Flush\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.700      0.938 RR    IC  g_RegIFID\|REG\|s_Q\[60\]\|clrn " "    18.700      0.938 RR    IC  g_RegIFID\|REG\|s_Q\[60\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.390      0.690 RF  CELL  Reg_IFID:g_RegIFID\|register_64:REG\|s_Q\[60\] " "    19.390      0.690 RF  CELL  Reg_IFID:g_RegIFID\|register_64:REG\|s_Q\[60\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.707      2.707  R        clock network delay " "    22.707      2.707  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.735      0.028           clock pessimism removed " "    22.735      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.715     -0.020           clock uncertainty " "    22.715     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.734      0.019     uTsu  Reg_IFID:g_RegIFID\|register_64:REG\|s_Q\[60\] " "    22.734      0.019     uTsu  Reg_IFID:g_RegIFID\|register_64:REG\|s_Q\[60\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    19.390 " "Data Arrival Time  :    19.390" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.734 " "Data Required Time :    22.734" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.344  " "Slack              :     3.344 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126144 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639183126144 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.622 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.622" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126158 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639183126158 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 3.622  " "Path #1: Removal slack is 3.622 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[96\] " "From Node    : Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[96\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:IMem\|ram~43 " "To Node      : mem:IMem\|ram~43" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.704      2.704  R        clock network delay " "     2.704      2.704  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.917      0.213     uTco  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[96\] " "     2.917      0.213     uTco  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[96\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.917      0.000 FF  CELL  g_Reg_EXMEM\|REG\|s_Q\[96\]\|q " "     2.917      0.000 FF  CELL  g_Reg_EXMEM\|REG\|s_Q\[96\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.917      0.000 FF    IC  g_ControlHazardDetection\|iStall~6\|datac " "     2.917      0.000 FF    IC  g_ControlHazardDetection\|iStall~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.236      0.319 FF  CELL  g_ControlHazardDetection\|iStall~6\|combout " "     3.236      0.319 FF  CELL  g_ControlHazardDetection\|iStall~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.434      0.198 FF    IC  g_ControlHazardDetection\|iStall~20\|datad " "     3.434      0.198 FF    IC  g_ControlHazardDetection\|iStall~20\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.539      0.105 FF  CELL  g_ControlHazardDetection\|iStall~20\|combout " "     3.539      0.105 FF  CELL  g_ControlHazardDetection\|iStall~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.621      1.082 FF    IC  g_ControlHazardDetection\|IF_Flush~0\|dataa " "     4.621      1.082 FF    IC  g_ControlHazardDetection\|IF_Flush~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.766      1.145 FF  LOOP  g_ControlHazardDetection\|IF_Flush\|combout " "     5.766      1.145 FF  LOOP  g_ControlHazardDetection\|IF_Flush\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.985      0.219 FF    IC  g_RegIFID\|S_Flush\|datad " "     5.985      0.219 FF    IC  g_RegIFID\|S_Flush\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.090      0.105 FF  CELL  g_RegIFID\|S_Flush\|combout " "     6.090      0.105 FF  CELL  g_RegIFID\|S_Flush\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.346      0.256 FF    IC  IMem\|ram~43\|clrn " "     6.346      0.256 FF    IC  IMem\|ram~43\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.009      0.663 FR  CELL  mem:IMem\|ram~43 " "     7.009      0.663 FR  CELL  mem:IMem\|ram~43" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.216      3.216  R        clock network delay " "     3.216      3.216  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.216      0.000           clock uncertainty " "     3.216      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.387      0.171      uTh  mem:IMem\|ram~43 " "     3.387      0.171      uTh  mem:IMem\|ram~43" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.009 " "Data Arrival Time  :     7.009" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.387 " "Data Required Time :     3.387" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.622  " "Slack              :     3.622 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183126159 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639183126159 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1639183126160 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "controlUnit:control\|ALUOP\[0\] " "Node: controlUnit:control\|ALUOP\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALUcontrol:ALUcont\|ALUcontrolOut\[1\] controlUnit:control\|ALUOP\[0\] " "Latch ALUcontrol:ALUcont\|ALUcontrolOut\[1\] is being clocked by controlUnit:control\|ALUOP\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639183126375 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1639183126375 "|MIPS_Processor|controlUnit:control|ALUOP[0]"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.798 " "Worst-case setup slack is 9.798" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183126407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183126407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.798               0.000 iCLK  " "    9.798               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183126407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639183126407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.128 " "Worst-case hold slack is 0.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183126431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183126431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 iCLK  " "    0.128               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183126431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639183126431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 11.020 " "Worst-case recovery slack is 11.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183126455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183126455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.020               0.000 iCLK  " "   11.020               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183126455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639183126455 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.868 " "Worst-case removal slack is 1.868" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183126473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183126473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.868               0.000 iCLK  " "    1.868               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183126473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639183126473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.374 " "Worst-case minimum pulse width slack is 9.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183126480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183126480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.374               0.000 iCLK  " "    9.374               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639183126480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639183126480 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.798 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.798" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130517 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130517 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130517 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639183130517 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 9.798  " "Path #1: Setup slack is 9.798 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[0\] " "To Node      : Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.821      1.821  R        clock network delay " "     1.821      1.821  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.949      0.128     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "     1.949      0.128     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.083      1.134 RF  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[1\] " "     3.083      1.134 RF  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.594      0.511 FF    IC  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~2\|datad " "     3.594      0.511 FF    IC  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.657      0.063 FF  CELL  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~2\|combout " "     3.657      0.063 FF  CELL  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.767      0.110 FF    IC  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~3\|datad " "     3.767      0.110 FF    IC  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.830      0.063 FF  CELL  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~3\|combout " "     3.830      0.063 FF  CELL  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.327      0.497 FF    IC  g_FwdMux1\|o_O\[1\]~9\|datad " "     4.327      0.497 FF    IC  g_FwdMux1\|o_O\[1\]~9\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.390      0.063 FF  CELL  g_FwdMux1\|o_O\[1\]~9\|combout " "     4.390      0.063 FF  CELL  g_FwdMux1\|o_O\[1\]~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.903      0.513 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:1:ADD\|or0\|o_F~0\|datac " "     4.903      0.513 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:1:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.036      0.133 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:1:ADD\|or0\|o_F~0\|combout " "     5.036      0.133 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:1:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.157      0.121 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:2:ADD\|or0\|o_F~0\|datad " "     5.157      0.121 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:2:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.220      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:2:ADD\|or0\|o_F~0\|combout " "     5.220      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:2:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.342      0.122 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:3:ADD\|or0\|o_F~0\|datad " "     5.342      0.122 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:3:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.405      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:3:ADD\|or0\|o_F~0\|combout " "     5.405      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:3:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.526      0.121 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:4:ADD\|or0\|o_F~0\|datad " "     5.526      0.121 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:4:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.589      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:4:ADD\|or0\|o_F~0\|combout " "     5.589      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:4:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.708      0.119 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:5:ADD\|or0\|o_F~0\|datad " "     5.708      0.119 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:5:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.771      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:5:ADD\|or0\|o_F~0\|combout " "     5.771      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:5:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.890      0.119 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:6:ADD\|or0\|o_F~0\|datad " "     5.890      0.119 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:6:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.953      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:6:ADD\|or0\|o_F~0\|combout " "     5.953      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:6:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.072      0.119 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:7:ADD\|or0\|o_F~0\|datad " "     6.072      0.119 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:7:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.135      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:7:ADD\|or0\|o_F~0\|combout " "     6.135      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:7:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.258      0.123 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:8:ADD\|or0\|o_F~0\|datac " "     6.258      0.123 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:8:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.391      0.133 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:8:ADD\|or0\|o_F~0\|combout " "     6.391      0.133 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:8:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.514      0.123 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:9:ADD\|or0\|o_F~0\|datac " "     6.514      0.123 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:9:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.647      0.133 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:9:ADD\|or0\|o_F~0\|combout " "     6.647      0.133 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:9:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.765      0.118 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:10:ADD\|or0\|o_F~0\|datad " "     6.765      0.118 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:10:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.828      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:10:ADD\|or0\|o_F~0\|combout " "     6.828      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:10:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.953      0.125 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:11:ADD\|or0\|o_F~0\|datac " "     6.953      0.125 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:11:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.086      0.133 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:11:ADD\|or0\|o_F~0\|combout " "     7.086      0.133 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:11:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.206      0.120 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:12:ADD\|or0\|o_F~0\|datad " "     7.206      0.120 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:12:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.269      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:12:ADD\|or0\|o_F~0\|combout " "     7.269      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:12:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.388      0.119 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:13:ADD\|or0\|o_F~0\|datad " "     7.388      0.119 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:13:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.451      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:13:ADD\|or0\|o_F~0\|combout " "     7.451      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:13:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.570      0.119 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:14:ADD\|or0\|o_F~0\|datad " "     7.570      0.119 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:14:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.633      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:14:ADD\|or0\|o_F~0\|combout " "     7.633      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:14:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.758      0.125 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:15:ADD\|or0\|o_F~0\|datac " "     7.758      0.125 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:15:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.891      0.133 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:15:ADD\|or0\|o_F~0\|combout " "     7.891      0.133 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:15:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.015      0.124 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:16:ADD\|or0\|o_F~0\|datac " "     8.015      0.124 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:16:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.148      0.133 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:16:ADD\|or0\|o_F~0\|combout " "     8.148      0.133 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:16:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.364      0.216 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:17:ADD\|or0\|o_F~0\|datad " "     8.364      0.216 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:17:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.427      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:17:ADD\|or0\|o_F~0\|combout " "     8.427      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:17:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.550      0.123 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:18:ADD\|or0\|o_F~0\|datac " "     8.550      0.123 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:18:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.683      0.133 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:18:ADD\|or0\|o_F~0\|combout " "     8.683      0.133 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:18:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.792      0.109 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:19:ADD\|or0\|o_F~0\|datad " "     8.792      0.109 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:19:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.855      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:19:ADD\|or0\|o_F~0\|combout " "     8.855      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:19:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.976      0.121 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:20:ADD\|or0\|o_F~0\|datac " "     8.976      0.121 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:20:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.109      0.133 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:20:ADD\|or0\|o_F~0\|combout " "     9.109      0.133 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:20:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.219      0.110 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:21:ADD\|or0\|o_F~0\|datad " "     9.219      0.110 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:21:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.282      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:21:ADD\|or0\|o_F~0\|combout " "     9.282      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:21:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.403      0.121 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:22:ADD\|or0\|o_F~0\|datad " "     9.403      0.121 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:22:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.466      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:22:ADD\|or0\|o_F~0\|combout " "     9.466      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:22:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.588      0.122 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:23:ADD\|or0\|o_F~0\|datad " "     9.588      0.122 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:23:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.651      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:23:ADD\|or0\|o_F~0\|combout " "     9.651      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:23:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.771      0.120 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:24:ADD\|or0\|o_F~0\|datad " "     9.771      0.120 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:24:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.834      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:24:ADD\|or0\|o_F~0\|combout " "     9.834      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:24:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.954      0.120 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:25:ADD\|or0\|o_F~0\|datad " "     9.954      0.120 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:25:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.017      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:25:ADD\|or0\|o_F~0\|combout " "    10.017      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:25:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.135      0.118 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:26:ADD\|or0\|o_F~0\|datad " "    10.135      0.118 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:26:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.198      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:26:ADD\|or0\|o_F~0\|combout " "    10.198      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:26:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.319      0.121 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:27:ADD\|or0\|o_F~0\|datad " "    10.319      0.121 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:27:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.382      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:27:ADD\|or0\|o_F~0\|combout " "    10.382      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:27:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.501      0.119 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:28:ADD\|or0\|o_F~0\|datad " "    10.501      0.119 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:28:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.564      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:28:ADD\|or0\|o_F~0\|combout " "    10.564      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:28:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.683      0.119 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:29:ADD\|or0\|o_F~0\|datad " "    10.683      0.119 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:29:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.746      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:29:ADD\|or0\|o_F~0\|combout " "    10.746      0.063 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:29:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.871      0.125 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:30:ADD\|or0\|o_F~0\|datac " "    10.871      0.125 FF    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:30:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.004      0.133 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:30:ADD\|or0\|o_F~0\|combout " "    11.004      0.133 FF  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:30:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.524      0.520 FF    IC  MainALU\|mux_control\|Mux31~7\|datad " "    11.524      0.520 FF    IC  MainALU\|mux_control\|Mux31~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.596      0.072 FR  CELL  MainALU\|mux_control\|Mux31~7\|combout " "    11.596      0.072 FR  CELL  MainALU\|mux_control\|Mux31~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.686      0.090 RR    IC  MainALU\|mux_control\|Mux31~8\|datad " "    11.686      0.090 RR    IC  MainALU\|mux_control\|Mux31~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.754      0.068 RR  CELL  MainALU\|mux_control\|Mux31~8\|combout " "    11.754      0.068 RR  CELL  MainALU\|mux_control\|Mux31~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.754      0.000 RR    IC  g_Reg_EXMEM\|REG\|s_Q\[0\]\|d " "    11.754      0.000 RR    IC  g_Reg_EXMEM\|REG\|s_Q\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.791      0.037 RR  CELL  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[0\] " "    11.791      0.037 RR  CELL  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.597      1.597  R        clock network delay " "    21.597      1.597  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.602      0.005           clock pessimism removed " "    21.602      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.582     -0.020           clock uncertainty " "    21.582     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.589      0.007     uTsu  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[0\] " "    21.589      0.007     uTsu  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.791 " "Data Arrival Time  :    11.791" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.589 " "Data Required Time :    21.589" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.798  " "Slack              :     9.798 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130519 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639183130519 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.128 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.128" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130544 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639183130544 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.128  " "Path #1: Hold slack is 0.128 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[77\] " "From Node    : Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[77\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a9~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a9~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.574      1.574  R        clock network delay " "     1.574      1.574  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.679      0.105     uTco  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[77\] " "     1.679      0.105     uTco  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[77\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.679      0.000 RR  CELL  g_Reg_EXMEM\|REG\|s_Q\[77\]\|q " "     1.679      0.000 RR  CELL  g_Reg_EXMEM\|REG\|s_Q\[77\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.008      0.329 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a9\|portadatain\[4\] " "     2.008      0.329 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a9\|portadatain\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.044      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a9~porta_datain_reg0 " "     2.044      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a9~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.832      1.832  R        clock network delay " "     1.832      1.832  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.812     -0.020           clock pessimism removed " "     1.812     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.812      0.000           clock uncertainty " "     1.812      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.916      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a9~porta_datain_reg0 " "     1.916      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a9~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.044 " "Data Arrival Time  :     2.044" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.916 " "Data Required Time :     1.916" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.128  " "Slack              :     0.128 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130544 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639183130544 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.020 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.020" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130558 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639183130558 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 11.020  " "Path #1: Recovery slack is 11.020 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a16~portb_address_reg0 " "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a16~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Reg_IFID:g_RegIFID\|register_64:REG\|s_Q\[60\] " "To Node      : Reg_IFID:g_RegIFID\|register_64:REG\|s_Q\[60\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.808      1.808  R        clock network delay " "     1.808      1.808  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.936      0.128     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a16~portb_address_reg0 " "     1.936      0.128     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a16~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.086      1.150 RF  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a16\|portbdataout\[3\] " "     3.086      1.150 RF  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a16\|portbdataout\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.499      0.413 FF    IC  IMem\|ram~47\|datac " "     3.499      0.413 FF    IC  IMem\|ram~47\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.632      0.133 FF  CELL  IMem\|ram~47\|combout " "     3.632      0.133 FF  CELL  IMem\|ram~47\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.595      0.963 FF    IC  RegFile\|Mux2\|Mux26~11\|dataa " "     4.595      0.963 FF    IC  RegFile\|Mux2\|Mux26~11\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.754      0.159 FF  CELL  RegFile\|Mux2\|Mux26~11\|combout " "     4.754      0.159 FF  CELL  RegFile\|Mux2\|Mux26~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.886      0.132 FF    IC  RegFile\|Mux2\|Mux26~12\|datab " "     4.886      0.132 FF    IC  RegFile\|Mux2\|Mux26~12\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.093      0.207 FF  CELL  RegFile\|Mux2\|Mux26~12\|combout " "     5.093      0.207 FF  CELL  RegFile\|Mux2\|Mux26~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.988      0.895 FF    IC  RegFile\|Mux2\|Mux26~15\|datac " "     5.988      0.895 FF    IC  RegFile\|Mux2\|Mux26~15\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.121      0.133 FF  CELL  RegFile\|Mux2\|Mux26~15\|combout " "     6.121      0.133 FF  CELL  RegFile\|Mux2\|Mux26~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.251      0.130 FF    IC  RegFile\|Mux2\|Mux26~18\|datab " "     6.251      0.130 FF    IC  RegFile\|Mux2\|Mux26~18\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.443      0.192 FF  CELL  RegFile\|Mux2\|Mux26~18\|combout " "     6.443      0.192 FF  CELL  RegFile\|Mux2\|Mux26~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.577      0.134 FF    IC  RegFile\|Mux2\|Mux26~19\|dataa " "     6.577      0.134 FF    IC  RegFile\|Mux2\|Mux26~19\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.770      0.193 FF  CELL  RegFile\|Mux2\|Mux26~19\|combout " "     6.770      0.193 FF  CELL  RegFile\|Mux2\|Mux26~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.183      0.413 FF    IC  g_FwdDMux\|o_O\[5\]~10\|datab " "     7.183      0.413 FF    IC  g_FwdDMux\|o_O\[5\]~10\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.375      0.192 FF  CELL  g_FwdDMux\|o_O\[5\]~10\|combout " "     7.375      0.192 FF  CELL  g_FwdDMux\|o_O\[5\]~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.483      0.108 FF    IC  g_FwdDMux\|o_O\[5\]~11\|datad " "     7.483      0.108 FF    IC  g_FwdDMux\|o_O\[5\]~11\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.546      0.063 FF  CELL  g_FwdDMux\|o_O\[5\]~11\|combout " "     7.546      0.063 FF  CELL  g_FwdDMux\|o_O\[5\]~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.676      0.130 FF    IC  Comparator\|XORComparison\|o_F\[5\]\|datab " "     7.676      0.130 FF    IC  Comparator\|XORComparison\|o_F\[5\]\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.883      0.207 FF  CELL  Comparator\|XORComparison\|o_F\[5\]\|combout " "     7.883      0.207 FF  CELL  Comparator\|XORComparison\|o_F\[5\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.017      0.134 FF    IC  Comparator\|NotEqualResult\|o_F~1\|dataa " "     8.017      0.134 FF    IC  Comparator\|NotEqualResult\|o_F~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.210      0.193 FF  CELL  Comparator\|NotEqualResult\|o_F~1\|combout " "     8.210      0.193 FF  CELL  Comparator\|NotEqualResult\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.343      0.133 FF    IC  Comparator\|NotEqualResult\|o_F~4\|dataa " "     8.343      0.133 FF    IC  Comparator\|NotEqualResult\|o_F~4\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.536      0.193 FF  CELL  Comparator\|NotEqualResult\|o_F~4\|combout " "     8.536      0.193 FF  CELL  Comparator\|NotEqualResult\|o_F~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.658      0.122 FF    IC  g_ControlHazardDetection\|process_0~0\|datad " "     8.658      0.122 FF    IC  g_ControlHazardDetection\|process_0~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.721      0.063 FF  CELL  g_ControlHazardDetection\|process_0~0\|combout " "     8.721      0.063 FF  CELL  g_ControlHazardDetection\|process_0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.830      0.109 FF    IC  g_ControlHazardDetection\|IF_Flush~0\|datac " "     8.830      0.109 FF    IC  g_ControlHazardDetection\|IF_Flush~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.491      0.661 FF  LOOP  g_ControlHazardDetection\|IF_Flush\|combout " "     9.491      0.661 FF  LOOP  g_ControlHazardDetection\|IF_Flush\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.610      0.119 FF    IC  g_RegIFID\|S_Flush\|datad " "     9.610      0.119 FF    IC  g_RegIFID\|S_Flush\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.673      0.063 FF  CELL  g_RegIFID\|S_Flush\|combout " "     9.673      0.063 FF  CELL  g_RegIFID\|S_Flush\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.195      0.522 FF    IC  g_RegIFID\|REG\|s_Q\[60\]\|clrn " "    10.195      0.522 FF    IC  g_RegIFID\|REG\|s_Q\[60\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.586      0.391 FR  CELL  Reg_IFID:g_RegIFID\|register_64:REG\|s_Q\[60\] " "    10.586      0.391 FR  CELL  Reg_IFID:g_RegIFID\|register_64:REG\|s_Q\[60\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.599      1.599  R        clock network delay " "    21.599      1.599  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.619      0.020           clock pessimism removed " "    21.619      0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.599     -0.020           clock uncertainty " "    21.599     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.606      0.007     uTsu  Reg_IFID:g_RegIFID\|register_64:REG\|s_Q\[60\] " "    21.606      0.007     uTsu  Reg_IFID:g_RegIFID\|register_64:REG\|s_Q\[60\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.586 " "Data Arrival Time  :    10.586" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.606 " "Data Required Time :    21.606" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.020  " "Slack              :    11.020 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130559 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639183130559 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.868 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.868" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130574 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639183130574 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.868  " "Path #1: Removal slack is 1.868 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[96\] " "From Node    : Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[96\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:IMem\|ram~43 " "To Node      : mem:IMem\|ram~43" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.593      1.593  R        clock network delay " "     1.593      1.593  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.698      0.105     uTco  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[96\] " "     1.698      0.105     uTco  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[96\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.698      0.000 RR  CELL  g_Reg_EXMEM\|REG\|s_Q\[96\]\|q " "     1.698      0.000 RR  CELL  g_Reg_EXMEM\|REG\|s_Q\[96\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.698      0.000 RR    IC  g_ControlHazardDetection\|iStall~6\|datac " "     1.698      0.000 RR    IC  g_ControlHazardDetection\|iStall~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.869      0.171 RR  CELL  g_ControlHazardDetection\|iStall~6\|combout " "     1.869      0.171 RR  CELL  g_ControlHazardDetection\|iStall~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.955      0.086 RR    IC  g_ControlHazardDetection\|iStall~20\|datad " "     1.955      0.086 RR    IC  g_ControlHazardDetection\|iStall~20\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.020      0.065 RR  CELL  g_ControlHazardDetection\|iStall~20\|combout " "     2.020      0.065 RR  CELL  g_ControlHazardDetection\|iStall~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.596      0.576 RR    IC  g_ControlHazardDetection\|IF_Flush~0\|dataa " "     2.596      0.576 RR    IC  g_ControlHazardDetection\|IF_Flush~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.187      0.591 RR  LOOP  g_ControlHazardDetection\|IF_Flush\|combout " "     3.187      0.591 RR  LOOP  g_ControlHazardDetection\|IF_Flush\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.285      0.098 RR    IC  g_RegIFID\|S_Flush\|datad " "     3.285      0.098 RR    IC  g_RegIFID\|S_Flush\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.350      0.065 RR  CELL  g_RegIFID\|S_Flush\|combout " "     3.350      0.065 RR  CELL  g_RegIFID\|S_Flush\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.467      0.117 RR    IC  IMem\|ram~43\|clrn " "     3.467      0.117 RR    IC  IMem\|ram~43\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.833      0.366 RF  CELL  mem:IMem\|ram~43 " "     3.833      0.366 RF  CELL  mem:IMem\|ram~43" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.881      1.881  R        clock network delay " "     1.881      1.881  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.881      0.000           clock uncertainty " "     1.881      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.965      0.084      uTh  mem:IMem\|ram~43 " "     1.965      0.084      uTh  mem:IMem\|ram~43" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.833 " "Data Arrival Time  :     3.833" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.965 " "Data Required Time :     1.965" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.868  " "Slack              :     1.868 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639183130575 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639183130575 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1639183131088 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1639183131093 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "756 " "Peak virtual memory: 756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639183131221 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 10 18:38:51 2021 " "Processing ended: Fri Dec 10 18:38:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639183131221 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639183131221 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639183131221 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1639183131221 ""}
