Interconnect
Instruction Decoding
Instruction Execution
Fetch
IF
F
Decode
ID
D
Execute
EX
X
Memory Access
MEM
M
Write-back
WB
W
Control signals
Structural Hazards
Von Neumann Architecture
Harvard Architecture
Multi-cycle
Interconnect matrix
select pin
select pins
RegDataSrc
MemToReg
Operand Fetch
effective address calculation
Write enables
RegWrite
MemWrite
PCSrc
ALUSrc
ALUOp
instruction format
ALU
shamt
funct