# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../FPGA-MAZE-vivado.gen/sources_1/ip/win_rom/sim/win_rom.v" \
"../../../../FPGA-MAZE-vivado.gen/sources_1/ip/welcome_rom/sim/welcome_rom.v" \
"../../../../FPGA-MAZE-vivado.gen/sources_1/ip/wall_rom/sim/wall_rom.v" \
"../../../../FPGA-MAZE-vivado.gen/sources_1/ip/start_rom/sim/start_rom.v" \
"../../../../FPGA-MAZE-vivado.gen/sources_1/ip/set_rom_1/sim/set_rom.v" \
"../../../../FPGA-MAZE-vivado.gen/sources_1/ip/road_rom_1/sim/road_rom.v" \
"../../../../FPGA-MAZE-vivado.gen/sources_1/ip/player_rom_1/sim/player_rom.v" \
"../../../../FPGA-MAZE-vivado.gen/sources_1/ip/end_rom_1/sim/end_rom.v" \
"../../../../FPGA-MAZE-vivado.gen/sources_1/ip/background_rom_1/sim/background_rom.v" \
"../../../../../picture_ip_wrapper/background_wrapper.v" \
"../../../../../src/clkdiv_25mhz.v" \
"../../../../../src/draw.v" \
"../../../../../picture_ip_wrapper/end_wrapper.v" \
"../../../../../src/graphics.v" \
"../../../../../picture_ip_wrapper/player_wrapper.v" \
"../../../../../picture_ip_wrapper/road_wrapper.v" \
"../../../../../picture_ip_wrapper/set_wrapper.v" \
"../../../../../picture_ip_wrapper/start_wrapper.v" \
"../../../../../src/vgac.v" \
"../../../../../picture_ip_wrapper/wall_wrapper.v" \
"../../../../../picture_ip_wrapper/welcome_wrapper.v" \
"../../../../../picture_ip_wrapper/win_wrapper.v" \
"../../../../../graphics_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
