{"design__instance__count": 7509, "design__instance__area": 395875, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 100, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 2, "power__internal__total": 0.0017811486031860113, "power__switching__total": 0.00023442553356289864, "power__leakage__total": 3.8104233681224287e-05, "power__total": 0.0020536782685667276, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.480078, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.480078, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.386128, "timing__setup__ws__corner:nom_tt_025C_1v80": 3.655162, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 786, "design__max_fanout_violation__count": 27, "design__max_cap_violation__count": 24, "clock__skew__worst_hold": -0.303822, "clock__skew__worst_setup": -0.303822, "timing__hold__ws": 0.128688, "timing__setup__ws": 1.031603, "timing__hold__tns": 0.0, "timing__setup__tns": 0.0, "timing__hold__wns": 0.0, "timing__setup__wns": 0.0, "timing__hold_vio__count": 0, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 750.0 1250.0", "design__core__bbox": "5.52 10.88 744.28 1237.6", "design__io": 150, "design__die__area": 937500, "design__core__area": 906252, "design__instance__count__stdcell": 7507, "design__instance__area__stdcell": 14450.1, "design__instance__count__macros": 2, "design__instance__area__macros": 381425, "design__instance__utilization": 0.436827, "design__instance__utilization__stdcell": 0.0275331, "floorplan__design__io": 148, "design__io__hpwl": 40119580, "design__power_grid_violation__count__net:vssd1": 0, "design__power_grid_violation__count__net:vccd1": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 76401.8, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 38, "antenna__violating__nets": 35, "antenna__violating__pins": 36, "route__antenna_violation__count": 35, "route__net": 876, "route__net__special": 2, "route__drc_errors__iter:1": 236, "route__wirelength__iter:1": 97147, "route__drc_errors__iter:2": 124, "route__wirelength__iter:2": 96991, "route__drc_errors__iter:3": 52, "route__wirelength__iter:3": 96988, "route__drc_errors__iter:4": 2, "route__wirelength__iter:4": 96986, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 96983, "route__drc_errors": 0, "route__wirelength": 96983, "route__vias": 4303, "route__vias__singlecut": 4303, "route__vias__multicut": 0, "design__disconnected_pins__count": 0, "route__wirelength__max": 1561.03, "timing__unannotated_nets__count__corner:nom_tt_025C_1v80": 84, "timing__unannotated_nets_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 133, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 3, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.762845, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -0.762845, "timing__hold__ws__corner:nom_ss_100C_1v60": 1.039186, "timing__setup__ws__corner:nom_ss_100C_1v60": 1.227917, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0.0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:nom_ss_100C_1v60": 84, "timing__unannotated_nets_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 26, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 2, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.332184, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.332184, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.135728, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.356652, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:nom_ff_n40C_1v95": 84, "timing__unannotated_nets_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 75, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 2, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.441021, "clock__skew__worst_setup__corner:min_tt_025C_1v80": -0.441021, "timing__hold__ws__corner:min_tt_025C_1v80": 0.375433, "timing__setup__ws__corner:min_tt_025C_1v80": 3.859798, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_nets__count__corner:min_tt_025C_1v80": 84, "timing__unannotated_nets_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 118, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 3, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.697178, "clock__skew__worst_setup__corner:min_ss_100C_1v60": -0.697178, "timing__hold__ws__corner:min_ss_100C_1v60": 1.019701, "timing__setup__ws__corner:min_ss_100C_1v60": 1.55706, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": 0.0, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:min_ss_100C_1v60": 84, "timing__unannotated_nets_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 26, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 2, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.303822, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.303822, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.128688, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.531741, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:min_ff_n40C_1v95": 84, "timing__unannotated_nets_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 105, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 2, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.523363, "clock__skew__worst_setup__corner:max_tt_025C_1v80": -0.523363, "timing__hold__ws__corner:max_tt_025C_1v80": 0.393805, "timing__setup__ws__corner:max_tt_025C_1v80": 3.526955, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_nets__count__corner:max_tt_025C_1v80": 84, "timing__unannotated_nets_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 160, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 6, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.823324, "clock__skew__worst_setup__corner:max_ss_100C_1v60": -0.823324, "timing__hold__ws__corner:max_ss_100C_1v60": 1.052938, "timing__setup__ws__corner:max_ss_100C_1v60": 1.031603, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": 0.0, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:max_ss_100C_1v60": 84, "timing__unannotated_nets_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 43, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 2, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.357967, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.357967, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.140885, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.243827, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:max_ff_n40C_1v95": 84, "timing__unannotated_nets_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_nets__count": 84, "timing__unannotated_nets_filtered__count": 0, "design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80": 1.79954, "design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80": 3.11618e-06, "design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80": 0.000459572, "design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.000456482, "design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80": 3.10381e-06, "design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.000456482, "ir__voltage__worst": 1.8, "ir__drop__avg": 3.12e-06, "ir__drop__worst": 0.00046, "magic__drc_error__count": 5666674, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}