set_global_assignment -name QIP_FILE rtl/T80/T80.qip
set_global_assignment -name VHDL_FILE rtl/bally_rams.vhd
set_global_assignment -name VHDL_FILE rtl/bally_io.vhd
set_global_assignment -name VHDL_FILE rtl/bally_data.vhd
set_global_assignment -name VHDL_FILE rtl/bally_col_pal.vhd
set_global_assignment -name VHDL_FILE rtl/bally_addr.vhd
set_global_assignment -name SYSTEMVERILOG_FILE rtl/Astrocade_input.sv
set_global_assignment -name VHDL_FILE rtl/bram.vhd
set_global_assignment -name VHDL_FILE rtl/bally.vhd
set_global_assignment -name SYSTEMVERILOG_FILE Astrocade.sv
set_global_assignment -name VERILOG_FILE rtl/joydb9md.v
set_global_assignment -name VERILOG_FILE rtl/joydb15.v
