
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003560                       # Number of seconds simulated
sim_ticks                                  3560267604                       # Number of ticks simulated
final_tick                               533169786540                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 165119                       # Simulator instruction rate (inst/s)
host_op_rate                                   219156                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 304241                       # Simulator tick rate (ticks/s)
host_mem_usage                               16897064                       # Number of bytes of host memory used
host_seconds                                 11702.13                       # Real time elapsed on the host
sim_insts                                  1932248913                       # Number of instructions simulated
sim_ops                                    2564592802                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       177664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       174976                       # Number of bytes read from this memory
system.physmem.bytes_read::total               364032                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11392                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        86144                       # Number of bytes written to this memory
system.physmem.bytes_written::total             86144                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1388                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1367                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2844                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             673                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  673                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1581904                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     49901867                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1617856                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     49146867                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               102248494                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1581904                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1617856                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3199759                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          24195934                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               24195934                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          24195934                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1581904                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     49901867                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1617856                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     49146867                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              126444428                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus0.numCycles                 8537813                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3089327                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2536509                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206754                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1251308                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1192553                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300830                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8867                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3323707                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16799787                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3089327                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1493383                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3595795                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1040108                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        688339                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1635493                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92375                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8437892                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.442821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.324021                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4842097     57.39%     57.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          355037      4.21%     61.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          334042      3.96%     65.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          314940      3.73%     69.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260992      3.09%     72.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188148      2.23%     74.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135771      1.61%     76.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209936      2.49%     78.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1796929     21.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8437892                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361841                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.967692                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3479747                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       654159                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3435967                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41929                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        826083                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496545                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3967                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19975060                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10850                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        826083                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3661903                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         296960                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        73795                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3289042                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       290103                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19381846                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           47                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156519                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        82817                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           22                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26869549                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90281703                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90281703                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16788551                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10080960                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3609                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1908                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           707718                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1905626                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1016398                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23857                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       444116                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18057033                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3540                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14610641                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23375                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5722519                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17502599                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          222                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8437892                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.731551                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839792                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2954018     35.01%     35.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1705785     20.22%     55.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1368990     16.22%     71.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       817336      9.69%     81.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       830467      9.84%     90.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380683      4.51%     95.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244085      2.89%     98.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67149      0.80%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69379      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8437892                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63837     58.12%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21670     19.73%     77.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24338     22.16%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12012696     82.22%     82.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200282      1.37%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1591      0.01%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1548194     10.60%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847878      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14610641                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.711286                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109845                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007518                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37792393                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23783354                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14237748                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14720486                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        46490                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       670425                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          438                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          273                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       232694                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           82                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        826083                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         209590                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        13778                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18060575                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        84154                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1905626                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1016398                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1891                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9385                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1427                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          273                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122237                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116749                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238986                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14369008                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1468952                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241632                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2304119                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018864                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            835167                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.682985                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14248590                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14237748                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9201148                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24895970                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.667611                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369584                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12240054                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5821257                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3318                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205927                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7611809                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.608035                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.118022                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3024604     39.74%     39.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2046739     26.89%     66.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       848827     11.15%     77.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430100      5.65%     83.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450255      5.92%     89.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       227538      2.99%     92.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       156833      2.06%     94.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89651      1.18%     95.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       337262      4.43%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7611809                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12240054                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2018905                       # Number of memory references committed
system.switch_cpus0.commit.loads              1235201                       # Number of loads committed
system.switch_cpus0.commit.membars               1642                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1758292                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009302                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240295                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       337262                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25335533                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36949239                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4040                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  99921                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12240054                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.853781                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.853781                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.171260                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.171260                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64953041                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19478007                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18739972                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3302                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  16                       # Number of system calls
system.switch_cpus1.numCycles                 8537813                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3070509                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2674765                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       201081                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1546609                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1488496                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          215135                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6197                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3750033                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17036033                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3070509                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1703631                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3609935                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         931144                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        355465                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           32                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1843703                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        95730                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8444214                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.326326                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294866                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4834279     57.25%     57.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          644313      7.63%     64.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          318895      3.78%     68.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          236462      2.80%     71.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          197410      2.34%     73.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          170409      2.02%     75.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           58855      0.70%     76.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          211037      2.50%     79.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1772554     20.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8444214                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.359636                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.995363                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3882126                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       330572                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3488172                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17698                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        725641                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       339509                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3123                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19052367                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4970                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        725641                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4042780                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         134347                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        45126                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3343724                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       152591                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18457664                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           31                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77085                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        61712                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24448562                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84051943                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84051943                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16125172                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8323364                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2363                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1282                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           391086                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2817367                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       644377                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8311                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       188721                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17373218                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2383                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14842188                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19559                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      4946965                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13491934                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          139                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8444214                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.757675                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.861046                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2994654     35.46%     35.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1811633     21.45%     56.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       901633     10.68%     67.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1075129     12.73%     80.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       808650      9.58%     89.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       515148      6.10%     96.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       220950      2.62%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65474      0.78%     99.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        50943      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8444214                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          62866     73.14%     73.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13117     15.26%     88.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         9970     11.60%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11650192     78.49%     78.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       118203      0.80%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1077      0.01%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2536479     17.09%     96.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       536237      3.61%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14842188                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.738406                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              85953                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005791                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38234102                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22322695                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14332569                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14928141                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24735                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       774629                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           80                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          136                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       168214                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        725641                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          72235                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7274                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17375605                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        67293                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2817367                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       644377                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1268                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4212                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           48                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          136                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       102248                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       117630                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       219878                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14522148                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2427815                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       320040                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2949634                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2178319                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            521819                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.700921                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14359514                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14332569                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8628798                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21266848                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.678717                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.405739                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10817903                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12302647                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5073069                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2244                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       199181                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7718573                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.593902                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.300261                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3575282     46.32%     46.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1656482     21.46%     67.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       901598     11.68%     79.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       328744      4.26%     83.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       281256      3.64%     87.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       125260      1.62%     88.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       306314      3.97%     92.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        81567      1.06%     94.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       462070      5.99%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7718573                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10817903                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12302647                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2518898                       # Number of memory references committed
system.switch_cpus1.commit.loads              2042738                       # Number of loads committed
system.switch_cpus1.commit.membars               1109                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1925202                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10742421                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       166996                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       462070                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24632011                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35478089                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3413                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  93599                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10817903                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12302647                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10817903                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.789230                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.789230                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.267058                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.267058                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67236242                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18810195                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19655011                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2238                       # number of misc regfile writes
system.l2.replacements                           2842                       # number of replacements
system.l2.tagsinuse                      32764.659983                       # Cycle average of tags in use
system.l2.total_refs                           796519                       # Total number of references to valid blocks.
system.l2.sampled_refs                          35603                       # Sample count of references to valid blocks.
system.l2.avg_refs                          22.372244                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1269.484065                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     41.260867                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    709.550278                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     41.428485                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    709.221769                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          14649.511922                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          15344.202596                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.038742                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001259                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.021654                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001264                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.021644                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.447068                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.468268                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999898                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         9384                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4571                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   13960                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3330                       # number of Writeback hits
system.l2.Writeback_hits::total                  3330                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          100                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           51                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   151                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         9484                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4622                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14111                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         9484                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4622                       # number of overall hits
system.l2.overall_hits::total                   14111                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1388                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1367                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2844                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1388                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1367                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2844                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1388                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1367                       # number of overall misses
system.l2.overall_misses::total                  2844                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1967739                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     65280931                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2057896                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     63529702                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       132836268                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1967739                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     65280931                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2057896                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     63529702                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        132836268                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1967739                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     65280931                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2057896                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     63529702                       # number of overall miss cycles
system.l2.overall_miss_latency::total       132836268                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10772                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           49                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5938                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               16804                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3330                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3330                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          100                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           51                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               151                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10872                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           49                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5989                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                16955                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10872                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           49                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5989                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               16955                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.128853                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.918367                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.230212                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.169245                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.127667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.918367                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.228252                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.167738                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.127667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.918367                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.228252                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.167738                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44721.340909                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 47032.371037                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 45731.022222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46473.812729                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46707.548523                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44721.340909                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 47032.371037                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 45731.022222                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46473.812729                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46707.548523                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44721.340909                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 47032.371037                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 45731.022222                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46473.812729                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46707.548523                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  673                       # number of writebacks
system.l2.writebacks::total                       673                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1388                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1367                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2844                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1388                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1367                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2844                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1388                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1367                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2844                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1713911                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     57295467                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1802539                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     55600823                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    116412740                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1713911                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     57295467                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1802539                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     55600823                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    116412740                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1713911                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     57295467                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1802539                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     55600823                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    116412740                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.128853                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.918367                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.230212                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.169245                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.127667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.918367                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.228252                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.167738                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.127667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.918367                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.228252                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.167738                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38952.522727                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 41279.154899                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 40056.422222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40673.608632                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40932.749648                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38952.522727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 41279.154899                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 40056.422222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40673.608632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40932.749648                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38952.522727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 41279.154899                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 40056.422222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40673.608632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40932.749648                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               580.359923                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001645110                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   586                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1709291.996587                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    43.117587                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.242336                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.069099                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860965                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.930064                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1635433                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1635433                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1635433                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1635433                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1635433                       # number of overall hits
system.cpu0.icache.overall_hits::total        1635433                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           60                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           60                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           60                       # number of overall misses
system.cpu0.icache.overall_misses::total           60                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3443621                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3443621                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3443621                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3443621                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3443621                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3443621                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1635493                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1635493                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1635493                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1635493                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1635493                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1635493                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 57393.683333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 57393.683333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 57393.683333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 57393.683333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 57393.683333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 57393.683333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           15                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           15                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2577563                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2577563                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2577563                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2577563                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2577563                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2577563                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 57279.177778                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57279.177778                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 57279.177778                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57279.177778                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 57279.177778                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57279.177778                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10872                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174234004                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 11128                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              15657.261323                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.746759                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.253241                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.905261                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.094739                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1131731                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1131731                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       779921                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        779921                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1761                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1761                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1651                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1651                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1911652                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1911652                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1911652                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1911652                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37242                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37242                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          329                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          329                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37571                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37571                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37571                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37571                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1044504134                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1044504134                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9702067                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9702067                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1054206201                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1054206201                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1054206201                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1054206201                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1168973                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1168973                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       780250                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       780250                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1761                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1761                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1651                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1651                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1949223                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1949223                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1949223                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1949223                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031859                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031859                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000422                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000422                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019275                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019275                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019275                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019275                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 28046.402825                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28046.402825                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 29489.565350                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29489.565350                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 28059.040244                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28059.040244                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 28059.040244                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28059.040244                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1911                       # number of writebacks
system.cpu0.dcache.writebacks::total             1911                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26470                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26470                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          229                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          229                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26699                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26699                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26699                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26699                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10772                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10772                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          100                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          100                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10872                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10872                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10872                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10872                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    170280888                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    170280888                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      2055220                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      2055220                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    172336108                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    172336108                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    172336108                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    172336108                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.009215                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009215                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000128                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000128                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005578                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005578                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005578                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005578                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 15807.731898                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15807.731898                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 20552.200000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20552.200000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 15851.371229                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15851.371229                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 15851.371229                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15851.371229                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     4                       # number of replacements
system.cpu1.icache.tagsinuse               560.617777                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913307440                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   567                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1610771.499118                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    45.813949                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   514.803829                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.073420                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.825006                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.898426                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1843649                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1843649                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1843649                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1843649                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1843649                       # number of overall hits
system.cpu1.icache.overall_hits::total        1843649                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           54                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           54                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           54                       # number of overall misses
system.cpu1.icache.overall_misses::total           54                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2816569                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2816569                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2816569                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2816569                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2816569                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2816569                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1843703                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1843703                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1843703                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1843703                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1843703                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1843703                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 52158.685185                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 52158.685185                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 52158.685185                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 52158.685185                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 52158.685185                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 52158.685185                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           49                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           49                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2446363                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2446363                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2446363                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2446363                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2446363                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2446363                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 49925.775510                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 49925.775510                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 49925.775510                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 49925.775510                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 49925.775510                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 49925.775510                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5989                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206734933                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6245                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              33104.072538                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.463748                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.536252                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.826030                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.173970                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2211028                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2211028                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       473633                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        473633                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1236                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1236                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1119                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1119                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2684661                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2684661                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2684661                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2684661                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        17262                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        17262                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          153                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          153                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        17415                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         17415                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        17415                       # number of overall misses
system.cpu1.dcache.overall_misses::total        17415                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    604345039                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    604345039                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5631359                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5631359                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    609976398                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    609976398                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    609976398                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    609976398                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2228290                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2228290                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       473786                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       473786                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1236                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1236                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1119                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1119                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2702076                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2702076                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2702076                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2702076                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007747                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007747                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000323                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000323                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006445                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006445                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006445                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006445                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 35010.140134                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35010.140134                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 36806.267974                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 36806.267974                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 35025.920069                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 35025.920069                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 35025.920069                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 35025.920069                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1419                       # number of writebacks
system.cpu1.dcache.writebacks::total             1419                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        11324                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        11324                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          102                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          102                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        11426                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        11426                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        11426                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        11426                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5938                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5938                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           51                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           51                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5989                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5989                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5989                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5989                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    107797233                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    107797233                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1328644                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1328644                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    109125877                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    109125877                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    109125877                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    109125877                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002665                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002665                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000108                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000108                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002216                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002216                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002216                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002216                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18153.794712                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18153.794712                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 26051.843137                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26051.843137                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18221.051428                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18221.051428                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18221.051428                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18221.051428                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
