$date
	Sat Oct 22 20:21:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#308667
b1 !
1"
#308670
b1 &
b1 %
1$
#308671
0"
#308674
1#
#308678
b0 &
0#
b0 %
0$
#1239992
b10011 !
1"
#1239994
b10011 &
b10011 %
1$
#1239995
0"
#1239998
b111010 &
b111010 %
#1240002
b11101 &
b11101 %
#1240006
b1011000 &
b1011000 %
#1240010
b101100 &
b101100 %
#1240014
b10110 &
b10110 %
#1240018
b1011 &
b1011 %
#1240022
b100010 &
b100010 %
#1240026
b10001 &
b10001 %
#1240030
b110100 &
b110100 %
#1240034
b11010 &
b11010 %
#1240038
b1101 &
b1101 %
#1240042
b101000 &
b101000 %
#1240046
b10100 &
b10100 %
#1240050
b1010 &
b1010 %
#1240054
b101 &
b101 %
#1240058
b10000 &
b10000 %
#1240062
b1000 &
b1000 %
#1240066
b100 &
b100 %
#1240070
b10 &
b10 %
#1240074
b1 &
b1 %
1#
#1240078
b0 &
0#
b0 %
0$
#2316674
b1011 &
b1011 %
1$
b1011 !
1"
#2316675
0"
#2316678
b100010 &
b100010 %
#2316682
b10001 &
b10001 %
#2316686
b110100 &
b110100 %
#2316690
b11010 &
b11010 %
#2316694
b1101 &
b1101 %
#2316698
b101000 &
b101000 %
#2316702
b10100 &
b10100 %
#2316706
b1010 &
b1010 %
#2316710
b101 &
b101 %
#2316714
b10000 &
b10000 %
#2316718
b1000 &
b1000 %
#2316722
b100 &
b100 %
#2316726
b10 &
b10 %
#2316730
b1 &
b1 %
1#
#2316734
b0 &
0#
b0 %
0$
#4500012
