{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594123411343 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594123411355 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 07 14:03:31 2020 " "Processing started: Tue Jul 07 14:03:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594123411355 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594123411355 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NEC_IR_Transceiver -c NEC_IR_Transceiver " "Command: quartus_map --read_settings_files=on --write_settings_files=off NEC_IR_Transceiver -c NEC_IR_Transceiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594123411355 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1594123412253 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1594123412253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxcustom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxcustom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxCustom-behaviour " "Found design unit 1: MuxCustom-behaviour" {  } { { "MuxCustom.vhd" "" { Text "C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/MuxCustom.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594123427809 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxCustom " "Found entity 1: MuxCustom" {  } { { "MuxCustom.vhd" "" { Text "C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/MuxCustom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594123427809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594123427809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nec_ir_transceiver.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nec_ir_transceiver.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NEC_IR_Transceiver " "Found entity 1: NEC_IR_Transceiver" {  } { { "NEC_IR_Transceiver.bdf" "" { Schematic "C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/NEC_IR_Transceiver.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594123427811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594123427811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register32Bit-behaviour " "Found design unit 1: Register32Bit-behaviour" {  } { { "Register32Bit.vhd" "" { Text "C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/Register32Bit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594123427813 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register32Bit " "Found entity 1: Register32Bit" {  } { { "Register32Bit.vhd" "" { Text "C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/Register32Bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594123427813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594123427813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod32counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mod32counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mod32Counter-behaviour " "Found design unit 1: Mod32Counter-behaviour" {  } { { "Mod32Counter.vhd" "" { Text "C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/Mod32Counter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594123427816 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mod32Counter " "Found entity 1: Mod32Counter" {  } { { "Mod32Counter.vhd" "" { Text "C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/Mod32Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594123427816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594123427816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "limitedcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file limitedcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LimitedCounter-behaviour " "Found design unit 1: LimitedCounter-behaviour" {  } { { "LimitedCounter.vhd" "" { Text "C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/LimitedCounter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594123427818 ""} { "Info" "ISGN_ENTITY_NAME" "1 LimitedCounter " "Found entity 1: LimitedCounter" {  } { { "LimitedCounter.vhd" "" { Text "C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/LimitedCounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594123427818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594123427818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataformatter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataformatter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataFormatter-behaviour " "Found design unit 1: DataFormatter-behaviour" {  } { { "DataFormatter.vhd" "" { Text "C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/DataFormatter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594123427820 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataFormatter " "Found entity 1: DataFormatter" {  } { { "DataFormatter.vhd" "" { Text "C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/DataFormatter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594123427820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594123427820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockmodulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockmodulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockModulator-behaviour " "Found design unit 1: ClockModulator-behaviour" {  } { { "ClockModulator.vhd" "" { Text "C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/ClockModulator.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594123427823 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockModulator " "Found entity 1: ClockModulator" {  } { { "ClockModulator.vhd" "" { Text "C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/ClockModulator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594123427823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594123427823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDivider-behaviour " "Found design unit 1: ClockDivider-behaviour" {  } { { "ClockDivider.vhd" "" { Text "C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/ClockDivider.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594123427825 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.vhd" "" { Text "C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/ClockDivider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594123427825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594123427825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealy_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mealy_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mealy_Controller-behaviour " "Found design unit 1: Mealy_Controller-behaviour" {  } { { "Mealy_Controller.vhd" "" { Text "C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/Mealy_Controller.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594123427827 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mealy_Controller " "Found entity 1: Mealy_Controller" {  } { { "Mealy_Controller.vhd" "" { Text "C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/Mealy_Controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594123427827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594123427827 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NEC_IR_Transceiver " "Elaborating entity \"NEC_IR_Transceiver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1594123427867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockModulator ClockModulator:inst6 " "Elaborating entity \"ClockModulator\" for hierarchy \"ClockModulator:inst6\"" {  } { { "NEC_IR_Transceiver.bdf" "inst6" { Schematic "C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/NEC_IR_Transceiver.bdf" { { 328 1432 1600 440 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594123427870 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data ClockModulator.vhd(30) " "VHDL Process Statement warning at ClockModulator.vhd(30): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ClockModulator.vhd" "" { Text "C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/ClockModulator.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594123427871 "|NEC_IR_Transceiver|ClockModulator:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mealy_Controller Mealy_Controller:inst1 " "Elaborating entity \"Mealy_Controller\" for hierarchy \"Mealy_Controller:inst1\"" {  } { { "NEC_IR_Transceiver.bdf" "inst1" { Schematic "C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/NEC_IR_Transceiver.bdf" { { 240 1104 1272 448 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594123427872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxCustom MuxCustom:inst9 " "Elaborating entity \"MuxCustom\" for hierarchy \"MuxCustom:inst9\"" {  } { { "NEC_IR_Transceiver.bdf" "inst9" { Schematic "C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/NEC_IR_Transceiver.bdf" { { 120 1008 1176 200 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594123427883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register32Bit Register32Bit:inst2 " "Elaborating entity \"Register32Bit\" for hierarchy \"Register32Bit:inst2\"" {  } { { "NEC_IR_Transceiver.bdf" "inst2" { Schematic "C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/NEC_IR_Transceiver.bdf" { { 120 736 928 232 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594123427892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider ClockDivider:inst5 " "Elaborating entity \"ClockDivider\" for hierarchy \"ClockDivider:inst5\"" {  } { { "NEC_IR_Transceiver.bdf" "inst5" { Schematic "C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/NEC_IR_Transceiver.bdf" { { 392 424 592 472 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594123427896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataFormatter DataFormatter:inst " "Elaborating entity \"DataFormatter\" for hierarchy \"DataFormatter:inst\"" {  } { { "NEC_IR_Transceiver.bdf" "inst" { Schematic "C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/NEC_IR_Transceiver.bdf" { { 120 400 608 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594123427898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mod32Counter Mod32Counter:inst4 " "Elaborating entity \"Mod32Counter\" for hierarchy \"Mod32Counter:inst4\"" {  } { { "NEC_IR_Transceiver.bdf" "inst4" { Schematic "C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/NEC_IR_Transceiver.bdf" { { 248 760 928 360 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594123427900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LimitedCounter LimitedCounter:inst7 " "Elaborating entity \"LimitedCounter\" for hierarchy \"LimitedCounter:inst7\"" {  } { { "NEC_IR_Transceiver.bdf" "inst7" { Schematic "C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/NEC_IR_Transceiver.bdf" { { 200 1440 1592 312 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594123427903 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1594123429279 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ClockDivider:inst5\|counter\[31\] Low " "Register ClockDivider:inst5\|counter\[31\] will power up to Low" {  } { { "ClockDivider.vhd" "" { Text "C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/ClockDivider.vhd" 21 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1594123429530 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ClockDivider:inst5\|counter\[0\] Low " "Register ClockDivider:inst5\|counter\[0\] will power up to Low" {  } { { "ClockDivider.vhd" "" { Text "C:/Users/loeke/Dropbox/School/Fontys/CSA/NEC_IR_Transceiver/Project/ClockDivider.vhd" 21 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1594123429530 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1594123429530 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1594123429948 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594123429948 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "268 " "Implemented 268 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1594123430108 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1594123430108 ""} { "Info" "ICUT_CUT_TM_LCELLS" "239 " "Implemented 239 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1594123430108 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1594123430108 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594123430137 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 07 14:03:50 2020 " "Processing ended: Tue Jul 07 14:03:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594123430137 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594123430137 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594123430137 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1594123430137 ""}
