Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Dec 12 18:24:36 2018
| Host         : DESKTOP-7MRF67A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 100 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 132 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.287        0.000                      0                   73        0.129        0.000                      0                   73        3.000        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
CLK_Converter/inst/clkIn  {0.000 5.000}      10.000          100.000         
  clkOut_clkConverter     {0.000 20.000}     40.000          25.000          
  clkfbout_clkConverter   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_Converter/inst/clkIn                                                                                                                                                    3.000        0.000                       0                     1  
  clkOut_clkConverter          36.287        0.000                      0                   73        0.129        0.000                      0                   73       19.500        0.000                       0                    45  
  clkfbout_clkConverter                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_Converter/inst/clkIn
  To Clock:  CLK_Converter/inst/clkIn

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_Converter/inst/clkIn
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_Converter/inst/clkIn }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkOut_clkConverter
  To Clock:  clkOut_clkConverter

Setup :            0  Failing Endpoints,  Worst Slack       36.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.287ns  (required time - arrival time)
  Source:                 VGA_THING/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vcount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        3.302ns  (logic 0.704ns (21.321%)  route 2.598ns (78.679%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 41.518 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.575     1.575    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=43, routed)          1.627     1.627    VGA_THING/CLK
    SLICE_X0Y51          FDRE                                         r  VGA_THING/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     2.083 f  VGA_THING/hcount_reg[6]/Q
                         net (fo=6, routed)           1.025     3.108    VGA_THING/hcount_reg__0[6]
    SLICE_X2Y51          LUT6 (Prop_lut6_I0_O)        0.124     3.232 r  VGA_THING/hcount[9]_i_3/O
                         net (fo=1, routed)           0.466     3.698    VGA_THING/hcount[9]_i_3_n_0
    SLICE_X2Y51          LUT5 (Prop_lut5_I4_O)        0.124     3.822 r  VGA_THING/hcount[9]_i_1/O
                         net (fo=20, routed)          1.107     4.929    VGA_THING/sel
    SLICE_X4Y47          FDRE                                         r  VGA_THING/vcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.457    41.457    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=43, routed)          1.518    41.518    VGA_THING/CLK
    SLICE_X4Y47          FDRE                                         r  VGA_THING/vcount_reg[0]/C
                         clock pessimism              0.000    41.518    
                         clock uncertainty           -0.098    41.421    
    SLICE_X4Y47          FDRE (Setup_fdre_C_CE)      -0.205    41.216    VGA_THING/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                         41.216    
                         arrival time                          -4.929    
  -------------------------------------------------------------------
                         slack                                 36.287    

Slack (MET) :             36.287ns  (required time - arrival time)
  Source:                 VGA_THING/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vcount_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        3.302ns  (logic 0.704ns (21.321%)  route 2.598ns (78.679%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 41.518 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.575     1.575    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=43, routed)          1.627     1.627    VGA_THING/CLK
    SLICE_X0Y51          FDRE                                         r  VGA_THING/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     2.083 f  VGA_THING/hcount_reg[6]/Q
                         net (fo=6, routed)           1.025     3.108    VGA_THING/hcount_reg__0[6]
    SLICE_X2Y51          LUT6 (Prop_lut6_I0_O)        0.124     3.232 r  VGA_THING/hcount[9]_i_3/O
                         net (fo=1, routed)           0.466     3.698    VGA_THING/hcount[9]_i_3_n_0
    SLICE_X2Y51          LUT5 (Prop_lut5_I4_O)        0.124     3.822 r  VGA_THING/hcount[9]_i_1/O
                         net (fo=20, routed)          1.107     4.929    VGA_THING/sel
    SLICE_X4Y47          FDRE                                         r  VGA_THING/vcount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.457    41.457    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=43, routed)          1.518    41.518    VGA_THING/CLK
    SLICE_X4Y47          FDRE                                         r  VGA_THING/vcount_reg[1]/C
                         clock pessimism              0.000    41.518    
                         clock uncertainty           -0.098    41.421    
    SLICE_X4Y47          FDRE (Setup_fdre_C_CE)      -0.205    41.216    VGA_THING/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                         41.216    
                         arrival time                          -4.929    
  -------------------------------------------------------------------
                         slack                                 36.287    

Slack (MET) :             36.287ns  (required time - arrival time)
  Source:                 VGA_THING/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vcount_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        3.302ns  (logic 0.704ns (21.321%)  route 2.598ns (78.679%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 41.518 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.575     1.575    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=43, routed)          1.627     1.627    VGA_THING/CLK
    SLICE_X0Y51          FDRE                                         r  VGA_THING/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     2.083 f  VGA_THING/hcount_reg[6]/Q
                         net (fo=6, routed)           1.025     3.108    VGA_THING/hcount_reg__0[6]
    SLICE_X2Y51          LUT6 (Prop_lut6_I0_O)        0.124     3.232 r  VGA_THING/hcount[9]_i_3/O
                         net (fo=1, routed)           0.466     3.698    VGA_THING/hcount[9]_i_3_n_0
    SLICE_X2Y51          LUT5 (Prop_lut5_I4_O)        0.124     3.822 r  VGA_THING/hcount[9]_i_1/O
                         net (fo=20, routed)          1.107     4.929    VGA_THING/sel
    SLICE_X4Y47          FDRE                                         r  VGA_THING/vcount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.457    41.457    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=43, routed)          1.518    41.518    VGA_THING/CLK
    SLICE_X4Y47          FDRE                                         r  VGA_THING/vcount_reg[2]/C
                         clock pessimism              0.000    41.518    
                         clock uncertainty           -0.098    41.421    
    SLICE_X4Y47          FDRE (Setup_fdre_C_CE)      -0.205    41.216    VGA_THING/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                         41.216    
                         arrival time                          -4.929    
  -------------------------------------------------------------------
                         slack                                 36.287    

Slack (MET) :             36.287ns  (required time - arrival time)
  Source:                 VGA_THING/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vcount_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        3.302ns  (logic 0.704ns (21.321%)  route 2.598ns (78.679%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 41.518 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.575     1.575    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=43, routed)          1.627     1.627    VGA_THING/CLK
    SLICE_X0Y51          FDRE                                         r  VGA_THING/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     2.083 f  VGA_THING/hcount_reg[6]/Q
                         net (fo=6, routed)           1.025     3.108    VGA_THING/hcount_reg__0[6]
    SLICE_X2Y51          LUT6 (Prop_lut6_I0_O)        0.124     3.232 r  VGA_THING/hcount[9]_i_3/O
                         net (fo=1, routed)           0.466     3.698    VGA_THING/hcount[9]_i_3_n_0
    SLICE_X2Y51          LUT5 (Prop_lut5_I4_O)        0.124     3.822 r  VGA_THING/hcount[9]_i_1/O
                         net (fo=20, routed)          1.107     4.929    VGA_THING/sel
    SLICE_X4Y47          FDRE                                         r  VGA_THING/vcount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.457    41.457    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=43, routed)          1.518    41.518    VGA_THING/CLK
    SLICE_X4Y47          FDRE                                         r  VGA_THING/vcount_reg[3]/C
                         clock pessimism              0.000    41.518    
                         clock uncertainty           -0.098    41.421    
    SLICE_X4Y47          FDRE (Setup_fdre_C_CE)      -0.205    41.216    VGA_THING/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         41.216    
                         arrival time                          -4.929    
  -------------------------------------------------------------------
                         slack                                 36.287    

Slack (MET) :             36.424ns  (required time - arrival time)
  Source:                 VGA_THING/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/greenOut_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 1.018ns (30.155%)  route 2.358ns (69.845%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 41.520 - 40.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.575     1.575    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=43, routed)          1.636     1.636    VGA_THING/CLK
    SLICE_X6Y49          FDRE                                         r  VGA_THING/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518     2.154 f  VGA_THING/vcount_reg[6]/Q
                         net (fo=7, routed)           1.011     3.166    VGA_THING/vcount_reg__0[6]
    SLICE_X6Y49          LUT4 (Prop_lut4_I2_O)        0.152     3.318 r  VGA_THING/redOut_i_2/O
                         net (fo=2, routed)           0.665     3.983    VGA_THING/redOut_i_2_n_0
    SLICE_X3Y50          LUT6 (Prop_lut6_I5_O)        0.348     4.331 r  VGA_THING/greenOut_i_1/O
                         net (fo=2, routed)           0.682     5.012    VGA_THING/greenOut_i_1_n_0
    SLICE_X0Y47          FDRE                                         r  VGA_THING/greenOut_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.457    41.457    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=43, routed)          1.520    41.520    VGA_THING/CLK
    SLICE_X0Y47          FDRE                                         r  VGA_THING/greenOut_reg_lopt_replica/C
                         clock pessimism              0.080    41.600    
                         clock uncertainty           -0.098    41.503    
    SLICE_X0Y47          FDRE (Setup_fdre_C_D)       -0.067    41.436    VGA_THING/greenOut_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         41.436    
                         arrival time                          -5.012    
  -------------------------------------------------------------------
                         slack                                 36.424    

Slack (MET) :             36.450ns  (required time - arrival time)
  Source:                 VGA_THING/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 0.937ns (27.591%)  route 2.459ns (72.409%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 41.518 - 40.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.575     1.575    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=43, routed)          1.636     1.636    VGA_THING/CLK
    SLICE_X5Y47          FDRE                                         r  VGA_THING/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.456     2.092 f  VGA_THING/vcount_reg[4]/Q
                         net (fo=5, routed)           1.253     3.346    VGA_THING/vcount_reg__0[4]
    SLICE_X4Y47          LUT5 (Prop_lut5_I4_O)        0.154     3.500 r  VGA_THING/vcount[9]_i_4/O
                         net (fo=4, routed)           0.827     4.326    VGA_THING/vcount[9]_i_4_n_0
    SLICE_X6Y49          LUT3 (Prop_lut3_I1_O)        0.327     4.653 r  VGA_THING/vcount[6]_i_1/O
                         net (fo=1, routed)           0.379     5.032    VGA_THING/plusOp__0[6]
    SLICE_X6Y49          FDRE                                         r  VGA_THING/vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.457    41.457    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=43, routed)          1.518    41.518    VGA_THING/CLK
    SLICE_X6Y49          FDRE                                         r  VGA_THING/vcount_reg[6]/C
                         clock pessimism              0.093    41.611    
                         clock uncertainty           -0.098    41.514    
    SLICE_X6Y49          FDRE (Setup_fdre_C_D)       -0.031    41.483    VGA_THING/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                         41.483    
                         arrival time                          -5.032    
  -------------------------------------------------------------------
                         slack                                 36.450    

Slack (MET) :             36.476ns  (required time - arrival time)
  Source:                 VGA_THING/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vcount_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.704ns (22.617%)  route 2.409ns (77.383%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 41.518 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.575     1.575    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=43, routed)          1.627     1.627    VGA_THING/CLK
    SLICE_X0Y51          FDRE                                         r  VGA_THING/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     2.083 f  VGA_THING/hcount_reg[6]/Q
                         net (fo=6, routed)           1.025     3.108    VGA_THING/hcount_reg__0[6]
    SLICE_X2Y51          LUT6 (Prop_lut6_I0_O)        0.124     3.232 r  VGA_THING/hcount[9]_i_3/O
                         net (fo=1, routed)           0.466     3.698    VGA_THING/hcount[9]_i_3_n_0
    SLICE_X2Y51          LUT5 (Prop_lut5_I4_O)        0.124     3.822 r  VGA_THING/hcount[9]_i_1/O
                         net (fo=20, routed)          0.918     4.740    VGA_THING/sel
    SLICE_X5Y47          FDRE                                         r  VGA_THING/vcount_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.457    41.457    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=43, routed)          1.518    41.518    VGA_THING/CLK
    SLICE_X5Y47          FDRE                                         r  VGA_THING/vcount_reg[4]/C
                         clock pessimism              0.000    41.518    
                         clock uncertainty           -0.098    41.421    
    SLICE_X5Y47          FDRE (Setup_fdre_C_CE)      -0.205    41.216    VGA_THING/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                         41.216    
                         arrival time                          -4.740    
  -------------------------------------------------------------------
                         slack                                 36.476    

Slack (MET) :             36.567ns  (required time - arrival time)
  Source:                 VGA_THING/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/greenOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 1.018ns (31.489%)  route 2.215ns (68.511%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 41.520 - 40.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.575     1.575    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=43, routed)          1.636     1.636    VGA_THING/CLK
    SLICE_X6Y49          FDRE                                         r  VGA_THING/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518     2.154 f  VGA_THING/vcount_reg[6]/Q
                         net (fo=7, routed)           1.011     3.166    VGA_THING/vcount_reg__0[6]
    SLICE_X6Y49          LUT4 (Prop_lut4_I2_O)        0.152     3.318 r  VGA_THING/redOut_i_2/O
                         net (fo=2, routed)           0.665     3.983    VGA_THING/redOut_i_2_n_0
    SLICE_X3Y50          LUT6 (Prop_lut6_I5_O)        0.348     4.331 r  VGA_THING/greenOut_i_1/O
                         net (fo=2, routed)           0.539     4.869    VGA_THING/greenOut_i_1_n_0
    SLICE_X0Y49          FDRE                                         r  VGA_THING/greenOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.457    41.457    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=43, routed)          1.520    41.520    VGA_THING/CLK
    SLICE_X0Y49          FDRE                                         r  VGA_THING/greenOut_reg/C
                         clock pessimism              0.080    41.600    
                         clock uncertainty           -0.098    41.503    
    SLICE_X0Y49          FDRE (Setup_fdre_C_D)       -0.067    41.436    VGA_THING/greenOut_reg
  -------------------------------------------------------------------
                         required time                         41.436    
                         arrival time                          -4.869    
  -------------------------------------------------------------------
                         slack                                 36.567    

Slack (MET) :             36.620ns  (required time - arrival time)
  Source:                 VGA_THING/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/hcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 0.704ns (25.752%)  route 2.030ns (74.248%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.575     1.575    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=43, routed)          1.627     1.627    VGA_THING/CLK
    SLICE_X0Y51          FDRE                                         r  VGA_THING/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     2.083 f  VGA_THING/hcount_reg[6]/Q
                         net (fo=6, routed)           1.025     3.108    VGA_THING/hcount_reg__0[6]
    SLICE_X2Y51          LUT6 (Prop_lut6_I0_O)        0.124     3.232 r  VGA_THING/hcount[9]_i_3/O
                         net (fo=1, routed)           0.466     3.698    VGA_THING/hcount[9]_i_3_n_0
    SLICE_X2Y51          LUT5 (Prop_lut5_I4_O)        0.124     3.822 r  VGA_THING/hcount[9]_i_1/O
                         net (fo=20, routed)          0.539     4.361    VGA_THING/sel
    SLICE_X2Y51          FDRE                                         r  VGA_THING/hcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.457    41.457    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=43, routed)          1.510    41.510    VGA_THING/CLK
    SLICE_X2Y51          FDRE                                         r  VGA_THING/hcount_reg[7]/C
                         clock pessimism              0.092    41.602    
                         clock uncertainty           -0.098    41.504    
    SLICE_X2Y51          FDRE (Setup_fdre_C_R)       -0.524    40.980    VGA_THING/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                         40.980    
                         arrival time                          -4.361    
  -------------------------------------------------------------------
                         slack                                 36.620    

Slack (MET) :             36.620ns  (required time - arrival time)
  Source:                 VGA_THING/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/hcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 0.704ns (25.752%)  route 2.030ns (74.248%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.575     1.575    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=43, routed)          1.627     1.627    VGA_THING/CLK
    SLICE_X0Y51          FDRE                                         r  VGA_THING/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     2.083 f  VGA_THING/hcount_reg[6]/Q
                         net (fo=6, routed)           1.025     3.108    VGA_THING/hcount_reg__0[6]
    SLICE_X2Y51          LUT6 (Prop_lut6_I0_O)        0.124     3.232 r  VGA_THING/hcount[9]_i_3/O
                         net (fo=1, routed)           0.466     3.698    VGA_THING/hcount[9]_i_3_n_0
    SLICE_X2Y51          LUT5 (Prop_lut5_I4_O)        0.124     3.822 r  VGA_THING/hcount[9]_i_1/O
                         net (fo=20, routed)          0.539     4.361    VGA_THING/sel
    SLICE_X2Y51          FDRE                                         r  VGA_THING/hcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.457    41.457    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=43, routed)          1.510    41.510    VGA_THING/CLK
    SLICE_X2Y51          FDRE                                         r  VGA_THING/hcount_reg[8]/C
                         clock pessimism              0.092    41.602    
                         clock uncertainty           -0.098    41.504    
    SLICE_X2Y51          FDRE (Setup_fdre_C_R)       -0.524    40.980    VGA_THING/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                         40.980    
                         arrival time                          -4.361    
  -------------------------------------------------------------------
                         slack                                 36.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 VGA_THING/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vCountOut_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.148ns (36.312%)  route 0.260ns (63.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.549     0.549    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=43, routed)          0.594     0.594    VGA_THING/CLK
    SLICE_X6Y49          FDRE                                         r  VGA_THING/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.148     0.742 r  VGA_THING/vcount_reg[8]/Q
                         net (fo=5, routed)           0.260     1.001    VGA_THING/vcount_reg__0[8]
    SLICE_X5Y50          FDRE                                         r  VGA_THING/vCountOut_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.817     0.817    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=43, routed)          0.863     0.863    VGA_THING/CLK
    SLICE_X5Y50          FDRE                                         r  VGA_THING/vCountOut_reg[8]/C
                         clock pessimism              0.000     0.863    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.010     0.873    VGA_THING/vCountOut_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 VGA_THING/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/hCountOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.521%)  route 0.138ns (49.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.549     0.549    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=43, routed)          0.594     0.594    VGA_THING/CLK
    SLICE_X0Y51          FDRE                                         r  VGA_THING/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  VGA_THING/hcount_reg[6]/Q
                         net (fo=6, routed)           0.138     0.873    VGA_THING/hcount_reg__0[6]
    SLICE_X0Y52          FDRE                                         r  VGA_THING/hCountOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.817     0.817    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864     0.864    VGA_THING/CLK
    SLICE_X0Y52          FDRE                                         r  VGA_THING/hCountOut_reg[6]/C
                         clock pessimism             -0.255     0.610    
    SLICE_X0Y52          FDRE (Hold_fdre_C_D)         0.070     0.680    VGA_THING/hCountOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 VGA_THING/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/hCountOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.744%)  route 0.137ns (49.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.549     0.549    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=43, routed)          0.594     0.594    VGA_THING/CLK
    SLICE_X0Y51          FDRE                                         r  VGA_THING/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  VGA_THING/hcount_reg[5]/Q
                         net (fo=7, routed)           0.137     0.872    VGA_THING/hcount_reg__0[5]
    SLICE_X0Y52          FDRE                                         r  VGA_THING/hCountOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.817     0.817    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864     0.864    VGA_THING/CLK
    SLICE_X0Y52          FDRE                                         r  VGA_THING/hCountOut_reg[5]/C
                         clock pessimism             -0.255     0.610    
    SLICE_X0Y52          FDRE (Hold_fdre_C_D)         0.066     0.676    VGA_THING/hCountOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 VGA_THING/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vCountOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.135%)  route 0.123ns (42.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.549     0.549    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=43, routed)          0.594     0.594    VGA_THING/CLK
    SLICE_X6Y49          FDRE                                         r  VGA_THING/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     0.758 r  VGA_THING/vcount_reg[7]/Q
                         net (fo=6, routed)           0.123     0.881    VGA_THING/vcount_reg__0[7]
    SLICE_X4Y49          FDRE                                         r  VGA_THING/vCountOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.817     0.817    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=43, routed)          0.865     0.865    VGA_THING/CLK
    SLICE_X4Y49          FDRE                                         r  VGA_THING/vCountOut_reg[7]/C
                         clock pessimism             -0.255     0.610    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)         0.066     0.676    VGA_THING/vCountOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 VGA_THING/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.189ns (51.908%)  route 0.175ns (48.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.549     0.549    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=43, routed)          0.594     0.594    VGA_THING/CLK
    SLICE_X0Y51          FDRE                                         r  VGA_THING/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  VGA_THING/hcount_reg[5]/Q
                         net (fo=7, routed)           0.175     0.910    VGA_THING/hcount_reg__0[5]
    SLICE_X2Y51          LUT5 (Prop_lut5_I2_O)        0.048     0.958 r  VGA_THING/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.958    VGA_THING/plusOp[8]
    SLICE_X2Y51          FDRE                                         r  VGA_THING/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.817     0.817    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864     0.864    VGA_THING/CLK
    SLICE_X2Y51          FDRE                                         r  VGA_THING/hcount_reg[8]/C
                         clock pessimism             -0.255     0.610    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.131     0.741    VGA_THING/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 VGA_THING/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.508%)  route 0.175ns (48.492%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.549     0.549    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=43, routed)          0.594     0.594    VGA_THING/CLK
    SLICE_X0Y51          FDRE                                         r  VGA_THING/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  VGA_THING/hcount_reg[5]/Q
                         net (fo=7, routed)           0.175     0.910    VGA_THING/hcount_reg__0[5]
    SLICE_X2Y51          LUT4 (Prop_lut4_I1_O)        0.045     0.955 r  VGA_THING/hcount[7]_i_1/O
                         net (fo=1, routed)           0.000     0.955    VGA_THING/plusOp[7]
    SLICE_X2Y51          FDRE                                         r  VGA_THING/hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.817     0.817    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864     0.864    VGA_THING/CLK
    SLICE_X2Y51          FDRE                                         r  VGA_THING/hcount_reg[7]/C
                         clock pessimism             -0.255     0.610    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.120     0.730    VGA_THING/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 VGA_THING/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.944%)  route 0.179ns (49.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.549     0.549    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=43, routed)          0.594     0.594    VGA_THING/CLK
    SLICE_X0Y51          FDRE                                         r  VGA_THING/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  VGA_THING/hcount_reg[5]/Q
                         net (fo=7, routed)           0.179     0.914    VGA_THING/hcount_reg__0[5]
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.045     0.959 r  VGA_THING/hcount[9]_i_2/O
                         net (fo=1, routed)           0.000     0.959    VGA_THING/plusOp[9]
    SLICE_X2Y51          FDRE                                         r  VGA_THING/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.817     0.817    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864     0.864    VGA_THING/CLK
    SLICE_X2Y51          FDRE                                         r  VGA_THING/hcount_reg[9]/C
                         clock pessimism             -0.255     0.610    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.121     0.731    VGA_THING/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 VGA_THING/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.549     0.549    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=43, routed)          0.594     0.594    VGA_THING/CLK
    SLICE_X6Y49          FDRE                                         r  VGA_THING/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     0.758 r  VGA_THING/vcount_reg[9]/Q
                         net (fo=5, routed)           0.149     0.907    VGA_THING/vcount_reg__0[9]
    SLICE_X6Y49          LUT6 (Prop_lut6_I5_O)        0.045     0.952 r  VGA_THING/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000     0.952    VGA_THING/plusOp__0[9]
    SLICE_X6Y49          FDRE                                         r  VGA_THING/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.817     0.817    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=43, routed)          0.865     0.865    VGA_THING/CLK
    SLICE_X6Y49          FDRE                                         r  VGA_THING/vcount_reg[9]/C
                         clock pessimism             -0.271     0.594    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.121     0.715    VGA_THING/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 VGA_THING/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.492%)  route 0.155ns (45.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.549     0.549    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=43, routed)          0.594     0.594    VGA_THING/CLK
    SLICE_X0Y51          FDRE                                         r  VGA_THING/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  VGA_THING/hcount_reg[5]/Q
                         net (fo=7, routed)           0.155     0.890    VGA_THING/hcount_reg__0[5]
    SLICE_X0Y51          LUT6 (Prop_lut6_I5_O)        0.045     0.935 r  VGA_THING/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.935    VGA_THING/plusOp[5]
    SLICE_X0Y51          FDRE                                         r  VGA_THING/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.817     0.817    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864     0.864    VGA_THING/CLK
    SLICE_X0Y51          FDRE                                         r  VGA_THING/hcount_reg[5]/C
                         clock pessimism             -0.271     0.594    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.092     0.686    VGA_THING/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 VGA_THING/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_THING/greenOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.246ns (41.181%)  route 0.351ns (58.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.549     0.549    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=43, routed)          0.594     0.594    VGA_THING/CLK
    SLICE_X2Y51          FDRE                                         r  VGA_THING/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.148     0.742 f  VGA_THING/hcount_reg[8]/Q
                         net (fo=6, routed)           0.175     0.917    VGA_THING/hcount_reg__0[8]
    SLICE_X3Y50          LUT6 (Prop_lut6_I0_O)        0.098     1.015 r  VGA_THING/greenOut_i_1/O
                         net (fo=2, routed)           0.177     1.191    VGA_THING/greenOut_i_1_n_0
    SLICE_X0Y49          FDRE                                         r  VGA_THING/greenOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.817     0.817    CLK_Converter/inst/clkIn
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=43, routed)          0.867     0.867    VGA_THING/CLK
    SLICE_X0Y49          FDRE                                         r  VGA_THING/greenOut_reg/C
                         clock pessimism              0.000     0.867    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.070     0.937    VGA_THING/greenOut_reg
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkOut_clkConverter
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_Converter/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    CLK_Converter/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y50      VGA_THING/redOut_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y48      VGA_THING/vCountOut_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y48      VGA_THING/vCountOut_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y48      VGA_THING/vCountOut_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y48      VGA_THING/vCountOut_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y49      VGA_THING/vCountOut_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y49      VGA_THING/vCountOut_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y49      VGA_THING/vCountOut_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y50      VGA_THING/redOut_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y48      VGA_THING/vCountOut_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y48      VGA_THING/vCountOut_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y48      VGA_THING/vCountOut_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y48      VGA_THING/vCountOut_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y49      VGA_THING/vCountOut_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y49      VGA_THING/vCountOut_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y49      VGA_THING/vCountOut_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y49      VGA_THING/vCountOut_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y50      VGA_THING/vCountOut_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y50      VGA_THING/redOut_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y50      VGA_THING/redOut_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y48      VGA_THING/vCountOut_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y48      VGA_THING/vCountOut_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y48      VGA_THING/vCountOut_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y48      VGA_THING/vCountOut_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y48      VGA_THING/vCountOut_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y48      VGA_THING/vCountOut_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y48      VGA_THING/vCountOut_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y48      VGA_THING/vCountOut_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clkConverter
  To Clock:  clkfbout_clkConverter

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clkConverter
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_Converter/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    CLK_Converter/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKFBOUT



