\doxysubsubsubsection{APB2 Peripheral Clock Enabled or Disabled Status}
\hypertarget{group___r_c_c___a_p_b2___clock___enabled___disabled___status}{}\label{group___r_c_c___a_p_b2___clock___enabled___disabled___status}\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}


Check whether the APB2 peripheral clock is enabled or not.  


\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enabled___disabled___status_gad1ea95d1d5f3a2ecf2b903c4ed22e7c6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9542ae577219d7d83e0bd18944136cc6}{RCC\+\_\+\+APBENR2\+\_\+\+SYSCFGEN}}) != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enabled___disabled___status_gad2b7c3a381d791c4ee728e303935832a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab02b38d79863391d5ad0938e5542d0ff}{RCC\+\_\+\+APBENR2\+\_\+\+TIM1\+EN}})   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enabled___disabled___status_gab1787d7cdf591c099b8d96848aee835e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3df3dbadaf9d4b4f216280a04a38ad0}{RCC\+\_\+\+APBENR2\+\_\+\+SPI1\+EN}})   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga59bd3cd20df76f885695fcdad1edce27}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6fc2200f262ff397292841a744c4bfb}{RCC\+\_\+\+APBENR2\+\_\+\+USART1\+EN}}) != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enabled___disabled___status_gaf40a1f6a134b09aaa211ad159e613d1a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26bc9a6d6d688435b11f1dac7dcd029a}{RCC\+\_\+\+APBENR2\+\_\+\+TIM14\+EN}})  != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga52afd021e3f0970ce10549dbfb69abac}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2958e6568c987fe824d2f1be053809e2}{RCC\+\_\+\+APBENR2\+\_\+\+TIM16\+EN}})  != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga9cb697e01267c3ee783f0fabf3eefda1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bf031737f9b3c60c563d03ed72cb950}{RCC\+\_\+\+APBENR2\+\_\+\+TIM17\+EN}})  != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga533cce6e679e55d54b4381b2817fc974}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45a2058e993b3249fa8549ae59df6143}{RCC\+\_\+\+APBENR2\+\_\+\+ADCEN}})    != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga9f32ce5d57fe1d7a4871552d2e9a5b0e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9542ae577219d7d83e0bd18944136cc6}{RCC\+\_\+\+APBENR2\+\_\+\+SYSCFGEN}}) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga7116893adbb7fc144102af49de55350b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab02b38d79863391d5ad0938e5542d0ff}{RCC\+\_\+\+APBENR2\+\_\+\+TIM1\+EN}})   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enabled___disabled___status_gabd506be27916f029d2214e88bc48f6df}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3df3dbadaf9d4b4f216280a04a38ad0}{RCC\+\_\+\+APBENR2\+\_\+\+SPI1\+EN}})   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga22c9d59ac6062298a71eed0d6a4a9afd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6fc2200f262ff397292841a744c4bfb}{RCC\+\_\+\+APBENR2\+\_\+\+USART1\+EN}}) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga89072bbdf8efacb3d243c50711f60766}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26bc9a6d6d688435b11f1dac7dcd029a}{RCC\+\_\+\+APBENR2\+\_\+\+TIM14\+EN}})  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga55adb9971771c35d36a549a1948b7b1e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2958e6568c987fe824d2f1be053809e2}{RCC\+\_\+\+APBENR2\+\_\+\+TIM16\+EN}})  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enabled___disabled___status_gaf55e3121b3ce93da44a1ac83f3cdac8a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bf031737f9b3c60c563d03ed72cb950}{RCC\+\_\+\+APBENR2\+\_\+\+TIM17\+EN}})  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga452be040858dff873d54c0020d1cbeef}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45a2058e993b3249fa8549ae59df6143}{RCC\+\_\+\+APBENR2\+\_\+\+ADCEN}})    == 0U)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
Check whether the APB2 peripheral clock is enabled or not. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga452be040858dff873d54c0020d1cbeef}\label{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga452be040858dff873d54c0020d1cbeef} 
\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_ADC\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_ADC\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_ADC\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_ADC\_IS\_CLK\_DISABLED}!APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_ADC\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45a2058e993b3249fa8549ae59df6143}{RCC\+\_\+\+APBENR2\+\_\+\+ADCEN}})    == 0U)}

\Hypertarget{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga533cce6e679e55d54b4381b2817fc974}\label{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga533cce6e679e55d54b4381b2817fc974} 
\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_ADC\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_ADC\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_ADC\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_ADC\_IS\_CLK\_ENABLED}!APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_ADC\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45a2058e993b3249fa8549ae59df6143}{RCC\+\_\+\+APBENR2\+\_\+\+ADCEN}})    != 0U)}

\Hypertarget{group___r_c_c___a_p_b2___clock___enabled___disabled___status_gabd506be27916f029d2214e88bc48f6df}\label{group___r_c_c___a_p_b2___clock___enabled___disabled___status_gabd506be27916f029d2214e88bc48f6df} 
\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_SPI1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_DISABLED}!APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3df3dbadaf9d4b4f216280a04a38ad0}{RCC\+\_\+\+APBENR2\+\_\+\+SPI1\+EN}})   == 0U)}

\Hypertarget{group___r_c_c___a_p_b2___clock___enabled___disabled___status_gab1787d7cdf591c099b8d96848aee835e}\label{group___r_c_c___a_p_b2___clock___enabled___disabled___status_gab1787d7cdf591c099b8d96848aee835e} 
\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED}!APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3df3dbadaf9d4b4f216280a04a38ad0}{RCC\+\_\+\+APBENR2\+\_\+\+SPI1\+EN}})   != 0U)}

\Hypertarget{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga9f32ce5d57fe1d7a4871552d2e9a5b0e}\label{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga9f32ce5d57fe1d7a4871552d2e9a5b0e} 
\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_DISABLED}!APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9542ae577219d7d83e0bd18944136cc6}{RCC\+\_\+\+APBENR2\+\_\+\+SYSCFGEN}}) == 0U)}

\Hypertarget{group___r_c_c___a_p_b2___clock___enabled___disabled___status_gad1ea95d1d5f3a2ecf2b903c4ed22e7c6}\label{group___r_c_c___a_p_b2___clock___enabled___disabled___status_gad1ea95d1d5f3a2ecf2b903c4ed22e7c6} 
\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_ENABLED}!APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9542ae577219d7d83e0bd18944136cc6}{RCC\+\_\+\+APBENR2\+\_\+\+SYSCFGEN}}) != 0U)}

\Hypertarget{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga89072bbdf8efacb3d243c50711f60766}\label{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga89072bbdf8efacb3d243c50711f60766} 
\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_TIM14\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM14\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM14\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM14\_IS\_CLK\_DISABLED}!APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM14\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_TIM14\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26bc9a6d6d688435b11f1dac7dcd029a}{RCC\+\_\+\+APBENR2\+\_\+\+TIM14\+EN}})  == 0U)}

\Hypertarget{group___r_c_c___a_p_b2___clock___enabled___disabled___status_gaf40a1f6a134b09aaa211ad159e613d1a}\label{group___r_c_c___a_p_b2___clock___enabled___disabled___status_gaf40a1f6a134b09aaa211ad159e613d1a} 
\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_TIM14\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM14\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM14\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM14\_IS\_CLK\_ENABLED}!APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM14\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_TIM14\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26bc9a6d6d688435b11f1dac7dcd029a}{RCC\+\_\+\+APBENR2\+\_\+\+TIM14\+EN}})  != 0U)}

\Hypertarget{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga55adb9971771c35d36a549a1948b7b1e}\label{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga55adb9971771c35d36a549a1948b7b1e} 
\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_TIM16\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM16\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM16\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM16\_IS\_CLK\_DISABLED}!APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM16\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_TIM16\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2958e6568c987fe824d2f1be053809e2}{RCC\+\_\+\+APBENR2\+\_\+\+TIM16\+EN}})  == 0U)}

\Hypertarget{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga52afd021e3f0970ce10549dbfb69abac}\label{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga52afd021e3f0970ce10549dbfb69abac} 
\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_TIM16\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM16\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM16\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM16\_IS\_CLK\_ENABLED}!APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM16\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_TIM16\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2958e6568c987fe824d2f1be053809e2}{RCC\+\_\+\+APBENR2\+\_\+\+TIM16\+EN}})  != 0U)}

\Hypertarget{group___r_c_c___a_p_b2___clock___enabled___disabled___status_gaf55e3121b3ce93da44a1ac83f3cdac8a}\label{group___r_c_c___a_p_b2___clock___enabled___disabled___status_gaf55e3121b3ce93da44a1ac83f3cdac8a} 
\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_TIM17\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM17\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM17\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM17\_IS\_CLK\_DISABLED}!APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM17\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_TIM17\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bf031737f9b3c60c563d03ed72cb950}{RCC\+\_\+\+APBENR2\+\_\+\+TIM17\+EN}})  == 0U)}

\Hypertarget{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga9cb697e01267c3ee783f0fabf3eefda1}\label{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga9cb697e01267c3ee783f0fabf3eefda1} 
\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_TIM17\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM17\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM17\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM17\_IS\_CLK\_ENABLED}!APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM17\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_TIM17\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bf031737f9b3c60c563d03ed72cb950}{RCC\+\_\+\+APBENR2\+\_\+\+TIM17\+EN}})  != 0U)}

\Hypertarget{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga7116893adbb7fc144102af49de55350b}\label{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga7116893adbb7fc144102af49de55350b} 
\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_TIM1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_DISABLED}!APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab02b38d79863391d5ad0938e5542d0ff}{RCC\+\_\+\+APBENR2\+\_\+\+TIM1\+EN}})   == 0U)}

\Hypertarget{group___r_c_c___a_p_b2___clock___enabled___disabled___status_gad2b7c3a381d791c4ee728e303935832a}\label{group___r_c_c___a_p_b2___clock___enabled___disabled___status_gad2b7c3a381d791c4ee728e303935832a} 
\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED}!APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab02b38d79863391d5ad0938e5542d0ff}{RCC\+\_\+\+APBENR2\+\_\+\+TIM1\+EN}})   != 0U)}

\Hypertarget{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga22c9d59ac6062298a71eed0d6a4a9afd}\label{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga22c9d59ac6062298a71eed0d6a4a9afd} 
\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_USART1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_USART1\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_USART1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_USART1\_IS\_CLK\_DISABLED}!APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART1\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_USART1\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6fc2200f262ff397292841a744c4bfb}{RCC\+\_\+\+APBENR2\+\_\+\+USART1\+EN}}) == 0U)}

\Hypertarget{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga59bd3cd20df76f885695fcdad1edce27}\label{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga59bd3cd20df76f885695fcdad1edce27} 
\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED}!APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6fc2200f262ff397292841a744c4bfb}{RCC\+\_\+\+APBENR2\+\_\+\+USART1\+EN}}) != 0U)}

