{"sha": "f75bbf3fc68e1e03b55ae1f60c861faf213968ab", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6Zjc1YmJmM2ZjNjhlMWUwM2I1NWFlMWY2MGM4NjFmYWYyMTM5NjhhYg==", "commit": {"author": {"name": "Bill Schmidt", "email": "wschmidt@linux.vnet.ibm.com", "date": "2017-01-27T15:59:02Z"}, "committer": {"name": "William Schmidt", "email": "wschmidt@gcc.gnu.org", "date": "2017-01-27T15:59:02Z"}, "message": "re PR testsuite/65484 (FAIL: g++.dg/vect/pr36648.cc on powerpc64)\n\n2017-01-27  Bill Schmidt  <wschmidt@linux.vnet.ibm.com>\n\n\tPR target/65484\n\t* g++.dg/vect/pr36648.cc: Modify to reflect that the loop is not\n\tvectorized on POWER unless hardware misaligned loads are\n\tavailable.\n\nFrom-SVN: r244985", "tree": {"sha": "21e42eae3834af6b4fc09535ff6414a6b85dd4a8", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/21e42eae3834af6b4fc09535ff6414a6b85dd4a8"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/f75bbf3fc68e1e03b55ae1f60c861faf213968ab", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f75bbf3fc68e1e03b55ae1f60c861faf213968ab", "html_url": "https://github.com/Rust-GCC/gccrs/commit/f75bbf3fc68e1e03b55ae1f60c861faf213968ab", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f75bbf3fc68e1e03b55ae1f60c861faf213968ab/comments", "author": {"login": "wschmidt-ibm", "id": 5520937, "node_id": "MDQ6VXNlcjU1MjA5Mzc=", "avatar_url": "https://avatars.githubusercontent.com/u/5520937?v=4", "gravatar_id": "", "url": "https://api.github.com/users/wschmidt-ibm", "html_url": "https://github.com/wschmidt-ibm", "followers_url": "https://api.github.com/users/wschmidt-ibm/followers", "following_url": "https://api.github.com/users/wschmidt-ibm/following{/other_user}", "gists_url": "https://api.github.com/users/wschmidt-ibm/gists{/gist_id}", "starred_url": "https://api.github.com/users/wschmidt-ibm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/wschmidt-ibm/subscriptions", "organizations_url": "https://api.github.com/users/wschmidt-ibm/orgs", "repos_url": "https://api.github.com/users/wschmidt-ibm/repos", "events_url": "https://api.github.com/users/wschmidt-ibm/events{/privacy}", "received_events_url": "https://api.github.com/users/wschmidt-ibm/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "46f7b80ec41b680de9316dbdb3c9cfe376d8e88b", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/46f7b80ec41b680de9316dbdb3c9cfe376d8e88b", "html_url": "https://github.com/Rust-GCC/gccrs/commit/46f7b80ec41b680de9316dbdb3c9cfe376d8e88b"}], "stats": {"total": 16, "additions": 14, "deletions": 2}, "files": [{"sha": "f326e408743d8812eafd7413c6d5ed2d46b2802b", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f75bbf3fc68e1e03b55ae1f60c861faf213968ab/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f75bbf3fc68e1e03b55ae1f60c861faf213968ab/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=f75bbf3fc68e1e03b55ae1f60c861faf213968ab", "patch": "@@ -1,3 +1,10 @@\n+2017-01-27  Bill Schmidt  <wschmidt@linux.vnet.ibm.com>\n+\n+\tPR target/65484\n+\t* g++.dg/vect/pr36648.cc: Modify to reflect that the loop is not\n+\tvectorized on POWER unless hardware misaligned loads are\n+\tavailable.\n+\n 2017-01-27  Bin Cheng  <bin.cheng@arm.com>\n \n \tPR rtl-optimization/78559"}, {"sha": "7bda82899d0ae679aa0bc724481665118fd4bf52", "filename": "gcc/testsuite/g++.dg/vect/pr36648.cc", "status": "modified", "additions": 7, "deletions": 2, "changes": 9, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f75bbf3fc68e1e03b55ae1f60c861faf213968ab/gcc%2Ftestsuite%2Fg%2B%2B.dg%2Fvect%2Fpr36648.cc", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f75bbf3fc68e1e03b55ae1f60c861faf213968ab/gcc%2Ftestsuite%2Fg%2B%2B.dg%2Fvect%2Fpr36648.cc", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fg%2B%2B.dg%2Fvect%2Fpr36648.cc?ref=f75bbf3fc68e1e03b55ae1f60c861faf213968ab", "patch": "@@ -19,7 +19,12 @@ Foo foo;\n \n int main() { }\n \n-/* { dg-final { scan-tree-dump-times \"vectorized 1 loops\" 1 \"vect\" { target { !  vect_no_align } } } } */\n-/* { dg-final { scan-tree-dump-times \"vectorizing stmts using SLP\" 1 \"vect\" { target { ! vect_no_align } } } } */\n+/* On older powerpc hardware (POWER7 and earlier), the default flag\n+   -mno-allow-movmisalign prevents vectorization.  On POWER8 and later,\n+   when vect_hw_misalign is true, vectorization occurs.  For other\n+   targets, ! vect_no_align is a sufficient test.  */\n+\n+/* { dg-final { scan-tree-dump-times \"vectorized 1 loops\" 1 \"vect\" { target { { { !  vect_no_align } && { ! powerpc*-*-* } } || { powerpc*-*-* && vect_hw_misalign } } } } } */\n+/* { dg-final { scan-tree-dump-times \"vectorizing stmts using SLP\" 1 \"vect\" { target { { { ! vect_no_align } && { ! powerpc*-*-* } } || { powerpc*-*-* && vect_hw_misalign } } } } } */\n \n "}]}