{
    "DESIGN_NAME": "fpu_interconnect",
    "DESIGN_IS_CORE": 0,
    "ROUTING_CORES" : 4,
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/defines.v",
        "dir::../../verilog/rtl/fpu_interconnect.v"
    ],
    "CLOCK_PERIOD": 80,
    "CLOCK_PORT": "wb_clk_i",
    "SYNTH_STRATEGY": "AREA 3",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 500 300",
    "FP_CORE_UTIL":40,
    "RT_MAX_LAYER": "met4",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "IO_SYNC": 0,   
    "MAX_TRANSITION_CONSTRAINT": 1.0,
    "MAX_FANOUT_CONSTRAINT": 8,
    "SYNTH_BUFFERING": 1,
    "RUN_HEURISTIC_DIODE_INSERTION": 1,
    "HEURISTIC_ANTENNA_THRESHOLD": 110,    
    "GRT_REPAIR_ANTENNAS": 1,
    "VDD_NETS": [
        "vccd1"
    ],
    "GND_NETS": [
        "vssd1"
    ],
    "RUN_CVC": 1
}
