# top_level_sig.fdo : Include file with signals
# Copyright (C) 2017 CESNET z. s. p. o.
# Author: Jakub Cabal <cabal@cesnet.cz>
#
# SPDX-License-Identifier: BSD-3-Clause
#

source "./signals.fdo"

add_wave "-noupdate -color yellow -label CLK"    /testbench/CLK
add_wave "-noupdate -color yellow -label RESET"  /testbench/RESET

add wave -divider "TOP"

gen GEN /testbench/DUT_U/VHDL_DUT_U
tx  TX  /testbench/DUT_U/VHDL_DUT_U
int INT /testbench/DUT_U/VHDL_DUT_U
