set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {alu_clear.vho alu_clear_vhd.sdo}}
	{{"Fast Model"} {alu_clear_fast.vho alu_clear_vhd_fast.sdo}}
}
