
TI_BLOCK_LEVEL 20
TI_BUFFER_LEVEL 8
TI_HOLDOFF 1 10 0
TI_HOLDOFF 2 1 0
TI_HOLDOFF 3 1 0
TI_HOLDOFF 4 1 0
TI_INPUT_MASK 0 0 0 0 0 0
TI_INPUT_DELAY 1 0
TI_INPUT_DELAY 2 0
TI_INPUT_DELAY 3 0
TI_INPUT_DELAY 4 0
TI_INPUT_DELAY 5 0
TI_INPUT_DELAY 6 0
TI_INPUT_PRESCALE 1 0
TI_INPUT_PRESCALE 2 0
TI_INPUT_PRESCALE 3 0
TI_INPUT_PRESCALE 4 0
TI_INPUT_PRESCALE 5 0
TI_INPUT_PRESCALE 6 0
TI_RANDOM_TRIGGER 0 0
TI_FIBER_DELAY_OFFSET 128 0
FADC250_SLOT 3
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 137.423 111.192  91.923 132.654 122.654  88.269 155.462 101.846 135.423 138.192 114.038 148.500 138.000 120.269 134.846 155.231
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.176   0.168   0.172   0.180   0.160   0.160   0.180   0.156   0.156   0.188   0.141   0.129   0.141   0.137   0.145   0.145
FADC250_SLOT 4
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 138.692 116.885 136.000 118.962 109.615 176.000 161.423 139.731 149.423 126.577 146.654 130.192 151.385 139.885 150.000 124.038
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.137   0.137   0.148   0.148   0.141   0.148   0.133   0.129   0.129   0.145   0.141   0.148   0.141   0.145   0.141   0.125
FADC250_SLOT 5
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED  99.000  80.654  97.962 127.077 126.885 116.038 111.000 140.808 127.962 128.885  98.846 144.000 125.808 105.308 117.269 120.462
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.137   0.141   0.133   0.133   0.133   0.129   0.133   0.137   0.137   0.141   0.129   0.137   0.133   0.137   0.145   0.133
FADC250_SLOT 6
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED  98.115 114.231 122.154 112.692 144.385 121.462  91.346  91.346 123.346 164.038 121.115 131.385  93.885 152.038 104.154 126.154
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.129   0.121   0.129   0.125   0.133   0.137   0.141   0.152   0.137   0.137   0.137   0.125   0.145   0.137   0.141   0.137
FADC250_SLOT 7
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 177.154 112.885 110.000 127.692 137.500 149.962 131.923 116.385 150.308 135.423 121.192 111.692 119.154 137.885 124.808 145.615
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.133   0.141   0.152   0.121   0.145   0.133   0.145   0.137   0.141   0.148   0.141   0.137   0.148   0.145   0.133   0.145
FADC250_SLOT 8
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 119.346 127.192  92.308 102.846 110.654  87.462 124.038 135.538  87.885 152.192 113.346  81.654 105.769  94.538  81.154  97.192
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.133   0.129   0.180   0.133   0.137   0.156   0.129   0.137   0.137   0.145   0.145   0.129   0.141   0.133   0.129   0.129
FADC250_SLOT 9
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 123.692 183.846 161.038 156.462 124.538 108.269 116.615 120.538 115.346 173.000 146.077 120.385 135.615 138.192 140.654 165.423
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.133   0.141   0.137   0.137   0.148   0.125   0.137   0.141   0.141   0.141   0.125   0.121   0.133   0.133   0.137   0.137
FADC250_SLOT 10
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2588
FADC250_W_WIDTH  128
FADC250_NSA 52
FADC250_NSB 20
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 123.444 135.889 117.667 108.611 145.500 132.778 148.833 136.111 141.722 163.222 161.056 156.222 131.056 122.500 121.500 148.722
FADC250_ALLCH_TET 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_DELAY 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_GAIN   4.062   3.703   4.504   4.762   4.504   3.027   3.652   5.227   4.520   3.062   2.645   3.703   4.062   3.543   3.543   3.398
FADC250_SLOT 13
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  320
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 460.000 124.923 506.000 106.923 135.538 128.038 131.038 118.462  78.846 100.077 104.615 114.038 159.577 139.923 140.462 118.962
FADC250_ALLCH_TET 400 400 400 400 400 400 400 400 400 400 400 400 400 400 400 400
FADC250_ALLCH_DELAY 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_GAIN  10.000  10.000  10.000  10.000  10.000  10.000  10.000  10.000  10.000  10.000  10.000  10.000  10.000  10.000  10.000  10.000
FADC250_SLOT 14
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 155.000 151.500 118.692 106.923 128.038 145.077 128.577 115.577 159.962 154.000 122.962 143.154 109.462 151.692  96.462 130.846
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.145   0.141   0.137   0.145   0.129   0.137   0.129   0.152   0.133   0.145   0.105   0.141   0.129   0.145   0.145   0.152
FADC250_SLOT 15
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 101.077 132.346  96.115  89.038 113.769 126.808 120.115 124.269 115.077 118.231 123.923  87.154 104.231 119.154 161.538  81.692
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.141   0.133   0.152   0.133   0.148   0.133   0.129   0.145   0.137   0.152   0.133   0.125   0.164   0.137   0.137   0.137
FADC250_SLOT 16
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 110.885 113.731  95.885  95.538 107.115 125.308 109.154 105.577 125.692 100.462 154.192 119.615 118.115 144.269  92.269 100.808
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.152   0.152   0.125   0.141   0.145   0.129   0.137   0.145   0.145   0.148   0.160   0.145   0.152   0.148   0.133   0.133
FADC250_SLOT 17
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 117.615 129.769 116.538 106.923 114.192 124.615 116.846 115.038 129.808 119.500 121.077 119.231 117.423 109.462 164.346 124.154
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.129   0.125   0.125   0.133   0.125   0.133   0.145   0.129   0.137   0.137   0.133   0.137   0.148   0.129   0.133   0.129
FADC250_SLOT 18
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 143.615 129.385 118.154 144.846 141.000 141.692 145.731 106.731 103.000 110.000 141.192 185.269 142.808 118.538 131.423 158.077
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.141   0.137   0.137   0.137   0.137   0.133   0.145   0.129   0.137   0.160   0.145   0.141   0.141   0.125   0.145   0.168
FADC250_SLOT 19
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 119.385 140.077 143.500 103.115  96.269 145.654  93.500  89.269  97.654 120.462 113.692 100.346 130.308 143.423 102.269 145.308
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.141   0.156   0.137   0.129   0.145   0.145   0.148   0.145   0.156   0.125   0.129   0.133   0.133   0.141   0.137   0.129
FADC250_SLOT 20
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 117.692 115.385 126.731 116.192  95.769 114.962 117.192  75.885 117.808 118.115  93.385  89.192 129.000 100.000 100.000 100.000
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 40 40 40
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.148   0.133   0.141   0.133   0.133   0.137   0.145   0.141   0.141   0.145   0.137   0.148   0.141   1.000   1.000   1.000
DSC2_SLOT 2
DSC2_WIDTH 20 40
DSC2_TEST_INPUT 0
DSC2_PULSER 0.070919
DSC2_TDCMASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
DSC2_TDCORMASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
DSC2_TRGMASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
DSC2_TRGORMASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
DSC2_CH_THRESHOLD 0 400 500
DSC2_CH_THRESHOLD 1 400 500
DSC2_CH_THRESHOLD 2 400 500
DSC2_CH_THRESHOLD 3 400 500
DSC2_CH_THRESHOLD 4 400 500
DSC2_CH_THRESHOLD 5 400 500
DSC2_CH_THRESHOLD 6 400 500
DSC2_CH_THRESHOLD 7 400 500
DSC2_CH_THRESHOLD 8 400 500
DSC2_CH_THRESHOLD 9 400 500
DSC2_CH_THRESHOLD 10 400 500
DSC2_CH_THRESHOLD 11 400 500
DSC2_CH_THRESHOLD 12 400 500
DSC2_CH_THRESHOLD 13 400 500
DSC2_CH_THRESHOLD 14 400 500
DSC2_CH_THRESHOLD 15 400 500
DSC2_SCALER_REFPRESCALE 1250
DSC2_SCALER_FLAGS 1



