
---------- Begin Simulation Statistics ----------
final_tick                                 5722728500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 138698                       # Simulator instruction rate (inst/s)
host_mem_usage                                 900836                       # Number of bytes of host memory used
host_op_rate                                   138750                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    72.10                       # Real time elapsed on the host
host_tick_rate                               79373141                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10003754                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005723                       # Number of seconds simulated
sim_ticks                                  5722728500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.957407                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1598159                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1598840                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               879                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1600125                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             131                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              131                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1608523                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2757                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           42                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4675818                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4676085                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               682                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1479051                       # Number of branches committed
system.cpu.commit.bw_lim_events                187492                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              26                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          617456                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000211                       # Number of instructions committed
system.cpu.commit.committedOps               10003965                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     11334421                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.882618                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.868046                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      8329595     73.49%     73.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       968080      8.54%     82.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       405394      3.58%     85.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       402449      3.55%     89.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       307963      2.72%     91.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       165476      1.46%     93.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       517222      4.56%     97.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        50750      0.45%     98.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       187492      1.65%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     11334421                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 2417                       # Number of function calls committed.
system.cpu.commit.int_insts                   8532197                       # Number of committed integer instructions.
system.cpu.commit.loads                       2926491                       # Number of loads committed
system.cpu.commit.membars                          16                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          5610049     56.08%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             449      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              19      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              12      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             16      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2926491     29.25%     85.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1466906     14.66%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10003965                       # Class of committed instruction
system.cpu.commit.refs                        4393397                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       248                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      10003754                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.144546                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.144546                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               9576008                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   202                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1563744                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               10668722                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   419702                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    823988                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   5803                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   670                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                588602                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1608523                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    689188                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      10708507                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   428                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       10907356                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   12000                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.140538                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             699596                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1600916                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.952986                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           11414103                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.956087                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.102074                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  9265344     81.17%     81.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    59830      0.52%     81.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    88729      0.78%     82.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    62085      0.54%     83.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   816051      7.15%     90.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    11600      0.10%     90.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   614021      5.38%     95.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   488542      4.28%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     7901      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             11414103                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued         1074                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit           34                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified         1111                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage          4711                       # number of prefetches that crossed the page
system.cpu.idleCycles                           31355                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  753                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1566821                       # Number of branches executed
system.cpu.iew.exec_nop                           238                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.927158                       # Inst execution rate
system.cpu.iew.exec_refs                      4649835                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1554060                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   74371                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3096156                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 33                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               115                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1554671                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10616027                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3095775                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               939                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              10611750                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      9                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                633734                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   5803                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                639708                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           151                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              732                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           22                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       169657                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        87761                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             13                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          567                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            186                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11392006                       # num instructions consuming a value
system.cpu.iew.wb_count                      10524303                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.577568                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6579658                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.919518                       # insts written-back per cycle
system.cpu.iew.wb_sent                       10611282                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13706160                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7492898                       # number of integer regfile writes
system.cpu.ipc                               0.873709                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.873709                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 5      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               5961899     56.18%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  508      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     2      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  1      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   25      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   16      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  18      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3095939     29.17%     85.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1554260     14.65%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10612693                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       48334                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.004554                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     192      0.40%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  48048     99.41%     99.81% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    91      0.19%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10660585                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           32687018                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10523973                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11226934                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10615756                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  10612693                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  33                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          612003                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               122                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              7                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       200686                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      11414103                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.929788                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.784997                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8216692     71.99%     71.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              728091      6.38%     78.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              537044      4.71%     83.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              438437      3.84%     86.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              591187      5.18%     92.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              554572      4.86%     96.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              109205      0.96%     97.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              208635      1.83%     99.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               30240      0.26%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        11414103                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.927241                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    437                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                923                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          330                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes               870                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              2624                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2524                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3096156                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1554671                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8483082                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     65                       # number of misc regfile writes
system.cpu.numCycles                         11445458                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  807883                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11474654                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   3834                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   633252                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 340606                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   223                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              18414456                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               10624471                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12182511                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1192470                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                8364908                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   5803                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               8770750                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   707807                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13721312                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3945                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 94                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   2898280                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             33                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              632                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     21701933                       # The number of ROB reads
system.cpu.rob.rob_writes                    21322568                       # The number of ROB writes
system.cpu.timesIdled                             324                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      372                       # number of vector regfile reads
system.cpu.vec_regfile_writes                      92                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       198596                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        528308                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       328969                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           65                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       659022                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             65                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                491                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       198211                       # Transaction distribution
system.membus.trans_dist::CleanEvict              385                       # Transaction distribution
system.membus.trans_dist::ReadExReq            326394                       # Transaction distribution
system.membus.trans_dist::ReadExResp           326394                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           491                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2827                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       855193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 855193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     33606144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                33606144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            329712                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  329712    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              329712                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1411010500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              24.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1661513000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             29.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5722728500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               813                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       526468                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          627                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             528                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           326410                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          326409                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           691                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          122                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2828                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2828                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2009                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       987054                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                989063                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        84352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     41906432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               41990784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          198661                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12685504                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           528714                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000125                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011172                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 528648     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     66      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             528714                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          658421429                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         491213494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             8.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1036999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5722728500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   96                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   47                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher          194                       # number of demand (read+write) hits
system.l2.demand_hits::total                      337                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  96                       # number of overall hits
system.l2.overall_hits::.cpu.data                  47                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher          194                       # number of overall hits
system.l2.overall_hits::total                     337                       # number of overall hits
system.l2.demand_misses::.cpu.inst                382                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             326485                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.icache.prefetcher           19                       # number of demand (read+write) misses
system.l2.demand_misses::total                 326886                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               382                       # number of overall misses
system.l2.overall_misses::.cpu.data            326485                       # number of overall misses
system.l2.overall_misses::.cpu.icache.prefetcher           19                       # number of overall misses
system.l2.overall_misses::total                326886                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     30991000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  44756278998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.icache.prefetcher      3478997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      44790748995                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     30991000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  44756278998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.icache.prefetcher      3478997                       # number of overall miss cycles
system.l2.overall_miss_latency::total     44790748995                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              478                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           326532                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher          213                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               327223                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             478                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          326532                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher          213                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              327223                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.799163                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999856                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.icache.prefetcher     0.089202                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998970                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.799163                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999856                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.icache.prefetcher     0.089202                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998970                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81128.272251                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 137085.253528                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.icache.prefetcher 183105.105263                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 137022.536894                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81128.272251                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 137085.253528                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.icache.prefetcher 183105.105263                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 137022.536894                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              198211                       # number of writebacks
system.l2.writebacks::total                    198211                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           382                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        326485                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.icache.prefetcher           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            326886                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          382                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       326485                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.icache.prefetcher           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           326886                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     27171000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  41491438499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.icache.prefetcher      3288997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  41521898496                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     27171000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  41491438499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.icache.prefetcher      3288997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  41521898496                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.799163                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999856                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.icache.prefetcher     0.089202                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998970                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.799163                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999856                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.icache.prefetcher     0.089202                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998970                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71128.272251                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 127085.282629                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.icache.prefetcher 173105.105263                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 127022.565959                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71128.272251                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 127085.282629                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 173105.105263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 127022.565959                       # average overall mshr miss latency
system.l2.replacements                         198661                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       328257                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           328257                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       328257                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       328257                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          626                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              626                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          626                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          626                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    15                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          326395                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              326395                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  44747982998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   44747982998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        326410                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            326410                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999954                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999954                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 137097.636293                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 137097.636293                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       326395                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         326395                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  41484042499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  41484042499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999954                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999954                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 127097.665402                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 127097.665402                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             96                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher          194                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                290                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          382                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu.icache.prefetcher           19                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              401                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     30991000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.icache.prefetcher      3478997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34469997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          478                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher          213                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            691                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.799163                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.icache.prefetcher     0.089202                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.580318                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81128.272251                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.icache.prefetcher 183105.105263                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85960.092269                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          382                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.icache.prefetcher           19                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          401                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     27171000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.icache.prefetcher      3288997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     30459997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.799163                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.icache.prefetcher     0.089202                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.580318                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71128.272251                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 173105.105263                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75960.092269                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            32                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                32                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           90                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              90                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      8296000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8296000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          122                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           122                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.737705                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.737705                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 92177.777778                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92177.777778                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           90                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           90                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      7396000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7396000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.737705                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.737705                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82177.777778                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82177.777778                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data         2827                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2827                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         2828                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2828                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.999646                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.999646                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         2827                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2827                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     65889500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     65889500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.999646                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.999646                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 23307.216130                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 23307.216130                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5722728500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 104300.907811                       # Cycle average of tags in use
system.l2.tags.total_refs                      656184                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    329734                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.990040                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1019.374810                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       134.058160                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     103141.180784                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.icache.prefetcher     6.294056                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007777                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.786905                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.icache.prefetcher     0.000048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.795753                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            35                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024        131037                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          563                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         5159                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        52855                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        72460                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000267                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.999733                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5601830                       # Number of tag accesses
system.l2.tags.data_accesses                  5601830                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5722728500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          24448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       20894976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.icache.prefetcher         1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           20920640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        24448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         24448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12685504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12685504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             382                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          326484                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.icache.prefetcher           19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              326885                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       198211                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             198211                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           4272088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        3651226159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.icache.prefetcher       212486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3655710733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      4272088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4272088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     2216688071                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2216688071                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     2216688071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          4272088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       3651226159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.icache.prefetcher       212486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5872398804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    198211.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       382.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    326484.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.icache.prefetcher::samples        19.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000302564500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12374                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12374                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              590250                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             186923                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      326885                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     198211                       # Number of write requests accepted
system.mem_ctrls.readBursts                    326885                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   198211                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             20593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             20510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             20363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             20422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             20371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             20375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             20358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             20351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            20442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            20384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            20412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            20407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            20595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            20514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             12421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            12301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12436                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.34                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  21661913500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1634425000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27791007250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     66267.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                85017.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   301799                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  183962                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                326885                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               198211                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   36398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   48170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   74152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   30930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   15310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   21861                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   17120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   14694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    8040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   5918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   5846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  17589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  26827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  25938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        39302                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    855.012773                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   752.741721                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.168349                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          988      2.51%      2.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1940      4.94%      7.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1166      2.97%     10.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1681      4.28%     14.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          836      2.13%     16.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2354      5.99%     22.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2827      7.19%     30.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2790      7.10%     37.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        24720     62.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        39302                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        12374                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.416599                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     15.470904                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1004.889609                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        12371     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::110592-114687            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12374                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12374                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.015759                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.014827                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.180682                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            12274     99.19%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      0.08%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               88      0.71%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12374                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               20920640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12683456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                20920640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12685504                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3655.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      2216.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3655.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   2216.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        45.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    28.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   17.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5722690500                       # Total gap between requests
system.mem_ctrls.avgGap                      10898.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        24448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     20894976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.icache.prefetcher         1216                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12683456                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 4272088.043317100033                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3651226158.990418910980                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.icache.prefetcher 212486.054510536371                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2216330199.833873271942                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          382                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       326484                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.icache.prefetcher           19                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       198211                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     11446250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  27778258500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.icache.prefetcher      1302500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 113198002500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29964.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     85083.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.icache.prefetcher     68552.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    571098.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            140565180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             74712165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1167589920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          515845620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     451145760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1577099940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        869443680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4796402265                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        838.132067                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2173600500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    190840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3358288000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            140058240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             74438925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1166368980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          518648760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     451145760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1583130540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        864365280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4798156485                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        838.438602                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2160260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    190840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3371628500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5722728500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       688552                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           688552                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       688552                       # number of overall hits
system.cpu.icache.overall_hits::total          688552                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          636                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            636                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          636                       # number of overall misses
system.cpu.icache.overall_misses::total           636                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     41461500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41461500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     41461500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41461500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       689188                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       689188                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       689188                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       689188                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000923                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000923                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65191.037736                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65191.037736                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65191.037736                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65191.037736                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches               108                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks          627                       # number of writebacks
system.cpu.icache.writebacks::total               627                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          158                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          158                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          158                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          158                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          478                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          478                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          478                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher          213                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          691                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     32965000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32965000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     32965000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher      6879172                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39844172                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000694                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000694                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000694                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001003                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68964.435146                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68964.435146                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68964.435146                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 32296.582160                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57661.609262                       # average overall mshr miss latency
system.cpu.icache.replacements                    627                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       688552                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          688552                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          636                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           636                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     41461500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41461500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       689188                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       689188                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65191.037736                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65191.037736                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          158                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          158                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          478                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          478                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     32965000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32965000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000694                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000694                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68964.435146                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68964.435146                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher          213                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total          213                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher      6879172                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total      6879172                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 32296.582160                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 32296.582160                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   5722728500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5722728500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.966044                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              689243                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               691                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            997.457308                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    23.550112                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    40.415932                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.367970                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.631499                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999469                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           41                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.640625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.359375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1379067                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1379067                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5722728500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5722728500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5722728500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5722728500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5722728500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3101020                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3101020                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3101024                       # number of overall hits
system.cpu.dcache.overall_hits::total         3101024                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1460802                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1460802                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1460805                       # number of overall misses
system.cpu.dcache.overall_misses::total       1460805                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 164443037848                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 164443037848                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 164443037848                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 164443037848                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4561822                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4561822                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4561829                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4561829                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.320223                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.320223                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.320224                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.320224                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 112570.381098                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 112570.381098                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 112570.149916                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 112570.149916                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2946                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               122                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.147541                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       328257                       # number of writebacks
system.cpu.dcache.writebacks::total            328257                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1131445                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1131445                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1131445                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1131445                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       329357                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       329357                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       329360                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       329360                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  45364834352                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  45364834352                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  45365104352                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  45365104352                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.072199                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.072199                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.072199                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.072199                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 137737.574583                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 137737.574583                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 137737.139762                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 137737.139762                       # average overall mshr miss latency
system.cpu.dcache.replacements                 328335                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3094596                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3094596                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          335                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           335                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     17594500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     17594500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3094931                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3094931                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000108                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000108                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52520.895522                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52520.895522                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          216                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          216                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          119                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          119                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8586500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8586500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000038                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000038                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72155.462185                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72155.462185                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         6424                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           6424                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1457644                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1457644                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 164305929496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 164305929496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1464068                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1464068                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.995612                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.995612                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 112720.204313                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 112720.204313                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1131229                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1131229                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       326415                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       326415                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  45239557000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  45239557000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.222951                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.222951                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 138595.214681                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 138595.214681                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            4                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             4                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            7                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            7                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.428571                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.428571                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       270000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       270000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.428571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        90000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        90000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data         2823                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total         2823                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data    119513852                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total    119513852                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data         2823                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total         2823                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 42335.760538                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 42335.760538                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data         2823                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total         2823                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data    116690852                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total    116690852                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 41335.760538                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 41335.760538                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           16                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           16                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5722728500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.524389                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3430417                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            329359                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.415434                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.524389                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996606                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996606                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          562                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          461                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9453085                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9453085                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5722728500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   5722728500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
