`timescale 1ns / 1ps

module 4bit_comparator_tb();
reg [3:0] a;
reg [3:0] b;
wire a_gt_b;
wire a_lt_b;
wire a_eq_b;

4bit_comparator dut (.a(a),.b(b),.a_gt_b(a_gt_b),.a_lt_b(a_lt_b),.a_eq_b(a_eq_b));
initial
begin
a=4'b0000; b=4'b0000;
# 10;a=4'b0100; b=4'b0000;
# 10;a=4'b0110; b=4'b1110;
# 10;a=4'b1100; b=4'b0101;
# 10;
$finish;
end
endmodule
