
timer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000001f0  08000130  08000130  00001130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000320  08000328  00001328  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000320  08000320  00001328  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000320  08000320  00001328  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000320  08000328  00001328  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000320  08000320  00001320  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000324  08000324  00001324  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001328  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000328  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000328  0000201c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00001328  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000031b  00000000  00000000  00001351  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000000fe  00000000  00000000  0000166c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000050  00000000  00000000  00001770  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000033  00000000  00000000  000017c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000feaa  00000000  00000000  000017f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000005e0  00000000  00000000  0001169d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00053e3e  00000000  00000000  00011c7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00065abb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000007c  00000000  00000000  00065b00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000003c  00000000  00000000  00065b7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	@ (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	@ (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	@ (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08000308 	.word	0x08000308

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	@ (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	@ (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	@ (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08000308 	.word	0x08000308

08000170 <TIM2_PWM_Init>:
#include "stm32f103xb.h"

void TIM2_PWM_Init(void) {
 8000170:	b480      	push	{r7}
 8000172:	af00      	add	r7, sp, #0
    // 1. Cấp xung Clock
    RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;  // Bật clock GPIOA
 8000174:	4b2c      	ldr	r3, [pc, #176]	@ (8000228 <TIM2_PWM_Init+0xb8>)
 8000176:	699b      	ldr	r3, [r3, #24]
 8000178:	4a2b      	ldr	r2, [pc, #172]	@ (8000228 <TIM2_PWM_Init+0xb8>)
 800017a:	f043 0304 	orr.w	r3, r3, #4
 800017e:	6193      	str	r3, [r2, #24]
    RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;  // Bật clock TIM2
 8000180:	4b29      	ldr	r3, [pc, #164]	@ (8000228 <TIM2_PWM_Init+0xb8>)
 8000182:	69db      	ldr	r3, [r3, #28]
 8000184:	4a28      	ldr	r2, [pc, #160]	@ (8000228 <TIM2_PWM_Init+0xb8>)
 8000186:	f043 0301 	orr.w	r3, r3, #1
 800018a:	61d3      	str	r3, [r2, #28]

    // 2. Cấu hình GPIO PA0 (Alternate Function Push-Pull)
    // Mode: Output 50MHz (11), CNF: Alt Func Push-Pull (10) => 0xB
    GPIOA->CRL &= ~(0xF << 0); // Xóa cấu hình cũ của PA0
 800018c:	4b27      	ldr	r3, [pc, #156]	@ (800022c <TIM2_PWM_Init+0xbc>)
 800018e:	681b      	ldr	r3, [r3, #0]
 8000190:	4a26      	ldr	r2, [pc, #152]	@ (800022c <TIM2_PWM_Init+0xbc>)
 8000192:	f023 030f 	bic.w	r3, r3, #15
 8000196:	6013      	str	r3, [r2, #0]
    GPIOA->CRL |=  (0xB << 0); // Đặt cấu hình mới
 8000198:	4b24      	ldr	r3, [pc, #144]	@ (800022c <TIM2_PWM_Init+0xbc>)
 800019a:	681b      	ldr	r3, [r3, #0]
 800019c:	4a23      	ldr	r2, [pc, #140]	@ (800022c <TIM2_PWM_Init+0xbc>)
 800019e:	f043 030b 	orr.w	r3, r3, #11
 80001a2:	6013      	str	r3, [r2, #0]

    // 3. Cấu hình Time-Base (Tần số 1kHz)
    TIM2->PSC = 71;   // Chia tần số: 72MHz / 72 = 1MHz
 80001a4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80001a8:	2247      	movs	r2, #71	@ 0x47
 80001aa:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM2->ARR = 999;  // Chu kỳ: 1000 nhịp * 1µs = 1ms (1kHz)
 80001ac:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80001b0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80001b4:	62da      	str	r2, [r3, #44]	@ 0x2c

    // 4. Cấu hình chế độ PWM cho Channel 1
    // Reset các bit liên quan đến CH1
    TIM2->CCMR1 &= ~TIM_CCMR1_OC1M;
 80001b6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80001ba:	699b      	ldr	r3, [r3, #24]
 80001bc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80001c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80001c4:	6193      	str	r3, [r2, #24]

    // Set PWM Mode 1 (110) cho OC1M
    TIM2->CCMR1 |= (6 << 4); // Bit 6:4 là OC1M
 80001c6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80001ca:	699b      	ldr	r3, [r3, #24]
 80001cc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80001d0:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80001d4:	6193      	str	r3, [r2, #24]

    // Bật Preload cho CCR1 (Giúp update Duty cycle mượt mà)
    TIM2->CCMR1 |= TIM_CCMR1_OC1PE;
 80001d6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80001da:	699b      	ldr	r3, [r3, #24]
 80001dc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80001e0:	f043 0308 	orr.w	r3, r3, #8
 80001e4:	6193      	str	r3, [r2, #24]

    // 5. Thiết lập Duty Cycle ban đầu (ví dụ 50%)
    TIM2->CCR1 = 500;
 80001e6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80001ea:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80001ee:	635a      	str	r2, [r3, #52]	@ 0x34

    // 6. Kích hoạt Output (Kết nối Timer ra chân Pin)
    TIM2->CCER |= TIM_CCER_CC1E; // Capture/Compare 1 Output Enable
 80001f0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80001f4:	6a1b      	ldr	r3, [r3, #32]
 80001f6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80001fa:	f043 0301 	orr.w	r3, r3, #1
 80001fe:	6213      	str	r3, [r2, #32]

    // 7. Khởi động Timer
    // Bật bit ARPE (Auto-reload preload enable) - Khuyên dùng cho PWM
    TIM2->CR1 |= TIM_CR1_ARPE;
 8000200:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000204:	681b      	ldr	r3, [r3, #0]
 8000206:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800020a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800020e:	6013      	str	r3, [r2, #0]
    // Bật Timer
    TIM2->CR1 |= TIM_CR1_CEN;
 8000210:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000214:	681b      	ldr	r3, [r3, #0]
 8000216:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800021a:	f043 0301 	orr.w	r3, r3, #1
 800021e:	6013      	str	r3, [r2, #0]
}
 8000220:	bf00      	nop
 8000222:	46bd      	mov	sp, r7
 8000224:	bc80      	pop	{r7}
 8000226:	4770      	bx	lr
 8000228:	40021000 	.word	0x40021000
 800022c:	40010800 	.word	0x40010800

08000230 <main>:

int main(void) {
 8000230:	b580      	push	{r7, lr}
 8000232:	b082      	sub	sp, #8
 8000234:	af00      	add	r7, sp, #0
    TIM2_PWM_Init();
 8000236:	f7ff ff9b 	bl	8000170 <TIM2_PWM_Init>

    while(1) {
        // Thay đổi độ sáng đèn (Duty Cycle) trong vòng lặp
        for(int i = 0; i <= 1000; i++) {
 800023a:	2300      	movs	r3, #0
 800023c:	607b      	str	r3, [r7, #4]
 800023e:	e010      	b.n	8000262 <main+0x32>
            TIM2->CCR1 = i;
 8000240:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	6353      	str	r3, [r2, #52]	@ 0x34
            for(int j=0; j<1000; j++); // Delay nhỏ
 8000248:	2300      	movs	r3, #0
 800024a:	603b      	str	r3, [r7, #0]
 800024c:	e002      	b.n	8000254 <main+0x24>
 800024e:	683b      	ldr	r3, [r7, #0]
 8000250:	3301      	adds	r3, #1
 8000252:	603b      	str	r3, [r7, #0]
 8000254:	683b      	ldr	r3, [r7, #0]
 8000256:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800025a:	dbf8      	blt.n	800024e <main+0x1e>
        for(int i = 0; i <= 1000; i++) {
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	3301      	adds	r3, #1
 8000260:	607b      	str	r3, [r7, #4]
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000268:	ddea      	ble.n	8000240 <main+0x10>
 800026a:	e7e6      	b.n	800023a <main+0xa>

0800026c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800026c:	480d      	ldr	r0, [pc, #52]	@ (80002a4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800026e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000270:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000274:	480c      	ldr	r0, [pc, #48]	@ (80002a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000276:	490d      	ldr	r1, [pc, #52]	@ (80002ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8000278:	4a0d      	ldr	r2, [pc, #52]	@ (80002b0 <LoopForever+0xe>)
  movs r3, #0
 800027a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800027c:	e002      	b.n	8000284 <LoopCopyDataInit>

0800027e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800027e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000280:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000282:	3304      	adds	r3, #4

08000284 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000284:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000286:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000288:	d3f9      	bcc.n	800027e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800028a:	4a0a      	ldr	r2, [pc, #40]	@ (80002b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800028c:	4c0a      	ldr	r4, [pc, #40]	@ (80002b8 <LoopForever+0x16>)
  movs r3, #0
 800028e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000290:	e001      	b.n	8000296 <LoopFillZerobss>

08000292 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000292:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000294:	3204      	adds	r2, #4

08000296 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000296:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000298:	d3fb      	bcc.n	8000292 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 800029a:	f000 f811 	bl	80002c0 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 800029e:	f7ff ffc7 	bl	8000230 <main>

080002a2 <LoopForever>:

LoopForever:
  b LoopForever
 80002a2:	e7fe      	b.n	80002a2 <LoopForever>
  ldr   r0, =_estack
 80002a4:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80002a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002ac:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002b0:	08000328 	.word	0x08000328
  ldr r2, =_sbss
 80002b4:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002b8:	2000001c 	.word	0x2000001c

080002bc <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002bc:	e7fe      	b.n	80002bc <ADC1_2_IRQHandler>
	...

080002c0 <__libc_init_array>:
 80002c0:	b570      	push	{r4, r5, r6, lr}
 80002c2:	2600      	movs	r6, #0
 80002c4:	4d0c      	ldr	r5, [pc, #48]	@ (80002f8 <__libc_init_array+0x38>)
 80002c6:	4c0d      	ldr	r4, [pc, #52]	@ (80002fc <__libc_init_array+0x3c>)
 80002c8:	1b64      	subs	r4, r4, r5
 80002ca:	10a4      	asrs	r4, r4, #2
 80002cc:	42a6      	cmp	r6, r4
 80002ce:	d109      	bne.n	80002e4 <__libc_init_array+0x24>
 80002d0:	f000 f81a 	bl	8000308 <_init>
 80002d4:	2600      	movs	r6, #0
 80002d6:	4d0a      	ldr	r5, [pc, #40]	@ (8000300 <__libc_init_array+0x40>)
 80002d8:	4c0a      	ldr	r4, [pc, #40]	@ (8000304 <__libc_init_array+0x44>)
 80002da:	1b64      	subs	r4, r4, r5
 80002dc:	10a4      	asrs	r4, r4, #2
 80002de:	42a6      	cmp	r6, r4
 80002e0:	d105      	bne.n	80002ee <__libc_init_array+0x2e>
 80002e2:	bd70      	pop	{r4, r5, r6, pc}
 80002e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80002e8:	4798      	blx	r3
 80002ea:	3601      	adds	r6, #1
 80002ec:	e7ee      	b.n	80002cc <__libc_init_array+0xc>
 80002ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80002f2:	4798      	blx	r3
 80002f4:	3601      	adds	r6, #1
 80002f6:	e7f2      	b.n	80002de <__libc_init_array+0x1e>
 80002f8:	08000320 	.word	0x08000320
 80002fc:	08000320 	.word	0x08000320
 8000300:	08000320 	.word	0x08000320
 8000304:	08000324 	.word	0x08000324

08000308 <_init>:
 8000308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800030a:	bf00      	nop
 800030c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800030e:	bc08      	pop	{r3}
 8000310:	469e      	mov	lr, r3
 8000312:	4770      	bx	lr

08000314 <_fini>:
 8000314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000316:	bf00      	nop
 8000318:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800031a:	bc08      	pop	{r3}
 800031c:	469e      	mov	lr, r3
 800031e:	4770      	bx	lr
