# è®¡ç®—æœºç»„ç»‡ä¸ä½“ç³»ç»“æ„å®ä¹  Lab 2: RISV-Simulator

1700012751 éº¦æ™¯

[TOC]

*<mark>Note</mark>: æœ¬æ¬¡labçš„å®Œæ•´æºä»£ç å’Œéƒ¨åˆ†æ–‡æ¡£æ‰˜ç®¡åœ¨[æ­¤](https://github.com/magic3007/RISCV-Simulator), ä¸ºé¿å…é‡å¤, å…¶ä¸­README.mdçš„å†…å®¹ä¼šè¢«å¼•ç”¨ä½œä¸ºæœ¬æŠ¥å‘Šçš„ä¸€éƒ¨åˆ†.*

## å®éªŒ(å¼€å‘)ç¯å¢ƒ

ä»¥ä¸‹toolchainsé…ç½®å‡åœ¨æ“ä½œç³»ç»ŸUbuntu18.04ä¸‹è¿›è¡Œ. åœ¨æœ¬æ¬¡labä¸­, æˆ‘ä»¬ä½¿ç”¨äº†`SiFive` æä¾›çš„[prebuilt RISC-V GCC toolchain](https://www.sifive.com/boards), åŒæ—¶æˆ‘ä»¬éœ€è¦å¦‚ä¸‹çš„ç¼–è¯‘æŒ‡ç¤º:

- `-Wa,-march=rv64im`: compulsorily compile the source file into RV64I executable file
- `-static`: statically linking
- `-Wl,--no-relax`: To start running from `main`, we have to forbid the compiler to leverage the global pointer to optimize

ç”±äºè¿™ä¸ªprebuiltçš„toolchainä¸­çš„åº“å‡½æ•°å«æœ‰16-bitçš„å‹ç¼©åçš„æŒ‡ä»¤, å› æ­¤æˆ‘ä»¬çš„simulatorä»å‡½æ•°`main`å¼€å§‹æ‰§è¡Œ, æ›´å¤šå…³äºäº¤å‰ç¼–è¯‘RISC-VäºŒè¿›åˆ¶æ–‡ä»¶çš„ä½¿ç”¨æ–¹æ³•è§[æ­¤](https://github.com/magic3007/RISCV-Simulator/blob/master/README.md#how-to-compile-your-customized-c-source-codes-into-risc-v-executable-file).

## è®¾è®¡æ¦‚è¿°

æœ¬æ¬¡labå®ç°çš„simulatorç”¨Goè¯­è¨€å®ç°, ä¸”åŒæ—¶æ”¯æŒæ¨¡æ‹Ÿ*RV64I*æŒ‡ä»¤é›†å’Œ*RV64M*æŒ‡ä»¤é›†. æ­¤simulatoræ”¯æŒä¸¤ç§æ¨¡å¼: single-instruction modeå’Œpipeline mode, åˆ†åˆ«å¯¹åº”äºlabè¦æ±‚ä¸­çš„åŠŸèƒ½æ¨¡æ‹Ÿå’Œæ€§èƒ½æ¨¡æ‹Ÿ. æ­¤simulatorä¸»è¦å…·æœ‰ä¸¤å¤§sparkle points

- åˆ©ç”¨æ•°æ®é©±åŠ¨ç¼–ç¨‹çš„æ€æƒ³, å„æŒ‡ä»¤çš„ç‰¹æ€§å¯è‡ªç”±é…ç½®, ç›¸å…³çš„é…ç½®ä¿¡æ¯åœ¨è¡¨[src/action_table.csv](./https://github.com/magic3007/RISCV-Simulator/blob/master/src/action_table.csv)ä¸­, è¿™é‡Œæ€»ç»“å‡ºå¯é…ç½®ç‰¹æ€§åŠå…¶ç»™è¡¨æ ¼ä¸­å¯¹åº”çš„åˆ—, ç›¸å…³åˆ—çš„å«ä¹‰å°†åœ¨ä¸‹é¢çš„sectionä¸­ç»™å‡º.

  | é…ç½®ç‰¹æ€§                                    | ç›¸å…³åˆ—                                               |
  | ------------------------------------------- | ---------------------------------------------------- |
  | æŒ‡ä»¤ç±»å‹çš„è¯†åˆ«ä¸è§£æ                        | `Type`, `Opcode`, `Funct3` `Funct7`  `BitConstraint` |
  | æŒ‡ä»¤æ˜¾ç¤ºæ ¼å¼                                | `DisplayFormat`                                      |
  | æŒ‡ä»¤è¡Œä¸º(single-instruction mode)           | `Action1` `Action2`                                  |
  | æŒ‡ä»¤è·³è½¬è¯†åˆ«ä¿¡å·(pipeline mode)             | `IsBranch` `IsIndirectJump`                          |
  | æ‰§è¡Œé˜¶æ®µè¡Œä¸º(pipeline mode)                 | `ALUFunction`                                        |
  | è®¿å­˜é˜¶æ®µè¡Œä¸º(pipeline mode)                 | `MemoryAccessFunction`                               |
  | PCç›¸å…³çš„è®¡ç®—è¡Œä¸º(pipeline mode)             | `ValCFunction` `PositiveOptionPC` `NegativeOptionPC` |
  | æ‰§è¡Œç»“æœå’Œè®¿å­˜ç»“æœç›®æ ‡å¯„å­˜å™¨(pipeline mode) | `dstE` `dstM`                                        |
  | æ‰§è¡Œç»“æœå¯„å­˜å™¨é€‰æ‹©æ¥æº(pipeline mode)       | `M_valE_Source`                                      |
  | æ‰§è¡Œé˜¶æ®µæ—¶å»¶                                | `EStagePeriod`                                       |
  | è®¿å­˜é˜¶æ®µæ—¶å»¶                                | `MStagePeriod`                                       |

- æä¾›äº†ç±»ä¼¼`gdb` çš„äº¤äº’æ¨¡å¼, ä¾¿äºè°ƒè¯•, æŸ¥çœ‹å¯„å­˜å™¨å’Œå†…å­˜ä¿¡æ¯.

## å…·ä½“è®¾è®¡å’Œå®ç°

### å­˜å‚¨æ¥å£

simulatorçš„å­˜å‚¨æ¥å£ä¸»è¦åŒ…æ‹¬ä¸¤éƒ¨åˆ†, åˆ†åˆ«æ˜¯å¯„å­˜å™¨å’Œå†…å­˜, åˆ†åˆ«è¢«å°è£…åœ¨`package register`å’Œ`package memory`å†…éƒ¨. `package memory`ä¸»è¦æ˜¯å¯¹64ä½è™šæ‹Ÿå†…å­˜ç©ºé—´è¿›è¡Œç®¡ç†.

### å¯æ‰§è¡Œæ–‡ä»¶çš„è¯»å–å’Œè£…è½½

å¯æ‰§è¡Œæ–‡ä»¶çš„è¯»å–ä¸»è¦åˆ©ç”¨äº†Goè¯­è¨€æ ‡å‡†åº“æä¾›çš„åŒ…[debug/elf](https://golang.org/pkg/debug/elf/). åœ¨è¿è¡Œsimulatoræ—¶, å¯é€šè¿‡å‘½ä»¤è¡Œå‚æ•°`-v`é€‰æ‹©æ˜¯å¦æ˜¾ç¤ºELF File Headerçš„ä¿¡æ¯:

```bash
$ ./bin/sim -f testcases/add.out -v=1
FileHeader
Class          : ELFCLASS64
Data           : ELFDATA2LSB
Version        : EV_CURRENT
OSABI          : ELFOSABI_NONE
ABIVersion     : 0
ByteOrder      : LittleEndian
Type           : ET_EXEC
Machine        : EM_RISCV
Entry          : 0x00000000000100cc
Sections       : [0xc0000ee000 0xc0000ee080 0xc0000ee100 0xc0000ee180 0xc0000ee200 0xc0000ee280 0xc0000ee300 0xc0000ee380 0xc0000ee400 0xc0000ee480 0xc0000ee500 0xc0000ee580 0xc0000ee600 0xc0000ee680 0xc0000ee700 0xc0000ee780 0xc0000ee800 0xc0000ee880 0xc0000ee900]
Progs          : [0xc0000ba1e0 0xc0000ba240]
closer         : 0xc0000b8018
gnuNeed        : []
gnuVersym      : []
===========================================
Porgram 0:
ProgHeader
Type           : PT_LOAD
Flags          : PF_X+PF_R
Off            : 0x0000000000000000
Vaddr          : 0x0000000000010000
Paddr          : 0x0000000000010000
Filesz         : 0x000000000000056e
Memsz          : 0x000000000000056e
Align          : 0x0000000000001000
ReaderAt       : 0xc000098360
sr             : &{0xc0000b8018 0 0 1390}
===========================================
Porgram 1:
ProgHeader
Type           : PT_LOAD
Flags          : PF_W+PF_R
Off            : 0x0000000000000570
Vaddr          : 0x0000000000011570
Paddr          : 0x0000000000011570
Filesz         : 0x00000000000007a8
Memsz          : 0x00000000000007e0
Align          : 0x0000000000001000
ReaderAt       : 0xc000098390
sr             : &{0xc0000b8018 1392 1392 3352}
```

ELF æ–‡ä»¶ä¸­çš„program, sectionå’Œsegmentçš„åŒºåˆ«å’Œè”ç³»å¦‚ä¸‹:

> program, section & segment in ELF File

program table: optional in linking view

section table: optional in execution view

![image-20200404182518607](lab2_report.assets/image-20200404182518607.png)

å› æ­¤å¯¹äºå¯æ‰§è¡Œæ–‡ä»¶, æˆ‘ä»¬åªéœ€è¦å…³æ³¨program, æŠŠå„programåŠ è½½åˆ°å¯¹åº”çš„å†…å­˜ä½ç½®å³å¯.

### åˆå§‹åŒ–

ç¨‹åºæ­£å¼è¿è¡Œå‰çš„åˆå§‹åŒ–ä¸»è¦åŒ…æ‹¬å¦‚ä¸‹éƒ¨åˆ†:

- æ ˆç©ºé—´çš„åˆ†é…å’Œæ ˆé¡¶æŒ‡é’ˆçš„åˆå§‹åŒ–

  ç”±äºæ ˆçš„ä½ç½®å’Œå¤§å°å¹¶ä¸ç”±ELFæ–‡ä»¶è‡ªèº«è§„å®š, æˆ‘ä»¬é‡‡ç”¨OSä¸­å¸¸ç”¨çš„`0x7ffffffff000`ä½œä¸ºæ ˆé¡¶`STACK_TOP`, åŒæ—¶é»˜è®¤åˆ†é…`STACK_SIZE`ä¸º4Mçš„æ ˆç©ºé—´.

- ç¨‹åºentryçš„è®¾ç½®

  ç”±äºprebuiltçš„toolchainä¸­çš„åº“å‡½æ•°å«æœ‰16-bitçš„å‹ç¼©æŒ‡ä»¤, å› æ­¤æˆ‘ä»¬çš„simulatorä»å‡½æ•°`main`å¼€å§‹æ‰§è¡Œ

### æŒ‡ä»¤è¯­ä¹‰çš„è§£æ

æ­£å¦‚å‰é¢æ‰€è¯´, æŒ‡ä»¤è¯­ä¹‰çš„è§£æä¸»è¦æ˜¯é€šè¿‡[src/action_table.csv](./https://github.com/magic3007/RISCV-Simulator/blob/master/src/action_table.csv)ä¸­çš„é…ç½®è¿›è¡Œçš„, å…¶ä¸­ä¸æŒ‡ä»¤è¯­ä¹‰è§£æç›¸å…³çš„åˆ—æœ‰ `Type`, `Opcode`, `Funct3`, `Funct7` å’Œ `BitConstraint`.

![image-20200404184726374](lab2_report.assets/image-20200404184726374.png)

å…¶ä¸­çš„`Type` ä¸ [The RISC-V Instruction Set Manual](https://content.riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf) ä¸­å¯¹æŒ‡ä»¤åˆ†ç±»ç›¸åŒ:

![image-20200404192716166](lab2_report.assets/image-20200404192716166.png)

`Opcode`, `Funct3`, `Funct7` åˆ™åˆ†åˆ«ä»£è¡¨å„ä¸ªç±»å‹æŒ‡ä»¤å¯¹åº”çš„éƒ¨åˆ†çš„é™åˆ¶. é™¤æ­¤ä»¥å¤–, éƒ¨åˆ†æŒ‡ä»¤å¦‚`SLLI`, `SRLI` å’Œ `SRAI` ç­‰, ä¼šå¯¹å…¶ä»–éƒ¨åˆ†æœ‰é™åˆ¶, æˆ‘ä»¬é€šè¿‡`BitConstraint`é™åˆ¶.

![image-20200404193005166](lab2_report.assets/image-20200404193005166.png)

é€šè¿‡å¦‚ä¸Šçš„æ–¹å¼è¯†åˆ«æŒ‡ä»¤ç±»å‹å, æˆ‘ä»¬å°±å¯ä»¥å¾ˆæ–¹ä¾¿åœ°æå–å‡ºå„æŒ‡ä»¤ä¸­çš„`rd`, `rs1`, `rs2` `imm`ç­‰éƒ¨åˆ†, ä»è€Œå®ŒæˆæŒ‡ä»¤è¯­ä¹‰çš„è§£æ.

æŒ‡ä»¤å¯¹åº”çš„æ“ä½œæˆ‘ä»¬ä¹Ÿå¯ä»¥åœ¨[src/action_table.csv](./https://github.com/magic3007/RISCV-Simulator/blob/master/src/action_table.csv)ä¸­è¿›è¡Œé…ç½®, åœ¨single-instruction modeä¸­ä¸æ­¤ç›¸å…³çš„æ˜¯åˆ—æ˜¯`Action1`å’Œ`Action2`. åœ¨pipeline modeä¸­çš„æ“ä½œé…ç½®è§ä¸‹é¢çš„section.

![image-20200404194027692](lab2_report.assets/image-20200404194027692.png)

é™¤æ­¤ä»¥å¤–, æˆ‘ä»¬ä¸ºäº†æ¨¡æ‹Ÿ`gdb`, è¿˜å¯ä»¥å¯¹å„æŒ‡ä»¤çš„Display Formatè¿›è¡Œé…ç½®. Assembly Languageçš„æ˜¾ç¤ºæ ¼å¼ä¸»è¦æœ‰ä»¥ä¸‹äº”ç§:

| Display Format | Example             |
| -------------- | ------------------- |
| DSS            | `add rd, rs1, rs2`  |
| DIS            | `lb rd, imm(rs1)`   |
| DSI            | `xori rd, rs1, imm` |
| SIS            | `sb rs2, imm(rs1)`  |
| DI             | `auipc rd, imm`     |

åŒæ ·åœ°, æˆ‘ä»¬åœ¨[src/action_table.csv](./https://github.com/magic3007/RISCV-Simulator/blob/master/src/action_table.csv)ä¸­è¿›è¡Œé…ç½®, ä»è€Œå¯ä»¥éå¸¸æ–¹ä¾¿åœ°è¾“å‡ºæ˜“äºè§£è¯»çš„æ±‡ç¼–æŒ‡ä»¤, æ˜¾ç¤ºæ•ˆæœè§ä¸‹é¢çš„section.

### æ§åˆ¶ä¿¡å·çš„å¤„ç†

æ§åˆ¶ä¿¡å·ä¸»è¦ç”¨åœ¨pipeline modeä¸‹. æ­¤simulatorè¿è¡Œäº”çº§æµæ°´çº¿,å…¶è®¾è®¡å¦‚ä¸‹:

åœ¨çœŸå®çš„æ•°å­—ç”µè·¯è®¾è®¡ä¸­, 

### æ€§èƒ½è®¡æ•°ç›¸å…³æ¨¡å—çš„å¤„ç†

æ€§èƒ½è®¡æ•°æ¯”è¾ƒæ–¹ä¾¿, åªéœ€è¦åœ¨ç¨‹åºç‰¹å®šçš„ä½ç½®ä½¿ç”¨è®¡æ•°å™¨å³å¯. ç›®å‰æä¾›çš„æ€§èƒ½è®¡æ•°æŒ‡æ ‡ä¸»è¦ä¸ºä¸‹é¢çš„[section](#åŠŸèƒ½æµ‹è¯•å’Œæ€§èƒ½è¯„æµ‹)æœåŠ¡.

### è°ƒè¯•æ¥å£

ç”±äºæœ¬simulatoræœ¬èº«å°±æä¾›ç±»ä¼¼äº`gdb`çš„äº¤äº’æ¨¡å¼, æ•…è°ƒè¯•æ¥å£æ˜¯å¤©ç„¶çš„. åœ¨è°ƒè¯•æ¨¡å¼ä¸‹, è¯¥simulatoræ”¯æŒå¦‚ä¸‹ç±»ä¼¼äº`gdb`çš„æ“ä½œ:

-  `c`: Continue running until the program comes to the end
-  `reg`: Display register information
-  `info`: Display the address of this symbol defined in ELF file
-  `si`: In single-instruction mode, the function of this operations is the same as that of `gdb`, namely running a single machine instruction. However, in pipeline mode, it means running a single pipeline stage.
-  ` x/<length><format> [address]`: Display the memory contents at a given address using the specified format.

- `status`(only in pipeline mode): Display the status of each pipeline register.

*<mark>Note</mark>: Operation `si` has different function in single-instruction mode and pipeline mode. We will explain why we have such design in the following section.*


ä¸‹é¢æ˜¯åˆ†åˆ«single-instruction modeå’Œpipeline modeçš„è°ƒè¯•è¿‡ç¨‹çš„æˆªå›¾, æŸ¥çœ‹è°ƒè¯•è¿‡ç¨‹çš„åŠ¨å›¾è§[æ­¤](https://github.com/magic3007/RISCV-Simulator/blob/master/README.md#how-to-compile-your-customized-c-source-codes-into-risc-v-executable-file).

![image-20200404174620621](./lab2_report.assets/image-20200404174620621.png)

![image-20200404174656658](lab2_report.assets/image-20200404174656658.png)

## åŠŸèƒ½æµ‹è¯•å’Œæ€§èƒ½è¯„æµ‹

(åˆ†æ)

## Summary

æ€»çš„æ¥è¯´, è¯¥æ¨¡æ‹Ÿå™¨æä¾›äº†å¦‚ä¸‹çš„åŠŸèƒ½ç‰¹æ€§:

- æä¾›äº†ç±»ä¼¼äº`gdb`çš„äº¤äº’æ¨¡å¼, æ”¯æŒå•æŒ‡ä»¤æ¨¡æ‹Ÿå’Œæµæ°´çº¿æ¨¡æ‹Ÿ.
- åˆ©ç”¨æ•°æ®é©±åŠ¨ç¼–ç¨‹çš„æ€æƒ³, æŒ‡ä»¤å¯è‡ªç”±é…ç½®, è¿™ä¸ºæ‹“å±•æ–°çš„æŒ‡ä»¤é›†æä¾›äº†æ–¹ä¾¿æ‰‹æ®µ.
- åœ¨æµæ°´çº¿æ¨¡å¼ä¸‹, æµæ°´çº¿çš„æ­¥è¿‘å‘¨æœŸ, æŒ‡ä»¤æ‰§è¡Œå‘¨æœŸç­‰å‡å¯è‡ªç”±é…ç½®, åŒæ—¶ä¸ºæ¥ä¸‹æ¥å¯¹å­˜å‚¨çš„è®¿é—®å»¶æ—¶é¢„ç•™äº†æ¥å£.

æ›´å¤šå…³äºæ­¤simulatorçš„ä½¿ç”¨æ–¹å¼è§[æ­¤](https://github.com/magic3007/RISCV-Simulator).ğŸ˜œ