ARM GAS  /tmp/cc4yDsGJ.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	HAL_MspInit:
  24              	.LFB65:
  25              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software component is licensed by ST under Ultimate Liberty license
  14:Core/Src/stm32f1xx_hal_msp.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  15:Core/Src/stm32f1xx_hal_msp.c ****   * the License. You may obtain a copy of the License at:
  16:Core/Src/stm32f1xx_hal_msp.c ****   *                             www.st.com/SLA0044
  17:Core/Src/stm32f1xx_hal_msp.c ****   *
  18:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f1xx_hal_msp.c ****   */
  20:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f1xx_hal_msp.c **** 
  22:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f1xx_hal_msp.c **** 
  26:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  28:Core/Src/stm32f1xx_hal_msp.c **** 
  29:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim2_ch1;
  30:Core/Src/stm32f1xx_hal_msp.c **** 
  31:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim5_ch1;
  32:Core/Src/stm32f1xx_hal_msp.c **** 
  33:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim5_ch2;
ARM GAS  /tmp/cc4yDsGJ.s 			page 2


  34:Core/Src/stm32f1xx_hal_msp.c **** 
  35:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  36:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  37:Core/Src/stm32f1xx_hal_msp.c **** 
  38:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  39:Core/Src/stm32f1xx_hal_msp.c **** 
  40:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  41:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  42:Core/Src/stm32f1xx_hal_msp.c **** 
  43:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  44:Core/Src/stm32f1xx_hal_msp.c **** 
  45:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  46:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  47:Core/Src/stm32f1xx_hal_msp.c **** 
  48:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  49:Core/Src/stm32f1xx_hal_msp.c **** 
  50:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  51:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  52:Core/Src/stm32f1xx_hal_msp.c **** 
  53:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  54:Core/Src/stm32f1xx_hal_msp.c **** 
  55:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  56:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  57:Core/Src/stm32f1xx_hal_msp.c **** 
  58:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  59:Core/Src/stm32f1xx_hal_msp.c **** 
  60:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  61:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  62:Core/Src/stm32f1xx_hal_msp.c **** 
  63:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  64:Core/Src/stm32f1xx_hal_msp.c **** 
  65:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  66:Core/Src/stm32f1xx_hal_msp.c **** 
  67:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  68:Core/Src/stm32f1xx_hal_msp.c **** 
  69:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  70:Core/Src/stm32f1xx_hal_msp.c ****                                         /**
  71:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  72:Core/Src/stm32f1xx_hal_msp.c ****   */
  73:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  74:Core/Src/stm32f1xx_hal_msp.c **** {
  26              		.loc 1 74 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 00B5     		push	{lr}
  31              		.cfi_def_cfa_offset 4
  32              		.cfi_offset 14, -4
  33 0002 83B0     		sub	sp, sp, #12
  34              		.cfi_def_cfa_offset 16
  35              	.LBB2:
  75:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  76:Core/Src/stm32f1xx_hal_msp.c **** 
  77:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  78:Core/Src/stm32f1xx_hal_msp.c **** 
  79:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  36              		.loc 1 79 0
ARM GAS  /tmp/cc4yDsGJ.s 			page 3


  37 0004 114B     		ldr	r3, .L3
  38 0006 9A69     		ldr	r2, [r3, #24]
  39 0008 42F00102 		orr	r2, r2, #1
  40 000c 9A61     		str	r2, [r3, #24]
  41 000e 9A69     		ldr	r2, [r3, #24]
  42 0010 02F00102 		and	r2, r2, #1
  43 0014 0092     		str	r2, [sp]
  44 0016 009A     		ldr	r2, [sp]
  45              	.LBE2:
  46              	.LBB3:
  80:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  47              		.loc 1 80 0
  48 0018 DA69     		ldr	r2, [r3, #28]
  49 001a 42F08052 		orr	r2, r2, #268435456
  50 001e DA61     		str	r2, [r3, #28]
  51 0020 DB69     		ldr	r3, [r3, #28]
  52 0022 03F08053 		and	r3, r3, #268435456
  53 0026 0193     		str	r3, [sp, #4]
  54 0028 019B     		ldr	r3, [sp, #4]
  55              	.LBE3:
  81:Core/Src/stm32f1xx_hal_msp.c **** 
  82:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  83:Core/Src/stm32f1xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  84:Core/Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  56              		.loc 1 84 0
  57 002a 0022     		movs	r2, #0
  58 002c 0F21     		movs	r1, #15
  59 002e 6FF00100 		mvn	r0, #1
  60 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  61              	.LVL0:
  62              	.LBB4:
  85:Core/Src/stm32f1xx_hal_msp.c **** 
  86:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  87:Core/Src/stm32f1xx_hal_msp.c ****   */
  88:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  63              		.loc 1 88 0
  64 0036 064A     		ldr	r2, .L3+4
  65 0038 5368     		ldr	r3, [r2, #4]
  66              	.LVL1:
  67 003a 23F0E063 		bic	r3, r3, #117440512
  68              	.LVL2:
  69 003e 43F00073 		orr	r3, r3, #33554432
  70              	.LVL3:
  71 0042 5360     		str	r3, [r2, #4]
  72              	.LBE4:
  89:Core/Src/stm32f1xx_hal_msp.c **** 
  90:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  91:Core/Src/stm32f1xx_hal_msp.c **** 
  92:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  93:Core/Src/stm32f1xx_hal_msp.c **** }
  73              		.loc 1 93 0
  74 0044 03B0     		add	sp, sp, #12
  75              		.cfi_def_cfa_offset 4
  76              		@ sp needed
  77 0046 5DF804FB 		ldr	pc, [sp], #4
  78              	.L4:
  79 004a 00BF     		.align	2
ARM GAS  /tmp/cc4yDsGJ.s 			page 4


  80              	.L3:
  81 004c 00100240 		.word	1073876992
  82 0050 00000140 		.word	1073807360
  83              		.cfi_endproc
  84              	.LFE65:
  86              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  87              		.align	1
  88              		.global	HAL_ADC_MspInit
  89              		.syntax unified
  90              		.thumb
  91              		.thumb_func
  92              		.fpu softvfp
  94              	HAL_ADC_MspInit:
  95              	.LFB66:
  94:Core/Src/stm32f1xx_hal_msp.c **** 
  95:Core/Src/stm32f1xx_hal_msp.c **** /**
  96:Core/Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP Initialization
  97:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  98:Core/Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
  99:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 100:Core/Src/stm32f1xx_hal_msp.c **** */
 101:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
 102:Core/Src/stm32f1xx_hal_msp.c **** {
  96              		.loc 1 102 0
  97              		.cfi_startproc
  98              		@ args = 0, pretend = 0, frame = 32
  99              		@ frame_needed = 0, uses_anonymous_args = 0
 100              	.LVL4:
 101 0000 30B5     		push	{r4, r5, lr}
 102              		.cfi_def_cfa_offset 12
 103              		.cfi_offset 4, -12
 104              		.cfi_offset 5, -8
 105              		.cfi_offset 14, -4
 106 0002 89B0     		sub	sp, sp, #36
 107              		.cfi_def_cfa_offset 48
 103:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 108              		.loc 1 103 0
 109 0004 0023     		movs	r3, #0
 110 0006 0493     		str	r3, [sp, #16]
 111 0008 0593     		str	r3, [sp, #20]
 112 000a 0693     		str	r3, [sp, #24]
 113 000c 0793     		str	r3, [sp, #28]
 104:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 114              		.loc 1 104 0
 115 000e 0268     		ldr	r2, [r0]
 116 0010 264B     		ldr	r3, .L11
 117 0012 9A42     		cmp	r2, r3
 118 0014 01D0     		beq	.L9
 119              	.LVL5:
 120              	.L5:
 105:Core/Src/stm32f1xx_hal_msp.c ****   {
 106:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
 107:Core/Src/stm32f1xx_hal_msp.c **** 
 108:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
 109:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 110:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 111:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/cc4yDsGJ.s 			page 5


 112:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 113:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 114:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 115:Core/Src/stm32f1xx_hal_msp.c ****     PC1     ------> ADC1_IN11
 116:Core/Src/stm32f1xx_hal_msp.c ****     PA5     ------> ADC1_IN5
 117:Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> ADC1_IN6
 118:Core/Src/stm32f1xx_hal_msp.c ****     */
 119:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = LV_READ_Pin;
 120:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 121:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(LV_READ_GPIO_Port, &GPIO_InitStruct);
 122:Core/Src/stm32f1xx_hal_msp.c **** 
 123:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = THROTTLE_Pin|YAW_Pin;
 124:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 125:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 126:Core/Src/stm32f1xx_hal_msp.c **** 
 127:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 DMA Init */
 128:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 Init */
 129:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Instance = DMA1_Channel1;
 130:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 131:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 132:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 133:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 134:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 135:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 136:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 137:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 138:Core/Src/stm32f1xx_hal_msp.c ****     {
 139:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 140:Core/Src/stm32f1xx_hal_msp.c ****     }
 141:Core/Src/stm32f1xx_hal_msp.c **** 
 142:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 143:Core/Src/stm32f1xx_hal_msp.c **** 
 144:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 145:Core/Src/stm32f1xx_hal_msp.c **** 
 146:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 147:Core/Src/stm32f1xx_hal_msp.c ****   }
 148:Core/Src/stm32f1xx_hal_msp.c **** 
 149:Core/Src/stm32f1xx_hal_msp.c **** }
 121              		.loc 1 149 0
 122 0016 09B0     		add	sp, sp, #36
 123              		.cfi_remember_state
 124              		.cfi_def_cfa_offset 12
 125              		@ sp needed
 126 0018 30BD     		pop	{r4, r5, pc}
 127              	.LVL6:
 128              	.L9:
 129              		.cfi_restore_state
 130 001a 0446     		mov	r4, r0
 131              	.LBB5:
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 132              		.loc 1 110 0
 133 001c 03F56C43 		add	r3, r3, #60416
 134 0020 9A69     		ldr	r2, [r3, #24]
 135 0022 42F40072 		orr	r2, r2, #512
 136 0026 9A61     		str	r2, [r3, #24]
 137 0028 9A69     		ldr	r2, [r3, #24]
 138 002a 02F40072 		and	r2, r2, #512
ARM GAS  /tmp/cc4yDsGJ.s 			page 6


 139 002e 0192     		str	r2, [sp, #4]
 140 0030 019A     		ldr	r2, [sp, #4]
 141              	.LBE5:
 142              	.LBB6:
 112:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 143              		.loc 1 112 0
 144 0032 9A69     		ldr	r2, [r3, #24]
 145 0034 42F01002 		orr	r2, r2, #16
 146 0038 9A61     		str	r2, [r3, #24]
 147 003a 9A69     		ldr	r2, [r3, #24]
 148 003c 02F01002 		and	r2, r2, #16
 149 0040 0292     		str	r2, [sp, #8]
 150 0042 029A     		ldr	r2, [sp, #8]
 151              	.LBE6:
 152              	.LBB7:
 113:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 153              		.loc 1 113 0
 154 0044 9A69     		ldr	r2, [r3, #24]
 155 0046 42F00402 		orr	r2, r2, #4
 156 004a 9A61     		str	r2, [r3, #24]
 157 004c 9B69     		ldr	r3, [r3, #24]
 158 004e 03F00403 		and	r3, r3, #4
 159 0052 0393     		str	r3, [sp, #12]
 160 0054 039B     		ldr	r3, [sp, #12]
 161              	.LBE7:
 119:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 162              		.loc 1 119 0
 163 0056 0223     		movs	r3, #2
 164 0058 0493     		str	r3, [sp, #16]
 120:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(LV_READ_GPIO_Port, &GPIO_InitStruct);
 165              		.loc 1 120 0
 166 005a 0325     		movs	r5, #3
 167 005c 0595     		str	r5, [sp, #20]
 121:Core/Src/stm32f1xx_hal_msp.c **** 
 168              		.loc 1 121 0
 169 005e 04A9     		add	r1, sp, #16
 170 0060 1348     		ldr	r0, .L11+4
 171              	.LVL7:
 172 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 173              	.LVL8:
 123:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 174              		.loc 1 123 0
 175 0066 6023     		movs	r3, #96
 176 0068 0493     		str	r3, [sp, #16]
 124:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 177              		.loc 1 124 0
 178 006a 0595     		str	r5, [sp, #20]
 125:Core/Src/stm32f1xx_hal_msp.c **** 
 179              		.loc 1 125 0
 180 006c 04A9     		add	r1, sp, #16
 181 006e 1148     		ldr	r0, .L11+8
 182 0070 FFF7FEFF 		bl	HAL_GPIO_Init
 183              	.LVL9:
 129:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 184              		.loc 1 129 0
 185 0074 1048     		ldr	r0, .L11+12
 186 0076 114B     		ldr	r3, .L11+16
ARM GAS  /tmp/cc4yDsGJ.s 			page 7


 187 0078 0360     		str	r3, [r0]
 130:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 188              		.loc 1 130 0
 189 007a 0023     		movs	r3, #0
 190 007c 4360     		str	r3, [r0, #4]
 131:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 191              		.loc 1 131 0
 192 007e 8360     		str	r3, [r0, #8]
 132:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 193              		.loc 1 132 0
 194 0080 8022     		movs	r2, #128
 195 0082 C260     		str	r2, [r0, #12]
 133:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 196              		.loc 1 133 0
 197 0084 4FF40072 		mov	r2, #512
 198 0088 0261     		str	r2, [r0, #16]
 134:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 199              		.loc 1 134 0
 200 008a 4FF40062 		mov	r2, #2048
 201 008e 4261     		str	r2, [r0, #20]
 135:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 202              		.loc 1 135 0
 203 0090 2022     		movs	r2, #32
 204 0092 8261     		str	r2, [r0, #24]
 136:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 205              		.loc 1 136 0
 206 0094 C361     		str	r3, [r0, #28]
 137:Core/Src/stm32f1xx_hal_msp.c ****     {
 207              		.loc 1 137 0
 208 0096 FFF7FEFF 		bl	HAL_DMA_Init
 209              	.LVL10:
 210 009a 18B9     		cbnz	r0, .L10
 211              	.L7:
 142:Core/Src/stm32f1xx_hal_msp.c **** 
 212              		.loc 1 142 0
 213 009c 064B     		ldr	r3, .L11+12
 214 009e 2362     		str	r3, [r4, #32]
 215 00a0 5C62     		str	r4, [r3, #36]
 216              		.loc 1 149 0
 217 00a2 B8E7     		b	.L5
 218              	.L10:
 139:Core/Src/stm32f1xx_hal_msp.c ****     }
 219              		.loc 1 139 0
 220 00a4 FFF7FEFF 		bl	Error_Handler
 221              	.LVL11:
 222 00a8 F8E7     		b	.L7
 223              	.L12:
 224 00aa 00BF     		.align	2
 225              	.L11:
 226 00ac 00240140 		.word	1073816576
 227 00b0 00100140 		.word	1073811456
 228 00b4 00080140 		.word	1073809408
 229 00b8 00000000 		.word	hdma_adc1
 230 00bc 08000240 		.word	1073872904
 231              		.cfi_endproc
 232              	.LFE66:
 234              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
ARM GAS  /tmp/cc4yDsGJ.s 			page 8


 235              		.align	1
 236              		.global	HAL_ADC_MspDeInit
 237              		.syntax unified
 238              		.thumb
 239              		.thumb_func
 240              		.fpu softvfp
 242              	HAL_ADC_MspDeInit:
 243              	.LFB67:
 150:Core/Src/stm32f1xx_hal_msp.c **** 
 151:Core/Src/stm32f1xx_hal_msp.c **** /**
 152:Core/Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 153:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 154:Core/Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
 155:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 156:Core/Src/stm32f1xx_hal_msp.c **** */
 157:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 158:Core/Src/stm32f1xx_hal_msp.c **** {
 244              		.loc 1 158 0
 245              		.cfi_startproc
 246              		@ args = 0, pretend = 0, frame = 0
 247              		@ frame_needed = 0, uses_anonymous_args = 0
 248              	.LVL12:
 159:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 249              		.loc 1 159 0
 250 0000 0268     		ldr	r2, [r0]
 251 0002 0B4B     		ldr	r3, .L20
 252 0004 9A42     		cmp	r2, r3
 253 0006 00D0     		beq	.L19
 254 0008 7047     		bx	lr
 255              	.L19:
 158:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 256              		.loc 1 158 0
 257 000a 10B5     		push	{r4, lr}
 258              		.cfi_def_cfa_offset 8
 259              		.cfi_offset 4, -8
 260              		.cfi_offset 14, -4
 261 000c 0446     		mov	r4, r0
 160:Core/Src/stm32f1xx_hal_msp.c ****   {
 161:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 162:Core/Src/stm32f1xx_hal_msp.c **** 
 163:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 164:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 165:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 262              		.loc 1 165 0
 263 000e 094A     		ldr	r2, .L20+4
 264 0010 9369     		ldr	r3, [r2, #24]
 265 0012 23F40073 		bic	r3, r3, #512
 266 0016 9361     		str	r3, [r2, #24]
 166:Core/Src/stm32f1xx_hal_msp.c **** 
 167:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 168:Core/Src/stm32f1xx_hal_msp.c ****     PC1     ------> ADC1_IN11
 169:Core/Src/stm32f1xx_hal_msp.c ****     PA5     ------> ADC1_IN5
 170:Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> ADC1_IN6
 171:Core/Src/stm32f1xx_hal_msp.c ****     */
 172:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(LV_READ_GPIO_Port, LV_READ_Pin);
 267              		.loc 1 172 0
 268 0018 0221     		movs	r1, #2
ARM GAS  /tmp/cc4yDsGJ.s 			page 9


 269 001a 0748     		ldr	r0, .L20+8
 270              	.LVL13:
 271 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 272              	.LVL14:
 173:Core/Src/stm32f1xx_hal_msp.c **** 
 174:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, THROTTLE_Pin|YAW_Pin);
 273              		.loc 1 174 0
 274 0020 6021     		movs	r1, #96
 275 0022 0648     		ldr	r0, .L20+12
 276 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 277              	.LVL15:
 175:Core/Src/stm32f1xx_hal_msp.c **** 
 176:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 177:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 278              		.loc 1 177 0
 279 0028 206A     		ldr	r0, [r4, #32]
 280 002a FFF7FEFF 		bl	HAL_DMA_DeInit
 281              	.LVL16:
 282 002e 10BD     		pop	{r4, pc}
 283              	.LVL17:
 284              	.L21:
 285              		.align	2
 286              	.L20:
 287 0030 00240140 		.word	1073816576
 288 0034 00100240 		.word	1073876992
 289 0038 00100140 		.word	1073811456
 290 003c 00080140 		.word	1073809408
 291              		.cfi_endproc
 292              	.LFE67:
 294              		.section	.text.HAL_CAN_MspInit,"ax",%progbits
 295              		.align	1
 296              		.global	HAL_CAN_MspInit
 297              		.syntax unified
 298              		.thumb
 299              		.thumb_func
 300              		.fpu softvfp
 302              	HAL_CAN_MspInit:
 303              	.LFB68:
 178:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 179:Core/Src/stm32f1xx_hal_msp.c **** 
 180:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 181:Core/Src/stm32f1xx_hal_msp.c ****   }
 182:Core/Src/stm32f1xx_hal_msp.c **** 
 183:Core/Src/stm32f1xx_hal_msp.c **** }
 184:Core/Src/stm32f1xx_hal_msp.c **** 
 185:Core/Src/stm32f1xx_hal_msp.c **** static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;
 186:Core/Src/stm32f1xx_hal_msp.c **** 
 187:Core/Src/stm32f1xx_hal_msp.c **** /**
 188:Core/Src/stm32f1xx_hal_msp.c **** * @brief CAN MSP Initialization
 189:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 190:Core/Src/stm32f1xx_hal_msp.c **** * @param hcan: CAN handle pointer
 191:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 192:Core/Src/stm32f1xx_hal_msp.c **** */
 193:Core/Src/stm32f1xx_hal_msp.c **** void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
 194:Core/Src/stm32f1xx_hal_msp.c **** {
 304              		.loc 1 194 0
 305              		.cfi_startproc
ARM GAS  /tmp/cc4yDsGJ.s 			page 10


 306              		@ args = 0, pretend = 0, frame = 40
 307              		@ frame_needed = 0, uses_anonymous_args = 0
 308              	.LVL18:
 309 0000 30B5     		push	{r4, r5, lr}
 310              		.cfi_def_cfa_offset 12
 311              		.cfi_offset 4, -12
 312              		.cfi_offset 5, -8
 313              		.cfi_offset 14, -4
 314 0002 8BB0     		sub	sp, sp, #44
 315              		.cfi_def_cfa_offset 56
 195:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 316              		.loc 1 195 0
 317 0004 0023     		movs	r3, #0
 318 0006 0693     		str	r3, [sp, #24]
 319 0008 0793     		str	r3, [sp, #28]
 320 000a 0893     		str	r3, [sp, #32]
 321 000c 0993     		str	r3, [sp, #36]
 196:Core/Src/stm32f1xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 322              		.loc 1 196 0
 323 000e 0368     		ldr	r3, [r0]
 324 0010 414A     		ldr	r2, .L32
 325 0012 9342     		cmp	r3, r2
 326 0014 04D0     		beq	.L28
 197:Core/Src/stm32f1xx_hal_msp.c ****   {
 198:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 0 */
 199:Core/Src/stm32f1xx_hal_msp.c **** 
 200:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 0 */
 201:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 202:Core/Src/stm32f1xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 203:Core/Src/stm32f1xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 204:Core/Src/stm32f1xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 205:Core/Src/stm32f1xx_hal_msp.c ****     }
 206:Core/Src/stm32f1xx_hal_msp.c **** 
 207:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 208:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 209:Core/Src/stm32f1xx_hal_msp.c ****     PA11     ------> CAN1_RX
 210:Core/Src/stm32f1xx_hal_msp.c ****     PA12     ------> CAN1_TX
 211:Core/Src/stm32f1xx_hal_msp.c ****     */
 212:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11;
 213:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 214:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 215:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 216:Core/Src/stm32f1xx_hal_msp.c **** 
 217:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12;
 218:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 219:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 220:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 221:Core/Src/stm32f1xx_hal_msp.c **** 
 222:Core/Src/stm32f1xx_hal_msp.c ****     /* CAN1 interrupt Init */
 223:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 224:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 225:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 1 */
 226:Core/Src/stm32f1xx_hal_msp.c **** 
 227:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 1 */
 228:Core/Src/stm32f1xx_hal_msp.c ****   }
 229:Core/Src/stm32f1xx_hal_msp.c ****   else if(hcan->Instance==CAN2)
 327              		.loc 1 229 0
ARM GAS  /tmp/cc4yDsGJ.s 			page 11


 328 0016 414A     		ldr	r2, .L32+4
 329 0018 9342     		cmp	r3, r2
 330 001a 3AD0     		beq	.L29
 331              	.LVL19:
 332              	.L22:
 230:Core/Src/stm32f1xx_hal_msp.c ****   {
 231:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspInit 0 */
 232:Core/Src/stm32f1xx_hal_msp.c **** 
 233:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN2_MspInit 0 */
 234:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 235:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_CAN2_CLK_ENABLE();
 236:Core/Src/stm32f1xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 237:Core/Src/stm32f1xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 238:Core/Src/stm32f1xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 239:Core/Src/stm32f1xx_hal_msp.c ****     }
 240:Core/Src/stm32f1xx_hal_msp.c **** 
 241:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 242:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 243:Core/Src/stm32f1xx_hal_msp.c ****     PB12     ------> CAN2_RX
 244:Core/Src/stm32f1xx_hal_msp.c ****     PB13     ------> CAN2_TX
 245:Core/Src/stm32f1xx_hal_msp.c ****     */
 246:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12;
 247:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 248:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 249:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 250:Core/Src/stm32f1xx_hal_msp.c **** 
 251:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13;
 252:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 253:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 254:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 255:Core/Src/stm32f1xx_hal_msp.c **** 
 256:Core/Src/stm32f1xx_hal_msp.c ****     /* CAN2 interrupt Init */
 257:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 5, 0);
 258:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 259:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspInit 1 */
 260:Core/Src/stm32f1xx_hal_msp.c **** 
 261:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN2_MspInit 1 */
 262:Core/Src/stm32f1xx_hal_msp.c ****   }
 263:Core/Src/stm32f1xx_hal_msp.c **** 
 264:Core/Src/stm32f1xx_hal_msp.c **** }
 333              		.loc 1 264 0
 334 001c 0BB0     		add	sp, sp, #44
 335              		.cfi_remember_state
 336              		.cfi_def_cfa_offset 12
 337              		@ sp needed
 338 001e 30BD     		pop	{r4, r5, pc}
 339              	.LVL20:
 340              	.L28:
 341              		.cfi_restore_state
 202:Core/Src/stm32f1xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 342              		.loc 1 202 0
 343 0020 3F4A     		ldr	r2, .L32+8
 344 0022 1368     		ldr	r3, [r2]
 345 0024 0133     		adds	r3, r3, #1
 346 0026 1360     		str	r3, [r2]
 203:Core/Src/stm32f1xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 347              		.loc 1 203 0
ARM GAS  /tmp/cc4yDsGJ.s 			page 12


 348 0028 012B     		cmp	r3, #1
 349 002a 27D0     		beq	.L30
 350              	.L24:
 351              	.LBB8:
 207:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 352              		.loc 1 207 0
 353 002c 3D4B     		ldr	r3, .L32+12
 354 002e 9A69     		ldr	r2, [r3, #24]
 355 0030 42F00402 		orr	r2, r2, #4
 356 0034 9A61     		str	r2, [r3, #24]
 357 0036 9B69     		ldr	r3, [r3, #24]
 358 0038 03F00403 		and	r3, r3, #4
 359 003c 0293     		str	r3, [sp, #8]
 360 003e 029B     		ldr	r3, [sp, #8]
 361              	.LBE8:
 212:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 362              		.loc 1 212 0
 363 0040 0AAC     		add	r4, sp, #40
 364 0042 4FF40063 		mov	r3, #2048
 365 0046 44F8103D 		str	r3, [r4, #-16]!
 215:Core/Src/stm32f1xx_hal_msp.c **** 
 366              		.loc 1 215 0
 367 004a 374D     		ldr	r5, .L32+16
 368 004c 2146     		mov	r1, r4
 369 004e 2846     		mov	r0, r5
 370              	.LVL21:
 371 0050 FFF7FEFF 		bl	HAL_GPIO_Init
 372              	.LVL22:
 217:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 373              		.loc 1 217 0
 374 0054 4FF48053 		mov	r3, #4096
 375 0058 0693     		str	r3, [sp, #24]
 218:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 376              		.loc 1 218 0
 377 005a 0223     		movs	r3, #2
 378 005c 0793     		str	r3, [sp, #28]
 219:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 379              		.loc 1 219 0
 380 005e 0323     		movs	r3, #3
 381 0060 0993     		str	r3, [sp, #36]
 220:Core/Src/stm32f1xx_hal_msp.c **** 
 382              		.loc 1 220 0
 383 0062 2146     		mov	r1, r4
 384 0064 2846     		mov	r0, r5
 385 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 386              	.LVL23:
 223:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 387              		.loc 1 223 0
 388 006a 0022     		movs	r2, #0
 389 006c 0521     		movs	r1, #5
 390 006e 1420     		movs	r0, #20
 391 0070 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 392              	.LVL24:
 224:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 1 */
 393              		.loc 1 224 0
 394 0074 1420     		movs	r0, #20
 395 0076 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
ARM GAS  /tmp/cc4yDsGJ.s 			page 13


 396              	.LVL25:
 397 007a CFE7     		b	.L22
 398              	.LVL26:
 399              	.L30:
 400              	.LBB9:
 204:Core/Src/stm32f1xx_hal_msp.c ****     }
 401              		.loc 1 204 0
 402 007c 294B     		ldr	r3, .L32+12
 403 007e DA69     		ldr	r2, [r3, #28]
 404 0080 42F00072 		orr	r2, r2, #33554432
 405 0084 DA61     		str	r2, [r3, #28]
 406 0086 DB69     		ldr	r3, [r3, #28]
 407 0088 03F00073 		and	r3, r3, #33554432
 408 008c 0193     		str	r3, [sp, #4]
 409 008e 019B     		ldr	r3, [sp, #4]
 410 0090 CCE7     		b	.L24
 411              	.L29:
 412              	.LBE9:
 413              	.LBB10:
 235:Core/Src/stm32f1xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 414              		.loc 1 235 0
 415 0092 244B     		ldr	r3, .L32+12
 416 0094 DA69     		ldr	r2, [r3, #28]
 417 0096 42F08062 		orr	r2, r2, #67108864
 418 009a DA61     		str	r2, [r3, #28]
 419 009c DB69     		ldr	r3, [r3, #28]
 420 009e 03F08063 		and	r3, r3, #67108864
 421 00a2 0393     		str	r3, [sp, #12]
 422 00a4 039B     		ldr	r3, [sp, #12]
 423              	.LBE10:
 236:Core/Src/stm32f1xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 424              		.loc 1 236 0
 425 00a6 1E4A     		ldr	r2, .L32+8
 426 00a8 1368     		ldr	r3, [r2]
 427 00aa 0133     		adds	r3, r3, #1
 428 00ac 1360     		str	r3, [r2]
 237:Core/Src/stm32f1xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 429              		.loc 1 237 0
 430 00ae 012B     		cmp	r3, #1
 431 00b0 27D0     		beq	.L31
 432              	.L26:
 433              	.LBB11:
 241:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 434              		.loc 1 241 0
 435 00b2 1C4B     		ldr	r3, .L32+12
 436 00b4 9A69     		ldr	r2, [r3, #24]
 437 00b6 42F00802 		orr	r2, r2, #8
 438 00ba 9A61     		str	r2, [r3, #24]
 439 00bc 9B69     		ldr	r3, [r3, #24]
 440 00be 03F00803 		and	r3, r3, #8
 441 00c2 0593     		str	r3, [sp, #20]
 442 00c4 059B     		ldr	r3, [sp, #20]
 443              	.LBE11:
 246:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 444              		.loc 1 246 0
 445 00c6 0AAC     		add	r4, sp, #40
 446 00c8 4FF48053 		mov	r3, #4096
ARM GAS  /tmp/cc4yDsGJ.s 			page 14


 447 00cc 44F8103D 		str	r3, [r4, #-16]!
 249:Core/Src/stm32f1xx_hal_msp.c **** 
 448              		.loc 1 249 0
 449 00d0 164D     		ldr	r5, .L32+20
 450 00d2 2146     		mov	r1, r4
 451 00d4 2846     		mov	r0, r5
 452              	.LVL27:
 453 00d6 FFF7FEFF 		bl	HAL_GPIO_Init
 454              	.LVL28:
 251:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 455              		.loc 1 251 0
 456 00da 4FF40053 		mov	r3, #8192
 457 00de 0693     		str	r3, [sp, #24]
 252:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 458              		.loc 1 252 0
 459 00e0 0223     		movs	r3, #2
 460 00e2 0793     		str	r3, [sp, #28]
 253:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 461              		.loc 1 253 0
 462 00e4 0323     		movs	r3, #3
 463 00e6 0993     		str	r3, [sp, #36]
 254:Core/Src/stm32f1xx_hal_msp.c **** 
 464              		.loc 1 254 0
 465 00e8 2146     		mov	r1, r4
 466 00ea 2846     		mov	r0, r5
 467 00ec FFF7FEFF 		bl	HAL_GPIO_Init
 468              	.LVL29:
 257:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 469              		.loc 1 257 0
 470 00f0 0022     		movs	r2, #0
 471 00f2 0521     		movs	r1, #5
 472 00f4 4120     		movs	r0, #65
 473 00f6 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 474              	.LVL30:
 258:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspInit 1 */
 475              		.loc 1 258 0
 476 00fa 4120     		movs	r0, #65
 477 00fc FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 478              	.LVL31:
 479              		.loc 1 264 0
 480 0100 8CE7     		b	.L22
 481              	.LVL32:
 482              	.L31:
 483              	.LBB12:
 238:Core/Src/stm32f1xx_hal_msp.c ****     }
 484              		.loc 1 238 0
 485 0102 084B     		ldr	r3, .L32+12
 486 0104 DA69     		ldr	r2, [r3, #28]
 487 0106 42F00072 		orr	r2, r2, #33554432
 488 010a DA61     		str	r2, [r3, #28]
 489 010c DB69     		ldr	r3, [r3, #28]
 490 010e 03F00073 		and	r3, r3, #33554432
 491 0112 0493     		str	r3, [sp, #16]
 492 0114 049B     		ldr	r3, [sp, #16]
 493 0116 CCE7     		b	.L26
 494              	.L33:
 495              		.align	2
ARM GAS  /tmp/cc4yDsGJ.s 			page 15


 496              	.L32:
 497 0118 00640040 		.word	1073767424
 498 011c 00680040 		.word	1073768448
 499 0120 00000000 		.word	.LANCHOR0
 500 0124 00100240 		.word	1073876992
 501 0128 00080140 		.word	1073809408
 502 012c 000C0140 		.word	1073810432
 503              	.LBE12:
 504              		.cfi_endproc
 505              	.LFE68:
 507              		.section	.text.HAL_CAN_MspDeInit,"ax",%progbits
 508              		.align	1
 509              		.global	HAL_CAN_MspDeInit
 510              		.syntax unified
 511              		.thumb
 512              		.thumb_func
 513              		.fpu softvfp
 515              	HAL_CAN_MspDeInit:
 516              	.LFB69:
 265:Core/Src/stm32f1xx_hal_msp.c **** 
 266:Core/Src/stm32f1xx_hal_msp.c **** /**
 267:Core/Src/stm32f1xx_hal_msp.c **** * @brief CAN MSP De-Initialization
 268:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 269:Core/Src/stm32f1xx_hal_msp.c **** * @param hcan: CAN handle pointer
 270:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 271:Core/Src/stm32f1xx_hal_msp.c **** */
 272:Core/Src/stm32f1xx_hal_msp.c **** void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
 273:Core/Src/stm32f1xx_hal_msp.c **** {
 517              		.loc 1 273 0
 518              		.cfi_startproc
 519              		@ args = 0, pretend = 0, frame = 0
 520              		@ frame_needed = 0, uses_anonymous_args = 0
 521              	.LVL33:
 522 0000 08B5     		push	{r3, lr}
 523              		.cfi_def_cfa_offset 8
 524              		.cfi_offset 3, -8
 525              		.cfi_offset 14, -4
 274:Core/Src/stm32f1xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 526              		.loc 1 274 0
 527 0002 0368     		ldr	r3, [r0]
 528 0004 194A     		ldr	r2, .L42
 529 0006 9342     		cmp	r3, r2
 530 0008 03D0     		beq	.L40
 275:Core/Src/stm32f1xx_hal_msp.c ****   {
 276:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 0 */
 277:Core/Src/stm32f1xx_hal_msp.c **** 
 278:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 0 */
 279:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 280:Core/Src/stm32f1xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED--;
 281:Core/Src/stm32f1xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==0){
 282:Core/Src/stm32f1xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_DISABLE();
 283:Core/Src/stm32f1xx_hal_msp.c ****     }
 284:Core/Src/stm32f1xx_hal_msp.c **** 
 285:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 286:Core/Src/stm32f1xx_hal_msp.c ****     PA11     ------> CAN1_RX
 287:Core/Src/stm32f1xx_hal_msp.c ****     PA12     ------> CAN1_TX
 288:Core/Src/stm32f1xx_hal_msp.c ****     */
ARM GAS  /tmp/cc4yDsGJ.s 			page 16


 289:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 290:Core/Src/stm32f1xx_hal_msp.c **** 
 291:Core/Src/stm32f1xx_hal_msp.c ****     /* CAN1 interrupt DeInit */
 292:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN1_RX0_IRQn);
 293:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 1 */
 294:Core/Src/stm32f1xx_hal_msp.c **** 
 295:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 1 */
 296:Core/Src/stm32f1xx_hal_msp.c ****   }
 297:Core/Src/stm32f1xx_hal_msp.c ****   else if(hcan->Instance==CAN2)
 531              		.loc 1 297 0
 532 000a 194A     		ldr	r2, .L42+4
 533 000c 9342     		cmp	r3, r2
 534 000e 13D0     		beq	.L41
 535              	.LVL34:
 536              	.L34:
 537 0010 08BD     		pop	{r3, pc}
 538              	.LVL35:
 539              	.L40:
 280:Core/Src/stm32f1xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==0){
 540              		.loc 1 280 0
 541 0012 184A     		ldr	r2, .L42+8
 542 0014 1368     		ldr	r3, [r2]
 543 0016 013B     		subs	r3, r3, #1
 544 0018 1360     		str	r3, [r2]
 281:Core/Src/stm32f1xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_DISABLE();
 545              		.loc 1 281 0
 546 001a 23B9     		cbnz	r3, .L36
 282:Core/Src/stm32f1xx_hal_msp.c ****     }
 547              		.loc 1 282 0
 548 001c 164A     		ldr	r2, .L42+12
 549 001e D369     		ldr	r3, [r2, #28]
 550 0020 23F00073 		bic	r3, r3, #33554432
 551 0024 D361     		str	r3, [r2, #28]
 552              	.L36:
 289:Core/Src/stm32f1xx_hal_msp.c **** 
 553              		.loc 1 289 0
 554 0026 4FF4C051 		mov	r1, #6144
 555 002a 1448     		ldr	r0, .L42+16
 556              	.LVL36:
 557 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 558              	.LVL37:
 292:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 1 */
 559              		.loc 1 292 0
 560 0030 1420     		movs	r0, #20
 561 0032 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 562              	.LVL38:
 563 0036 08BD     		pop	{r3, pc}
 564              	.LVL39:
 565              	.L41:
 298:Core/Src/stm32f1xx_hal_msp.c ****   {
 299:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspDeInit 0 */
 300:Core/Src/stm32f1xx_hal_msp.c **** 
 301:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN2_MspDeInit 0 */
 302:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 303:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_CAN2_CLK_DISABLE();
 566              		.loc 1 303 0
 567 0038 02F5D432 		add	r2, r2, #108544
ARM GAS  /tmp/cc4yDsGJ.s 			page 17


 568 003c D369     		ldr	r3, [r2, #28]
 569 003e 23F08063 		bic	r3, r3, #67108864
 570 0042 D361     		str	r3, [r2, #28]
 304:Core/Src/stm32f1xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED--;
 571              		.loc 1 304 0
 572 0044 0B4A     		ldr	r2, .L42+8
 573 0046 1368     		ldr	r3, [r2]
 574 0048 013B     		subs	r3, r3, #1
 575 004a 1360     		str	r3, [r2]
 305:Core/Src/stm32f1xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==0){
 576              		.loc 1 305 0
 577 004c 23B9     		cbnz	r3, .L38
 306:Core/Src/stm32f1xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_DISABLE();
 578              		.loc 1 306 0
 579 004e 0A4A     		ldr	r2, .L42+12
 580 0050 D369     		ldr	r3, [r2, #28]
 581 0052 23F00073 		bic	r3, r3, #33554432
 582 0056 D361     		str	r3, [r2, #28]
 583              	.L38:
 307:Core/Src/stm32f1xx_hal_msp.c ****     }
 308:Core/Src/stm32f1xx_hal_msp.c **** 
 309:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 310:Core/Src/stm32f1xx_hal_msp.c ****     PB12     ------> CAN2_RX
 311:Core/Src/stm32f1xx_hal_msp.c ****     PB13     ------> CAN2_TX
 312:Core/Src/stm32f1xx_hal_msp.c ****     */
 313:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12|GPIO_PIN_13);
 584              		.loc 1 313 0
 585 0058 4FF44051 		mov	r1, #12288
 586 005c 0848     		ldr	r0, .L42+20
 587              	.LVL40:
 588 005e FFF7FEFF 		bl	HAL_GPIO_DeInit
 589              	.LVL41:
 314:Core/Src/stm32f1xx_hal_msp.c **** 
 315:Core/Src/stm32f1xx_hal_msp.c ****     /* CAN2 interrupt DeInit */
 316:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN2_RX1_IRQn);
 590              		.loc 1 316 0
 591 0062 4120     		movs	r0, #65
 592 0064 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 593              	.LVL42:
 317:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspDeInit 1 */
 318:Core/Src/stm32f1xx_hal_msp.c **** 
 319:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN2_MspDeInit 1 */
 320:Core/Src/stm32f1xx_hal_msp.c ****   }
 321:Core/Src/stm32f1xx_hal_msp.c **** 
 322:Core/Src/stm32f1xx_hal_msp.c **** }
 594              		.loc 1 322 0
 595 0068 D2E7     		b	.L34
 596              	.L43:
 597 006a 00BF     		.align	2
 598              	.L42:
 599 006c 00640040 		.word	1073767424
 600 0070 00680040 		.word	1073768448
 601 0074 00000000 		.word	.LANCHOR0
 602 0078 00100240 		.word	1073876992
 603 007c 00080140 		.word	1073809408
 604 0080 000C0140 		.word	1073810432
 605              		.cfi_endproc
ARM GAS  /tmp/cc4yDsGJ.s 			page 18


 606              	.LFE69:
 608              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 609              		.align	1
 610              		.global	HAL_TIM_PWM_MspInit
 611              		.syntax unified
 612              		.thumb
 613              		.thumb_func
 614              		.fpu softvfp
 616              	HAL_TIM_PWM_MspInit:
 617              	.LFB70:
 323:Core/Src/stm32f1xx_hal_msp.c **** 
 324:Core/Src/stm32f1xx_hal_msp.c **** /**
 325:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_PWM MSP Initialization
 326:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 327:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 328:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 329:Core/Src/stm32f1xx_hal_msp.c **** */
 330:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
 331:Core/Src/stm32f1xx_hal_msp.c **** {
 618              		.loc 1 331 0
 619              		.cfi_startproc
 620              		@ args = 0, pretend = 0, frame = 8
 621              		@ frame_needed = 0, uses_anonymous_args = 0
 622              		@ link register save eliminated.
 623              	.LVL43:
 332:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_pwm->Instance==TIM1)
 624              		.loc 1 332 0
 625 0000 0268     		ldr	r2, [r0]
 626 0002 094B     		ldr	r3, .L52
 627 0004 9A42     		cmp	r2, r3
 628 0006 00D0     		beq	.L51
 629              	.L50:
 333:Core/Src/stm32f1xx_hal_msp.c ****   {
 334:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 335:Core/Src/stm32f1xx_hal_msp.c **** 
 336:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 337:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 338:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 339:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 340:Core/Src/stm32f1xx_hal_msp.c **** 
 341:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 342:Core/Src/stm32f1xx_hal_msp.c ****   }
 343:Core/Src/stm32f1xx_hal_msp.c **** 
 344:Core/Src/stm32f1xx_hal_msp.c **** }
 630              		.loc 1 344 0
 631 0008 7047     		bx	lr
 632              	.L51:
 331:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_pwm->Instance==TIM1)
 633              		.loc 1 331 0
 634 000a 82B0     		sub	sp, sp, #8
 635              		.cfi_def_cfa_offset 8
 636              	.LBB13:
 338:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 637              		.loc 1 338 0
 638 000c 03F56443 		add	r3, r3, #58368
 639 0010 9A69     		ldr	r2, [r3, #24]
 640 0012 42F40062 		orr	r2, r2, #2048
ARM GAS  /tmp/cc4yDsGJ.s 			page 19


 641 0016 9A61     		str	r2, [r3, #24]
 642 0018 9B69     		ldr	r3, [r3, #24]
 643 001a 03F40063 		and	r3, r3, #2048
 644 001e 0193     		str	r3, [sp, #4]
 645 0020 019B     		ldr	r3, [sp, #4]
 646              	.LBE13:
 647              		.loc 1 344 0
 648 0022 02B0     		add	sp, sp, #8
 649              		.cfi_def_cfa_offset 0
 650              		@ sp needed
 651 0024 F0E7     		b	.L50
 652              	.L53:
 653 0026 00BF     		.align	2
 654              	.L52:
 655 0028 002C0140 		.word	1073818624
 656              		.cfi_endproc
 657              	.LFE70:
 659              		.section	.text.HAL_TIM_OC_MspInit,"ax",%progbits
 660              		.align	1
 661              		.global	HAL_TIM_OC_MspInit
 662              		.syntax unified
 663              		.thumb
 664              		.thumb_func
 665              		.fpu softvfp
 667              	HAL_TIM_OC_MspInit:
 668              	.LFB71:
 345:Core/Src/stm32f1xx_hal_msp.c **** 
 346:Core/Src/stm32f1xx_hal_msp.c **** /**
 347:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_OC MSP Initialization
 348:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 349:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_oc: TIM_OC handle pointer
 350:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 351:Core/Src/stm32f1xx_hal_msp.c **** */
 352:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
 353:Core/Src/stm32f1xx_hal_msp.c **** {
 669              		.loc 1 353 0
 670              		.cfi_startproc
 671              		@ args = 0, pretend = 0, frame = 8
 672              		@ frame_needed = 0, uses_anonymous_args = 0
 673              	.LVL44:
 674 0000 10B5     		push	{r4, lr}
 675              		.cfi_def_cfa_offset 8
 676              		.cfi_offset 4, -8
 677              		.cfi_offset 14, -4
 678 0002 82B0     		sub	sp, sp, #8
 679              		.cfi_def_cfa_offset 16
 680 0004 0446     		mov	r4, r0
 354:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_oc->Instance==TIM2)
 681              		.loc 1 354 0
 682 0006 0368     		ldr	r3, [r0]
 683 0008 B3F1804F 		cmp	r3, #1073741824
 684 000c 04D0     		beq	.L61
 355:Core/Src/stm32f1xx_hal_msp.c ****   {
 356:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 357:Core/Src/stm32f1xx_hal_msp.c **** 
 358:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 359:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
ARM GAS  /tmp/cc4yDsGJ.s 			page 20


 360:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 361:Core/Src/stm32f1xx_hal_msp.c **** 
 362:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 DMA Init */
 363:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2_CH1 Init */
 364:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Instance = DMA1_Channel5;
 365:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 366:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 367:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 368:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 369:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 370:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 371:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 372:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 373:Core/Src/stm32f1xx_hal_msp.c ****     {
 374:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 375:Core/Src/stm32f1xx_hal_msp.c ****     }
 376:Core/Src/stm32f1xx_hal_msp.c **** 
 377:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 378:Core/Src/stm32f1xx_hal_msp.c **** 
 379:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 380:Core/Src/stm32f1xx_hal_msp.c **** 
 381:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 382:Core/Src/stm32f1xx_hal_msp.c ****   }
 383:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_oc->Instance==TIM5)
 685              		.loc 1 383 0
 686 000e 384A     		ldr	r2, .L66
 687 0010 9342     		cmp	r3, r2
 688 0012 28D0     		beq	.L62
 689              	.LVL45:
 690              	.L54:
 384:Core/Src/stm32f1xx_hal_msp.c ****   {
 385:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 386:Core/Src/stm32f1xx_hal_msp.c **** 
 387:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 0 */
 388:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 389:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 390:Core/Src/stm32f1xx_hal_msp.c **** 
 391:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM5 DMA Init */
 392:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM5_CH1 Init */
 393:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Instance = DMA2_Channel5;
 394:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 395:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 396:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.MemInc = DMA_MINC_ENABLE;
 397:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 398:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 399:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.Mode = DMA_CIRCULAR;
 400:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 401:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim5_ch1) != HAL_OK)
 402:Core/Src/stm32f1xx_hal_msp.c ****     {
 403:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 404:Core/Src/stm32f1xx_hal_msp.c ****     }
 405:Core/Src/stm32f1xx_hal_msp.c **** 
 406:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC1],hdma_tim5_ch1);
 407:Core/Src/stm32f1xx_hal_msp.c **** 
 408:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM5_CH2 Init */
 409:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Instance = DMA2_Channel4;
 410:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
ARM GAS  /tmp/cc4yDsGJ.s 			page 21


 411:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 412:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.MemInc = DMA_MINC_ENABLE;
 413:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 414:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 415:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.Mode = DMA_CIRCULAR;
 416:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 417:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim5_ch2) != HAL_OK)
 418:Core/Src/stm32f1xx_hal_msp.c ****     {
 419:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 420:Core/Src/stm32f1xx_hal_msp.c ****     }
 421:Core/Src/stm32f1xx_hal_msp.c **** 
 422:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC2],hdma_tim5_ch2);
 423:Core/Src/stm32f1xx_hal_msp.c **** 
 424:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 425:Core/Src/stm32f1xx_hal_msp.c **** 
 426:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 1 */
 427:Core/Src/stm32f1xx_hal_msp.c ****   }
 428:Core/Src/stm32f1xx_hal_msp.c **** 
 429:Core/Src/stm32f1xx_hal_msp.c **** }
 691              		.loc 1 429 0
 692 0014 02B0     		add	sp, sp, #8
 693              		.cfi_remember_state
 694              		.cfi_def_cfa_offset 8
 695              		@ sp needed
 696 0016 10BD     		pop	{r4, pc}
 697              	.LVL46:
 698              	.L61:
 699              		.cfi_restore_state
 700              	.LBB14:
 360:Core/Src/stm32f1xx_hal_msp.c **** 
 701              		.loc 1 360 0
 702 0018 03F50433 		add	r3, r3, #135168
 703 001c DA69     		ldr	r2, [r3, #28]
 704 001e 42F00102 		orr	r2, r2, #1
 705 0022 DA61     		str	r2, [r3, #28]
 706 0024 DB69     		ldr	r3, [r3, #28]
 707 0026 03F00103 		and	r3, r3, #1
 708 002a 0093     		str	r3, [sp]
 709 002c 009B     		ldr	r3, [sp]
 710              	.LBE14:
 364:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 711              		.loc 1 364 0
 712 002e 3148     		ldr	r0, .L66+4
 713              	.LVL47:
 714 0030 314B     		ldr	r3, .L66+8
 715 0032 0360     		str	r3, [r0]
 365:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 716              		.loc 1 365 0
 717 0034 1023     		movs	r3, #16
 718 0036 4360     		str	r3, [r0, #4]
 366:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 719              		.loc 1 366 0
 720 0038 0023     		movs	r3, #0
 721 003a 8360     		str	r3, [r0, #8]
 367:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 722              		.loc 1 367 0
 723 003c 8022     		movs	r2, #128
ARM GAS  /tmp/cc4yDsGJ.s 			page 22


 724 003e C260     		str	r2, [r0, #12]
 368:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 725              		.loc 1 368 0
 726 0040 4FF40072 		mov	r2, #512
 727 0044 0261     		str	r2, [r0, #16]
 369:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 728              		.loc 1 369 0
 729 0046 4FF40062 		mov	r2, #2048
 730 004a 4261     		str	r2, [r0, #20]
 370:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 731              		.loc 1 370 0
 732 004c 2022     		movs	r2, #32
 733 004e 8261     		str	r2, [r0, #24]
 371:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 734              		.loc 1 371 0
 735 0050 C361     		str	r3, [r0, #28]
 372:Core/Src/stm32f1xx_hal_msp.c ****     {
 736              		.loc 1 372 0
 737 0052 FFF7FEFF 		bl	HAL_DMA_Init
 738              	.LVL48:
 739 0056 18B9     		cbnz	r0, .L63
 740              	.L56:
 377:Core/Src/stm32f1xx_hal_msp.c **** 
 741              		.loc 1 377 0
 742 0058 264B     		ldr	r3, .L66+4
 743 005a 6362     		str	r3, [r4, #36]
 744 005c 5C62     		str	r4, [r3, #36]
 745 005e D9E7     		b	.L54
 746              	.L63:
 374:Core/Src/stm32f1xx_hal_msp.c ****     }
 747              		.loc 1 374 0
 748 0060 FFF7FEFF 		bl	Error_Handler
 749              	.LVL49:
 750 0064 F8E7     		b	.L56
 751              	.LVL50:
 752              	.L62:
 753              	.LBB15:
 389:Core/Src/stm32f1xx_hal_msp.c **** 
 754              		.loc 1 389 0
 755 0066 254B     		ldr	r3, .L66+12
 756 0068 DA69     		ldr	r2, [r3, #28]
 757 006a 42F00802 		orr	r2, r2, #8
 758 006e DA61     		str	r2, [r3, #28]
 759 0070 DB69     		ldr	r3, [r3, #28]
 760 0072 03F00803 		and	r3, r3, #8
 761 0076 0193     		str	r3, [sp, #4]
 762 0078 019B     		ldr	r3, [sp, #4]
 763              	.LBE15:
 393:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 764              		.loc 1 393 0
 765 007a 2148     		ldr	r0, .L66+16
 766              	.LVL51:
 767 007c 214B     		ldr	r3, .L66+20
 768 007e 0360     		str	r3, [r0]
 394:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 769              		.loc 1 394 0
 770 0080 1023     		movs	r3, #16
ARM GAS  /tmp/cc4yDsGJ.s 			page 23


 771 0082 4360     		str	r3, [r0, #4]
 395:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.MemInc = DMA_MINC_ENABLE;
 772              		.loc 1 395 0
 773 0084 0023     		movs	r3, #0
 774 0086 8360     		str	r3, [r0, #8]
 396:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 775              		.loc 1 396 0
 776 0088 8023     		movs	r3, #128
 777 008a C360     		str	r3, [r0, #12]
 397:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 778              		.loc 1 397 0
 779 008c 4FF40073 		mov	r3, #512
 780 0090 0361     		str	r3, [r0, #16]
 398:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.Mode = DMA_CIRCULAR;
 781              		.loc 1 398 0
 782 0092 4FF40063 		mov	r3, #2048
 783 0096 4361     		str	r3, [r0, #20]
 399:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 784              		.loc 1 399 0
 785 0098 2023     		movs	r3, #32
 786 009a 8361     		str	r3, [r0, #24]
 400:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim5_ch1) != HAL_OK)
 787              		.loc 1 400 0
 788 009c 4FF44053 		mov	r3, #12288
 789 00a0 C361     		str	r3, [r0, #28]
 401:Core/Src/stm32f1xx_hal_msp.c ****     {
 790              		.loc 1 401 0
 791 00a2 FFF7FEFF 		bl	HAL_DMA_Init
 792              	.LVL52:
 793 00a6 E8B9     		cbnz	r0, .L64
 794              	.L58:
 406:Core/Src/stm32f1xx_hal_msp.c **** 
 795              		.loc 1 406 0
 796 00a8 154B     		ldr	r3, .L66+16
 797 00aa 6362     		str	r3, [r4, #36]
 798 00ac 5C62     		str	r4, [r3, #36]
 409:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 799              		.loc 1 409 0
 800 00ae 1648     		ldr	r0, .L66+24
 801 00b0 164B     		ldr	r3, .L66+28
 802 00b2 0360     		str	r3, [r0]
 410:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 803              		.loc 1 410 0
 804 00b4 1023     		movs	r3, #16
 805 00b6 4360     		str	r3, [r0, #4]
 411:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.MemInc = DMA_MINC_ENABLE;
 806              		.loc 1 411 0
 807 00b8 0023     		movs	r3, #0
 808 00ba 8360     		str	r3, [r0, #8]
 412:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 809              		.loc 1 412 0
 810 00bc 8023     		movs	r3, #128
 811 00be C360     		str	r3, [r0, #12]
 413:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 812              		.loc 1 413 0
 813 00c0 4FF40073 		mov	r3, #512
 814 00c4 0361     		str	r3, [r0, #16]
ARM GAS  /tmp/cc4yDsGJ.s 			page 24


 414:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.Mode = DMA_CIRCULAR;
 815              		.loc 1 414 0
 816 00c6 4FF40063 		mov	r3, #2048
 817 00ca 4361     		str	r3, [r0, #20]
 415:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 818              		.loc 1 415 0
 819 00cc 2023     		movs	r3, #32
 820 00ce 8361     		str	r3, [r0, #24]
 416:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim5_ch2) != HAL_OK)
 821              		.loc 1 416 0
 822 00d0 4FF44053 		mov	r3, #12288
 823 00d4 C361     		str	r3, [r0, #28]
 417:Core/Src/stm32f1xx_hal_msp.c ****     {
 824              		.loc 1 417 0
 825 00d6 FFF7FEFF 		bl	HAL_DMA_Init
 826              	.LVL53:
 827 00da 30B9     		cbnz	r0, .L65
 828              	.L59:
 422:Core/Src/stm32f1xx_hal_msp.c **** 
 829              		.loc 1 422 0
 830 00dc 0A4B     		ldr	r3, .L66+24
 831 00de A362     		str	r3, [r4, #40]
 832 00e0 5C62     		str	r4, [r3, #36]
 833              		.loc 1 429 0
 834 00e2 97E7     		b	.L54
 835              	.L64:
 403:Core/Src/stm32f1xx_hal_msp.c ****     }
 836              		.loc 1 403 0
 837 00e4 FFF7FEFF 		bl	Error_Handler
 838              	.LVL54:
 839 00e8 DEE7     		b	.L58
 840              	.L65:
 419:Core/Src/stm32f1xx_hal_msp.c ****     }
 841              		.loc 1 419 0
 842 00ea FFF7FEFF 		bl	Error_Handler
 843              	.LVL55:
 844 00ee F5E7     		b	.L59
 845              	.L67:
 846              		.align	2
 847              	.L66:
 848 00f0 000C0040 		.word	1073744896
 849 00f4 00000000 		.word	hdma_tim2_ch1
 850 00f8 58000240 		.word	1073872984
 851 00fc 00100240 		.word	1073876992
 852 0100 00000000 		.word	hdma_tim5_ch1
 853 0104 58040240 		.word	1073874008
 854 0108 00000000 		.word	hdma_tim5_ch2
 855 010c 44040240 		.word	1073873988
 856              		.cfi_endproc
 857              	.LFE71:
 859              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 860              		.align	1
 861              		.global	HAL_TIM_Base_MspInit
 862              		.syntax unified
 863              		.thumb
 864              		.thumb_func
 865              		.fpu softvfp
ARM GAS  /tmp/cc4yDsGJ.s 			page 25


 867              	HAL_TIM_Base_MspInit:
 868              	.LFB72:
 430:Core/Src/stm32f1xx_hal_msp.c **** 
 431:Core/Src/stm32f1xx_hal_msp.c **** /**
 432:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 433:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 434:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 435:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 436:Core/Src/stm32f1xx_hal_msp.c **** */
 437:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 438:Core/Src/stm32f1xx_hal_msp.c **** {
 869              		.loc 1 438 0
 870              		.cfi_startproc
 871              		@ args = 0, pretend = 0, frame = 8
 872              		@ frame_needed = 0, uses_anonymous_args = 0
 873              		@ link register save eliminated.
 874              	.LVL56:
 439:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 875              		.loc 1 439 0
 876 0000 0268     		ldr	r2, [r0]
 877 0002 094B     		ldr	r3, .L76
 878 0004 9A42     		cmp	r2, r3
 879 0006 00D0     		beq	.L75
 880              	.L74:
 440:Core/Src/stm32f1xx_hal_msp.c ****   {
 441:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 442:Core/Src/stm32f1xx_hal_msp.c **** 
 443:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 444:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 445:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 446:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 447:Core/Src/stm32f1xx_hal_msp.c **** 
 448:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 449:Core/Src/stm32f1xx_hal_msp.c ****   }
 450:Core/Src/stm32f1xx_hal_msp.c **** 
 451:Core/Src/stm32f1xx_hal_msp.c **** }
 881              		.loc 1 451 0
 882 0008 7047     		bx	lr
 883              	.L75:
 438:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 884              		.loc 1 438 0
 885 000a 82B0     		sub	sp, sp, #8
 886              		.cfi_def_cfa_offset 8
 887              	.LBB16:
 445:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 888              		.loc 1 445 0
 889 000c 03F50333 		add	r3, r3, #134144
 890 0010 DA69     		ldr	r2, [r3, #28]
 891 0012 42F00202 		orr	r2, r2, #2
 892 0016 DA61     		str	r2, [r3, #28]
 893 0018 DB69     		ldr	r3, [r3, #28]
 894 001a 03F00203 		and	r3, r3, #2
 895 001e 0193     		str	r3, [sp, #4]
 896 0020 019B     		ldr	r3, [sp, #4]
 897              	.LBE16:
 898              		.loc 1 451 0
 899 0022 02B0     		add	sp, sp, #8
ARM GAS  /tmp/cc4yDsGJ.s 			page 26


 900              		.cfi_def_cfa_offset 0
 901              		@ sp needed
 902 0024 F0E7     		b	.L74
 903              	.L77:
 904 0026 00BF     		.align	2
 905              	.L76:
 906 0028 00040040 		.word	1073742848
 907              		.cfi_endproc
 908              	.LFE72:
 910              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 911              		.align	1
 912              		.global	HAL_TIM_MspPostInit
 913              		.syntax unified
 914              		.thumb
 915              		.thumb_func
 916              		.fpu softvfp
 918              	HAL_TIM_MspPostInit:
 919              	.LFB73:
 452:Core/Src/stm32f1xx_hal_msp.c **** 
 453:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 454:Core/Src/stm32f1xx_hal_msp.c **** {
 920              		.loc 1 454 0
 921              		.cfi_startproc
 922              		@ args = 0, pretend = 0, frame = 24
 923              		@ frame_needed = 0, uses_anonymous_args = 0
 924              	.LVL57:
 925 0000 00B5     		push	{lr}
 926              		.cfi_def_cfa_offset 4
 927              		.cfi_offset 14, -4
 928 0002 87B0     		sub	sp, sp, #28
 929              		.cfi_def_cfa_offset 32
 455:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 930              		.loc 1 455 0
 931 0004 0023     		movs	r3, #0
 932 0006 0293     		str	r3, [sp, #8]
 933 0008 0393     		str	r3, [sp, #12]
 934 000a 0493     		str	r3, [sp, #16]
 935 000c 0593     		str	r3, [sp, #20]
 456:Core/Src/stm32f1xx_hal_msp.c ****   if(htim->Instance==TIM1)
 936              		.loc 1 456 0
 937 000e 0368     		ldr	r3, [r0]
 938 0010 1C4A     		ldr	r2, .L84
 939 0012 9342     		cmp	r3, r2
 940 0014 05D0     		beq	.L82
 457:Core/Src/stm32f1xx_hal_msp.c ****   {
 458:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 459:Core/Src/stm32f1xx_hal_msp.c **** 
 460:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 461:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 462:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 463:Core/Src/stm32f1xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 464:Core/Src/stm32f1xx_hal_msp.c ****     */
 465:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = TACH_Pin;
 466:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 467:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 468:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(TACH_GPIO_Port, &GPIO_InitStruct);
 469:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/cc4yDsGJ.s 			page 27


 470:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 471:Core/Src/stm32f1xx_hal_msp.c **** 
 472:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 473:Core/Src/stm32f1xx_hal_msp.c ****   }
 474:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim->Instance==TIM3)
 941              		.loc 1 474 0
 942 0016 1C4A     		ldr	r2, .L84+4
 943 0018 9342     		cmp	r3, r2
 944 001a 17D0     		beq	.L83
 945              	.LVL58:
 946              	.L78:
 475:Core/Src/stm32f1xx_hal_msp.c ****   {
 476:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 477:Core/Src/stm32f1xx_hal_msp.c **** 
 478:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 479:Core/Src/stm32f1xx_hal_msp.c **** 
 480:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 481:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 482:Core/Src/stm32f1xx_hal_msp.c ****     PC8     ------> TIM3_CH3
 483:Core/Src/stm32f1xx_hal_msp.c ****     */
 484:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = SPEEDO_Pin;
 485:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 486:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 487:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(SPEEDO_GPIO_Port, &GPIO_InitStruct);
 488:Core/Src/stm32f1xx_hal_msp.c **** 
 489:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_AFIO_REMAP_TIM3_ENABLE();
 490:Core/Src/stm32f1xx_hal_msp.c **** 
 491:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 492:Core/Src/stm32f1xx_hal_msp.c **** 
 493:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 494:Core/Src/stm32f1xx_hal_msp.c ****   }
 495:Core/Src/stm32f1xx_hal_msp.c **** 
 496:Core/Src/stm32f1xx_hal_msp.c **** }
 947              		.loc 1 496 0
 948 001c 07B0     		add	sp, sp, #28
 949              		.cfi_remember_state
 950              		.cfi_def_cfa_offset 4
 951              		@ sp needed
 952 001e 5DF804FB 		ldr	pc, [sp], #4
 953              	.LVL59:
 954              	.L82:
 955              		.cfi_restore_state
 956              	.LBB17:
 461:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 957              		.loc 1 461 0
 958 0022 1A4B     		ldr	r3, .L84+8
 959 0024 9A69     		ldr	r2, [r3, #24]
 960 0026 42F00402 		orr	r2, r2, #4
 961 002a 9A61     		str	r2, [r3, #24]
 962 002c 9B69     		ldr	r3, [r3, #24]
 963 002e 03F00403 		and	r3, r3, #4
 964 0032 0093     		str	r3, [sp]
 965 0034 009B     		ldr	r3, [sp]
 966              	.LBE17:
 465:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 967              		.loc 1 465 0
 968 0036 4FF48073 		mov	r3, #256
ARM GAS  /tmp/cc4yDsGJ.s 			page 28


 969 003a 0293     		str	r3, [sp, #8]
 466:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 970              		.loc 1 466 0
 971 003c 0223     		movs	r3, #2
 972 003e 0393     		str	r3, [sp, #12]
 467:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(TACH_GPIO_Port, &GPIO_InitStruct);
 973              		.loc 1 467 0
 974 0040 0593     		str	r3, [sp, #20]
 468:Core/Src/stm32f1xx_hal_msp.c **** 
 975              		.loc 1 468 0
 976 0042 02A9     		add	r1, sp, #8
 977 0044 1248     		ldr	r0, .L84+12
 978              	.LVL60:
 979 0046 FFF7FEFF 		bl	HAL_GPIO_Init
 980              	.LVL61:
 981 004a E7E7     		b	.L78
 982              	.LVL62:
 983              	.L83:
 984              	.LBB18:
 480:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 985              		.loc 1 480 0
 986 004c 0F4B     		ldr	r3, .L84+8
 987 004e 9A69     		ldr	r2, [r3, #24]
 988 0050 42F01002 		orr	r2, r2, #16
 989 0054 9A61     		str	r2, [r3, #24]
 990 0056 9B69     		ldr	r3, [r3, #24]
 991 0058 03F01003 		and	r3, r3, #16
 992 005c 0193     		str	r3, [sp, #4]
 993 005e 019B     		ldr	r3, [sp, #4]
 994              	.LBE18:
 484:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 995              		.loc 1 484 0
 996 0060 4FF48073 		mov	r3, #256
 997 0064 0293     		str	r3, [sp, #8]
 485:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 998              		.loc 1 485 0
 999 0066 0223     		movs	r3, #2
 1000 0068 0393     		str	r3, [sp, #12]
 486:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(SPEEDO_GPIO_Port, &GPIO_InitStruct);
 1001              		.loc 1 486 0
 1002 006a 0593     		str	r3, [sp, #20]
 487:Core/Src/stm32f1xx_hal_msp.c **** 
 1003              		.loc 1 487 0
 1004 006c 02A9     		add	r1, sp, #8
 1005 006e 0948     		ldr	r0, .L84+16
 1006              	.LVL63:
 1007 0070 FFF7FEFF 		bl	HAL_GPIO_Init
 1008              	.LVL64:
 1009              	.LBB19:
 489:Core/Src/stm32f1xx_hal_msp.c **** 
 1010              		.loc 1 489 0
 1011 0074 084A     		ldr	r2, .L84+20
 1012 0076 5368     		ldr	r3, [r2, #4]
 1013              	.LVL65:
 1014 0078 43F0E063 		orr	r3, r3, #117440512
 1015              	.LVL66:
 1016 007c 43F44063 		orr	r3, r3, #3072
ARM GAS  /tmp/cc4yDsGJ.s 			page 29


 1017              	.LVL67:
 1018 0080 5360     		str	r3, [r2, #4]
 1019              	.LBE19:
 1020              		.loc 1 496 0
 1021 0082 CBE7     		b	.L78
 1022              	.L85:
 1023              		.align	2
 1024              	.L84:
 1025 0084 002C0140 		.word	1073818624
 1026 0088 00040040 		.word	1073742848
 1027 008c 00100240 		.word	1073876992
 1028 0090 00080140 		.word	1073809408
 1029 0094 00100140 		.word	1073811456
 1030 0098 00000140 		.word	1073807360
 1031              		.cfi_endproc
 1032              	.LFE73:
 1034              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 1035              		.align	1
 1036              		.global	HAL_TIM_PWM_MspDeInit
 1037              		.syntax unified
 1038              		.thumb
 1039              		.thumb_func
 1040              		.fpu softvfp
 1042              	HAL_TIM_PWM_MspDeInit:
 1043              	.LFB74:
 497:Core/Src/stm32f1xx_hal_msp.c **** /**
 498:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_PWM MSP De-Initialization
 499:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 500:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 501:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 502:Core/Src/stm32f1xx_hal_msp.c **** */
 503:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* htim_pwm)
 504:Core/Src/stm32f1xx_hal_msp.c **** {
 1044              		.loc 1 504 0
 1045              		.cfi_startproc
 1046              		@ args = 0, pretend = 0, frame = 0
 1047              		@ frame_needed = 0, uses_anonymous_args = 0
 1048              		@ link register save eliminated.
 1049              	.LVL68:
 505:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_pwm->Instance==TIM1)
 1050              		.loc 1 505 0
 1051 0000 0268     		ldr	r2, [r0]
 1052 0002 054B     		ldr	r3, .L89
 1053 0004 9A42     		cmp	r2, r3
 1054 0006 00D0     		beq	.L88
 1055              	.L86:
 1056 0008 7047     		bx	lr
 1057              	.L88:
 506:Core/Src/stm32f1xx_hal_msp.c ****   {
 507:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 508:Core/Src/stm32f1xx_hal_msp.c **** 
 509:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 510:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 511:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 1058              		.loc 1 511 0
 1059 000a 044A     		ldr	r2, .L89+4
 1060 000c 9369     		ldr	r3, [r2, #24]
ARM GAS  /tmp/cc4yDsGJ.s 			page 30


 1061 000e 23F40063 		bic	r3, r3, #2048
 1062 0012 9361     		str	r3, [r2, #24]
 512:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 513:Core/Src/stm32f1xx_hal_msp.c **** 
 514:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 515:Core/Src/stm32f1xx_hal_msp.c ****   }
 516:Core/Src/stm32f1xx_hal_msp.c **** 
 517:Core/Src/stm32f1xx_hal_msp.c **** }
 1063              		.loc 1 517 0
 1064 0014 F8E7     		b	.L86
 1065              	.L90:
 1066 0016 00BF     		.align	2
 1067              	.L89:
 1068 0018 002C0140 		.word	1073818624
 1069 001c 00100240 		.word	1073876992
 1070              		.cfi_endproc
 1071              	.LFE74:
 1073              		.section	.text.HAL_TIM_OC_MspDeInit,"ax",%progbits
 1074              		.align	1
 1075              		.global	HAL_TIM_OC_MspDeInit
 1076              		.syntax unified
 1077              		.thumb
 1078              		.thumb_func
 1079              		.fpu softvfp
 1081              	HAL_TIM_OC_MspDeInit:
 1082              	.LFB75:
 518:Core/Src/stm32f1xx_hal_msp.c **** 
 519:Core/Src/stm32f1xx_hal_msp.c **** /**
 520:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_OC MSP De-Initialization
 521:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 522:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_oc: TIM_OC handle pointer
 523:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 524:Core/Src/stm32f1xx_hal_msp.c **** */
 525:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef* htim_oc)
 526:Core/Src/stm32f1xx_hal_msp.c **** {
 1083              		.loc 1 526 0
 1084              		.cfi_startproc
 1085              		@ args = 0, pretend = 0, frame = 0
 1086              		@ frame_needed = 0, uses_anonymous_args = 0
 1087              	.LVL69:
 1088 0000 10B5     		push	{r4, lr}
 1089              		.cfi_def_cfa_offset 8
 1090              		.cfi_offset 4, -8
 1091              		.cfi_offset 14, -4
 1092 0002 0446     		mov	r4, r0
 527:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_oc->Instance==TIM2)
 1093              		.loc 1 527 0
 1094 0004 0368     		ldr	r3, [r0]
 1095 0006 B3F1804F 		cmp	r3, #1073741824
 1096 000a 03D0     		beq	.L95
 528:Core/Src/stm32f1xx_hal_msp.c ****   {
 529:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 530:Core/Src/stm32f1xx_hal_msp.c **** 
 531:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 532:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 533:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 534:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/cc4yDsGJ.s 			page 31


 535:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 DMA DeInit */
 536:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(htim_oc->hdma[TIM_DMA_ID_CC1]);
 537:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 538:Core/Src/stm32f1xx_hal_msp.c **** 
 539:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 540:Core/Src/stm32f1xx_hal_msp.c ****   }
 541:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_oc->Instance==TIM5)
 1097              		.loc 1 541 0
 1098 000c 0C4A     		ldr	r2, .L97
 1099 000e 9342     		cmp	r3, r2
 1100 0010 09D0     		beq	.L96
 1101              	.LVL70:
 1102              	.L91:
 1103 0012 10BD     		pop	{r4, pc}
 1104              	.LVL71:
 1105              	.L95:
 533:Core/Src/stm32f1xx_hal_msp.c **** 
 1106              		.loc 1 533 0
 1107 0014 0B4A     		ldr	r2, .L97+4
 1108 0016 D369     		ldr	r3, [r2, #28]
 1109 0018 23F00103 		bic	r3, r3, #1
 1110 001c D361     		str	r3, [r2, #28]
 536:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1111              		.loc 1 536 0
 1112 001e 406A     		ldr	r0, [r0, #36]
 1113              	.LVL72:
 1114 0020 FFF7FEFF 		bl	HAL_DMA_DeInit
 1115              	.LVL73:
 1116 0024 10BD     		pop	{r4, pc}
 1117              	.LVL74:
 1118              	.L96:
 542:Core/Src/stm32f1xx_hal_msp.c ****   {
 543:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 544:Core/Src/stm32f1xx_hal_msp.c **** 
 545:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 546:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 547:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 1119              		.loc 1 547 0
 1120 0026 02F50132 		add	r2, r2, #132096
 1121 002a D369     		ldr	r3, [r2, #28]
 1122 002c 23F00803 		bic	r3, r3, #8
 1123 0030 D361     		str	r3, [r2, #28]
 548:Core/Src/stm32f1xx_hal_msp.c **** 
 549:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM5 DMA DeInit */
 550:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(htim_oc->hdma[TIM_DMA_ID_CC1]);
 1124              		.loc 1 550 0
 1125 0032 406A     		ldr	r0, [r0, #36]
 1126              	.LVL75:
 1127 0034 FFF7FEFF 		bl	HAL_DMA_DeInit
 1128              	.LVL76:
 551:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(htim_oc->hdma[TIM_DMA_ID_CC2]);
 1129              		.loc 1 551 0
 1130 0038 A06A     		ldr	r0, [r4, #40]
 1131 003a FFF7FEFF 		bl	HAL_DMA_DeInit
 1132              	.LVL77:
 552:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 553:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/cc4yDsGJ.s 			page 32


 554:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 555:Core/Src/stm32f1xx_hal_msp.c ****   }
 556:Core/Src/stm32f1xx_hal_msp.c **** 
 557:Core/Src/stm32f1xx_hal_msp.c **** }
 1133              		.loc 1 557 0
 1134 003e E8E7     		b	.L91
 1135              	.L98:
 1136              		.align	2
 1137              	.L97:
 1138 0040 000C0040 		.word	1073744896
 1139 0044 00100240 		.word	1073876992
 1140              		.cfi_endproc
 1141              	.LFE75:
 1143              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1144              		.align	1
 1145              		.global	HAL_TIM_Base_MspDeInit
 1146              		.syntax unified
 1147              		.thumb
 1148              		.thumb_func
 1149              		.fpu softvfp
 1151              	HAL_TIM_Base_MspDeInit:
 1152              	.LFB76:
 558:Core/Src/stm32f1xx_hal_msp.c **** 
 559:Core/Src/stm32f1xx_hal_msp.c **** /**
 560:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 561:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 562:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 563:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 564:Core/Src/stm32f1xx_hal_msp.c **** */
 565:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 566:Core/Src/stm32f1xx_hal_msp.c **** {
 1153              		.loc 1 566 0
 1154              		.cfi_startproc
 1155              		@ args = 0, pretend = 0, frame = 0
 1156              		@ frame_needed = 0, uses_anonymous_args = 0
 1157              		@ link register save eliminated.
 1158              	.LVL78:
 567:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 1159              		.loc 1 567 0
 1160 0000 0268     		ldr	r2, [r0]
 1161 0002 054B     		ldr	r3, .L102
 1162 0004 9A42     		cmp	r2, r3
 1163 0006 00D0     		beq	.L101
 1164              	.L99:
 1165 0008 7047     		bx	lr
 1166              	.L101:
 568:Core/Src/stm32f1xx_hal_msp.c ****   {
 569:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 570:Core/Src/stm32f1xx_hal_msp.c **** 
 571:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 572:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 573:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 1167              		.loc 1 573 0
 1168 000a 044A     		ldr	r2, .L102+4
 1169 000c D369     		ldr	r3, [r2, #28]
 1170 000e 23F00203 		bic	r3, r3, #2
 1171 0012 D361     		str	r3, [r2, #28]
ARM GAS  /tmp/cc4yDsGJ.s 			page 33


 574:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 575:Core/Src/stm32f1xx_hal_msp.c **** 
 576:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 577:Core/Src/stm32f1xx_hal_msp.c ****   }
 578:Core/Src/stm32f1xx_hal_msp.c **** 
 579:Core/Src/stm32f1xx_hal_msp.c **** }
 1172              		.loc 1 579 0
 1173 0014 F8E7     		b	.L99
 1174              	.L103:
 1175 0016 00BF     		.align	2
 1176              	.L102:
 1177 0018 00040040 		.word	1073742848
 1178 001c 00100240 		.word	1073876992
 1179              		.cfi_endproc
 1180              	.LFE76:
 1182              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 1183              		.align	1
 1184              		.global	HAL_UART_MspInit
 1185              		.syntax unified
 1186              		.thumb
 1187              		.thumb_func
 1188              		.fpu softvfp
 1190              	HAL_UART_MspInit:
 1191              	.LFB77:
 580:Core/Src/stm32f1xx_hal_msp.c **** 
 581:Core/Src/stm32f1xx_hal_msp.c **** /**
 582:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 583:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 584:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 585:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 586:Core/Src/stm32f1xx_hal_msp.c **** */
 587:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 588:Core/Src/stm32f1xx_hal_msp.c **** {
 1192              		.loc 1 588 0
 1193              		.cfi_startproc
 1194              		@ args = 0, pretend = 0, frame = 32
 1195              		@ frame_needed = 0, uses_anonymous_args = 0
 1196              	.LVL79:
 1197 0000 10B5     		push	{r4, lr}
 1198              		.cfi_def_cfa_offset 8
 1199              		.cfi_offset 4, -8
 1200              		.cfi_offset 14, -4
 1201 0002 88B0     		sub	sp, sp, #32
 1202              		.cfi_def_cfa_offset 40
 589:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1203              		.loc 1 589 0
 1204 0004 0023     		movs	r3, #0
 1205 0006 0493     		str	r3, [sp, #16]
 1206 0008 0593     		str	r3, [sp, #20]
 1207 000a 0693     		str	r3, [sp, #24]
 1208 000c 0793     		str	r3, [sp, #28]
 590:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==UART4)
 1209              		.loc 1 590 0
 1210 000e 0368     		ldr	r3, [r0]
 1211 0010 2D4A     		ldr	r2, .L110
 1212 0012 9342     		cmp	r3, r2
 1213 0014 04D0     		beq	.L108
ARM GAS  /tmp/cc4yDsGJ.s 			page 34


 591:Core/Src/stm32f1xx_hal_msp.c ****   {
 592:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspInit 0 */
 593:Core/Src/stm32f1xx_hal_msp.c **** 
 594:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END UART4_MspInit 0 */
 595:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 596:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_UART4_CLK_ENABLE();
 597:Core/Src/stm32f1xx_hal_msp.c **** 
 598:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 599:Core/Src/stm32f1xx_hal_msp.c ****     /**UART4 GPIO Configuration
 600:Core/Src/stm32f1xx_hal_msp.c ****     PC10     ------> UART4_TX
 601:Core/Src/stm32f1xx_hal_msp.c ****     PC11     ------> UART4_RX
 602:Core/Src/stm32f1xx_hal_msp.c ****     */
 603:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 604:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 605:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 606:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 607:Core/Src/stm32f1xx_hal_msp.c **** 
 608:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11;
 609:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 610:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 611:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 612:Core/Src/stm32f1xx_hal_msp.c **** 
 613:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspInit 1 */
 614:Core/Src/stm32f1xx_hal_msp.c **** 
 615:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END UART4_MspInit 1 */
 616:Core/Src/stm32f1xx_hal_msp.c ****   }
 617:Core/Src/stm32f1xx_hal_msp.c ****   else if(huart->Instance==USART1)
 1214              		.loc 1 617 0
 1215 0016 2D4A     		ldr	r2, .L110+4
 1216 0018 9342     		cmp	r3, r2
 1217 001a 2BD0     		beq	.L109
 1218              	.LVL80:
 1219              	.L104:
 618:Core/Src/stm32f1xx_hal_msp.c ****   {
 619:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 620:Core/Src/stm32f1xx_hal_msp.c **** 
 621:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 622:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 623:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 624:Core/Src/stm32f1xx_hal_msp.c **** 
 625:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 626:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 627:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 628:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 629:Core/Src/stm32f1xx_hal_msp.c ****     */
 630:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 631:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 632:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 633:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 634:Core/Src/stm32f1xx_hal_msp.c **** 
 635:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 636:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 637:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 638:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 639:Core/Src/stm32f1xx_hal_msp.c **** 
 640:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 641:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/cc4yDsGJ.s 			page 35


 642:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 643:Core/Src/stm32f1xx_hal_msp.c ****   }
 644:Core/Src/stm32f1xx_hal_msp.c **** 
 645:Core/Src/stm32f1xx_hal_msp.c **** }
 1220              		.loc 1 645 0
 1221 001c 08B0     		add	sp, sp, #32
 1222              		.cfi_remember_state
 1223              		.cfi_def_cfa_offset 8
 1224              		@ sp needed
 1225 001e 10BD     		pop	{r4, pc}
 1226              	.LVL81:
 1227              	.L108:
 1228              		.cfi_restore_state
 1229              	.LBB20:
 596:Core/Src/stm32f1xx_hal_msp.c **** 
 1230              		.loc 1 596 0
 1231 0020 2B4B     		ldr	r3, .L110+8
 1232 0022 DA69     		ldr	r2, [r3, #28]
 1233 0024 42F40022 		orr	r2, r2, #524288
 1234 0028 DA61     		str	r2, [r3, #28]
 1235 002a DA69     		ldr	r2, [r3, #28]
 1236 002c 02F40022 		and	r2, r2, #524288
 1237 0030 0092     		str	r2, [sp]
 1238 0032 009A     		ldr	r2, [sp]
 1239              	.LBE20:
 1240              	.LBB21:
 598:Core/Src/stm32f1xx_hal_msp.c ****     /**UART4 GPIO Configuration
 1241              		.loc 1 598 0
 1242 0034 9A69     		ldr	r2, [r3, #24]
 1243 0036 42F01002 		orr	r2, r2, #16
 1244 003a 9A61     		str	r2, [r3, #24]
 1245 003c 9B69     		ldr	r3, [r3, #24]
 1246 003e 03F01003 		and	r3, r3, #16
 1247 0042 0193     		str	r3, [sp, #4]
 1248 0044 019B     		ldr	r3, [sp, #4]
 1249              	.LBE21:
 603:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1250              		.loc 1 603 0
 1251 0046 4FF48063 		mov	r3, #1024
 1252 004a 0493     		str	r3, [sp, #16]
 604:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 1253              		.loc 1 604 0
 1254 004c 0223     		movs	r3, #2
 1255 004e 0593     		str	r3, [sp, #20]
 605:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1256              		.loc 1 605 0
 1257 0050 0323     		movs	r3, #3
 1258 0052 0793     		str	r3, [sp, #28]
 606:Core/Src/stm32f1xx_hal_msp.c **** 
 1259              		.loc 1 606 0
 1260 0054 1F4C     		ldr	r4, .L110+12
 1261 0056 04A9     		add	r1, sp, #16
 1262 0058 2046     		mov	r0, r4
 1263              	.LVL82:
 1264 005a FFF7FEFF 		bl	HAL_GPIO_Init
 1265              	.LVL83:
 608:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
ARM GAS  /tmp/cc4yDsGJ.s 			page 36


 1266              		.loc 1 608 0
 1267 005e 4FF40063 		mov	r3, #2048
 1268 0062 0493     		str	r3, [sp, #16]
 609:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1269              		.loc 1 609 0
 1270 0064 0023     		movs	r3, #0
 1271 0066 0593     		str	r3, [sp, #20]
 610:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1272              		.loc 1 610 0
 1273 0068 0693     		str	r3, [sp, #24]
 611:Core/Src/stm32f1xx_hal_msp.c **** 
 1274              		.loc 1 611 0
 1275 006a 04A9     		add	r1, sp, #16
 1276 006c 2046     		mov	r0, r4
 1277 006e FFF7FEFF 		bl	HAL_GPIO_Init
 1278              	.LVL84:
 1279 0072 D3E7     		b	.L104
 1280              	.LVL85:
 1281              	.L109:
 1282              	.LBB22:
 623:Core/Src/stm32f1xx_hal_msp.c **** 
 1283              		.loc 1 623 0
 1284 0074 164B     		ldr	r3, .L110+8
 1285 0076 9A69     		ldr	r2, [r3, #24]
 1286 0078 42F48042 		orr	r2, r2, #16384
 1287 007c 9A61     		str	r2, [r3, #24]
 1288 007e 9A69     		ldr	r2, [r3, #24]
 1289 0080 02F48042 		and	r2, r2, #16384
 1290 0084 0292     		str	r2, [sp, #8]
 1291 0086 029A     		ldr	r2, [sp, #8]
 1292              	.LBE22:
 1293              	.LBB23:
 625:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1294              		.loc 1 625 0
 1295 0088 9A69     		ldr	r2, [r3, #24]
 1296 008a 42F00402 		orr	r2, r2, #4
 1297 008e 9A61     		str	r2, [r3, #24]
 1298 0090 9B69     		ldr	r3, [r3, #24]
 1299 0092 03F00403 		and	r3, r3, #4
 1300 0096 0393     		str	r3, [sp, #12]
 1301 0098 039B     		ldr	r3, [sp, #12]
 1302              	.LBE23:
 630:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1303              		.loc 1 630 0
 1304 009a 4FF40073 		mov	r3, #512
 1305 009e 0493     		str	r3, [sp, #16]
 631:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 1306              		.loc 1 631 0
 1307 00a0 0223     		movs	r3, #2
 1308 00a2 0593     		str	r3, [sp, #20]
 632:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1309              		.loc 1 632 0
 1310 00a4 0323     		movs	r3, #3
 1311 00a6 0793     		str	r3, [sp, #28]
 633:Core/Src/stm32f1xx_hal_msp.c **** 
 1312              		.loc 1 633 0
 1313 00a8 0B4C     		ldr	r4, .L110+16
ARM GAS  /tmp/cc4yDsGJ.s 			page 37


 1314 00aa 04A9     		add	r1, sp, #16
 1315 00ac 2046     		mov	r0, r4
 1316              	.LVL86:
 1317 00ae FFF7FEFF 		bl	HAL_GPIO_Init
 1318              	.LVL87:
 635:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1319              		.loc 1 635 0
 1320 00b2 4FF48063 		mov	r3, #1024
 1321 00b6 0493     		str	r3, [sp, #16]
 636:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1322              		.loc 1 636 0
 1323 00b8 0023     		movs	r3, #0
 1324 00ba 0593     		str	r3, [sp, #20]
 637:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1325              		.loc 1 637 0
 1326 00bc 0693     		str	r3, [sp, #24]
 638:Core/Src/stm32f1xx_hal_msp.c **** 
 1327              		.loc 1 638 0
 1328 00be 04A9     		add	r1, sp, #16
 1329 00c0 2046     		mov	r0, r4
 1330 00c2 FFF7FEFF 		bl	HAL_GPIO_Init
 1331              	.LVL88:
 1332              		.loc 1 645 0
 1333 00c6 A9E7     		b	.L104
 1334              	.L111:
 1335              		.align	2
 1336              	.L110:
 1337 00c8 004C0040 		.word	1073761280
 1338 00cc 00380140 		.word	1073821696
 1339 00d0 00100240 		.word	1073876992
 1340 00d4 00100140 		.word	1073811456
 1341 00d8 00080140 		.word	1073809408
 1342              		.cfi_endproc
 1343              	.LFE77:
 1345              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 1346              		.align	1
 1347              		.global	HAL_UART_MspDeInit
 1348              		.syntax unified
 1349              		.thumb
 1350              		.thumb_func
 1351              		.fpu softvfp
 1353              	HAL_UART_MspDeInit:
 1354              	.LFB78:
 646:Core/Src/stm32f1xx_hal_msp.c **** 
 647:Core/Src/stm32f1xx_hal_msp.c **** /**
 648:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 649:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 650:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 651:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 652:Core/Src/stm32f1xx_hal_msp.c **** */
 653:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 654:Core/Src/stm32f1xx_hal_msp.c **** {
 1355              		.loc 1 654 0
 1356              		.cfi_startproc
 1357              		@ args = 0, pretend = 0, frame = 0
 1358              		@ frame_needed = 0, uses_anonymous_args = 0
 1359              	.LVL89:
ARM GAS  /tmp/cc4yDsGJ.s 			page 38


 1360 0000 08B5     		push	{r3, lr}
 1361              		.cfi_def_cfa_offset 8
 1362              		.cfi_offset 3, -8
 1363              		.cfi_offset 14, -4
 655:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==UART4)
 1364              		.loc 1 655 0
 1365 0002 0368     		ldr	r3, [r0]
 1366 0004 0F4A     		ldr	r2, .L118
 1367 0006 9342     		cmp	r3, r2
 1368 0008 03D0     		beq	.L116
 656:Core/Src/stm32f1xx_hal_msp.c ****   {
 657:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspDeInit 0 */
 658:Core/Src/stm32f1xx_hal_msp.c **** 
 659:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END UART4_MspDeInit 0 */
 660:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 661:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_UART4_CLK_DISABLE();
 662:Core/Src/stm32f1xx_hal_msp.c **** 
 663:Core/Src/stm32f1xx_hal_msp.c ****     /**UART4 GPIO Configuration
 664:Core/Src/stm32f1xx_hal_msp.c ****     PC10     ------> UART4_TX
 665:Core/Src/stm32f1xx_hal_msp.c ****     PC11     ------> UART4_RX
 666:Core/Src/stm32f1xx_hal_msp.c ****     */
 667:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_10|GPIO_PIN_11);
 668:Core/Src/stm32f1xx_hal_msp.c **** 
 669:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspDeInit 1 */
 670:Core/Src/stm32f1xx_hal_msp.c **** 
 671:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END UART4_MspDeInit 1 */
 672:Core/Src/stm32f1xx_hal_msp.c ****   }
 673:Core/Src/stm32f1xx_hal_msp.c ****   else if(huart->Instance==USART1)
 1369              		.loc 1 673 0
 1370 000a 0F4A     		ldr	r2, .L118+4
 1371 000c 9342     		cmp	r3, r2
 1372 000e 0CD0     		beq	.L117
 1373              	.LVL90:
 1374              	.L112:
 1375 0010 08BD     		pop	{r3, pc}
 1376              	.LVL91:
 1377              	.L116:
 661:Core/Src/stm32f1xx_hal_msp.c **** 
 1378              		.loc 1 661 0
 1379 0012 02F5E232 		add	r2, r2, #115712
 1380 0016 D369     		ldr	r3, [r2, #28]
 1381 0018 23F40023 		bic	r3, r3, #524288
 1382 001c D361     		str	r3, [r2, #28]
 667:Core/Src/stm32f1xx_hal_msp.c **** 
 1383              		.loc 1 667 0
 1384 001e 4FF44061 		mov	r1, #3072
 1385 0022 0A48     		ldr	r0, .L118+8
 1386              	.LVL92:
 1387 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1388              	.LVL93:
 1389 0028 08BD     		pop	{r3, pc}
 1390              	.LVL94:
 1391              	.L117:
 674:Core/Src/stm32f1xx_hal_msp.c ****   {
 675:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 676:Core/Src/stm32f1xx_hal_msp.c **** 
 677:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
ARM GAS  /tmp/cc4yDsGJ.s 			page 39


 678:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 679:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 1392              		.loc 1 679 0
 1393 002a 02F55842 		add	r2, r2, #55296
 1394 002e 9369     		ldr	r3, [r2, #24]
 1395 0030 23F48043 		bic	r3, r3, #16384
 1396 0034 9361     		str	r3, [r2, #24]
 680:Core/Src/stm32f1xx_hal_msp.c **** 
 681:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 682:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 683:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 684:Core/Src/stm32f1xx_hal_msp.c ****     */
 685:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 1397              		.loc 1 685 0
 1398 0036 4FF4C061 		mov	r1, #1536
 1399 003a 0548     		ldr	r0, .L118+12
 1400              	.LVL95:
 1401 003c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1402              	.LVL96:
 686:Core/Src/stm32f1xx_hal_msp.c **** 
 687:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 688:Core/Src/stm32f1xx_hal_msp.c **** 
 689:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 690:Core/Src/stm32f1xx_hal_msp.c ****   }
 691:Core/Src/stm32f1xx_hal_msp.c **** 
 692:Core/Src/stm32f1xx_hal_msp.c **** }
 1403              		.loc 1 692 0
 1404 0040 E6E7     		b	.L112
 1405              	.L119:
 1406 0042 00BF     		.align	2
 1407              	.L118:
 1408 0044 004C0040 		.word	1073761280
 1409 0048 00380140 		.word	1073821696
 1410 004c 00100140 		.word	1073811456
 1411 0050 00080140 		.word	1073809408
 1412              		.cfi_endproc
 1413              	.LFE78:
 1415              		.section	.bss.HAL_RCC_CAN1_CLK_ENABLED,"aw",%nobits
 1416              		.align	2
 1417              		.set	.LANCHOR0,. + 0
 1420              	HAL_RCC_CAN1_CLK_ENABLED:
 1421 0000 00000000 		.space	4
 1422              		.text
 1423              	.Letext0:
 1424              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 1425              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 1426              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 1427              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 1428              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f105xc.h"
 1429              		.file 7 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 1430              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 1431              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 1432              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 1433              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_can.h"
 1434              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h"
 1435              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 1436              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
ARM GAS  /tmp/cc4yDsGJ.s 			page 40


 1437              		.file 15 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 1438              		.file 16 "Core/Inc/main.h"
 1439              		.file 17 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /tmp/cc4yDsGJ.s 			page 41


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
     /tmp/cc4yDsGJ.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cc4yDsGJ.s:23     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cc4yDsGJ.s:81     .text.HAL_MspInit:000000000000004c $d
     /tmp/cc4yDsGJ.s:87     .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/cc4yDsGJ.s:94     .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/cc4yDsGJ.s:226    .text.HAL_ADC_MspInit:00000000000000ac $d
     /tmp/cc4yDsGJ.s:235    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/cc4yDsGJ.s:242    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/cc4yDsGJ.s:287    .text.HAL_ADC_MspDeInit:0000000000000030 $d
     /tmp/cc4yDsGJ.s:295    .text.HAL_CAN_MspInit:0000000000000000 $t
     /tmp/cc4yDsGJ.s:302    .text.HAL_CAN_MspInit:0000000000000000 HAL_CAN_MspInit
     /tmp/cc4yDsGJ.s:497    .text.HAL_CAN_MspInit:0000000000000118 $d
     /tmp/cc4yDsGJ.s:508    .text.HAL_CAN_MspDeInit:0000000000000000 $t
     /tmp/cc4yDsGJ.s:515    .text.HAL_CAN_MspDeInit:0000000000000000 HAL_CAN_MspDeInit
     /tmp/cc4yDsGJ.s:599    .text.HAL_CAN_MspDeInit:000000000000006c $d
     /tmp/cc4yDsGJ.s:609    .text.HAL_TIM_PWM_MspInit:0000000000000000 $t
     /tmp/cc4yDsGJ.s:616    .text.HAL_TIM_PWM_MspInit:0000000000000000 HAL_TIM_PWM_MspInit
     /tmp/cc4yDsGJ.s:655    .text.HAL_TIM_PWM_MspInit:0000000000000028 $d
     /tmp/cc4yDsGJ.s:660    .text.HAL_TIM_OC_MspInit:0000000000000000 $t
     /tmp/cc4yDsGJ.s:667    .text.HAL_TIM_OC_MspInit:0000000000000000 HAL_TIM_OC_MspInit
     /tmp/cc4yDsGJ.s:848    .text.HAL_TIM_OC_MspInit:00000000000000f0 $d
     /tmp/cc4yDsGJ.s:860    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/cc4yDsGJ.s:867    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/cc4yDsGJ.s:906    .text.HAL_TIM_Base_MspInit:0000000000000028 $d
     /tmp/cc4yDsGJ.s:911    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/cc4yDsGJ.s:918    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/cc4yDsGJ.s:1025   .text.HAL_TIM_MspPostInit:0000000000000084 $d
     /tmp/cc4yDsGJ.s:1035   .text.HAL_TIM_PWM_MspDeInit:0000000000000000 $t
     /tmp/cc4yDsGJ.s:1042   .text.HAL_TIM_PWM_MspDeInit:0000000000000000 HAL_TIM_PWM_MspDeInit
     /tmp/cc4yDsGJ.s:1068   .text.HAL_TIM_PWM_MspDeInit:0000000000000018 $d
     /tmp/cc4yDsGJ.s:1074   .text.HAL_TIM_OC_MspDeInit:0000000000000000 $t
     /tmp/cc4yDsGJ.s:1081   .text.HAL_TIM_OC_MspDeInit:0000000000000000 HAL_TIM_OC_MspDeInit
     /tmp/cc4yDsGJ.s:1138   .text.HAL_TIM_OC_MspDeInit:0000000000000040 $d
     /tmp/cc4yDsGJ.s:1144   .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/cc4yDsGJ.s:1151   .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/cc4yDsGJ.s:1177   .text.HAL_TIM_Base_MspDeInit:0000000000000018 $d
     /tmp/cc4yDsGJ.s:1183   .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/cc4yDsGJ.s:1190   .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/cc4yDsGJ.s:1337   .text.HAL_UART_MspInit:00000000000000c8 $d
     /tmp/cc4yDsGJ.s:1346   .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/cc4yDsGJ.s:1353   .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/cc4yDsGJ.s:1408   .text.HAL_UART_MspDeInit:0000000000000044 $d
     /tmp/cc4yDsGJ.s:1416   .bss.HAL_RCC_CAN1_CLK_ENABLED:0000000000000000 $d
     /tmp/cc4yDsGJ.s:1420   .bss.HAL_RCC_CAN1_CLK_ENABLED:0000000000000000 HAL_RCC_CAN1_CLK_ENABLED
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_adc1
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_EnableIRQ
ARM GAS  /tmp/cc4yDsGJ.s 			page 42


HAL_NVIC_DisableIRQ
hdma_tim2_ch1
hdma_tim5_ch1
hdma_tim5_ch2
