{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 21 13:38:08 2017 " "Info: Processing started: Sat Oct 21 13:38:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off a05_lab2 -c a05_lab2 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off a05_lab2 -c a05_lab2 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a05_RANDU.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file a05_RANDU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 a05_RANDU-structural " "Info: Found design unit 1: a05_RANDU-structural" {  } { { "a05_RANDU.vhd" "" { Text "C:/altera/81/quartus/lab2/a05_RANDU.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 a05_RANDU " "Info: Found entity 1: a05_RANDU" {  } { { "a05_RANDU.vhd" "" { Text "C:/altera/81/quartus/lab2/a05_RANDU.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addsub-SYN " "Info: Found design unit 1: addsub-SYN" {  } { { "addsub.vhd" "" { Text "C:/altera/81/quartus/lab2/addsub.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Info: Found entity 1: addsub" {  } { { "addsub.vhd" "" { Text "C:/altera/81/quartus/lab2/addsub.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a05_lab2RANDU.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file a05_lab2RANDU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 a05_lab2RANDU " "Info: Found entity 1: a05_lab2RANDU" {  } { { "a05_lab2RANDU.bdf" "" { Schematic "C:/altera/81/quartus/lab2/a05_lab2RANDU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Info: Found design unit 1: lpm_add_sub0-SYN" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/altera/81/quartus/lab2/lpm_add_sub0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Info: Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/altera/81/quartus/lab2/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a05_7_segment_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file a05_7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 a05_7_segment_decoder-structural " "Info: Found design unit 1: a05_7_segment_decoder-structural" {  } { { "a05_7_segment_decoder.vhd" "" { Text "C:/altera/81/quartus/lab2/a05_7_segment_decoder.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 a05_7_segment_decoder " "Info: Found entity 1: a05_7_segment_decoder" {  } { { "a05_7_segment_decoder.vhd" "" { Text "C:/altera/81/quartus/lab2/a05_7_segment_decoder.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a05_lab27SEGMENT.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file a05_lab27SEGMENT.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 a05_lab27SEGMENT " "Info: Found entity 1: a05_lab27SEGMENT" {  } { { "a05_lab27SEGMENT.bdf" "" { Schematic "C:/altera/81/quartus/lab2/a05_lab27SEGMENT.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "a05_RANDU " "Info: Elaborating entity \"a05_RANDU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout1 a05_RANDU.vhd(29) " "Warning (10036): Verilog HDL or VHDL warning at a05_RANDU.vhd(29): object \"cout1\" assigned a value but never read" {  } { { "a05_RANDU.vhd" "" { Text "C:/altera/81/quartus/lab2/a05_RANDU.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout2 a05_RANDU.vhd(30) " "Warning (10036): Verilog HDL or VHDL warning at a05_RANDU.vhd(30): object \"cout2\" assigned a value but never read" {  } { { "a05_RANDU.vhd" "" { Text "C:/altera/81/quartus/lab2/a05_RANDU.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub addsub:lpm_adder_1 " "Info: Elaborating entity \"addsub\" for hierarchy \"addsub:lpm_adder_1\"" {  } { { "a05_RANDU.vhd" "lpm_adder_1" { Text "C:/altera/81/quartus/lab2/a05_RANDU.vhd" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub addsub:lpm_adder_1\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"addsub:lpm_adder_1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "addsub.vhd" "lpm_add_sub_component" { Text "C:/altera/81/quartus/lab2/addsub.vhd" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "addsub:lpm_adder_1\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"addsub:lpm_adder_1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "addsub.vhd" "" { Text "C:/altera/81/quartus/lab2/addsub.vhd" 80 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "addsub:lpm_adder_1\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"addsub:lpm_adder_1\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info: Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 33 " "Info: Parameter \"lpm_width\" = \"33\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "addsub.vhd" "" { Text "C:/altera/81/quartus/lab2/addsub.vhd" 80 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l4i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_l4i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l4i " "Info: Found entity 1: add_sub_l4i" {  } { { "db/add_sub_l4i.tdf" "" { Text "C:/altera/81/quartus/lab2/db/add_sub_l4i.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_l4i addsub:lpm_adder_1\|lpm_add_sub:lpm_add_sub_component\|add_sub_l4i:auto_generated " "Info: Elaborating entity \"add_sub_l4i\" for hierarchy \"addsub:lpm_adder_1\|lpm_add_sub:lpm_add_sub_component\|add_sub_l4i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 2 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "221 " "Info: Peak virtual memory: 221 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 21 13:38:09 2017 " "Info: Processing ended: Sat Oct 21 13:38:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
