LIBRARY IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity D_FF is
Port (D, CLK, RESET, temp: in STD_LOGIC;
		Q: out STD_LOGIC);
end D_FF;

architecture behavioural of D_FF is
begin
process(clk,D, RESET)
	begin
		if (RESET = '1') then
			Q <= temp;
		elsif(CLK'EVENT and CLK='1') then
			Q <= D;
		end if;
	end process;
end behavioural;