{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734828165094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734828165094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 16:42:45 2024 " "Processing started: Sat Dec 21 16:42:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734828165094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734828165094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734828165094 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734828165440 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734828165440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/y1499/onedrive/desktop/systemverilog/code/top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/y1499/onedrive/desktop/systemverilog/code/top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "../code/top_level.sv" "" { Text "C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/top_level.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734828172082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734828172082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/y1499/onedrive/desktop/systemverilog/code/reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/y1499/onedrive/desktop/systemverilog/code/reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../code/reg_file.sv" "" { Text "C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/reg_file.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734828172084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734828172084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/y1499/onedrive/desktop/systemverilog/code/pc_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/y1499/onedrive/desktop/systemverilog/code/pc_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_LUT " "Found entity 1: PC_LUT" {  } { { "../code/PC_LUT.sv" "" { Text "C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/PC_LUT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734828172086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734828172086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/y1499/onedrive/desktop/systemverilog/code/pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/y1499/onedrive/desktop/systemverilog/code/pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../code/PC.sv" "" { Text "C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/PC.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734828172087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734828172087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/y1499/onedrive/desktop/systemverilog/code/nexpc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/y1499/onedrive/desktop/systemverilog/code/nexpc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nextPC " "Found entity 1: nextPC" {  } { { "../code/nexPC.sv" "" { Text "C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/nexPC.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734828172089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734828172089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/y1499/onedrive/desktop/systemverilog/code/instr_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/y1499/onedrive/desktop/systemverilog/code/instr_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_ROM " "Found entity 1: instr_ROM" {  } { { "../code/instr_ROM.sv" "" { Text "C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/instr_ROM.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734828172090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734828172090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/y1499/onedrive/desktop/systemverilog/code/dat_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/y1499/onedrive/desktop/systemverilog/code/dat_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dat_mem " "Found entity 1: dat_mem" {  } { { "../code/dat_mem.sv" "" { Text "C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/dat_mem.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734828172092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734828172092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/y1499/onedrive/desktop/systemverilog/code/control.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/y1499/onedrive/desktop/systemverilog/code/control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "../code/Control.sv" "" { Text "C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/Control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734828172093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734828172093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/y1499/onedrive/desktop/systemverilog/code/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/y1499/onedrive/desktop/systemverilog/code/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../code/alu.sv" "" { Text "C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734828172095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734828172095 ""}
{ "Error" "EVRFX_SV_IMPLICIT_PORT_CONNECTS_REQUIRE_BINDING" "cr top_level.sv(98) " "SystemVerilog error at top_level.sv(98): can't resolve implicit port connection(s) to instance \"cr\" without a module declaration or an extern equivalent" {  } { { "../code/top_level.sv" "" { Text "C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/top_level.sv" 98 0 0 } }  } 0 10932 "SystemVerilog error at %2!s!: can't resolve implicit port connection(s) to instance \"%1!s!\" without a module declaration or an extern equivalent" 0 0 "Analysis & Synthesis" 0 -1 1734828172102 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734828172172 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 21 16:42:52 2024 " "Processing ended: Sat Dec 21 16:42:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734828172172 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734828172172 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734828172172 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734828172172 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734828172765 ""}
