{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 28 00:15:43 2019 " "Info: Processing started: Fri Jun 28 00:15:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE2_70_NIOS_count_binary -c DE2_70_NIOS_count_binary --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2_70_NIOS_count_binary -c DE2_70_NIOS_count_binary --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 register nios_ii:nios_ii0\|cpu:the_cpu\|d_address_tag_field\[12\] register nios_ii:nios_ii0\|SEG7:the_SEG7\|SEG7_IF:the_SEG7_IF\|reg_file\[58\] 45 ps " "Info: Slack time is 45 ps for clock \"nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" between source register \"nios_ii:nios_ii0\|cpu:the_cpu\|d_address_tag_field\[12\]\" and destination register \"nios_ii:nios_ii0\|SEG7:the_SEG7\|SEG7_IF:the_SEG7_IF\|reg_file\[58\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "100.91 MHz 9.91 ns " "Info: Fmax is 100.91 MHz (period= 9.91 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.784 ns + Largest register register " "Info: + Largest register to register requirement is 4.784 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "5.000 ns + " "Info: + Setup relationship between source and destination is 5.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.382 ns " "Info: + Latch edge is 2.382 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 10.000 ns 2.382 ns inverted 50 " "Info: Clock period of Destination clock \"nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" is 10.000 ns with inverted offset of 2.382 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.618 ns " "Info: - Launch edge is -2.618 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 10.000 ns -2.618 ns  50 " "Info: Clock period of Source clock \"nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -2.618 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns + Largest " "Info: + Largest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 destination 2.787 ns + Shortest register " "Info: + Shortest clock path from clock \"nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" to destination register is 2.787 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G15 4128 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 4128; COMB Node = 'nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.225 ns) + CELL(0.537 ns) 2.787 ns nios_ii:nios_ii0\|SEG7:the_SEG7\|SEG7_IF:the_SEG7_IF\|reg_file\[58\] 3 REG LCFF_X18_Y20_N25 2 " "Info: 3: + IC(1.225 ns) + CELL(0.537 ns) = 2.787 ns; Loc. = LCFF_X18_Y20_N25; Fanout = 2; REG Node = 'nios_ii:nios_ii0\|SEG7:the_SEG7\|SEG7_IF:the_SEG7_IF\|reg_file\[58\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.762 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[58] } "NODE_NAME" } } { "ip/TERASIC_SEG7/hdl/SEG7_IF.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/ip/TERASIC_SEG7/hdl/SEG7_IF.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.27 % ) " "Info: Total cell delay = 0.537 ns ( 19.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.250 ns ( 80.73 % ) " "Info: Total interconnect delay = 2.250 ns ( 80.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.787 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[58] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "2.787 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl {} nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[58] {} } { 0.000ns 1.025ns 1.225ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 source 2.789 ns - Longest register " "Info: - Longest clock path from clock \"nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" to source register is 2.789 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G15 4128 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 4128; COMB Node = 'nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.537 ns) 2.789 ns nios_ii:nios_ii0\|cpu:the_cpu\|d_address_tag_field\[12\] 3 REG LCFF_X24_Y20_N13 3 " "Info: 3: + IC(1.227 ns) + CELL(0.537 ns) = 2.789 ns; Loc. = LCFF_X24_Y20_N13; Fanout = 3; REG Node = 'nios_ii:nios_ii0\|cpu:the_cpu\|d_address_tag_field\[12\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl nios_ii:nios_ii0|cpu:the_cpu|d_address_tag_field[12] } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/cpu.v" 8974 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.25 % ) " "Info: Total cell delay = 0.537 ns ( 19.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.252 ns ( 80.75 % ) " "Info: Total interconnect delay = 2.252 ns ( 80.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.789 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl nios_ii:nios_ii0|cpu:the_cpu|d_address_tag_field[12] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "2.789 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl {} nios_ii:nios_ii0|cpu:the_cpu|d_address_tag_field[12] {} } { 0.000ns 1.025ns 1.227ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.787 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[58] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "2.787 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl {} nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[58] {} } { 0.000ns 1.025ns 1.225ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.789 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl nios_ii:nios_ii0|cpu:the_cpu|d_address_tag_field[12] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "2.789 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl {} nios_ii:nios_ii0|cpu:the_cpu|d_address_tag_field[12] {} } { 0.000ns 1.025ns 1.227ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "cpu.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/cpu.v" 8974 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "ip/TERASIC_SEG7/hdl/SEG7_IF.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/ip/TERASIC_SEG7/hdl/SEG7_IF.v" 113 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.787 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[58] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "2.787 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl {} nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[58] {} } { 0.000ns 1.025ns 1.225ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.789 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl nios_ii:nios_ii0|cpu:the_cpu|d_address_tag_field[12] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "2.789 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl {} nios_ii:nios_ii0|cpu:the_cpu|d_address_tag_field[12] {} } { 0.000ns 1.025ns 1.227ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.739 ns - Longest register register " "Info: - Longest register to register delay is 4.739 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios_ii:nios_ii0\|cpu:the_cpu\|d_address_tag_field\[12\] 1 REG LCFF_X24_Y20_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y20_N13; Fanout = 3; REG Node = 'nios_ii:nios_ii0\|cpu:the_cpu\|d_address_tag_field\[12\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ii:nios_ii0|cpu:the_cpu|d_address_tag_field[12] } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/cpu.v" 8974 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.398 ns) 0.724 ns nios_ii:nios_ii0\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|cpu_data_master_requests_onchip_mem_s1~117 2 COMB LCCOMB_X24_Y20_N4 2 " "Info: 2: + IC(0.326 ns) + CELL(0.398 ns) = 0.724 ns; Loc. = LCCOMB_X24_Y20_N4; Fanout = 2; COMB Node = 'nios_ii:nios_ii0\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|cpu_data_master_requests_onchip_mem_s1~117'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.724 ns" { nios_ii:nios_ii0|cpu:the_cpu|d_address_tag_field[12] nios_ii:nios_ii0|onchip_mem_s1_arbitrator:the_onchip_mem_s1|cpu_data_master_requests_onchip_mem_s1~117 } "NODE_NAME" } } { "nios_ii.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/nios_ii.v" 2875 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.413 ns) 1.608 ns nios_ii:nios_ii0\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|cpu_data_master_requests_onchip_mem_s1~119 3 COMB LCCOMB_X23_Y20_N28 4 " "Info: 3: + IC(0.471 ns) + CELL(0.413 ns) = 1.608 ns; Loc. = LCCOMB_X23_Y20_N28; Fanout = 4; COMB Node = 'nios_ii:nios_ii0\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|cpu_data_master_requests_onchip_mem_s1~119'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { nios_ii:nios_ii0|onchip_mem_s1_arbitrator:the_onchip_mem_s1|cpu_data_master_requests_onchip_mem_s1~117 nios_ii:nios_ii0|onchip_mem_s1_arbitrator:the_onchip_mem_s1|cpu_data_master_requests_onchip_mem_s1~119 } "NODE_NAME" } } { "nios_ii.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/nios_ii.v" 2875 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 2.014 ns nios_ii:nios_ii0\|SEG7_s1_arbitrator:the_SEG7_s1\|cpu_data_master_requests_SEG7_s1 4 COMB LCCOMB_X23_Y20_N0 7 " "Info: 4: + IC(0.256 ns) + CELL(0.150 ns) = 2.014 ns; Loc. = LCCOMB_X23_Y20_N0; Fanout = 7; COMB Node = 'nios_ii:nios_ii0\|SEG7_s1_arbitrator:the_SEG7_s1\|cpu_data_master_requests_SEG7_s1'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { nios_ii:nios_ii0|onchip_mem_s1_arbitrator:the_onchip_mem_s1|cpu_data_master_requests_onchip_mem_s1~119 nios_ii:nios_ii0|SEG7_s1_arbitrator:the_SEG7_s1|cpu_data_master_requests_SEG7_s1 } "NODE_NAME" } } { "nios_ii.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/nios_ii.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.150 ns) 2.433 ns nios_ii:nios_ii0\|SEG7_s1_arbitrator:the_SEG7_s1\|cpu_data_master_granted_SEG7_s1~23 5 COMB LCCOMB_X23_Y20_N16 8 " "Info: 5: + IC(0.269 ns) + CELL(0.150 ns) = 2.433 ns; Loc. = LCCOMB_X23_Y20_N16; Fanout = 8; COMB Node = 'nios_ii:nios_ii0\|SEG7_s1_arbitrator:the_SEG7_s1\|cpu_data_master_granted_SEG7_s1~23'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { nios_ii:nios_ii0|SEG7_s1_arbitrator:the_SEG7_s1|cpu_data_master_requests_SEG7_s1 nios_ii:nios_ii0|SEG7_s1_arbitrator:the_SEG7_s1|cpu_data_master_granted_SEG7_s1~23 } "NODE_NAME" } } { "nios_ii.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/nios_ii.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.150 ns) 3.289 ns nios_ii:nios_ii0\|SEG7:the_SEG7\|SEG7_IF:the_SEG7_IF\|reg_file\[55\]~1299 6 COMB LCCOMB_X19_Y20_N30 2 " "Info: 6: + IC(0.706 ns) + CELL(0.150 ns) = 3.289 ns; Loc. = LCCOMB_X19_Y20_N30; Fanout = 2; COMB Node = 'nios_ii:nios_ii0\|SEG7:the_SEG7\|SEG7_IF:the_SEG7_IF\|reg_file\[55\]~1299'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.856 ns" { nios_ii:nios_ii0|SEG7_s1_arbitrator:the_SEG7_s1|cpu_data_master_granted_SEG7_s1~23 nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[55]~1299 } "NODE_NAME" } } { "ip/TERASIC_SEG7/hdl/SEG7_IF.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/ip/TERASIC_SEG7/hdl/SEG7_IF.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.409 ns) + CELL(0.150 ns) 3.848 ns nios_ii:nios_ii0\|SEG7:the_SEG7\|SEG7_IF:the_SEG7_IF\|reg_file\[60\]~1301 7 COMB LCCOMB_X18_Y20_N12 8 " "Info: 7: + IC(0.409 ns) + CELL(0.150 ns) = 3.848 ns; Loc. = LCCOMB_X18_Y20_N12; Fanout = 8; COMB Node = 'nios_ii:nios_ii0\|SEG7:the_SEG7\|SEG7_IF:the_SEG7_IF\|reg_file\[60\]~1301'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.559 ns" { nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[55]~1299 nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[60]~1301 } "NODE_NAME" } } { "ip/TERASIC_SEG7/hdl/SEG7_IF.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/ip/TERASIC_SEG7/hdl/SEG7_IF.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.231 ns) + CELL(0.660 ns) 4.739 ns nios_ii:nios_ii0\|SEG7:the_SEG7\|SEG7_IF:the_SEG7_IF\|reg_file\[58\] 8 REG LCFF_X18_Y20_N25 2 " "Info: 8: + IC(0.231 ns) + CELL(0.660 ns) = 4.739 ns; Loc. = LCFF_X18_Y20_N25; Fanout = 2; REG Node = 'nios_ii:nios_ii0\|SEG7:the_SEG7\|SEG7_IF:the_SEG7_IF\|reg_file\[58\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[60]~1301 nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[58] } "NODE_NAME" } } { "ip/TERASIC_SEG7/hdl/SEG7_IF.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/ip/TERASIC_SEG7/hdl/SEG7_IF.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.071 ns ( 43.70 % ) " "Info: Total cell delay = 2.071 ns ( 43.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.668 ns ( 56.30 % ) " "Info: Total interconnect delay = 2.668 ns ( 56.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "4.739 ns" { nios_ii:nios_ii0|cpu:the_cpu|d_address_tag_field[12] nios_ii:nios_ii0|onchip_mem_s1_arbitrator:the_onchip_mem_s1|cpu_data_master_requests_onchip_mem_s1~117 nios_ii:nios_ii0|onchip_mem_s1_arbitrator:the_onchip_mem_s1|cpu_data_master_requests_onchip_mem_s1~119 nios_ii:nios_ii0|SEG7_s1_arbitrator:the_SEG7_s1|cpu_data_master_requests_SEG7_s1 nios_ii:nios_ii0|SEG7_s1_arbitrator:the_SEG7_s1|cpu_data_master_granted_SEG7_s1~23 nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[55]~1299 nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[60]~1301 nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[58] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "4.739 ns" { nios_ii:nios_ii0|cpu:the_cpu|d_address_tag_field[12] {} nios_ii:nios_ii0|onchip_mem_s1_arbitrator:the_onchip_mem_s1|cpu_data_master_requests_onchip_mem_s1~117 {} nios_ii:nios_ii0|onchip_mem_s1_arbitrator:the_onchip_mem_s1|cpu_data_master_requests_onchip_mem_s1~119 {} nios_ii:nios_ii0|SEG7_s1_arbitrator:the_SEG7_s1|cpu_data_master_requests_SEG7_s1 {} nios_ii:nios_ii0|SEG7_s1_arbitrator:the_SEG7_s1|cpu_data_master_granted_SEG7_s1~23 {} nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[55]~1299 {} nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[60]~1301 {} nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[58] {} } { 0.000ns 0.326ns 0.471ns 0.256ns 0.269ns 0.706ns 0.409ns 0.231ns } { 0.000ns 0.398ns 0.413ns 0.150ns 0.150ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.787 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[58] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "2.787 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl {} nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[58] {} } { 0.000ns 1.025ns 1.225ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.789 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl nios_ii:nios_ii0|cpu:the_cpu|d_address_tag_field[12] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "2.789 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl {} nios_ii:nios_ii0|cpu:the_cpu|d_address_tag_field[12] {} } { 0.000ns 1.025ns 1.227ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "4.739 ns" { nios_ii:nios_ii0|cpu:the_cpu|d_address_tag_field[12] nios_ii:nios_ii0|onchip_mem_s1_arbitrator:the_onchip_mem_s1|cpu_data_master_requests_onchip_mem_s1~117 nios_ii:nios_ii0|onchip_mem_s1_arbitrator:the_onchip_mem_s1|cpu_data_master_requests_onchip_mem_s1~119 nios_ii:nios_ii0|SEG7_s1_arbitrator:the_SEG7_s1|cpu_data_master_requests_SEG7_s1 nios_ii:nios_ii0|SEG7_s1_arbitrator:the_SEG7_s1|cpu_data_master_granted_SEG7_s1~23 nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[55]~1299 nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[60]~1301 nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[58] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "4.739 ns" { nios_ii:nios_ii0|cpu:the_cpu|d_address_tag_field[12] {} nios_ii:nios_ii0|onchip_mem_s1_arbitrator:the_onchip_mem_s1|cpu_data_master_requests_onchip_mem_s1~117 {} nios_ii:nios_ii0|onchip_mem_s1_arbitrator:the_onchip_mem_s1|cpu_data_master_requests_onchip_mem_s1~119 {} nios_ii:nios_ii0|SEG7_s1_arbitrator:the_SEG7_s1|cpu_data_master_requests_SEG7_s1 {} nios_ii:nios_ii0|SEG7_s1_arbitrator:the_SEG7_s1|cpu_data_master_granted_SEG7_s1~23 {} nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[55]~1299 {} nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[60]~1301 {} nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[58] {} } { 0.000ns 0.326ns 0.471ns 0.256ns 0.269ns 0.706ns 0.409ns 0.231ns } { 0.000ns 0.398ns 0.413ns 0.150ns 0.150ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2 " "Info: No valid register-to-register data paths exist for clock \"nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "iCLK_50 register nios_ii:nios_ii0\|nios_ii_clock_0:the_nios_ii_clock_0\|nios_ii_clock_0_master_FSM:master_FSM\|master_write register nios_ii:nios_ii0\|pll:the_pll\|control_reg_out\[12\] 17.29 ns " "Info: Slack time is 17.29 ns for clock \"iCLK_50\" between source register \"nios_ii:nios_ii0\|nios_ii_clock_0:the_nios_ii_clock_0\|nios_ii_clock_0_master_FSM:master_FSM\|master_write\" and destination register \"nios_ii:nios_ii0\|pll:the_pll\|control_reg_out\[12\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "369.0 MHz 2.71 ns " "Info: Fmax is 369.0 MHz (period= 2.71 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.816 ns + Largest register register " "Info: + Largest register to register requirement is 19.816 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination iCLK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"iCLK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source iCLK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"iCLK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.030 ns + Largest " "Info: + Largest clock skew is 0.030 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 destination 2.807 ns + Shortest register " "Info: + Shortest clock path from clock \"iCLK_50\" to destination register is 2.807 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 4; CLK Node = 'iCLK_50'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns iCLK_50~clkctrl 2 COMB CLKCTRL_G14 74 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 74; COMB Node = 'iCLK_50~clkctrl'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { iCLK_50 iCLK_50~clkctrl } "NODE_NAME" } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.199 ns) + CELL(0.537 ns) 2.807 ns nios_ii:nios_ii0\|pll:the_pll\|control_reg_out\[12\] 3 REG LCFF_X19_Y12_N21 1 " "Info: 3: + IC(1.199 ns) + CELL(0.537 ns) = 2.807 ns; Loc. = LCFF_X19_Y12_N21; Fanout = 1; REG Node = 'nios_ii:nios_ii0\|pll:the_pll\|control_reg_out\[12\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.736 ns" { iCLK_50~clkctrl nios_ii:nios_ii0|pll:the_pll|control_reg_out[12] } "NODE_NAME" } } { "pll.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/pll.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.30 % ) " "Info: Total cell delay = 1.496 ns ( 53.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.311 ns ( 46.70 % ) " "Info: Total interconnect delay = 1.311 ns ( 46.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.807 ns" { iCLK_50 iCLK_50~clkctrl nios_ii:nios_ii0|pll:the_pll|control_reg_out[12] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "2.807 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} nios_ii:nios_ii0|pll:the_pll|control_reg_out[12] {} } { 0.000ns 0.000ns 0.112ns 1.199ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 source 2.777 ns - Longest register " "Info: - Longest clock path from clock \"iCLK_50\" to source register is 2.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 4; CLK Node = 'iCLK_50'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns iCLK_50~clkctrl 2 COMB CLKCTRL_G14 74 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 74; COMB Node = 'iCLK_50~clkctrl'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { iCLK_50 iCLK_50~clkctrl } "NODE_NAME" } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.537 ns) 2.777 ns nios_ii:nios_ii0\|nios_ii_clock_0:the_nios_ii_clock_0\|nios_ii_clock_0_master_FSM:master_FSM\|master_write 3 REG LCFF_X18_Y14_N13 2 " "Info: 3: + IC(1.169 ns) + CELL(0.537 ns) = 2.777 ns; Loc. = LCFF_X18_Y14_N13; Fanout = 2; REG Node = 'nios_ii:nios_ii0\|nios_ii_clock_0:the_nios_ii_clock_0\|nios_ii_clock_0_master_FSM:master_FSM\|master_write'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { iCLK_50~clkctrl nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|master_write } "NODE_NAME" } } { "nios_ii_clock_0.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/nios_ii_clock_0.v" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.87 % ) " "Info: Total cell delay = 1.496 ns ( 53.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.281 ns ( 46.13 % ) " "Info: Total interconnect delay = 1.281 ns ( 46.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.777 ns" { iCLK_50 iCLK_50~clkctrl nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|master_write } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "2.777 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|master_write {} } { 0.000ns 0.000ns 0.112ns 1.169ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.807 ns" { iCLK_50 iCLK_50~clkctrl nios_ii:nios_ii0|pll:the_pll|control_reg_out[12] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "2.807 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} nios_ii:nios_ii0|pll:the_pll|control_reg_out[12] {} } { 0.000ns 0.000ns 0.112ns 1.199ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.777 ns" { iCLK_50 iCLK_50~clkctrl nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|master_write } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "2.777 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|master_write {} } { 0.000ns 0.000ns 0.112ns 1.169ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "nios_ii_clock_0.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/nios_ii_clock_0.v" 217 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "pll.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/pll.v" 130 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.807 ns" { iCLK_50 iCLK_50~clkctrl nios_ii:nios_ii0|pll:the_pll|control_reg_out[12] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "2.807 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} nios_ii:nios_ii0|pll:the_pll|control_reg_out[12] {} } { 0.000ns 0.000ns 0.112ns 1.199ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.777 ns" { iCLK_50 iCLK_50~clkctrl nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|master_write } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "2.777 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|master_write {} } { 0.000ns 0.000ns 0.112ns 1.169ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.526 ns - Longest register register " "Info: - Longest register to register delay is 2.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios_ii:nios_ii0\|nios_ii_clock_0:the_nios_ii_clock_0\|nios_ii_clock_0_master_FSM:master_FSM\|master_write 1 REG LCFF_X18_Y14_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y14_N13; Fanout = 2; REG Node = 'nios_ii:nios_ii0\|nios_ii_clock_0:the_nios_ii_clock_0\|nios_ii_clock_0_master_FSM:master_FSM\|master_write'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|master_write } "NODE_NAME" } } { "nios_ii_clock_0.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/nios_ii_clock_0.v" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.385 ns) 1.160 ns nios_ii:nios_ii0\|pll:the_pll\|control_reg_en~46 2 COMB LCCOMB_X19_Y13_N26 16 " "Info: 2: + IC(0.775 ns) + CELL(0.385 ns) = 1.160 ns; Loc. = LCCOMB_X19_Y13_N26; Fanout = 16; COMB Node = 'nios_ii:nios_ii0\|pll:the_pll\|control_reg_en~46'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.160 ns" { nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|master_write nios_ii:nios_ii0|pll:the_pll|control_reg_en~46 } "NODE_NAME" } } { "pll.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/pll.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.660 ns) 2.526 ns nios_ii:nios_ii0\|pll:the_pll\|control_reg_out\[12\] 3 REG LCFF_X19_Y12_N21 1 " "Info: 3: + IC(0.706 ns) + CELL(0.660 ns) = 2.526 ns; Loc. = LCFF_X19_Y12_N21; Fanout = 1; REG Node = 'nios_ii:nios_ii0\|pll:the_pll\|control_reg_out\[12\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { nios_ii:nios_ii0|pll:the_pll|control_reg_en~46 nios_ii:nios_ii0|pll:the_pll|control_reg_out[12] } "NODE_NAME" } } { "pll.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/pll.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.045 ns ( 41.37 % ) " "Info: Total cell delay = 1.045 ns ( 41.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.481 ns ( 58.63 % ) " "Info: Total interconnect delay = 1.481 ns ( 58.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|master_write nios_ii:nios_ii0|pll:the_pll|control_reg_en~46 nios_ii:nios_ii0|pll:the_pll|control_reg_out[12] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "2.526 ns" { nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|master_write {} nios_ii:nios_ii0|pll:the_pll|control_reg_en~46 {} nios_ii:nios_ii0|pll:the_pll|control_reg_out[12] {} } { 0.000ns 0.775ns 0.706ns } { 0.000ns 0.385ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.807 ns" { iCLK_50 iCLK_50~clkctrl nios_ii:nios_ii0|pll:the_pll|control_reg_out[12] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "2.807 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} nios_ii:nios_ii0|pll:the_pll|control_reg_out[12] {} } { 0.000ns 0.000ns 0.112ns 1.199ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.777 ns" { iCLK_50 iCLK_50~clkctrl nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|master_write } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "2.777 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|master_write {} } { 0.000ns 0.000ns 0.112ns 1.169ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|master_write nios_ii:nios_ii0|pll:the_pll|control_reg_en~46 nios_ii:nios_ii0|pll:the_pll|control_reg_out[12] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "2.526 ns" { nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|master_write {} nios_ii:nios_ii0|pll:the_pll|control_reg_en~46 {} nios_ii:nios_ii0|pll:the_pll|control_reg_out[12] {} } { 0.000ns 0.775ns 0.706ns } { 0.000ns 0.385ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|irsr_reg\[6\] register sld_hub:sld_hub_inst\|tdo 123.61 MHz 8.09 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 123.61 MHz between source register \"sld_hub:sld_hub_inst\|irsr_reg\[6\]\" and destination register \"sld_hub:sld_hub_inst\|tdo\" (period= 8.09 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.832 ns + Longest register register " "Info: + Longest register to register delay is 3.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|irsr_reg\[6\] 1 REG LCFF_X11_Y22_N1 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y22_N1; Fanout = 15; REG Node = 'sld_hub:sld_hub_inst\|irsr_reg\[6\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|irsr_reg[6] } "NODE_NAME" } } { "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" 751 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.438 ns) 1.254 ns sld_hub:sld_hub_inst\|Equal9~20 2 COMB LCCOMB_X13_Y22_N28 5 " "Info: 2: + IC(0.816 ns) + CELL(0.438 ns) = 1.254 ns; Loc. = LCCOMB_X13_Y22_N28; Fanout = 5; COMB Node = 'sld_hub:sld_hub_inst\|Equal9~20'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { sld_hub:sld_hub_inst|irsr_reg[6] sld_hub:sld_hub_inst|Equal9~20 } "NODE_NAME" } } { "d:/program files/qu/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/qu/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.478 ns) + CELL(0.378 ns) 2.110 ns sld_hub:sld_hub_inst\|tdo~810 3 COMB LCCOMB_X14_Y22_N16 1 " "Info: 3: + IC(0.478 ns) + CELL(0.378 ns) = 2.110 ns; Loc. = LCCOMB_X14_Y22_N16; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~810'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.856 ns" { sld_hub:sld_hub_inst|Equal9~20 sld_hub:sld_hub_inst|tdo~810 } "NODE_NAME" } } { "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.275 ns) 2.871 ns sld_hub:sld_hub_inst\|tdo~812 4 COMB LCCOMB_X13_Y22_N24 1 " "Info: 4: + IC(0.486 ns) + CELL(0.275 ns) = 2.871 ns; Loc. = LCCOMB_X13_Y22_N24; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~812'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.761 ns" { sld_hub:sld_hub_inst|tdo~810 sld_hub:sld_hub_inst|tdo~812 } "NODE_NAME" } } { "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.415 ns) 3.748 ns sld_hub:sld_hub_inst\|tdo~813 5 COMB LCCOMB_X12_Y22_N28 1 " "Info: 5: + IC(0.462 ns) + CELL(0.415 ns) = 3.748 ns; Loc. = LCCOMB_X12_Y22_N28; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~813'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { sld_hub:sld_hub_inst|tdo~812 sld_hub:sld_hub_inst|tdo~813 } "NODE_NAME" } } { "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.832 ns sld_hub:sld_hub_inst\|tdo 6 REG LCFF_X12_Y22_N29 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 3.832 ns; Loc. = LCFF_X12_Y22_N29; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|tdo~813 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.590 ns ( 41.49 % ) " "Info: Total cell delay = 1.590 ns ( 41.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.242 ns ( 58.51 % ) " "Info: Total interconnect delay = 2.242 ns ( 58.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.832 ns" { sld_hub:sld_hub_inst|irsr_reg[6] sld_hub:sld_hub_inst|Equal9~20 sld_hub:sld_hub_inst|tdo~810 sld_hub:sld_hub_inst|tdo~812 sld_hub:sld_hub_inst|tdo~813 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "3.832 ns" { sld_hub:sld_hub_inst|irsr_reg[6] {} sld_hub:sld_hub_inst|Equal9~20 {} sld_hub:sld_hub_inst|tdo~810 {} sld_hub:sld_hub_inst|tdo~812 {} sld_hub:sld_hub_inst|tdo~813 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 0.816ns 0.478ns 0.486ns 0.462ns 0.000ns } { 0.000ns 0.438ns 0.378ns 0.275ns 0.415ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.660 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.000 ns) 2.873 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 142 " "Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G3; Fanout = 142; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.537 ns) 4.660 ns sld_hub:sld_hub_inst\|tdo 3 REG LCFF_X12_Y22_N29 2 " "Info: 3: + IC(1.250 ns) + CELL(0.537 ns) = 4.660 ns; Loc. = LCFF_X12_Y22_N29; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.787 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.52 % ) " "Info: Total cell delay = 0.537 ns ( 11.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.123 ns ( 88.48 % ) " "Info: Total interconnect delay = 4.123 ns ( 88.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "4.660 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "4.660 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.873ns 1.250ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.659 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.000 ns) 2.873 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 142 " "Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G3; Fanout = 142; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.537 ns) 4.659 ns sld_hub:sld_hub_inst\|irsr_reg\[6\] 3 REG LCFF_X11_Y22_N1 15 " "Info: 3: + IC(1.249 ns) + CELL(0.537 ns) = 4.659 ns; Loc. = LCFF_X11_Y22_N1; Fanout = 15; REG Node = 'sld_hub:sld_hub_inst\|irsr_reg\[6\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.786 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[6] } "NODE_NAME" } } { "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" 751 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.53 % ) " "Info: Total cell delay = 0.537 ns ( 11.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.122 ns ( 88.47 % ) " "Info: Total interconnect delay = 4.122 ns ( 88.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "4.659 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[6] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "4.659 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irsr_reg[6] {} } { 0.000ns 2.873ns 1.249ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "4.660 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "4.660 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.873ns 1.250ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "4.659 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[6] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "4.659 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irsr_reg[6] {} } { 0.000ns 2.873ns 1.249ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" 751 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" 321 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" 751 -1 0 } } { "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" 321 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.832 ns" { sld_hub:sld_hub_inst|irsr_reg[6] sld_hub:sld_hub_inst|Equal9~20 sld_hub:sld_hub_inst|tdo~810 sld_hub:sld_hub_inst|tdo~812 sld_hub:sld_hub_inst|tdo~813 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "3.832 ns" { sld_hub:sld_hub_inst|irsr_reg[6] {} sld_hub:sld_hub_inst|Equal9~20 {} sld_hub:sld_hub_inst|tdo~810 {} sld_hub:sld_hub_inst|tdo~812 {} sld_hub:sld_hub_inst|tdo~813 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 0.816ns 0.478ns 0.486ns 0.462ns 0.000ns } { 0.000ns 0.438ns 0.378ns 0.275ns 0.415ns 0.084ns } "" } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "4.660 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "4.660 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.873ns 1.250ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "4.659 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[6] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "4.659 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irsr_reg[6] {} } { 0.000ns 2.873ns 1.249ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 register nios_ii:nios_ii0\|sdram_u1:the_sdram_u1\|i_cmd\[3\] register nios_ii:nios_ii0\|sdram_u1:the_sdram_u1\|i_cmd\[3\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" between source register \"nios_ii:nios_ii0\|sdram_u1:the_sdram_u1\|i_cmd\[3\]\" and destination register \"nios_ii:nios_ii0\|sdram_u1:the_sdram_u1\|i_cmd\[3\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios_ii:nios_ii0\|sdram_u1:the_sdram_u1\|i_cmd\[3\] 1 REG LCFF_X3_Y16_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y16_N21; Fanout = 3; REG Node = 'nios_ii:nios_ii0\|sdram_u1:the_sdram_u1\|i_cmd\[3\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ii:nios_ii0|sdram_u1:the_sdram_u1|i_cmd[3] } "NODE_NAME" } } { "sdram_u1.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/sdram_u1.v" 407 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns nios_ii:nios_ii0\|sdram_u1:the_sdram_u1\|Selector0~15 2 COMB LCCOMB_X3_Y16_N20 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X3_Y16_N20; Fanout = 1; COMB Node = 'nios_ii:nios_ii0\|sdram_u1:the_sdram_u1\|Selector0~15'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { nios_ii:nios_ii0|sdram_u1:the_sdram_u1|i_cmd[3] nios_ii:nios_ii0|sdram_u1:the_sdram_u1|Selector0~15 } "NODE_NAME" } } { "sdram_u1.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/sdram_u1.v" 352 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns nios_ii:nios_ii0\|sdram_u1:the_sdram_u1\|i_cmd\[3\] 3 REG LCFF_X3_Y16_N21 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X3_Y16_N21; Fanout = 3; REG Node = 'nios_ii:nios_ii0\|sdram_u1:the_sdram_u1\|i_cmd\[3\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { nios_ii:nios_ii0|sdram_u1:the_sdram_u1|Selector0~15 nios_ii:nios_ii0|sdram_u1:the_sdram_u1|i_cmd[3] } "NODE_NAME" } } { "sdram_u1.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/sdram_u1.v" 407 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { nios_ii:nios_ii0|sdram_u1:the_sdram_u1|i_cmd[3] nios_ii:nios_ii0|sdram_u1:the_sdram_u1|Selector0~15 nios_ii:nios_ii0|sdram_u1:the_sdram_u1|i_cmd[3] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { nios_ii:nios_ii0|sdram_u1:the_sdram_u1|i_cmd[3] {} nios_ii:nios_ii0|sdram_u1:the_sdram_u1|Selector0~15 {} nios_ii:nios_ii0|sdram_u1:the_sdram_u1|i_cmd[3] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.618 ns " "Info: + Latch edge is -2.618 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 10.000 ns -2.618 ns  50 " "Info: Clock period of Destination clock \"nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -2.618 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.618 ns " "Info: - Launch edge is -2.618 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 10.000 ns -2.618 ns  50 " "Info: Clock period of Source clock \"nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -2.618 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 destination 2.723 ns + Longest register " "Info: + Longest clock path from clock \"nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" to destination register is 2.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G15 4128 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 4128; COMB Node = 'nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.537 ns) 2.723 ns nios_ii:nios_ii0\|sdram_u1:the_sdram_u1\|i_cmd\[3\] 3 REG LCFF_X3_Y16_N21 3 " "Info: 3: + IC(1.161 ns) + CELL(0.537 ns) = 2.723 ns; Loc. = LCFF_X3_Y16_N21; Fanout = 3; REG Node = 'nios_ii:nios_ii0\|sdram_u1:the_sdram_u1\|i_cmd\[3\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.698 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl nios_ii:nios_ii0|sdram_u1:the_sdram_u1|i_cmd[3] } "NODE_NAME" } } { "sdram_u1.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/sdram_u1.v" 407 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.72 % ) " "Info: Total cell delay = 0.537 ns ( 19.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.186 ns ( 80.28 % ) " "Info: Total interconnect delay = 2.186 ns ( 80.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl nios_ii:nios_ii0|sdram_u1:the_sdram_u1|i_cmd[3] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl {} nios_ii:nios_ii0|sdram_u1:the_sdram_u1|i_cmd[3] {} } { 0.000ns 1.025ns 1.161ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 source 2.723 ns - Shortest register " "Info: - Shortest clock path from clock \"nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" to source register is 2.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G15 4128 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 4128; COMB Node = 'nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.537 ns) 2.723 ns nios_ii:nios_ii0\|sdram_u1:the_sdram_u1\|i_cmd\[3\] 3 REG LCFF_X3_Y16_N21 3 " "Info: 3: + IC(1.161 ns) + CELL(0.537 ns) = 2.723 ns; Loc. = LCFF_X3_Y16_N21; Fanout = 3; REG Node = 'nios_ii:nios_ii0\|sdram_u1:the_sdram_u1\|i_cmd\[3\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.698 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl nios_ii:nios_ii0|sdram_u1:the_sdram_u1|i_cmd[3] } "NODE_NAME" } } { "sdram_u1.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/sdram_u1.v" 407 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.72 % ) " "Info: Total cell delay = 0.537 ns ( 19.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.186 ns ( 80.28 % ) " "Info: Total interconnect delay = 2.186 ns ( 80.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl nios_ii:nios_ii0|sdram_u1:the_sdram_u1|i_cmd[3] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl {} nios_ii:nios_ii0|sdram_u1:the_sdram_u1|i_cmd[3] {} } { 0.000ns 1.025ns 1.161ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl nios_ii:nios_ii0|sdram_u1:the_sdram_u1|i_cmd[3] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl {} nios_ii:nios_ii0|sdram_u1:the_sdram_u1|i_cmd[3] {} } { 0.000ns 1.025ns 1.161ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl {} nios_ii:nios_ii0|sdram_u1:the_sdram_u1|i_cmd[3] {} } { 0.000ns 1.025ns 1.161ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sdram_u1.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/sdram_u1.v" 407 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sdram_u1.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/sdram_u1.v" 407 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl nios_ii:nios_ii0|sdram_u1:the_sdram_u1|i_cmd[3] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl {} nios_ii:nios_ii0|sdram_u1:the_sdram_u1|i_cmd[3] {} } { 0.000ns 1.025ns 1.161ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl {} nios_ii:nios_ii0|sdram_u1:the_sdram_u1|i_cmd[3] {} } { 0.000ns 1.025ns 1.161ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { nios_ii:nios_ii0|sdram_u1:the_sdram_u1|i_cmd[3] nios_ii:nios_ii0|sdram_u1:the_sdram_u1|Selector0~15 nios_ii:nios_ii0|sdram_u1:the_sdram_u1|i_cmd[3] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { nios_ii:nios_ii0|sdram_u1:the_sdram_u1|i_cmd[3] {} nios_ii:nios_ii0|sdram_u1:the_sdram_u1|Selector0~15 {} nios_ii:nios_ii0|sdram_u1:the_sdram_u1|i_cmd[3] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl nios_ii:nios_ii0|sdram_u1:the_sdram_u1|i_cmd[3] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl {} nios_ii:nios_ii0|sdram_u1:the_sdram_u1|i_cmd[3] {} } { 0.000ns 1.025ns 1.161ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl {} nios_ii:nios_ii0|sdram_u1:the_sdram_u1|i_cmd[3] {} } { 0.000ns 1.025ns 1.161ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "iCLK_50 register nios_ii:nios_ii0\|nios_ii_clock_0:the_nios_ii_clock_0\|nios_ii_clock_0_master_FSM:master_FSM\|master_state.001 register nios_ii:nios_ii0\|nios_ii_clock_0:the_nios_ii_clock_0\|nios_ii_clock_0_master_FSM:master_FSM\|master_state.001 391 ps " "Info: Minimum slack time is 391 ps for clock \"iCLK_50\" between source register \"nios_ii:nios_ii0\|nios_ii_clock_0:the_nios_ii_clock_0\|nios_ii_clock_0_master_FSM:master_FSM\|master_state.001\" and destination register \"nios_ii:nios_ii0\|nios_ii_clock_0:the_nios_ii_clock_0\|nios_ii_clock_0_master_FSM:master_FSM\|master_state.001\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios_ii:nios_ii0\|nios_ii_clock_0:the_nios_ii_clock_0\|nios_ii_clock_0_master_FSM:master_FSM\|master_state.001 1 REG LCFF_X18_Y14_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y14_N7; Fanout = 3; REG Node = 'nios_ii:nios_ii0\|nios_ii_clock_0:the_nios_ii_clock_0\|nios_ii_clock_0_master_FSM:master_FSM\|master_state.001'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|master_state.001 } "NODE_NAME" } } { "nios_ii_clock_0.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/nios_ii_clock_0.v" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns nios_ii:nios_ii0\|nios_ii_clock_0:the_nios_ii_clock_0\|nios_ii_clock_0_master_FSM:master_FSM\|Selector0~126 2 COMB LCCOMB_X18_Y14_N6 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X18_Y14_N6; Fanout = 1; COMB Node = 'nios_ii:nios_ii0\|nios_ii_clock_0:the_nios_ii_clock_0\|nios_ii_clock_0_master_FSM:master_FSM\|Selector0~126'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|master_state.001 nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|Selector0~126 } "NODE_NAME" } } { "nios_ii_clock_0.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/nios_ii_clock_0.v" 282 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns nios_ii:nios_ii0\|nios_ii_clock_0:the_nios_ii_clock_0\|nios_ii_clock_0_master_FSM:master_FSM\|master_state.001 3 REG LCFF_X18_Y14_N7 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X18_Y14_N7; Fanout = 3; REG Node = 'nios_ii:nios_ii0\|nios_ii_clock_0:the_nios_ii_clock_0\|nios_ii_clock_0_master_FSM:master_FSM\|master_state.001'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|Selector0~126 nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|master_state.001 } "NODE_NAME" } } { "nios_ii_clock_0.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/nios_ii_clock_0.v" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|master_state.001 nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|Selector0~126 nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|master_state.001 } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|master_state.001 {} nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|Selector0~126 {} nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|master_state.001 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination iCLK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"iCLK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source iCLK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"iCLK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 destination 2.777 ns + Longest register " "Info: + Longest clock path from clock \"iCLK_50\" to destination register is 2.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 4; CLK Node = 'iCLK_50'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns iCLK_50~clkctrl 2 COMB CLKCTRL_G14 74 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 74; COMB Node = 'iCLK_50~clkctrl'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { iCLK_50 iCLK_50~clkctrl } "NODE_NAME" } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.537 ns) 2.777 ns nios_ii:nios_ii0\|nios_ii_clock_0:the_nios_ii_clock_0\|nios_ii_clock_0_master_FSM:master_FSM\|master_state.001 3 REG LCFF_X18_Y14_N7 3 " "Info: 3: + IC(1.169 ns) + CELL(0.537 ns) = 2.777 ns; Loc. = LCFF_X18_Y14_N7; Fanout = 3; REG Node = 'nios_ii:nios_ii0\|nios_ii_clock_0:the_nios_ii_clock_0\|nios_ii_clock_0_master_FSM:master_FSM\|master_state.001'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { iCLK_50~clkctrl nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|master_state.001 } "NODE_NAME" } } { "nios_ii_clock_0.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/nios_ii_clock_0.v" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.87 % ) " "Info: Total cell delay = 1.496 ns ( 53.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.281 ns ( 46.13 % ) " "Info: Total interconnect delay = 1.281 ns ( 46.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.777 ns" { iCLK_50 iCLK_50~clkctrl nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|master_state.001 } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "2.777 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|master_state.001 {} } { 0.000ns 0.000ns 0.112ns 1.169ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 source 2.777 ns - Shortest register " "Info: - Shortest clock path from clock \"iCLK_50\" to source register is 2.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 4; CLK Node = 'iCLK_50'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns iCLK_50~clkctrl 2 COMB CLKCTRL_G14 74 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 74; COMB Node = 'iCLK_50~clkctrl'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { iCLK_50 iCLK_50~clkctrl } "NODE_NAME" } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.537 ns) 2.777 ns nios_ii:nios_ii0\|nios_ii_clock_0:the_nios_ii_clock_0\|nios_ii_clock_0_master_FSM:master_FSM\|master_state.001 3 REG LCFF_X18_Y14_N7 3 " "Info: 3: + IC(1.169 ns) + CELL(0.537 ns) = 2.777 ns; Loc. = LCFF_X18_Y14_N7; Fanout = 3; REG Node = 'nios_ii:nios_ii0\|nios_ii_clock_0:the_nios_ii_clock_0\|nios_ii_clock_0_master_FSM:master_FSM\|master_state.001'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { iCLK_50~clkctrl nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|master_state.001 } "NODE_NAME" } } { "nios_ii_clock_0.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/nios_ii_clock_0.v" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.87 % ) " "Info: Total cell delay = 1.496 ns ( 53.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.281 ns ( 46.13 % ) " "Info: Total interconnect delay = 1.281 ns ( 46.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.777 ns" { iCLK_50 iCLK_50~clkctrl nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|master_state.001 } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "2.777 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|master_state.001 {} } { 0.000ns 0.000ns 0.112ns 1.169ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.777 ns" { iCLK_50 iCLK_50~clkctrl nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|master_state.001 } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "2.777 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|master_state.001 {} } { 0.000ns 0.000ns 0.112ns 1.169ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "2.777 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|master_state.001 {} } { 0.000ns 0.000ns 0.112ns 1.169ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "nios_ii_clock_0.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/nios_ii_clock_0.v" 227 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "nios_ii_clock_0.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/nios_ii_clock_0.v" 227 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.777 ns" { iCLK_50 iCLK_50~clkctrl nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|master_state.001 } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "2.777 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|master_state.001 {} } { 0.000ns 0.000ns 0.112ns 1.169ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "2.777 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|master_state.001 {} } { 0.000ns 0.000ns 0.112ns 1.169ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|master_state.001 nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|Selector0~126 nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|master_state.001 } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|master_state.001 {} nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|Selector0~126 {} nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|master_state.001 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.777 ns" { iCLK_50 iCLK_50~clkctrl nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|master_state.001 } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "2.777 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|master_state.001 {} } { 0.000ns 0.000ns 0.112ns 1.169ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "2.777 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} nios_ii:nios_ii0|nios_ii_clock_0:the_nios_ii_clock_0|nios_ii_clock_0_master_FSM:master_FSM|master_state.001 {} } { 0.000ns 0.000ns 0.112ns 1.169ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "nios_ii:nios_ii0\|cpu:the_cpu\|d_readdata_d1\[6\] LCD_D\[6\] iCLK_50 9.626 ns register " "Info: tsu for register \"nios_ii:nios_ii0\|cpu:the_cpu\|d_readdata_d1\[6\]\" (data pin = \"LCD_D\[6\]\", clock pin = \"iCLK_50\") is 9.626 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.801 ns + Longest pin register " "Info: + Longest pin to register delay is 9.801 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_D\[6\] 1 PIN PIN_C3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_C3; Fanout = 1; PIN Node = 'LCD_D\[6\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_D[6] } "NODE_NAME" } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.892 ns) 0.892 ns LCD_D\[6\]~1 2 COMB IOC_X0_Y46_N3 1 " "Info: 2: + IC(0.000 ns) + CELL(0.892 ns) = 0.892 ns; Loc. = IOC_X0_Y46_N3; Fanout = 1; COMB Node = 'LCD_D\[6\]~1'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { LCD_D[6] LCD_D[6]~1 } "NODE_NAME" } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.472 ns) + CELL(0.438 ns) 7.802 ns nios_ii:nios_ii0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[6\]~6587 3 COMB LCCOMB_X20_Y17_N16 1 " "Info: 3: + IC(6.472 ns) + CELL(0.438 ns) = 7.802 ns; Loc. = LCCOMB_X20_Y17_N16; Fanout = 1; COMB Node = 'nios_ii:nios_ii0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[6\]~6587'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "6.910 ns" { LCD_D[6]~1 nios_ii:nios_ii0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[6]~6587 } "NODE_NAME" } } { "nios_ii.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/nios_ii.v" 897 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.393 ns) 8.863 ns nios_ii:nios_ii0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[6\]~6588 4 COMB LCCOMB_X23_Y16_N6 1 " "Info: 4: + IC(0.668 ns) + CELL(0.393 ns) = 8.863 ns; Loc. = LCCOMB_X23_Y16_N6; Fanout = 1; COMB Node = 'nios_ii:nios_ii0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[6\]~6588'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { nios_ii:nios_ii0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[6]~6587 nios_ii:nios_ii0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[6]~6588 } "NODE_NAME" } } { "nios_ii.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/nios_ii.v" 897 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.415 ns) 9.717 ns nios_ii:nios_ii0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[6\] 5 COMB LCCOMB_X24_Y16_N8 1 " "Info: 5: + IC(0.439 ns) + CELL(0.415 ns) = 9.717 ns; Loc. = LCCOMB_X24_Y16_N8; Fanout = 1; COMB Node = 'nios_ii:nios_ii0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[6\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { nios_ii:nios_ii0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[6]~6588 nios_ii:nios_ii0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[6] } "NODE_NAME" } } { "nios_ii.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/nios_ii.v" 897 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.801 ns nios_ii:nios_ii0\|cpu:the_cpu\|d_readdata_d1\[6\] 6 REG LCFF_X24_Y16_N9 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 9.801 ns; Loc. = LCFF_X24_Y16_N9; Fanout = 2; REG Node = 'nios_ii:nios_ii0\|cpu:the_cpu\|d_readdata_d1\[6\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { nios_ii:nios_ii0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[6] nios_ii:nios_ii0|cpu:the_cpu|d_readdata_d1[6] } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/cpu.v" 9055 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.222 ns ( 22.67 % ) " "Info: Total cell delay = 2.222 ns ( 22.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.579 ns ( 77.33 % ) " "Info: Total interconnect delay = 7.579 ns ( 77.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "9.801 ns" { LCD_D[6] LCD_D[6]~1 nios_ii:nios_ii0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[6]~6587 nios_ii:nios_ii0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[6]~6588 nios_ii:nios_ii0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[6] nios_ii:nios_ii0|cpu:the_cpu|d_readdata_d1[6] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "9.801 ns" { LCD_D[6] {} LCD_D[6]~1 {} nios_ii:nios_ii0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[6]~6587 {} nios_ii:nios_ii0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[6]~6588 {} nios_ii:nios_ii0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[6] {} nios_ii:nios_ii0|cpu:the_cpu|d_readdata_d1[6] {} } { 0.000ns 0.000ns 6.472ns 0.668ns 0.439ns 0.000ns } { 0.000ns 0.892ns 0.438ns 0.393ns 0.415ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "cpu.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/cpu.v" 9055 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_PLL_OFFSET" "iCLK_50 nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 -2.618 ns - " "Info: - Offset between input clock \"iCLK_50\" and output clock \"nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" is -2.618 ns" {  } { { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 3 -1 0 } } { "altpll.tdf" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 destination 2.757 ns - Shortest register " "Info: - Shortest clock path from clock \"nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" to destination register is 2.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G15 4128 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 4128; COMB Node = 'nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.195 ns) + CELL(0.537 ns) 2.757 ns nios_ii:nios_ii0\|cpu:the_cpu\|d_readdata_d1\[6\] 3 REG LCFF_X24_Y16_N9 2 " "Info: 3: + IC(1.195 ns) + CELL(0.537 ns) = 2.757 ns; Loc. = LCFF_X24_Y16_N9; Fanout = 2; REG Node = 'nios_ii:nios_ii0\|cpu:the_cpu\|d_readdata_d1\[6\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.732 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl nios_ii:nios_ii0|cpu:the_cpu|d_readdata_d1[6] } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/cpu.v" 9055 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.48 % ) " "Info: Total cell delay = 0.537 ns ( 19.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.220 ns ( 80.52 % ) " "Info: Total interconnect delay = 2.220 ns ( 80.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl nios_ii:nios_ii0|cpu:the_cpu|d_readdata_d1[6] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "2.757 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl {} nios_ii:nios_ii0|cpu:the_cpu|d_readdata_d1[6] {} } { 0.000ns 1.025ns 1.195ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "9.801 ns" { LCD_D[6] LCD_D[6]~1 nios_ii:nios_ii0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[6]~6587 nios_ii:nios_ii0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[6]~6588 nios_ii:nios_ii0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[6] nios_ii:nios_ii0|cpu:the_cpu|d_readdata_d1[6] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "9.801 ns" { LCD_D[6] {} LCD_D[6]~1 {} nios_ii:nios_ii0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[6]~6587 {} nios_ii:nios_ii0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[6]~6588 {} nios_ii:nios_ii0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[6] {} nios_ii:nios_ii0|cpu:the_cpu|d_readdata_d1[6] {} } { 0.000ns 0.000ns 6.472ns 0.668ns 0.439ns 0.000ns } { 0.000ns 0.892ns 0.438ns 0.393ns 0.415ns 0.084ns } "" } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl nios_ii:nios_ii0|cpu:the_cpu|d_readdata_d1[6] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "2.757 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl {} nios_ii:nios_ii0|cpu:the_cpu|d_readdata_d1[6] {} } { 0.000ns 1.025ns 1.195ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "iCLK_50 oLCD_EN nios_ii:nios_ii0\|cpu:the_cpu\|d_address_tag_field\[12\] 11.105 ns register " "Info: tco from clock \"iCLK_50\" to destination pin \"oLCD_EN\" through register \"nios_ii:nios_ii0\|cpu:the_cpu\|d_address_tag_field\[12\]\" is 11.105 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "iCLK_50 nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 -2.618 ns + " "Info: + Offset between input clock \"iCLK_50\" and output clock \"nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" is -2.618 ns" {  } { { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 3 -1 0 } } { "altpll.tdf" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 source 2.789 ns + Longest register " "Info: + Longest clock path from clock \"nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" to source register is 2.789 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G15 4128 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 4128; COMB Node = 'nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.537 ns) 2.789 ns nios_ii:nios_ii0\|cpu:the_cpu\|d_address_tag_field\[12\] 3 REG LCFF_X24_Y20_N13 3 " "Info: 3: + IC(1.227 ns) + CELL(0.537 ns) = 2.789 ns; Loc. = LCFF_X24_Y20_N13; Fanout = 3; REG Node = 'nios_ii:nios_ii0\|cpu:the_cpu\|d_address_tag_field\[12\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl nios_ii:nios_ii0|cpu:the_cpu|d_address_tag_field[12] } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/cpu.v" 8974 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.25 % ) " "Info: Total cell delay = 0.537 ns ( 19.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.252 ns ( 80.75 % ) " "Info: Total interconnect delay = 2.252 ns ( 80.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.789 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl nios_ii:nios_ii0|cpu:the_cpu|d_address_tag_field[12] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "2.789 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl {} nios_ii:nios_ii0|cpu:the_cpu|d_address_tag_field[12] {} } { 0.000ns 1.025ns 1.227ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cpu.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/cpu.v" 8974 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.684 ns + Longest register pin " "Info: + Longest register to pin delay is 10.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios_ii:nios_ii0\|cpu:the_cpu\|d_address_tag_field\[12\] 1 REG LCFF_X24_Y20_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y20_N13; Fanout = 3; REG Node = 'nios_ii:nios_ii0\|cpu:the_cpu\|d_address_tag_field\[12\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ii:nios_ii0|cpu:the_cpu|d_address_tag_field[12] } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/cpu.v" 8974 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.398 ns) 0.724 ns nios_ii:nios_ii0\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|cpu_data_master_requests_onchip_mem_s1~117 2 COMB LCCOMB_X24_Y20_N4 2 " "Info: 2: + IC(0.326 ns) + CELL(0.398 ns) = 0.724 ns; Loc. = LCCOMB_X24_Y20_N4; Fanout = 2; COMB Node = 'nios_ii:nios_ii0\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|cpu_data_master_requests_onchip_mem_s1~117'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.724 ns" { nios_ii:nios_ii0|cpu:the_cpu|d_address_tag_field[12] nios_ii:nios_ii0|onchip_mem_s1_arbitrator:the_onchip_mem_s1|cpu_data_master_requests_onchip_mem_s1~117 } "NODE_NAME" } } { "nios_ii.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/nios_ii.v" 2875 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.393 ns) 1.787 ns nios_ii:nios_ii0\|uart_s1_arbitrator:the_uart_s1\|cpu_data_master_requests_uart_s1~45 3 COMB LCCOMB_X23_Y20_N14 10 " "Info: 3: + IC(0.670 ns) + CELL(0.393 ns) = 1.787 ns; Loc. = LCCOMB_X23_Y20_N14; Fanout = 10; COMB Node = 'nios_ii:nios_ii0\|uart_s1_arbitrator:the_uart_s1\|cpu_data_master_requests_uart_s1~45'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { nios_ii:nios_ii0|onchip_mem_s1_arbitrator:the_onchip_mem_s1|cpu_data_master_requests_onchip_mem_s1~117 nios_ii:nios_ii0|uart_s1_arbitrator:the_uart_s1|cpu_data_master_requests_uart_s1~45 } "NODE_NAME" } } { "nios_ii.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/nios_ii.v" 7919 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.275 ns) 2.911 ns nios_ii:nios_ii0\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave\|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~51 4 COMB LCCOMB_X22_Y18_N0 6 " "Info: 4: + IC(0.849 ns) + CELL(0.275 ns) = 2.911 ns; Loc. = LCCOMB_X22_Y18_N0; Fanout = 6; COMB Node = 'nios_ii:nios_ii0\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave\|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~51'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { nios_ii:nios_ii0|uart_s1_arbitrator:the_uart_s1|cpu_data_master_requests_uart_s1~45 nios_ii:nios_ii0|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~51 } "NODE_NAME" } } { "nios_ii.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/nios_ii.v" 1771 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.217 ns) + CELL(0.150 ns) 4.278 ns nios_ii:nios_ii0\|lcd_control_slave_arbitrator:the_lcd_control_slave\|lcd_control_slave_begintransfer~35 5 COMB LCCOMB_X19_Y17_N14 6 " "Info: 5: + IC(1.217 ns) + CELL(0.150 ns) = 4.278 ns; Loc. = LCCOMB_X19_Y17_N14; Fanout = 6; COMB Node = 'nios_ii:nios_ii0\|lcd_control_slave_arbitrator:the_lcd_control_slave\|lcd_control_slave_begintransfer~35'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { nios_ii:nios_ii0|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~51 nios_ii:nios_ii0|lcd_control_slave_arbitrator:the_lcd_control_slave|lcd_control_slave_begintransfer~35 } "NODE_NAME" } } { "nios_ii.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/nios_ii.v" 2080 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.398 ns) 5.848 ns nios_ii:nios_ii0\|lcd:the_lcd\|LCD_E~520 6 COMB LCCOMB_X19_Y11_N0 1 " "Info: 6: + IC(1.172 ns) + CELL(0.398 ns) = 5.848 ns; Loc. = LCCOMB_X19_Y11_N0; Fanout = 1; COMB Node = 'nios_ii:nios_ii0\|lcd:the_lcd\|LCD_E~520'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { nios_ii:nios_ii0|lcd_control_slave_arbitrator:the_lcd_control_slave|lcd_control_slave_begintransfer~35 nios_ii:nios_ii0|lcd:the_lcd|LCD_E~520 } "NODE_NAME" } } { "lcd.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/lcd.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.164 ns) + CELL(2.672 ns) 10.684 ns oLCD_EN 7 PIN PIN_E2 0 " "Info: 7: + IC(2.164 ns) + CELL(2.672 ns) = 10.684 ns; Loc. = PIN_E2; Fanout = 0; PIN Node = 'oLCD_EN'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "4.836 ns" { nios_ii:nios_ii0|lcd:the_lcd|LCD_E~520 oLCD_EN } "NODE_NAME" } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.286 ns ( 40.12 % ) " "Info: Total cell delay = 4.286 ns ( 40.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.398 ns ( 59.88 % ) " "Info: Total interconnect delay = 6.398 ns ( 59.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "10.684 ns" { nios_ii:nios_ii0|cpu:the_cpu|d_address_tag_field[12] nios_ii:nios_ii0|onchip_mem_s1_arbitrator:the_onchip_mem_s1|cpu_data_master_requests_onchip_mem_s1~117 nios_ii:nios_ii0|uart_s1_arbitrator:the_uart_s1|cpu_data_master_requests_uart_s1~45 nios_ii:nios_ii0|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~51 nios_ii:nios_ii0|lcd_control_slave_arbitrator:the_lcd_control_slave|lcd_control_slave_begintransfer~35 nios_ii:nios_ii0|lcd:the_lcd|LCD_E~520 oLCD_EN } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "10.684 ns" { nios_ii:nios_ii0|cpu:the_cpu|d_address_tag_field[12] {} nios_ii:nios_ii0|onchip_mem_s1_arbitrator:the_onchip_mem_s1|cpu_data_master_requests_onchip_mem_s1~117 {} nios_ii:nios_ii0|uart_s1_arbitrator:the_uart_s1|cpu_data_master_requests_uart_s1~45 {} nios_ii:nios_ii0|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~51 {} nios_ii:nios_ii0|lcd_control_slave_arbitrator:the_lcd_control_slave|lcd_control_slave_begintransfer~35 {} nios_ii:nios_ii0|lcd:the_lcd|LCD_E~520 {} oLCD_EN {} } { 0.000ns 0.326ns 0.670ns 0.849ns 1.217ns 1.172ns 2.164ns } { 0.000ns 0.398ns 0.393ns 0.275ns 0.150ns 0.398ns 2.672ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.789 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl nios_ii:nios_ii0|cpu:the_cpu|d_address_tag_field[12] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "2.789 ns" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl {} nios_ii:nios_ii0|cpu:the_cpu|d_address_tag_field[12] {} } { 0.000ns 1.025ns 1.227ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "10.684 ns" { nios_ii:nios_ii0|cpu:the_cpu|d_address_tag_field[12] nios_ii:nios_ii0|onchip_mem_s1_arbitrator:the_onchip_mem_s1|cpu_data_master_requests_onchip_mem_s1~117 nios_ii:nios_ii0|uart_s1_arbitrator:the_uart_s1|cpu_data_master_requests_uart_s1~45 nios_ii:nios_ii0|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~51 nios_ii:nios_ii0|lcd_control_slave_arbitrator:the_lcd_control_slave|lcd_control_slave_begintransfer~35 nios_ii:nios_ii0|lcd:the_lcd|LCD_E~520 oLCD_EN } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "10.684 ns" { nios_ii:nios_ii0|cpu:the_cpu|d_address_tag_field[12] {} nios_ii:nios_ii0|onchip_mem_s1_arbitrator:the_onchip_mem_s1|cpu_data_master_requests_onchip_mem_s1~117 {} nios_ii:nios_ii0|uart_s1_arbitrator:the_uart_s1|cpu_data_master_requests_uart_s1~45 {} nios_ii:nios_ii0|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~51 {} nios_ii:nios_ii0|lcd_control_slave_arbitrator:the_lcd_control_slave|lcd_control_slave_begintransfer~35 {} nios_ii:nios_ii0|lcd:the_lcd|LCD_E~520 {} oLCD_EN {} } { 0.000ns 0.326ns 0.670ns 0.849ns 1.217ns 1.172ns 2.164ns } { 0.000ns 0.398ns 0.393ns 0.275ns 0.150ns 0.398ns 2.672ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.622 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.622 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.622 ns) 2.622 ns altera_reserved_tdo 2 PIN PIN_R4 0 " "Info: 2: + IC(0.000 ns) + CELL(2.622 ns) = 2.622 ns; Loc. = PIN_R4; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.622 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 100.00 % ) " "Info: Total cell delay = 2.622 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.622 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "2.622 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.622ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[12\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 2.512 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[12\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 2.512 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.657 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.000 ns) 2.873 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 142 " "Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G3; Fanout = 142; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.247 ns) + CELL(0.537 ns) 4.657 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[12\] 3 REG LCFF_X12_Y21_N11 2 " "Info: 3: + IC(1.247 ns) + CELL(0.537 ns) = 4.657 ns; Loc. = LCFF_X12_Y21_N11; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[12\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12] } "NODE_NAME" } } { "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" 1002 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.53 % ) " "Info: Total cell delay = 0.537 ns ( 11.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.120 ns ( 88.47 % ) " "Info: Total interconnect delay = 4.120 ns ( 88.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "4.657 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "4.657 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12] {} } { 0.000ns 2.873ns 1.247ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" 1002 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.411 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.411 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y26_N0 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 23; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.177 ns) + CELL(0.150 ns) 2.327 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~367 2 COMB LCCOMB_X12_Y21_N10 1 " "Info: 2: + IC(2.177 ns) + CELL(0.150 ns) = 2.327 ns; Loc. = LCCOMB_X12_Y21_N10; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~367'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~367 } "NODE_NAME" } } { "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" 987 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.411 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[12\] 3 REG LCFF_X12_Y21_N11 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.411 ns; Loc. = LCFF_X12_Y21_N11; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[12\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~367 sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12] } "NODE_NAME" } } { "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" 1002 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 9.71 % ) " "Info: Total cell delay = 0.234 ns ( 9.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.177 ns ( 90.29 % ) " "Info: Total interconnect delay = 2.177 ns ( 90.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.411 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~367 sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "2.411 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~367 {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12] {} } { 0.000ns 2.177ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "4.657 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "4.657 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12] {} } { 0.000ns 2.873ns 1.247ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.411 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~367 sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "2.411 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~367 {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12] {} } { 0.000ns 2.177ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "264 " "Info: Peak virtual memory: 264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 28 00:15:46 2019 " "Info: Processing ended: Fri Jun 28 00:15:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
