{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "dc982915",
   "metadata": {},
   "source": [
    "## What is Verilog : \n",
    "\n",
    "Verilog is a hardware description language (HDL) that is used to model electronic systems.\n",
    "\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1fe7aadb",
   "metadata": {},
   "source": [
    "## When we use Verilog, there are two main ways to model a circuit: \n",
    "\n",
    "### Structural Modeling:\n",
    "- هنا إحنا بنوصف تركيب الدائرة الإلكترونية نفسها.\n",
    "\n",
    "- يعني بنقول اتوصّل إيه بإيه زي إنك ترسم الدائرة بنفسك لكن بالكود.\n",
    "\n",
    "- بنستخدم بوابات منطقية ونوصلها ببعض علشان نبني الدائرة.\n",
    "\n",
    "- بنهتم بالبنية الداخلية، مش بالسلوك.\n",
    "\n",
    "\n",
    "### Behavioral Modeling:\n",
    "- هنا مش بنوصف إزاي الدائرة متوصلة جوه،\n",
    "- إنما بنوصف إيه اللي بتعمله (يعني السلوك).\n",
    "- بنركز على الوظيفة مش على التوصيلات.\n",
    "- الكود بيبقى أقرب لطريقة التفكير البرمجية.\n",
    "\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bd9bac1d",
   "metadata": {},
   "source": [
    "### Structural Example: \n",
    "\n",
    "```verilog\n",
    "module simple_circuit(Y, A, B, C);\n",
    "  output Y;\n",
    "  input A, B, C;\n",
    "  wire w1;\n",
    "\n",
    "  and (w1, A, B); // w1 = A AND B\n",
    "  or (Y, w1, C); // Y = w1 OR C\n",
    "endmodule\n",
    "```\n",
    "\n",
    "###  Behavioral Example: \n",
    "\n",
    "```verilog\n",
    "module simple_circuit(Y, A, B, C);\n",
    "  output reg Y;\n",
    "  input A, B, C;\n",
    "\n",
    "  always @(*) begin\n",
    "    Y = (A & B) | C;   // مجرد نكتب المعادلة\n",
    "  end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "75618a9d",
   "metadata": {},
   "source": [
    "## Basic Syntax: \n",
    "- A module is a block of Verilog code that defines the design of a component. \n",
    "\n",
    "- To define a module, we begin with the keyword `module` and end with the keyword \n",
    "`endmodule`. \n",
    "\n",
    "- All keywords are lowercase (Verilog is case sensitive). \n",
    "\n",
    "-  The port list contains all of the inputs and outputs of the module (component being described) \n",
    "while associating them with their types using `input` and `output` keywords. \n",
    "\n",
    "    Example: \n",
    "\n",
    "    `module my_module(input in_a, input in_b, output out);` \n",
    "\n",
    "- Data types are either net or variable.\n",
    "    - Net data types represent physical interconnections between structures while variable data types represent elements to store data temporarily. \n",
    "\n",
    "    Example: \n",
    "\n",
    "    `wire w;`\n",
    "\n",
    "    `integer count;`\n",
    "\n",
    "    Here, the `wire` keyword represents a node or a connection (net data type)\n",
    "\n",
    "    while\n",
    "\n",
    "    `integer`\n",
    "    declares a signed 32-bit variable. \n",
    "\n",
    "- Verilog has keywords for primitive gates such as `and`, `or`, `xnor`. \n",
    "\n",
    "    It also has a wide range \n",
    "of operators (arithmetic, logical, relational, etc.).\n",
    "\n",
    "-  Statements are terminated with a semicolon. \n",
    "\n",
    "---\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2e5e47aa",
   "metadata": {},
   "source": [
    "## Setup: \n",
    "- Download and install Icarus Verilog from: bleyer.org/icarus/ \n",
    "- Add the path C:\\iverilog\\bin to the PATH environment variable. \n",
    "- You can then execute the `iverilog` command to compile the Verilog input code file and generate \n",
    "the output format, and the `vvp` command which is the simulation runtime engine.\n",
    "\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e006b4cc",
   "metadata": {},
   "source": [
    "## Half Adder : \n",
    "\n",
    "![halfAdder](images/halfadder.png)\n",
    "\n",
    "The half adder is a combinational logic circuit designed by connecting one XOR gate and one \n",
    "AND gate to add two input 1-bit binary numbers and generate a carry and a sum. "
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1f3ca065",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## Full Adder : \n",
    "\n",
    "![fullAdder](images/FullAdder.png)\n",
    "\n",
    "Full Adder: \n",
    "\n",
    "The full adder consists of two XOR gates, two AND gates, and one OR gate. \n",
    "\n",
    "It is the adder that \n",
    "adds three inputs and produces two outputs.The first two inputs are A and B and the third input is \n",
    "an input carry as Cin.\n",
    "\n",
    "The output carry is Cout and the normal output is Sum. "
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4267becd",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## After create files Run this command : \n",
    "\n",
    "`iverilog -o \"fileOutPutName\" \"filename.v`\n",
    "\n",
    "`vvp \"fileOutPutName`\n",
    "\n",
    "--- \n",
    "\n",
    "\n",
    "## Examle : \n",
    "\n",
    "`iverilog -o test FullAdder.v`\n",
    "\n",
    "this will create file test , to run it : \n",
    "\n",
    "`vvp test`\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "![image.png](images/image.png)\n",
    "\n",
    "**note that**\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "If there is no error, so it's work :)\n"
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
