Chandan Karfa , Dipankar Sarkar , Chittaranjan Mandal, Verification of datapath and controller generation phase in high-level synthesis of digital circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.3, p.479-492, March 2010
Daniel Große , Markus Groß , Ulrich Kühne , Rolf Drechsler, Simulation-based equivalence checking between SystemC models at different levels of abstraction, Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI, May 02-04, 2011, Lausanne, Switzerland
Jian Hu , Tun Li , Sikun Li, Equivalence checking between SLM and TLM using coverage directed simulation, Frontiers of Computer Science: Selected Publications from Chinese Universities, v.9 n.6, p.934-943, December  2015
Keith A. Campbell , David Lin , Subhasish Mitra , Deming Chen, Hybrid quick error detection (H-QED): accelerator validation and debug using high-level synthesis principles, Proceedings of the 52nd Annual Design Automation Conference, p.1-6, June 07-11, 2015, San Francisco, California
Chandan Karfa , Chittaranjan Mandal , Dipankar Sarkar, Formal verification of code motion techniques using data-flow-driven equivalence checking, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.17 n.3, p.1-37, June 2012
