############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_dataflow "des_dec"
set_directive_pipeline "des_dec/unroll1"
set_directive_pipeline "des_dec/unroll2"
set_directive_pipeline "des_dec/loop3"
set_directive_pipeline "des_dec/Pipeline_loop4"
set_directive_pipeline "des_dec/loop5"
set_directive_pipeline "des_dec/loop3_1"
set_directive_pipeline "des_dec/loop4_1"
set_directive_pipeline "des_dec/loop4_2"
set_directive_pipeline "des_dec/loop4_3"
