#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Oct 25 17:26:11 2023
# Process ID: 61500
# Current directory: C:/Users/user/verilog501/verilog501.runs/synth_1
# Command line: vivado.exe -log SampleDisplay.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SampleDisplay.tcl
# Log file: C:/Users/user/verilog501/verilog501.runs/synth_1/SampleDisplay.vds
# Journal file: C:/Users/user/verilog501/verilog501.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source SampleDisplay.tcl -notrace
Command: synth_design -top SampleDisplay -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 51572 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 769.250 ; gain = 234.551
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SampleDisplay' [C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/keyboard_sample/SampleDisplay.v:1]
	Parameter LEFT_SHIFT_CODES bound to: 9'b000010010 
	Parameter RIGHT_SHIFT_CODES bound to: 9'b001011001 
	Parameter KEY_CODES bound to: 180'b001000101000010110000011110000100110000100101000101110000110110000111101000111110001000110001110000001101001001110010001111010001101011001110011001110100001101100001110101001111101 
INFO: [Synth 8-6157] synthesizing module 'SevenSegment' [C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/lab5/SevenSegment.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegment' (1#1) [C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/lab5/SevenSegment.v:1]
INFO: [Synth 8-6157] synthesizing module 'KeyboardDecoder' [C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/lab5/KeyboardDecoder.v:1]
	Parameter INIT bound to: 2'b00 
	Parameter WAIT_FOR_SIGNAL bound to: 2'b01 
	Parameter GET_SIGNAL_DOWN bound to: 2'b10 
	Parameter WAIT_RELEASE bound to: 2'b11 
	Parameter IS_INIT bound to: 8'b10101010 
	Parameter IS_EXTEND bound to: 8'b11100000 
	Parameter IS_BREAK bound to: 8'b11110000 
ERROR: [Synth 8-439] module 'KeyboardCtrl_0' not found [C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/lab5/KeyboardDecoder.v:33]
ERROR: [Synth 8-6156] failed synthesizing module 'KeyboardDecoder' [C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/lab5/KeyboardDecoder.v:1]
ERROR: [Synth 8-6156] failed synthesizing module 'SampleDisplay' [C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/keyboard_sample/SampleDisplay.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 842.316 ; gain = 307.617
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Oct 25 17:26:23 2023...
