	component TR5_QSYS is
		port (
			adv7619_int_external_connection_export         : in    std_logic                    := 'X';             -- export
			adv7619_rst_external_connection_export         : out   std_logic;                                       -- export
			in_port_to_the_button                          : in    std_logic_vector(3 downto 0) := (others => 'X'); -- export
			clk_50                                         : in    std_logic                    := 'X';             -- clk
			reset_n                                        : in    std_logic                    := 'X';             -- reset_n
			hdmi_tx_fmc_i2c_scl_external_connection_export : out   std_logic;                                       -- export
			hdmi_tx_fmc_i2c_sda_external_connection_export : inout std_logic                    := 'X';             -- export
			i2c_scl_external_connection_export             : out   std_logic;                                       -- export
			i2c_sda_external_connection_export             : inout std_logic                    := 'X';             -- export
			out_port_from_the_led                          : out   std_logic_vector(3 downto 0);                    -- export
			rx0_edid_i2c_scl_external_connection_export    : out   std_logic;                                       -- export
			rx0_edid_i2c_sda_external_connection_export    : inout std_logic                    := 'X';             -- export
			rx1_edid_i2c_scl_external_connection_export    : out   std_logic;                                       -- export
			rx1_edid_i2c_sda_external_connection_export    : inout std_logic                    := 'X';             -- export
			sii9136_int_external_connection_export         : in    std_logic                    := 'X';             -- export
			sii9136_rst_n_external_connection_export       : out   std_logic;                                       -- export
			sii9678_int_external_connection_export         : in    std_logic                    := 'X';             -- export
			sw_external_connection_export                  : in    std_logic_vector(3 downto 0) := (others => 'X')  -- export
		);
	end component TR5_QSYS;

