{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729222551083 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729222551084 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 18 11:35:50 2024 " "Processing started: Fri Oct 18 11:35:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729222551084 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729222551084 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mem_flash -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off mem_flash -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729222551084 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729222551654 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729222551654 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top.v(45) " "Verilog HDL information at top.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX16_Mem_Flash/top.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1729222560849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX16_Mem_Flash/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729222560851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729222560851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi_master.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX16_Mem_Flash/spi_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729222560853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729222560853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.v 1 1 " "Found 1 design units, including 1 entities, in source file seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 segdisplay " "Found entity 1: segdisplay" {  } { { "seg.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX16_Mem_Flash/seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729222560854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729222560854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flash.v 1 1 " "Found 1 design units, including 1 entities, in source file flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 flash_contorl " "Found entity 1: flash_contorl" {  } { { "flash.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX16_Mem_Flash/flash.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729222560857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729222560857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "spi_csn spi_master.v(37) " "Verilog HDL Implicit Net warning at spi_master.v(37): created implicit net for \"spi_csn\"" {  } { { "spi_master.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX16_Mem_Flash/spi_master.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729222560857 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729222560924 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "state top.v(22) " "Verilog HDL warning at top.v(22): object state used but never assigned" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX16_Mem_Flash/top.v" 22 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1729222560925 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data top.v(45) " "Verilog HDL Always Construct warning at top.v(45): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX16_Mem_Flash/top.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1729222560925 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "state.s_erase 0 top.v(22) " "Net \"state.s_erase\" at top.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX16_Mem_Flash/top.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1729222560925 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "state.s_wb 0 top.v(22) " "Net \"state.s_wb\" at top.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX16_Mem_Flash/top.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1729222560925 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "state.s_w 0 top.v(22) " "Net \"state.s_w\" at top.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX16_Mem_Flash/top.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1729222560925 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "state.s_r 0 top.v(22) " "Net \"state.s_r\" at top.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX16_Mem_Flash/top.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1729222560925 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "state.s_wb2 0 top.v(22) " "Net \"state.s_wb2\" at top.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX16_Mem_Flash/top.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1729222560925 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] top.v(45) " "Inferred latch for \"data\[0\]\" at top.v(45)" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX16_Mem_Flash/top.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729222560925 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] top.v(45) " "Inferred latch for \"data\[1\]\" at top.v(45)" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX16_Mem_Flash/top.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729222560925 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] top.v(45) " "Inferred latch for \"data\[2\]\" at top.v(45)" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX16_Mem_Flash/top.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729222560925 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] top.v(45) " "Inferred latch for \"data\[3\]\" at top.v(45)" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX16_Mem_Flash/top.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729222560925 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] top.v(45) " "Inferred latch for \"data\[4\]\" at top.v(45)" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX16_Mem_Flash/top.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729222560925 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] top.v(45) " "Inferred latch for \"data\[5\]\" at top.v(45)" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX16_Mem_Flash/top.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729222560925 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] top.v(45) " "Inferred latch for \"data\[6\]\" at top.v(45)" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX16_Mem_Flash/top.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729222560925 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] top.v(45) " "Inferred latch for \"data\[7\]\" at top.v(45)" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX16_Mem_Flash/top.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729222560925 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segdisplay segdisplay:segdisplay_inst " "Elaborating entity \"segdisplay\" for hierarchy \"segdisplay:segdisplay_inst\"" {  } { { "top.v" "segdisplay_inst" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX16_Mem_Flash/top.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729222560926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flash_contorl flash_contorl:flash_contorl_hp " "Elaborating entity \"flash_contorl\" for hierarchy \"flash_contorl:flash_contorl_hp\"" {  } { { "top.v" "flash_contorl_hp" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX16_Mem_Flash/top.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729222560927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master flash_contorl:flash_contorl_hp\|spi_master:inst_spi_master " "Elaborating entity \"spi_master\" for hierarchy \"flash_contorl:flash_contorl_hp\|spi_master:inst_spi_master\"" {  } { { "flash.v" "inst_spi_master" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX16_Mem_Flash/flash.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729222560932 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spi_csn spi_master.v(37) " "Verilog HDL or VHDL warning at spi_master.v(37): object \"spi_csn\" assigned a value but never read" {  } { { "spi_master.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX16_Mem_Flash/spi_master.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729222560933 "|top|flash_contorl:flash_contorl_hp|spi_master:inst_spi_master"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "spi_csn_reg spi_master.v(31) " "Verilog HDL warning at spi_master.v(31): object spi_csn_reg used but never assigned" {  } { { "spi_master.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX16_Mem_Flash/spi_master.v" 31 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1729222560933 "|top|flash_contorl:flash_contorl_hp|spi_master:inst_spi_master"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1729222561513 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "spi_master.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX16_Mem_Flash/spi_master.v" 109 -1 0 } } { "spi_master.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX16_Mem_Flash/spi_master.v" 119 -1 0 } } { "flash.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX16_Mem_Flash/flash.v" 219 -1 0 } } { "seg.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX16_Mem_Flash/seg.v" 140 -1 0 } } { "seg.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX16_Mem_Flash/seg.v" 77 -1 0 } } { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX16_Mem_Flash/top.v" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1729222561573 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1729222561573 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_dig\[7\] VCC " "Pin \"seg_dig\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX16_Mem_Flash/top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729222561610 "|top|seg_dig[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1729222561610 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1729222561687 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1729222562108 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX16_Mem_Flash/output_files/top.map.smsg " "Generated suppressed messages file E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX16_Mem_Flash/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729222562147 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729222562341 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729222562341 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "193 " "Implemented 193 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729222562535 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729222562535 ""} { "Info" "ICUT_CUT_TM_LCELLS" "171 " "Implemented 171 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729222562535 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729222562535 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4756 " "Peak virtual memory: 4756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729222562624 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 18 11:36:02 2024 " "Processing ended: Fri Oct 18 11:36:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729222562624 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729222562624 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729222562624 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729222562624 ""}
