[
  {
    "author": [
      {
        "family": "Hrishikesh",
        "given": "M.S."
      },
      {
        "family": "Jouppi",
        "given": "N.P."
      },
      {
        "family": "Farkas",
        "given": "K.I."
      },
      {
        "family": "Burger",
        "given": "D."
      },
      {
        "family": "Keckler",
        "given": "S.W."
      },
      {
        "family": "Shivakumar",
        "given": "P."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "International Symposium on Computer Architecture (ISCA"
    ],
    "date": [
      "2002-05"
    ],
    "pages": [
      "14–24"
    ],
    "title": [
      "The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Flachs",
        "given": "B."
      },
      {
        "family": "Asano",
        "given": "S."
      },
      {
        "family": "Dhong",
        "given": "S.H."
      },
      {
        "family": "Hofstee",
        "given": "P."
      },
      {
        "family": "Gervais",
        "given": "G."
      },
      {
        "family": "Kim",
        "given": "R."
      },
      {
        "family": "Le",
        "given": "T."
      },
      {
        "family": "Liu",
        "given": "P."
      },
      {
        "family": "Liberty",
        "given": "J."
      },
      {
        "family": "Michael",
        "given": "B."
      },
      {
        "family": "Oh",
        "given": "H."
      },
      {
        "family": "Mueller",
        "given": "S.M."
      },
      {
        "family": "Takahashi",
        "given": "O."
      },
      {
        "family": "Hatakeyama",
        "given": "A."
      },
      {
        "family": "Watanabe",
        "given": "Y."
      },
      {
        "family": "Yano",
        "given": "N."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE International Solid-State Circuits Conference (ISSCC"
    ],
    "date": [
      "2005-02"
    ],
    "pages": [
      "134–135"
    ],
    "title": [
      "A streaming processing unit for a CELL processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Harstein",
        "given": "A."
      },
      {
        "family": "Puzak",
        "given": "T.R."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE International Symposium on Microarchitecture (MICRO"
    ],
    "date": [
      "2003-12"
    ],
    "pages": [
      "117–125"
    ],
    "title": [
      "Optimum power/performance pipeline depth"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Moore",
        "given": "G.E."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Electronics"
    ],
    "issue": [
      "8"
    ],
    "note": [
      "Apr 1965"
    ],
    "pages": [
      "114–117"
    ],
    "title": [
      "Cramming more components onto integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Agarwala",
        "given": "S."
      },
      {
        "family": "Anderson",
        "given": "T."
      },
      {
        "family": "Hill",
        "given": "A."
      },
      {
        "family": "Ales",
        "given": "M.D."
      },
      {
        "family": "Damodaran",
        "given": "R."
      },
      {
        "family": "Wiley",
        "given": "P."
      },
      {
        "family": "Mullinnix",
        "given": "S."
      },
      {
        "family": "Leach",
        "given": "J."
      },
      {
        "family": "Lell",
        "given": "A."
      },
      {
        "family": "Gill",
        "given": "M."
      },
      {
        "family": "Rajagopal",
        "given": "A."
      },
      {
        "family": "Chachad",
        "given": "A."
      },
      {
        "family": "Agarwala",
        "given": "M."
      },
      {
        "family": "Apostol",
        "given": "J."
      },
      {
        "family": "Krishnan",
        "given": "M."
      },
      {
        "family": "Bui",
        "given": "D."
      },
      {
        "family": "An",
        "given": "Q."
      },
      {
        "family": "Nagaraj",
        "given": "N.S."
      },
      {
        "family": "Wolf",
        "given": "T."
      },
      {
        "family": "Elappuparackal",
        "given": "T.T."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE J. Solid State Circuits (JSSC"
    ],
    "date": [
      "2002-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1532–1544"
    ],
    "title": [
      "A 600-MHz VLIW DSP"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Preston",
        "given": "R.P."
      },
      {
        "family": "Badeau",
        "given": "R.W."
      },
      {
        "family": "Balley",
        "given": "D.W."
      },
      {
        "family": "Bell",
        "given": "S.L."
      },
      {
        "family": "Biro",
        "given": "L.L."
      },
      {
        "family": "Bowhill",
        "given": "W.J."
      },
      {
        "family": "Dever",
        "given": "D.E."
      },
      {
        "family": "Felix",
        "given": "S."
      },
      {
        "family": "Gammack",
        "given": "R."
      },
      {
        "family": "Germini",
        "given": "V."
      },
      {
        "family": "Gowan",
        "given": "M.K."
      },
      {
        "family": "Gronowshi",
        "given": "P."
      },
      {
        "family": "S. Mehta",
        "given": "D.B.Jankson",
        "particle": "adn"
      },
      {
        "family": "Morton",
        "given": "S.V."
      },
      {
        "family": "Pickholtz",
        "given": "J.D."
      },
      {
        "family": "Reilly",
        "given": "M.H."
      },
      {
        "family": "Smith",
        "given": "M.J."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE International Solid-State Circuits Conference (ISSCC"
    ],
    "date": [
      "2002-02"
    ],
    "pages": [
      "266–267"
    ],
    "title": [
      "Design of an 8-wide superscalar RISC microprocessor with simultaneous multithreading"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hennessy",
        "given": "J.L."
      },
      {
        "family": "Patterson",
        "given": "D."
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "2007"
    ],
    "edition": [
      "4th edn"
    ],
    "publisher": [
      "Morgan Kaufmann Publisher"
    ],
    "title": [
      "Computer Architecture – A Quantitative Approach"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Roy",
        "given": "K."
      },
      {
        "family": "Mukhopadyay",
        "given": "S."
      },
      {
        "family": "Mahmoodi-meimand",
        "given": "H."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proc. IEEE"
    ],
    "issue": [
      "2"
    ],
    "note": [
      "Feb 2003"
    ],
    "pages": [
      "305–327"
    ],
    "title": [
      "Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits"
    ],
    "type": "article-journal",
    "volume": [
      "91"
    ]
  },
  {
    "author": [
      {
        "family": "Horowitz",
        "given": "M."
      },
      {
        "family": "Dally",
        "given": "W."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE International Solid-State Circuits Conference (ISSCC), Feb 2004"
    ],
    "pages": [
      "132–133"
    ],
    "title": [
      "How scaling will change processor architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Borkar",
        "given": "S."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Asia and South Pacific Design Automatic Conference (ASP-DAC"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "293–296"
    ],
    "title": [
      "Low power design challenges for the decade"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Stinson",
        "given": "J."
      },
      {
        "family": "Rusu",
        "given": "S."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE International Solid-State Circuits Conference (ISSCC), Feb 2003"
    ],
    "pages": [
      "252–253"
    ],
    "title": [
      "A 1.5 GHz third generation Itanium processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Naffziger",
        "given": "S."
      },
      {
        "family": "Grutkowski",
        "given": "T."
      },
      {
        "family": "Stackhouse",
        "given": "B."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE International Solid-State Circuits Conference (ISSCC), Feb 2005"
    ],
    "pages": [
      "182–183, 592"
    ],
    "title": [
      "The implementation of a 2-core multi-threaded Itanium family processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rusu",
        "given": "S."
      },
      {
        "family": "Tam",
        "given": "S."
      },
      {
        "family": "Muljono",
        "given": "H."
      },
      {
        "family": "Ayers",
        "given": "D."
      },
      {
        "family": "Chang",
        "given": "J."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE International Solid-State Circuits Conference (ISSCC"
    ],
    "date": [
      "2006-02"
    ],
    "pages": [
      "102–103"
    ],
    "title": [
      "A dual-core multi-threaded Xeon processor with 16MB L3 cache"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Man",
        "given": "H.D."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEEE International Solid-State Circuits Conference (ISSCC), Feb 2004"
    ],
    "pages": [
      "29–35"
    ],
    "title": [
      "Ambient intelligence: Gigascale dreams and nanoscale realities"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ho",
        "given": "R."
      },
      {
        "family": "Mai",
        "given": "K.W."
      },
      {
        "family": "Horowitz",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Proc. IEEE"
    ],
    "issue": [
      "4"
    ],
    "note": [
      "Apr 2001"
    ],
    "pages": [
      "490–504"
    ],
    "title": [
      "The future of wires"
    ],
    "type": "article-journal",
    "volume": [
      "89"
    ]
  },
  {
    "citation-number": [
      "16."
    ],
    "date": [
      "2005"
    ],
    "edition": [
      "2005 edn"
    ],
    "genre": [
      "Technical report,"
    ],
    "publisher": [
      "ITRS"
    ],
    "title": [
      "International Roadmap Committee, International technology roadmap for semiconductors"
    ],
    "type": "report",
    "url": [
      "http://public.itrs.net/"
    ]
  },
  {
    "author": [
      {
        "family": "Borkar",
        "given": "S."
      },
      {
        "family": "Karnik",
        "given": "T."
      },
      {
        "family": "Narendra",
        "given": "S."
      },
      {
        "family": "Tschanz",
        "given": "J."
      },
      {
        "family": "Keshavarzi",
        "given": "A."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "IEEE International Conference on Design Automation (DAC"
    ],
    "date": [
      "2003-06"
    ],
    "pages": [
      "338–342"
    ],
    "title": [
      "Parameter variations and impact on circuits and microarchitecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kaneko",
        "given": "S."
      },
      {
        "family": "Sawai",
        "given": "K."
      },
      {
        "family": "Masui",
        "given": "N."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IEEE International Solid-State Circuits Conference (ISSCC"
    ],
    "date": [
      "2003-02"
    ],
    "pages": [
      "254–255"
    ],
    "title": [
      "A 600 MHz single-chip multiprocessor with 4.8GB/s internal shared pipelined bus and 512kB internal memory"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hart",
        "given": "J."
      },
      {
        "family": "Choe",
        "given": "S."
      },
      {
        "family": "Cheng",
        "given": "L."
      },
      {
        "family": "Chou",
        "given": "C."
      },
      {
        "family": "Dixit",
        "given": "A."
      },
      {
        "family": "Ho",
        "given": "K."
      },
      {
        "family": "Hsu",
        "given": "J."
      },
      {
        "family": "Lee",
        "given": "K."
      },
      {
        "given": "JWu"
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE International Solid-State Circuits Conference (ISSCC"
    ],
    "date": [
      "2005-02"
    ],
    "pages": [
      "186–187"
    ],
    "title": [
      "Implementation of a 4th-generation 1.8GHz dual-core SPARC v9 microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bright",
        "given": "A."
      },
      {
        "family": "Ellavsky",
        "given": "M."
      },
      {
        "family": "Gara",
        "given": "A."
      },
      {
        "family": "Haring",
        "given": "R."
      },
      {
        "family": "Kopcsay",
        "given": "G."
      },
      {
        "family": "Lembach",
        "given": "R."
      },
      {
        "family": "Marcella",
        "given": "J."
      },
      {
        "family": "Ohmacht",
        "given": "M."
      },
      {
        "family": "Salapura",
        "given": "V."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "IEEE International Solid-State Circuits Conference (ISSCC"
    ],
    "date": [
      "2005-02"
    ],
    "pages": [
      "188–189"
    ],
    "title": [
      "Greating the BlueGene/L supercomputer from lowpower SoC AISCs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Taylor",
        "given": "M.B."
      },
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "family": "Miller",
        "given": "J."
      },
      {
        "family": "Wentzlaff",
        "given": "D."
      },
      {
        "family": "Ghodrat",
        "given": "F."
      },
      {
        "family": "Greenwald",
        "given": "B."
      },
      {
        "family": "Hoffman",
        "given": "H."
      },
      {
        "family": "Johnson",
        "given": "P."
      },
      {
        "family": "Lee",
        "given": "W."
      },
      {
        "family": "Saraf",
        "given": "A."
      },
      {
        "family": "Shnidman",
        "given": "N."
      },
      {
        "family": "Strumpen",
        "given": "V."
      },
      {
        "family": "Amarasinghe",
        "given": "S."
      },
      {
        "family": "Agarwal",
        "given": "A."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "IEEE International Solid-State Circuits Conference (ISSCC"
    ],
    "date": [
      "2003-02"
    ],
    "pages": [
      "170–171"
    ],
    "title": [
      "A 16-issue multipleprogram-counter microprocessor with point-topoint scalar operand network"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yu",
        "given": "Z."
      },
      {
        "family": "Meeuwsen",
        "given": "M."
      },
      {
        "family": "Apperson",
        "given": "R."
      },
      {
        "family": "Sattari",
        "given": "O."
      },
      {
        "family": "Lai",
        "given": "M."
      },
      {
        "family": "Webb",
        "given": "J."
      },
      {
        "family": "Work",
        "given": "E."
      },
      {
        "family": "Mohsenin",
        "given": "T."
      },
      {
        "family": "Singh",
        "given": "M."
      },
      {
        "family": "Baas",
        "given": "B."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "IEEE International Solid-State Circuits Conference (ISSCC"
    ],
    "date": [
      "2006-02"
    ],
    "pages": [
      "428–429"
    ],
    "title": [
      "An asynchronous array of simple processors for DSP applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Vangal",
        "given": "S."
      },
      {
        "family": "Howard",
        "given": "J."
      },
      {
        "family": "Ruhl",
        "given": "G."
      },
      {
        "family": "Dighe",
        "given": "S."
      },
      {
        "family": "Wilson",
        "given": "H."
      },
      {
        "family": "Tschanz",
        "given": "J."
      },
      {
        "family": "Finan",
        "given": "D."
      },
      {
        "family": "Lyer",
        "given": "P."
      },
      {
        "family": "Singh",
        "given": "A."
      },
      {
        "family": "Jacb",
        "given": "T."
      },
      {
        "family": "Jain",
        "given": "S."
      },
      {
        "family": "Venkataraman",
        "given": "S."
      },
      {
        "family": "Hoskote",
        "given": "Y."
      },
      {
        "family": "Borkar",
        "given": "N."
      },
      {
        "given": "An"
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "80-tile 1.28 TFLOPS networkon-chip in 65nm CMOS, in IEEE International Solid-State Circuits Conference (ISSCC), Feb 2007"
    ],
    "pages": [
      "98–99"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Asanovic",
        "given": "K."
      },
      {
        "family": "Bodik",
        "given": "R."
      },
      {
        "family": "Catanzaro",
        "given": "B.C."
      },
      {
        "family": "Gebis",
        "given": "J.J."
      },
      {
        "family": "Husbands",
        "given": "P."
      },
      {
        "family": "Keutzer",
        "given": "K."
      },
      {
        "family": "Patterson",
        "given": "D.A."
      },
      {
        "family": "Plishker",
        "given": "W.L."
      },
      {
        "family": "Shalf",
        "given": "J."
      },
      {
        "family": "Williams",
        "given": "S.W."
      },
      {
        "family": "Yelick",
        "given": "K.A."
      }
    ],
    "citation-number": [
      "24."
    ],
    "date": [
      "2006-12"
    ],
    "genre": [
      "Technical Report UCB/EECS-2006-183,"
    ],
    "location": [
      "Berkeley"
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "The landscape of parallel computing research: A view from berkeley"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Wulf",
        "given": "W.A."
      },
      {
        "family": "Bell",
        "given": "C.G."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "AFIPS Conference"
    ],
    "date": [
      "1972"
    ],
    "pages": [
      "765–777"
    ],
    "title": [
      "C.mmp – a multi-mini-processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lenoshi",
        "given": "D."
      },
      {
        "family": "Laudon",
        "given": "J."
      },
      {
        "family": "Gharachorloo",
        "given": "K."
      },
      {
        "family": "Weber",
        "given": "W.D."
      },
      {
        "family": "Gupta",
        "given": "A."
      },
      {
        "family": "Hennessy",
        "given": "J."
      },
      {
        "family": "Horowitz",
        "given": "M."
      },
      {
        "family": "Lam",
        "given": "M.S."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "IEEE Comp"
    ],
    "date": [
      "1992-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "63–79"
    ],
    "title": [
      "The stanford DASH multiprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Seitz",
        "given": "C.L."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Commun. ACM"
    ],
    "date": [
      "1985-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "22–33"
    ],
    "title": [
      "The cosmic cube"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Kuskin",
        "given": "J."
      },
      {
        "family": "Ofelt",
        "given": "D."
      },
      {
        "family": "Heinrich",
        "given": "M."
      },
      {
        "family": "Heinlein",
        "given": "J."
      },
      {
        "family": "Simoni",
        "given": "R."
      },
      {
        "family": "Gharachorloo",
        "given": "K."
      },
      {
        "family": "Chapin",
        "given": "J."
      },
      {
        "family": "Nakahira",
        "given": "D."
      },
      {
        "family": "Baxter",
        "given": "J."
      },
      {
        "family": "Horowitz",
        "given": "M."
      },
      {
        "family": "Gupta",
        "given": "A."
      },
      {
        "family": "Rosenblum",
        "given": "M."
      },
      {
        "family": "Hennessy",
        "given": "J."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "International Symposium on Computer Architecture (ISCA"
    ],
    "date": [
      "1994-04"
    ],
    "pages": [
      "302–313"
    ],
    "title": [
      "The Stanford FLASH multiprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lawrie",
        "given": "D.H."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1975-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1145–1155"
    ],
    "title": [
      "Access and alignment of data in an array processor"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Stone",
        "given": "H.S."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1971-02"
    ],
    "pages": [
      "153–161"
    ],
    "title": [
      "Parallel processing with the perfect shuffle"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Whitby-Strevens",
        "given": "C."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1990-12"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "16–19"
    ],
    "title": [
      "Transputers-past, present and future"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Kung",
        "given": "H.T."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Computer Magazine"
    ],
    "date": [
      "1982-01"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Why systolic architectures?"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Kung",
        "given": "H.T."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "International Conference on Systolic Arrays"
    ],
    "date": [
      "1988-05"
    ],
    "pages": [
      "695–703"
    ],
    "title": [
      "Systolic communication"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Snyder",
        "given": "L."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "IEEE Comput"
    ],
    "date": [
      "1982-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "47–56"
    ],
    "title": [
      "Introduction to the configurable, highly parallel computer"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Kung",
        "given": "S.Y."
      },
      {
        "family": "Arun",
        "given": "K.S."
      },
      {
        "family": "Gal-Ezer",
        "given": "R.J."
      },
      {
        "family": "Rao",
        "given": "D.V.Bhaskar"
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1982-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1054–1066"
    ],
    "title": [
      "Wavefront array processor: Language, architecture, and applications"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Kung",
        "given": "S.Y."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "IEEE ASSP Mag"
    ],
    "date": [
      "1985-07"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "4–22"
    ],
    "title": [
      "VLSI array processors"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Schmidt",
        "given": "U."
      },
      {
        "family": "Mehrgardt",
        "given": "S."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "IEEE International Conference on Computer Design (ICCD"
    ],
    "date": [
      "1990-09"
    ],
    "pages": [
      "307–310"
    ],
    "title": [
      "Wavefront array processor for video applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Keung",
        "given": "A."
      },
      {
        "family": "Rabaey",
        "given": "J.M."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "IEEE International Solid-State Circuits Conference (ISSCC"
    ],
    "date": [
      "1995-02"
    ],
    "pages": [
      "108–110"
    ],
    "title": [
      "A 2.4 GOPS data-driven reconfigurable multiprocessor IC for DSP"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Waingold",
        "given": "E."
      },
      {
        "family": "Taylor",
        "given": "M."
      },
      {
        "family": "Srikrishna",
        "given": "D."
      },
      {
        "family": "Sarkar",
        "given": "V."
      },
      {
        "family": "Lee",
        "given": "W."
      },
      {
        "family": "Lee",
        "given": "V."
      },
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "family": "Frank",
        "given": "M."
      },
      {
        "family": "Finch",
        "given": "P."
      },
      {
        "family": "Barua",
        "given": "R."
      },
      {
        "family": "Babb",
        "given": "J."
      },
      {
        "family": "Amarasinghe",
        "given": "S."
      },
      {
        "family": "Agarwal",
        "given": "A."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "IEEE Comput"
    ],
    "date": [
      "1997-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "86–93"
    ],
    "title": [
      "Baring it all to software: Raw machines"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Rixner",
        "given": "S."
      },
      {
        "family": "Dally",
        "given": "W.J."
      },
      {
        "family": "Kapasi",
        "given": "U.J."
      },
      {
        "family": "Khailany",
        "given": "B."
      },
      {
        "family": "Lopez-Laguns",
        "given": "A."
      },
      {
        "family": "Mattson",
        "given": "P."
      },
      {
        "family": "Owens",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "IEEE international Symposium on Microarchitecture (MICRO"
    ],
    "date": [
      "1998-11"
    ],
    "pages": [
      "3–13"
    ],
    "title": [
      "A bandwidth-efficient architecture for media processing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Khailany",
        "given": "B."
      },
      {
        "family": "Dally",
        "given": "W.J."
      },
      {
        "family": "Chang",
        "given": "A."
      },
      {
        "family": "Kapasi",
        "given": "U.J."
      },
      {
        "family": "Namkoong",
        "given": "J."
      },
      {
        "family": "Towles",
        "given": "B."
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "IEEE International Conference on Computer Design (ICCD"
    ],
    "date": [
      "2002-09"
    ],
    "pages": [
      "289–294"
    ],
    "title": [
      "VLSI design and verification of the imagine processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Khailany",
        "given": "B."
      },
      {
        "family": "Williams",
        "given": "T."
      },
      {
        "family": "Lin",
        "given": "J."
      },
      {
        "family": "Long",
        "given": "E."
      },
      {
        "family": "Rygh",
        "given": "M."
      },
      {
        "family": "Tovey",
        "given": "D."
      },
      {
        "family": "Dally",
        "given": "W.J."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "IEEE International Solid-State Circuits Conference (ISSCC), Feb 2007"
    ],
    "pages": [
      "272–273"
    ],
    "title": [
      "A programmable 512 GOPS stream processor for signal, image, and video processing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hammond",
        "given": "L."
      },
      {
        "family": "Hubbert",
        "given": "B."
      },
      {
        "family": "Siu",
        "given": "M."
      },
      {
        "family": "Prabhu",
        "given": "M."
      },
      {
        "family": "Chen",
        "given": "M."
      },
      {
        "family": "Olukotun",
        "given": "K."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2000-03"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "71–84"
    ],
    "title": [
      "The stanford Hydra CMP"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Leon",
        "given": "A."
      },
      {
        "family": "Shin",
        "given": "J."
      },
      {
        "family": "Tam",
        "given": "K."
      },
      {
        "family": "Bryg",
        "given": "W."
      },
      {
        "family": "Schumachier",
        "given": "F."
      },
      {
        "family": "Kongetira",
        "given": "P."
      },
      {
        "family": "Weisner",
        "given": "D."
      },
      {
        "family": "Strong",
        "given": "A."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "IEEE International Solid-State Circuits Conference (ISSCC"
    ],
    "date": [
      "2006-02"
    ],
    "pages": [
      "98–99"
    ],
    "title": [
      "A power-efficienct high-throughput 32-thread SPARC processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nawathe",
        "given": "U.G."
      },
      {
        "family": "Hassan",
        "given": "N."
      },
      {
        "family": "Warriner",
        "given": "L."
      },
      {
        "family": "Yen",
        "given": "K."
      },
      {
        "family": "Upputuri",
        "given": "B."
      },
      {
        "family": "Greenhill",
        "given": "D."
      },
      {
        "family": "Kumar",
        "given": "A."
      },
      {
        "family": "Park",
        "given": "H."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "IEEE International Solid-State Circuits Conference (ISSCC), Feb 2007"
    ],
    "pages": [
      "108–109"
    ],
    "title": [
      "An 8-core 64-thread 64b power-efficient SPARC SoC"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "H."
      },
      {
        "family": "Prabhu",
        "given": "V."
      },
      {
        "family": "George",
        "given": "V."
      },
      {
        "family": "Wan",
        "given": "M."
      },
      {
        "family": "Benes",
        "given": "M."
      },
      {
        "family": "Abnous",
        "given": "A."
      },
      {
        "family": "Rabaey",
        "given": "J.M."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "IEEE J. Solid State Circuits (JSSC"
    ],
    "date": [
      "2000-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1697–1704"
    ],
    "title": [
      "A 1-V heterogeneous reconfigurable DSP IC for wireless baseband digital signal processing"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Mai",
        "given": "K."
      },
      {
        "family": "Paaske",
        "given": "T."
      },
      {
        "family": "Jayasena",
        "given": "N."
      },
      {
        "family": "Ho",
        "given": "R."
      },
      {
        "family": "Dally",
        "given": "W.J."
      },
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "International Symposium on Computer Architecture (ISCA"
    ],
    "date": [
      "2000-06"
    ],
    "pages": [
      "161–171"
    ],
    "title": [
      "Smart memories: A modular reconfigurable architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mai",
        "given": "K."
      },
      {
        "family": "Ho",
        "given": "R."
      },
      {
        "family": "Alon",
        "given": "E."
      },
      {
        "family": "Liu",
        "given": "D."
      },
      {
        "family": "Kim",
        "given": "Y."
      },
      {
        "family": "Patil",
        "given": "D."
      },
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "IEEE International Solid-State Circuits Conference (ISSCC"
    ],
    "date": [
      "2004-02"
    ],
    "pages": [
      "500–501"
    ],
    "title": [
      "Architecture and circuit techniques for a reconfigurable memory block"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sankaralingam",
        "given": "K."
      },
      {
        "family": "Nagarajan",
        "given": "R."
      },
      {
        "family": "Liu",
        "given": "H."
      },
      {
        "family": "Huh",
        "given": "J."
      },
      {
        "family": "Kim",
        "given": "C.K."
      },
      {
        "family": "Burger",
        "given": "D."
      },
      {
        "family": "Keckler",
        "given": "S.W."
      },
      {
        "family": "Moore",
        "given": "C.R."
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "TLP, and DLP using polymorphism in the TRIPS architecture, in International Symposium on Computer Architecture (ISCA"
    ],
    "date": [
      "2003-02"
    ],
    "pages": [
      "422–433"
    ],
    "title": [
      "Exploiting ILP"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Saravana",
        "given": "M."
      },
      {
        "family": "Govindan",
        "given": "S."
      },
      {
        "family": "Burger",
        "given": "D."
      },
      {
        "family": "Keckler",
        "given": "S."
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "microprocessor, in Hotchips"
    ],
    "date": [
      "2007-08"
    ],
    "title": [
      "TRIPS: A distributed explicit data graph execution (EDGE"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Schmit",
        "given": "H."
      },
      {
        "family": "Whelihan",
        "given": "D."
      },
      {
        "family": "Moe",
        "given": "M."
      },
      {
        "family": "Levine",
        "given": "B."
      },
      {
        "family": "Taylor",
        "given": "R.R."
      }
    ],
    "citation-number": [
      "51."
    ],
    "container-title": [
      "IEEE Custom Integrated Circuits Conference (CICC"
    ],
    "date": [
      "2002-05"
    ],
    "pages": [
      "63–66"
    ],
    "title": [
      "PipeRench: A virtualized programmable datapath in 0.18 micron technology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Swanson",
        "given": "S."
      },
      {
        "family": "Michelson",
        "given": "K."
      },
      {
        "family": "Schwerin",
        "given": "A."
      },
      {
        "family": "Oskin",
        "given": "M."
      }
    ],
    "citation-number": [
      "52."
    ],
    "container-title": [
      "IEEE international Symposium on Microarchitecture (MICRO"
    ],
    "date": [
      "2003-12"
    ],
    "pages": [
      "291–302"
    ],
    "title": [
      "Wavescalar"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Swanson",
        "given": "S."
      },
      {
        "family": "Putnam",
        "given": "A."
      },
      {
        "family": "Mercaldi",
        "given": "M."
      },
      {
        "family": "Michelson",
        "given": "K."
      },
      {
        "family": "Petersen",
        "given": "A."
      },
      {
        "family": "Schwerin",
        "given": "A."
      },
      {
        "family": "Oskin",
        "given": "M."
      },
      {
        "family": "Eggers",
        "given": "S.J."
      }
    ],
    "citation-number": [
      "53."
    ],
    "container-title": [
      "International Symposium on Computer Architecture (ISCA"
    ],
    "date": [
      "2006-05"
    ],
    "pages": [
      "314–326"
    ],
    "title": [
      "Area-performance trade-offs in tiled dataflow architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Truong",
        "given": "D."
      },
      {
        "family": "Cheng",
        "given": "W."
      },
      {
        "family": "Mohsenin",
        "given": "T."
      },
      {
        "family": "Yu",
        "given": "Z."
      },
      {
        "family": "Jacobson",
        "given": "T."
      },
      {
        "family": "Landge",
        "given": "G."
      },
      {
        "family": "Meeuwsen",
        "given": "M."
      },
      {
        "family": "Watnik",
        "given": "C."
      },
      {
        "family": "Tran",
        "given": "A."
      },
      {
        "family": "Xiao",
        "given": "Z."
      },
      {
        "family": "Work",
        "given": "E."
      },
      {
        "family": "Webb",
        "given": "J."
      },
      {
        "family": "Mejia",
        "given": "P."
      },
      {
        "family": "Baas",
        "given": "B."
      }
    ],
    "citation-number": [
      "54."
    ],
    "container-title": [
      "IEEE J. Solid State Circuits (JSSC"
    ],
    "date": [
      "2009-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "1130–1144"
    ],
    "title": [
      "A 167-processor Computational Platform in 65 nm CMOS"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "Oliver",
        "given": "J."
      },
      {
        "family": "Rao",
        "given": "R."
      },
      {
        "family": "Sultana",
        "given": "P."
      },
      {
        "family": "Crandall",
        "given": "J."
      },
      {
        "family": "Czernikowski",
        "given": "E."
      },
      {
        "family": "Jones",
        "given": "L.W."
      },
      {
        "family": "Franklin",
        "given": "D."
      },
      {
        "family": "Akella",
        "given": "V."
      },
      {
        "family": "Chong",
        "given": "F.T."
      }
    ],
    "citation-number": [
      "55."
    ],
    "container-title": [
      "International Symposium on Computer Architecture (ISCA"
    ],
    "date": [
      "2004-06"
    ],
    "pages": [
      "150–161"
    ],
    "title": [
      "Synchroscalar: A multiple clock domain, power-aware, tile-based embedded processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cronquist",
        "given": "D.C."
      },
      {
        "family": "Franklin",
        "given": "P."
      },
      {
        "family": "Fisher",
        "given": "C."
      },
      {
        "family": "Figueroa",
        "given": "M."
      },
      {
        "family": "Ebeling",
        "given": "C."
      }
    ],
    "citation-number": [
      "56."
    ],
    "container-title": [
      "Conference on Advanced Research in VLSI"
    ],
    "date": [
      "1999-03"
    ],
    "pages": [
      "23–40"
    ],
    "title": [
      "Architecture design of reconfigurable pipelined datapaths"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Baines",
        "given": "R."
      },
      {
        "family": "Pulley",
        "given": "D."
      }
    ],
    "citation-number": [
      "57."
    ],
    "container-title": [
      "IEEE Commun. Mag"
    ],
    "date": [
      "2003-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "105–113"
    ],
    "title": [
      "A total cost approach to evaluating different reconfigurable architectures for baseband processing in wireless receivers"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Kyo",
        "given": "S."
      },
      {
        "family": "Koga",
        "given": "T."
      },
      {
        "family": "Okazaki",
        "given": "S."
      },
      {
        "family": "Uchida",
        "given": "R."
      },
      {
        "family": "Yoshimoto",
        "given": "S."
      },
      {
        "family": "Kuroda",
        "given": "I."
      }
    ],
    "citation-number": [
      "58."
    ],
    "container-title": [
      "IEEE International Solid-State Circuits Conference (ISSCC"
    ],
    "date": [
      "2003-02"
    ],
    "pages": [
      "48–49"
    ],
    "title": [
      "A 51.2GOPS scalable video recognition processor for intelligent cruise contol based on a linear array of 128 4-way VLIW processing elements"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Carlstrom",
        "given": "J."
      },
      {
        "family": "Nordmark",
        "given": "G."
      },
      {
        "family": "Roos",
        "given": "J."
      },
      {
        "family": "Boden",
        "given": "T."
      },
      {
        "family": "Svensson",
        "given": "L."
      },
      {
        "family": "Westlund",
        "given": "P."
      }
    ],
    "citation-number": [
      "59."
    ],
    "container-title": [
      "IEEE International Solid-State Circuits Conference (ISSCC), Feb 2004"
    ],
    "pages": [
      "60–61"
    ],
    "title": [
      "A 40Gb/s network processor with PISC dataflow architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Eatherton",
        "given": "W."
      }
    ],
    "citation-number": [
      "60."
    ],
    "container-title": [
      "Symposium on Architectures for Networking and communications systems"
    ],
    "date": [
      "2005-10"
    ],
    "title": [
      "The push of network processing to the top of the pyramid"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pham",
        "given": "D."
      },
      {
        "family": "Asano",
        "given": "S."
      },
      {
        "family": "Bolliger",
        "given": "M."
      },
      {
        "family": "Day",
        "given": "M.N."
      },
      {
        "family": "Hofstee",
        "given": "H.P."
      },
      {
        "family": "Johns",
        "given": "C."
      },
      {
        "family": "Kahle",
        "given": "J."
      },
      {
        "family": "Kameyama",
        "given": "A."
      },
      {
        "family": "Keaty",
        "given": "J."
      },
      {
        "family": "Masubuchi",
        "given": "Y."
      },
      {
        "family": "Riley",
        "given": "M."
      },
      {
        "family": "Shippy",
        "given": "D."
      },
      {
        "family": "Stasiak",
        "given": "D."
      },
      {
        "family": "Suzuoki",
        "given": "M."
      },
      {
        "family": "Wang",
        "given": "M."
      },
      {
        "family": "Warnock",
        "given": "J."
      },
      {
        "family": "Weitzel",
        "given": "S."
      },
      {
        "family": "Wendel",
        "given": "D."
      },
      {
        "family": "Yamazaki",
        "given": "T."
      },
      {
        "family": "Yazawa",
        "given": "K."
      }
    ],
    "citation-number": [
      "61."
    ],
    "container-title": [
      "IEEE International Solid-State Circuits Conference (ISSCC"
    ],
    "date": [
      "2005-02"
    ],
    "pages": [
      "184–185"
    ],
    "title": [
      "The design and implementation of a firstgeneration CELL processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Intellasys"
      }
    ],
    "citation-number": [
      "62."
    ],
    "genre": [
      "Technical report."
    ],
    "title": [
      "SEAforth-24B, embedded array processor"
    ],
    "type": "report",
    "url": [
      "http:"
    ]
  },
  {
    "author": [
      {
        "given": "Mathstar"
      }
    ],
    "citation-number": [
      "63."
    ],
    "genre": [
      "Technical report."
    ],
    "title": [
      "Arrix family product brief"
    ],
    "type": "report",
    "url": [
      "http://www.mathstar.com/"
    ]
  },
  {
    "author": [
      {
        "given": "Rapport"
      }
    ],
    "citation-number": [
      "64."
    ],
    "genre": [
      "Technical report."
    ],
    "title": [
      "KC256 technical overview"
    ],
    "type": "report",
    "url": [
      "http://www.rapportincorporated.com/"
    ]
  },
  {
    "author": [
      {
        "family": "Jones",
        "given": "A.M."
      },
      {
        "family": "Butts",
        "given": "M."
      }
    ],
    "citation-number": [
      "65."
    ],
    "container-title": [
      "Hotchips"
    ],
    "date": [
      "2006-08"
    ],
    "title": [
      "TeraOPS hardware: A new massively-parallel MIMD computing fabric IC"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Lattard",
        "given": "D."
      },
      {
        "family": "Beigne",
        "given": "E."
      },
      {
        "family": "Bernard",
        "given": "C."
      },
      {
        "family": "Bour",
        "given": "C."
      },
      {
        "family": "Clermidy",
        "given": "F."
      },
      {
        "family": "Durand",
        "given": "Y."
      },
      {
        "family": "Durupt",
        "given": "J."
      },
      {
        "family": "Varreau",
        "given": "D."
      },
      {
        "family": "Vivit",
        "given": "P."
      },
      {
        "family": "Penard",
        "given": "P."
      },
      {
        "family": "Bouttier",
        "given": "A."
      },
      {
        "family": "Berens",
        "given": "F."
      }
    ],
    "citation-number": [
      "66."
    ],
    "container-title": [
      "IEEE International Solid-State Circuits Conference (ISSCC), Feb 2007"
    ],
    "pages": [
      "258–259"
    ],
    "title": [
      "A telecom baseband circuit based on an asynchronous network-on-chip"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yalala",
        "given": "V."
      },
      {
        "family": "Brasili",
        "given": "D."
      },
      {
        "family": "Carlson",
        "given": "D."
      },
      {
        "family": "Hughes",
        "given": "A."
      },
      {
        "family": "Jain",
        "given": "A."
      },
      {
        "family": "Kiszely",
        "given": "T."
      },
      {
        "family": "Kodandapani",
        "given": "K."
      },
      {
        "family": "Varadhrajan",
        "given": "A."
      },
      {
        "family": "Xanthopoulos",
        "given": "T."
      }
    ],
    "citation-number": [
      "67."
    ],
    "container-title": [
      "IEEE International Solid-State Circuits Conference (ISSCC"
    ],
    "date": [
      "2006-02"
    ],
    "pages": [
      "100–101"
    ],
    "title": [
      "A 16-core RISC microprocessor with network extensions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sparsø",
        "given": "J."
      },
      {
        "family": "Furber",
        "given": "S."
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "2001"
    ],
    "publisher": [
      "Principles of Asynchronous Circuit Design (Kluwer"
    ],
    "title": [
      "A Systems Perspective"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hauck",
        "given": "S."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proc. IEEE"
    ],
    "date": [
      "1995-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "69–93"
    ],
    "title": [
      "Asynchronous design methodologies: an overview"
    ],
    "type": "article-journal",
    "volume": [
      "83"
    ]
  },
  {
    "author": [
      {
        "family": "Martin",
        "given": "A.J."
      },
      {
        "family": "Nyström",
        "given": "M."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proc. IEEE"
    ],
    "issue": [
      "6"
    ],
    "note": [
      "Jun 2006"
    ],
    "pages": [
      "1089–1120"
    ],
    "title": [
      "Asynchronous techniques for system-on-chip design"
    ],
    "type": "article-journal",
    "volume": [
      "94"
    ]
  },
  {
    "author": [
      {
        "family": "Nielsen",
        "given": "L.S."
      },
      {
        "family": "Sparsø",
        "given": "J."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Proc. IEEE"
    ],
    "date": [
      "1999-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "268–281"
    ],
    "title": [
      "Designing asynchronous circuits for low power: an IFIR filter bank for a digital hearing aid"
    ],
    "type": "article-journal",
    "volume": [
      "87"
    ]
  },
  {
    "author": [
      {
        "family": "Chong",
        "given": "K.-S."
      },
      {
        "family": "Gwee",
        "given": "B.-H."
      },
      {
        "family": "Chang",
        "given": "J.S."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proc. IEEE"
    ],
    "issue": [
      "2"
    ],
    "note": [
      "Sept 2007"
    ],
    "pages": [
      "268–281"
    ],
    "title": [
      "Energy-efficient synchronous-logic and asynchronousloigc FFT/IFFT processors"
    ],
    "type": "article-journal",
    "volume": [
      "87"
    ]
  },
  {
    "author": [
      {
        "family": "Stevens",
        "given": "K.S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE J. Solid State Circuits (JSSC"
    ],
    "issue": [
      "2"
    ],
    "note": [
      "Feb 2001"
    ],
    "pages": [
      "217–227"
    ],
    "title": [
      "An asynchronous instruction length decoder"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Chong",
        "given": "K.-S."
      },
      {
        "family": "Gwee",
        "given": "B.-H."
      },
      {
        "family": "Chang",
        "given": "J.S."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IET Circuits Dev Syst"
    ],
    "issue": [
      "2"
    ],
    "note": [
      "Apr 2007"
    ],
    "pages": [
      "161–169"
    ],
    "title": [
      "Design of several asynchronous-logic macrocells for a low-voltage micropower cell library"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "Y.W."
      },
      {
        "family": "Patounakis",
        "given": "G."
      },
      {
        "family": "Shepard",
        "given": "K.L."
      },
      {
        "family": "Nowick",
        "given": "S.M."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE J. Solid State Circuits (JSSC"
    ],
    "issue": [
      "4"
    ],
    "note": [
      "Apr 2004"
    ],
    "pages": [
      "704–708"
    ],
    "title": [
      "High-throughput asynchronous datapath with software-controlled voltage scaling"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Rabaey",
        "given": "J.M."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      },
      {
        "family": "Nikolić",
        "given": "B."
      }
    ],
    "citation-number": [
      "9."
    ],
    "date": [
      "2002"
    ],
    "edition": [
      "2nd edn"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Digital Integrated Circuits: A Design Perspective"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Martin",
        "given": "A.J."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proceedings of Sixth IEEE/MIT Conference on Advanced Research in VLSI"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "263–278"
    ],
    "title": [
      "The limitations to delay-insensitivity in asynchronous circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Peeters",
        "given": "A."
      },
      {
        "family": "Berkel",
        "given": "K.",
        "particle": "van"
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proceedings of IEEE Conference Asynchronous Design Methodologies"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "53–63"
    ],
    "title": [
      "Single-rail handshake circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Christensen",
        "given": "K.T."
      },
      {
        "family": "Jensen",
        "given": "P."
      },
      {
        "family": "Korger",
        "given": "P."
      },
      {
        "family": "Sparsø",
        "given": "J."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proceedings of the IEEE International Symposium on Advanced Research in Asynchronous Circuits & Systems (ASYNC"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "108–119"
    ],
    "title": [
      "The design of an asynchronous TinyRISCTM TR4101 microprocessor core"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lewis",
        "given": "M."
      },
      {
        "family": "Garside",
        "given": "J."
      },
      {
        "family": "Brackenbury",
        "given": "L."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Proceedings of the IEEE International Symposium on Advanced Research in Asynchronous Circuits & Systems (ASYNC"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "27–35"
    ],
    "title": [
      "Reconfigurable latch controllers for low power asynchronous circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chong",
        "given": "K.-S."
      },
      {
        "family": "Gwee",
        "given": "B.-H."
      },
      {
        "family": "Chang",
        "given": "J.S."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEEE Trans. VLSI Syst"
    ],
    "issue": [
      "2"
    ],
    "note": [
      "Feb 2005"
    ],
    "pages": [
      "255–265"
    ],
    "title": [
      "A micropower low-voltage multiplier with reduced spurious switching"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "J.S."
      },
      {
        "family": "Gwee",
        "given": "B.-H."
      },
      {
        "family": "Chong",
        "given": "K.-S."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Patent"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "7206801"
    ],
    "title": [
      "A digital multiplier with reduced switching by means of latch adders, U.S"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Shams",
        "given": "A.M."
      },
      {
        "family": "Darwish",
        "given": "T.K."
      },
      {
        "family": "Bayoumi",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE Trans. VLSI Syst"
    ],
    "issue": [
      "1"
    ],
    "note": [
      "Feb 2002"
    ],
    "pages": [
      "20–29"
    ],
    "title": [
      "Performance analysis of low power 1-bit CMOS full adder cells"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Sayed",
        "given": "M."
      },
      {
        "family": "Badawy",
        "given": "W."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proc. IEEE Int. Symp. Circuits Syst. ISCAS"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "559–562"
    ],
    "title": [
      "Performance analysis of single-bit full adder cells using 0.18, 0.25, and 0.35 mm CMOS technologies"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "C.H."
      },
      {
        "family": "Gu",
        "given": "J."
      },
      {
        "family": "Zhang",
        "given": "M."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IEEE Trans. VLSI Syst"
    ],
    "date": [
      "2005-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "686–695"
    ],
    "title": [
      "A review of 0.18 μm full adder performances for tree structured arithmetic circuits"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Johnson",
        "given": "D."
      },
      {
        "family": "Akella",
        "given": "V."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEE Proc. Comput. Digital Tech"
    ],
    "date": [
      "1998-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "1–8"
    ],
    "title": [
      "Design and analysis of asynchronous adders"
    ],
    "type": "article-journal",
    "volume": [
      "145"
    ]
  },
  {
    "author": [
      {
        "family": "Parhami",
        "given": "B."
      },
      {
        "family": "Booth",
        "given": "A.D."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Quart. J. Mech. Appl. Math"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "2"
    ],
    "location": [
      "New York"
    ],
    "note": [
      "Jun 1951"
    ],
    "pages": [
      "21",
      "236–240"
    ],
    "publisher": [
      "Oxford University Press"
    ],
    "title": [
      "Computer Arithmetic: Algorithms and Hardware Designs",
      "A signed binary multiplication technique"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Sobelman",
        "given": "G.E."
      },
      {
        "family": "Raatz",
        "given": "D.L."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Proc. IEEE Int. Symp. Circuits Syst. (ISCAS"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "1564–1567"
    ],
    "title": [
      "Low-power multiplier design using delay evaluation"
    ],
    "type": "paper-conference",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Mahant-Shetti",
        "given": "S.S."
      },
      {
        "family": "Balsara",
        "given": "P.T."
      },
      {
        "family": "Lemonds",
        "given": "C."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "IEEE Trans. VLSI Syst"
    ],
    "issue": [
      "1"
    ],
    "note": [
      "Mar. 1999"
    ],
    "pages": [
      "121–124"
    ],
    "title": [
      "High performance low power array multiplier using temporal tiling"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Yeh",
        "given": "W.-C."
      },
      {
        "family": "Jen",
        "given": "C.-W."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "2000-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "692–701"
    ],
    "title": [
      "High-speed Booth encoded parallel multiplier design"
    ],
    "type": "article-journal",
    "volume": [
      "49"
    ]
  },
  {
    "author": [
      {
        "family": "Mitra",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "25."
    ],
    "date": [
      "2002"
    ],
    "edition": [
      "2nd edn"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Digital Signal Processing: A Computer-Based Approach"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Yuan",
        "given": "J."
      },
      {
        "family": "Svensson",
        "given": "C."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "IEEE J. Solid State Circuits (JSSC"
    ],
    "date": [
      "1989-02"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "62–70"
    ],
    "title": [
      "High-speed CMOS circuit technique"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Yeh",
        "given": "W.-C."
      },
      {
        "family": "Jen",
        "given": "C.-W."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "IEEE Trans. Signal Process"
    ],
    "issue": [
      "3"
    ],
    "note": [
      "Mar. 2003"
    ],
    "pages": [
      "864–874"
    ],
    "title": [
      "High-speed and low-power split-radix FFT"
    ],
    "type": "article-journal",
    "volume": [
      "51"
    ]
  },
  {
    "author": [
      {
        "family": "Ding",
        "given": "T.J."
      },
      {
        "family": "McCanny",
        "given": "J.V."
      },
      {
        "family": "Hu",
        "given": "Y."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "IEEE Trans. Signal Process"
    ],
    "date": [
      "1999-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "1371–1381"
    ],
    "title": [
      "Rapid design of application specific FFT cores"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "Baas",
        "given": "B.M."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "IEEE J. Solid State Circuits (JSSC"
    ],
    "issue": [
      "3"
    ],
    "note": [
      "Mar. 1999"
    ],
    "pages": [
      "380–387"
    ],
    "title": [
      "A low-power, high-performance, 1024-point FFT processor"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "A."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "IEEE J. Solid State Circuits (JSSC"
    ],
    "date": [
      "2005-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "310–319"
    ],
    "title": [
      "A 180-mV subthreshold FFT processor using a minimum energy design methodology"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Zaveri",
        "given": "M.S."
      },
      {
        "family": "Hammerstrom",
        "given": "D."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE Trans. Nanotechnology"
    ],
    "date": [
      "2010"
    ],
    "doi": [
      "10.1109/TNANO.2009.2028342"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "194–211"
    ],
    "title": [
      "CMOL/CMOS implementations of Bayesian polytree inference: digital & mixed-signal architectures and performance/price"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Hammerstrom",
        "given": "D."
      },
      {
        "family": "Zaveri",
        "given": "M.S."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proceedings of IEEE Norchip Conference"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Trondheim, Norway"
    ],
    "title": [
      "Prospects for building cortex-scale CMOL/CMOS circuits: a design space exploration"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gao",
        "given": "C."
      },
      {
        "family": "Hammerstrom",
        "given": "D."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Trans Circ. Syst-I"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "2502–2515"
    ],
    "title": [
      "Cortical models onto CMOL and CMOS – architectures and performance/price"
    ],
    "type": "article-journal",
    "volume": [
      "54"
    ]
  },
  {
    "author": [
      {
        "family": "Borkar",
        "given": "S."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Proceedings of 43rd Annual ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "807–808"
    ],
    "title": [
      "Electronics beyond nano-scale CMOS"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "R.I. Bahar, D. Hammerstrom, J. Harlow, W.H.J. Jr., C. Lau, D. Marculescu, A. Orailoglu, M. Pedram"
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "25–33"
    ],
    "title": [
      "Architectures for silicon nanoelectronics and beyond"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Hammerstrom",
        "given": "D."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Nanotechnology: Information Technology-II"
    ],
    "date": [
      "2008"
    ],
    "editor": [
      {
        "family": "Waser",
        "given": "R."
      }
    ],
    "location": [
      "Weinheim, Germany"
    ],
    "pages": [
      "251–285"
    ],
    "publisher": [
      "Wiley-VCH Verlag GmbH"
    ],
    "title": [
      "A survey of bio-inspired and other alternative architectures"
    ],
    "type": "chapter",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "given": "Intel"
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Hillsboro, OR"
    ],
    "publisher": [
      "Intel Corp"
    ],
    "title": [
      "60 years of the transistor: 1947–2007"
    ],
    "type": "book",
    "url": [
      "http://www."
    ]
  },
  {
    "author": [
      {
        "family": "Beiu",
        "given": "V."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proceedings of 37th IEEE International Symposium on Multiple-Valued Logic"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Oslo, Norway"
    ],
    "title": [
      "Grand challenges of nanoelectronics and possible architectural solutions: what do Shannon, von Neumann, Kolmogorov, and Feynman have to do with Moore"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Strukov",
        "given": "D.B."
      },
      {
        "family": "Likharev",
        "given": "K.K."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Nanotechnology"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "888–900"
    ],
    "title": [
      "CMOL FPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Türel",
        "given": "Ö."
      },
      {
        "family": "Lee",
        "given": "J.H."
      },
      {
        "family": "Ma",
        "given": "X."
      },
      {
        "family": "Likharev",
        "given": "K.K."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Neurocomputing"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "271–283"
    ],
    "title": [
      "Architectures for nanoelectronic implementation of artificial neural networks: new results"
    ],
    "type": "article-journal",
    "volume": [
      "64"
    ]
  },
  {
    "author": [
      {
        "family": "Likharev",
        "given": "K.K."
      },
      {
        "family": "Strukov",
        "given": "D.V."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Introduction to molecular electronics"
    ],
    "date": [
      "2005"
    ],
    "editor": [
      {
        "family": "Cuniberti",
        "given": "G."
      },
      {
        "family": "Fagas",
        "given": "G."
      },
      {
        "family": "Richter",
        "given": "K."
      }
    ],
    "location": [
      "Berlin"
    ],
    "pages": [
      "447–478"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "CMOL: devices, circuits, and architectures"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Strukov",
        "given": "D.B."
      },
      {
        "family": "Likharev",
        "given": "K.K."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE Trans. Nanotechnol"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "696–710"
    ],
    "title": [
      "Reconfigurable hybrid CMOS/nanodevice circuits for image processing"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Snider",
        "given": "G."
      },
      {
        "family": "Williams",
        "given": "R."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Nanotechnology"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "1–11"
    ],
    "title": [
      "Nano/CMOS architectures using a field-programmable nanowire interconnect"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "given": "N.A.E."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "National Academy of Engineering (NAE) of The National Academies"
    ],
    "location": [
      "Washington, DC"
    ],
    "note": [
      "online], 2008),",
      "Accessed 15 February 2008"
    ],
    "title": [
      "Reverse-engineer the brain, Grand challenges for engineering (The U.S"
    ],
    "type": "chapter",
    "url": [
      "http://www.engineeringchallenges.org."
    ]
  },
  {
    "author": [
      {
        "family": "Ananthanarayanan",
        "given": "R."
      },
      {
        "family": "Modha",
        "given": "D.S."
      },
      {
        "family": "George",
        "given": "D."
      },
      {
        "family": "Hawkins",
        "given": "J."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "ACM/IEEE Conference on High Performance Networking and Computing: Supercomputing",
      "Proceedings of International Joint Conference on Neural Networks"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Reno, NV",
      "Montreal, Canada"
    ],
    "pages": [
      "1812–1817"
    ],
    "title": [
      "Anatomy of a cortical simulator",
      "A hierarchical Bayesian model of invariant pattern recognition in the visual cortex"
    ],
    "type": "paper-conference",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "T.S."
      },
      {
        "family": "Mumford",
        "given": "D."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "J. Opt. Soc. Am. A. Opt. Image Sci. Vis"
    ],
    "date": [
      "2003-07"
    ],
    "pages": [
      "1434–1448"
    ],
    "title": [
      "Hierarchical Bayesian inference in the visual cortex"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Dean",
        "given": "T."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Annals of Mathematics and Artificial Intelligence"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "223–250"
    ],
    "title": [
      "Learning invariant features using inertial priors"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "Lendaris",
        "given": "G.G."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE Trans. Syst. Man Cy"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "604–610"
    ],
    "title": [
      "On Systemness and the problem solver: tutorial comments"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Zaveri",
        "given": "M.S."
      }
    ],
    "citation-number": [
      "20."
    ],
    "date": [
      "2009-10"
    ],
    "genre": [
      "Ph.D. dissertation,"
    ],
    "location": [
      "Portland, OR"
    ],
    "publisher": [
      "Department of Electrical and Computer Engineering, Portland State University"
    ],
    "title": [
      "CMOL/CMOS hardware architectures and performance/price for Bayesian memory – The building block of intelligent systems"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Rice",
        "given": "K.L."
      },
      {
        "family": "Taha",
        "given": "T.M."
      },
      {
        "family": "Vutsinas",
        "given": "C.N."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "J. Supercomput"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "21–43"
    ],
    "title": [
      "Scaling analysis of a neocortex inspired cognitive model on the Cray XD1"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "George",
        "given": "D."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Workshop on Technology Maturity for Adaptive Massively Parallel Computing (Intel Inc"
    ],
    "date": [
      "2009-03"
    ],
    "location": [
      "Portland, OR"
    ],
    "title": [
      "A mathematical canonical cortical circuit model that can help build future-proof parallel architecture"
    ],
    "type": "chapter",
    "url": [
      "http://www.technologydashboard.com/"
    ]
  },
  {
    "author": [
      {
        "family": "Gao",
        "given": "C."
      },
      {
        "family": "Zaveri",
        "given": "M.S."
      },
      {
        "family": "Hammerstrom",
        "given": "D."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Proceedings of IEEE World Congress on Computational Intelligence – International Joint Conference on Neural Networks"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "2442–2449"
    ],
    "publisher": [
      "Hong Kong"
    ],
    "title": [
      "CMOS / CMOL architectures for spiking cortical column"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rechtin",
        "given": "E."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "IEEE Spectrum"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "66–69,"
    ],
    "title": [
      "The art of systems architecting"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Hammerstrom",
        "given": "D."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "The Handbook of Brain Theory and Neural Networks"
    ],
    "date": [
      "1998"
    ],
    "editor": [
      {
        "family": "Arbib",
        "given": "M.A."
      }
    ],
    "location": [
      "Cambridge, MA"
    ],
    "pages": [
      "304–309"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "Digital VLSI for neural networks"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Bailey",
        "given": "J."
      },
      {
        "family": "Hammerstrom",
        "given": "D."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Neural Networks"
    ],
    "date": [
      "1988"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "173–180"
    ],
    "title": [
      "Why VLSI implementations of associative VLCNs require connectionmultiplexing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Schemmel",
        "given": "J."
      },
      {
        "family": "Fieres",
        "given": "J."
      },
      {
        "family": "Meier",
        "given": "K."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Proc. IEEE World Congress on Computational Intelligence – International Joint Conference on Neural Networks (Hong Kong"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "431–438"
    ],
    "title": [
      "Wafer-scale integration of analog neural networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Boahen",
        "given": "K.A."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "IEEE Trans. Circ. Syst. II: Anal. Dig. Sig. Process"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "416–434"
    ],
    "title": [
      "Point-to-point connectivity between neuromorphic chips using address events"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "George",
        "given": "D."
      },
      {
        "family": "Jaros",
        "given": "B."
      }
    ],
    "citation-number": [
      "29."
    ],
    "date": [
      "2007-03"
    ],
    "location": [
      "Menlo Park, CA, Whitepaper"
    ],
    "publisher": [
      "Numenta Inc"
    ],
    "title": [
      "The HTM learning algorithms"
    ],
    "type": "book",
    "url": [
      "http://www.numenta.com/for-developers/education/Numenta_"
    ]
  },
  {
    "author": [
      {
        "family": "Rice",
        "given": "K.L."
      },
      {
        "family": "Taha",
        "given": "T.M."
      },
      {
        "family": "Vutsinas",
        "given": "C.N."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "Optics Laser Tech"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "795–802"
    ],
    "title": [
      "Hardware acceleration of image recognition through a visual cortex model"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Vutsinas",
        "given": "C.N."
      },
      {
        "family": "Taha",
        "given": "T.M."
      },
      {
        "family": "Rice",
        "given": "K.L."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "IEEE International Symposium on Parallel and Distributed Processing"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Miami, FL"
    ],
    "pages": [
      "1–8"
    ],
    "title": [
      "A neocortex model implementation on reconfigurable logic with streaming memory"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "O’Reilly",
        "given": "R.C."
      },
      {
        "family": "Munakata",
        "given": "Y."
      },
      {
        "family": "McClelland",
        "given": "J.L."
      }
    ],
    "citation-number": [
      "32."
    ],
    "date": [
      "2000"
    ],
    "edition": [
      "1st edn"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "Computational Explorations in Cognitive Neuroscience: Understanding the Mind by Simulating the Brain"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hawkins",
        "given": "J."
      },
      {
        "family": "George",
        "given": "D."
      }
    ],
    "citation-number": [
      "33."
    ],
    "date": [
      "2007-03"
    ],
    "location": [
      "Menlo Park, CA, Whitepaper"
    ],
    "publisher": [
      "Numenta Inc"
    ],
    "title": [
      "Hierarchical temporal memory: Concepts, theory and terminology"
    ],
    "type": "book",
    "url": [
      "http://www.numenta.com/"
    ]
  },
  {
    "author": [
      {
        "family": "Hawkins",
        "given": "J."
      },
      {
        "family": "Blakeslee",
        "given": "S."
      }
    ],
    "citation-number": [
      "34."
    ],
    "date": [
      "2004"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Times Books, Henry Holt"
    ],
    "title": [
      "On Intelligence"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hammerstrom",
        "given": "D."
      },
      {
        "family": "Zaveri",
        "given": "M.S."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "AAAI Fall Symp. Series on Biologically Inspired Cognitive Architectures (Arlington, VA"
    ],
    "date": [
      "2008-11"
    ],
    "genre": [
      "TR FS-08–04,"
    ],
    "location": [
      "Menlo Park, CA"
    ],
    "pages": [
      "81"
    ],
    "publisher": [
      "AAAI Press"
    ],
    "title": [
      "Bayesian memory, a possible hardware building block for intelligent systems"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Pearl",
        "given": "J."
      }
    ],
    "citation-number": [
      "36."
    ],
    "date": [
      "1988"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Probabilistic Reasoning in Intelligent Systems: Networks of Plausible Inference"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Genov",
        "given": "R."
      },
      {
        "family": "Cauwenberghs",
        "given": "G."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "IEEE Trans. Circ. Syst.-II"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "930–936"
    ],
    "title": [
      "Charge-mode parallel architecture for vector–matrix multiplication"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "literal": "D. Hammerstrom and M.S. Zaveri 38. B. Murmann"
      }
    ],
    "citation-number": [
      "138"
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "38–47"
    ],
    "title": [
      "Digitally assisted analog circuits"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Johansson",
        "given": "C."
      },
      {
        "family": "Lansner",
        "given": "A."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "Neural Networks"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "48–61"
    ],
    "title": [
      "Towards cortex sized artificial neural systems"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Granger",
        "given": "R."
      }
    ],
    "citation-number": [
      "40."
    ],
    "date": [
      "2005"
    ],
    "editor": [
      {
        "family": "Berger",
        "given": "T."
      },
      {
        "family": "Glanzman",
        "given": "D."
      }
    ],
    "location": [
      "Cambridge, MA"
    ],
    "pages": [
      "277–294"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "Brain circuit implementation: high-precision computation from low-precision components, in Replacement Parts for the Brain"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Minghua",
        "given": "S."
      },
      {
        "family": "Bermak",
        "given": "A."
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "IEEE Trans.VLSI Syst"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "962–974"
    ],
    "title": [
      "An efficient digital VLSI implementation of Gaussian mixture models-based classifier"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Strukov",
        "given": "D.B."
      },
      {
        "family": "Likharev",
        "given": "K.K."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "J. Nanosci. Nanotechnol"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "151–167"
    ],
    "title": [
      "Defect-tolerant architectures for nanoelectronic crossbar memories"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Likharev",
        "given": "K.K."
      },
      {
        "family": "Strukov",
        "given": "D.B."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "Proceedings of International Symposium on Nanoscale Architectures"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "109–116"
    ],
    "title": [
      "Prospects for the development of digital CMOL circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rabaey",
        "given": "J.M."
      }
    ],
    "citation-number": [
      "44."
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Digital Integrated Circuits: A Design Perspective"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Weste",
        "given": "N."
      },
      {
        "family": "Harris",
        "given": "D."
      }
    ],
    "citation-number": [
      "45."
    ],
    "date": [
      "2004"
    ],
    "edition": [
      "3rd edn"
    ],
    "location": [
      "Boston, MA"
    ],
    "publisher": [
      "Addison Wesley/Pearson"
    ],
    "title": [
      "CMOS VLSI Design - A Circuits and Systems Perspective"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Haselman",
        "given": "M."
      },
      {
        "family": "Beauchamp",
        "given": "M."
      },
      {
        "family": "Wood",
        "given": "A."
      },
      {
        "family": "Hauck",
        "given": "S."
      },
      {
        "family": "Underwood",
        "given": "K."
      },
      {
        "family": "Hemmert",
        "given": "K.S."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Napa, CA"
    ],
    "pages": [
      "181–190"
    ],
    "title": [
      "A comparison of floating point and logarithmic number systems for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Parhi",
        "given": "K.K."
      }
    ],
    "citation-number": [
      "47."
    ],
    "date": [
      "1999"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "VLSI Digital Signal Processing Systems: Design and Implementation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Seungchul",
        "given": "K."
      },
      {
        "family": "Yongjoo",
        "given": "L."
      },
      {
        "family": "Wookyeong",
        "given": "J."
      },
      {
        "family": "Yongsurk",
        "given": "L."
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "Proceedings of IEEE Asia-Pacific Conference on ASIC"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Taipei, Taiwan"
    ],
    "pages": [
      "217–220"
    ],
    "title": [
      "Low cost floating point arithmetic unit design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lewis",
        "given": "D.M."
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "IEEE J. Solid-St. Circ"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "1547–1553"
    ],
    "title": [
      "114 MFLOPS logarithmic number system arithmetic unit for DSP applications"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Yu",
        "given": "P.C."
      },
      {
        "family": "Lee",
        "given": "H.-S."
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "IEEE J. Solid-St. Circ"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "1854–1861"
    ],
    "title": [
      "A 2.5-V, 12-b, 5-MSample/s pipelined CMOS ADC"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Williams",
        "given": "T.E."
      },
      {
        "family": "Horowitz",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "51."
    ],
    "container-title": [
      "IEEE J. Solid-St. Circ"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "1651–1662"
    ],
    "title": [
      "A Zero-overhead self-timed 160-ns 54-b CMOS divider"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Gielen",
        "given": "G."
      },
      {
        "family": "Rutenbar",
        "given": "R."
      },
      {
        "family": "Borkar",
        "given": "S."
      },
      {
        "family": "Brodersen",
        "given": "R."
      },
      {
        "family": "Chern",
        "given": "J.-H."
      },
      {
        "family": "Naviasky",
        "given": "E."
      },
      {
        "family": "Saias",
        "given": "D."
      },
      {
        "family": "Sodini",
        "given": "C."
      }
    ],
    "citation-number": [
      "52."
    ],
    "container-title": [
      "43rd ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "709–710"
    ],
    "title": [
      "Tomorrow’s analog: just dead or just different?"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Coleman",
        "given": "J.N."
      },
      {
        "family": "Chester",
        "given": "E.I."
      }
    ],
    "citation-number": [
      "53."
    ],
    "container-title": [
      "Proceedings of 14th IEEE Symposium on Computer Arithmetic"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Adelaide, Australia"
    ],
    "pages": [
      "142–151"
    ],
    "title": [
      "A 32-Bit logarithmic arithmetic unit and its performance compared to floating-point"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gao",
        "given": "C."
      }
    ],
    "citation-number": [
      "54."
    ],
    "date": [
      "2008-11"
    ],
    "genre": [
      "Ph.D. dissertation,"
    ],
    "location": [
      "Portland, OR"
    ],
    "publisher": [
      "Department of Electrical and Computer Engineering, Portland State University"
    ],
    "title": [
      "Hardware architectures and implementations for associative memories – The building blocks of hierarchically distributed memories"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Narayanan",
        "given": "P."
      },
      {
        "family": "Wang",
        "given": "T."
      },
      {
        "family": "Leuchtenburg",
        "given": "M."
      },
      {
        "family": "Moritz",
        "given": "C.A."
      }
    ],
    "citation-number": [
      "55."
    ],
    "container-title": [
      "Proc. 2nd IEEE International Nanoelectronics Conference"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Shanghai, China"
    ],
    "pages": [
      "1003–1008"
    ],
    "title": [
      "Comparison of analog and digital nanosystems: Issues for the nano-architect"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "George",
        "given": "D."
      },
      {
        "family": "Hawkins",
        "given": "J."
      }
    ],
    "citation-number": [
      "56."
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Menlo Park, CA"
    ],
    "publisher": [
      "Numenta Inc"
    ],
    "title": [
      "Belief propagation and wiring length optimization as organizing principles for cortical microcircuits"
    ],
    "type": "book",
    "url": [
      "http://www.stanford."
    ]
  },
  {
    "author": [
      {
        "family": "Likharev",
        "given": "K.K."
      }
    ],
    "citation-number": [
      "57."
    ],
    "container-title": [
      "J. Nanoelectron. Optoelectron"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "203–230"
    ],
    "title": [
      "Hybrid CMOS/nanoelectronic circuits: opportunities and challenges"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Gao",
        "given": "C."
      },
      {
        "family": "Hammerstrom",
        "given": "D."
      }
    ],
    "citation-number": [
      "58."
    ],
    "date": [
      "2008"
    ],
    "editor": [
      {
        "family": "Beiu",
        "given": "V."
      },
      {
        "family": "Rückert",
        "given": "U."
      }
    ],
    "location": [
      "Singapore"
    ],
    "note": [
      "in press"
    ],
    "publisher": [
      "World Scientific"
    ],
    "title": [
      "CMOL based cortical models, in Emerging brain-inspired nanoarchitectures"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Holler",
        "given": "M."
      },
      {
        "family": "Tam",
        "given": "S."
      },
      {
        "family": "Castro",
        "given": "H."
      },
      {
        "family": "Benson",
        "given": "R."
      }
    ],
    "citation-number": [
      "59."
    ],
    "container-title": [
      "synapses, in International Joint Conference on Neural Networks"
    ],
    "date": [
      "1989"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "191–196"
    ],
    "title": [
      "An electrically trainable artificial neural network (ETANN) with 10240 “floating gate"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jo",
        "given": "S.H."
      },
      {
        "family": "Kim",
        "given": "K.-H."
      },
      {
        "family": "Lu",
        "given": "W."
      }
    ],
    "citation-number": [
      "60."
    ],
    "container-title": [
      "Nano Lett"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "496–500"
    ],
    "title": [
      "Programmable resistance switching in nanoscale two-terminal devices"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Reed",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Proc. IEEE"
    ],
    "date": [
      "1999-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "652–658"
    ],
    "title": [
      "Molecular-scale electronics"
    ],
    "type": "article-journal",
    "volume": [
      "87"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "J."
      },
      {
        "family": "Wang",
        "given": "W."
      },
      {
        "family": "Reed",
        "given": "M.A."
      },
      {
        "family": "Rawlett",
        "given": "A.M."
      },
      {
        "family": "Price",
        "given": "D.W."
      },
      {
        "family": "Tour",
        "given": "J.M."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Appl. Phys. Lett"
    ],
    "date": [
      "2000-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1224–1226"
    ],
    "title": [
      "Room-temperature negative differential resistance in nanoscale molecular junctions"
    ],
    "type": "article-journal",
    "volume": [
      "77"
    ]
  },
  {
    "author": [
      {
        "family": "Kuekes",
        "given": "P.J."
      },
      {
        "family": "Heath",
        "given": "J.R."
      },
      {
        "given": "RSWilliams"
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Patent #"
    ],
    "date": [
      "2000-10-03"
    ],
    "pages": [
      "128 214,"
    ],
    "title": [
      "Molecular wire crossbar memory, U.S"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "Y."
      },
      {
        "family": "Jung",
        "given": "G."
      },
      {
        "family": "Ohlberg",
        "given": "D.A.A."
      },
      {
        "family": "Li",
        "given": "X."
      },
      {
        "family": "Stewart",
        "given": "D.R."
      },
      {
        "family": "Jeppesen",
        "given": "J.O."
      },
      {
        "family": "Nielsen",
        "given": "K.A."
      },
      {
        "family": "Stoddart",
        "given": "J.F."
      },
      {
        "family": "Williams",
        "given": "R.S."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Nanotechnology"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "462–468"
    ],
    "title": [
      "Nanoscale molecular-switch crossbar circuits"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Pease",
        "given": "A.R."
      },
      {
        "family": "Jeppesen",
        "given": "J.O."
      },
      {
        "family": "Stoddart",
        "given": "J.F."
      },
      {
        "family": "Luo",
        "given": "Y."
      },
      {
        "family": "Collier",
        "given": "C.P."
      },
      {
        "family": "Heath",
        "given": "J.R."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Accounts Chem. Res"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "433–444"
    ],
    "title": [
      "Switching devices based on interlocked molecules"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Collier",
        "given": "C.P."
      },
      {
        "family": "Jeppesen",
        "given": "J.O."
      },
      {
        "family": "Luo",
        "given": "Y."
      },
      {
        "family": "Perkins",
        "given": "J."
      },
      {
        "family": "Wong",
        "given": "E.W."
      },
      {
        "family": "Heath",
        "given": "J.R."
      },
      {
        "family": "Stoddart",
        "given": "J.F."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "J. Am. Chem. Soc"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "50"
    ],
    "pages": [
      "12632–12641"
    ],
    "title": [
      "Molecular-based electronically switchable tunnel junction devices"
    ],
    "type": "article-journal",
    "volume": [
      "123"
    ]
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Trans. Nanotechnol"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "23–32"
    ],
    "title": [
      "Array-based architecture for FET-based, nanoscale electronics"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Goldstein",
        "given": "S.C."
      },
      {
        "family": "Budiu",
        "given": "M."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proceedings of 28th Annual International Symposium on Computer Architecture"
    ],
    "date": [
      "2001-06"
    ],
    "location": [
      "Göteberg, Sweden"
    ],
    "pages": [
      "178–189"
    ],
    "title": [
      "Nanofabrics: Spatial computing using molecular nanoelectronics"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Luo",
        "given": "Y."
      },
      {
        "family": "Collier",
        "given": "C.P."
      },
      {
        "family": "Jeppesen",
        "given": "J.O."
      },
      {
        "family": "Nielson",
        "given": "K.A."
      },
      {
        "family": "Delonno",
        "given": "E."
      },
      {
        "family": "Ho",
        "given": "G."
      },
      {
        "family": "Perkins",
        "given": "J."
      },
      {
        "family": "Tseng",
        "given": "H."
      },
      {
        "family": "Yamamoto",
        "given": "T."
      },
      {
        "family": "Stoddart",
        "given": "J.F."
      },
      {
        "family": "Heath",
        "given": "J.R."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Chem. Phys. Chem"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "519–525"
    ],
    "title": [
      "Two-Dimensional molecular electronics circuits"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Stan",
        "given": "M.R."
      },
      {
        "family": "Franzon",
        "given": "P.D."
      },
      {
        "family": "Goldstein",
        "given": "S.C."
      },
      {
        "family": "Lach",
        "given": "J.C."
      },
      {
        "family": "Ziegler",
        "given": "M.M."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proc. IEEE"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1940–1957"
    ],
    "title": [
      "Molecular electronics: From devices and interconnect to circuits and architecture"
    ],
    "type": "article-journal",
    "volume": [
      "91"
    ]
  },
  {
    "author": [
      {
        "family": "Strukov",
        "given": "D.B."
      },
      {
        "family": "Likharev",
        "given": "K.K."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Nanotechnology"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "888–900"
    ],
    "title": [
      "CMOL FPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Rose",
        "given": "G.S."
      },
      {
        "family": "Stan",
        "given": "M.R.",
        "suffix": "Jr"
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE Trans. Circuits Syst-I"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "11"
    ],
    "title": [
      "A programmable majority logic array using molecular scale electronics"
    ],
    "type": "article-journal",
    "volume": [
      "54"
    ]
  },
  {
    "author": [
      {
        "family": "Manem",
        "given": "H."
      },
      {
        "family": "Paliwoda",
        "given": "P.C."
      },
      {
        "family": "Rose",
        "given": "G.S."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Proceedings of the ACM Great Labes Symposium on VLSI"
    ],
    "date": [
      "2008-05"
    ],
    "location": [
      "Orlando, FL, USA"
    ],
    "title": [
      "A hybrid CMOS/nano FPGA architecture built from programmable majority logic arrays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Stan",
        "given": "M.R."
      },
      {
        "family": "Rose",
        "given": "G.S."
      },
      {
        "family": "Ziegler",
        "given": "M.M."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proceedings of Joint 19th International Conference VLSI Design 5th International Conference on Embedded System Design"
    ],
    "date": [
      "2006-01"
    ],
    "location": [
      "Hyderabad, India"
    ],
    "pages": [
      "703–708,"
    ],
    "title": [
      "Hybrid CMOS/molecular electronic circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Turel",
        "given": "O."
      },
      {
        "family": "Likharev",
        "given": "K."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Int. J. Circ. Theor Appl"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "37–53"
    ],
    "title": [
      "Crossnets: possible neuromorphic networks based on nanoscale components"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Likharev",
        "given": "K.K."
      },
      {
        "family": "Mayr",
        "given": "A."
      },
      {
        "family": "Muckra",
        "given": "I."
      },
      {
        "family": "Turel",
        "given": "O."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Ann. NY Acad. Sci"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "146–163"
    ],
    "title": [
      "CrossNets: high-performance neuromorphic architectures for CMOL circuits"
    ],
    "type": "article-journal",
    "volume": [
      "1006"
    ]
  },
  {
    "author": [
      {
        "family": "Goto",
        "given": "E."
      },
      {
        "family": "Murata",
        "given": "K."
      },
      {
        "family": "Nakazawa",
        "given": "K."
      },
      {
        "family": "Nakagawa",
        "given": "K."
      },
      {
        "family": "Moto-Oka",
        "given": "T."
      },
      {
        "family": "Ishibashi",
        "given": "Y."
      },
      {
        "family": "Soma",
        "given": "T."
      },
      {
        "family": "Wada",
        "given": "E."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "IRE Trans. Elect. Comp"
    ],
    "date": [
      "1960"
    ],
    "pages": [
      "25–29"
    ],
    "title": [
      "Esaki diode high-speed logical circuits"
    ],
    "type": "article-journal",
    "volume": [
      "EC-9"
    ]
  },
  {
    "author": [
      {
        "family": "Goldstein",
        "given": "S.C."
      },
      {
        "family": "Rosewater",
        "given": "D."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Proceedings of International Solid-State Circuits Conference"
    ],
    "date": [
      "2002-02"
    ],
    "location": [
      "San Francisco, CA, USA"
    ],
    "pages": [
      "204–459"
    ],
    "title": [
      "Digital logic using molecular electronics"
    ],
    "type": "paper-conference",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Gergel",
        "given": "N."
      },
      {
        "family": "Majumdar",
        "given": "N."
      },
      {
        "family": "Keyvanfar",
        "given": "K."
      },
      {
        "family": "Swami",
        "given": "N."
      },
      {
        "family": "Harriott",
        "given": "L.R."
      },
      {
        "family": "Bean",
        "given": "J.C."
      },
      {
        "family": "Pattanaik",
        "given": "G."
      },
      {
        "family": "Zangari",
        "given": "G."
      },
      {
        "family": "Yao",
        "given": "Y."
      },
      {
        "family": "Tour",
        "given": "J.M."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "J. Vac. Sci. Technol"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "880–885"
    ],
    "title": [
      "Study of room temperature molecular memory observed from a nanowell device"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Chua",
        "given": "L.O."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "IEEE Tran. Circ. Th"
    ],
    "date": [
      "1971"
    ],
    "pages": [
      "507–519"
    ],
    "title": [
      "Memristor-the missing circuit element"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Strukov",
        "given": "D.B."
      },
      {
        "family": "Snider",
        "given": "G.S."
      },
      {
        "family": "Stewart",
        "given": "D.R."
      },
      {
        "family": "Williams",
        "given": "S.R."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Nature"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "80–83"
    ],
    "title": [
      "The missing memristor found"
    ],
    "type": "article-journal",
    "volume": [
      "453"
    ]
  },
  {
    "author": [
      {
        "family": "Cabe",
        "given": "A.C."
      },
      {
        "family": "Rose",
        "given": "G.S."
      },
      {
        "family": "Stan",
        "given": "M.R."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Proceedings of the IEEE Conference on Nanotechnology, Hong Kong"
    ],
    "date": [
      "2007-08"
    ],
    "location": [
      "China"
    ],
    "pages": [
      "70–75"
    ],
    "title": [
      "Data encoding Parasitic current paths in molecular memory"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lai",
        "given": "S."
      },
      {
        "family": "Lowrey",
        "given": "T."
      }
    ],
    "citation-number": [
      "23."
    ],
    "date": [
      "2001"
    ],
    "genre": [
      "IEDM Tech. Digest,"
    ],
    "pages": [
      "803–806"
    ],
    "title": [
      "Characteristics os Si-Sb-Te films for phase change memory"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Lankhorst",
        "given": "M."
      },
      {
        "family": "Ketelaars",
        "given": "B."
      },
      {
        "family": "Wolters",
        "given": "R."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "Nature Mater"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "347"
    ],
    "title": [
      "Phase-change materials towards a universal memory"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Happ",
        "given": "T.D."
      },
      {
        "family": "Breitwisch",
        "given": "M."
      },
      {
        "family": "al",
        "given": "A.Schrott",
        "particle": "et."
      }
    ],
    "citation-number": [
      "25."
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "120–121"
    ],
    "publisher": [
      "VLSI Tech"
    ],
    "title": [
      "Novel one-mask self-heating pillar phase change memory, Symp"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "Y.C."
      },
      {
        "family": "Rettner",
        "given": "C.T."
      },
      {
        "family": "Raoux",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Proceedings of IEEE Electron Devices Meeting"
    ],
    "date": [
      "2006-12"
    ],
    "location": [
      "San Francisco, CA, USA"
    ],
    "pages": [
      "1–4"
    ],
    "title": [
      "Ultra-thin phase-change bridge memory device using GeSb"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Engel",
        "given": "B.N."
      },
      {
        "family": "Akerman",
        "given": "J."
      },
      {
        "family": "Butcher",
        "given": "B."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "IEEE Trans. Magnetics"
    ],
    "date": [
      "2005-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "132–136"
    ],
    "title": [
      "A 4-mb toggle MRAM based on a novel bit and switching method"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Cho",
        "given": "C.H."
      },
      {
        "family": "Ko",
        "given": "J.H."
      },
      {
        "family": "Kim",
        "given": "D."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Physica Status Solidi (a"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "1653–1657"
    ],
    "title": [
      "A CMOS macro-model for mtj resistor of MRAM cell"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "A."
      },
      {
        "family": "Haddad",
        "given": "S."
      },
      {
        "family": "Wu",
        "given": "Y.C."
      },
      {
        "family": "Fang",
        "given": "T.N."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Proceedings of IEEE Electron Devices Mtg"
    ],
    "date": [
      "2005-12"
    ],
    "location": [
      "Washington, DC, USA"
    ],
    "pages": [
      "746–749"
    ],
    "title": [
      "Non-volatile resistive switching for advanced memory applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Weste",
        "given": "N."
      },
      {
        "family": "Harris",
        "given": "D."
      }
    ],
    "citation-number": [
      "30."
    ],
    "date": [
      "2005"
    ],
    "edition": [
      "3rd edn"
    ],
    "pages": [
      "750–756"
    ],
    "publisher": [
      "Addison Wesley"
    ],
    "title": [
      "CMOS VLSI Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ziegler",
        "given": "M.M."
      },
      {
        "family": "Rose",
        "given": "G.S."
      },
      {
        "family": "Stan",
        "given": "M.R."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "Proceedings of the 2nd IEEE Conference on Nanotechnology"
    ],
    "date": [
      "2002-08"
    ],
    "location": [
      "Washington, DC"
    ],
    "pages": [
      "83–88"
    ],
    "title": [
      "A universal device model for nanoelectronic circuit simulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rajendran",
        "given": "J."
      },
      {
        "family": "Manem",
        "given": "H."
      },
      {
        "family": "Rose",
        "given": "G.S."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Proceeding of the IEEE Conference on Nanotechnology"
    ],
    "date": [
      "2009-07"
    ],
    "location": [
      "Genoa, Italy"
    ],
    "title": [
      "NDR based Threshold Logic Fabric with Memristive Synapses"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mo",
        "given": "F."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "Proceedings of 2002 IEEE/ACMInternational Conference on Computer Aided Design (ICCAD"
    ],
    "date": [
      "2002-11"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "543–550"
    ],
    "title": [
      "Whirlpool PLAs: A regular logic structure and their synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Snider",
        "given": "G.S."
      },
      {
        "family": "Williams",
        "given": "R.S."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Nanotechnology"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "Nano/CMOS architectures using a field-programmable nanowire interconnect"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Manem",
        "given": "H."
      },
      {
        "family": "Rose",
        "given": "G.S."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "Proceedings of the IEEE Conference on Nanotechnology"
    ],
    "date": [
      "2008-08"
    ],
    "location": [
      "Arlington, Texas"
    ],
    "title": [
      "The Effect of Device Parameter Variation on Programmable Majority Logic Arrays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chua",
        "given": "L.O."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "IEEE Tran. Circ. Th"
    ],
    "date": [
      "1971"
    ],
    "pages": [
      "507–519"
    ],
    "title": [
      "Memristor-the missing circuit element"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Strukov",
        "given": "D.B."
      },
      {
        "family": "Snider",
        "given": "G.S."
      },
      {
        "family": "Stewart",
        "given": "D.R."
      },
      {
        "family": "Williams",
        "given": "R.S."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "Nature"
    ],
    "date": [
      "2008-05"
    ],
    "issue": [
      "7191"
    ],
    "pages": [
      "80–83"
    ],
    "title": [
      "The Missing Memristor Found"
    ],
    "type": "article-journal",
    "volume": [
      "453"
    ]
  },
  {
    "author": [
      {
        "family": "Williams",
        "given": "R.S."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "IEEE Spectrum"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "28–35"
    ],
    "title": [
      "How we found the missing memristor",
      "Part II Memories"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "Ritsko",
        "given": "J.J."
      },
      {
        "family": "Seidman",
        "given": "D.I."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      ""
    ],
    "note": [
      "Special Report: Celebrating 50 years of the IBM Journals,"
    ],
    "title": [
      "Applications of Information Technology"
    ],
    "type": "article-journal",
    "url": [
      "http://www.research.ibm.com/journal/"
    ],
    "volume": []
  },
  {
    "author": [
      {
        "family": "Rees",
        "given": "M."
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "2000"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Basic Books"
    ],
    "title": [
      "Just Six Numbers: The Deep Forces That Shape the Universe"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kittel",
        "given": "C."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "1996"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Introduction to Solid State Physics"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Taur",
        "given": "Y."
      },
      {
        "family": "Ning",
        "given": "T.H."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "1998"
    ],
    "location": [
      "UK"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Fundamentals of Modern VLSI Devices"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sze",
        "given": "S.M."
      }
    ],
    "citation-number": [
      "5."
    ],
    "date": [
      "1986"
    ],
    "edition": [
      "2nd edn"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Physics of Semiconductor Devices"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Brown",
        "given": "S."
      },
      {
        "family": "Vranesic",
        "given": "Z."
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "2003"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Fundamentals of Digital Logic with Verilog Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Weste",
        "given": "N.H.E."
      },
      {
        "family": "Harris",
        "given": "D."
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "2005"
    ],
    "edition": [
      "3rd edn"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "CMOS VLSI Design: A Circuits and Systems Perspective"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Alberts",
        "given": "B."
      },
      {
        "family": "Johnson",
        "given": "A."
      },
      {
        "family": "Lewis",
        "given": "J."
      },
      {
        "family": "Raff",
        "given": "M."
      },
      {
        "family": "Roberts",
        "given": "K."
      },
      {
        "family": "Walter",
        "given": "P."
      }
    ],
    "citation-number": [
      "8."
    ],
    "date": [
      "2002"
    ],
    "edition": [
      "4th edn"
    ],
    "location": [
      "Garland Science, New York"
    ],
    "title": [
      "Molecular Biology of the Cell"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Ananthanarayanan",
        "given": "R."
      },
      {
        "family": "Esser",
        "given": "S.K."
      },
      {
        "family": "Simon",
        "given": "H.D."
      },
      {
        "family": "Modha",
        "given": "D.S."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE Supercomputing Conference Dig. Tech"
    ],
    "date": [
      "2009-11"
    ],
    "location": [
      "Papers, Portland, Oregon"
    ],
    "title": [
      "The cat is out of the bag: Crtical simulations with 109 neurons, 1013 synapses"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dirik",
        "given": "C."
      },
      {
        "family": "Jacob",
        "given": "B."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proceedings of the 36th International Symposium on Computer Architecture (ISCA"
    ],
    "date": [
      "2009-06"
    ],
    "location": [
      "Austion, TX"
    ],
    "title": [
      "The performance of PC Solid-State Disks (SSDs) as a function of bandwidth, concurrency, device architecture, and system organization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cuppu",
        "given": "V."
      },
      {
        "family": "Jacob",
        "given": "B."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proceedings of the 28th International Symposium on Computer Architecture (ISCA"
    ],
    "date": [
      "2001-06"
    ],
    "location": [
      "Goteborg, Sweden"
    ],
    "title": [
      "Concurrency, latency, or system overhead: Which has the largest impact on uniprocessor DRAM-system performance?"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Silberschatz",
        "given": "A."
      },
      {
        "family": "Galvin",
        "given": "P.B."
      },
      {
        "family": "Gagne",
        "given": "G."
      }
    ],
    "citation-number": [
      "12."
    ],
    "date": [
      "2008"
    ],
    "edition": [
      "8th edn"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Operating System Concepts"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Tanenbaum",
        "given": "A.S."
      },
      {
        "family": "Woodhull",
        "given": "A.S."
      }
    ],
    "citation-number": [
      "13."
    ],
    "date": [
      "1997"
    ],
    "edition": [
      "2nd edn"
    ],
    "location": [
      "New Jersey"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Operating Systems: Design and Implementation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "Intel"
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Intel Corp"
    ],
    "title": [
      "64 and IA-32 Architectures Software Developer’s Manuals"
    ],
    "type": "article-journal",
    "url": [
      "http://www."
    ]
  },
  {
    "author": [
      {
        "given": "A.R.M."
      }
    ],
    "citation-number": [
      "15."
    ],
    "publisher": [
      "ARM, Ltd"
    ],
    "title": [
      "Architecture Reference Manual"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Jacob",
        "given": "B."
      },
      {
        "family": "Ng",
        "given": "S.W."
      },
      {
        "family": "Wang",
        "given": "D.T."
      }
    ],
    "citation-number": [
      "16."
    ],
    "note": [
      "Cache, DRAM, Disk (Morgan Kaufmann, Brulington, 2008"
    ],
    "title": [
      "Memory Systems"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Hennessy",
        "given": "J.L."
      },
      {
        "family": "Patterson",
        "given": "D.A."
      }
    ],
    "citation-number": [
      "17."
    ],
    "edition": [
      "4th edn"
    ],
    "note": [
      "Morgan Kaufmann, Brulington, 2006"
    ],
    "title": [
      "Computer Architecture: A Quantitative Approach"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Roberts",
        "given": "D."
      },
      {
        "family": "Kgil",
        "given": "T."
      },
      {
        "family": "Mudge",
        "given": "T."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Communications of ACM"
    ],
    "issue": [
      "4"
    ],
    "note": [
      "Apr 2009"
    ],
    "pages": [
      "98–106"
    ],
    "title": [
      "Integrating NAND Flash Devices onto Servers"
    ],
    "type": "article-journal",
    "volume": [
      "52"
    ]
  },
  {
    "author": [
      {
        "family": "Condit",
        "given": "J."
      },
      {
        "family": "Nightingale",
        "given": "E.B."
      },
      {
        "family": "Frost",
        "given": "C."
      },
      {
        "family": "Ipek",
        "given": "E."
      },
      {
        "family": "Lee",
        "given": "B."
      },
      {
        "family": "Burger",
        "given": "D."
      },
      {
        "family": "Coetzee",
        "given": "D."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Proceedings of the ACM SIGOPS 22nd Symposium on Operating Systems Principles"
    ],
    "date": [
      "2009-10"
    ],
    "location": [
      "Montana"
    ],
    "title": [
      "Better I/O through byte-addressable, persistent memory"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "K."
      },
      {
        "family": "Jeong",
        "given": "G."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "IEEE International Electron Devices Meeting (IEDM) Dig"
    ],
    "date": [
      "2007-12"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "location": [
      "Washington, DC"
    ],
    "title": [
      "Memory Technologies for sub-40nm Node"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Intel Corp"
    ],
    "date": [
      "2009"
    ],
    "publisher": [
      "intel.com/pressroom/kits/32nm/westmere/Intel_32nm_Overview.pdf"
    ],
    "title": [
      "Introduction to Intel’s 32nm Process Technology, White Paper"
    ],
    "type": "article-journal",
    "url": [
      "http://download."
    ]
  },
  {
    "author": [
      {
        "family": "Ha",
        "given": "D."
      },
      {
        "family": "Kim",
        "given": "K."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "IEEE International Symposium on VLSI Technology Dig. Tech"
    ],
    "date": [
      "2007-06"
    ],
    "location": [
      "Papers, Kyoto"
    ],
    "title": [
      "Recent Advances in High Density Phase Change Memory (PRAM"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pelloie",
        "given": "J.L."
      },
      {
        "family": "Laplanche",
        "given": "Y."
      },
      {
        "family": "Chen",
        "given": "T.F."
      },
      {
        "family": "Huang",
        "given": "Y.T."
      },
      {
        "family": "Liu",
        "given": "P.W."
      },
      {
        "family": "Chiang",
        "given": "W.T."
      },
      {
        "family": "Huang",
        "given": "M.Y.T."
      },
      {
        "family": "Tsai",
        "given": "C.H."
      },
      {
        "family": "Cheng",
        "given": "Y.C."
      },
      {
        "family": "Tsai",
        "given": "C.T."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Ma, 65nm CMOS BULK to SOI comparison, in Proceedings of the IEEE International SOI Conference"
    ],
    "date": [
      "2009-10"
    ],
    "location": [
      "Foster City, CA"
    ],
    "title": [
      "G.H"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "24."
    ],
    "date": [
      "1999"
    ],
    "publisher": [
      "Regents of University of California"
    ],
    "title": [
      "BSIM3v3.2.2 MOSFET User’s Manual"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Johns",
        "given": "D.A."
      },
      {
        "family": "Martin",
        "given": "D."
      }
    ],
    "citation-number": [
      "25."
    ],
    "date": [
      "1997"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Analog Integrated Circuit Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Razavi",
        "given": "B."
      }
    ],
    "citation-number": [
      "26."
    ],
    "date": [
      "2001"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Design of Analog CMOS Integrated Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kang",
        "given": "Y.H."
      },
      {
        "family": "Kim",
        "given": "J.-K."
      },
      {
        "family": "Hwang",
        "given": "S.W."
      },
      {
        "family": "Kwak",
        "given": "J.Y."
      },
      {
        "family": "Park",
        "given": "J.-Y."
      },
      {
        "family": "Kim",
        "given": "D."
      },
      {
        "family": "Kim",
        "given": "C.H."
      },
      {
        "family": "Park",
        "given": "J.Y."
      },
      {
        "family": "Jeong",
        "given": "Y.-T."
      },
      {
        "family": "Baek",
        "given": "J.N."
      },
      {
        "family": "Jeon",
        "given": "S.C."
      },
      {
        "family": "Jang",
        "given": "P."
      },
      {
        "family": "Lee",
        "given": "S.H."
      },
      {
        "family": "Lee",
        "given": "Y.-S."
      },
      {
        "family": "Kim",
        "given": "M.-S."
      },
      {
        "family": "Lee",
        "given": "J.-Y."
      },
      {
        "family": "Choi",
        "given": "Y.H."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "IEEE J. Solid State Circuits"
    ],
    "issue": [
      "2"
    ],
    "note": [
      "Feb 2008"
    ],
    "pages": [
      "507–517"
    ],
    "title": [
      "High-Voltage Analog System for a Mobile NAND Flash"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "K.-J."
      },
      {
        "family": "Cho",
        "given": "B.-H."
      },
      {
        "family": "Cho",
        "given": "W.-Y."
      },
      {
        "family": "Kang",
        "given": "S."
      },
      {
        "family": "Choi",
        "given": "B.-G."
      },
      {
        "family": "Oh",
        "given": "H.-R."
      },
      {
        "family": "Lee",
        "given": "C.-S."
      },
      {
        "family": "Kim",
        "given": "H.-J."
      },
      {
        "family": "Park",
        "given": "J.-M."
      },
      {
        "family": "Wang",
        "given": "Q."
      },
      {
        "family": "Park",
        "given": "M.-H."
      },
      {
        "family": "Ro",
        "given": "Y.-H."
      },
      {
        "family": "Choi",
        "given": "J.-Y."
      },
      {
        "family": "Kim",
        "given": "K.-S."
      },
      {
        "family": "Kim",
        "given": "Y.-R."
      },
      {
        "family": "Shin",
        "given": "I.-C."
      },
      {
        "family": "Lim",
        "given": "K.-W."
      },
      {
        "family": "Cho",
        "given": "H.-K."
      },
      {
        "family": "Choi",
        "given": "C.-H."
      },
      {
        "family": "Chung",
        "given": "W.-R."
      },
      {
        "family": "Kim",
        "given": "D.-E."
      },
      {
        "family": "Yu",
        "given": "K.-S."
      },
      {
        "family": "Jeong",
        "given": "G.-T."
      },
      {
        "family": "Jeong",
        "given": "H.-S."
      },
      {
        "family": "Kwak",
        "given": "C.-K."
      },
      {
        "family": "Kim",
        "given": "C.-H."
      },
      {
        "family": "Kim",
        "given": "K."
      }
    ],
    "citation-number": [
      "28."
    ],
    "date": [
      "2007-02"
    ],
    "genre": [
      "A 90nm 1.8V 512Mb Diode-Switch PRAM with 266MB/s Read Throughput, in IEEE ISSCC 2007 Dig. Tech. Papers,"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "472–473"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Weste",
        "given": "N.H.E."
      },
      {
        "family": "Eshraghian",
        "given": "K."
      }
    ],
    "citation-number": [
      "29."
    ],
    "date": [
      "1994"
    ],
    "edition": [
      "2nd edn"
    ],
    "location": [
      "Boston"
    ],
    "pages": [
      "30"
    ],
    "publisher": [
      "Addison-Wesley",
      "Design CompilerTM User Guide, Synopsys, Inc"
    ],
    "title": [
      "Principles of CMOS VLSI Design: A System Perspective"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Parhami",
        "given": "B."
      }
    ],
    "citation-number": [
      "31."
    ],
    "date": [
      "1999"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Oxford University Press"
    ],
    "title": [
      "Computer Arithmetic: Algorithms and Hardware Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sutherland",
        "given": "I."
      },
      {
        "family": "Sproull",
        "given": "B."
      },
      {
        "family": "Harris",
        "given": "D."
      }
    ],
    "citation-number": [
      "32."
    ],
    "date": [
      "1999"
    ],
    "location": [
      "San Diego"
    ],
    "publisher": [
      "Academic"
    ],
    "title": [
      "Logical Effort: Designing Fast CMOS Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Pozar",
        "given": "D.M."
      }
    ],
    "citation-number": [
      "33."
    ],
    "date": [
      "1998"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Microwave Engineering"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Greenfield",
        "given": "S."
      }
    ],
    "citation-number": [
      "34."
    ],
    "date": [
      "2000"
    ],
    "location": [
      "BBC Books, UK"
    ],
    "title": [
      "Brain Story: Why Do We Think and Feel as We Do?"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Patterson",
        "given": "D.A."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "Commun. ACM"
    ],
    "date": [
      "2004-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "71–75"
    ],
    "title": [
      "Latency lags bandwidth"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "Graefe",
        "given": "G."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "Commun. ACM"
    ],
    "date": [
      "2009-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "48–59"
    ],
    "title": [
      "The Five-Minute Rule 20 Years Later (and How Flash Memory Changes the Rules"
    ],
    "type": "article-journal",
    "volume": [
      "52"
    ]
  },
  {
    "author": [
      {
        "family": "Freitas",
        "given": "R.F."
      },
      {
        "family": "Wilcke",
        "given": "W.W."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "2008-07"
    ],
    "issue": [
      "4"
    ],
    "title": [
      "Storage-class memory: The next storage system technology"
    ],
    "type": "article-journal",
    "volume": [
      "52"
    ]
  },
  {
    "author": [
      {
        "family": "Qureshi",
        "given": "M.K."
      },
      {
        "family": "Srinivasan",
        "given": "V."
      },
      {
        "family": "Rivers",
        "given": "J.A."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "Proceedings of the 36th International Symposium on Computer Architecture (ISCA"
    ],
    "date": [
      "2009-06"
    ],
    "location": [
      "Austin, TX"
    ],
    "title": [
      "Scalable High Performance Main Memory System Using Phase-Change Memory Technology"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "39."
    ],
    "note": [
      "IBM Power7 CPU, IBM, Corp."
    ],
    "type": null,
    "url": [
      "http://en.wikipedia.org/wiki/POWER7"
    ]
  },
  {
    "author": [
      {
        "family": "Tanaka",
        "given": "H."
      },
      {
        "family": "Kido",
        "given": "M."
      },
      {
        "family": "Yahashi",
        "given": "K."
      },
      {
        "family": "Oomura",
        "given": "M."
      },
      {
        "family": "Katsumata",
        "given": "R."
      },
      {
        "family": "Kito",
        "given": "M."
      },
      {
        "family": "Fukuzumi",
        "given": "Y."
      },
      {
        "family": "Sato",
        "given": "M."
      },
      {
        "family": "Nagata",
        "given": "Y."
      },
      {
        "family": "Matsuoka",
        "given": "Y."
      },
      {
        "family": "Iwata",
        "given": "Y."
      },
      {
        "family": "Aochi",
        "given": "H."
      },
      {
        "family": "Nitayama",
        "given": "A."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "IEEE International Symposium on VLSI Technology Dig. Tech"
    ],
    "date": [
      "2007-06"
    ],
    "location": [
      "Papers, Kyoto"
    ],
    "title": [
      "Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Masuoka",
        "given": "F."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE Dig. Tech. Papers, IEDM"
    ],
    "date": [
      "1984"
    ],
    "pages": [
      "464–467"
    ],
    "title": [
      "A new flash E2PROM cell using triple polysilicon technology"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Kynett",
        "given": "V."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE J. Solid-St. Circ"
    ],
    "date": [
      "1988-10"
    ],
    "pages": [
      "1157–1163"
    ],
    "title": [
      "An in-system reprogrammable 32K × 8 CMOS flash memory"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Mukherjee",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Dig. Tech. Papers, IEDM"
    ],
    "date": [
      "1985"
    ],
    "pages": [
      "616–619"
    ],
    "title": [
      "A single transistor EEPROM cell and its implementation in a 512K CMOS EEPROM"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Masuoka",
        "given": "F."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE Dig. Tech. Papers, IEDM"
    ],
    "date": [
      "1987"
    ],
    "pages": [
      "552–555"
    ],
    "title": [
      "New ultra high density EPROM and flash EEPROM with NAND structure cell"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Bauer",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE Dig. Tech. Papers, ISSCC"
    ],
    "date": [
      "1995"
    ],
    "title": [
      "A multilevel-cell 32Mb flash memory"
    ],
    "type": "article-journal",
    "volume": [
      "132–133"
    ]
  },
  {
    "author": [
      {
        "family": "Atsumi",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE Dig. Tech. Papers"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "CC"
    ],
    "pages": [
      "276–277"
    ],
    "title": [
      "A channel-erasing 1.8V-only 32Mb NOR flash EEPROM with a bit-line direct-sensing scheme"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Tanzawa",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Dig. Tech. Papers, ISSCC"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "78–79"
    ],
    "title": [
      "A 44mm2 4-bank 8-word page read 64Mb flash memory with flexible block redundancy and fast accurate word-line voltage controller"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Elmhurst",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE Dig. Tech. Papers, ISSCC"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "286–287"
    ],
    "title": [
      "A 1.8V 128Mb 125MHz multi-level cell flash memory with flexible read while write"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Taub",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE Dig. Tech. Papers, ISSCC"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "54–55"
    ],
    "title": [
      "A 90nm 512Mb 166MHz Multilevel Cell Flash Memory with 1.5MByte/s Programming”"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Villa",
        "given": "C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE Dig. Tech. Papers"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "CC"
    ],
    "pages": [
      "476–477"
    ],
    "title": [
      "A 65nm 1Gb 2b/Cell NOR Flash with 2.25MB/s program throughput and 400MB/s DDR interface"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Javanifard",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE Dig. Tech. Papers"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "CC"
    ],
    "pages": [
      "424–425"
    ],
    "title": [
      "A 45nm self-aligned-contact process 1Gb NOR flash with 5MB/s program speed"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Suh",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE Dig. Tech. Papers"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "CC"
    ],
    "pages": [
      "128–129"
    ],
    "title": [
      "A 3.3V 32Mb NAND flash memory with incremental step pulse programming scheme"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Imamiya",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE Dig. Tech. Papers, ISSCC"
    ],
    "date": [
      "1995"
    ],
    "title": [
      "A 35ns-cycle-time 3.3V-only 32Mb NAND flash EEPROM"
    ],
    "type": "article-journal",
    "volume": [
      "130–131"
    ]
  },
  {
    "author": [
      {
        "family": "Jung",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEEE Dig. Tech. Papers, ISSCC"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "A 3.3V 128Mb multi-level NAND flash memory for mass storage applications"
    ],
    "type": "article-journal",
    "volume": [
      "32–33"
    ]
  },
  {
    "author": [
      {
        "family": "Imamiya",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE Dig. Tech. Papers, ISSCC"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "A 130mm2 256Mb NAND flash with shallow trench isolation technology"
    ],
    "type": "article-journal",
    "volume": [
      "112–113"
    ]
  },
  {
    "author": [
      {
        "family": "Cho",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE Dig. Tech. Papers"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "CC"
    ],
    "pages": [
      "28–29"
    ],
    "title": [
      "A 3.3V 1Gb multi-level NAND flash memory with non-uniform threshold voltage distribution"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "IEEE Dig. Tech. Papers, ISSCC"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "104–105"
    ],
    "title": [
      "A 1.8V 1Gb NAND flash memory with 0.12um STI process technology"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Nakamura",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IEEE Dig. Tech. Papers, ISSCC"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "106–107"
    ],
    "title": [
      "A 125mm2 1Gb NAND flash memory with 10MB/s program throughput"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE Dig. Tech. Papers, ISSCC"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "290–291"
    ],
    "title": [
      "A 1.8V 2Gb NAND flash memory for mass storage applications"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "IEEE Dig. Tech. Papers, ISSCC"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "52–53"
    ],
    "title": [
      "A 3.3V 4Gb four-level NAND flash memory with 90nm CMOS technology"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Hara",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "IEEE Dig. Tech. Papers, ISSCC"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "44–45"
    ],
    "title": [
      "A 146mm2 8Gb NAND flash memory with 70nm CMOS technology"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Byeon",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "IEEE Dig. Tech. Papers, ISSCC"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "46–47"
    ],
    "title": [
      "An 8Gb multi-level NAND flash memory with 63nm STI CMOS process technology"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Takeuchi",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "IEEE Dig. Tech. Papers, ISSCC"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "A 56nm CMOS 99mm2 8Gb multi-level NAND flash memory with 10MB/s program throughput"
    ],
    "type": "article-journal",
    "volume": [
      "507–508"
    ]
  },
  {
    "author": [
      {
        "family": "Zeng",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "IEEE Dig. Tech. Papers"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "CC"
    ],
    "pages": [
      "236–237"
    ],
    "title": [
      "A 172mm2 32Gb MLC NAND flash memory in 34nm CMOS"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Ogura",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "IEEE J. Solid-St. Circ"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "2589–2600"
    ],
    "title": [
      "A 1.8-V 256-Mb multilevel cell NOR flash memory with BGO function"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "C."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "IEEE Dig. Tech. Papers, IEDM"
    ],
    "date": [
      "1979"
    ],
    "pages": [
      "22"
    ],
    "title": [
      "Lucky-electron model of channel hot electron emission"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Takeda",
        "given": "E."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "IEEE J. Solid-St. Circ"
    ],
    "date": [
      "1982-04"
    ],
    "pages": [
      "241–248"
    ],
    "title": [
      "Submicrometer MOSFET structure for minimizing hot-carrier generation"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Mahapatra",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "IEEE Trans. Electron Dev"
    ],
    "date": [
      "2002-07"
    ],
    "pages": [
      "1296–1301"
    ],
    "title": [
      "CHISEL flash EEPROM PART I: performance and scaling"
    ],
    "type": "article-journal",
    "volume": [
      "49"
    ]
  },
  {
    "author": [
      {
        "family": "Mahapatra",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "IEEE Trans. Electron Dev"
    ],
    "date": [
      "2002-07"
    ],
    "pages": [
      "1302–1307"
    ],
    "title": [
      "CHISEL flash EEPROM PART II: reliability"
    ],
    "type": "article-journal",
    "volume": [
      "49"
    ]
  },
  {
    "author": [
      {
        "family": "Nobunaga",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "IEEE Dig. Tech. Papers"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "CC"
    ],
    "pages": [
      "426–427"
    ],
    "title": [
      "A 50nm 8Gb NAND flash memory with 100MB/s program throughput and 200MB/s DDR interface"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Ielmini",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "IEEE Trans. Electron Dev"
    ],
    "date": [
      "2006-04"
    ],
    "pages": [
      "668–676"
    ],
    "title": [
      "A study of hot-hole injection during programming drain disturb in flash memories"
    ],
    "type": "article-journal",
    "volume": [
      "53"
    ]
  },
  {
    "author": [
      {
        "family": "Takeuchi",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "IEEE J. Solid-St. Circ"
    ],
    "date": [
      "2000-05"
    ],
    "pages": [
      "672–681"
    ],
    "title": [
      "A source-line programming scheme for low-voltage operation NAND flash memories"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Bez",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "IEEE Electr. Dev. Lett"
    ],
    "date": [
      "1998-02"
    ],
    "pages": [
      "37–39"
    ],
    "title": [
      "A new erasing method for a single-voltage long-endurance flash memory"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Suhail",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Proc. IRPS"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "439–440"
    ],
    "title": [
      "Effects of fowler Nordheim tunneling stress vs. channel hot electron stress on data retention characteristics of floating gate non-volatile memories"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kato",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "IEEE Dig. Tech. Papers"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "45–48"
    ],
    "title": [
      "Read-disturb degradation mechanism due to electron trapping in the tunnel oxide for low-voltage flash memories"
    ],
    "type": "article-journal",
    "volume": [
      "IEDM"
    ]
  },
  {
    "author": [
      {
        "family": "Satoh",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "IEEE Trans. Electr. Dev"
    ],
    "date": [
      "1998-02"
    ],
    "pages": [
      "482–486"
    ],
    "title": [
      "Stress-induced leakage current of tunnel oxide derived from flash memory read-disturb characteristics"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "Villa",
        "given": "C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "IEEE Dig. Tech. Papers, ISSCC"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "52–53"
    ],
    "title": [
      "A 125MHz burst-mode flexible read-while-write 256Mbit 2b/c 1.8V NOR flash memory"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Takeuchi",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "IEEE J. Solid-St. Circ"
    ],
    "date": [
      "1996-04"
    ],
    "pages": [
      "602–609"
    ],
    "title": [
      "A double-level-Vth select gate array architecture for multilevel NAND flash memories"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Shiner",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "Proc. IRPS"
    ],
    "date": [
      "1980"
    ],
    "pages": [
      "238–243"
    ],
    "title": [
      "Data retention in EPROMs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wu",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "Proc. IRPS"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "145–149"
    ],
    "title": [
      "A model for EPROM intrinsic charge loss through oxide-nitride-oxide (ONO) interpoly dielectric"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yamada",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "Proc. IRPS"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "200–204"
    ],
    "title": [
      "Analysis of detrap current due to oxide traps to improve flash memory retention"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cappelletti",
        "given": "P."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "IEEE Dig. Tech. Papers"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "489–492"
    ],
    "title": [
      "What we have learned on flash memory reliability in the last ten years"
    ],
    "type": "article-journal",
    "volume": [
      "IEDM"
    ]
  },
  {
    "author": [
      {
        "family": "Atwood",
        "given": "G."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "IEEE Trans. Dev. Mater. Reliab"
    ],
    "date": [
      "2004-09"
    ],
    "pages": [
      "301–305"
    ],
    "title": [
      "Future directions and challenges for ETox flash memory scaling"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Wei",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "44."
    ],
    "date": [
      "2007"
    ],
    "genre": [
      "IEEE Dig. Tech. Papers,"
    ],
    "pages": [
      "226–227"
    ],
    "publisher": [
      "VLSI Technol"
    ],
    "title": [
      "A scalable self-aligned contact NOR flash technology"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Fastow",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "45."
    ],
    "date": [
      "2008"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "81–82"
    ],
    "publisher": [
      "IEEE Dig",
      "VLSI-TSA"
    ],
    "title": [
      "A 45nm NOR flash technology with self-aligned contacts and 0.024um2 cell size for multi-level applications"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Parat",
        "given": "K."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "IEEE Dig. Tech. Papers, VLSI-TSA"
    ],
    "date": [
      "2008"
    ],
    "title": [
      "Recent development in NAND flash scaling"
    ],
    "type": "article-journal",
    "volume": [
      "101–102"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "IEEE Dig"
    ],
    "date": [
      "2006"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "21–22"
    ],
    "publisher": [
      "VLSI Technol"
    ],
    "title": [
      "Multi-level NAND flash memory with 63nm-node TANOS (Si-Oxide-SiN-Al2O3-TaN) cell structure"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Park",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "IEEE J. Solid-St. Circ"
    ],
    "date": [
      "2008-04"
    ],
    "pages": [
      "919–928"
    ],
    "title": [
      "A zeroing cell-to-cell interference page architecture with temporary LSB storing and parallel MSB program scheme for MLC NAND flash memories"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Chung",
        "given": "C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "Proc. IRPS"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "280–283"
    ],
    "title": [
      "Electrical field dependence of data retention in high-k interpoly dielectrics"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kurata",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "IEEE J. Solid-St. Circ"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "1362–1369"
    ],
    "title": [
      "Random telegraph signal fin flash memory: its impact on scaling of multilevel flash memory beyond the 90-nm node"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Park",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "51."
    ],
    "container-title": [
      "IEEE Dig. Tech. Papers, ISSCC"
    ],
    "date": [
      "2008"
    ],
    "title": [
      "A 45nm 4Gb 3-dimensional double-stacked multi-level NAND flash memory with shared bitline structure"
    ],
    "type": "article-journal",
    "volume": [
      "510–511"
    ]
  },
  {
    "author": [
      {
        "family": "Katsumata",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "52."
    ],
    "date": [
      "2009"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "16–18"
    ],
    "publisher": [
      "IEEE Dig",
      "VLSI Technol"
    ],
    "title": [
      "Pipe-shaped BiCS flash memory with 16 stacked layers and multi-levelcell operation for ultra high density storage devices"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "53."
    ],
    "container-title": [
      "IEEE Dig. Tech. Papers"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "CC"
    ],
    "pages": [
      "240–241"
    ],
    "title": [
      "A 48nm 32Gb 8-level NAND flash memory with 5.5MB/s program throughput"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Futatsuyama",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "54."
    ],
    "container-title": [
      "IEEE Dig. Tech. Papers, ISSCC"
    ],
    "date": [
      "2009"
    ],
    "title": [
      "A 113mm2 32Gb 3b/cell NAND flash memory"
    ],
    "type": "article-journal",
    "volume": [
      "242–243"
    ]
  },
  {
    "author": [
      {
        "family": "Trinh",
        "given": "C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "55."
    ],
    "container-title": [
      "IEEE Dig. Tech. Papers"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "CC"
    ],
    "pages": [
      "246–247"
    ],
    "title": [
      "A 5.6MB/s 64Gb 4b/cell NAND flash memory in 43nm CMOS"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Wolf",
        "given": "S.A."
      },
      {
        "family": "Awschalom",
        "given": "D.D."
      },
      {
        "family": "Buhrman",
        "given": "R.A."
      },
      {
        "family": "Daughton",
        "given": "J.M."
      },
      {
        "family": "Molnár",
        "given": "S.",
        "particle": "von"
      },
      {
        "family": "Roukes",
        "given": "M.L."
      },
      {
        "family": "Chtchelkanova",
        "given": "A.Y."
      },
      {
        "family": "Treger",
        "given": "D.M."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "1488-11"
    ],
    "title": [
      "Spintronics: A spin-based electronics vision for the future"
    ],
    "type": "article-journal",
    "volume": [
      "294"
    ]
  },
  {
    "author": [
      {
        "family": "Grünberg",
        "given": "P."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Phys. Today"
    ],
    "date": [
      "2001-05"
    ],
    "issue": [
      "5"
    ],
    "title": [
      "Layered magnetic structures: History, highlights, applications"
    ],
    "type": "article-journal",
    "volume": [
      "54"
    ]
  },
  {
    "author": [
      {
        "family": "Heinrich",
        "given": "B."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Ultrathin Magnetic Structures"
    ],
    "date": [
      "1994"
    ],
    "editor": [
      {
        "given": "Bland"
      }
    ],
    "location": [
      "Berlin, Heidelberg"
    ],
    "publisher": [
      "Springer Verlag"
    ],
    "title": [
      "J.A.C"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Baibich",
        "given": "M.N."
      },
      {
        "family": "Broto",
        "given": "J.M."
      },
      {
        "family": "Fert",
        "given": "A."
      },
      {
        "family": "Dau",
        "given": "F.Nguyen",
        "particle": "Van"
      },
      {
        "family": "Petroff",
        "given": "F."
      },
      {
        "family": "Etienne",
        "given": "P."
      },
      {
        "family": "Creuzet",
        "given": "G."
      },
      {
        "family": "Friederich",
        "given": "A."
      },
      {
        "family": "Chazelas",
        "given": "J."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Phys. Rev. Lett"
    ],
    "date": [
      "1988-11"
    ],
    "title": [
      "Giant magnetoresistance of (001)Fe/(001)Cr Magnetic superlattices"
    ],
    "type": "article-journal",
    "volume": [
      "61, 2472"
    ]
  },
  {
    "author": [
      {
        "family": "Choi",
        "given": "B.C."
      },
      {
        "family": "Ballentine",
        "given": "G.E."
      },
      {
        "family": "Belov",
        "given": "M."
      },
      {
        "family": "Hiebert",
        "given": "W.K."
      },
      {
        "family": "Freeman",
        "given": "M.R."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Phys. Rev. Lett"
    ],
    "date": [
      "2001-01"
    ],
    "title": [
      "Ultrafast magnetization reversal dynamics investigated by time domain imaging"
    ],
    "type": "article-journal",
    "volume": [
      "86, 728"
    ]
  },
  {
    "author": [
      {
        "family": "Acremann",
        "given": "Y."
      },
      {
        "family": "Back",
        "given": "C.H."
      },
      {
        "family": "Buess",
        "given": "M."
      },
      {
        "family": "Portmann",
        "given": "O."
      },
      {
        "family": "Vaterlaus",
        "given": "A."
      },
      {
        "family": "Pescia",
        "given": "D."
      },
      {
        "family": "Melchior",
        "given": "H."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "2000-10"
    ],
    "title": [
      "Imaging precessional motion of the magnetization vector"
    ],
    "type": "article-journal",
    "volume": [
      "290, 492"
    ]
  },
  {
    "author": [
      {
        "family": "Koch",
        "given": "R.H."
      },
      {
        "family": "Deak",
        "given": "J.G."
      },
      {
        "family": "Abraham",
        "given": "D.W."
      },
      {
        "family": "Trouilloud",
        "given": "P.L."
      },
      {
        "family": "Altman",
        "given": "R.A."
      },
      {
        "family": "Lu Yu",
        "given": "W.J.Gallagher"
      },
      {
        "family": "Scheuerlein",
        "given": "R.E."
      },
      {
        "family": "Poche",
        "given": "K.P."
      },
      {
        "family": "Parkin",
        "given": "S.S.P."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Phys. Rev. Lett"
    ],
    "date": [
      "1998-11"
    ],
    "title": [
      "Magnetization reversal in micron-sized magnetic thin films"
    ],
    "type": "article-journal",
    "volume": [
      "81, 4512"
    ]
  },
  {
    "author": [
      {
        "family": "Hiebert",
        "given": "W.K."
      },
      {
        "family": "Stankiewicz",
        "given": "A."
      },
      {
        "family": "Freeman",
        "given": "M.R."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Phys. Rev. Lett"
    ],
    "date": [
      "1997-08"
    ],
    "title": [
      "Direct observation of magnetic relaxation in a small Permalloy disk by time-resolved scanning Kerr microscopy"
    ],
    "type": "article-journal",
    "volume": [
      "79"
    ]
  },
  {
    "author": [
      {
        "family": "Yuan",
        "given": "S.W."
      },
      {
        "family": "Bertram",
        "given": "H.N."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "J. Appl. Phys"
    ],
    "date": [
      "1993-05"
    ],
    "title": [
      "Domain-wall dynamics in thick Permalloy films"
    ],
    "type": "article-journal",
    "volume": [
      "73, 5992"
    ]
  },
  {
    "author": [
      {
        "family": "Popkov",
        "given": "A.F."
      },
      {
        "family": "Savchenko",
        "given": "L.L."
      },
      {
        "family": "Vorotnikova",
        "given": "N.V."
      },
      {
        "family": "Tehrani",
        "given": "S."
      },
      {
        "family": "Shi",
        "given": "J."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Appl. Phys. Lett"
    ],
    "date": [
      "2000-07"
    ],
    "pages": [
      "277"
    ],
    "title": [
      "Edge pinning effect in single- and three-layer patterns"
    ],
    "type": "article-journal",
    "volume": [
      "77"
    ]
  },
  {
    "author": [
      {
        "family": "Kirk",
        "given": "K.J."
      },
      {
        "family": "Chapman",
        "given": "J.N."
      },
      {
        "family": "Wilkinson",
        "given": "C.D.W."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Appl. Phys. Lett"
    ],
    "date": [
      "1997-07"
    ],
    "title": [
      "Switching fields and magnetostatic interactions of thin film magnetic nanoelements"
    ],
    "type": "article-journal",
    "volume": [
      "71, 539"
    ]
  },
  {
    "author": [
      {
        "family": "Daughton",
        "given": "J.M."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Thin Solid Films"
    ],
    "date": [
      "1992-08"
    ],
    "title": [
      "Magnetoresistive memory technology"
    ],
    "type": "article-journal",
    "volume": [
      "216, 162"
    ]
  },
  {
    "author": [
      {
        "family": "Gallagher",
        "given": "W.J."
      },
      {
        "family": "Parkin",
        "given": "S.S.P."
      },
      {
        "family": "Lu Yu",
        "given": "X.P.Bian"
      },
      {
        "family": "Marley",
        "given": "A."
      },
      {
        "family": "Roche",
        "given": "K.P."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "J. Appl. Phys"
    ],
    "date": [
      "1997-04"
    ],
    "title": [
      "Microstructured magnetic tunnel junctions"
    ],
    "type": "article-journal",
    "volume": [
      "81, 3741"
    ]
  },
  {
    "author": [
      {
        "family": "Back",
        "given": "C.H."
      },
      {
        "family": "Weller",
        "given": "D."
      },
      {
        "family": "Heidmann",
        "given": "J."
      },
      {
        "family": "Mauri",
        "given": "D."
      },
      {
        "family": "Guarisco",
        "given": "D."
      },
      {
        "family": "Garwin",
        "given": "E.L."
      },
      {
        "family": "Siegmann",
        "given": "H.C."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Phys. Rev. Lett"
    ],
    "date": [
      "1998-10"
    ],
    "title": [
      "Magnetization reversal in ultrashort magnetic field pulses"
    ],
    "type": "article-journal",
    "volume": [
      "81, 3251"
    ]
  },
  {
    "author": [
      {
        "family": "Stamm",
        "given": "C."
      },
      {
        "family": "Marty",
        "given": "F."
      },
      {
        "family": "Vaterlaus",
        "given": "A."
      },
      {
        "family": "Weich",
        "given": "V."
      },
      {
        "family": "Egger",
        "given": "S."
      },
      {
        "family": "Maier",
        "given": "U."
      },
      {
        "family": "Ramsperger",
        "given": "U."
      },
      {
        "family": "Fuhrmann",
        "given": "H."
      },
      {
        "family": "Pescia",
        "given": "D."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "1998-10"
    ],
    "title": [
      "Two-dimensional magnetic particles"
    ],
    "type": "article-journal",
    "volume": [
      "282, 449"
    ]
  },
  {
    "author": [
      {
        "family": "Hehn",
        "given": "M."
      },
      {
        "family": "Ounadjela",
        "given": "K."
      },
      {
        "family": "Bucher",
        "given": "J.-P."
      },
      {
        "family": "Rousseaux",
        "given": "F."
      },
      {
        "family": "Decanini",
        "given": "D."
      },
      {
        "family": "Bartenlian",
        "given": "B."
      },
      {
        "family": "Chappert",
        "given": "C."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "1996-06"
    ],
    "title": [
      "Nanoscale magnetic domains in mesoscopic magnets"
    ],
    "type": "article-journal",
    "volume": [
      "272, 1782"
    ]
  },
  {
    "author": [
      {
        "family": "Cowburn",
        "given": "R.P."
      },
      {
        "family": "Koltsov",
        "given": "D.K."
      },
      {
        "family": "Adeyeye",
        "given": "A.O."
      },
      {
        "family": "Welland",
        "given": "M.E."
      },
      {
        "family": "Tricker",
        "given": "D.M."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Phys. Rev. Lett"
    ],
    "date": [
      "1999-08"
    ],
    "title": [
      "Single-domain circular nanomagnets"
    ],
    "type": "article-journal",
    "volume": [
      "83, 1042"
    ]
  },
  {
    "author": [
      {
        "family": "Choi",
        "given": "B.C."
      },
      {
        "family": "Rudge",
        "given": "J."
      },
      {
        "family": "Freeman",
        "given": "M.R."
      },
      {
        "family": "Hong",
        "given": "Y.K."
      },
      {
        "family": "Xiao",
        "given": "Q.F."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IEEE Trans. Magn"
    ],
    "date": [
      "2007-01"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Nonequilibrium magnetic domain structures as a function of speed of switching process in Ni 80Fe20 thin-film element"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Yamada",
        "given": "K."
      },
      {
        "family": "Kasai",
        "given": "S."
      },
      {
        "family": "Nakatani",
        "given": "Y."
      },
      {
        "family": "Kobayashi",
        "given": "K."
      },
      {
        "family": "Kohno",
        "given": "H."
      },
      {
        "family": "Thiaville",
        "given": "A."
      },
      {
        "family": "Ono",
        "given": "T."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Nat. Mater"
    ],
    "issue": [
      "4"
    ],
    "note": [
      "Apr 2007"
    ],
    "pages": [
      "270"
    ],
    "title": [
      "Electrical switching of the vortex core in a magnetic disk"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "KYu Guslienko",
        "given": "X.F.Han"
      },
      {
        "family": "Keavney",
        "given": "D.J."
      },
      {
        "family": "Divan",
        "given": "R."
      },
      {
        "family": "Bader",
        "given": "S.D."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Phys. Rev. Lett"
    ],
    "date": [
      "2006-02"
    ],
    "title": [
      "Magnetic vortex core dynamics in cylindrical ferromagnetic dots"
    ],
    "type": "article-journal",
    "volume": [
      "96, 067205"
    ]
  },
  {
    "citation-number": [
      "8"
    ],
    "pages": [
      "– 251"
    ],
    "title": [
      "CMOS-based Spin-Transfer Torque Magnetic Random Access Memory"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Romanens",
        "given": "F."
      },
      {
        "family": "Vogel",
        "given": "J."
      },
      {
        "family": "Kuch",
        "given": "W."
      },
      {
        "family": "Fukumoto",
        "given": "K."
      },
      {
        "family": "Camarero",
        "given": "J."
      },
      {
        "family": "Pizzini",
        "given": "S."
      },
      {
        "family": "Bonfim",
        "given": "M."
      },
      {
        "family": "Petroff",
        "given": "F."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Phys. Rev. B"
    ],
    "date": [
      "2006-11"
    ],
    "title": [
      "Influence of topography and Co domain walls on the magnetization reversal of the FeNi layer in FeNi/Al2O3/Co magnetic tunnel junctions"
    ],
    "type": "article-journal",
    "volume": [
      "74, 184419"
    ]
  },
  {
    "author": [
      {
        "family": "Kruglyak",
        "given": "V.V."
      },
      {
        "family": "Keatley",
        "given": "P.S."
      },
      {
        "family": "Hicken",
        "given": "R.J."
      },
      {
        "family": "Childress",
        "given": "J.R."
      },
      {
        "family": "Katine",
        "given": "J.A."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Phys. Rev. B"
    ],
    "date": [
      "2007-01"
    ],
    "title": [
      "Dynamic configurational anisotropy in nanomagnets"
    ],
    "type": "article-journal",
    "volume": [
      "75, 24407"
    ]
  },
  {
    "author": [
      {
        "family": "Choi",
        "given": "B.C."
      },
      {
        "family": "Ho",
        "given": "J."
      },
      {
        "family": "Arnup",
        "given": "G."
      },
      {
        "family": "Freeman",
        "given": "M.R."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Phys. Rev. Lett"
    ],
    "date": [
      "2005-12"
    ],
    "title": [
      "Nonequilibrium domain pattern formation in mesoscopic magnetic thin film elements assisted by thermally excited spin fluctuations"
    ],
    "type": "article-journal",
    "volume": [
      "95, 237211"
    ]
  },
  {
    "author": [
      {
        "family": "Waeyenberge",
        "given": "B.",
        "particle": "Van"
      },
      {
        "family": "Puzic",
        "given": "A."
      },
      {
        "family": "Stoll",
        "given": "H."
      },
      {
        "family": "Chou",
        "given": "K.W."
      },
      {
        "family": "Tyliszczak",
        "given": "T."
      },
      {
        "family": "Hertel",
        "given": "R."
      },
      {
        "family": "Fähnle",
        "given": "M."
      },
      {
        "family": "Brückl",
        "given": "H."
      },
      {
        "family": "Rott",
        "given": "K."
      },
      {
        "family": "Reiss",
        "given": "G."
      },
      {
        "family": "Neudecker",
        "given": "I."
      },
      {
        "family": "Weiss",
        "given": "D."
      },
      {
        "family": "Back",
        "given": "C.H."
      },
      {
        "family": "Schütz",
        "given": "G."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "Nature"
    ],
    "date": [
      "2006-11"
    ],
    "pages": [
      "461"
    ],
    "title": [
      "Magnetic vortex core reversal by excitation with short bursts of an alternating field"
    ],
    "type": "article-journal",
    "volume": [
      "444"
    ]
  },
  {
    "author": [
      {
        "family": "Xiao",
        "given": "Q.F."
      },
      {
        "family": "Rudge",
        "given": "J."
      },
      {
        "family": "Choi",
        "given": "B.C."
      },
      {
        "family": "Hong",
        "given": "Y.K."
      },
      {
        "family": "Donohoe",
        "given": "G."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Appl. Phys. Lett"
    ],
    "date": [
      "2006-12"
    ],
    "title": [
      "Dynamics of vortex core switching in ferromagnetic nanodisks"
    ],
    "type": "article-journal",
    "volume": [
      "89, 262507"
    ]
  },
  {
    "author": [
      {
        "family": "Hertel",
        "given": "R."
      },
      {
        "family": "Schneider",
        "given": "C.M."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Phys. Rev. Lett"
    ],
    "date": [
      "2006-10"
    ],
    "title": [
      "Exchange explosions: Magnetization dynamics during vortex–antivortex annihilation"
    ],
    "type": "article-journal",
    "volume": [
      "97, 177202"
    ]
  },
  {
    "author": [
      {
        "family": "Buess",
        "given": "M."
      },
      {
        "family": "Haug",
        "given": "T."
      },
      {
        "family": "Scheinfein",
        "given": "M.R."
      },
      {
        "family": "Back",
        "given": "C.H."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Phys. Rev. Lett"
    ],
    "note": [
      "Apr. 2005"
    ],
    "pages": [
      "127205"
    ],
    "title": [
      "Micromagnetic dissipation, dispersion, and mode conversion in thin permalloy platelets"
    ],
    "type": "article-journal",
    "volume": [
      "94"
    ]
  },
  {
    "author": [
      {
        "family": "Slonczewski",
        "given": "J.C."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "J. Magn. Magn. Mater"
    ],
    "date": [
      "1996-06"
    ],
    "title": [
      "Current-driven excitation of magnetic multilayers"
    ],
    "type": "article-journal",
    "volume": [
      "159, L1"
    ]
  },
  {
    "author": [
      {
        "family": "Berger",
        "given": "L."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Phys. Rev. B"
    ],
    "date": [
      "1996-10"
    ],
    "title": [
      "Emission of spin waves by a magnetic multilayer traversed by a current"
    ],
    "type": "article-journal",
    "volume": [
      "54, 9353"
    ]
  },
  {
    "author": [
      {
        "family": "Katine",
        "given": "J.A."
      },
      {
        "family": "Albert",
        "given": "F.J."
      },
      {
        "family": "Buhrman",
        "given": "R.A."
      },
      {
        "family": "Myers",
        "given": "E.B."
      },
      {
        "family": "Ralph",
        "given": "D.C."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "Phys. Rev. Lett"
    ],
    "note": [
      "Apr 2000"
    ],
    "pages": [
      "3149"
    ],
    "title": [
      "Current-driven magnetization reversal and spin-wave excitations in Co/Cu/Co pillars"
    ],
    "type": "article-journal",
    "volume": [
      "84"
    ]
  },
  {
    "author": [
      {
        "family": "Jiang",
        "given": "Y."
      },
      {
        "family": "Abe",
        "given": "S."
      },
      {
        "family": "Ochiai",
        "given": "T."
      },
      {
        "family": "Nozaki",
        "given": "T."
      },
      {
        "family": "Hirohata",
        "given": "A."
      },
      {
        "family": "Tezuka",
        "given": "N."
      },
      {
        "family": "Inomata",
        "given": "K."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "Phys. Rev. Lett"
    ],
    "note": [
      "Apr 2004"
    ],
    "pages": [
      "167204"
    ],
    "title": [
      "Effective reduction of critical current for current-induced magnetization switching by a Ru layer insertion in an exchange-biased spin valve"
    ],
    "type": "article-journal",
    "volume": [
      "92"
    ]
  },
  {
    "author": [
      {
        "family": "Emley",
        "given": "N.C."
      },
      {
        "family": "Krivorotov",
        "given": "I.N."
      },
      {
        "family": "Ozatay",
        "given": "O."
      },
      {
        "family": "Garcia",
        "given": "A.G.F."
      },
      {
        "family": "Sankey",
        "given": "J.C."
      },
      {
        "family": "Ralph",
        "given": "D.C."
      },
      {
        "family": "Buhrman",
        "given": "R.A."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Phys. Rev. Lett"
    ],
    "date": [
      "2006-06"
    ],
    "title": [
      "Time-resolved spin-torque switching and enhanced damping in Permalloy/Cu/ Permalloy spin-valve nanopillars"
    ],
    "type": "article-journal",
    "volume": [
      "96, 247204"
    ]
  },
  {
    "author": [
      {
        "family": "Caputo",
        "given": "J.-G."
      },
      {
        "family": "Gaididei",
        "given": "Y."
      },
      {
        "family": "Mertens",
        "given": "F.G."
      },
      {
        "family": "Sheka",
        "given": "D.D."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "Phys. Rev. Lett"
    ],
    "date": [
      "2007-02"
    ],
    "title": [
      "Vortex polarity switching by a spinpolarized current"
    ],
    "type": "article-journal",
    "volume": [
      "98, 056604"
    ]
  },
  {
    "author": [
      {
        "family": "Taniuchi",
        "given": "T."
      },
      {
        "family": "Oshima",
        "given": "M."
      },
      {
        "family": "Akinaga",
        "given": "H."
      },
      {
        "family": "Ono",
        "given": "K."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "J. Appl. Phys"
    ],
    "date": [
      "2005-05"
    ],
    "title": [
      "Vortex-chirality control in mesoscopic disk magnets observed by photoelectron emission microscopy"
    ],
    "type": "article-journal",
    "volume": [
      "97, 10J904"
    ]
  },
  {
    "author": [
      {
        "family": "Choi",
        "given": "B.C."
      },
      {
        "family": "Rudge",
        "given": "J."
      },
      {
        "family": "Girgis",
        "given": "E."
      },
      {
        "family": "Kolthammer",
        "given": "J."
      },
      {
        "family": "Hong",
        "given": "Y.K."
      },
      {
        "family": "Lyle",
        "given": "A."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "Appl. Phys. Lett"
    ],
    "date": [
      "2007-07"
    ],
    "title": [
      "Spin-current pulse induced switching of vortex chirality in permalloy/Cu/Co nanopillars"
    ],
    "type": "article-journal",
    "volume": [
      "91, 022501"
    ]
  },
  {
    "author": [
      {
        "family": "Lyle",
        "given": "A."
      }
    ],
    "citation-number": [
      "36."
    ],
    "date": [
      "2009"
    ],
    "genre": [
      "Thesis,"
    ],
    "publisher": [
      "Department of Electrical and Computer Engineering, University of Alabama"
    ],
    "title": [
      "M.Sc"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Grunberg",
        "given": "P."
      },
      {
        "family": "Schreiber",
        "given": "R."
      },
      {
        "family": "Pang",
        "given": "Y."
      },
      {
        "family": "Brodsky",
        "given": "M.B."
      },
      {
        "family": "Sowers",
        "given": "H."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "Phys. Rev. Lett"
    ],
    "date": [
      "1986-11"
    ],
    "title": [
      "Layered magnetic structures: Evidence for antiferromagnetic coupling of Fe layers across Cr interlayers"
    ],
    "type": "article-journal",
    "volume": [
      "57, 2442"
    ]
  },
  {
    "author": [
      {
        "family": "Myers",
        "given": "E.B."
      },
      {
        "family": "Ralph",
        "given": "D.C."
      },
      {
        "family": "Katine",
        "given": "J.A."
      },
      {
        "family": "Albert",
        "given": "F.J."
      },
      {
        "family": "Buhrman",
        "given": "R.A."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "J. Appl. Phys"
    ],
    "date": [
      "2000-05"
    ],
    "title": [
      "Point-contact studies of currentcontrolled domain switching in magnetic multilayers"
    ],
    "type": "article-journal",
    "volume": [
      "87, 5502"
    ]
  },
  {
    "author": [
      {
        "family": "Krivorotov",
        "given": "I.N."
      },
      {
        "family": "Emley",
        "given": "N.C."
      },
      {
        "family": "Buhrman",
        "given": "R.A."
      },
      {
        "family": "Ralph",
        "given": "D.C."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "Phys. Rev. B"
    ],
    "note": [
      "Feb. 2008"
    ],
    "pages": [
      "054440"
    ],
    "title": [
      "Time-domain studies of very-large-angle magnetization dynamics excited by spin transfer torques"
    ],
    "type": "article-journal",
    "volume": [
      "77"
    ]
  },
  {
    "author": [
      {
        "family": "Braganca",
        "given": "P.M."
      },
      {
        "family": "Krivorotov",
        "given": "I.N."
      },
      {
        "family": "Ozatay",
        "given": "O."
      },
      {
        "family": "Garcia",
        "given": "A.G.F."
      },
      {
        "family": "Emley",
        "given": "N.C."
      },
      {
        "family": "Sankey",
        "given": "J.C."
      },
      {
        "family": "Ralph",
        "given": "D.C."
      },
      {
        "family": "Buhrman",
        "given": "R.A."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "Appl. Phys. Lett"
    ],
    "date": [
      "2005-09"
    ],
    "title": [
      "Reducing the critical current for short-pulse spin-transfer switching of nanomagnets"
    ],
    "type": "article-journal",
    "volume": [
      "87, 112507"
    ]
  },
  {
    "author": [
      {
        "family": "Ozatay",
        "given": "O."
      },
      {
        "family": "Emley",
        "given": "N.C."
      },
      {
        "family": "Braganca",
        "given": "P.M."
      },
      {
        "family": "Garcia",
        "given": "A.G.F."
      },
      {
        "family": "Fuchs",
        "given": "G.D."
      },
      {
        "family": "Krivorotov",
        "given": "I.N."
      },
      {
        "family": "Buhrman",
        "given": "R.A."
      },
      {
        "family": "Ralph",
        "given": "D.C."
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "App. Phys. Lett"
    ],
    "date": [
      "2006-05"
    ],
    "title": [
      "Spin transfer by nonuniform current injection into a nanomagnet"
    ],
    "type": "article-journal",
    "volume": [
      "88, 202502"
    ]
  },
  {
    "author": [
      {
        "family": "Tehrani",
        "given": "S."
      },
      {
        "family": "Slaughter",
        "given": "J.M."
      },
      {
        "family": "Deherrera",
        "given": "M."
      },
      {
        "family": "Engel",
        "given": "B.N."
      },
      {
        "family": "Rizzor",
        "given": "N.D."
      },
      {
        "family": "Salter",
        "given": "J."
      },
      {
        "family": "Durlam",
        "given": "M."
      },
      {
        "family": "Dave",
        "given": "R.W."
      },
      {
        "family": "Janesky",
        "given": "J."
      },
      {
        "family": "Buthcer",
        "given": "B."
      },
      {
        "family": "Smith",
        "given": "K."
      },
      {
        "family": "Grynkewich",
        "given": "G."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "Proc. IEEE"
    ],
    "date": [
      "2003-05"
    ],
    "issue": [
      "5"
    ],
    "title": [
      "Magnetoresistive random access memory using magnetic tunnel junctions"
    ],
    "type": "article-journal",
    "volume": [
      "91"
    ]
  },
  {
    "author": [
      {
        "family": "Choi",
        "given": "B.C."
      },
      {
        "others": true
      },
      {
        "family": "Janesky",
        "given": "J."
      },
      {
        "family": "Rizzo",
        "given": "N.D."
      },
      {
        "family": "Savtchenko",
        "given": "L."
      },
      {
        "family": "Engel",
        "given": "B."
      },
      {
        "family": "Slaughter",
        "given": "J.M."
      },
      {
        "family": "Tehrani",
        "given": "S."
      }
    ],
    "citation-number": [
      "252"
    ],
    "container-title": [
      "IEEE Trans. Magn"
    ],
    "date": [
      "2052-07"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "43"
    ],
    "title": [
      "Magnetostatic interactions between sub-micrometer patterned magnetic elements"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Deak",
        "given": "J.G."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "J. Appl. Phys"
    ],
    "date": [
      "2008-04"
    ],
    "title": [
      "Effect of vortex handedness on spin momentum torque dynamics in dual-vortex ferromagnetic nanopillar structures"
    ],
    "type": "article-journal",
    "volume": [
      "103, 07A505"
    ]
  },
  {
    "author": [
      {
        "family": "Choi",
        "given": "B.C."
      },
      {
        "family": "Xiao",
        "given": "Q.F."
      },
      {
        "family": "Hong",
        "given": "Y.K."
      },
      {
        "family": "Rudge",
        "given": "J."
      },
      {
        "family": "Donohoe",
        "given": "G."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "IEEE Trans. Magn"
    ],
    "date": [
      "2007-06"
    ],
    "issue": [
      "6"
    ],
    "title": [
      "Vortex core switching dynamics in submicron Permalloy disk"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Xiao",
        "given": "Q.F."
      },
      {
        "family": "Rudge",
        "given": "J."
      },
      {
        "family": "Choi",
        "given": "B.C."
      },
      {
        "family": "Hong",
        "given": "Y.K."
      },
      {
        "family": "Donohoe",
        "given": "G."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "Appl. Phys. Lett"
    ],
    "date": [
      "2006-12"
    ],
    "title": [
      "Dynamics of vortex core switching in ferromagnetic nanodisks"
    ],
    "type": "article-journal",
    "volume": [
      "89, 262507"
    ]
  },
  {
    "author": [
      {
        "family": "Schneider",
        "given": "M."
      },
      {
        "family": "Hoffman",
        "given": "H."
      },
      {
        "family": "Zweck",
        "given": "J."
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "Appl. Phys. Lett"
    ],
    "date": [
      "2001-11"
    ],
    "title": [
      "Magnetic switching of single vortex permalloy elements"
    ],
    "type": "article-journal",
    "volume": [
      "79, 3113"
    ]
  },
  {
    "author": [
      {
        "family": "Gaididei",
        "given": "Y."
      },
      {
        "family": "Sheka",
        "given": "D.D."
      },
      {
        "family": "Mertens",
        "given": "F.G."
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "Appl. Phys. Lett"
    ],
    "date": [
      "2008-01"
    ],
    "title": [
      "Controllable switching of vortex chirality in magnetic nanodisks by a field pulse"
    ],
    "type": "article-journal",
    "volume": [
      "92, 012503"
    ]
  },
  {
    "author": [
      {
        "family": "Schneider",
        "given": "M."
      },
      {
        "family": "Hoffman",
        "given": "H."
      },
      {
        "family": "Otto",
        "given": "S."
      },
      {
        "family": "Haug",
        "given": "T."
      },
      {
        "family": "Zweck",
        "given": "J."
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "J. Appl. Phys"
    ],
    "date": [
      "1466-08"
    ],
    "title": [
      "Stability of magnetic vortices in flat submicron permalloy cylinders"
    ],
    "type": "article-journal",
    "volume": [
      "92"
    ]
  },
  {
    "author": [
      {
        "family": "Vavassori",
        "given": "P."
      },
      {
        "family": "Grimsditch",
        "given": "M."
      },
      {
        "family": "Metlushko",
        "given": "V."
      },
      {
        "family": "Zaluzec",
        "given": "N."
      },
      {
        "family": "Ilic",
        "given": "B."
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "Appl. Phys. Lett"
    ],
    "date": [
      "2005-02"
    ],
    "title": [
      "Magnetoresistance of single magnetic vortices"
    ],
    "type": "article-journal",
    "volume": [
      "86, 072507"
    ]
  },
  {
    "author": [
      {
        "family": "Park",
        "given": "M.H."
      },
      {
        "family": "Hong",
        "given": "Y.K."
      },
      {
        "family": "Gee",
        "given": "S.H."
      },
      {
        "family": "Erickson",
        "given": "D.W."
      },
      {
        "family": "Choi",
        "given": "B.C."
      }
    ],
    "citation-number": [
      "51."
    ],
    "container-title": [
      "Appl. Phys. Lett"
    ],
    "date": [
      "2003-07"
    ],
    "title": [
      "Magnetization configuration and switching behavior of submicron NiFe elements: Pac-man shape"
    ],
    "type": "article-journal",
    "volume": [
      "83, 329"
    ]
  },
  {
    "author": [
      {
        "family": "Park",
        "given": "M.H."
      },
      {
        "family": "Hong",
        "given": "Y.K."
      },
      {
        "family": "Gee",
        "given": "S.H."
      },
      {
        "family": "Erickson",
        "given": "D.W."
      },
      {
        "family": "Tanaka",
        "given": "T."
      },
      {
        "family": "Choi",
        "given": "B.C."
      }
    ],
    "citation-number": [
      "52."
    ],
    "container-title": [
      "J. Appl. Phys"
    ],
    "date": [
      "2004-06"
    ],
    "title": [
      "Effect of shape anisotropy on switching behaviors of Pac-man NiFe submicron elements"
    ],
    "type": "article-journal",
    "volume": [
      "95, 7019"
    ]
  },
  {
    "author": [
      {
        "family": "Pujada",
        "given": "B.R."
      },
      {
        "family": "Choi",
        "given": "B.C."
      },
      {
        "family": "Park",
        "given": "M.H."
      },
      {
        "family": "Hong",
        "given": "Y.K."
      },
      {
        "family": "Gee",
        "given": "S.H."
      },
      {
        "family": "Erickson",
        "given": "D.W."
      }
    ],
    "citation-number": [
      "53."
    ],
    "container-title": [
      "J. Appl. Phys"
    ],
    "date": [
      "2004-10"
    ],
    "title": [
      "Magnetic switching depending on as-patterned magnetization state in Pac-man shaped Ni80Fe20 submicron elements"
    ],
    "type": "article-journal",
    "volume": [
      "96, 4362"
    ]
  },
  {
    "author": [
      {
        "family": "Pujada",
        "given": "B.R."
      },
      {
        "family": "Choi",
        "given": "B.C."
      },
      {
        "family": "Park",
        "given": "M.H."
      },
      {
        "family": "Hong",
        "given": "Y.K."
      },
      {
        "family": "Gee",
        "given": "S.H."
      },
      {
        "family": "Han",
        "given": "H."
      }
    ],
    "citation-number": [
      "54."
    ],
    "container-title": [
      "J. Appl. Phys"
    ],
    "date": [
      "2005-03"
    ],
    "title": [
      "Micromagnetic configurations and switching mechanism in Pac-man-shaped submicron Ni80Fe20 magnets"
    ],
    "type": "article-journal",
    "volume": [
      "97, 73904"
    ]
  },
  {
    "author": [
      {
        "family": "Han",
        "given": "H."
      },
      {
        "family": "Hong",
        "given": "Y.K."
      },
      {
        "family": "Park",
        "given": "M.H."
      },
      {
        "family": "Choi",
        "given": "B.C."
      },
      {
        "family": "Gee",
        "given": "S.H."
      },
      {
        "family": "Jabal",
        "given": "J.F."
      },
      {
        "family": "Abo",
        "given": "G."
      },
      {
        "family": "Lyle",
        "given": "A."
      },
      {
        "family": "Wong",
        "given": "B."
      },
      {
        "family": "Donohoe",
        "given": "G.W."
      }
    ],
    "citation-number": [
      "55."
    ],
    "container-title": [
      "IEEE Trans. Magn"
    ],
    "date": [
      "2005-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "4341"
    ],
    "title": [
      "Interaction effect on switching behaviors of paired Pac-Man array"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Berger",
        "given": "L."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Phys. Rev. B"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "9353–9358"
    ],
    "title": [
      "Emission of spin waves by a magnetic multilayer traversed by a current"
    ],
    "type": "article-journal",
    "volume": [
      "54"
    ]
  },
  {
    "author": [
      {
        "family": "Slonczewski",
        "given": "J.C."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "J. Magn. Magn. Mater"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "1– 7"
    ],
    "title": [
      "Current-driven excitation of magnetic multilayers"
    ],
    "type": "article-journal",
    "volume": [
      "159"
    ]
  },
  {
    "author": [
      {
        "family": "Zhou",
        "given": "H."
      },
      {
        "family": "Bertram",
        "given": "N.H."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "J. Appl. Phys"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "4982–4984"
    ],
    "title": [
      "Scaling of hysteresis and transition parameter with grain size in longitudinal thin film media"
    ],
    "type": "article-journal",
    "volume": [
      "85"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "X."
      },
      {
        "family": "Bertram",
        "given": "N.H."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "J. Appl. Phys"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "7005–7007"
    ],
    "title": [
      "Simple transition parameter expression including grain size and intergranular exchange"
    ],
    "type": "article-journal",
    "volume": [
      "93"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "X."
      },
      {
        "family": "Valcu",
        "given": "B."
      },
      {
        "family": "Yeh",
        "given": "N.H."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Appl. Phys. Lett"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "202508 1–202508"
    ],
    "title": [
      "Transition width limit in magnetic recording"
    ],
    "type": "article-journal",
    "volume": [
      "94",
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Bertram",
        "given": "H.N."
      },
      {
        "family": "Wang",
        "given": "X."
      },
      {
        "family": "Safonov",
        "given": "V.L."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE Trans. Magn"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "1521–1527"
    ],
    "title": [
      "Dynamic-thermal effects in thin film media"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "X."
      },
      {
        "family": "Zhu",
        "given": "W."
      },
      {
        "family": "Markus",
        "given": "S."
      },
      {
        "family": "Dimitrov",
        "given": "D."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Trans. Magn"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "2038–2041"
    ],
    "title": [
      "Spin torque induced magnetization switching variations"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "Brown",
        "given": "W.F."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Jr. Phys. Rev"
    ],
    "pages": [
      "1677–1686"
    ],
    "title": [
      "Thermal fluctuations of a single-domain particle"
    ],
    "type": "article-journal",
    "volume": [
      "130"
    ]
  },
  {
    "author": [
      {
        "family": "Krivorotov",
        "given": "I.N."
      },
      {
        "family": "Emley",
        "given": "N.C."
      },
      {
        "family": "Garcia",
        "given": "A.G.F."
      },
      {
        "family": "Sankey",
        "given": "J.C."
      },
      {
        "family": "Kiselev",
        "given": "S.I."
      },
      {
        "family": "Ralph",
        "given": "D.C."
      },
      {
        "family": "Buhrman",
        "given": "R.A."
      }
    ],
    "container-title": [
      "Phys"
    ],
    "date": [
      "1963"
    ],
    "title": [
      "Temperature dependence of spin-transfer-induced switching of nanomagnets"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "Z."
      },
      {
        "family": "Zhang",
        "given": "S."
      },
      {
        "family": "Apalkov",
        "given": "D.M."
      },
      {
        "family": "Visscher",
        "given": "P.B."
      }
    ],
    "container-title": [
      "Rev. Lett",
      "Phys. Rev. B",
      "Phys. Rev"
    ],
    "date": [
      "2004",
      "2004"
    ],
    "pages": [
      "166603 1–166603",
      "134416 1–134416"
    ],
    "title": [
      "Thermally assisted magnetization reversal in the presence of a spin-transfer torque",
      "Spin-torque switching: Fokker–Planck rate calculation"
    ],
    "type": "article-journal",
    "volume": [
      "93",
      "5",
      "69",
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Garcia-Palacios",
        "given": "J.L."
      },
      {
        "family": "Lazaro",
        "given": "F.J."
      }
    ],
    "container-title": [
      "Phys. Rev B"
    ],
    "date": [
      "2005",
      "1998"
    ],
    "pages": [
      "180405 1–180405",
      "14937–14958"
    ],
    "title": [
      "Langevin-dynamics study of the dynamical properties of small magnetic particles"
    ],
    "type": "article-journal",
    "volume": [
      "B 72",
      "4",
      "58"
    ]
  },
  {
    "author": [
      {
        "family": "Theodonis",
        "given": "I."
      },
      {
        "family": "Kioussis",
        "given": "N."
      },
      {
        "family": "Kalitsov",
        "given": "A."
      },
      {
        "family": "Chshiev",
        "given": "M."
      },
      {
        "family": "Butler",
        "given": "W.H."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Phys. Rev. Lett"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "237205 1–237205"
    ],
    "title": [
      "Anomalous bias dependence of spin torque in magnetic tunnel junctions"
    ],
    "type": "article-journal",
    "volume": [
      "97",
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Salahuddin",
        "given": "S."
      },
      {
        "family": "Datta",
        "given": "D."
      },
      {
        "family": "Srivastava",
        "given": "P."
      },
      {
        "family": "Datta",
        "given": "S."
      }
    ],
    "citation-number": [
      "10."
    ],
    "date": [
      "2007-12"
    ],
    "location": [
      "Washington DC"
    ],
    "pages": [
      "121, 10"
    ],
    "publisher": [
      "IEEE Electronic Device Meeting"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Xiao",
        "given": "J."
      },
      {
        "family": "Bauer",
        "given": "G.E."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Phys. Rev. B"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "224419 1–224419"
    ],
    "title": [
      "Spin-transfer torque in magnetic tunnel junctions: Scattering theory"
    ],
    "type": "article-journal",
    "volume": [
      "97",
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Heiliger",
        "given": "C."
      },
      {
        "family": "Stitles",
        "given": "M.D."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Phys. Rev. Lett"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "186805 1–186805"
    ],
    "title": [
      "Ab initio studies of the spin-transfer torque in magnetic tunnel junctions"
    ],
    "type": "article-journal",
    "volume": [
      "100",
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Rebei",
        "given": "A."
      },
      {
        "family": "Hitchon",
        "given": "W.N.G."
      },
      {
        "given": "G.J."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Phys. Rev. B"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "064408 1–064408 12"
    ],
    "title": [
      "Parker, s-d–type exchange interactions in inhomogeneous ferromagnets"
    ],
    "type": "article-journal",
    "volume": [
      "72"
    ]
  },
  {
    "author": [
      {
        "family": "Manchon",
        "given": "A."
      },
      {
        "family": "Ryzhanova",
        "given": "N."
      },
      {
        "family": "Strelkov",
        "given": "N."
      },
      {
        "family": "Vedyayev",
        "given": "A."
      },
      {
        "family": "Chshiev",
        "given": "M."
      },
      {
        "family": "Dieny",
        "given": "B."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "J. Phys. Condens. Matter"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "145208 1–145208 14"
    ],
    "title": [
      "Description of current-driven torques in magnetic tunnel junctions"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Haney",
        "given": "P.M."
      },
      {
        "family": "Duine",
        "given": "R.A."
      },
      {
        "family": "Nunezc",
        "given": "A.S."
      },
      {
        "family": "MacDonald",
        "given": "A.H."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "J. Magn. Magn. Mater"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "1300–1311"
    ],
    "title": [
      "Current-induced torques in magnetic metals: Beyond spin-transfer"
    ],
    "type": "article-journal",
    "volume": [
      "320"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "X."
      },
      {
        "family": "Zheng",
        "given": "Y."
      },
      {
        "family": "Xi",
        "given": "H."
      },
      {
        "family": "Dimitar",
        "given": "D."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "J. Appl. Phys"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "034507 1–034507"
    ],
    "title": [
      "Thermal fluctuation effects on spin torque induced switching: Mean and variations"
    ],
    "type": "article-journal",
    "volume": [
      "103",
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "X."
      },
      {
        "family": "Zhu",
        "given": "W."
      },
      {
        "family": "Dimitrov",
        "given": "D."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Phys. Rev. B"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "104408 1–104408"
    ],
    "title": [
      "Quantum transport and stochastic magnetization dynamics simulation on intrinsic spin torque switching"
    ],
    "type": "article-journal",
    "volume": [
      "79",
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "Y."
      },
      {
        "family": "Wang",
        "given": "X."
      },
      {
        "family": "Li",
        "given": "H."
      },
      {
        "family": "Liu",
        "given": "H."
      },
      {
        "family": "Dimitar",
        "given": "D."
      }
    ],
    "citation-number": [
      "18."
    ],
    "note": [
      "presented at International Symposium on Quality Electronic Design, 2008"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "X."
      },
      {
        "family": "Chen",
        "given": "Y."
      },
      {
        "family": "Li",
        "given": "H."
      },
      {
        "family": "Dimitrov",
        "given": "D."
      },
      {
        "family": "Liu",
        "given": "H."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE Trans. Magn"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "2479–2482"
    ],
    "title": [
      "Spin torque random access memory down to 22 nm technology"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "Sun",
        "given": "J.Z."
      },
      {
        "family": "Allenspach",
        "given": "R."
      },
      {
        "family": "Parkin",
        "given": "S."
      },
      {
        "family": "Slonczewski",
        "given": "J.C."
      },
      {
        "family": "Terris",
        "given": "B.D."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Patent Application"
    ],
    "title": [
      "U.S"
    ],
    "type": "article-journal",
    "volume": [
      "20,050,104,101"
    ]
  },
  {
    "author": [
      {
        "family": "Tserkovnyak",
        "given": "Y."
      },
      {
        "family": "Brataas",
        "given": "A."
      },
      {
        "family": "Bauer",
        "given": "G.E.W."
      },
      {
        "family": "Halperin",
        "given": "B.I."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Rev. Mod. Phys"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "1375–1421"
    ],
    "title": [
      "Nonlocal magnetization dynamics in ferromagnetic heterostructures"
    ],
    "type": "article-journal",
    "volume": [
      "77"
    ]
  },
  {
    "author": [
      {
        "family": "Tserkovnyak",
        "given": "Y."
      },
      {
        "family": "Brataas",
        "given": "A."
      },
      {
        "family": "Bauer",
        "given": "G.E.W."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Phys. Rev. Lett"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "117601 1–117601"
    ],
    "title": [
      "Enhanced Gilbert damping in thin ferromagnetic films"
    ],
    "type": "article-journal",
    "volume": [
      "88",
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Tserkovnyak",
        "given": "Y."
      },
      {
        "family": "Brataas",
        "given": "A."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Phys. Rev. B"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "224403 1–224403 10"
    ],
    "title": [
      "Spin pumping and magnetization dynamics in metallic multilayers"
    ],
    "type": "article-journal",
    "volume": [
      "66"
    ]
  },
  {
    "author": [
      {
        "family": "Ho",
        "given": "J."
      },
      {
        "family": "Khanna",
        "given": "F.C."
      },
      {
        "family": "Choi",
        "given": "B.C."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "Phys. Rev. Lett"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "097601 1–097601"
    ],
    "title": [
      "Radiation-spin interaction, Gilbert Damping, and spin torque"
    ],
    "type": "article-journal",
    "volume": [
      "92",
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "X."
      },
      {
        "family": "Zhu",
        "given": "W."
      },
      {
        "family": "Zheng",
        "given": "Y."
      },
      {
        "family": "Gao",
        "given": "Z."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Xi, presented at IEEE International Magnetics Conference 2009, to be published on IEEE Trans. Magn"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "10"
    ],
    "title": [
      "H"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "Scheck",
        "given": "C."
      },
      {
        "family": "Cheng",
        "given": "L."
      },
      {
        "family": "Barsukov",
        "given": "I."
      },
      {
        "family": "Frait",
        "given": "Z."
      },
      {
        "family": "Bailey",
        "given": "W.E."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Phys. Rev. Lett"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "117601 1–117601"
    ],
    "title": [
      "Low relaxation rate in epitaxial vanadium-Doped ultrathin iron films"
    ],
    "type": "article-journal",
    "volume": [
      "98",
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Theodonis",
        "given": "I."
      },
      {
        "family": "Kalitsov",
        "given": "A."
      },
      {
        "family": "Kioussis",
        "given": "N."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Phys. Rev. B"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "224406 1–224406"
    ],
    "title": [
      "Enhancing spin-transfer torque through the proximity of quantum well states"
    ],
    "type": "article-journal",
    "volume": [
      "76",
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Butler",
        "given": "W.H."
      },
      {
        "family": "Zhang",
        "given": "X.G."
      },
      {
        "family": "Schulthess",
        "given": "T.C."
      },
      {
        "family": "MacLaren",
        "given": "J.M."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Phys. Rev. B"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "054416 1–054416 12"
    ],
    "title": [
      "Spin-dependent tunneling conductance of Fe|MgO|Fe sandwiches"
    ],
    "type": "article-journal",
    "volume": [
      "63"
    ]
  },
  {
    "author": [
      {
        "family": "Butler",
        "given": "W.H."
      },
      {
        "family": "Zhang",
        "given": "X.G."
      },
      {
        "family": "Vutukuri",
        "given": "S."
      },
      {
        "family": "Chshiev",
        "given": "M."
      },
      {
        "family": "Schulthess",
        "given": "T.C."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "IEEE Trans. Magn"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "2645–2648"
    ],
    "title": [
      "Theory of tunneling magnetoresistance for epitaxial systems"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Zheng",
        "given": "Y."
      },
      {
        "family": "Zhu",
        "given": "W."
      },
      {
        "family": "Wang",
        "given": "X."
      },
      {
        "family": "Wang",
        "given": "D."
      },
      {
        "family": "Gao",
        "given": "Z."
      },
      {
        "family": "Dimitrov1",
        "given": "D."
      },
      {
        "family": "Feng",
        "given": "X."
      },
      {
        "family": "Jung",
        "given": "W."
      },
      {
        "family": "Tian",
        "given": "W."
      },
      {
        "family": "Xi1",
        "given": "H."
      },
      {
        "family": "Estrine",
        "given": "E."
      },
      {
        "family": "Abdurahaman",
        "given": "A."
      },
      {
        "family": "Kos",
        "given": "R."
      },
      {
        "family": "Hutchinson",
        "given": "C."
      },
      {
        "family": "Tang",
        "given": "M."
      }
    ],
    "citation-number": [
      "30."
    ],
    "note": [
      "unpublished, Seagate Internal Report."
    ],
    "title": [
      "Ultra-low switching current density of spin transfer memory with double junction barrier"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Diao",
        "given": "Z."
      },
      {
        "family": "Panchula",
        "given": "A."
      },
      {
        "family": "Ding",
        "given": "Y."
      },
      {
        "family": "Pakala",
        "given": "M."
      },
      {
        "family": "Wang",
        "given": "S."
      },
      {
        "family": "Li",
        "given": "Z."
      },
      {
        "family": "Apalkov",
        "given": "D."
      },
      {
        "family": "Nagai",
        "given": "H."
      },
      {
        "family": "Driskill-Smith",
        "given": "A."
      },
      {
        "family": "Wang",
        "given": "L."
      },
      {
        "family": "Chen",
        "given": "E."
      },
      {
        "family": "Huai",
        "given": "Y."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "Appl. Phys. Lett"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "132508 1–132508"
    ],
    "title": [
      "Spin transfer switching in dual MgO magnetic tunnel junctions"
    ],
    "type": "article-journal",
    "volume": [
      "90",
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Zhu",
        "given": "J."
      },
      {
        "given": "M.M.M."
      },
      {
        "family": "Zhu",
        "given": "J."
      },
      {
        "family": "Zhu",
        "given": "X."
      },
      {
        "family": "Tang",
        "given": "Y."
      },
      {
        "given": "T.M.R.C."
      },
      {
        "family": "Zhu",
        "given": "J."
      },
      {
        "family": "Zhu",
        "given": "X."
      },
      {
        "family": "Tang",
        "given": "Y."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Trans. Magn"
    ],
    "date": [
      "2005",
      "2007",
      "2008"
    ],
    "note": [
      "conference (unpublished), Paper No. CC-12;",
      "conference (unpublished), Paper No. B6;"
    ],
    "pages": [
      "125"
    ],
    "title": [
      "IEEE"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "He",
        "given": "L."
      },
      {
        "family": "Doyle",
        "given": "W.D."
      },
      {
        "family": "Hiebert",
        "given": "W.K."
      },
      {
        "family": "Stankiewicz",
        "given": "A."
      },
      {
        "family": "Freeman",
        "given": "M.R."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "IEEE Trans. Magn",
      "Phys. Rev. Lett"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Crawford, T.J. Silva, C.W. Teplin, C.T. Rogers, Appl"
    ],
    "pages": [
      "4086",
      "1134"
    ],
    "title": [
      "T.M"
    ],
    "type": "article-journal",
    "volume": [
      "30",
      "79"
    ]
  },
  {
    "author": [
      {
        "family": "Acremann",
        "given": "Y."
      },
      {
        "family": "Back",
        "given": "C.H."
      },
      {
        "family": "Buess",
        "given": "M."
      },
      {
        "family": "Portmann",
        "given": "O."
      },
      {
        "family": "Vaterlaus",
        "given": "A."
      },
      {
        "family": "Pescia",
        "given": "D."
      },
      {
        "family": "Melchior",
        "given": "H."
      }
    ],
    "container-title": [
      "Phys. Lett",
      "Science"
    ],
    "date": [
      "1999",
      "2000"
    ],
    "pages": [
      "3386",
      "492"
    ],
    "producer": [
      {
        "family": "Thirion",
        "given": "C."
      },
      {
        "family": "Wernsdorfer",
        "given": "W."
      },
      {
        "family": "Mailly",
        "given": "D."
      },
      {
        "given": "Nat"
      }
    ],
    "type": "article-journal",
    "volume": [
      "74",
      "290"
    ]
  },
  {
    "author": [
      {
        "family": "Xiao",
        "given": "D."
      },
      {
        "family": "Tsoi",
        "given": "M."
      },
      {
        "family": "Niu",
        "given": "Q."
      }
    ],
    "container-title": [
      "Mater",
      "J. Appl. Phys"
    ],
    "date": [
      "2003",
      "2006"
    ],
    "pages": [
      "524",
      "013903"
    ],
    "type": "article-journal",
    "volume": [
      "2",
      "99"
    ]
  },
  {
    "author": [
      {
        "family": "Schumacher",
        "given": "H.W."
      },
      {
        "family": "Chappert",
        "given": "C."
      },
      {
        "family": "Crozat",
        "given": "P."
      },
      {
        "family": "Sousa",
        "given": "R.C."
      },
      {
        "family": "Freitas",
        "given": "P.P."
      },
      {
        "family": "Miltat",
        "given": "J."
      },
      {
        "family": "Fassbender",
        "given": "J."
      },
      {
        "family": "Hillebrands",
        "given": "B."
      },
      {
        "family": "Schumacher",
        "given": "H.W."
      },
      {
        "family": "Chappert",
        "given": "C."
      },
      {
        "family": "Sousa",
        "given": "R.C."
      },
      {
        "family": "Freitas",
        "given": "P.P."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Phys. Rev. Lett",
      "J. Miltat, Phys. Rev. Lett"
    ],
    "date": [
      "2003",
      "2003"
    ],
    "pages": [
      "017204"
    ],
    "type": "article-journal",
    "volume": [
      "90, 017201",
      "90"
    ]
  },
  {
    "author": [
      {
        "family": "Kent",
        "given": "A.D."
      },
      {
        "family": "Zyilmaz",
        "given": "B."
      },
      {
        "family": "Barco",
        "given": "E.",
        "particle": "del"
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "Appl. Phys. Lett"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "3897–3899"
    ],
    "title": [
      "Spin-transfer-induced precessional magnetization reversal"
    ],
    "type": "article-journal",
    "volume": [
      "84"
    ]
  },
  {
    "author": [
      {
        "family": "Sun",
        "given": "Z.Z."
      },
      {
        "family": "Wang",
        "given": "X.R."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "Phys. Rev. Lett"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "077205 1–077205"
    ],
    "title": [
      "Theoretical limit of the minimal magnetization switching field and the optimal field pulse for stoner particles"
    ],
    "type": "article-journal",
    "volume": [
      "97",
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Rivkin",
        "given": "K."
      },
      {
        "family": "Kettersen",
        "given": "J.B."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "Appl. Phys. Lett"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "252507 1–252507"
    ],
    "title": [
      "Magnetization reversal in the anisotropy-dominated regime using time-dependent magnetic fields"
    ],
    "type": "article-journal",
    "volume": [
      "89",
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "X.R."
      },
      {
        "family": "Sun",
        "given": "Z.Z."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "Phys. Rev. Lett"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "077201 1–077201"
    ],
    "title": [
      "Theoretical limit in the magnetization reversal of stoner particles"
    ],
    "type": "article-journal",
    "volume": [
      "98",
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Rivkin",
        "given": "K."
      },
      {
        "family": "Kettersen",
        "given": "J.B."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "Appl. Phys. Lett"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "192515 1–192515"
    ],
    "title": [
      "Switching spin valves using rf currents"
    ],
    "type": "article-journal",
    "volume": [
      "88",
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Meng",
        "given": "H."
      },
      {
        "family": "Wang",
        "given": "J.-P."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "Appl. Phys. Lett"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "152509 1–152509"
    ],
    "title": [
      "Composite free layer for high density magnetic random access memory with lower spin transfer current"
    ],
    "type": "article-journal",
    "volume": [
      "89",
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Victora",
        "given": "R.H."
      },
      {
        "family": "Shen",
        "given": "X."
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "IEEE Trans. Magn"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "2828–2833"
    ],
    "title": [
      "Exchange coupled composite media for perpendicular magnetic recording"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "X."
      },
      {
        "others": true
      },
      {
        "family": "Li",
        "given": "S."
      },
      {
        "family": "Gao",
        "given": "K."
      },
      {
        "family": "Wang",
        "given": "L."
      },
      {
        "family": "Zhu",
        "given": "W."
      },
      {
        "family": "Wang",
        "given": "X."
      }
    ],
    "citation-number": [
      "294"
    ],
    "date": [
      "2005"
    ],
    "genre": [
      "US patent application 11/235208,"
    ],
    "pages": [
      "42"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Suess",
        "given": "D."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "Appl. Phys. Lett"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "113105 1–113105"
    ],
    "title": [
      "Multilayer exchange spring media for magnetic recording"
    ],
    "type": "article-journal",
    "volume": [
      "89",
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Livshitz",
        "given": "B."
      },
      {
        "family": "Choi",
        "given": "R."
      },
      {
        "family": "Inomata",
        "given": "A."
      },
      {
        "family": "Bertram",
        "given": "H.N."
      },
      {
        "family": "Lomakin",
        "given": "V."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "J. Appl. Phys"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "07 516 1–07 516"
    ],
    "title": [
      "Fast precessional reversal in perpendicular composite patterned media"
    ],
    "type": "article-journal",
    "volume": [
      "103",
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Braganca",
        "given": "P.M."
      },
      {
        "family": "Ozatay",
        "given": "O."
      },
      {
        "family": "Garcia",
        "given": "G.F."
      },
      {
        "family": "Lee",
        "given": "J."
      },
      {
        "family": "Ralph",
        "given": "D.C."
      },
      {
        "family": "Buhrman",
        "given": "R.A."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "Phys. Rev. B"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "144423 1–144423"
    ],
    "title": [
      "Enhancement in spin-torque efficiency by nonuniform spin current generated within a tapered nanopillar spin valve"
    ],
    "type": "article-journal",
    "volume": [
      "77",
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Beech",
        "given": "R."
      },
      {
        "family": "Anderson",
        "given": "J."
      },
      {
        "family": "Pohm",
        "given": "A."
      },
      {
        "family": "Daughton",
        "given": "J."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "J. Appl. Phys"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "6403–6405"
    ],
    "title": [
      "Curie point written magnetoresistive memory"
    ],
    "type": "article-journal",
    "volume": [
      "87"
    ]
  },
  {
    "author": [
      {
        "family": "Xi",
        "given": "H."
      },
      {
        "family": "Stricklin",
        "given": "J."
      },
      {
        "family": "Li",
        "given": "H."
      },
      {
        "family": "Chen",
        "given": "Y."
      },
      {
        "family": "Wang",
        "given": "X."
      },
      {
        "family": "Zheng",
        "given": "Y."
      },
      {
        "family": "Gao",
        "given": "Z."
      },
      {
        "family": "Tang",
        "given": "M."
      },
      {
        "family": "Zhang",
        "given": "T."
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "IEEE Trans. On Magn"
    ],
    "date": [
      "2010"
    ],
    "pages": [
      "860–865"
    ],
    "title": [
      "Spin transfer torque memory with thermal assist mechanism: A case study"
    ],
    "type": "article-journal",
    "volume": [
      "46"
    ]
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "H."
      },
      {
        "family": "Xi",
        "given": "H."
      },
      {
        "family": "Chen",
        "given": "Y."
      },
      {
        "family": "Stricklin",
        "given": "J."
      },
      {
        "family": "Wang",
        "given": "X."
      },
      {
        "family": "Zhang",
        "given": "T."
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "IEEE Computer Society Annual Symposium on VLSI"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "217–222"
    ],
    "title": [
      "Thermal Assisted Spin Transfer Torque Memory (STT-RAM) Cell Design"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Jeong",
        "given": "G."
      },
      {
        "family": "Cho",
        "given": "W."
      },
      {
        "family": "Ahn",
        "given": "S."
      },
      {
        "family": "Jeong",
        "given": "H."
      },
      {
        "family": "Koh",
        "given": "G."
      },
      {
        "family": "Hwang",
        "given": "Y."
      },
      {
        "family": "Kim",
        "given": "K."
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "IEEE J Solid State Circuits"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "1906–1910"
    ],
    "title": [
      "A 0.24-mm 2.0-V 1T1MTJ 16-kb Nonvolatile Magnetoresistance RAM With Self-Reference Sensing Scheme"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Xu",
        "given": "W."
      },
      {
        "family": "Chen",
        "given": "Y."
      },
      {
        "family": "Wang",
        "given": "X."
      },
      {
        "family": "Zhang",
        "given": "T."
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "to be presented at 46th Design Automation Conference"
    ],
    "date": [
      "2009"
    ],
    "title": [
      "Improving STT MRAM storage density through smallerthan-worst-case transistor sizing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kirihata",
        "given": "T."
      },
      {
        "family": "Mueller",
        "given": "G."
      },
      {
        "family": "Ji",
        "given": "B."
      },
      {
        "family": "Frankowsky",
        "given": "G."
      },
      {
        "family": "Ross",
        "given": "J."
      },
      {
        "family": "Terletzki",
        "given": "H."
      },
      {
        "family": "Netis",
        "given": "D."
      },
      {
        "family": "Weinfurtner",
        "given": "O."
      },
      {
        "family": "Hanson",
        "given": "D."
      },
      {
        "family": "Daniel",
        "given": "G."
      },
      {
        "family": "Hsu",
        "given": "L."
      },
      {
        "family": "Storaska",
        "given": "D."
      },
      {
        "family": "Reith",
        "given": "A."
      },
      {
        "family": "Hug",
        "given": "M."
      },
      {
        "family": "Guay",
        "given": "K."
      },
      {
        "family": "Selz",
        "given": "M."
      },
      {
        "family": "Poechmueller",
        "given": "P."
      },
      {
        "family": "Hoenigschmid",
        "given": "H."
      },
      {
        "family": "Wordeman",
        "given": "M."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "A",
      "JSCC"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "16– ,",
      "1580–1588"
    ],
    "title": [
      "1 Gb DDR SDRAM with Hybrid Bitline Architecture"
    ],
    "type": "article-journal",
    "volume": [
      "390 mm2",
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Murotani",
        "given": "T."
      },
      {
        "family": "Naritake",
        "given": "I."
      },
      {
        "family": "Matano",
        "given": "T."
      },
      {
        "family": "Ohtsuki",
        "given": "T."
      },
      {
        "family": "Kasai",
        "given": "N."
      },
      {
        "family": "Koga",
        "given": "H."
      },
      {
        "family": "Koyama",
        "given": "K."
      },
      {
        "family": "Nakajima",
        "given": "K."
      },
      {
        "family": "Yamaguchi",
        "given": "H."
      },
      {
        "family": "Watanabe",
        "given": "H."
      },
      {
        "family": "Okuda",
        "given": "T."
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "1997-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "74–75"
    ],
    "title": [
      "A 4-level storage 4Gb DRAM, ISSCC Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Jeong",
        "given": "H.S."
      },
      {
        "family": "Yang",
        "given": "W.S."
      },
      {
        "family": "Hwang",
        "given": "T.S."
      },
      {
        "family": "Cho",
        "given": "C.H."
      },
      {
        "family": "Park",
        "given": "S."
      },
      {
        "family": "Ahn",
        "given": "S.J."
      },
      {
        "family": "Chun",
        "given": "Y.S."
      },
      {
        "family": "Shin",
        "given": "S.H."
      },
      {
        "family": "Song",
        "given": "S.H."
      },
      {
        "family": "Lee",
        "given": "J.Y."
      },
      {
        "family": "Jang",
        "given": "S.M."
      },
      {
        "family": "Lee",
        "given": "C.H."
      },
      {
        "family": "Jeong",
        "given": "J.H."
      },
      {
        "family": "Cho",
        "given": "M.H."
      },
      {
        "family": "Lee",
        "given": "J.K."
      },
      {
        "family": "Kim",
        "given": "H.S.Kinam"
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "2000-12"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "353–356"
    ],
    "title": [
      "Highly manufactuable 4Gb DRAM using 0.11mm DRAM technology, IEDM Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Kirihata",
        "given": "T."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "2003-10"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "155–158"
    ],
    "title": [
      "Embedded dynamic random access memory, VLSI technology, systems, and applications, Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Barth",
        "given": "J."
      },
      {
        "family": "Anand",
        "given": "D."
      },
      {
        "family": "Dreibelbis",
        "given": "J."
      },
      {
        "family": "Fifield",
        "given": "J."
      },
      {
        "family": "Gorman",
        "given": "K."
      },
      {
        "family": "Nelms",
        "given": "M."
      },
      {
        "family": "Pomichter",
        "given": "G."
      },
      {
        "family": "Pontius",
        "given": "D."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "JSCC"
    ],
    "issue": [
      "1"
    ],
    "note": [
      "Apr 2005)."
    ],
    "pages": [
      "213–222"
    ],
    "title": [
      "A 500-MHz multi-banked compliable DRAM macro with direct write and programmable pipleing"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Iyer",
        "given": "S.S."
      },
      {
        "family": "Barth",
        "given": "J."
      },
      {
        "family": "Parries",
        "given": "P."
      },
      {
        "family": "Norum",
        "given": "J."
      },
      {
        "family": "Rice",
        "given": "J."
      },
      {
        "family": "Logan",
        "given": "L."
      },
      {
        "family": "Hoyniak",
        "given": "D."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "2, 3"
    ],
    "pages": [
      "333–349"
    ],
    "title": [
      "Embedded DRAM the technology platform for the BlueGene/L chip"
    ],
    "type": "article-journal",
    "volume": [
      "49"
    ]
  },
  {
    "author": [
      {
        "family": "Keeth",
        "given": "B."
      },
      {
        "family": "Baker",
        "given": "R.J."
      },
      {
        "family": "Johnson",
        "given": "B."
      },
      {
        "family": "Lin",
        "given": "F."
      }
    ],
    "citation-number": [
      "7."
    ],
    "publisher": [
      "IEEE Press, Wiley-Interscience"
    ],
    "title": [
      "DRAM Circuit Design – Fundermental and High-Speed Topics"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kiyoo",
        "given": "I."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "27–31"
    ],
    "title": [
      "The history of DRAM circuit designs –At the forefront of DRAM development"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Tanoi",
        "given": "S."
      },
      {
        "family": "Tanaka",
        "given": "Y."
      },
      {
        "family": "Tanabe",
        "given": "T."
      },
      {
        "family": "Kita",
        "given": "A."
      },
      {
        "family": "Inada",
        "given": "T."
      },
      {
        "family": "Hamazaki",
        "given": "R."
      },
      {
        "family": "Ohtsuki",
        "given": "Y."
      },
      {
        "family": "Uesugi",
        "given": "M."
      }
    ],
    "citation-number": [
      "9."
    ],
    "date": [
      "1994-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "144–145"
    ],
    "title": [
      "A 32-bank 256Mb DRAM with cache and TAG, ISSCC Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Gillingham",
        "given": "P."
      },
      {
        "family": "Hold",
        "given": "B."
      },
      {
        "family": "Mes",
        "given": "I."
      },
      {
        "family": "O’Connell",
        "given": "C."
      },
      {
        "family": "Schofield",
        "given": "P."
      },
      {
        "family": "Skjaveland",
        "given": "K."
      },
      {
        "family": "Torrance",
        "given": "R."
      },
      {
        "family": "Wojcicki",
        "given": "T."
      },
      {
        "family": "Chow",
        "given": "H."
      },
      {
        "given": "A."
      }
    ],
    "citation-number": [
      "10."
    ],
    "date": [
      "1996-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "262–263"
    ],
    "title": [
      "768k embedded DRAM for 1.244Gb/s ATM switch in 0.8mm logic process, ISSCC Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Shimizu",
        "given": "T."
      },
      {
        "family": "Korematu",
        "given": "J."
      },
      {
        "family": "Satou",
        "given": "M."
      },
      {
        "family": "Kondo",
        "given": "H."
      },
      {
        "family": "Iwata",
        "given": "S."
      },
      {
        "family": "Sawai",
        "given": "K."
      },
      {
        "family": "Okumura",
        "given": "N."
      },
      {
        "family": "Ishimi",
        "given": "K."
      },
      {
        "family": "Nakamoto",
        "given": "Y."
      },
      {
        "family": "Kumanoya",
        "given": "M."
      },
      {
        "family": "Dosaka",
        "given": "K."
      },
      {
        "family": "Yamazaki",
        "given": "A."
      },
      {
        "family": "Ajioka",
        "given": "Y."
      },
      {
        "family": "Tsubota",
        "given": "H."
      },
      {
        "family": "Nunomura",
        "given": "Y."
      },
      {
        "family": "Urabe",
        "given": "T."
      },
      {
        "family": "Hinata",
        "given": "J."
      },
      {
        "family": "Saitoh",
        "given": "K."
      }
    ],
    "citation-number": [
      "11."
    ],
    "date": [
      "1996-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "216–217"
    ],
    "title": [
      "A multimedia 32b RISC microprocessor with 16Mb DRAM, ISSCC Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Patterson",
        "given": "D."
      },
      {
        "family": "Anderson",
        "given": "T."
      },
      {
        "family": "Cardwell",
        "given": "N."
      },
      {
        "family": "Fromm",
        "given": "R."
      },
      {
        "family": "Keeton",
        "given": "K."
      },
      {
        "family": "Kozyrakis",
        "given": "C."
      },
      {
        "family": "Thomas",
        "given": "R."
      },
      {
        "family": "Yelick",
        "given": "K."
      }
    ],
    "citation-number": [
      "12."
    ],
    "date": [
      "1997-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "224–225"
    ],
    "title": [
      "Intelligent RAM(IRAM): chips that remember and compute, ISSCC Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Kimuta",
        "given": "T."
      },
      {
        "family": "Takeda",
        "given": "K."
      },
      {
        "family": "Aimoto",
        "given": "Y."
      },
      {
        "family": "Nakamura",
        "given": "N."
      },
      {
        "family": "Iwasaki",
        "given": "T."
      },
      {
        "family": "Nakazawa",
        "given": "Y."
      },
      {
        "family": "Toyoshima",
        "given": "H."
      },
      {
        "family": "Hamada",
        "given": "M."
      },
      {
        "family": "Togo",
        "given": "M."
      },
      {
        "family": "Nobusawa",
        "given": "H."
      },
      {
        "family": "Tanigawa",
        "given": "T."
      }
    ],
    "citation-number": [
      "13."
    ],
    "date": [
      "1999-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "416–417"
    ],
    "title": [
      "64 Mb 6.8 ns random ROW access DRAM macro for ASICs, ISSCC, Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Agata",
        "given": "Y."
      },
      {
        "family": "Motomochi",
        "given": "K."
      },
      {
        "family": "Fukushima",
        "given": "Y."
      },
      {
        "family": "Shirahama",
        "given": "M."
      },
      {
        "family": "Kurumada",
        "given": "M."
      },
      {
        "family": "Kuroda",
        "given": "N."
      },
      {
        "family": "Sadakata",
        "given": "H."
      },
      {
        "family": "Hayashi",
        "given": "K."
      },
      {
        "family": "Yamada",
        "given": "T."
      },
      {
        "family": "Takahashi",
        "given": "K."
      },
      {
        "family": "Fujita",
        "given": "T."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2000-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1668–1672"
    ],
    "title": [
      "An 8-ns Random Cycle Embedded RAM Macro With Dual-Port Interleaved DRAM Architecture (D2RAM"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "Takahashi",
        "given": "O."
      },
      {
        "family": "Dhong",
        "given": "S.H."
      },
      {
        "family": "Ohkubo",
        "given": "M."
      },
      {
        "family": "Onishi",
        "given": "S."
      },
      {
        "family": "Dennard",
        "given": "R.H."
      },
      {
        "family": "Hannon",
        "given": "R."
      },
      {
        "family": "Crowder",
        "given": "S."
      },
      {
        "family": "Iyer",
        "given": "S.S."
      },
      {
        "family": "Wordeman",
        "given": "M.R."
      },
      {
        "family": "Davari",
        "given": "B."
      },
      {
        "family": "Weinberger",
        "given": "W.B."
      },
      {
        "family": "Aoki",
        "given": "N."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2000-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1673–1679"
    ],
    "title": [
      "1 GHz fully pipelined 3.7 ns address access time 8 k x 1024 embedded DRAM macro"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Hwang",
        "given": "C."
      },
      {
        "family": "Kirihata",
        "given": "T."
      },
      {
        "family": "Wordernan",
        "given": "M."
      },
      {
        "family": "Fifield",
        "given": "J."
      },
      {
        "family": "Storaska",
        "given": "D."
      },
      {
        "family": "Pontius",
        "given": "D."
      },
      {
        "family": "Fredernan",
        "given": "G."
      },
      {
        "family": "Ji",
        "given": "B."
      },
      {
        "family": "Tomashot",
        "given": "S."
      },
      {
        "family": "Dhong",
        "given": "S.H."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Symp. VLSI Circuits"
    ],
    "date": [
      "2002-06"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "location": [
      "Dig"
    ],
    "pages": [
      "174–175"
    ],
    "title": [
      "A 2.9ns random access cycle embedded DRAM with a destructive-read architecture"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Yabe",
        "given": "T."
      },
      {
        "family": "Miyano",
        "given": "S."
      },
      {
        "family": "Sato",
        "given": "K."
      },
      {
        "family": "Wada",
        "given": "M."
      },
      {
        "family": "Haga",
        "given": "R."
      },
      {
        "family": "Wada",
        "given": "O."
      },
      {
        "family": "Enkaku",
        "given": "M."
      },
      {
        "family": "Hojyo",
        "given": "T."
      },
      {
        "family": "Mimoto",
        "given": "K."
      },
      {
        "family": "Tazawa",
        "given": "M."
      },
      {
        "family": "Ohkubo",
        "given": "T."
      },
      {
        "family": "Numata",
        "given": "K."
      }
    ],
    "citation-number": [
      "17."
    ],
    "date": [
      "1998-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "72–73"
    ],
    "title": [
      "A configurable DRAM macro design for 2112 derivative organizations to be synthesized using a memory generator, ISSCC, Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Yamauchi",
        "given": "T."
      },
      {
        "family": "Kinoshita",
        "given": "M."
      },
      {
        "family": "Amano",
        "given": "T."
      },
      {
        "family": "Dosaka",
        "given": "K."
      },
      {
        "family": "Arimoto",
        "given": "K."
      },
      {
        "family": "Ozaki",
        "given": "H."
      },
      {
        "family": "Yamada",
        "given": "M."
      },
      {
        "family": "Yoshihara",
        "given": "T."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2001-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "46–54"
    ],
    "title": [
      "Design methodology of embedded DRAM with virtual-socket architecture"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Watanabe",
        "given": "T."
      },
      {
        "family": "Ayukawa",
        "given": "K."
      },
      {
        "family": "Miura",
        "given": "S."
      },
      {
        "family": "Toda",
        "given": "M."
      },
      {
        "family": "Iwamura",
        "given": "T."
      },
      {
        "family": "Hoshi",
        "given": "K."
      },
      {
        "family": "Sato",
        "given": "J."
      },
      {
        "family": "Yanagisawa",
        "given": "K."
      }
    ],
    "citation-number": [
      "19."
    ],
    "date": [
      "1999-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "370–371"
    ],
    "title": [
      "Access optimizer to overcome the “future walls of embedded DRAMs” in the era of systems on silicon, ISSCC, Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Dreibelbis",
        "given": "J."
      },
      {
        "family": "Barth",
        "given": "J."
      },
      {
        "family": "Kalter",
        "given": "H."
      },
      {
        "family": "Kho",
        "given": "R."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1998-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "173–1740"
    ],
    "title": [
      "Processor-based built-in self-test for embedded DRAM"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Barth",
        "given": "J."
      },
      {
        "family": "Anand",
        "given": "D."
      },
      {
        "family": "Dreibelbis",
        "given": "J."
      },
      {
        "family": "Nelson",
        "given": "E."
      }
    ],
    "citation-number": [
      "21."
    ],
    "date": [
      "2002-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "156–157"
    ],
    "title": [
      "A 300 MHz multi-banked eDRAM macro featuring GND sense, bit-line twisting and direct reference cell write, ISSCC Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Kirihata",
        "given": "T."
      },
      {
        "family": "Parries",
        "given": "P."
      },
      {
        "family": "Hanson",
        "given": "D.R."
      },
      {
        "family": "Kim",
        "given": "H."
      },
      {
        "family": "Golz",
        "given": "J."
      },
      {
        "family": "Fredeman",
        "given": "G."
      },
      {
        "family": "Rajeevakumar",
        "given": "R."
      },
      {
        "family": "Griesemer",
        "given": "J."
      },
      {
        "family": "Robson",
        "given": "N."
      },
      {
        "family": "Cestero",
        "given": "A."
      },
      {
        "family": "Khan",
        "given": "B.A."
      },
      {
        "family": "Wang",
        "given": "G."
      },
      {
        "family": "Wordeman",
        "given": "M."
      },
      {
        "family": "Iyer",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "JSSC"
    ],
    "issue": [
      "6"
    ],
    "note": [
      "Jun 2005)."
    ],
    "pages": [
      "1377–1387"
    ],
    "title": [
      "An 800MHz embedded DRAM with a concurrent refresh mode"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Barth",
        "given": "J."
      },
      {
        "family": "Reohr",
        "given": "W.R."
      },
      {
        "family": "Parries",
        "given": "P."
      },
      {
        "family": "Fredeman",
        "given": "G."
      },
      {
        "family": "Golz",
        "given": "J."
      },
      {
        "family": "Schuster",
        "given": "S.E."
      },
      {
        "family": "Matick",
        "given": "R.E."
      },
      {
        "family": "Hunter",
        "given": "H."
      },
      {
        "family": "Tanner",
        "given": "C.C."
      },
      {
        "family": "Harig",
        "given": "J."
      },
      {
        "family": "Kim",
        "given": "H."
      },
      {
        "family": "Khan",
        "given": "B.A."
      },
      {
        "family": "Griesemer",
        "given": "J."
      },
      {
        "family": "Havreluk",
        "given": "R.P."
      },
      {
        "family": "Yanagisawa",
        "given": "K."
      },
      {
        "family": "Kirihata",
        "given": "T."
      },
      {
        "family": "Iyer",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2008-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "86–95"
    ],
    "title": [
      "A 500MHz random cycle, 1.5ns latency, SOI embedded DRAM macro featuring a three transistor micro sense amplifier"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Klim",
        "given": "P."
      },
      {
        "family": "Barth",
        "given": "J."
      },
      {
        "family": "Reohr",
        "given": "W.R."
      },
      {
        "family": "Dick",
        "given": "P.D."
      },
      {
        "family": "Fredeman",
        "given": "G."
      },
      {
        "family": "Koch",
        "given": "G."
      },
      {
        "family": "Le",
        "given": "H.M."
      },
      {
        "family": "Khargonekar",
        "given": "A."
      },
      {
        "family": "Wilcox",
        "given": "P."
      },
      {
        "family": "Golz",
        "given": "J."
      },
      {
        "family": "Kuang",
        "given": "J.B."
      },
      {
        "family": "Mathews",
        "given": "A."
      },
      {
        "family": "Law",
        "given": "J.C."
      },
      {
        "family": "Luong",
        "given": "T."
      },
      {
        "family": "Ngo",
        "given": "H.C."
      },
      {
        "family": "Freese",
        "given": "R."
      },
      {
        "family": "Hunter",
        "given": "H.C."
      },
      {
        "family": "Nelson",
        "given": "E."
      },
      {
        "family": "Parries",
        "given": "P."
      },
      {
        "family": "Kirihata",
        "given": "T."
      },
      {
        "family": "Iyer",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "JSSC"
    ],
    "issue": [
      "1"
    ],
    "note": [
      "Apr 2009)."
    ],
    "pages": [
      "86–95"
    ],
    "title": [
      "A 1MB cache subsystem prototype with 1.8ns embedded DRAMs in 45nm SOI CMOS"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Uhlmann",
        "given": "G."
      },
      {
        "family": "Aipperspach",
        "given": "T."
      },
      {
        "family": "Kirihata",
        "given": "T."
      },
      {
        "family": "Chandrasekharan",
        "given": "K."
      },
      {
        "family": "Li",
        "given": "Y.Z."
      },
      {
        "family": "Paone",
        "given": "C."
      },
      {
        "family": "Reed",
        "given": "B."
      },
      {
        "family": "Robson",
        "given": "N."
      },
      {
        "family": "Safran",
        "given": "J."
      },
      {
        "family": "Schmitt",
        "given": "D."
      },
      {
        "family": "Iyer",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "25."
    ],
    "date": [
      "2008-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "406–407"
    ],
    "title": [
      "A commercial field-programmable dense eFUSE array memory within 99.999% sense yield for 45nm SOI CMOS, ISSCC Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Ohsawa",
        "given": "T."
      },
      {
        "family": "Fujita",
        "given": "K."
      },
      {
        "family": "Higashi",
        "given": "T."
      },
      {
        "family": "Iwata",
        "given": "Y."
      },
      {
        "family": "Kajiyama",
        "given": "T."
      },
      {
        "family": "Asao",
        "given": "Y."
      },
      {
        "family": "Sunouchi",
        "given": "K."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2002-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1510–1522"
    ],
    "title": [
      "Memory design using a one-transistor gain cell on SOI"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Fazan",
        "given": "P.C."
      },
      {
        "family": "Okhonin",
        "given": "S."
      },
      {
        "family": "Nagoga",
        "given": "M."
      },
      {
        "family": "Sallese",
        "given": "J.-M."
      }
    ],
    "citation-number": [
      "27."
    ],
    "date": [
      "2002"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "99–102"
    ],
    "title": [
      "A simple 1-transistor capacitor-less memory cell for high performance embedded DRAMs, IEEE CICC Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Somasekhar",
        "given": "D."
      },
      {
        "family": "Yibin",
        "given": "Y."
      },
      {
        "family": "Aseron",
        "given": "P."
      },
      {
        "family": "Lu",
        "given": "S.-L."
      },
      {
        "family": "Khellah",
        "given": "M.M."
      },
      {
        "family": "Howard",
        "given": "J."
      },
      {
        "family": "Ruhl",
        "given": "G."
      },
      {
        "family": "Karnik",
        "given": "T."
      },
      {
        "family": "Borkar",
        "given": "S."
      },
      {
        "family": "De",
        "given": "V.K."
      },
      {
        "family": "Keshavarzi",
        "given": "A."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2009-11"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "174–185"
    ],
    "title": [
      "2GHz 2Mb 2T gain cell memory macro with 128GBytes/ sec bandwidth in a 65nm logic process technology"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "Luk",
        "given": "W."
      },
      {
        "family": "Dennard",
        "given": "R.H."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2005-11"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "884–894"
    ],
    "title": [
      "A novel dynamic memory cell with internal voltage gain"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Iyer",
        "given": "S.S."
      },
      {
        "family": "Kirihata",
        "given": "T."
      },
      {
        "family": "Wordeman",
        "given": "M.R."
      },
      {
        "family": "Barth",
        "given": "J."
      },
      {
        "family": "Hannon",
        "given": "R.H."
      },
      {
        "family": "Malik",
        "given": "R."
      }
    ],
    "citation-number": [
      "30."
    ],
    "date": [
      "2009-06"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "location": [
      "Dig"
    ],
    "pages": [
      "60–63"
    ],
    "publisher": [
      "VLSI Technology"
    ],
    "title": [
      "Process-design considerations for three dimensional integration, in Symp"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Takeuchi",
        "given": "M."
      },
      {
        "family": "Inoue",
        "given": "K."
      },
      {
        "family": "Sakao",
        "given": "M."
      },
      {
        "family": "Sakoh",
        "given": "T."
      },
      {
        "family": "Kitamura",
        "given": "T."
      },
      {
        "family": "Arai",
        "given": "S."
      },
      {
        "family": "Iizuka",
        "given": "T."
      },
      {
        "family": "Yamamoto",
        "given": "T."
      },
      {
        "family": "Shirai",
        "given": "H."
      },
      {
        "family": "Aoki",
        "given": "Y."
      },
      {
        "family": "Hamada",
        "given": "M."
      },
      {
        "family": "Kubota",
        "given": "R."
      },
      {
        "family": "Kishi",
        "given": "S."
      }
    ],
    "citation-number": [
      "31."
    ],
    "date": [
      "2001-06"
    ],
    "genre": [
      "VLSI Tech., Dig. Tech. Papers,"
    ],
    "pages": [
      "29–30"
    ],
    "title": [
      "A 0.15mm logic based embedded DRAM technology featuring 0.425mm2 stacked cell using MIM (metal–insulator–metal) capacitor, in Symp"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Bronner",
        "given": "G."
      },
      {
        "family": "Aochi",
        "given": "H."
      },
      {
        "family": "Gall",
        "given": "M."
      },
      {
        "family": "Gambino",
        "given": "J."
      },
      {
        "family": "Gernhardt",
        "given": "S."
      },
      {
        "family": "Hammerl",
        "given": "E."
      },
      {
        "family": "Ho",
        "given": "H."
      },
      {
        "family": "Iba",
        "given": "J."
      },
      {
        "family": "Ishiuchi",
        "given": "H."
      },
      {
        "family": "Jaso",
        "given": "M."
      },
      {
        "family": "Kleinhenz",
        "given": "R."
      },
      {
        "family": "Mii",
        "given": "T."
      },
      {
        "family": "Narita",
        "given": "M."
      },
      {
        "family": "Nesbit",
        "given": "L."
      },
      {
        "family": "Neumueller",
        "given": "W."
      },
      {
        "family": "Nitayama",
        "given": "A."
      },
      {
        "family": "Ohiwa",
        "given": "T."
      },
      {
        "family": "Parke",
        "given": "S."
      },
      {
        "family": "Ryan",
        "given": "J."
      },
      {
        "family": "Sato",
        "given": "T."
      },
      {
        "family": "Takato",
        "given": "H."
      },
      {
        "family": "Yoshikawa",
        "given": "S."
      }
    ],
    "citation-number": [
      "32."
    ],
    "date": [
      "1995-06"
    ],
    "genre": [
      "VLSI Tech., Dig. Tech. Papers,"
    ],
    "pages": [
      "15–16"
    ],
    "title": [
      "A fully planarized 0.25mm CMOS technology for 256Mb DRAM and beyond, in Symp"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Akatsu",
        "given": "H."
      },
      {
        "family": "Weis",
        "given": "R."
      },
      {
        "family": "Cheng",
        "given": "K."
      },
      {
        "family": "Seitz",
        "given": "M."
      },
      {
        "family": "Kim",
        "given": "M.-S."
      },
      {
        "family": "Ramachandran",
        "given": "R."
      },
      {
        "family": "Dyer",
        "given": "T."
      },
      {
        "family": "Kim",
        "given": "B."
      },
      {
        "family": "Kim",
        "given": "D.-K."
      },
      {
        "family": "Malik",
        "given": "R."
      },
      {
        "family": "Strane",
        "given": "J."
      },
      {
        "family": "Goebel",
        "given": "T."
      },
      {
        "family": "Kwon",
        "given": "O.-J."
      },
      {
        "family": "C",
        "given": "Y.Sung"
      },
      {
        "family": "Parkinson",
        "given": "P."
      },
      {
        "family": "Wilson",
        "given": "K."
      },
      {
        "family": "McStay",
        "given": "I."
      },
      {
        "family": "Chudzik",
        "given": "M."
      },
      {
        "family": "Dobuzinsky",
        "given": "D."
      },
      {
        "family": "Jacunski",
        "given": "M."
      },
      {
        "family": "Ransom",
        "given": "C."
      },
      {
        "family": "Settlemyer",
        "given": "K."
      },
      {
        "family": "Economikos",
        "given": "L."
      },
      {
        "family": "Simpson",
        "given": "A."
      },
      {
        "family": "Knorr",
        "given": "A."
      },
      {
        "family": "Naeem",
        "given": "M."
      },
      {
        "family": "Stojakovic",
        "given": "G."
      },
      {
        "family": "Robl",
        "given": "W."
      },
      {
        "family": "Gluschenkov",
        "given": "O."
      },
      {
        "family": "Liegl",
        "given": "B."
      },
      {
        "family": "Wu",
        "given": "C.-H."
      },
      {
        "family": "Wu",
        "given": "Q."
      },
      {
        "family": "Li",
        "given": "W.-K."
      },
      {
        "family": "Choi",
        "given": "C.J."
      },
      {
        "family": "Arnold",
        "given": "N."
      },
      {
        "family": "Joseph",
        "given": "T."
      },
      {
        "family": "Varn",
        "given": "K."
      },
      {
        "family": "Weybright",
        "given": "M."
      },
      {
        "family": "McStay",
        "given": "K."
      },
      {
        "family": "Kang",
        "given": "W.-T."
      },
      {
        "family": "Li",
        "given": "Y."
      },
      {
        "family": "Bukofsky",
        "given": "S."
      },
      {
        "family": "Jammy",
        "given": "R."
      },
      {
        "family": "Schutz",
        "given": "R."
      },
      {
        "family": "Gutmann",
        "given": "A."
      },
      {
        "family": "Bergner",
        "given": "W."
      },
      {
        "family": "Divakaruni",
        "given": "R."
      },
      {
        "family": "Back",
        "given": "D."
      },
      {
        "family": "Crabbe",
        "given": "E."
      },
      {
        "family": "Mueller",
        "given": "W."
      },
      {
        "family": "Bronner",
        "given": "G."
      }
    ],
    "citation-number": [
      "33."
    ],
    "date": [
      "2002-06"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "location": [
      "Dig"
    ],
    "pages": [
      "52–53"
    ],
    "publisher": [
      "VLSI Technology"
    ],
    "title": [
      "10 High Performance Embedded Dynamic Random Access Memory 335",
      "A highly ,manufacturable 110 nm DRAM technology with 8F2 vertical transistor cell for 1Gb and beyond, in Symp"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "G."
      },
      {
        "family": "Parries",
        "given": "P."
      },
      {
        "family": "Khan",
        "given": "B."
      },
      {
        "family": "Liu",
        "given": "J."
      },
      {
        "family": "Otani",
        "given": "Y."
      },
      {
        "family": "Norum",
        "given": "J."
      },
      {
        "family": "Robson",
        "given": "N."
      },
      {
        "family": "Kirihata",
        "given": "T."
      },
      {
        "family": "Iyer",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "VLSI Technology, Systems, and Applications. Dig. Tech. Papers, Apr"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "31–32"
    ],
    "title": [
      "A 0.168mm2/0.11mm2 highly scalable high performance embedded DRAM cell for 90/65nm logic applications, in Symp"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kirihata",
        "given": "T."
      },
      {
        "family": "Mueller",
        "given": "G."
      },
      {
        "family": "Clinton",
        "given": "M."
      },
      {
        "family": "Loeffler",
        "given": "S."
      },
      {
        "family": "Ji",
        "given": "B."
      },
      {
        "family": "Terletzki",
        "given": "H."
      },
      {
        "family": "Hanson",
        "given": "D."
      },
      {
        "family": "Hwang",
        "given": "C."
      },
      {
        "family": "Lehmann",
        "given": "G."
      },
      {
        "family": "Storaska",
        "given": "D."
      },
      {
        "family": "Daniel",
        "given": "G."
      },
      {
        "family": "Hsu",
        "given": "L."
      },
      {
        "family": "Weinfurtner",
        "given": "O."
      },
      {
        "family": "Boehler",
        "given": "T."
      },
      {
        "family": "Schnell",
        "given": "J."
      },
      {
        "family": "Frankowsky",
        "given": "G."
      },
      {
        "family": "Netis",
        "given": "D."
      },
      {
        "family": "Ross",
        "given": "J."
      },
      {
        "family": "Reith",
        "given": "A."
      },
      {
        "family": "Kiehl",
        "given": "O."
      },
      {
        "family": "Wordeman",
        "given": "M."
      }
    ],
    "citation-number": [
      "35."
    ],
    "date": [
      "2001-02"
    ],
    "pages": [
      "382–383"
    ],
    "publisher": [
      "ISSCC"
    ],
    "title": [
      "A 113mm2 600Mb/s/pin 512Mb DDR2 SDRAM with vertically-folded bitline architecture"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Fujisawa",
        "given": "H."
      },
      {
        "family": "Kubouchi",
        "given": "S."
      },
      {
        "family": "Kuroki",
        "given": "K."
      },
      {
        "family": "Nishioka",
        "given": "N."
      },
      {
        "family": "Riho",
        "given": "Y."
      },
      {
        "family": "Noda",
        "given": "H."
      },
      {
        "family": "Fujii",
        "given": "I."
      },
      {
        "family": "Yoko",
        "given": "H."
      },
      {
        "family": "Takishita",
        "given": "R."
      },
      {
        "family": "Ito",
        "given": "T."
      },
      {
        "family": "Tanaka",
        "given": "H."
      },
      {
        "family": "Nakamura",
        "given": "M."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2007-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "201–209"
    ],
    "title": [
      "An 8.1-ns column-access 1.6-Gb/s/pin DDR3 SDRAM with an 8:4 multiplexed data-transfer scheme"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Takase",
        "given": "S."
      },
      {
        "family": "Kushiyama",
        "given": "N."
      }
    ],
    "citation-number": [
      "37."
    ],
    "date": [
      "1999-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "410–411"
    ],
    "title": [
      "A 1.6GB/s DRAM with flexible mapping redundancy technique and additional refresh scheme, ISSCC Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Kirihata",
        "given": "T."
      },
      {
        "family": "Gall",
        "given": "M."
      },
      {
        "family": "Hosokawa",
        "given": "K."
      },
      {
        "family": "Dortu",
        "given": "J.-M."
      },
      {
        "family": "Wong",
        "given": "H."
      },
      {
        "family": "Pfefferl",
        "given": "K.-P."
      },
      {
        "family": "Ji",
        "given": "B."
      },
      {
        "family": "Weinfurtner",
        "given": "O."
      },
      {
        "family": "DeBrosse",
        "given": "J."
      },
      {
        "family": "Terletzki",
        "given": "H."
      },
      {
        "family": "Selz",
        "given": "M."
      },
      {
        "family": "Ellis",
        "given": "W."
      },
      {
        "family": "Wordeman",
        "given": "M."
      },
      {
        "family": "Kiehl",
        "given": "O."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1998-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1711–1719"
    ],
    "title": [
      "A 220mm2, four and eight Bank, 256Mb SDRAM with single sided stitched WL architecture"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Asakura",
        "given": "M."
      },
      {
        "family": "Oishi",
        "given": "T."
      },
      {
        "family": "Tomishima",
        "given": "S."
      },
      {
        "family": "Hidaka",
        "given": "H."
      },
      {
        "family": "Arimoto",
        "given": "K."
      },
      {
        "family": "Fujishima",
        "given": "K."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "VLSI Circuits, Dig. Tech. Papers"
    ],
    "date": [
      "1993-05"
    ],
    "pages": [
      "93–94"
    ],
    "title": [
      "A hierarchical bitline architecture with flexible redundancy and block compare test for 256Mb DRAM, in Symp"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Hidaka",
        "given": "H."
      },
      {
        "family": "Fujishima",
        "given": "K."
      },
      {
        "family": "Matsuda",
        "given": "Y."
      },
      {
        "family": "Asakura",
        "given": "M."
      },
      {
        "family": "Yoshihara",
        "given": "T."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1989-02"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "21–27"
    ],
    "title": [
      "Twisted bit-line architecture for mult-megabit DRAM’s"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Hoenigschmid",
        "given": "H."
      },
      {
        "family": "Frey",
        "given": "A."
      },
      {
        "family": "DeBrosse",
        "given": "J.K."
      },
      {
        "family": "Kirihata",
        "given": "T."
      },
      {
        "family": "Mueller",
        "given": "G."
      },
      {
        "family": "Storaska",
        "given": "D.W."
      },
      {
        "family": "Daniel",
        "given": "G."
      },
      {
        "family": "Frankowsky",
        "given": "G."
      },
      {
        "family": "Guay",
        "given": "K.P."
      },
      {
        "family": "Hanson",
        "given": "D.R."
      },
      {
        "family": "Hsu",
        "given": "L.L.-C."
      },
      {
        "family": "Ji",
        "given": "B."
      },
      {
        "family": "Netis",
        "given": "D.G."
      },
      {
        "family": "Panaroni",
        "given": "S."
      },
      {
        "family": "Radens",
        "given": "C."
      },
      {
        "family": "Reith",
        "given": "A.M."
      },
      {
        "family": "Terletzki",
        "given": "H."
      },
      {
        "family": "Weinfurtner",
        "given": "O."
      },
      {
        "family": "Alsmeier",
        "given": "J."
      },
      {
        "family": "Weber",
        "given": "W."
      },
      {
        "family": "Wordeman",
        "given": "M.R."
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2000-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "713–718"
    ],
    "title": [
      "7F2 cell and bitline architecture featuring tilted array devices and penalty-free vertical BL twists for 4-Gb DRAMs"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Lu",
        "given": "N."
      },
      {
        "family": "Chao",
        "given": "H.H."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1984-11"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "451–454"
    ],
    "title": [
      "Half-VDD bitline sensing scheme in CMOS DRAM’s"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Pilo",
        "given": "H."
      },
      {
        "family": "Anand",
        "given": "D."
      },
      {
        "family": "Barth",
        "given": "J."
      },
      {
        "family": "Burns",
        "given": "S."
      },
      {
        "family": "Corson",
        "given": "P."
      },
      {
        "family": "Covino",
        "given": "J."
      },
      {
        "family": "Lamphier",
        "given": "S."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1974-11"
    ],
    "issue": [
      "11"
    ],
    "title": [
      "A 5.6ns Random Cycle 144Mb DRAM with 1.4Gb/s/pin and DDR3-SRAM interface"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Scheuerlein",
        "given": "R."
      },
      {
        "family": "Meindl",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1988-02"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "41–47"
    ],
    "title": [
      "Offset wordline architecture for scaling DRAM’s to the gigabit level"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Anand",
        "given": "D."
      },
      {
        "family": "Covino",
        "given": "J."
      },
      {
        "family": "Dreibelbis",
        "given": "J."
      },
      {
        "family": "Fifield",
        "given": "J."
      },
      {
        "family": "Gorman",
        "given": "K."
      },
      {
        "family": "Jacunski",
        "given": "M."
      },
      {
        "family": "Paparelli",
        "given": "J."
      },
      {
        "family": "Pomichter",
        "given": "G."
      },
      {
        "family": "Pontius",
        "given": "D."
      },
      {
        "family": "Roberge",
        "given": "M."
      },
      {
        "family": "Sliva",
        "given": "S."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "IEEE"
    ],
    "date": [
      "2007"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "795–797"
    ],
    "title": [
      "A 1.0GHz multi-banked embedded DRAM is 65nm CMOS featuring concurrent refresh and hieratical BIST",
      "CICC, Dig"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Clabes",
        "given": "J."
      },
      {
        "family": "Friedrich",
        "given": "J."
      },
      {
        "family": "Sweet",
        "given": "M."
      },
      {
        "family": "DiLullo",
        "given": "J."
      },
      {
        "family": "Chu",
        "given": "S."
      },
      {
        "family": "Plass",
        "given": "D."
      },
      {
        "family": "Dawson",
        "given": "J."
      },
      {
        "family": "Muench",
        "given": "P."
      },
      {
        "family": "Powell",
        "given": "L."
      },
      {
        "family": "Floyd",
        "given": "M."
      },
      {
        "family": "Sinharoy",
        "given": "B."
      },
      {
        "family": "Lee",
        "given": "M."
      },
      {
        "family": "Goulet",
        "given": "M."
      },
      {
        "family": "Wagoner",
        "given": "J."
      },
      {
        "family": "Schwartz",
        "given": "N."
      },
      {
        "family": "Runyon",
        "given": "S."
      },
      {
        "family": "Gorman",
        "given": "G."
      },
      {
        "family": "Restle",
        "given": "P."
      },
      {
        "family": "Kalla",
        "given": "R."
      },
      {
        "family": "McGill",
        "given": "J."
      },
      {
        "family": "Dodson",
        "given": "S."
      }
    ],
    "citation-number": [
      "46."
    ],
    "date": [
      "2004-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "56–57"
    ],
    "title": [
      "Design and implementation of the POWER5TM microprocessor, ISSCC Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Nawathe",
        "given": "U.M."
      },
      {
        "family": "Hassan",
        "given": "M."
      },
      {
        "family": "Warriner",
        "given": "L."
      },
      {
        "family": "Yen",
        "given": "K."
      },
      {
        "family": "Upputuri",
        "given": "B."
      },
      {
        "family": "Greenhill",
        "given": "D."
      },
      {
        "family": "Kumar",
        "given": "A."
      },
      {
        "family": "Park",
        "given": "H."
      }
    ],
    "citation-number": [
      "47."
    ],
    "date": [
      "2007-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "108–109"
    ],
    "title": [
      "An 8-core, 64-thread, 64-bit, power efficient SPARC SoC (Niagara2), ISSCC Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Kuang",
        "given": "J.B."
      },
      {
        "family": "Mathews",
        "given": "A."
      },
      {
        "family": "Barth",
        "given": "J."
      },
      {
        "family": "Gebara",
        "given": "F."
      },
      {
        "family": "Nguyen",
        "given": "T."
      },
      {
        "family": "Schaub",
        "given": "J."
      },
      {
        "family": "Nowka",
        "given": "K."
      },
      {
        "family": "Carpenter",
        "given": "G."
      },
      {
        "family": "Plass",
        "given": "D."
      },
      {
        "family": "Nelson",
        "given": "E."
      },
      {
        "family": "Vo",
        "given": "I."
      },
      {
        "family": "Reohr",
        "given": "W."
      },
      {
        "family": "Kirihata",
        "given": "T."
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "ESSCIRC"
    ],
    "date": [
      "2008-09"
    ],
    "pages": [
      "66–69"
    ],
    "title": [
      "An on chip dual supply charge pump system for 45nm eDRAM"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Rylyakov",
        "given": "A."
      },
      {
        "family": "Tierno",
        "given": "J."
      },
      {
        "family": "English",
        "given": "G."
      },
      {
        "family": "Sperling",
        "given": "M."
      },
      {
        "family": "Friedman",
        "given": "D."
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "all-static CMOS ADPLL in 65nm SOI, ISSCC Dig. Tech Papers"
    ],
    "date": [
      "2007-02"
    ],
    "pages": [
      "172–173"
    ],
    "title": [
      "A wide power-supply range (0.5V-to-1.3V) wide tuning range (500 MHz-to-GHz"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Barth",
        "given": "J."
      },
      {
        "family": "Plass",
        "given": "D."
      },
      {
        "family": "Nelson",
        "given": "E."
      },
      {
        "family": "Hwang",
        "given": "C."
      },
      {
        "family": "Fredeman",
        "given": "G."
      },
      {
        "family": "Sperling",
        "given": "M."
      },
      {
        "family": "Mathews",
        "given": "A."
      },
      {
        "family": "Reohr",
        "given": "W."
      },
      {
        "family": "Nair",
        "given": "K."
      },
      {
        "family": "Cao",
        "given": "N."
      }
    ],
    "citation-number": [
      "50."
    ],
    "date": [
      "2010-02"
    ],
    "genre": [
      "Tech Papers,"
    ],
    "pages": [
      "342–343"
    ],
    "title": [
      "A 45nm SOI Embedded DRAM Macro for POWER7TM 32MB On-Chip L3 Cache, ISSCC Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Okhonin",
        "given": "S."
      },
      {
        "family": "Fazan",
        "given": "P."
      },
      {
        "family": "Jones",
        "given": "M.-E."
      }
    ],
    "citation-number": [
      "51."
    ],
    "date": [
      "2005-08"
    ],
    "publisher": [
      "Memory Technology, Design and Testing"
    ],
    "title": [
      "Zero capacitor embedded memory technology for system on chip"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ohsawa",
        "given": "T."
      },
      {
        "family": "Fujita",
        "given": "K."
      },
      {
        "family": "Hatsuda",
        "given": "K."
      },
      {
        "family": "Higashi",
        "given": "T."
      },
      {
        "family": "Shino",
        "given": "T."
      },
      {
        "family": "Minami",
        "given": "Y."
      },
      {
        "family": "Nakajima",
        "given": "H."
      },
      {
        "family": "Morikado",
        "given": "M."
      },
      {
        "family": "Inoh",
        "given": "K."
      },
      {
        "family": "Hamamoto",
        "given": "T."
      },
      {
        "family": "Watanabe",
        "given": "S."
      },
      {
        "family": "Fujii",
        "given": "S."
      },
      {
        "family": "Furuyama",
        "given": "T."
      }
    ],
    "citation-number": [
      "52."
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "2006-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "135–145"
    ],
    "title": [
      "Design of a 128Mb SOI DRAM using the Floating Body Cell (FBC"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Kang",
        "given": "U."
      },
      {
        "family": "Chung",
        "given": "H.-J."
      },
      {
        "family": "Heo",
        "given": "S."
      },
      {
        "family": "Ahn",
        "given": "S.-H."
      },
      {
        "family": "H.-Lee",
        "given": "S.-H.Cha"
      },
      {
        "family": "Ahn",
        "given": "J."
      },
      {
        "family": "Kwon",
        "given": "D."
      },
      {
        "family": "Kim",
        "given": "J.H."
      },
      {
        "family": "Lee",
        "given": "J.W."
      },
      {
        "family": "Joo",
        "given": "H.-S."
      },
      {
        "family": "Kim",
        "given": "W.-S."
      },
      {
        "family": "Kim",
        "given": "H.-K."
      },
      {
        "family": "Lee",
        "given": "E.-M."
      },
      {
        "family": "Kim",
        "given": "S.-R."
      },
      {
        "family": "Ma",
        "given": "K.-H."
      },
      {
        "family": "Jang",
        "given": "D.-H."
      },
      {
        "family": "Kim",
        "given": "N.-S."
      },
      {
        "family": "Choi",
        "given": "M.-S."
      },
      {
        "family": "Oh",
        "given": "S.-J."
      },
      {
        "family": "Lee",
        "given": "J.-B."
      },
      {
        "family": "Jung",
        "given": "T.-K."
      },
      {
        "family": "Yoo",
        "given": "J.-H."
      },
      {
        "family": "Kim",
        "given": "C."
      }
    ],
    "citation-number": [
      "53."
    ],
    "date": [
      "2009-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "130–131"
    ],
    "title": [
      "8Gb 3D DDR3 SDRAM using through-silicon-via technology, ISSCC Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Wendel",
        "given": "D."
      },
      {
        "family": "Kalla",
        "given": "R."
      },
      {
        "family": "Cargoni",
        "given": "R."
      },
      {
        "family": "Clables",
        "given": "J."
      },
      {
        "family": "Friedrich",
        "given": "J."
      },
      {
        "family": "Frech",
        "given": "R."
      },
      {
        "family": "Kahle",
        "given": "J."
      },
      {
        "family": "Sinharoy",
        "given": "B."
      },
      {
        "family": "Starke",
        "given": "W."
      },
      {
        "family": "Taylor",
        "given": "S."
      },
      {
        "family": "Weitzer",
        "given": "S."
      },
      {
        "family": "Chu",
        "given": "S.G."
      },
      {
        "family": "Islam",
        "given": "S."
      },
      {
        "family": "Zyuban",
        "given": "V."
      }
    ],
    "citation-number": [
      "54."
    ],
    "date": [
      "2010-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "102–103"
    ],
    "title": [
      "The implementation of Power7TM: A highly parallel and scalable multi-core high-end server processor, ISSCC Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Keeth",
        "given": "B."
      },
      {
        "family": "Baker",
        "given": "R.J."
      },
      {
        "family": "Johnson",
        "given": "B."
      },
      {
        "family": "Lin",
        "given": "F."
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Piscataway, NJ"
    ],
    "publisher": [
      "Wiley-IEEE Press"
    ],
    "title": [
      "DRAM Circuit Design – Fundamental and High-Speed Topics"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "F."
      },
      {
        "family": "Royer",
        "given": "R."
      },
      {
        "family": "Johnson",
        "given": "B."
      },
      {
        "family": "Keeth",
        "given": "B."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE J. Solid-St. Circ"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "631–641"
    ],
    "title": [
      "A wide-range mixed-mode DLL for a combination 512 Mb 2.0 Gb/s/pin GDDR3 and 2.5 Gb/s/pin GDDR4 SDRAM"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Sutherland",
        "given": "I.E."
      },
      {
        "family": "Sproull",
        "given": "R.F."
      },
      {
        "family": "Harris",
        "given": "D."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "1999"
    ],
    "location": [
      "San Diego, CA"
    ],
    "publisher": [
      "Academic"
    ],
    "title": [
      "Logical Effort: Designing Fast CMOS Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Bae",
        "given": "S."
      },
      {
        "family": "Sohn",
        "given": "Y."
      },
      {
        "family": "Park",
        "given": "K."
      },
      {
        "family": "Kim",
        "given": "K."
      },
      {
        "family": "Chung",
        "given": "D."
      },
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "family": "Kim",
        "given": "S."
      },
      {
        "family": "Park",
        "given": "M."
      },
      {
        "family": "Lee",
        "given": "J."
      },
      {
        "family": "Bang",
        "given": "S."
      },
      {
        "family": "Lee",
        "given": "H."
      },
      {
        "family": "Park",
        "given": "I."
      },
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "family": "Kim",
        "given": "D."
      },
      {
        "family": "Kim",
        "given": "H."
      },
      {
        "family": "Shin",
        "given": "Y."
      },
      {
        "family": "Park",
        "given": "C."
      },
      {
        "family": "Moon",
        "given": "G."
      },
      {
        "family": "Yeom",
        "given": "K."
      },
      {
        "family": "Kim",
        "given": "K."
      },
      {
        "family": "Lee",
        "given": "J."
      },
      {
        "family": "Yang",
        "given": "H."
      },
      {
        "family": "Jang",
        "given": "S."
      },
      {
        "family": "Choi",
        "given": "J."
      },
      {
        "family": "Jun",
        "given": "Y."
      },
      {
        "family": "Kim",
        "given": "K."
      },
      {
        "given": "A."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "60nm 6Gb/s/pin GDDR5 graphics DRAM with multifaceted clocking and ISI/SSN-reduction techniques, in IEEE ISSCC Dig. Tech. Papers"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "278–279"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "K."
      },
      {
        "family": "Cho",
        "given": "J."
      },
      {
        "family": "Choi",
        "given": "B."
      },
      {
        "family": "Lee",
        "given": "G."
      },
      {
        "family": "Jung",
        "given": "H."
      },
      {
        "family": "Lee",
        "given": "W."
      },
      {
        "family": "Park",
        "given": "K."
      },
      {
        "family": "Joo",
        "given": "Y."
      },
      {
        "family": "Cha",
        "given": "J."
      },
      {
        "family": "Choi",
        "given": "Y."
      },
      {
        "family": "Moran",
        "given": "P.B."
      },
      {
        "family": "Ahn",
        "given": "J."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE J. Solid-St. Circ"
    ],
    "issue": [
      "11"
    ],
    "note": [
      "Nov. 2007"
    ],
    "pages": [
      "2369–2377"
    ],
    "title": [
      "A 1.5-V 3.2 Gb/s/pin Graphic DDR4 SDRAM with dual-clock system, four-phase input strobing, and low-jitter fully analog DLL"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "F."
      },
      {
        "family": "Keeth",
        "given": "B."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proceedings of the IEEE/EDS Workshop on Microelectronics and Electron Devices (WMED"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Boise, ID"
    ],
    "pages": [
      "55–58,"
    ],
    "title": [
      "A Self-Adaptive and PVT Insensitive Clock Distribution Network Design for High-Speed Memory Interfaces"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "F."
      },
      {
        "family": "Miller",
        "given": "J."
      },
      {
        "family": "Schoenfeld",
        "given": "A."
      },
      {
        "family": "Ma",
        "given": "M."
      },
      {
        "family": "Baker",
        "given": "R.J."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE J. Solid-St. Circ"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "565–568"
    ],
    "title": [
      "A register-controlled symmetrical DLL for double-data-rate DRAM"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Matano",
        "given": "T."
      },
      {
        "family": "Takai",
        "given": "Y."
      },
      {
        "family": "Takahashi",
        "given": "T."
      },
      {
        "family": "Sakito",
        "given": "Y."
      },
      {
        "family": "Fujii",
        "given": "I."
      },
      {
        "family": "Takaishi",
        "given": "Y."
      },
      {
        "family": "Fujisawa",
        "given": "H."
      },
      {
        "family": "Kubouchi",
        "given": "S."
      },
      {
        "family": "Narui",
        "given": "S."
      },
      {
        "family": "Arai",
        "given": "K."
      },
      {
        "family": "Morino",
        "given": "M."
      },
      {
        "family": "Nakamura",
        "given": "M."
      },
      {
        "family": "Miyatake",
        "given": "S."
      },
      {
        "family": "Sekiguchi",
        "given": "T."
      },
      {
        "family": "Koyama",
        "given": "K."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE J. Solid-St. Circ"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "762–768"
    ],
    "title": [
      "A 1-Gb/s/pin 512-Mb DDRII SDRAM using a digital DLL and a slew-rate-controlled output buffer"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Sidiropoulos",
        "given": "S."
      },
      {
        "family": "Horowitz",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE J. of Solid-St. Circ"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1683–1692"
    ],
    "title": [
      "A semi-digital dual delay-locked loop"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Saeki",
        "given": "T."
      },
      {
        "family": "Nakaoka",
        "given": "Y."
      },
      {
        "family": "Fujita",
        "given": "M."
      },
      {
        "family": "Tanaka",
        "given": "A."
      },
      {
        "family": "Nagata",
        "given": "K."
      },
      {
        "family": "Sakakibara",
        "given": "K."
      },
      {
        "family": "Matano",
        "given": "T."
      },
      {
        "family": "Hoshino",
        "given": "Y."
      },
      {
        "family": "Miyano",
        "given": "K."
      },
      {
        "family": "Isa",
        "given": "S."
      },
      {
        "family": "Nakazawa",
        "given": "S."
      },
      {
        "family": "Kakehashi",
        "given": "E."
      },
      {
        "family": "Drynan",
        "given": "J.M."
      },
      {
        "family": "Komuro",
        "given": "M."
      },
      {
        "family": "Fukase",
        "given": "T."
      },
      {
        "family": "Iwasaki",
        "given": "H."
      },
      {
        "family": "Takenaka",
        "given": "M."
      },
      {
        "family": "Sekine",
        "given": "J."
      },
      {
        "family": "Igeta",
        "given": "M."
      },
      {
        "family": "Nakanishi",
        "given": "N."
      },
      {
        "family": "Itani",
        "given": "T."
      },
      {
        "family": "Yoshida",
        "given": "K."
      },
      {
        "family": "Yoshino",
        "given": "H."
      },
      {
        "family": "Hashimoto",
        "given": "S."
      },
      {
        "family": "Yoshii",
        "given": "T."
      },
      {
        "family": "Ichinose",
        "given": "M."
      },
      {
        "family": "Imura",
        "given": "T."
      },
      {
        "family": "Uziie",
        "given": "M."
      },
      {
        "family": "Kikuchi",
        "given": "S."
      },
      {
        "family": "Koyama",
        "given": "K."
      },
      {
        "family": "Fukuzo",
        "given": "Y."
      },
      {
        "family": "Okuda",
        "given": "T."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE J. Solid-St. Circ"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "1656–1665"
    ],
    "title": [
      "A 2.5-ns clock access, 250-MHz, 256-Mb SDRAM with synchronous mirror delay"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Jung",
        "given": "Y."
      },
      {
        "family": "Lee",
        "given": "S."
      },
      {
        "family": "Shim",
        "given": "D."
      },
      {
        "family": "Kim",
        "given": "W."
      },
      {
        "family": "Kim",
        "given": "C."
      },
      {
        "family": "Cho",
        "given": "S."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE J. Solid-St. Circ"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "784–791"
    ],
    "title": [
      "A dual-loop delay-locked loop using multiple voltage-controlled delay lines"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "family": "Lee",
        "given": "S."
      },
      {
        "family": "Jung",
        "given": "T."
      },
      {
        "family": "Kim",
        "given": "C."
      },
      {
        "family": "Cho",
        "given": "S."
      },
      {
        "family": "Kim",
        "given": "B."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE J. Solid-St. Circ"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1430–1436"
    ],
    "title": [
      "A low-jitter mixed-mode DLL for high-speed DRAM applications"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Dehng",
        "given": "G."
      },
      {
        "family": "Lin",
        "given": "J."
      },
      {
        "family": "Liu",
        "given": "S."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE J. of Solid-St. Circ"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1464–1471"
    ],
    "title": [
      "A fast-lock mixed-mode DLL using a 2-b SAR algorithm"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Johnson",
        "given": "B."
      },
      {
        "family": "Keeth",
        "given": "B."
      },
      {
        "family": "Lin",
        "given": "F."
      },
      {
        "family": "Zheng",
        "given": "H."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "ISSCC 2007 Digest of Tech. Papers"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "494–495"
    ],
    "title": [
      "Phase-tolerant latency control for a combination 512Mb 2.0gb/s/pin GDDR3 and 2.5gb/s/pin GDDR4 SDRAM"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Garlepp",
        "given": "B."
      },
      {
        "family": "Donnelly",
        "given": "K.S."
      },
      {
        "family": "Jun",
        "given": "K."
      },
      {
        "family": "Chau",
        "given": "P.S."
      },
      {
        "family": "Zerbe",
        "given": "J.L."
      },
      {
        "family": "Huang",
        "given": "C."
      },
      {
        "family": "Tran",
        "given": "C.V."
      },
      {
        "family": "Portmann",
        "given": "C.L."
      },
      {
        "family": "Stark",
        "given": "D."
      },
      {
        "family": "Chan",
        "given": "Y.F."
      },
      {
        "family": "Lee",
        "given": "T.H."
      },
      {
        "family": "Horowitz",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE J. Solid-St. Circ"
    ],
    "date": [
      "1999-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "632–642"
    ],
    "title": [
      "A portable digital DLL for high-speed CMOS interface circuits"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Yeung",
        "given": "E."
      },
      {
        "family": "Horowitz",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE J. Solid-St. Circ"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1619–1628"
    ],
    "title": [
      "A 2.4 Gb/s/pin Simultaneous Bidirectional Parallel Link with Per-Pin Skew Compensation"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Maneatis",
        "given": "J."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "IEEE J. of Solid-St. Circ"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1723–1732"
    ],
    "title": [
      "Low-jitter process-independent DLL and PLL based on self-biased techniques"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Wong",
        "given": "K."
      },
      {
        "family": "Fayneh",
        "given": "E."
      },
      {
        "family": "Knoll",
        "given": "E."
      },
      {
        "family": "Law",
        "given": "R."
      },
      {
        "family": "Lim",
        "given": "C."
      },
      {
        "family": "Parker",
        "given": "R."
      },
      {
        "family": "Wang",
        "given": "F."
      },
      {
        "family": "Zhao",
        "given": "C."
      }
    ],
    "citation-number": [
      "18."
    ],
    "date": [
      "2003"
    ],
    "genre": [
      "ISSCC Dig. Tech. Papers,"
    ],
    "pages": [
      "422–424"
    ],
    "title": [
      "Cascaded PLL design for a 90nm CMOS high-performance microprocessor"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "B."
      },
      {
        "family": "Kim",
        "given": "L.S."
      },
      {
        "family": "Park",
        "given": "K."
      },
      {
        "family": "Jun",
        "given": "Y.H."
      },
      {
        "family": "Cho",
        "given": "S.I."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE J. of Solid-St. Circ"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "1522–1530"
    ],
    "title": [
      "A DLL with jitter reduction techniques and quadrature phase generation for DRAM interface"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "Kang",
        "given": "Uksong"
      },
      {
        "family": "Chung",
        "given": "Hoe-Ju"
      },
      {
        "family": "Heo",
        "given": "Seongmoo"
      },
      {
        "family": "Ahn",
        "given": "Soon-Hong"
      },
      {
        "family": "Lee",
        "given": "Hoon"
      },
      {
        "family": "Cha",
        "given": "Soo-Ho"
      },
      {
        "family": "Ahn",
        "given": "Jaesung"
      },
      {
        "family": "Kwon",
        "given": "DukMin"
      },
      {
        "family": "Kim",
        "given": "Jin Ho"
      },
      {
        "family": "Lee",
        "given": "Jae-Wook"
      },
      {
        "family": "Joo",
        "given": "Han-Sung"
      },
      {
        "family": "Kim",
        "given": "Woo-Seop"
      },
      {
        "family": "Kim",
        "given": "Hyun-Kyung"
      },
      {
        "family": "Lee",
        "given": "Eun-Mi"
      },
      {
        "family": "Kim",
        "given": "So-Ra"
      },
      {
        "family": "Ma",
        "given": "Keum-Hee"
      },
      {
        "family": "Jang",
        "given": "Dong-Hyun"
      },
      {
        "family": "Kim",
        "given": "Nam-Seog"
      },
      {
        "family": "Choi",
        "given": "Man-Sik"
      }
    ],
    "citation-number": [
      "20."
    ],
    "date": [
      "2009"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "note": [
      "Jung-Bae Lee, Tae-Kyung Jung, Jei-Hwan Yoo, Changhyun Kim, 8Gb 3D DDR3 DRAM using through-silicon-via technology. ISSCC Dig."
    ],
    "pages": [
      "130–131"
    ],
    "title": [
      "Sae-Jang Oh"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Evans",
        "given": "J.T."
      },
      {
        "family": "Womack",
        "given": "R."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE J. Solid State Circuits"
    ],
    "date": [
      "1989-10"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "1171–1175"
    ],
    "title": [
      "An experimental 512-bit nonvolatile memory with ferroelectric storage cell"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Womack",
        "given": "R."
      },
      {
        "family": "Tolsch",
        "given": "D."
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "1989-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "242–243"
    ],
    "title": [
      "A 16kb ferroelectric nonvolatile memory with a bit parallel architecture, in ISSCC Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Sumi",
        "given": "T."
      },
      {
        "family": "Moriwaki",
        "given": "N."
      },
      {
        "family": "Nakane",
        "given": "G."
      },
      {
        "family": "Nakakuma",
        "given": "T."
      },
      {
        "family": "Judai",
        "given": "Y."
      },
      {
        "family": "Uemoto",
        "given": "Y."
      },
      {
        "family": "Nagano",
        "given": "Y."
      },
      {
        "family": "Hayashi",
        "given": "S."
      },
      {
        "family": "Azuma",
        "given": "M."
      },
      {
        "family": "Fujii",
        "given": "E."
      },
      {
        "family": "Katsu",
        "given": "S.I."
      },
      {
        "family": "Otsuki",
        "given": "T."
      },
      {
        "family": "McMillan",
        "given": "L."
      },
      {
        "family": "Araujo G. G. Kano",
        "given": "C.Paz",
        "particle": "de"
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "1994-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "268–269"
    ],
    "title": [
      "A 256kb nonvolatile ferroelectric memory at 3V and 100ns, in ISSCC Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "McAdams",
        "given": "H.P."
      },
      {
        "family": "Acklin",
        "given": "R."
      },
      {
        "family": "Blake",
        "given": "T."
      },
      {
        "family": "Du",
        "given": "X.H."
      },
      {
        "family": "Eliason",
        "given": "J."
      },
      {
        "family": "Fong",
        "given": "J."
      },
      {
        "family": "Kraus",
        "given": "W.F."
      },
      {
        "family": "Liu",
        "given": "D."
      },
      {
        "family": "Madan",
        "given": "S."
      },
      {
        "family": "Moise",
        "given": "T."
      },
      {
        "family": "Natarajan",
        "given": "S."
      },
      {
        "family": "Qian",
        "given": "N."
      },
      {
        "family": "Qiu",
        "given": "Y."
      },
      {
        "family": "Remack",
        "given": "K.A."
      },
      {
        "family": "Rodriguez",
        "given": "J."
      },
      {
        "family": "Roscher",
        "given": "J."
      },
      {
        "family": "Seshadri",
        "given": "A."
      },
      {
        "family": "Summerfelt",
        "given": "S.R."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE J. Solid Sate Circuits"
    ],
    "issue": [
      "4"
    ],
    "note": [
      "Apr 2004"
    ],
    "pages": [
      "1625–1634, 667–677"
    ],
    "title": [
      "A 64-Mb embedded FRAM utilizing a 130-nm 5LM Cu/FSG logic process"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Hong",
        "given": "Y.K."
      },
      {
        "family": "Jung",
        "given": "D.J."
      },
      {
        "family": "Kang",
        "given": "S.K."
      },
      {
        "family": "Kim",
        "given": "H.S."
      },
      {
        "family": "Jung",
        "given": "J.Y."
      },
      {
        "family": "Koh",
        "given": "H.K."
      },
      {
        "family": "Park",
        "given": "J.H."
      },
      {
        "family": "Choi",
        "given": "D.Y."
      },
      {
        "family": "Kim",
        "given": "S.E."
      },
      {
        "family": "Ann",
        "given": "W.S."
      },
      {
        "family": "Kang",
        "given": "Y.M."
      },
      {
        "family": "Kim",
        "given": "H.H."
      },
      {
        "family": "Kim",
        "given": "J.-H."
      },
      {
        "family": "Jung",
        "given": "W.U."
      },
      {
        "family": "Lee",
        "given": "E.S."
      },
      {
        "family": "Lee",
        "given": "S.Y."
      },
      {
        "family": "Jeong",
        "given": "H.S."
      },
      {
        "family": "Kim",
        "given": "K."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "1T1C FRAM cell for SoC (system-on-a-chip)-friendly applications, in Symposium on VLSI Technology Dig"
    ],
    "date": [
      "2007-06"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "230–231"
    ],
    "title": [
      "130 nm-technology, 0.25 um2"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hoya",
        "given": "K."
      },
      {
        "family": "Takashima",
        "given": "D."
      },
      {
        "family": "Shiratake",
        "given": "S."
      },
      {
        "family": "Ogiwara",
        "given": "R."
      },
      {
        "family": "Miyakawa",
        "given": "T."
      },
      {
        "family": "Shiga",
        "given": "H."
      },
      {
        "family": "Doumae",
        "given": "S.M."
      },
      {
        "family": "Ohtsuki",
        "given": "S."
      },
      {
        "family": "Kumura",
        "given": "Y."
      },
      {
        "family": "Syuto",
        "given": "S."
      },
      {
        "family": "Ozaki",
        "given": "T."
      },
      {
        "family": "Yamakawa",
        "given": "K."
      },
      {
        "family": "Kunishima",
        "given": "I."
      },
      {
        "family": "Nitayama",
        "given": "A."
      },
      {
        "family": "Fujii",
        "given": "S."
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "2006-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "134–135"
    ],
    "title": [
      "A 64Mb chain FeRAM with quad BL architecture and 200MB/s burst mode, in ISSCC Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Shiga",
        "given": "H."
      },
      {
        "family": "Takashima",
        "given": "D."
      },
      {
        "family": "Shiratake",
        "given": "S."
      },
      {
        "family": "Hoya",
        "given": "K."
      },
      {
        "family": "Miyakawa",
        "given": "T."
      },
      {
        "family": "Ogiwara",
        "given": "R."
      },
      {
        "family": "Fukuda",
        "given": "R."
      },
      {
        "family": "Takizawa",
        "given": "R."
      },
      {
        "family": "Hatsuda",
        "given": "K."
      },
      {
        "family": "Matsuoka",
        "given": "F."
      },
      {
        "family": "Nagadomi",
        "given": "Y."
      },
      {
        "family": "Hashimoto",
        "given": "D."
      },
      {
        "family": "Nishimura",
        "given": "H."
      },
      {
        "family": "Hioka",
        "given": "T."
      },
      {
        "family": "Doumae",
        "given": "S."
      },
      {
        "family": "Shimizu",
        "given": "S."
      },
      {
        "family": "Kawano",
        "given": "M."
      },
      {
        "family": "Taguchi",
        "given": "T."
      },
      {
        "family": "Watanabe",
        "given": "Y."
      },
      {
        "family": "Fujii",
        "given": "S."
      },
      {
        "family": "Ozaki",
        "given": "T."
      },
      {
        "family": "Kanaya",
        "given": "H."
      },
      {
        "family": "Kumura",
        "given": "Y."
      },
      {
        "family": "Shimojo",
        "given": "Y."
      },
      {
        "family": "Yamada",
        "given": "Y."
      },
      {
        "family": "Minami",
        "given": "Y."
      },
      {
        "family": "Shuto",
        "given": "S."
      },
      {
        "family": "Yamakawa",
        "given": "K."
      },
      {
        "family": "Yamazaki",
        "given": "S."
      },
      {
        "family": "Kunishima",
        "given": "I."
      },
      {
        "family": "Hamamoto",
        "given": "T."
      },
      {
        "family": "Nitayama",
        "given": "A."
      },
      {
        "family": "Furuyama",
        "given": "T."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE J. Solid State Circuits"
    ],
    "date": [
      "2010-01"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "141–152"
    ],
    "title": [
      "A 1.6GB/s DDR2 128Mb chain FeRAM with scalable octal bitline and sensing schemes"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "Takashima",
        "given": "D."
      },
      {
        "family": "Kunishima",
        "given": "I."
      },
      {
        "family": "Noguchi",
        "given": "M."
      },
      {
        "family": "Takagi",
        "given": "S."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Symposium on VLSI Circuits Dig"
    ],
    "date": [
      "1997-06"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "83–84"
    ],
    "title": [
      "High-density chain ferroelectric randomaccess memory (CFRAM"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Takashima",
        "given": "D."
      },
      {
        "family": "Kunishima",
        "given": "I."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE J. Solid State Circuits"
    ],
    "date": [
      "1998-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "787–792"
    ],
    "title": [
      "High-density chain ferroelectric random access memory (chain FRAM"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Masuda",
        "given": "H."
      },
      {
        "family": "Hori",
        "given": "R."
      },
      {
        "family": "Kamigaki",
        "given": "R."
      },
      {
        "family": "Itoh",
        "given": "K."
      },
      {
        "family": "Kawamoto",
        "given": "H."
      },
      {
        "family": "Hatto",
        "given": "H."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE J. Solid State Circuits"
    ],
    "date": [
      "1980-10"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "846–854"
    ],
    "title": [
      "A 5V-only 64 dynamic RAM based on high S/N design"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Onishi",
        "given": "S."
      },
      {
        "family": "Hamada",
        "given": "K."
      },
      {
        "family": "Ishihara",
        "given": "K."
      },
      {
        "family": "Ito",
        "given": "Y."
      },
      {
        "family": "Yokoyama",
        "given": "S."
      },
      {
        "family": "Kudo",
        "given": "J."
      },
      {
        "family": "Sakiyama",
        "given": "K."
      }
    ],
    "citation-number": [
      "11."
    ],
    "date": [
      "1994-12"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "843–846"
    ],
    "title": [
      "A half-micron ferroelectric memory cell technology with stacked capacitor structure, in IEDM Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Shoji",
        "given": "K."
      },
      {
        "family": "Moniwa",
        "given": "M."
      },
      {
        "family": "Yamashita",
        "given": "H."
      },
      {
        "family": "Kisu",
        "given": "T."
      },
      {
        "family": "Torri",
        "given": "K."
      },
      {
        "family": "Kumihashi",
        "given": "T."
      },
      {
        "family": "Morimoto",
        "given": "T."
      },
      {
        "family": "Kawakami",
        "given": "H."
      },
      {
        "family": "Gotoh",
        "given": "Y."
      },
      {
        "family": "Itoga",
        "given": "T."
      },
      {
        "family": "Tanaka",
        "given": "T."
      },
      {
        "family": "Yokoyama",
        "given": "N."
      },
      {
        "family": "Kure",
        "given": "T."
      },
      {
        "family": "Ohkura",
        "given": "M."
      },
      {
        "family": "Fujisaki",
        "given": "Y."
      },
      {
        "family": "Sakata",
        "given": "K."
      },
      {
        "family": "Kimura",
        "given": "K."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Symposium on VLSI Technology Dig"
    ],
    "date": [
      "1996-06"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "28–29"
    ],
    "title": [
      "A 7.03-mm2 Vcc/2-plate nonvolatile DRAM cell with Pt/PZT/Pt/TiN capacitor patterned by one-mask dry etching"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shimojo",
        "given": "Y."
      },
      {
        "family": "Konno",
        "given": "A."
      },
      {
        "family": "Nishimura",
        "given": "J."
      },
      {
        "family": "Okada",
        "given": "T."
      },
      {
        "family": "Yamada",
        "given": "Y."
      },
      {
        "family": "Kitazaki",
        "given": "S."
      },
      {
        "family": "Furuhashi",
        "given": "H."
      },
      {
        "family": "Yamazaki",
        "given": "S."
      },
      {
        "family": "Yahashi",
        "given": "K."
      },
      {
        "family": "Tomioka",
        "given": "K."
      },
      {
        "family": "Minami",
        "given": "Y."
      },
      {
        "family": "Kanaya",
        "given": "H."
      },
      {
        "family": "Shuto",
        "given": "S."
      },
      {
        "family": "Yamakawa",
        "given": "K."
      },
      {
        "family": "Ozaki",
        "given": "T."
      },
      {
        "family": "Shiga",
        "given": "H."
      },
      {
        "family": "Miyakawa",
        "given": "T."
      },
      {
        "family": "Shiratake",
        "given": "S."
      },
      {
        "family": "Takashima",
        "given": "D."
      },
      {
        "family": "Kunishima",
        "given": "I."
      },
      {
        "family": "Hamamoto",
        "given": "T."
      },
      {
        "family": "Nitayama",
        "given": "A."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Symposium on VLSI Technology Dig"
    ],
    "date": [
      "2009-06"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "218–219"
    ],
    "title": [
      "High-density and high-speed 128Mb chain FeRAM with SDRAM-Compatible DDR2 Interface"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Takashima",
        "given": "D."
      },
      {
        "family": "Shuto",
        "given": "S."
      },
      {
        "family": "Kunishima",
        "given": "I."
      },
      {
        "family": "Takenaka",
        "given": "H."
      },
      {
        "family": "Oowaki",
        "given": "Y."
      },
      {
        "family": "Tanaka",
        "given": "S."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEEE J. Solid State Circuits"
    ],
    "date": [
      "1999-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1557–1563"
    ],
    "title": [
      "A sub-40ns chain FRAM architecture with 7ns cell-plateline drive"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Takashima",
        "given": "D."
      },
      {
        "family": "Takeuchi",
        "given": "Y."
      },
      {
        "family": "Miyakawa",
        "given": "T."
      },
      {
        "family": "Itoh",
        "given": "Y."
      },
      {
        "family": "Ogiwara",
        "given": "R."
      },
      {
        "family": "Kamoshida",
        "given": "M."
      },
      {
        "family": "Hoya",
        "given": "K."
      },
      {
        "family": "Doumae",
        "given": "S.M."
      },
      {
        "family": "Ozaki",
        "given": "T."
      },
      {
        "family": "Kanaya",
        "given": "H."
      },
      {
        "family": "Yamakawa",
        "given": "K."
      },
      {
        "family": "Kunishima",
        "given": "I."
      },
      {
        "family": "Oowaki",
        "given": "Y."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE J. Solid State Circuits"
    ],
    "date": [
      "2001-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1713–1720"
    ],
    "title": [
      "A 76-mm2 8-Mb chain ferroelectric memory"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Shiratake",
        "given": "S."
      },
      {
        "family": "Miyakawa",
        "given": "T."
      },
      {
        "family": "Takeuchi",
        "given": "Y."
      },
      {
        "family": "Ogiwara",
        "given": "R."
      },
      {
        "family": "Kamoshida",
        "given": "M."
      },
      {
        "family": "Hoya",
        "given": "K."
      },
      {
        "family": "Oikawa",
        "given": "K."
      },
      {
        "family": "Ozaki",
        "given": "T."
      },
      {
        "family": "Kunishima",
        "given": "I."
      },
      {
        "family": "Yamakawa",
        "given": "K."
      },
      {
        "family": "Sugimoto",
        "given": "S."
      },
      {
        "family": "Takashima",
        "given": "D."
      },
      {
        "family": "Joachim",
        "given": "H.O."
      },
      {
        "family": "Rehm",
        "given": "N."
      },
      {
        "family": "Wohlfahrt",
        "given": "J."
      },
      {
        "family": "Nagel",
        "given": "N."
      },
      {
        "family": "Beitel",
        "given": "G."
      },
      {
        "family": "Jacob",
        "given": "M."
      },
      {
        "family": "Roehr",
        "given": "T."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE J. Solid State Circuits"
    ],
    "date": [
      "1911-11"
    ],
    "issue": [
      "11"
    ],
    "title": [
      "A 32-Mb chain FeRAM with segment/ stitch array architecture"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Ozaki",
        "given": "T."
      },
      {
        "family": "Nagel",
        "given": "N."
      },
      {
        "family": "Kumura",
        "given": "Y."
      },
      {
        "family": "Lian",
        "given": "J."
      },
      {
        "family": "Hilliger",
        "given": "A."
      },
      {
        "family": "Tsuchiya",
        "given": "T."
      },
      {
        "family": "Bruchhaus",
        "given": "R."
      },
      {
        "family": "Kanaya",
        "given": "H."
      },
      {
        "family": "Koyama",
        "given": "H."
      },
      {
        "family": "Wellhausen",
        "given": "U."
      },
      {
        "family": "Hidaka",
        "given": "O."
      },
      {
        "family": "Shuto",
        "given": "S."
      },
      {
        "family": "Gemhardt",
        "given": "S."
      },
      {
        "family": "Shimojo",
        "given": "Y."
      },
      {
        "family": "Moon",
        "given": "B.K."
      },
      {
        "family": "Itokawa",
        "given": "H."
      },
      {
        "family": "Egger",
        "given": "U."
      },
      {
        "family": "Zhuang",
        "given": "H."
      },
      {
        "family": "Tomioka",
        "given": "K."
      },
      {
        "family": "Fukushima",
        "given": "M."
      },
      {
        "family": "Yamakawa",
        "given": "K."
      },
      {
        "family": "Takashima",
        "given": "D."
      },
      {
        "family": "Kunishima",
        "given": "I."
      },
      {
        "family": "Oowaki",
        "given": "Y."
      },
      {
        "family": "Beitel",
        "given": "G."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Extended Abstract of SSDM"
    ],
    "date": [
      "2003-09"
    ],
    "pages": [
      "646–647"
    ],
    "title": [
      "Key technologies of first chain – 32Mbit ferroelectric RAM"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Kanaya",
        "given": "H."
      },
      {
        "family": "Homioka",
        "given": "K."
      },
      {
        "family": "Matsushita",
        "given": "T."
      },
      {
        "family": "Omura",
        "given": "M."
      },
      {
        "family": "Ozaki",
        "given": "T."
      },
      {
        "family": "Kumura",
        "given": "Y."
      },
      {
        "family": "Shimojo",
        "given": "Y."
      },
      {
        "family": "Morimoto",
        "given": "T."
      },
      {
        "family": "Hidaka",
        "given": "O."
      },
      {
        "family": "Shuto",
        "given": "S."
      },
      {
        "family": "Yoyama",
        "given": "H."
      },
      {
        "family": "Yamada",
        "given": "Y."
      },
      {
        "family": "Osari",
        "given": "K."
      },
      {
        "family": "Toko",
        "given": "N."
      },
      {
        "family": "Fujisaki",
        "given": "F."
      },
      {
        "family": "Iwabuchi",
        "given": "N."
      },
      {
        "family": "Yamaguchi",
        "given": "N."
      },
      {
        "family": "Watanabe",
        "given": "T."
      },
      {
        "family": "Yabuki",
        "given": "M."
      },
      {
        "family": "Shinomiya",
        "given": "H."
      },
      {
        "family": "Watanabe",
        "given": "N."
      },
      {
        "family": "Itoh",
        "given": "E."
      },
      {
        "family": "Tsuchiya",
        "given": "T."
      },
      {
        "family": "Yamakawa",
        "given": "K."
      },
      {
        "family": "Natori",
        "given": "K."
      },
      {
        "family": "Yamazaki",
        "given": "S."
      },
      {
        "family": "Nakazawa",
        "given": "K."
      },
      {
        "family": "Takashima",
        "given": "D."
      },
      {
        "family": "Shiratake",
        "given": "S."
      },
      {
        "family": "Ohtsuki",
        "given": "S."
      },
      {
        "family": "Oowaki",
        "given": "Y."
      },
      {
        "family": "Kunishima",
        "given": "I."
      },
      {
        "family": "Nitayama",
        "given": "A."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Symposium on VLSI Technology Dig"
    ],
    "date": [
      "2004-06"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "150–151"
    ],
    "title": [
      "A 0.602um2 nestled chain cell structure formed by one mask etching process for 64Mbit FeRAM"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yamada",
        "given": "J."
      },
      {
        "family": "Miwa",
        "given": "T."
      },
      {
        "family": "Koike",
        "given": "H."
      },
      {
        "family": "Toyoshima",
        "given": "H."
      },
      {
        "family": "Amanuma",
        "given": "K."
      },
      {
        "family": "Kobayashi",
        "given": "S."
      },
      {
        "family": "Tatsumi",
        "given": "T."
      },
      {
        "family": "Maejima",
        "given": "Y."
      },
      {
        "family": "Hada",
        "given": "H."
      },
      {
        "family": "Mori",
        "given": "H."
      },
      {
        "family": "Takahashi",
        "given": "S."
      },
      {
        "family": "Takeuchi",
        "given": "H."
      },
      {
        "family": "Kunio",
        "given": "T."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE J. Solid State Circuits"
    ],
    "date": [
      "2002-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1073–1079"
    ],
    "title": [
      "A 128-kb FeRAM macro for contact/contactless smart-card microcontrollers"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Takashima",
        "given": "D."
      },
      {
        "family": "Oowaki",
        "given": "Y."
      },
      {
        "family": "Kunishima",
        "given": "I."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Symposium on VLSI Circuits Dig"
    ],
    "date": [
      "1999-06"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "103–104"
    ],
    "title": [
      "Gain cell block architecture for gigabit-scale chain ferroelectric RAM"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ogiwara",
        "given": "R."
      },
      {
        "family": "Tanaka",
        "given": "S."
      },
      {
        "family": "Itoh",
        "given": "Y."
      },
      {
        "family": "Miyakawa",
        "given": "T."
      },
      {
        "family": "Takeuchi",
        "given": "Y."
      },
      {
        "family": "Doumae",
        "given": "S."
      },
      {
        "family": "Takenaka",
        "given": "H."
      },
      {
        "family": "Kunishima",
        "given": "I."
      },
      {
        "family": "Shuto",
        "given": "S."
      },
      {
        "family": "Hidaka",
        "given": "O."
      },
      {
        "family": "Ohtsuki",
        "given": "S."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "IEEE J. Solid State Circuits"
    ],
    "issue": [
      "4"
    ],
    "note": [
      "Apr 2000"
    ],
    "pages": [
      "545–551"
    ],
    "title": [
      "A 0.5 mm 3V 1T1C FRAM with a variable reference bitline voltage scheme using a fatigue free reference capacitor"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Kraus",
        "given": "W."
      },
      {
        "family": "Lehman",
        "given": "L."
      },
      {
        "family": "Wilson",
        "given": "D."
      },
      {
        "family": "Yamazaki",
        "given": "T."
      },
      {
        "family": "Ohno",
        "given": "C."
      },
      {
        "family": "Nagai",
        "given": "E."
      },
      {
        "family": "Yamazaki",
        "given": "H."
      },
      {
        "family": "Suzuki",
        "given": "H."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Symposium on VLSI Circuits Dig"
    ],
    "date": [
      "1998-06"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "242–243"
    ],
    "title": [
      "A 42.5 mm2 1Mb nonvolatile ferroelectric memory utilizing advanced architecture for enhanced reliability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kang",
        "given": "H.B."
      },
      {
        "family": "Kye",
        "given": "H.W."
      },
      {
        "family": "Kim",
        "given": "D.J."
      },
      {
        "family": "Lee",
        "given": "G.I."
      },
      {
        "family": "Park",
        "given": "J.H."
      },
      {
        "family": "Wee",
        "given": "J.K."
      },
      {
        "family": "Lee",
        "given": "S.S."
      },
      {
        "family": "Hong",
        "given": "S.K."
      },
      {
        "family": "Kang",
        "given": "N.S."
      },
      {
        "family": "Chung",
        "given": "J.Y."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Symposium on VLSI Circuits Dig"
    ],
    "date": [
      "2001-06"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "125–126"
    ],
    "title": [
      "A pulse-tuned charge controlling scheme for uniform main and reference bitline voltage generation on 1T1C FeRAM"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Koike",
        "given": "H."
      },
      {
        "family": "Otsuki",
        "given": "T."
      },
      {
        "family": "Kimura",
        "given": "T."
      },
      {
        "family": "Fukuma",
        "given": "M."
      },
      {
        "family": "Hayashi",
        "given": "Y."
      },
      {
        "family": "Maejima",
        "given": "Y."
      },
      {
        "family": "Amantuma",
        "given": "K."
      },
      {
        "family": "Tanabe",
        "given": "N."
      },
      {
        "family": "Masuki",
        "given": "T."
      },
      {
        "family": "Saito",
        "given": "S."
      },
      {
        "family": "Takeuchi",
        "given": "T."
      },
      {
        "family": "Kobayashi",
        "given": "S."
      },
      {
        "family": "Kunio",
        "given": "T."
      },
      {
        "family": "Hase",
        "given": "T."
      },
      {
        "family": "Miyasaka",
        "given": "Y."
      },
      {
        "family": "Shohata",
        "given": "N."
      },
      {
        "family": "Takada",
        "given": "M."
      }
    ],
    "citation-number": [
      "24."
    ],
    "date": [
      "1996-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "268–269"
    ],
    "title": [
      "A 60 ns 1Mb nonvolatile ferroelectric memory with non-driven cell plate line write/read scheme, in ISSCC Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Kawashima",
        "given": "S."
      },
      {
        "family": "Endo",
        "given": "T."
      },
      {
        "family": "Yamamoto",
        "given": "A."
      },
      {
        "family": "Nakabayashi",
        "given": "K."
      },
      {
        "family": "Nakazawa",
        "given": "M."
      },
      {
        "family": "Morita",
        "given": "K."
      },
      {
        "family": "Aoki",
        "given": "M."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "IEEE J. Solid State Circuits"
    ],
    "date": [
      "2002-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "591–598"
    ],
    "title": [
      "Bitline GND sensing technique for low-voltage operation FeRAM"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Takashima",
        "given": "D."
      },
      {
        "family": "Shiga",
        "given": "H."
      },
      {
        "family": "Miyakawa",
        "given": "T."
      },
      {
        "family": "Shiratake",
        "given": "S."
      },
      {
        "family": "Hoya",
        "given": "K."
      },
      {
        "family": "Ogiwara",
        "given": "R."
      },
      {
        "family": "Takizawa",
        "given": "R."
      },
      {
        "family": "Doumae",
        "given": "S."
      },
      {
        "family": "Fukuda",
        "given": "R."
      },
      {
        "family": "Watanabe",
        "given": "Y."
      },
      {
        "family": "Fujii",
        "given": "S."
      },
      {
        "family": "Ozaki",
        "given": "T."
      },
      {
        "family": "Kanaya",
        "given": "H."
      },
      {
        "family": "Shuto",
        "given": "S."
      },
      {
        "family": "Yamakawa",
        "given": "K."
      },
      {
        "family": "Kunishima",
        "given": "I."
      },
      {
        "family": "Hamamoto",
        "given": "T."
      },
      {
        "family": "Nitayama",
        "given": "A."
      }
    ],
    "citation-number": [
      "26."
    ],
    "date": [
      "2010-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "262–263"
    ],
    "title": [
      "A scalable shield-bitline-overdrive technique for 1.3 V chain FeRAM, in ISSCC Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Kumura",
        "given": "Y."
      },
      {
        "family": "Ozaki",
        "given": "T."
      },
      {
        "family": "Kanaya",
        "given": "H."
      },
      {
        "family": "Hidaka",
        "given": "O."
      },
      {
        "family": "Shimojo",
        "given": "Y."
      },
      {
        "family": "Shuto",
        "given": "S."
      },
      {
        "family": "Yamada",
        "given": "Y."
      },
      {
        "family": "Tomioka",
        "given": "K."
      },
      {
        "family": "Yamakawa",
        "given": "K."
      },
      {
        "family": "Yamazaki",
        "given": "S."
      },
      {
        "family": "Takashima",
        "given": "D."
      },
      {
        "family": "Miyakawa",
        "given": "T."
      },
      {
        "family": "Shiratake",
        "given": "S."
      },
      {
        "family": "Ohtsuki",
        "given": "S."
      },
      {
        "family": "Kunishima",
        "given": "I."
      },
      {
        "family": "Nitakaya",
        "given": "A."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Solid State Electron"
    ],
    "issue": [
      "4"
    ],
    "note": [
      "Apr 2006"
    ],
    "pages": [
      "606–612"
    ],
    "title": [
      "A SrRuO3/IrO2 top electrode FeRAM with Cu BEOL process for embedded memory of 130 nm generation and beyond"
    ],
    "type": "article-journal",
    "volume": [
      "50"
    ]
  },
  {
    "author": [
      {
        "family": "Koo",
        "given": "J.M."
      },
      {
        "family": "Seo",
        "given": "B.S."
      },
      {
        "family": "Kim",
        "given": "S."
      },
      {
        "family": "Shin",
        "given": "S."
      },
      {
        "family": "Lee",
        "given": "J.H."
      },
      {
        "family": "Baik",
        "given": "H."
      },
      {
        "family": "Lee",
        "given": "J.H."
      },
      {
        "family": "Lee",
        "given": "J.H."
      },
      {
        "family": "Bae",
        "given": "B.J."
      },
      {
        "family": "Lim",
        "given": "J.E."
      },
      {
        "family": "Yoo",
        "given": "D.C."
      },
      {
        "family": "Park",
        "given": "S.O."
      },
      {
        "family": "Kim",
        "given": "H.S."
      },
      {
        "family": "Han",
        "given": "H."
      },
      {
        "family": "Baik",
        "given": "S."
      },
      {
        "family": "Choi",
        "given": "J.Y."
      },
      {
        "family": "Park",
        "given": "Y.J."
      },
      {
        "family": "Park",
        "given": "Y."
      }
    ],
    "citation-number": [
      "28."
    ],
    "date": [
      "2005-12"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "340–343"
    ],
    "title": [
      "Fabrication of 3D trench PZT capacitors for 256Mbit FRAM device application, in IEDM Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Nagel",
        "given": "N."
      },
      {
        "family": "Bruchhaus",
        "given": "R."
      },
      {
        "family": "Homik",
        "given": "K."
      },
      {
        "family": "Egger",
        "given": "U."
      },
      {
        "family": "Zhuang",
        "given": "H."
      },
      {
        "family": "Joachim",
        "given": "H.-O."
      },
      {
        "family": "Rohr",
        "given": "T."
      },
      {
        "family": "Ozaki",
        "given": "G.Beitel T."
      },
      {
        "family": "Kunishima",
        "given": "I."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Symposium on VLSI Technology Dig"
    ],
    "date": [
      "2004-06"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "146–147"
    ],
    "title": [
      "New highly scalable 3 dimensional chain FeRAM cell with vertical capacitor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nishihara",
        "given": "T."
      },
      {
        "family": "Ito",
        "given": "Y."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "IEEE J. Solid State Circuits"
    ],
    "date": [
      "2002-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1479–1484"
    ],
    "title": [
      "A Quasi-matrix ferroelectric memory for future silicon storage"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Moll",
        "given": "J.L."
      },
      {
        "family": "Tarui",
        "given": "Y."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "IEEE Electron Dev. ED-10"
    ],
    "date": [
      "1963-09"
    ],
    "title": [
      "A new solid state memory resistor"
    ],
    "type": "article-journal",
    "volume": [
      "338–339"
    ]
  },
  {
    "author": [
      {
        "family": "Nakamura",
        "given": "T."
      },
      {
        "family": "Nakao",
        "given": "Y."
      },
      {
        "family": "Kamisawa",
        "given": "A."
      },
      {
        "given": "HTakasu"
      }
    ],
    "citation-number": [
      "32."
    ],
    "date": [
      "1995-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "68–69"
    ],
    "title": [
      "A single-transistor ferroelectric memory cell, in ISSCC Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Sakai",
        "given": "S."
      },
      {
        "family": "Takahashi",
        "given": "M."
      },
      {
        "family": "Takeuchi",
        "given": "K."
      },
      {
        "family": "Li",
        "given": "Q.H."
      },
      {
        "family": "Horiuchi",
        "given": "T."
      },
      {
        "family": "Wang",
        "given": "S."
      },
      {
        "family": "Yun",
        "given": "K.Y."
      },
      {
        "family": "Takamiya",
        "given": "M."
      },
      {
        "family": "Sakurai",
        "given": "T."
      }
    ],
    "citation-number": [
      "33."
    ],
    "date": [
      "2008-05"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "103–105"
    ],
    "title": [
      "Highly scalable Fe(ferroelectric)-NAND cell with MFIS (metal-ferroelectricinsulator-semiconductor) structure for sub-10nm Tera-bit capacity NAND flash memories, in NVSMW Dig"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Takashima",
        "given": "D."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Forum of SSD Memory Subsystem Innovation, ISSCC"
    ],
    "date": [
      "2009-02"
    ],
    "title": [
      "NAND flash memory and system designs for SSD application"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Takashima",
        "given": "D."
      },
      {
        "family": "Nagadomi",
        "given": "Y."
      },
      {
        "family": "Hatsuda",
        "given": "K."
      },
      {
        "family": "Watanabe",
        "given": "Y."
      },
      {
        "family": "Fujii",
        "given": "S."
      }
    ],
    "citation-number": [
      "35."
    ],
    "date": [
      "2009-11"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "13–16"
    ],
    "title": [
      "A 128Mb chain FeRAM and system designs for HDD application and Enhanced HDD performance, in A-SSCC Dig"
    ],
    "type": null
  }
]
