<HTML>
<HEAD><TITLE>Lattice Map TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Map TRACE Report</big></U></B>

Loading design for application trce from file df1_lidar_top_impl1_map.ncd.
Design name: df1_lidar_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA256
Performance: 7
Loading device for application trce from file 'sa5p45.nph' in environment: D:/TOOL/LatticeDiamond/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Map_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Thu May 29 16:36:21 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o df1_lidar_top_impl1.tw1 -gui -msgset D:/FreeWork/df1_second_round/df1_3dprj_dev/prj/promote.xml df1_lidar_top_impl1_map.ncd df1_lidar_top_impl1.prf 
Design file:     df1_lidar_top_impl1_map.ncd
Preference file: df1_lidar_top_impl1.prf
Device,speed:    LFE5U-45F,7
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_0_0' Target='right'>FREQUENCY NET "i_clk_50m_c" 50.000000 MHz (0 errors)</A></LI>            745 items scored, 0 timing errors detected.
Report:  185.288MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_1' Target='right'>FREQUENCY NET "w_pll_150m" 150.000000 MHz (0 errors)</A></LI>            623 items scored, 0 timing errors detected.
Report:  299.940MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_2' Target='right'>FREQUENCY NET "w_pll_100m" 100.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:  124.891MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_3' Target='right'>FREQUENCY NET "u_eth_top.w_ethphy_refclk_90" 50.000000 MHz (0 errors)</A></LI>            291 items scored, 0 timing errors detected.
Report:  253.036MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_4' Target='right'>FREQUENCY NET "i_ethphy_refclk_c" 50.000000 MHz (0 errors)</A></LI>            108 items scored, 0 timing errors detected.
Report:  253.036MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_5' Target='right'>FREQUENCY NET "u_eth_top/u_eth_pll/CLKOP" 50.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_0_6' Target='right'>FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c" 100.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_0_7' Target='right'>FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos" 100.000000 MHz (0 errors)</A></LI>            202 items scored, 0 timing errors detected.
Report:  403.226MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_8' Target='right'>FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop" 300.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.
Report:  350.877MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_9' Target='right'>FREQUENCY PORT "i_clk_50m" 50.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.
Report:  200.000MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_10' Target='right'>FREQUENCY PORT "i_ddrclk_100m" 100.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.
Report:  350.877MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_11' Target='right'>FREQUENCY PORT "i_ethphy_refclk" 50.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.
Report:  200.000MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_12' Target='right'>FREQUENCY PORT "i_tdc1_lvds_serclk" 300.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.
Report:  400.000MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_13' Target='right'>FREQUENCY PORT "i_tdc2_lvds_serclk" 300.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.
Report:  400.000MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_14' Target='right'>FREQUENCY NET "w_pll_50m" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   97.943MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_15' Target='right'>BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "*eclk" (0 errors)</A></LI>            2 items scored.

<LI><A href='#map_twr_pref_0_16' Target='right'>BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "w_sclk" (0 errors)</A></LI>            2 items scored.

<LI><A href='#map_twr_pref_0_17' Target='right'>MAXDELAY NET "*/U1_ddr3_sdram_phy/ddr3_read_data_out[*]" 4.500000 ns (0 errors)</A></LI>            64 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_0_18' Target='right'>MAXDELAY NET "*/U1_ddr3_sdram_phy/datavalid_o[*]" 4.400000 ns (0 errors)</A></LI>            2 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_0_19' Target='right'>MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]" 4.500000 ns (0 errors)</A></LI>            32 items scored, 0 timing errors detected.
Report:  874.126MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_20' Target='right'>MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]" 4.500000 ns (0 errors)</A></LI>            4 items scored, 0 timing errors detected.
Report:  568.505MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_21' Target='right'>MAXDELAY NET "*/U1_ddr3_sdram_phy/burstdet[*]" 4.500000 ns (0 errors)</A></LI>            2 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_0_22' Target='right'>MAXDELAY NET "*/U1_ddr3_sdram_phy/rt_rdclksel[*]" 4.500000 ns (0 errors)</A></LI>            6 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_0_23' Target='right'>MAXDELAY NET "*/U1_ddr3_sdram_phy/rt_dqs_read[*]" 4.500000 ns (0 errors)</A></LI>            4 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_0_24' Target='right'>MAXDELAY NET "*/U1_ddr3_sdram_phy/dqsbufd_pause" 4.500000 ns (0 errors)</A></LI>            1 item scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_0_25' Target='right'>MAXDELAY NET "*/U1_ddr3_sdram_phy/wl_dyndelay[*]" 4.500000 ns (0 errors)</A></LI>            16 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_0_26' Target='right'>Timing Rule Check(0 errors)</A></LI>            22 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_0_27' Target='right'>FREQUENCY NET "w_iddr_sclk2" 150.000000 MHz (0 errors)</A></LI>            1947 items scored, 0 timing errors detected.
Report:  267.380MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_28' Target='right'>FREQUENCY NET "w_iddr_sclk1" 150.000000 MHz (0 errors)</A></LI>            1997 items scored, 0 timing errors detected.
Report:  267.380MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_29' Target='right'>FREQUENCY NET "w_sclk" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:  124.517MHz is the maximum frequency for this preference.

9 potential circuit loops found in timing analysis.
Based on the preference: FREQUENCY PORT "i_tdc2_lvds_serclk" 300.000000 MHz ;
A new generated preference: FREQUENCY NET "w_iddr_sclk2" 150.000000 MHz ;
Based on the preference: FREQUENCY PORT "i_tdc1_lvds_serclk" 300.000000 MHz ;
A new generated preference: FREQUENCY NET "w_iddr_sclk1" 150.000000 MHz ;
Based on the preference: FREQUENCY PORT "i_ddrclk_100m" 100.000000 MHz ;
A new generated preference: FREQUENCY NET "w_sclk" 50.000000 MHz ;
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_0_0"></A>Preference: FREQUENCY NET "i_clk_50m_c" 50.000000 MHz ;
            745 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 14.603ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rst_dlycnt[7]  (from i_clk_50m_c +)
   Destination:    FF         Data in        r_rst_dlycnt[23]  (to i_clk_50m_c +)

   Delay:               5.630ns  (52.4% logic, 47.6% route), 19 logic levels.

 Constraint Details:

      5.630ns physical path delay SLICE_2644 to SLICE_0 meets
     20.000ns delay constraint less
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 14.603ns

 Physical Path Details:

      Data path SLICE_2644 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457 SLICE_2644.CLK to  SLICE_2644.Q0 SLICE_2644 (from i_clk_50m_c)
ROUTE         3   e 0.497  SLICE_2644.Q0 to SLICE_13515.A0 r_rst_dlycnt[7]
CTOF_DEL    ---     0.206 SLICE_13515.A0 to SLICE_13515.F0 SLICE_13515
ROUTE         1   e 0.497 SLICE_13515.F0 to SLICE_10897.C1 un1_r_rst_dlycntlt11
CTOF_DEL    ---     0.206 SLICE_10897.C1 to SLICE_10897.F1 SLICE_10897
ROUTE         1   e 0.182 SLICE_10897.F1 to SLICE_10897.D0 un1_r_rst_dlycntlt14
CTOF_DEL    ---     0.206 SLICE_10897.D0 to SLICE_10897.F0 SLICE_10897
ROUTE         1   e 0.497 SLICE_10897.F0 to SLICE_10896.C0 un1_r_rst_dlycntlt18
CTOF_DEL    ---     0.206 SLICE_10896.C0 to SLICE_10896.F0 SLICE_10896
ROUTE         1   e 0.497 SLICE_10896.F0 to  SLICE_3514.C0 un1_r_rst_dlycntlt22
CTOF_DEL    ---     0.206  SLICE_3514.C0 to  SLICE_3514.F0 SLICE_3514
ROUTE         2   e 0.497  SLICE_3514.F0 to  SLICE_2640.B0 r_rst_dlycnt8
C0TOFCO_DE  ---     0.398  SLICE_2640.B0 to SLICE_2640.FCO SLICE_2640
ROUTE         1   e 0.001 SLICE_2640.FCO to SLICE_2641.FCI un1_r_rst_dlycnt_4_cry_0
FCITOFCO_D  ---     0.062 SLICE_2641.FCI to SLICE_2641.FCO SLICE_2641
ROUTE         1   e 0.001 SLICE_2641.FCO to SLICE_2642.FCI un1_r_rst_dlycnt_4_cry_2
FCITOFCO_D  ---     0.062 SLICE_2642.FCI to SLICE_2642.FCO SLICE_2642
ROUTE         1   e 0.001 SLICE_2642.FCO to SLICE_2643.FCI un1_r_rst_dlycnt_4_cry_4
FCITOFCO_D  ---     0.062 SLICE_2643.FCI to SLICE_2643.FCO SLICE_2643
ROUTE         1   e 0.001 SLICE_2643.FCO to SLICE_2644.FCI un1_r_rst_dlycnt_4_cry_6
FCITOFCO_D  ---     0.062 SLICE_2644.FCI to SLICE_2644.FCO SLICE_2644
ROUTE         1   e 0.001 SLICE_2644.FCO to SLICE_2645.FCI un1_r_rst_dlycnt_4_cry_8
FCITOFCO_D  ---     0.062 SLICE_2645.FCI to SLICE_2645.FCO SLICE_2645
ROUTE         1   e 0.001 SLICE_2645.FCO to SLICE_2646.FCI un1_r_rst_dlycnt_4_cry_10
FCITOFCO_D  ---     0.062 SLICE_2646.FCI to SLICE_2646.FCO SLICE_2646
ROUTE         1   e 0.001 SLICE_2646.FCO to SLICE_2647.FCI un1_r_rst_dlycnt_4_cry_12
FCITOFCO_D  ---     0.062 SLICE_2647.FCI to SLICE_2647.FCO SLICE_2647
ROUTE         1   e 0.001 SLICE_2647.FCO to SLICE_2648.FCI un1_r_rst_dlycnt_4_cry_14
FCITOFCO_D  ---     0.062 SLICE_2648.FCI to SLICE_2648.FCO SLICE_2648
ROUTE         1   e 0.001 SLICE_2648.FCO to SLICE_2649.FCI un1_r_rst_dlycnt_4_cry_16
FCITOFCO_D  ---     0.062 SLICE_2649.FCI to SLICE_2649.FCO SLICE_2649
ROUTE         1   e 0.001 SLICE_2649.FCO to SLICE_2650.FCI un1_r_rst_dlycnt_4_cry_18
FCITOFCO_D  ---     0.062 SLICE_2650.FCI to SLICE_2650.FCO SLICE_2650
ROUTE         1   e 0.001 SLICE_2650.FCO to SLICE_2651.FCI un1_r_rst_dlycnt_4_cry_20
FCITOFCO_D  ---     0.062 SLICE_2651.FCI to SLICE_2651.FCO SLICE_2651
ROUTE         1   e 0.001 SLICE_2651.FCO to    SLICE_0.FCI un1_r_rst_dlycnt_4_cry_22
FCITOF0_DE  ---     0.383    SLICE_0.FCI to     SLICE_0.F0 SLICE_0
ROUTE         1   e 0.001     SLICE_0.F0 to    SLICE_0.DI0 un1_r_rst_dlycnt_4_s_23_0_S0 (to i_clk_50m_c)
                  --------
                    5.630   (52.4% logic, 47.6% route), 19 logic levels.

Report:  185.288MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_1"></A>Preference: FREQUENCY NET "w_pll_150m" 150.000000 MHz ;
            623 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 3.333ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u1_iddr_tdc1/Inst_rxdll_sync/ctrl_cnt[0]  (from w_pll_150m +)
   Destination:    FF         Data in        u1_iddr_tdc1/Inst_rxdll_sync/assert_stop  (to w_pll_150m +)

   Delay:               3.451ns  (37.1% logic, 62.9% route), 5 logic levels.

 Constraint Details:

      3.451ns physical path delay u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3656 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3654 meets
      6.667ns delay constraint less
     -0.117ns CE_SET requirement (totaling 6.784ns) by 3.333ns

 Physical Path Details:

      Data path u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3656 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3654:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457 *LICE_3656.CLK to *SLICE_3656.Q0 u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3656 (from w_pll_150m)
ROUTE         3   e 0.497 *SLICE_3656.Q0 to *SLICE_9648.A1 u1_iddr_tdc1/Inst_rxdll_sync/ctrl_cnt[0]
CTOF_DEL    ---     0.206 *SLICE_9648.A1 to *SLICE_9648.F1 u1_iddr_tdc1/Inst_rxdll_sync/SLICE_9648
ROUTE        11   e 0.497 *SLICE_9648.F1 to *SLICE_9303.B1 u1_iddr_tdc1/Inst_rxdll_sync/N_37_mux
CTOF_DEL    ---     0.206 *SLICE_9303.B1 to *SLICE_9303.F1 u1_iddr_tdc1/Inst_rxdll_sync/SLICE_9303
ROUTE         3   e 0.497 *SLICE_9303.F1 to *LICE_11359.A0 u1_iddr_tdc1/Inst_rxdll_sync/ns_rx_sync_0_sqmuxa_5
CTOF_DEL    ---     0.206 *LICE_11359.A0 to *LICE_11359.F0 u1_iddr_tdc1/Inst_rxdll_sync/SLICE_11359
ROUTE         2   e 0.497 *LICE_11359.F0 to *SLICE_3654.A1 u1_iddr_tdc1/Inst_rxdll_sync/un1_ns_rx_sync_0_sqmuxa_0_o3
CTOF_DEL    ---     0.206 *SLICE_3654.A1 to *SLICE_3654.F1 u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3654
ROUTE         1   e 0.182 *SLICE_3654.F1 to *SLICE_3654.CE u1_iddr_tdc1/Inst_rxdll_sync/un1_assert_stop_2_sqmuxa_0 (to w_pll_150m)
                  --------
                    3.451   (37.1% logic, 62.9% route), 5 logic levels.

Report:  299.940MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_2"></A>Preference: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.993ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KD     Port           u_eth_top/u_udpcom_control/u_datagram_parser/u_loop_data2/dataram_1024x8_0_0_0(ASIC)  (from w_pll_100m +)
   Destination:    FF         Data in        u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata[4]  (to w_pll_100m +)

   Delay:               8.240ns  (75.8% logic, 24.2% route), 6 logic levels.

 Constraint Details:

      8.240ns physical path delay u_eth_top/u_udpcom_control/u_datagram_parser/u_loop_data2/dataram_1024x8_0_0_0 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_6935 meets
     10.000ns delay constraint less
     -0.233ns DIN_SET requirement (totaling 10.233ns) by 1.993ns

 Physical Path Details:

      Data path u_eth_top/u_udpcom_control/u_datagram_parser/u_loop_data2/dataram_1024x8_0_0_0 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_6935:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.071 *x8_0_0_0.CLKB to *x8_0_0_0.DOB4 u_eth_top/u_udpcom_control/u_datagram_parser/u_loop_data2/dataram_1024x8_0_0_0 (from w_pll_100m)
ROUTE         1   e 0.497 *x8_0_0_0.DOB4 to *LICE_12198.B0 u_eth_top/u_udpcom_control/u_datagram_parser/w_loop_rddata2[4]
CTOF_DEL    ---     0.206 *LICE_12198.B0 to *LICE_12198.F0 u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12198
ROUTE         1   e 0.497 *LICE_12198.F0 to *LICE_10034.B0 u_eth_top/u_udpcom_control/u_datagram_parser/N_2866
CTOF_DEL    ---     0.206 *LICE_10034.B0 to *LICE_10034.F0 u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_10034
ROUTE         1   e 0.497 *LICE_10034.F0 to *SLICE_8954.A0 u_eth_top/u_udpcom_control/u_datagram_parser/N_928
CTOOFX_DEL  ---     0.352 *SLICE_8954.A0 to *ICE_8954.OFX0 u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_113_71[4]/SLICE_8954
ROUTE         1   e 0.001 *ICE_8954.OFX0 to *LICE_8954.FXB u_eth_top/u_udpcom_control/u_datagram_parser/N_1194
FXTOF_DEL   ---     0.209 *LICE_8954.FXB to *ICE_8954.OFX1 u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_113_71[4]/SLICE_8954
ROUTE         1   e 0.497 *ICE_8954.OFX1 to *SLICE_6935.A0 u_eth_top/u_udpcom_control/u_datagram_parser/N_1255
CTOF_DEL    ---     0.206 *SLICE_6935.A0 to *SLICE_6935.F0 u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_6935
ROUTE         1   e 0.001 *SLICE_6935.F0 to *LICE_6935.DI0 u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_113[4] (to w_pll_100m)
                  --------
                    8.240   (75.8% logic, 24.2% route), 6 logic levels.

Report:  124.891MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_3"></A>Preference: FREQUENCY NET "u_eth_top.w_ethphy_refclk_90" 50.000000 MHz ;
            291 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 16.048ns
         The internal maximum frequency of the following component is 253.036 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    DP16KD     CLKB           u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/pdp_ram_0_0_0

   Delay:               3.952ns -- based on Minimum Pulse Width


Passed: The following path meets requirements by 16.712ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_26  (from u_eth_top.w_ethphy_refclk_90 +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_1  (to u_eth_top.w_ethphy_refclk_90 +)

   Delay:               3.521ns  (57.4% logic, 42.6% route), 11 logic levels.

 Constraint Details:

      3.521ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6759 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226 meets
     20.000ns delay constraint less
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 16.712ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6759 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457 *LICE_6759.CLK to *SLICE_6759.Q0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6759 (from u_eth_top.w_ethphy_refclk_90)
ROUTE         1   e 0.497 *SLICE_6759.Q0 to *LICE_11298.D0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r21
CTOF_DEL    ---     0.206 *LICE_11298.D0 to *LICE_11298.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_11298
ROUTE         2   e 0.497 *LICE_11298.F0 to *LICE_10387.A1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_2
CTOF_DEL    ---     0.206 *LICE_10387.A1 to *LICE_10387.F1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_10387
ROUTE         1   e 0.497 *LICE_10387.F1 to *SLICE_2219.B1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r1
C1TOFCO_DE  ---     0.398 *SLICE_2219.B1 to *LICE_2219.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2219
ROUTE         1   e 0.001 *LICE_2219.FCO to *LICE_2220.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co0_2
FCITOFCO_D  ---     0.062 *LICE_2220.FCI to *LICE_2220.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2220
ROUTE         1   e 0.001 *LICE_2220.FCO to *LICE_2221.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co1_2
FCITOFCO_D  ---     0.062 *LICE_2221.FCI to *LICE_2221.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2221
ROUTE         1   e 0.001 *LICE_2221.FCO to *LICE_2222.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2
FCITOFCO_D  ---     0.062 *LICE_2222.FCI to *LICE_2222.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2222
ROUTE         1   e 0.001 *LICE_2222.FCO to *LICE_2223.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2
FCITOFCO_D  ---     0.062 *LICE_2223.FCI to *LICE_2223.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2223
ROUTE         1   e 0.001 *LICE_2223.FCO to *LICE_2224.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2
FCITOFCO_D  ---     0.062 *LICE_2224.FCI to *LICE_2224.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2224
ROUTE         1   e 0.001 *LICE_2224.FCO to *LICE_2225.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2
FCITOFCO_D  ---     0.062 *LICE_2225.FCI to *LICE_2225.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2225
ROUTE         1   e 0.001 *LICE_2225.FCO to *LICE_2226.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c
FCITOF0_DE  ---     0.383 *LICE_2226.FCI to *SLICE_2226.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226
ROUTE         1   e 0.001 *SLICE_2226.F0 to *LICE_2226.DI0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d (to u_eth_top.w_ethphy_refclk_90)
                  --------
                    3.521   (57.4% logic, 42.6% route), 11 logic levels.

Report:  253.036MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_4"></A>Preference: FREQUENCY NET "i_ethphy_refclk_c" 50.000000 MHz ;
            108 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 16.048ns
         The internal maximum frequency of the following component is 253.036 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    DP16KD     CLKA           u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/pdp_ram_0_0_0

   Delay:               3.952ns -- based on Minimum Pulse Width


Passed: The following path meets requirements by 17.279ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_3  (from i_ethphy_refclk_c +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_0  (to i_ethphy_refclk_c +)

   Delay:               2.954ns  (60.1% logic, 39.9% route), 7 logic levels.

 Constraint Details:

      2.954ns physical path delay u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6699 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2253 meets
     20.000ns delay constraint less
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 17.279ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6699 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2253:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457 *LICE_6699.CLK to *SLICE_6699.Q0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6699 (from i_ethphy_refclk_c)
ROUTE         3   e 0.497 *SLICE_6699.Q0 to *LICE_10398.B0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/r_gcount_w24
CTOF_DEL    ---     0.206 *LICE_10398.B0 to *LICE_10398.F0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_10398
ROUTE         2   e 0.182 *LICE_10398.F0 to *LICE_10398.A1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/rcount_w4
CTOF_DEL    ---     0.206 *LICE_10398.A1 to *LICE_10398.F1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_10398
ROUTE         1   e 0.497 *LICE_10398.F1 to *SLICE_2250.B1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/rcount_w1
C1TOFCO_DE  ---     0.398 *SLICE_2250.B1 to *LICE_2250.FCO u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2250
ROUTE         1   e 0.001 *LICE_2250.FCO to *LICE_2251.FCI u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/co0_3
FCITOFCO_D  ---     0.062 *LICE_2251.FCI to *LICE_2251.FCO u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2251
ROUTE         1   e 0.001 *LICE_2251.FCO to *LICE_2252.FCI u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/co1_3
FCITOFCO_D  ---     0.062 *LICE_2252.FCI to *LICE_2252.FCO u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2252
ROUTE         1   e 0.001 *LICE_2252.FCO to *LICE_2253.FCI u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/full_d_c
FCITOF0_DE  ---     0.383 *LICE_2253.FCI to *SLICE_2253.F0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2253
ROUTE         1   e 0.001 *SLICE_2253.F0 to *LICE_2253.DI0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/full_d (to i_ethphy_refclk_c)
                  --------
                    2.954   (60.1% logic, 39.9% route), 7 logic levels.

Report:  253.036MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_5"></A>Preference: FREQUENCY NET "u_eth_top/u_eth_pll/CLKOP" 50.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="map_twr_pref_0_6"></A>Preference: FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c" 100.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="map_twr_pref_0_7"></A>Preference: FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos" 100.000000 MHz ;
            202 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 7.520ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[3]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/flag[1]  (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)

   Delay:               2.713ns  (45.0% logic, 55.0% route), 4 logic levels.

 Constraint Details:

      2.713ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4386 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4388 meets
     10.000ns delay constraint less
     -0.233ns DIN_SET requirement (totaling 10.233ns) by 7.520ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4386 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4388:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457 *LICE_4386.CLK to *SLICE_4386.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4386 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE         7   e 0.497 *SLICE_4386.Q0 to *LICE_13153.A0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[3]
CTOF_DEL    ---     0.206 *LICE_13153.A0 to *LICE_13153.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_13153
ROUTE         2   e 0.497 *LICE_13153.F0 to *SLICE_9429.B0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_30
CTOF_DEL    ---     0.206 *SLICE_9429.B0 to *SLICE_9429.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_9429
ROUTE         3   e 0.497 *SLICE_9429.F0 to *SLICE_4388.A1 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_4
CTOOFX_DEL  ---     0.352 *SLICE_4388.A1 to *ICE_4388.OFX0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4388
ROUTE         1   e 0.001 *ICE_4388.OFX0 to *LICE_4388.DI0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_55_i (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
                  --------
                    2.713   (45.0% logic, 55.0% route), 4 logic levels.

Report:  403.226MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_8"></A>Preference: FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.483ns
         The internal maximum frequency of the following component is 350.877 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    IOLOGIC    ECLK           em_ddr_data[10]_MGIOL

   Delay:               2.850ns -- based on Minimum Pulse Width

Report:  350.877MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_9"></A>Preference: FREQUENCY PORT "i_clk_50m" 50.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 15.000ns
         The internal maximum frequency of the following component is 200.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    PIO        PAD            i_clk_50m

   Delay:               5.000ns -- based on Minimum Pulse Width

Report:  200.000MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_10"></A>Preference: FREQUENCY PORT "i_ddrclk_100m" 100.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 7.150ns
         The internal maximum frequency of the following component is 350.877 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    IOLOGIC    ECLK           em_ddr_clk_MGIOL

   Delay:               2.850ns -- based on Minimum Pulse Width

Report:  350.877MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_11"></A>Preference: FREQUENCY PORT "i_ethphy_refclk" 50.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 15.000ns
         The internal maximum frequency of the following component is 200.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    PIO        PAD            i_ethphy_refclk

   Delay:               5.000ns -- based on Minimum Pulse Width

Report:  200.000MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_12"></A>Preference: FREQUENCY PORT "i_tdc1_lvds_serclk" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.833ns
         The internal maximum frequency of the following component is 400.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    PIO        PAD            i_tdc1_lvds_serclk

   Delay:               2.500ns -- based on Minimum Pulse Width

Report:  400.000MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_13"></A>Preference: FREQUENCY PORT "i_tdc2_lvds_serclk" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.833ns
         The internal maximum frequency of the following component is 400.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    PIO        PAD            i_tdc2_lvds_serclk

   Delay:               2.500ns -- based on Minimum Pulse Width

Report:  400.000MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_14"></A>Preference: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 4.895ns (weighted slack = 9.790ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_udpcom_control/u_parameter_init/r_freq_motor1[8]  (from w_pll_100m +)
   Destination:    FF         Data in        u_motor_control/u1_motor_drive/u_divider1/r_count[4]  (to w_pll_50m +)

   Delay:               5.341ns  (44.1% logic, 55.9% route), 9 logic levels.

 Constraint Details:

      5.341ns physical path delay u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8751 to u_motor_control/u1_motor_drive/u_divider1/SLICE_968 meets
     10.000ns delay constraint less
     -0.236ns DIN_SET requirement (totaling 10.236ns) by 4.895ns

 Physical Path Details:

      Data path u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8751 to u_motor_control/u1_motor_drive/u_divider1/SLICE_968:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457 *LICE_8751.CLK to *SLICE_8751.Q0 u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8751 (from w_pll_100m)
ROUTE         7   e 0.497 *SLICE_8751.Q0 to *LICE_11451.A1 w_freq_motor1[8]
CTOF_DEL    ---     0.206 *LICE_11451.A1 to *LICE_11451.F1 u_motor_control/u1_motor_drive/SLICE_11451
ROUTE         1   e 0.497 *LICE_11451.F1 to *SLICE_9726.A1 u_motor_control/u1_motor_drive/r1_clkcnt_hignnum_3_0_f0_0_0_o2_4[6]
CTOF_DEL    ---     0.206 *SLICE_9726.A1 to *SLICE_9726.F1 u_motor_control/u1_motor_drive/SLICE_9726
ROUTE        10   e 0.497 *SLICE_9726.F1 to *SLICE_9734.A1 u_motor_control/u1_motor_drive/N_614
CTOF_DEL    ---     0.206 *SLICE_9734.A1 to *SLICE_9734.F1 u_motor_control/u1_motor_drive/SLICE_9734
ROUTE         7   e 0.497 *SLICE_9734.F1 to *SLICE_9722.A1 u_motor_control/u1_motor_drive/N_357
CTOF_DEL    ---     0.206 *SLICE_9722.A1 to *SLICE_9722.F1 u_motor_control/u1_motor_drive/u_divider1/SLICE_9722
ROUTE         4   e 0.497 *SLICE_9722.F1 to *LICE_10921.A0 u_motor_control/u1_motor_drive/u_divider1/N_365
CTOF_DEL    ---     0.206 *LICE_10921.A0 to *LICE_10921.F0 u_motor_control/u1_motor_drive/u_divider1/SLICE_10921
ROUTE         5   e 0.497 *LICE_10921.F0 to */SLICE_966.B1 u_motor_control/u1_motor_drive/u_divider1/r_state_1_sqmuxa_0_a2_i
C1TOFCO_DE  ---     0.398 */SLICE_966.B1 to *SLICE_966.FCO u_motor_control/u1_motor_drive/u_divider1/SLICE_966
ROUTE         1   e 0.001 *SLICE_966.FCO to *SLICE_967.FCI u_motor_control/u1_motor_drive/u_divider1/r_count_cry[0]
FCITOFCO_D  ---     0.062 *SLICE_967.FCI to *SLICE_967.FCO u_motor_control/u1_motor_drive/u_divider1/SLICE_967
ROUTE         1   e 0.001 *SLICE_967.FCO to *SLICE_968.FCI u_motor_control/u1_motor_drive/u_divider1/r_count_cry[2]
FCITOF1_DE  ---     0.409 *SLICE_968.FCI to */SLICE_968.F1 u_motor_control/u1_motor_drive/u_divider1/SLICE_968
ROUTE         1   e 0.001 */SLICE_968.F1 to *SLICE_968.DI1 u_motor_control/u1_motor_drive/u_divider1/r_count_s[4] (to w_pll_50m)
                  --------
                    5.341   (44.1% logic, 55.9% route), 9 logic levels.

Report:   97.943MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_15"></A>Preference: BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "*eclk" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[3]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    CLKDIVF    Port           u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF(ASIC)  (to u_ddr3/ddr3_ipcore_inst/eclk +)

   Delay:               1.657ns  (40.0% logic, 60.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457 *LICE_4386.CLK to *SLICE_4386.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4386 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE         7   e 0.497 *SLICE_4386.Q0 to *LICE_13155.A0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[3]
CTOF_DEL    ---     0.206 *LICE_13155.A0 to *LICE_13155.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_13155
ROUTE        47   e 0.497 *LICE_13155.F0 to *1_CLKDIVF.RST u_ddr3/ddr3_ipcore_inst/ddr_rst (to u_ddr3/ddr3_ipcore_inst/eclk)
                  --------
                    1.657   (40.0% logic, 60.0% route), 2 logic levels.


================================================================================
<A name="map_twr_pref_0_16"></A>Preference: BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "w_sclk" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[2]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsbufd_pause  (to w_sclk +)

   Delay:               1.161ns  (57.1% logic, 42.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457 *LICE_4390.CLK to *SLICE_4390.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4390 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE        12   e 0.497 *SLICE_4390.Q0 to *SLICE_5465.B0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/mem_sync_pause
CTOF_DEL    ---     0.206 *SLICE_5465.B0 to *SLICE_5465.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5465
ROUTE         1   e 0.001 *SLICE_5465.F0 to *LICE_5465.DI0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsbufd_pause_2 (to w_sclk)
                  --------
                    1.161   (57.1% logic, 42.9% route), 2 logic levels.


================================================================================
<A name="map_twr_pref_0_17"></A>Preference: MAXDELAY NET "*/U1_ddr3_sdram_phy/ddr3_read_data_out[*]" 4.500000 ns ;
            64 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.497ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[27] meets
           4.500ns delay constraint by 4.003ns

           Delays             Connection(s)
         e 0.497ns em_ddr_data[6]_MGIOL.RXDATA3 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5344.M1

Report:    0.497ns is the maximum delay for this preference.


================================================================================
<A name="map_twr_pref_0_18"></A>Preference: MAXDELAY NET "*/U1_ddr3_sdram_phy/datavalid_o[*]" 4.400000 ns ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.497ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/datavalid_o[0] meets
           4.400ns delay constraint by 3.903ns

           Delays             Connection(s)
         e 0.497ns u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DATAVALID to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5315.M0

Report:    0.497ns is the maximum delay for this preference.


================================================================================
<A name="map_twr_pref_0_19"></A>Preference: MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]" 4.500000 ns ;
            32 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 3.356ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[0]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA$r12  (to w_sclk +)

   Delay:               0.954ns  (47.9% logic, 52.1% route), 1 logic levels.

 Constraint Details:

      0.954ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[0]_MGIOL meets
      4.500ns delay constraint less
      0.190ns DO_SET requirement (totaling 4.310ns) by 3.356ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457 *LICE_5428.CLK to *SLICE_5428.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 (from w_sclk)
ROUTE        16   e 0.497 *SLICE_5428.Q0 to *MGIOL.TSDATA1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0] (to w_sclk)
                  --------
                    0.954   (47.9% logic, 52.1% route), 1 logic levels.

Report:  874.126MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_20"></A>Preference: MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]" 4.500000 ns ;
            4 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 2.741ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[0]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_ODDRX2DQSB  (to w_sclk +)

   Delay:               1.657ns  (40.0% logic, 60.0% route), 2 logic levels.

 Constraint Details:

      1.657ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5327 to em_ddr_dqs[0]_MGIOL meets
      4.500ns delay constraint less
      0.102ns DO_SET requirement (totaling 4.398ns) by 2.741ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5327 to em_ddr_dqs[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457 *LICE_5327.CLK to *SLICE_5327.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5327 (from w_sclk)
ROUTE         2   e 0.497 *SLICE_5327.Q0 to *LICE_13097.C0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[0]
CTOF_DEL    ---     0.206 *LICE_13097.C0 to *LICE_13097.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/SLICE_13097
ROUTE         1   e 0.497 *LICE_13097.F0 to *MGIOL.TXDATA1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/ddr3_dqsout_db0a_int (to w_sclk)
                  --------
                    1.657   (40.0% logic, 60.0% route), 2 logic levels.

Report:  568.505MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_21"></A>Preference: MAXDELAY NET "*/U1_ddr3_sdram_phy/burstdet[*]" 4.500000 ns ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.497ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/burstdet[0] meets
           4.500ns delay constraint by 4.003ns

           Delays             Connection(s)
         e 0.497ns u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.BURSTDET to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/SLICE_5543.M0

Report:    0.497ns is the maximum delay for this preference.


================================================================================
<A name="map_twr_pref_0_22"></A>Preference: MAXDELAY NET "*/U1_ddr3_sdram_phy/rt_rdclksel[*]" 4.500000 ns ;
            6 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.497ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/rt_rdclksel[0] meets
           4.500ns delay constraint by 4.003ns

           Delays             Connection(s)
         e 0.497ns u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/genblk1.u1[0].store_rdclksel/SLICE_5590.Q0 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.READCLKSEL0

Report:    0.497ns is the maximum delay for this preference.


================================================================================
<A name="map_twr_pref_0_23"></A>Preference: MAXDELAY NET "*/U1_ddr3_sdram_phy/rt_dqs_read[*]" 4.500000 ns ;
            4 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.497ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/rt_dqs_read[0] meets
           4.500ns delay constraint by 4.003ns

           Delays             Connection(s)
         e 0.497ns u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/genblk1.u1[0].store_rdclksel/SLICE_5581.Q0 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.READ0

Report:    0.497ns is the maximum delay for this preference.


================================================================================
<A name="map_twr_pref_0_24"></A>Preference: MAXDELAY NET "*/U1_ddr3_sdram_phy/dqsbufd_pause" 4.500000 ns ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.497ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsbufd_pause meets
           4.500ns delay constraint by 4.003ns

           Delays             Connection(s)
         e 0.497ns u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5465.Q0 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.PAUSE
         e 0.497ns u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5465.Q0 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.PAUSE

Report:    0.497ns is the maximum delay for this preference.


================================================================================
<A name="map_twr_pref_0_25"></A>Preference: MAXDELAY NET "*/U1_ddr3_sdram_phy/wl_dyndelay[*]" 4.500000 ns ;
            16 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.497ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/wl_dyndelay[0] meets
           4.500ns delay constraint by 4.003ns

           Delays             Connection(s)
         e 0.497ns u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5641.Q0 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DYNDELAY0

Report:    0.497ns is the maximum delay for this preference.


================================================================================
<A name="map_twr_pref_0_26"></A>Internal Preference: Timing Rule Check
            22 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
This section of the Trace report will identify any inherent timing rule violations
in the design. These rules may be affected by other preferences.


Passed: em_ddr_dqs[0]_MGIOL meets ECLK to DQSW skew range from -6.794ns to -0.200ns

   Max skew of -0.497ns meets timing requirement of -0.200ns by 0.297ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.469         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1   e 0.497       J1.PADDI to *LLInst_0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000 *LLInst_0.CLKI to *LInst_0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2   e 0.497 *LInst_0.CLKOP to *LKSYNCB.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *LKSYNCB.ECLKI to *LKSYNCB.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26   e 0.497 *LKSYNCB.ECLKO to *0]_MGIOL.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw)
                  --------
                    1.960   (23.9% logic, 76.1% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *LInst_0.CLKFB to *LInst_0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2   e 0.182 *LInst_0.CLKOP to *LInst_0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.182   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.469         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1   e 0.497       J1.PADDI to *LLInst_0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000 *LLInst_0.CLKI to *LInst_0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2   e 0.497 *LInst_0.CLKOP to *LKSYNCB.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *LKSYNCB.ECLKI to *LKSYNCB.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26   e 0.497 *LKSYNCB.ECLKO to *t_dqsbuf.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.000 *t_dqsbuf.ECLK to *t_dqsbuf.DQSW u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf
ROUTE         1   e 0.497 *t_dqsbuf.DQSW to *0]_MGIOL.DQSW u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw
                  --------
                    2.457   (19.1% logic, 80.9% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *LInst_0.CLKFB to *LInst_0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2   e 0.182 *LInst_0.CLKOP to *LInst_0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.182   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -0.497ns meets timing requirement of -6.794ns by 6.297ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.471         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1   e 0.497       J1.PADDI to *LLInst_0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000 *LLInst_0.CLKI to *LInst_0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2   e 0.497 *LInst_0.CLKOP to *LKSYNCB.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *LKSYNCB.ECLKI to *LKSYNCB.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26   e 0.497 *LKSYNCB.ECLKO to *0]_MGIOL.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw)
                  --------
                    1.962   (24.0% logic, 76.0% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *LInst_0.CLKFB to *LInst_0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2   e 0.182 *LInst_0.CLKOP to *LInst_0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.182   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.471         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1   e 0.497       J1.PADDI to *LLInst_0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000 *LLInst_0.CLKI to *LInst_0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2   e 0.497 *LInst_0.CLKOP to *LKSYNCB.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *LKSYNCB.ECLKI to *LKSYNCB.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26   e 0.497 *LKSYNCB.ECLKO to *t_dqsbuf.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.000 *t_dqsbuf.ECLK to *t_dqsbuf.DQSW u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf
ROUTE         1   e 0.497 *t_dqsbuf.DQSW to *0]_MGIOL.DQSW u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw
                  --------
                    2.459   (19.2% logic, 80.8% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *LInst_0.CLKFB to *LInst_0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2   e 0.182 *LInst_0.CLKOP to *LInst_0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.182   (0.0% logic, 100.0% route), 1 logic levels.


================================================================================
<A name="map_twr_pref_0_27"></A>Internal Preference: FREQUENCY NET "w_iddr_sclk2" 150.000000 MHz ;
            1947 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 2.927ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_lvds_dec/r_lvds_datain_buf[2]  (from w_iddr_sclk2 +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/r_comma_syncerr  (to w_iddr_sclk2 +)

   Delay:               3.973ns  (37.4% logic, 62.6% route), 6 logic levels.

 Constraint Details:

      3.973ns physical path delay u_mpt2042_top/u2_lvds_dec/SLICE_8024 to u_mpt2042_top/u2_lvds_dec/SLICE_8006 meets
      6.667ns delay constraint less
     -0.233ns DIN_SET requirement (totaling 6.900ns) by 2.927ns

 Physical Path Details:

      Data path u_mpt2042_top/u2_lvds_dec/SLICE_8024 to u_mpt2042_top/u2_lvds_dec/SLICE_8006:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457 *LICE_8024.CLK to *SLICE_8024.Q0 u_mpt2042_top/u2_lvds_dec/SLICE_8024 (from w_iddr_sclk2)
ROUTE         5   e 0.497 *SLICE_8024.Q0 to *LICE_11742.A0 u_mpt2042_top/u2_lvds_dec/r_lvds_datain_buf[2]
CTOF_DEL    ---     0.206 *LICE_11742.A0 to *LICE_11742.F0 u_mpt2042_top/u2_lvds_dec/SLICE_11742
ROUTE         1   e 0.497 *LICE_11742.F0 to *SLICE_9552.D0 u_mpt2042_top/u2_lvds_dec/un1_r_lvds_datain_buf_2_13
CTOF_DEL    ---     0.206 *SLICE_9552.D0 to *SLICE_9552.F0 u_mpt2042_top/u2_lvds_dec/SLICE_9552
ROUTE         1   e 0.497 *SLICE_9552.F0 to *SLICE_9548.D0 u_mpt2042_top/u2_lvds_dec/un1_r_lvds_datain_buf_2_16
CTOF_DEL    ---     0.206 *SLICE_9548.D0 to *SLICE_9548.F0 u_mpt2042_top/u2_lvds_dec/SLICE_9548
ROUTE         1   e 0.497 *SLICE_9548.F0 to *SLICE_8020.D1 u_mpt2042_top/u2_lvds_dec/un1_r_lvds_datain_buf_2
CTOF_DEL    ---     0.206 *SLICE_8020.D1 to *SLICE_8020.F1 u_mpt2042_top/u2_lvds_dec/SLICE_8020
ROUTE         2   e 0.497 *SLICE_8020.F1 to *SLICE_8006.B0 u_mpt2042_top/u2_lvds_dec/r_comma_syncerr10
CTOF_DEL    ---     0.206 *SLICE_8006.B0 to *SLICE_8006.F0 u_mpt2042_top/u2_lvds_dec/SLICE_8006
ROUTE         1   e 0.001 *SLICE_8006.F0 to *LICE_8006.DI0 u_mpt2042_top/u2_lvds_dec/r_comma_syncerr_1_sqmuxa (to w_iddr_sclk2)
                  --------
                    3.973   (37.4% logic, 62.6% route), 6 logic levels.

Report:  267.380MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_28"></A>Internal Preference: FREQUENCY NET "w_iddr_sclk1" 150.000000 MHz ;
            1997 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 2.927ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_lvds_dec/r_lvds_datain_buf[2]  (from w_iddr_sclk1 +)
   Destination:    FF         Data in        u_mpt2042_top/u1_lvds_dec/r_comma_syncerr  (to w_iddr_sclk1 +)

   Delay:               3.973ns  (37.4% logic, 62.6% route), 6 logic levels.

 Constraint Details:

      3.973ns physical path delay u_mpt2042_top/u1_lvds_dec/SLICE_7904 to u_mpt2042_top/u1_lvds_dec/SLICE_7886 meets
      6.667ns delay constraint less
     -0.233ns DIN_SET requirement (totaling 6.900ns) by 2.927ns

 Physical Path Details:

      Data path u_mpt2042_top/u1_lvds_dec/SLICE_7904 to u_mpt2042_top/u1_lvds_dec/SLICE_7886:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457 *LICE_7904.CLK to *SLICE_7904.Q0 u_mpt2042_top/u1_lvds_dec/SLICE_7904 (from w_iddr_sclk1)
ROUTE         5   e 0.497 *SLICE_7904.Q0 to *LICE_11781.A0 u_mpt2042_top/u1_lvds_dec/r_lvds_datain_buf[2]
CTOF_DEL    ---     0.206 *LICE_11781.A0 to *LICE_11781.F0 u_mpt2042_top/u1_lvds_dec/SLICE_11781
ROUTE         1   e 0.497 *LICE_11781.F0 to *SLICE_9603.D0 u_mpt2042_top/u1_lvds_dec/un1_r_lvds_datain_buf_2_13
CTOF_DEL    ---     0.206 *SLICE_9603.D0 to *SLICE_9603.F0 u_mpt2042_top/u1_lvds_dec/SLICE_9603
ROUTE         1   e 0.497 *SLICE_9603.F0 to *SLICE_9599.D0 u_mpt2042_top/u1_lvds_dec/un1_r_lvds_datain_buf_2_16
CTOF_DEL    ---     0.206 *SLICE_9599.D0 to *SLICE_9599.F0 u_mpt2042_top/u1_lvds_dec/SLICE_9599
ROUTE         1   e 0.497 *SLICE_9599.F0 to *SLICE_7900.D1 u_mpt2042_top/u1_lvds_dec/un1_r_lvds_datain_buf_2
CTOF_DEL    ---     0.206 *SLICE_7900.D1 to *SLICE_7900.F1 u_mpt2042_top/u1_lvds_dec/SLICE_7900
ROUTE         2   e 0.497 *SLICE_7900.F1 to *SLICE_7886.A0 u_mpt2042_top/u1_lvds_dec/r_comma_syncerr10
CTOF_DEL    ---     0.206 *SLICE_7886.A0 to *SLICE_7886.F0 u_mpt2042_top/u1_lvds_dec/SLICE_7886
ROUTE         1   e 0.001 *SLICE_7886.F0 to *LICE_7886.DI0 u_mpt2042_top/u1_lvds_dec/r_comma_syncerr_1_sqmuxa (to w_iddr_sclk1)
                  --------
                    3.973   (37.4% logic, 62.6% route), 6 logic levels.

Report:  267.380MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_29"></A>Internal Preference: FREQUENCY NET "w_sclk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 11.969ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/queue2_info[35]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release  (to w_sclk +)

   Delay:               8.264ns  (35.4% logic, 64.6% route), 13 logic levels.

 Constraint Details:

      8.264ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5179 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215 meets
     20.000ns delay constraint less
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 11.969ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5179 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457 *LICE_5179.CLK to *SLICE_5179.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5179 (from w_sclk)
ROUTE         4   e 0.497 *SLICE_5179.Q0 to *LICE_11287.D1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0.queue2_info[35]
CTOF_DEL    ---     0.206 *LICE_11287.D1 to *LICE_11287.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_11287
ROUTE         1   e 0.497 *LICE_11287.F1 to *LICE_10444.D1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0
CTOF_DEL    ---     0.206 *LICE_10444.D1 to *LICE_10444.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10444
ROUTE         1   e 0.182 *LICE_10444.F1 to *LICE_10444.C0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE
CTOF_DEL    ---     0.206 *LICE_10444.C0 to *LICE_10444.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10444
ROUTE         3   e 0.497 *LICE_10444.F0 to *LICE_10440.C1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf
CTOF_DEL    ---     0.206 *LICE_10440.C1 to *LICE_10440.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_10440
ROUTE         6   e 0.497 *LICE_10440.F1 to *SLICE_5250.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909
CTOF_DEL    ---     0.206 *SLICE_5250.A0 to *SLICE_5250.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5250
ROUTE        48   e 0.497 *SLICE_5250.F0 to *LICE_13091.C0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e
CTOF_DEL    ---     0.206 *LICE_13091.C0 to *LICE_13091.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_13091
ROUTE         2   e 0.497 *LICE_13091.F0 to *SLICE_9392.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_526.t1
CTOF_DEL    ---     0.206 *SLICE_9392.B0 to *SLICE_9392.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9392
ROUTE         2   e 0.497 *SLICE_9392.F0 to *SLICE_9390.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un34_back2back_flag_2
CTOF_DEL    ---     0.206 *SLICE_9390.D0 to *SLICE_9390.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9390
ROUTE         1   e 0.497 *SLICE_9390.F0 to *LICE_11191.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1
CTOF_DEL    ---     0.206 *LICE_11191.A0 to *LICE_11191.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_11191
ROUTE         1   e 0.497 *LICE_11191.F0 to *LICE_10442.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6
CTOF_DEL    ---     0.206 *LICE_10442.B0 to *LICE_10442.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10442
ROUTE         1   e 0.497 *LICE_10442.F0 to *SLICE_5215.C1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11
CTOF_DEL    ---     0.206 *SLICE_5215.C1 to *SLICE_5215.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215
ROUTE         1   e 0.182 *SLICE_5215.F1 to *SLICE_5215.C0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz
CTOF_DEL    ---     0.206 *SLICE_5215.C0 to *SLICE_5215.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215
ROUTE         1   e 0.001 *SLICE_5215.F0 to *LICE_5215.DI0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11 (to w_sclk)
                  --------
                    8.264   (35.4% logic, 64.6% route), 13 logic levels.

Report:  124.517MHz is the maximum frequency for this preference.

<A name="mtw1_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "i_clk_50m_c" 50.000000   |             |             |
MHz ;                                   |   50.000 MHz|  185.288 MHz|  19  
                                        |             |             |
FREQUENCY NET "w_pll_150m" 150.000000   |             |             |
MHz ;                                   |  150.000 MHz|  299.940 MHz|   5  
                                        |             |             |
FREQUENCY NET "w_pll_100m" 100.000000   |             |             |
MHz ;                                   |  100.000 MHz|  124.891 MHz|   6  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_eth_top.w_ethphy_refclk_90"          |             |             |
50.000000 MHz ;                         |   50.000 MHz|  253.036 MHz|   0  
                                        |             |             |
FREQUENCY NET "i_ethphy_refclk_c"       |             |             |
50.000000 MHz ;                         |   50.000 MHz|  253.036 MHz|   0  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_eth_top/u_eth_pll/CLKOP" 50.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_ddr3/ddr3_ipcore_inst/U1_clocking/clk|             |             |
_in_c" 100.000000 MHz ;                 |            -|            -|   0  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_ddr3/ddr3_ipcore_inst/U1_clocking/clk|             |             |
os" 100.000000 MHz ;                    |  100.000 MHz|  403.226 MHz|   4  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_ddr3/ddr3_ipcore_inst/U1_clocking/clk|             |             |
op" 300.000000 MHz ;                    |  300.000 MHz|  350.877 MHz|   0  
                                        |             |             |
FREQUENCY PORT "i_clk_50m" 50.000000    |             |             |
MHz ;                                   |   50.000 MHz|  200.000 MHz|   0  
                                        |             |             |
FREQUENCY PORT "i_ddrclk_100m"          |             |             |
100.000000 MHz ;                        |  100.000 MHz|  350.877 MHz|   0  
                                        |             |             |
FREQUENCY PORT "i_ethphy_refclk"        |             |             |
50.000000 MHz ;                         |   50.000 MHz|  200.000 MHz|   0  
                                        |             |             |
FREQUENCY PORT "i_tdc1_lvds_serclk"     |             |             |
300.000000 MHz ;                        |  300.000 MHz|  400.000 MHz|   0  
                                        |             |             |
FREQUENCY PORT "i_tdc2_lvds_serclk"     |             |             |
300.000000 MHz ;                        |  300.000 MHz|  400.000 MHz|   0  
                                        |             |             |
FREQUENCY NET "w_pll_50m" 50.000000 MHz |             |             |
;                                       |   50.000 MHz|   97.943 MHz|   9  
                                        |             |             |
MAXDELAY NET                            |             |             |
"*/U1_ddr3_sdram_phy/ddr3_read_data_out[|             |             |
*]" 4.500000 ns ;                       |     4.500 ns|     0.497 ns|   0  
                                        |             |             |
MAXDELAY NET                            |             |             |
"*/U1_ddr3_sdram_phy/datavalid_o[*]"    |             |             |
4.400000 ns ;                           |     4.400 ns|     0.497 ns|   0  
                                        |             |             |
MAXDELAY FROM CELL                      |             |             |
"*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_|             |             |
data_val_in[*]" 4.500000 ns ;           |  222.222 MHz|  874.126 MHz|   1  
                                        |             |             |
MAXDELAY FROM CELL                      |             |             |
"*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqs|             |             |
out_in[*]" 4.500000 ns ;                |  222.222 MHz|  568.505 MHz|   2  
                                        |             |             |
MAXDELAY NET                            |             |             |
"*/U1_ddr3_sdram_phy/burstdet[*]"       |             |             |
4.500000 ns ;                           |     4.500 ns|     0.497 ns|   0  
                                        |             |             |
MAXDELAY NET                            |             |             |
"*/U1_ddr3_sdram_phy/rt_rdclksel[*]"    |             |             |
4.500000 ns ;                           |     4.500 ns|     0.497 ns|   0  
                                        |             |             |
MAXDELAY NET                            |             |             |
"*/U1_ddr3_sdram_phy/rt_dqs_read[*]"    |             |             |
4.500000 ns ;                           |     4.500 ns|     0.497 ns|   0  
                                        |             |             |
MAXDELAY NET                            |             |             |
"*/U1_ddr3_sdram_phy/dqsbufd_pause"     |             |             |
4.500000 ns ;                           |     4.500 ns|     0.497 ns|   0  
                                        |             |             |
MAXDELAY NET                            |             |             |
"*/U1_ddr3_sdram_phy/wl_dyndelay[*]"    |             |             |
4.500000 ns ;                           |     4.500 ns|     0.497 ns|   0  
                                        |             |             |
Timing Rule Check                       |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "w_iddr_sclk2" 150.000000 |             |             |
MHz ;                                   |  150.000 MHz|  267.380 MHz|   6  
                                        |             |             |
FREQUENCY NET "w_iddr_sclk1" 150.000000 |             |             |
MHz ;                                   |  150.000 MHz|  267.380 MHz|   6  
                                        |             |             |
FREQUENCY NET "w_sclk" 50.000000 MHz ;  |   50.000 MHz|  124.517 MHz|  13  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 25 clocks:

Clock Domain: w_sclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF.CDIVX   Loads: 1677
   Covered under: MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]" 4.500000 ns ;
   Covered under: MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]" 4.500000 ns ;
   Covered under: FREQUENCY NET "w_sclk" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOS
      Blocked under: BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "w_sclk" ;

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: w_pll_50m   Source: u_pll/PLLInst_0.CLKOP   Loads: 879
   Covered under: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;   Transfers: 56

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD
      Covered under: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;   Transfers: 1

Clock Domain: w_pll_150m   Source: u_pll/PLLInst_0.CLKOS2   Loads: 58
   Covered under: FREQUENCY NET "w_pll_150m" 150.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "w_pll_150m" 150.000000 MHz ;   Transfers: 2

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD
      Covered under: FREQUENCY NET "w_pll_150m" 150.000000 MHz ;   Transfers: 1

Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS   Loads: 4090
   Covered under: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;

   Data transfers from:
   Clock Domain: w_sclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF.CDIVX
      Not reported because source and destination domains are unrelated.

   Clock Domain: w_pll_50m   Source: u_pll/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;   Transfers: 2

   Clock Domain: w_pll_150m   Source: u_pll/PLLInst_0.CLKOS2
      Covered under: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;   Transfers: 1

   Clock Domain: w_iddr_sclk2   Source: u2_iddr_tdc2/Inst6_CLKDIVF.CDIVX
      Not reported because source and destination domains are unrelated.

   Clock Domain: w_iddr_sclk1   Source: u1_iddr_tdc1/Inst6_CLKDIVF.CDIVX
      Not reported because source and destination domains are unrelated.

   Clock Domain: u_eth_top.w_ethphy_refclk_90   Source: u_eth_top/u_eth_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: i_ethphy_refclk_c   Source: i_ethphy_refclk.PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD
      Covered under: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;   Transfers: 2

Clock Domain: w_iddr_sclk2   Source: u2_iddr_tdc2/Inst6_CLKDIVF.CDIVX   Loads: 120
   Covered under: FREQUENCY NET "w_iddr_sclk2" 150.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_150m   Source: u_pll/PLLInst_0.CLKOS2
      Not reported because source and destination domains are unrelated.

   Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: u2_iddr_tdc2/eclko   Source: u2_iddr_tdc2/Inst5_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: w_iddr_sclk1   Source: u1_iddr_tdc1/Inst6_CLKDIVF.CDIVX   Loads: 120
   Covered under: FREQUENCY NET "w_iddr_sclk1" 150.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_150m   Source: u_pll/PLLInst_0.CLKOS2
      Not reported because source and destination domains are unrelated.

   Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: u1_iddr_tdc1/eclko   Source: u1_iddr_tdc1/Inst5_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_eth_top/u_eth_pll/CLKOP   Source: u_eth_top/u_eth_pll/PLLInst_0.CLKOP   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u_eth_top.w_ethphy_refclk_90   Source: u_eth_top/u_eth_pll/PLLInst_0.CLKOS   Loads: 41
   Covered under: FREQUENCY NET "u_eth_top.w_ethphy_refclk_90" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: u_ddr3/ddr3_ipcore_inst/eclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB.ECLKO   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOS
      Blocked under: BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "*eclk" ;

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3/ddr3_ipcore_inst/eclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 9

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3/ddr3_ipcore_inst/eclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 9

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsr90[1]   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSR90   Loads: 8
   No transfer within this clock domain is found

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsr90[0]   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSR90   Loads: 8
   No transfer within this clock domain is found

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3/ddr3_ipcore_inst/eclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3/ddr3_ipcore_inst/eclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOS   Loads: 12
   Covered under: FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos" 100.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOP   Loads: 2
   No transfer within this clock domain is found

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c   Source: i_ddrclk_100m.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u2_iddr_tdc2/eclko   Source: u2_iddr_tdc2/Inst5_ECLKSYNCB.ECLKO   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: w_pll_150m   Source: u_pll/PLLInst_0.CLKOS2
      Not reported because source and destination domains are unrelated.

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u2_iddr_tdc2/eclki   Source: u2_iddr_tdc2/Inst3_DLLDELD.Z   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u1_iddr_tdc1/eclko   Source: u1_iddr_tdc1/Inst5_ECLKSYNCB.ECLKO   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: w_pll_150m   Source: u_pll/PLLInst_0.CLKOS2
      Not reported because source and destination domains are unrelated.

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u1_iddr_tdc1/eclki   Source: u1_iddr_tdc1/Inst3_DLLDELD.Z   Loads: 1
   No transfer within this clock domain is found

Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK   Loads: 448
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: w_sclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF.CDIVX

Clock Domain: i_ethphy_refclk_c   Source: i_ethphy_refclk.PAD   Loads: 21
   Covered under: FREQUENCY NET "i_ethphy_refclk_c" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.

Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD   Loads: 16
   Covered under: FREQUENCY NET "i_clk_50m_c" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK


<A name="mtw1_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2321782 paths, 122 nets, and 81836 connections (90.69% coverage)

--------------------------------------------------------------------------------
<A name="Map_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Thu May 29 16:36:23 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o df1_lidar_top_impl1.tw1 -gui -msgset D:/FreeWork/df1_second_round/df1_3dprj_dev/prj/promote.xml df1_lidar_top_impl1_map.ncd df1_lidar_top_impl1.prf 
Design file:     df1_lidar_top_impl1_map.ncd
Preference file: df1_lidar_top_impl1.prf
Device,speed:    LFE5U-45F,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_1_0' Target='right'>FREQUENCY NET "i_clk_50m_c" 50.000000 MHz (0 errors)</A></LI>            745 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_1' Target='right'>FREQUENCY NET "w_pll_150m" 150.000000 MHz (0 errors)</A></LI>            623 items scored, 0 timing errors detected.

<FONT COLOR=red><LI><A href='#map_twr_pref_1_2' Target='right'><FONT COLOR=red>FREQUENCY NET "w_pll_100m" 100.000000 MHz (33 errors)</FONT></A></LI>
</FONT>            4096 items scored, 33 timing errors detected.

<LI><A href='#map_twr_pref_1_3' Target='right'>FREQUENCY NET "u_eth_top.w_ethphy_refclk_90" 50.000000 MHz (0 errors)</A></LI>            291 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_4' Target='right'>FREQUENCY NET "i_ethphy_refclk_c" 50.000000 MHz (0 errors)</A></LI>            108 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_5' Target='right'>FREQUENCY NET "u_eth_top/u_eth_pll/CLKOP" 50.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_6' Target='right'>FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c" 100.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_7' Target='right'>FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos" 100.000000 MHz (0 errors)</A></LI>            202 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_8' Target='right'>FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop" 300.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_9' Target='right'>FREQUENCY PORT "i_clk_50m" 50.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_10' Target='right'>FREQUENCY PORT "i_ddrclk_100m" 100.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_11' Target='right'>FREQUENCY PORT "i_ethphy_refclk" 50.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_12' Target='right'>FREQUENCY PORT "i_tdc1_lvds_serclk" 300.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_13' Target='right'>FREQUENCY PORT "i_tdc2_lvds_serclk" 300.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_14' Target='right'>FREQUENCY NET "w_pll_50m" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_15' Target='right'>BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "*eclk" (0 errors)</A></LI>            2 items scored.

<LI><A href='#map_twr_pref_1_16' Target='right'>BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "w_sclk" (0 errors)</A></LI>            2 items scored.

<LI><A href='#map_twr_pref_1_17' Target='right'>MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]" 4.500000 ns (0 errors)</A></LI>            32 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_18' Target='right'>MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]" 4.500000 ns (0 errors)</A></LI>            4 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_19' Target='right'>FREQUENCY NET "w_iddr_sclk2" 150.000000 MHz (0 errors)</A></LI>            1947 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_20' Target='right'>FREQUENCY NET "w_iddr_sclk1" 150.000000 MHz (0 errors)</A></LI>            1997 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_21' Target='right'>FREQUENCY NET "w_sclk" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_22' Target='right'>Timing Rule Check(0 errors)</A></LI>            22 items scored, 0 timing errors detected.

9 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_1_0"></A>Preference: FREQUENCY NET "i_clk_50m_c" 50.000000 MHz ;
            745 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rst_dlycnt[0]  (from i_clk_50m_c +)
   Destination:    FF         Data in        r_rst_dlycnt[0]  (to i_clk_50m_c +)

   Delay:               0.295ns  (80.0% logic, 20.0% route), 2 logic levels.

 Constraint Details:

      0.295ns physical path delay SLICE_2640 to SLICE_2640 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path SLICE_2640 to SLICE_2640:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161 SLICE_2640.CLK to  SLICE_2640.Q1 SLICE_2640 (from i_clk_50m_c)
ROUTE         1   e 0.058  SLICE_2640.Q1 to  SLICE_2640.A1 r_rst_dlycnt[0]
CTOF_DEL    ---     0.075  SLICE_2640.A1 to  SLICE_2640.F1 SLICE_2640
ROUTE         1   e 0.001  SLICE_2640.F1 to SLICE_2640.DI1 un1_r_rst_dlycnt_4_cry_0_0_S1 (to i_clk_50m_c)
                  --------
                    0.295   (80.0% logic, 20.0% route), 2 logic levels.


================================================================================
<A name="map_twr_pref_1_1"></A>Preference: FREQUENCY NET "w_pll_150m" 150.000000 MHz ;
            623 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.103ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u1_iddr_tdc1/Inst_rxdll_sync/dll_lock_q1  (from w_pll_150m +)
   Destination:    FF         Data in        u1_iddr_tdc1/Inst_rxdll_sync/dll_lock_q2  (to w_pll_150m +)

   Delay:               0.220ns  (73.6% logic, 26.4% route), 1 logic levels.

 Constraint Details:

      0.220ns physical path delay u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3661 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3661 meets
      0.117ns M_HLD and
      0.000ns delay constraint requirement (totaling 0.117ns) by 0.103ns

 Physical Path Details:

      Data path u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3661 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3661:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162 *LICE_3661.CLK to *SLICE_3661.Q0 u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3661 (from w_pll_150m)
ROUTE         1   e 0.058 *SLICE_3661.Q0 to *SLICE_3661.M1 u1_iddr_tdc1/Inst_rxdll_sync/dll_lock_q1 (to w_pll_150m)
                  --------
                    0.220   (73.6% logic, 26.4% route), 1 logic levels.


================================================================================
<A name="map_twr_pref_1_2"></A>Preference: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;
            4096 items scored, 33 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.059ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_ddrrst_n  (from i_clk_50m_c +)
   Destination:    PDPW16KD   Port           u2_ddr3_interface/u2_ddr_round_robin/u0_udp2ddr/pdp_ram_0_0_2(ASIC)  (to w_pll_100m +)

   Delay:               0.361ns  (44.9% logic, 55.1% route), 1 logic levels.

 Constraint Details:

      0.361ns physical path delay SLICE_3512 to u2_ddr3_interface/u2_ddr_round_robin/u0_udp2ddr/pdp_ram_0_0_2 exceeds
      1.420ns RST_HLD and
      0.000ns delay constraint requirement (totaling 1.420ns) by 1.059ns

 Physical Path Details:

      Data path SLICE_3512 to u2_ddr3_interface/u2_ddr_round_robin/u0_udp2ddr/pdp_ram_0_0_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162 SLICE_3512.CLK to  SLICE_3512.Q0 SLICE_3512 (from i_clk_50m_c)
ROUTE       999   e 0.199  SLICE_3512.Q0 to *ram_0_0_2.RST r_ddrrst_n (to w_pll_100m)
                  --------
                    0.361   (44.9% logic, 55.1% route), 1 logic levels.


================================================================================
<A name="map_twr_pref_1_3"></A>Preference: FREQUENCY NET "u_eth_top.w_ethphy_refclk_90" 50.000000 MHz ;
            291 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_91  (from u_eth_top.w_ethphy_refclk_90 +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_91  (to u_eth_top.w_ethphy_refclk_90 +)

   Delay:               0.295ns  (80.0% logic, 20.0% route), 2 logic levels.

 Constraint Details:

      0.295ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2211 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2211 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2211 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2211:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161 *LICE_2211.CLK to *SLICE_2211.Q1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2211 (from u_eth_top.w_ethphy_refclk_90)
ROUTE         5   e 0.058 *SLICE_2211.Q1 to *SLICE_2211.A1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/rcount_1
CTOF_DEL    ---     0.075 *SLICE_2211.A1 to *SLICE_2211.F1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2211
ROUTE         1   e 0.001 *SLICE_2211.F1 to *LICE_2211.DI1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/ircount_1 (to u_eth_top.w_ethphy_refclk_90)
                  --------
                    0.295   (80.0% logic, 20.0% route), 2 logic levels.


================================================================================
<A name="map_twr_pref_1_4"></A>Preference: FREQUENCY NET "i_ethphy_refclk_c" 50.000000 MHz ;
            108 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_60  (from i_ethphy_refclk_c +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_60  (to i_ethphy_refclk_c +)

   Delay:               0.295ns  (80.0% logic, 20.0% route), 2 logic levels.

 Constraint Details:

      0.295ns physical path delay u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2237 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2237 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2237 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2237:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161 *LICE_2237.CLK to *SLICE_2237.Q1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2237 (from i_ethphy_refclk_c)
ROUTE         5   e 0.058 *SLICE_2237.Q1 to *SLICE_2237.A1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wcount_1
CTOF_DEL    ---     0.075 *SLICE_2237.A1 to *SLICE_2237.F1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2237
ROUTE         1   e 0.001 *SLICE_2237.F1 to *LICE_2237.DI1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/iwcount_1 (to i_ethphy_refclk_c)
                  --------
                    0.295   (80.0% logic, 20.0% route), 2 logic levels.


================================================================================
<A name="map_twr_pref_1_5"></A>Preference: FREQUENCY NET "u_eth_top/u_eth_pll/CLKOP" 50.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="map_twr_pref_1_6"></A>Preference: FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c" 100.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="map_twr_pref_1_7"></A>Preference: FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos" 100.000000 MHz ;
            202 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.103ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/lock_d1  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/lock_d2  (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)

   Delay:               0.220ns  (73.6% logic, 26.4% route), 1 logic levels.

 Constraint Details:

      0.220ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/SLICE_4389 to u_ddr3/ddr3_ipcore_inst/U1_clocking/SLICE_4389 meets
      0.117ns M_HLD and
      0.000ns delay constraint requirement (totaling 0.117ns) by 0.103ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_clocking/SLICE_4389 to u_ddr3/ddr3_ipcore_inst/U1_clocking/SLICE_4389:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162 *LICE_4389.CLK to *SLICE_4389.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/SLICE_4389 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE         1   e 0.058 *SLICE_4389.Q0 to *SLICE_4389.M1 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/lock_d1 (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
                  --------
                    0.220   (73.6% logic, 26.4% route), 1 logic levels.


================================================================================
<A name="map_twr_pref_1_8"></A>Preference: FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="map_twr_pref_1_9"></A>Preference: FREQUENCY PORT "i_clk_50m" 50.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="map_twr_pref_1_10"></A>Preference: FREQUENCY PORT "i_ddrclk_100m" 100.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="map_twr_pref_1_11"></A>Preference: FREQUENCY PORT "i_ethphy_refclk" 50.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="map_twr_pref_1_12"></A>Preference: FREQUENCY PORT "i_tdc1_lvds_serclk" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="map_twr_pref_1_13"></A>Preference: FREQUENCY PORT "i_tdc2_lvds_serclk" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="map_twr_pref_1_14"></A>Preference: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.102ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_motor_control/u1_motor_drive/r0_motor_fg  (from w_pll_50m +)
   Destination:    FF         Data in        u_motor_control/u1_motor_drive/r1_motor_fg  (to w_pll_50m +)

   Delay:               0.219ns  (73.5% logic, 26.5% route), 1 logic levels.

 Constraint Details:

      0.219ns physical path delay u_motor_control/u1_motor_drive/SLICE_7554 to u_motor_control/u1_motor_drive/SLICE_7554 meets
      0.117ns M_HLD and
      0.000ns delay constraint requirement (totaling 0.117ns) by 0.102ns

 Physical Path Details:

      Data path u_motor_control/u1_motor_drive/SLICE_7554 to u_motor_control/u1_motor_drive/SLICE_7554:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161 *LICE_7554.CLK to *SLICE_7554.Q1 u_motor_control/u1_motor_drive/SLICE_7554 (from w_pll_50m)
ROUTE         4   e 0.058 *SLICE_7554.Q1 to *SLICE_7554.M0 u_motor_control/u1_motor_drive/r0_motor_fg (to w_pll_50m)
                  --------
                    0.219   (73.5% logic, 26.5% route), 1 logic levels.


================================================================================
<A name="map_twr_pref_1_15"></A>Preference: BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "*eclk" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[3]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    CLKDIVF    Port           u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF(ASIC)  (to u_ddr3/ddr3_ipcore_inst/eclk +)

   Delay:               0.635ns  (37.3% logic, 62.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.192 *LICE_4386.CLK to *SLICE_4386.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4386 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE         7   e 0.199 *SLICE_4386.Q0 to *LICE_13155.A0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[3]
CTOF_DEL    ---     0.088 *LICE_13155.A0 to *LICE_13155.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_13155
ROUTE        47   e 0.199 *LICE_13155.F0 to *1_CLKDIVF.RST u_ddr3/ddr3_ipcore_inst/ddr_rst (to u_ddr3/ddr3_ipcore_inst/eclk)
                  --------
                    0.678   (41.3% logic, 58.7% route), 2 logic levels.


================================================================================
<A name="map_twr_pref_1_16"></A>Preference: BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "w_sclk" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[2]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsbufd_pause  (to w_sclk +)

   Delay:               0.437ns  (54.2% logic, 45.8% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.192 *LICE_4390.CLK to *SLICE_4390.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4390 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE        12   e 0.199 *SLICE_4390.Q0 to *SLICE_5465.B0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/mem_sync_pause
CTOF_DEL    ---     0.088 *SLICE_5465.B0 to *SLICE_5465.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5465
ROUTE         1   e 0.001 *SLICE_5465.F0 to *LICE_5465.DI0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsbufd_pause_2 (to w_sclk)
                  --------
                    0.480   (58.3% logic, 41.7% route), 2 logic levels.


================================================================================
<A name="map_twr_pref_1_17"></A>Preference: MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]" 4.500000 ns ;
            32 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.425ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[1]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_TSHX2DQA$r0  (to w_sclk +)

   Delay:               0.360ns  (44.7% logic, 55.3% route), 1 logic levels.

 Constraint Details:

      0.360ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[10]_MGIOL meets
     -0.065ns DO_HLD and
      0.000ns delay constraint requirement (totaling -0.065ns) by 0.425ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[10]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161 *LICE_5428.CLK to *SLICE_5428.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 (from w_sclk)
ROUTE        16   e 0.199 *SLICE_5428.Q1 to *MGIOL.TSDATA1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1] (to w_sclk)
                  --------
                    0.360   (44.7% logic, 55.3% route), 1 logic levels.

Report:    0.360ns is the minimum delay for this preference.


================================================================================
<A name="map_twr_pref_1_18"></A>Preference: MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]" 4.500000 ns ;
            4 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.652ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[1]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_ODDRX2DQSB  (to w_sclk +)

   Delay:               0.634ns  (37.2% logic, 62.8% route), 2 logic levels.

 Constraint Details:

      0.634ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5327 to em_ddr_dqs[1]_MGIOL meets
     -0.018ns DO_HLD and
      0.000ns delay constraint requirement (totaling -0.018ns) by 0.652ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5327 to em_ddr_dqs[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161 *LICE_5327.CLK to *SLICE_5327.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5327 (from w_sclk)
ROUTE         2   e 0.199 *SLICE_5327.Q1 to *LICE_13093.C0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[1]
CTOF_DEL    ---     0.075 *LICE_13093.C0 to *LICE_13093.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/SLICE_13093
ROUTE         1   e 0.199 *LICE_13093.F0 to *MGIOL.TXDATA1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/ddr3_dqsout_db0a_int (to w_sclk)
                  --------
                    0.634   (37.2% logic, 62.8% route), 2 logic levels.

Report:    0.634ns is the minimum delay for this preference.


================================================================================
<A name="map_twr_pref_1_19"></A>Preference: FREQUENCY NET "w_iddr_sclk2" 150.000000 MHz ;
            1947 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/FF_100  (from w_iddr_sclk2 +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/FF_100  (to w_iddr_sclk2 +)

   Delay:               0.295ns  (80.0% logic, 20.0% route), 2 logic levels.

 Constraint Details:

      0.295ns physical path delay u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_340 to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_340 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_340 to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_340:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161 *SLICE_340.CLK to */SLICE_340.Q1 u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_340 (from w_iddr_sclk2)
ROUTE         5   e 0.058 */SLICE_340.Q1 to */SLICE_340.A1 u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/wcount_1
CTOF_DEL    ---     0.075 */SLICE_340.A1 to */SLICE_340.F1 u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_340
ROUTE         1   e 0.001 */SLICE_340.F1 to *SLICE_340.DI1 u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/iwcount_1 (to w_iddr_sclk2)
                  --------
                    0.295   (80.0% logic, 20.0% route), 2 logic levels.


================================================================================
<A name="map_twr_pref_1_20"></A>Preference: FREQUENCY NET "w_iddr_sclk1" 150.000000 MHz ;
            1997 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/FF_100  (from w_iddr_sclk1 +)
   Destination:    FF         Data in        u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/FF_100  (to w_iddr_sclk1 +)

   Delay:               0.295ns  (80.0% logic, 20.0% route), 2 logic levels.

 Constraint Details:

      0.295ns physical path delay u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_379 to u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_379 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_379 to u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_379:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161 *SLICE_379.CLK to */SLICE_379.Q1 u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_379 (from w_iddr_sclk1)
ROUTE         5   e 0.058 */SLICE_379.Q1 to */SLICE_379.A1 u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/wcount_1
CTOF_DEL    ---     0.075 */SLICE_379.A1 to */SLICE_379.F1 u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_379
ROUTE         1   e 0.001 */SLICE_379.F1 to *SLICE_379.DI1 u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/iwcount_1 (to w_iddr_sclk1)
                  --------
                    0.295   (80.0% logic, 20.0% route), 2 logic levels.


================================================================================
<A name="map_twr_pref_1_21"></A>Preference: FREQUENCY NET "w_sclk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.102ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/cal_bc4_r2  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/cal_bc4_r3  (to w_sclk +)

   Delay:               0.219ns  (73.5% logic, 26.5% route), 1 logic levels.

 Constraint Details:

      0.219ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5308 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5308 meets
      0.117ns M_HLD and
      0.000ns delay constraint requirement (totaling 0.117ns) by 0.102ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5308 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5308:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161 *LICE_5308.CLK to *SLICE_5308.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5308 (from w_sclk)
ROUTE         1   e 0.058 *SLICE_5308.Q1 to *SLICE_5308.M0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/cal_bc4_r2_Q (to w_sclk)
                  --------
                    0.219   (73.5% logic, 26.5% route), 1 logic levels.


================================================================================
<A name="map_twr_pref_1_22"></A>Internal Preference: Timing Rule Check
            22 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: em_ddr_dqs[0]_MGIOL meets ECLK to DQSW skew range from -6.719ns to -0.078ns

   Max skew of -0.199ns meets timing requirement of -0.078ns by 0.121ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.278         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1   e 0.199       J1.PADDI to *LLInst_0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000 *LLInst_0.CLKI to *LInst_0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2   e 0.199 *LInst_0.CLKOP to *LKSYNCB.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *LKSYNCB.ECLKI to *LKSYNCB.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26   e 0.199 *LKSYNCB.ECLKO to *0]_MGIOL.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw)
                  --------
                    0.875   (31.8% logic, 68.2% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *LInst_0.CLKFB to *LInst_0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2   e 0.058 *LInst_0.CLKOP to *LInst_0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.058   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.278         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1   e 0.199       J1.PADDI to *LLInst_0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000 *LLInst_0.CLKI to *LInst_0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2   e 0.199 *LInst_0.CLKOP to *LKSYNCB.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *LKSYNCB.ECLKI to *LKSYNCB.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26   e 0.199 *LKSYNCB.ECLKO to *t_dqsbuf.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.000 *t_dqsbuf.ECLK to *t_dqsbuf.DQSW u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf
ROUTE         1   e 0.199 *t_dqsbuf.DQSW to *0]_MGIOL.DQSW u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw
                  --------
                    1.074   (25.9% logic, 74.1% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *LInst_0.CLKFB to *LInst_0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2   e 0.058 *LInst_0.CLKOP to *LInst_0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.058   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -0.199ns meets timing requirement of -6.719ns by 6.520ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.282         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1   e 0.199       J1.PADDI to *LLInst_0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000 *LLInst_0.CLKI to *LInst_0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2   e 0.199 *LInst_0.CLKOP to *LKSYNCB.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *LKSYNCB.ECLKI to *LKSYNCB.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26   e 0.199 *LKSYNCB.ECLKO to *0]_MGIOL.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw)
                  --------
                    0.879   (32.1% logic, 67.9% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *LInst_0.CLKFB to *LInst_0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2   e 0.058 *LInst_0.CLKOP to *LInst_0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.058   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.282         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1   e 0.199       J1.PADDI to *LLInst_0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000 *LLInst_0.CLKI to *LInst_0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2   e 0.199 *LInst_0.CLKOP to *LKSYNCB.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *LKSYNCB.ECLKI to *LKSYNCB.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26   e 0.199 *LKSYNCB.ECLKO to *t_dqsbuf.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.000 *t_dqsbuf.ECLK to *t_dqsbuf.DQSW u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf
ROUTE         1   e 0.199 *t_dqsbuf.DQSW to *0]_MGIOL.DQSW u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw
                  --------
                    1.078   (26.2% logic, 73.8% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *LInst_0.CLKFB to *LInst_0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2   e 0.058 *LInst_0.CLKOP to *LInst_0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.058   (0.0% logic, 100.0% route), 1 logic levels.

<A name="mtw1_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "i_clk_50m_c" 50.000000   |             |             |
MHz ;                                   |     0.000 ns|     0.177 ns|   2  
                                        |             |             |
FREQUENCY NET "w_pll_150m" 150.000000   |             |             |
MHz ;                                   |     0.000 ns|     0.103 ns|   1  
                                        |             |             |
FREQUENCY NET "w_pll_100m" 100.000000   |             |             |
MHz ;                                   |     0.000 ns|    -1.059 ns|   1 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_eth_top.w_ethphy_refclk_90"          |             |             |
50.000000 MHz ;                         |     0.000 ns|     0.177 ns|   2  
                                        |             |             |
FREQUENCY NET "i_ethphy_refclk_c"       |             |             |
50.000000 MHz ;                         |     0.000 ns|     0.177 ns|   2  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_eth_top/u_eth_pll/CLKOP" 50.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_ddr3/ddr3_ipcore_inst/U1_clocking/clk|             |             |
_in_c" 100.000000 MHz ;                 |            -|            -|   0  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_ddr3/ddr3_ipcore_inst/U1_clocking/clk|             |             |
os" 100.000000 MHz ;                    |     0.000 ns|     0.103 ns|   1  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_ddr3/ddr3_ipcore_inst/U1_clocking/clk|             |             |
op" 300.000000 MHz ;                    |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "i_clk_50m" 50.000000    |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "i_ddrclk_100m"          |             |             |
100.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "i_ethphy_refclk"        |             |             |
50.000000 MHz ;                         |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "i_tdc1_lvds_serclk"     |             |             |
300.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "i_tdc2_lvds_serclk"     |             |             |
300.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "w_pll_50m" 50.000000 MHz |             |             |
;                                       |     0.000 ns|     0.102 ns|   1  
                                        |             |             |
MAXDELAY FROM CELL                      |             |             |
"*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_|             |             |
data_val_in[*]" 4.500000 ns ;           |     0.000 ns|     0.360 ns|   1  
                                        |             |             |
MAXDELAY FROM CELL                      |             |             |
"*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqs|             |             |
out_in[*]" 4.500000 ns ;                |     0.000 ns|     0.634 ns|   2  
                                        |             |             |
FREQUENCY NET "w_iddr_sclk2" 150.000000 |             |             |
MHz ;                                   |     0.000 ns|     0.177 ns|   2  
                                        |             |             |
FREQUENCY NET "w_iddr_sclk1" 150.000000 |             |             |
MHz ;                                   |     0.000 ns|     0.177 ns|   2  
                                        |             |             |
FREQUENCY NET "w_sclk" 50.000000 MHz ;  |     0.000 ns|     0.102 ns|   1  
                                        |             |             |
Timing Rule Check                       |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
r_ddrrst_n                              |    1841|      31|     93.94%
                                        |        |        |
----------------------------------------------------------------------------


<A name="mtw1_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 25 clocks:

Clock Domain: w_sclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF.CDIVX   Loads: 1677
   Covered under: MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]" 4.500000 ns ;
   Covered under: FREQUENCY NET "w_sclk" 50.000000 MHz ;
   Covered under: MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]" 4.500000 ns ;

   Data transfers from:
   Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOS
      Blocked under: BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "w_sclk" ;

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: w_pll_50m   Source: u_pll/PLLInst_0.CLKOP   Loads: 879
   Covered under: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;   Transfers: 56

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD
      Covered under: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;   Transfers: 1

Clock Domain: w_pll_150m   Source: u_pll/PLLInst_0.CLKOS2   Loads: 58
   Covered under: FREQUENCY NET "w_pll_150m" 150.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "w_pll_150m" 150.000000 MHz ;   Transfers: 2

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD
      Covered under: FREQUENCY NET "w_pll_150m" 150.000000 MHz ;   Transfers: 1

Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS   Loads: 4090
   Covered under: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;

   Data transfers from:
   Clock Domain: w_sclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF.CDIVX
      Not reported because source and destination domains are unrelated.

   Clock Domain: w_pll_50m   Source: u_pll/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;   Transfers: 2

   Clock Domain: w_pll_150m   Source: u_pll/PLLInst_0.CLKOS2
      Covered under: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;   Transfers: 1

   Clock Domain: w_iddr_sclk2   Source: u2_iddr_tdc2/Inst6_CLKDIVF.CDIVX
      Not reported because source and destination domains are unrelated.

   Clock Domain: w_iddr_sclk1   Source: u1_iddr_tdc1/Inst6_CLKDIVF.CDIVX
      Not reported because source and destination domains are unrelated.

   Clock Domain: u_eth_top.w_ethphy_refclk_90   Source: u_eth_top/u_eth_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: i_ethphy_refclk_c   Source: i_ethphy_refclk.PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD
      Covered under: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;   Transfers: 2

Clock Domain: w_iddr_sclk2   Source: u2_iddr_tdc2/Inst6_CLKDIVF.CDIVX   Loads: 120
   Covered under: FREQUENCY NET "w_iddr_sclk2" 150.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_150m   Source: u_pll/PLLInst_0.CLKOS2
      Not reported because source and destination domains are unrelated.

   Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: u2_iddr_tdc2/eclko   Source: u2_iddr_tdc2/Inst5_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: w_iddr_sclk1   Source: u1_iddr_tdc1/Inst6_CLKDIVF.CDIVX   Loads: 120
   Covered under: FREQUENCY NET "w_iddr_sclk1" 150.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_150m   Source: u_pll/PLLInst_0.CLKOS2
      Not reported because source and destination domains are unrelated.

   Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: u1_iddr_tdc1/eclko   Source: u1_iddr_tdc1/Inst5_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_eth_top/u_eth_pll/CLKOP   Source: u_eth_top/u_eth_pll/PLLInst_0.CLKOP   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u_eth_top.w_ethphy_refclk_90   Source: u_eth_top/u_eth_pll/PLLInst_0.CLKOS   Loads: 41
   Covered under: FREQUENCY NET "u_eth_top.w_ethphy_refclk_90" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: u_ddr3/ddr3_ipcore_inst/eclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB.ECLKO   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOS
      Blocked under: BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "*eclk" ;

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3/ddr3_ipcore_inst/eclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 9

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3/ddr3_ipcore_inst/eclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 9

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsr90[1]   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSR90   Loads: 8
   No transfer within this clock domain is found

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsr90[0]   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSR90   Loads: 8
   No transfer within this clock domain is found

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3/ddr3_ipcore_inst/eclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3/ddr3_ipcore_inst/eclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOS   Loads: 12
   Covered under: FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos" 100.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOP   Loads: 2
   No transfer within this clock domain is found

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c   Source: i_ddrclk_100m.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u2_iddr_tdc2/eclko   Source: u2_iddr_tdc2/Inst5_ECLKSYNCB.ECLKO   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: w_pll_150m   Source: u_pll/PLLInst_0.CLKOS2
      Not reported because source and destination domains are unrelated.

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u2_iddr_tdc2/eclki   Source: u2_iddr_tdc2/Inst3_DLLDELD.Z   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u1_iddr_tdc1/eclko   Source: u1_iddr_tdc1/Inst5_ECLKSYNCB.ECLKO   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: w_pll_150m   Source: u_pll/PLLInst_0.CLKOS2
      Not reported because source and destination domains are unrelated.

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u1_iddr_tdc1/eclki   Source: u1_iddr_tdc1/Inst3_DLLDELD.Z   Loads: 1
   No transfer within this clock domain is found

Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK   Loads: 448
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: w_sclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF.CDIVX

Clock Domain: i_ethphy_refclk_c   Source: i_ethphy_refclk.PAD   Loads: 21
   Covered under: FREQUENCY NET "i_ethphy_refclk_c" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.

Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD   Loads: 16
   Covered under: FREQUENCY NET "i_clk_50m_c" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK


<A name="mtw1_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 33  Score: 33359
Cumulative negative slack: 33359

Constraints cover 2321782 paths, 27 nets, and 86265 connections (95.60% coverage)



<A name="mtw1_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 33 (hold)
Score: 0 (setup), 33359 (hold)
Cumulative negative slack: 33359 (0+33359)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
