{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763613530746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763613530746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 19 20:38:50 2025 " "Processing started: Wed Nov 19 20:38:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763613530746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763613530746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c final " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763613530746 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1763613530858 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1763613530858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deck_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file deck_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deck_memory " "Found entity 1: deck_memory" {  } { { "deck_memory.sv" "" { Text "D:/School/ECPE/ECPE174/final_project/deck_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763613534803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763613534803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deck_lookup.sv 1 1 " "Found 1 design units, including 1 entities, in source file deck_lookup.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deck_lookup " "Found entity 1: deck_lookup" {  } { { "deck_lookup.sv" "" { Text "D:/School/ECPE/ECPE174/final_project/deck_lookup.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763613534804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763613534804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asyncrst_syncrst.sv 1 1 " "Found 1 design units, including 1 entities, in source file asyncrst_syncrst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 asyncRst_syncRst " "Found entity 1: asyncRst_syncRst" {  } { { "asyncRst_syncRst.sv" "" { Text "D:/School/ECPE/ECPE174/final_project/asyncRst_syncRst.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763613534804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763613534804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file synchronizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "synchronizer.sv" "" { Text "D:/School/ECPE/ECPE174/final_project/synchronizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763613534805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763613534805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder6.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder6 " "Found entity 1: adder6" {  } { { "adder6.sv" "" { Text "D:/School/ECPE/ECPE174/final_project/adder6.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763613534805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763613534805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "result_add.sv 1 1 " "Found 1 design units, including 1 entities, in source file result_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 result_mag " "Found entity 1: result_mag" {  } { { "result_add.sv" "" { Text "D:/School/ECPE/ECPE174/final_project/result_add.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763613534806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763613534806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_add.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Found entity 1: fulladd" {  } { { "full_add.sv" "" { Text "D:/School/ECPE/ECPE174/final_project/full_add.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763613534806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763613534806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_fsm " "Found entity 1: game_fsm" {  } { { "game_fsm.sv" "" { Text "D:/School/ECPE/ECPE174/final_project/game_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763613534807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763613534807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deck_loader.sv 1 1 " "Found 1 design units, including 1 entities, in source file deck_loader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deck_loader " "Found entity 1: deck_loader" {  } { { "deck_loader.sv" "" { Text "D:/School/ECPE/ECPE174/final_project/deck_loader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763613534807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763613534807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_logic " "Found entity 1: alu_logic" {  } { { "alu_logic.sv" "" { Text "D:/School/ECPE/ECPE174/final_project/alu_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763613534808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763613534808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "card_draw.sv 1 1 " "Found 1 design units, including 1 entities, in source file card_draw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 card_draw " "Found entity 1: card_draw" {  } { { "card_draw.sv" "" { Text "D:/School/ECPE/ECPE174/final_project/card_draw.sv" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763613534808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763613534808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pord_disp.sv 1 1 " "Found 1 design units, including 1 entities, in source file pord_disp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PorD_disp " "Found entity 1: PorD_disp" {  } { { "PorD_disp.sv" "" { Text "D:/School/ECPE/ECPE174/final_project/PorD_disp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763613534809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763613534809 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "load_done fullgame.sv(33) " "Verilog HDL Declaration error at fullgame.sv(33): identifier \"load_done\" is already declared in the present scope" {  } { { "fullgame.sv" "" { Text "D:/School/ECPE/ECPE174/final_project/fullgame.sv" 33 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1763613534809 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "mem_addr fullgame.sv(34) " "Verilog HDL Declaration error at fullgame.sv(34): identifier \"mem_addr\" is already declared in the present scope" {  } { { "fullgame.sv" "" { Text "D:/School/ECPE/ECPE174/final_project/fullgame.sv" 34 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1763613534809 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "mem_wen fullgame.sv(35) " "Verilog HDL Declaration error at fullgame.sv(35): identifier \"mem_wen\" is already declared in the present scope" {  } { { "fullgame.sv" "" { Text "D:/School/ECPE/ECPE174/final_project/fullgame.sv" 35 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1763613534809 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "mem_in fullgame.sv(36) " "Verilog HDL Declaration error at fullgame.sv(36): identifier \"mem_in\" is already declared in the present scope" {  } { { "fullgame.sv" "" { Text "D:/School/ECPE/ECPE174/final_project/fullgame.sv" 36 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1763613534809 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "mem_out fullgame.sv(36) " "Verilog HDL Declaration error at fullgame.sv(36): identifier \"mem_out\" is already declared in the present scope" {  } { { "fullgame.sv" "" { Text "D:/School/ECPE/ECPE174/final_project/fullgame.sv" 36 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1763613534809 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "fullgame fullgame.sv(1) " "Ignored design unit \"fullgame\" at fullgame.sv(1) due to previous errors" {  } { { "fullgame.sv" "" { Text "D:/School/ECPE/ECPE174/final_project/fullgame.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1763613534809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullgame.sv 0 0 " "Found 0 design units, including 0 entities, in source file fullgame.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763613534809 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763613534847 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 19 20:38:54 2025 " "Processing ended: Wed Nov 19 20:38:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763613534847 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763613534847 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763613534847 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1763613534847 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 1  " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1763613535483 ""}
