INFO: [vitis-run 60-1548] Creating build summary session with primary output C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder\CAN_decoder.hlsrun_csim_summary, at 12/11/24 16:54:09
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run csim -work_dir C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder -config C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg -cmdlineconfig C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1.2 (64-bit)
  **** SW Build 5096458 on Sep  5 2024
  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
  **** Start of session at: Wed Dec 11 16:54:11 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source C:/Xilinx/2024.1/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'flaud' on host 'jackzenbook' (Windows NT_amd64 version 10.0) on Wed Dec 11 16:54:12 -0500 2024
INFO: [HLS 200-10] In directory 'C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder'
INFO: [HLS 200-2005] Using work_dir C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/can_message_decoder.cpp' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file 'C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/can_message_decoder.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/testbench.cpp' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(12)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/testbench.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=can_message_decoder.cpp' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/can_message_decoder.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=decode_can_message' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=0.5ns' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(8)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(14)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(5)
INFO: [SIM 211-200] Executing Code Analyzer instead of classic HLS C simulation
INFO: [SIM 211-200] Compiling source code can_message_decoder.cpp as hardware code with instrumentation
INFO: [SIM 211-200] Compiling source code testbench.cpp as test bench code with instrumentation
INFO: [SIM 211-200] Compiling source code can_message_decoder.cpp as test bench code with instrumentation
INFO: [SIM 211-200] Linking hardware code
INFO: [SIM 211-200] Transforming hardware bitcode
INFO: [SIM 211-200] Linking executable
ld.lld: error: duplicate symbol: compute_hash(ap_uint<29>)
>>> defined at testbench.cpp
>>>            C:\Users\flaud\Documents\GitHub\LiveTelemetry\FPGA\CAN_Decoder_Hardware\CAN_decoder\CAN_decoder\hls\csim\code_analyzer\.internal\build\testbench.cpp.0.o
>>> defined at can_message_decoder.cpp
>>>            C:\Users\flaud\Documents\GitHub\LiveTelemetry\FPGA\CAN_Decoder_Hardware\CAN_decoder\CAN_decoder\hls\csim\code_analyzer\.internal\build\can_message_decoder.cpp.0.o

ld.lld: error: duplicate symbol: initialize_hash_table(int)
>>> defined at testbench.cpp
>>>            C:\Users\flaud\Documents\GitHub\LiveTelemetry\FPGA\CAN_Decoder_Hardware\CAN_decoder\CAN_decoder\hls\csim\code_analyzer\.internal\build\testbench.cpp.0.o
>>> defined at can_message_decoder.cpp
>>>            C:\Users\flaud\Documents\GitHub\LiveTelemetry\FPGA\CAN_Decoder_Hardware\CAN_decoder\CAN_decoder\hls\csim\code_analyzer\.internal\build\can_message_decoder.cpp.0.o

ld.lld: error: duplicate symbol: msg_lut
>>> defined at testbench.cpp
>>>            C:\Users\flaud\Documents\GitHub\LiveTelemetry\FPGA\CAN_Decoder_Hardware\CAN_decoder\CAN_decoder\hls\csim\code_analyzer\.internal\build\testbench.cpp.0.o
>>> defined at can_message_decoder.cpp
>>>            C:\Users\flaud\Documents\GitHub\LiveTelemetry\FPGA\CAN_Decoder_Hardware\CAN_decoder\CAN_decoder\hls\csim\code_analyzer\.internal\build\can_message_decoder.cpp.0.o

ld.lld: error: duplicate symbol: signal_def_mem
>>> defined at testbench.cpp
>>>            C:\Users\flaud\Documents\GitHub\LiveTelemetry\FPGA\CAN_Decoder_Hardware\CAN_decoder\CAN_decoder\hls\csim\code_analyzer\.internal\build\testbench.cpp.0.o
>>> defined at can_message_decoder.cpp
>>>            C:\Users\flaud\Documents\GitHub\LiveTelemetry\FPGA\CAN_Decoder_Hardware\CAN_decoder\CAN_decoder\hls\csim\code_analyzer\.internal\build\can_message_decoder.cpp.0.o

ld.lld: error: duplicate symbol: signal_names
>>> defined at testbench.cpp
>>>            C:\Users\flaud\Documents\GitHub\LiveTelemetry\FPGA\CAN_Decoder_Hardware\CAN_decoder\CAN_decoder\hls\csim\code_analyzer\.internal\build\testbench.cpp.0.o
>>> defined at can_message_decoder.cpp
>>>            C:\Users\flaud\Documents\GitHub\LiveTelemetry\FPGA\CAN_Decoder_Hardware\CAN_decoder\CAN_decoder\hls\csim\code_analyzer\.internal\build\can_message_decoder.cpp.0.o

ld.lld: error: duplicate symbol: hash_table
>>> defined at testbench.cpp
>>>            C:\Users\flaud\Documents\GitHub\LiveTelemetry\FPGA\CAN_Decoder_Hardware\CAN_decoder\CAN_decoder\hls\csim\code_analyzer\.internal\build\testbench.cpp.0.o
>>> defined at can_message_decoder.cpp
>>>            C:\Users\flaud\Documents\GitHub\LiveTelemetry\FPGA\CAN_Decoder_Hardware\CAN_decoder\CAN_decoder\hls\csim\code_analyzer\.internal\build\can_message_decoder.cpp.0.o

ld.lld: error: duplicate symbol: timer
>>> defined at testbench.cpp
>>>            C:\Users\flaud\Documents\GitHub\LiveTelemetry\FPGA\CAN_Decoder_Hardware\CAN_decoder\CAN_decoder\hls\csim\code_analyzer\.internal\build\testbench.cpp.0.o
>>> defined at can_message_decoder.cpp
>>>            C:\Users\flaud\Documents\GitHub\LiveTelemetry\FPGA\CAN_Decoder_Hardware\CAN_decoder\CAN_decoder\hls\csim\code_analyzer\.internal\build\can_message_decoder.cpp.0.o
clang++: error: linker command failed with exit code 1 (use -v to see invocation)
ERROR: [SIM 211-200] Code Analyzer execution failed. Consider running the classic C simulation instead by disabling the hls.csim.code_analyzer option in the config file.
ERROR: Problem running csim: child process exited abnormally
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 33.766 seconds; peak allocated memory: 251.668 MB.
