<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file projetolaser_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA381
Performance: 6
Loading device for application trce from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2</big></U></B>
Wed Oct 01 18:11:37 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o ProjetoLaser_impl1.twr -gui -msgset C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/promote.xml ProjetoLaser_impl1.ncd ProjetoLaser_impl1.prf 
Design file:     projetolaser_impl1.ncd
Preference file: projetolaser_impl1.prf
Device,speed:    LFE5U-45F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY PORT "fastclk" 25.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   92.696MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY PORT "fastclk" 25.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 29.212ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt__i10  (from fastclk_c +)
   Destination:    FF         Data in        gap__i1  (to fastclk_c +)
                   FF                        gap__i0

   Delay:              10.915ns  (15.6% logic, 84.4% route), 6 logic levels.

 Constraint Details:

     10.915ns physical path delay SLICE_73 to SLICE_76 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 29.212ns

 Physical Path Details:

      Data path SLICE_73 to SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R42C37B.CLK to     R42C37B.Q0 SLICE_73 (from fastclk_c)
ROUTE         6     1.339     R42C37B.Q0 to     R42C42D.B1 cnt_10
CTOF_DEL    ---     0.236     R42C42D.B1 to     R42C42D.F1 SLICE_135
ROUTE        19     1.794     R42C42D.F1 to     R40C42A.C1 n8845
CTOF_DEL    ---     0.236     R40C42A.C1 to     R40C42A.F1 SLICE_185
ROUTE         2     0.808     R40C42A.F1 to     R39C42A.A1 n8811
CTOF_DEL    ---     0.236     R39C42A.A1 to     R39C42A.F1 SLICE_118
ROUTE         4     1.095     R39C42A.F1 to     R38C40A.B1 n8801
CTOF_DEL    ---     0.236     R38C40A.B1 to     R38C40A.F1 SLICE_206
ROUTE         1     0.558     R38C40A.F1 to     R38C40A.B0 n3539
CTOF_DEL    ---     0.236     R38C40A.B0 to     R38C40A.F0 SLICE_206
ROUTE        16     3.616     R38C40A.F0 to     R36C50A.CE fastclk_c_enable_50 (to fastclk_c)
                  --------
                   10.915   (15.6% logic, 84.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     2.627       P3.PADDI to    R42C37B.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     2.627       P3.PADDI to    R36C50A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 29.212ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt__i10  (from fastclk_c +)
   Destination:    FF         Data in        gap__i3  (to fastclk_c +)
                   FF                        gap__i2

   Delay:              10.915ns  (15.6% logic, 84.4% route), 6 logic levels.

 Constraint Details:

     10.915ns physical path delay SLICE_73 to SLICE_77 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 29.212ns

 Physical Path Details:

      Data path SLICE_73 to SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R42C37B.CLK to     R42C37B.Q0 SLICE_73 (from fastclk_c)
ROUTE         6     1.339     R42C37B.Q0 to     R42C42D.B1 cnt_10
CTOF_DEL    ---     0.236     R42C42D.B1 to     R42C42D.F1 SLICE_135
ROUTE        19     1.794     R42C42D.F1 to     R40C42A.C1 n8845
CTOF_DEL    ---     0.236     R40C42A.C1 to     R40C42A.F1 SLICE_185
ROUTE         2     0.808     R40C42A.F1 to     R39C42A.A1 n8811
CTOF_DEL    ---     0.236     R39C42A.A1 to     R39C42A.F1 SLICE_118
ROUTE         4     1.095     R39C42A.F1 to     R38C40A.B1 n8801
CTOF_DEL    ---     0.236     R38C40A.B1 to     R38C40A.F1 SLICE_206
ROUTE         1     0.558     R38C40A.F1 to     R38C40A.B0 n3539
CTOF_DEL    ---     0.236     R38C40A.B0 to     R38C40A.F0 SLICE_206
ROUTE        16     3.616     R38C40A.F0 to     R36C50C.CE fastclk_c_enable_50 (to fastclk_c)
                  --------
                   10.915   (15.6% logic, 84.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     2.627       P3.PADDI to    R42C37B.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     2.627       P3.PADDI to    R36C50C.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 29.212ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt__i10  (from fastclk_c +)
   Destination:    FF         Data in        gap__i5  (to fastclk_c +)
                   FF                        gap__i4

   Delay:              10.915ns  (15.6% logic, 84.4% route), 6 logic levels.

 Constraint Details:

     10.915ns physical path delay SLICE_73 to SLICE_78 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 29.212ns

 Physical Path Details:

      Data path SLICE_73 to SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R42C37B.CLK to     R42C37B.Q0 SLICE_73 (from fastclk_c)
ROUTE         6     1.339     R42C37B.Q0 to     R42C42D.B1 cnt_10
CTOF_DEL    ---     0.236     R42C42D.B1 to     R42C42D.F1 SLICE_135
ROUTE        19     1.794     R42C42D.F1 to     R40C42A.C1 n8845
CTOF_DEL    ---     0.236     R40C42A.C1 to     R40C42A.F1 SLICE_185
ROUTE         2     0.808     R40C42A.F1 to     R39C42A.A1 n8811
CTOF_DEL    ---     0.236     R39C42A.A1 to     R39C42A.F1 SLICE_118
ROUTE         4     1.095     R39C42A.F1 to     R38C40A.B1 n8801
CTOF_DEL    ---     0.236     R38C40A.B1 to     R38C40A.F1 SLICE_206
ROUTE         1     0.558     R38C40A.F1 to     R38C40A.B0 n3539
CTOF_DEL    ---     0.236     R38C40A.B0 to     R38C40A.F0 SLICE_206
ROUTE        16     3.616     R38C40A.F0 to     R36C50D.CE fastclk_c_enable_50 (to fastclk_c)
                  --------
                   10.915   (15.6% logic, 84.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     2.627       P3.PADDI to    R42C37B.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     2.627       P3.PADDI to    R36C50D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 29.212ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt__i10  (from fastclk_c +)
   Destination:    FF         Data in        gap__i7  (to fastclk_c +)
                   FF                        gap__i6

   Delay:              10.915ns  (15.6% logic, 84.4% route), 6 logic levels.

 Constraint Details:

     10.915ns physical path delay SLICE_73 to SLICE_79 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 29.212ns

 Physical Path Details:

      Data path SLICE_73 to SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R42C37B.CLK to     R42C37B.Q0 SLICE_73 (from fastclk_c)
ROUTE         6     1.339     R42C37B.Q0 to     R42C42D.B1 cnt_10
CTOF_DEL    ---     0.236     R42C42D.B1 to     R42C42D.F1 SLICE_135
ROUTE        19     1.794     R42C42D.F1 to     R40C42A.C1 n8845
CTOF_DEL    ---     0.236     R40C42A.C1 to     R40C42A.F1 SLICE_185
ROUTE         2     0.808     R40C42A.F1 to     R39C42A.A1 n8811
CTOF_DEL    ---     0.236     R39C42A.A1 to     R39C42A.F1 SLICE_118
ROUTE         4     1.095     R39C42A.F1 to     R38C40A.B1 n8801
CTOF_DEL    ---     0.236     R38C40A.B1 to     R38C40A.F1 SLICE_206
ROUTE         1     0.558     R38C40A.F1 to     R38C40A.B0 n3539
CTOF_DEL    ---     0.236     R38C40A.B0 to     R38C40A.F0 SLICE_206
ROUTE        16     3.616     R38C40A.F0 to     R36C50B.CE fastclk_c_enable_50 (to fastclk_c)
                  --------
                   10.915   (15.6% logic, 84.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     2.627       P3.PADDI to    R42C37B.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     2.627       P3.PADDI to    R36C50B.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 29.212ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt__i10  (from fastclk_c +)
   Destination:    FF         Data in        gap__i9  (to fastclk_c +)
                   FF                        gap__i8

   Delay:              10.915ns  (15.6% logic, 84.4% route), 6 logic levels.

 Constraint Details:

     10.915ns physical path delay SLICE_73 to SLICE_80 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 29.212ns

 Physical Path Details:

      Data path SLICE_73 to SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R42C37B.CLK to     R42C37B.Q0 SLICE_73 (from fastclk_c)
ROUTE         6     1.339     R42C37B.Q0 to     R42C42D.B1 cnt_10
CTOF_DEL    ---     0.236     R42C42D.B1 to     R42C42D.F1 SLICE_135
ROUTE        19     1.794     R42C42D.F1 to     R40C42A.C1 n8845
CTOF_DEL    ---     0.236     R40C42A.C1 to     R40C42A.F1 SLICE_185
ROUTE         2     0.808     R40C42A.F1 to     R39C42A.A1 n8811
CTOF_DEL    ---     0.236     R39C42A.A1 to     R39C42A.F1 SLICE_118
ROUTE         4     1.095     R39C42A.F1 to     R38C40A.B1 n8801
CTOF_DEL    ---     0.236     R38C40A.B1 to     R38C40A.F1 SLICE_206
ROUTE         1     0.558     R38C40A.F1 to     R38C40A.B0 n3539
CTOF_DEL    ---     0.236     R38C40A.B0 to     R38C40A.F0 SLICE_206
ROUTE        16     3.616     R38C40A.F0 to     R36C51B.CE fastclk_c_enable_50 (to fastclk_c)
                  --------
                   10.915   (15.6% logic, 84.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     2.627       P3.PADDI to    R42C37B.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     2.627       P3.PADDI to    R36C51B.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 29.212ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt__i10  (from fastclk_c +)
   Destination:    FF         Data in        gap__i11  (to fastclk_c +)
                   FF                        gap__i10

   Delay:              10.915ns  (15.6% logic, 84.4% route), 6 logic levels.

 Constraint Details:

     10.915ns physical path delay SLICE_73 to SLICE_81 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 29.212ns

 Physical Path Details:

      Data path SLICE_73 to SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R42C37B.CLK to     R42C37B.Q0 SLICE_73 (from fastclk_c)
ROUTE         6     1.339     R42C37B.Q0 to     R42C42D.B1 cnt_10
CTOF_DEL    ---     0.236     R42C42D.B1 to     R42C42D.F1 SLICE_135
ROUTE        19     1.794     R42C42D.F1 to     R40C42A.C1 n8845
CTOF_DEL    ---     0.236     R40C42A.C1 to     R40C42A.F1 SLICE_185
ROUTE         2     0.808     R40C42A.F1 to     R39C42A.A1 n8811
CTOF_DEL    ---     0.236     R39C42A.A1 to     R39C42A.F1 SLICE_118
ROUTE         4     1.095     R39C42A.F1 to     R38C40A.B1 n8801
CTOF_DEL    ---     0.236     R38C40A.B1 to     R38C40A.F1 SLICE_206
ROUTE         1     0.558     R38C40A.F1 to     R38C40A.B0 n3539
CTOF_DEL    ---     0.236     R38C40A.B0 to     R38C40A.F0 SLICE_206
ROUTE        16     3.616     R38C40A.F0 to     R36C51A.CE fastclk_c_enable_50 (to fastclk_c)
                  --------
                   10.915   (15.6% logic, 84.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     2.627       P3.PADDI to    R42C37B.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     2.627       P3.PADDI to    R36C51A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 29.212ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt__i10  (from fastclk_c +)
   Destination:    FF         Data in        gap__i13  (to fastclk_c +)
                   FF                        gap__i12

   Delay:              10.915ns  (15.6% logic, 84.4% route), 6 logic levels.

 Constraint Details:

     10.915ns physical path delay SLICE_73 to SLICE_82 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 29.212ns

 Physical Path Details:

      Data path SLICE_73 to SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R42C37B.CLK to     R42C37B.Q0 SLICE_73 (from fastclk_c)
ROUTE         6     1.339     R42C37B.Q0 to     R42C42D.B1 cnt_10
CTOF_DEL    ---     0.236     R42C42D.B1 to     R42C42D.F1 SLICE_135
ROUTE        19     1.794     R42C42D.F1 to     R40C42A.C1 n8845
CTOF_DEL    ---     0.236     R40C42A.C1 to     R40C42A.F1 SLICE_185
ROUTE         2     0.808     R40C42A.F1 to     R39C42A.A1 n8811
CTOF_DEL    ---     0.236     R39C42A.A1 to     R39C42A.F1 SLICE_118
ROUTE         4     1.095     R39C42A.F1 to     R38C40A.B1 n8801
CTOF_DEL    ---     0.236     R38C40A.B1 to     R38C40A.F1 SLICE_206
ROUTE         1     0.558     R38C40A.F1 to     R38C40A.B0 n3539
CTOF_DEL    ---     0.236     R38C40A.B0 to     R38C40A.F0 SLICE_206
ROUTE        16     3.616     R38C40A.F0 to     R36C51D.CE fastclk_c_enable_50 (to fastclk_c)
                  --------
                   10.915   (15.6% logic, 84.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     2.627       P3.PADDI to    R42C37B.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     2.627       P3.PADDI to    R36C51D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 29.212ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt__i10  (from fastclk_c +)
   Destination:    FF         Data in        gap__i15  (to fastclk_c +)
                   FF                        gap__i14

   Delay:              10.915ns  (15.6% logic, 84.4% route), 6 logic levels.

 Constraint Details:

     10.915ns physical path delay SLICE_73 to SLICE_83 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 29.212ns

 Physical Path Details:

      Data path SLICE_73 to SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R42C37B.CLK to     R42C37B.Q0 SLICE_73 (from fastclk_c)
ROUTE         6     1.339     R42C37B.Q0 to     R42C42D.B1 cnt_10
CTOF_DEL    ---     0.236     R42C42D.B1 to     R42C42D.F1 SLICE_135
ROUTE        19     1.794     R42C42D.F1 to     R40C42A.C1 n8845
CTOF_DEL    ---     0.236     R40C42A.C1 to     R40C42A.F1 SLICE_185
ROUTE         2     0.808     R40C42A.F1 to     R39C42A.A1 n8811
CTOF_DEL    ---     0.236     R39C42A.A1 to     R39C42A.F1 SLICE_118
ROUTE         4     1.095     R39C42A.F1 to     R38C40A.B1 n8801
CTOF_DEL    ---     0.236     R38C40A.B1 to     R38C40A.F1 SLICE_206
ROUTE         1     0.558     R38C40A.F1 to     R38C40A.B0 n3539
CTOF_DEL    ---     0.236     R38C40A.B0 to     R38C40A.F0 SLICE_206
ROUTE        16     3.616     R38C40A.F0 to     R36C51C.CE fastclk_c_enable_50 (to fastclk_c)
                  --------
                   10.915   (15.6% logic, 84.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     2.627       P3.PADDI to    R42C37B.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     2.627       P3.PADDI to    R36C51C.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 29.212ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt__i10  (from fastclk_c +)
   Destination:    FF         Data in        gap__i17  (to fastclk_c +)
                   FF                        gap__i16

   Delay:              10.915ns  (15.6% logic, 84.4% route), 6 logic levels.

 Constraint Details:

     10.915ns physical path delay SLICE_73 to SLICE_84 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 29.212ns

 Physical Path Details:

      Data path SLICE_73 to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R42C37B.CLK to     R42C37B.Q0 SLICE_73 (from fastclk_c)
ROUTE         6     1.339     R42C37B.Q0 to     R42C42D.B1 cnt_10
CTOF_DEL    ---     0.236     R42C42D.B1 to     R42C42D.F1 SLICE_135
ROUTE        19     1.794     R42C42D.F1 to     R40C42A.C1 n8845
CTOF_DEL    ---     0.236     R40C42A.C1 to     R40C42A.F1 SLICE_185
ROUTE         2     0.808     R40C42A.F1 to     R39C42A.A1 n8811
CTOF_DEL    ---     0.236     R39C42A.A1 to     R39C42A.F1 SLICE_118
ROUTE         4     1.095     R39C42A.F1 to     R38C40A.B1 n8801
CTOF_DEL    ---     0.236     R38C40A.B1 to     R38C40A.F1 SLICE_206
ROUTE         1     0.558     R38C40A.F1 to     R38C40A.B0 n3539
CTOF_DEL    ---     0.236     R38C40A.B0 to     R38C40A.F0 SLICE_206
ROUTE        16     3.616     R38C40A.F0 to     R36C52A.CE fastclk_c_enable_50 (to fastclk_c)
                  --------
                   10.915   (15.6% logic, 84.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     2.627       P3.PADDI to    R42C37B.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     2.627       P3.PADDI to    R36C52A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 29.212ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt__i10  (from fastclk_c +)
   Destination:    FF         Data in        gap__i19  (to fastclk_c +)
                   FF                        gap__i18

   Delay:              10.915ns  (15.6% logic, 84.4% route), 6 logic levels.

 Constraint Details:

     10.915ns physical path delay SLICE_73 to SLICE_85 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 29.212ns

 Physical Path Details:

      Data path SLICE_73 to SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R42C37B.CLK to     R42C37B.Q0 SLICE_73 (from fastclk_c)
ROUTE         6     1.339     R42C37B.Q0 to     R42C42D.B1 cnt_10
CTOF_DEL    ---     0.236     R42C42D.B1 to     R42C42D.F1 SLICE_135
ROUTE        19     1.794     R42C42D.F1 to     R40C42A.C1 n8845
CTOF_DEL    ---     0.236     R40C42A.C1 to     R40C42A.F1 SLICE_185
ROUTE         2     0.808     R40C42A.F1 to     R39C42A.A1 n8811
CTOF_DEL    ---     0.236     R39C42A.A1 to     R39C42A.F1 SLICE_118
ROUTE         4     1.095     R39C42A.F1 to     R38C40A.B1 n8801
CTOF_DEL    ---     0.236     R38C40A.B1 to     R38C40A.F1 SLICE_206
ROUTE         1     0.558     R38C40A.F1 to     R38C40A.B0 n3539
CTOF_DEL    ---     0.236     R38C40A.B0 to     R38C40A.F0 SLICE_206
ROUTE        16     3.616     R38C40A.F0 to     R36C52C.CE fastclk_c_enable_50 (to fastclk_c)
                  --------
                   10.915   (15.6% logic, 84.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     2.627       P3.PADDI to    R42C37B.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     2.627       P3.PADDI to    R36C52C.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

Report:   92.696MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "fastclk" 25.000000 MHz  |             |             |
;                                       |   25.000 MHz|   92.696 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: fastclk_c   Source: fastclk.PAD   Loads: 67
   Covered under: FREQUENCY PORT "fastclk" 25.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 13213 paths, 1 nets, and 1634 connections (99.39% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2</big></U></B>
Wed Oct 01 18:11:37 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o ProjetoLaser_impl1.twr -gui -msgset C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/promote.xml ProjetoLaser_impl1.ncd ProjetoLaser_impl1.prf 
Design file:     projetolaser_impl1.ncd
Preference file: projetolaser_impl1.prf
Device,speed:    LFE5U-45F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY PORT "fastclk" 25.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY PORT "fastclk" 25.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reg_target_i2  (from fastclk_c +)
   Destination:    FF         Data in        reg_target_i2  (to fastclk_c +)

   Delay:               0.297ns  (80.8% logic, 19.2% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay SLICE_105 to SLICE_105 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.178ns

 Physical Path Details:

      Data path SLICE_105 to SLICE_105:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R41C47A.CLK to     R41C47A.Q0 SLICE_105 (from fastclk_c)
ROUTE         4     0.057     R41C47A.Q0 to     R41C47A.D0 reg_target_2
CTOF_DEL    ---     0.076     R41C47A.D0 to     R41C47A.F0 SLICE_105
ROUTE         1     0.000     R41C47A.F0 to    R41C47A.DI0 reg_target_7_N_205_2 (to fastclk_c)
                  --------
                    0.297   (80.8% logic, 19.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_105:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.787       P3.PADDI to    R41C47A.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_105:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.787       P3.PADDI to    R41C47A.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.179ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reg_target_i0  (from fastclk_c +)
   Destination:    FF         Data in        reg_target_i0  (to fastclk_c +)

   Delay:               0.298ns  (80.5% logic, 19.5% route), 2 logic levels.

 Constraint Details:

      0.298ns physical path delay SLICE_104 to SLICE_104 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.179ns

 Physical Path Details:

      Data path SLICE_104 to SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R40C46A.CLK to     R40C46A.Q0 SLICE_104 (from fastclk_c)
ROUTE         5     0.058     R40C46A.Q0 to     R40C46A.D0 reg_target_0
CTOF_DEL    ---     0.076     R40C46A.D0 to     R40C46A.F0 SLICE_104
ROUTE         1     0.000     R40C46A.F0 to    R40C46A.DI0 reg_target_7_N_205_0 (to fastclk_c)
                  --------
                    0.298   (80.5% logic, 19.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.787       P3.PADDI to    R40C46A.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.787       P3.PADDI to    R40C46A.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.179ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state_FSM_i11  (from fastclk_c +)
   Destination:    FF         Data in        state_FSM_i11  (to fastclk_c +)

   Delay:               0.298ns  (80.5% logic, 19.5% route), 2 logic levels.

 Constraint Details:

      0.298ns physical path delay SLICE_92 to SLICE_92 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.179ns

 Physical Path Details:

      Data path SLICE_92 to SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R38C41A.CLK to     R38C41A.Q0 SLICE_92 (from fastclk_c)
ROUTE         8     0.058     R38C41A.Q0 to     R38C41A.D0 n1810
CTOF_DEL    ---     0.076     R38C41A.D0 to     R38C41A.F0 SLICE_92
ROUTE         1     0.000     R38C41A.F0 to    R38C41A.DI0 n3415 (to fastclk_c)
                  --------
                    0.298   (80.5% logic, 19.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.787       P3.PADDI to    R38C41A.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.787       P3.PADDI to    R38C41A.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.181ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state_FSM_i6  (from fastclk_c +)
   Destination:    FF         Data in        state_FSM_i6  (to fastclk_c +)

   Delay:               0.300ns  (80.0% logic, 20.0% route), 2 logic levels.

 Constraint Details:

      0.300ns physical path delay SLICE_95 to SLICE_95 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.181ns

 Physical Path Details:

      Data path SLICE_95 to SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R38C41B.CLK to     R38C41B.Q0 SLICE_95 (from fastclk_c)
ROUTE        16     0.060     R38C41B.Q0 to     R38C41B.D0 n1815
CTOF_DEL    ---     0.076     R38C41B.D0 to     R38C41B.F0 SLICE_95
ROUTE         1     0.000     R38C41B.F0 to    R38C41B.DI0 n6858 (to fastclk_c)
                  --------
                    0.300   (80.0% logic, 20.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.787       P3.PADDI to    R38C41B.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.787       P3.PADDI to    R38C41B.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.181ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              seq_state_FSM_i6  (from fastclk_c +)
   Destination:    FF         Data in        seq_state_FSM_i6  (to fastclk_c +)

   Delay:               0.300ns  (80.0% logic, 20.0% route), 2 logic levels.

 Constraint Details:

      0.300ns physical path delay SLICE_99 to SLICE_99 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.181ns

 Physical Path Details:

      Data path SLICE_99 to SLICE_99:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R40C47B.CLK to     R40C47B.Q0 SLICE_99 (from fastclk_c)
ROUTE         5     0.060     R40C47B.Q0 to     R40C47B.D0 n2148
CTOF_DEL    ---     0.076     R40C47B.D0 to     R40C47B.F0 SLICE_99
ROUTE         1     0.000     R40C47B.F0 to    R40C47B.DI0 n3448 (to fastclk_c)
                  --------
                    0.300   (80.0% logic, 20.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_99:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.787       P3.PADDI to    R40C47B.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_99:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.787       P3.PADDI to    R40C47B.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.192ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reg_target_i4  (from fastclk_c +)
   Destination:    FF         Data in        reg_target_i4  (to fastclk_c +)

   Delay:               0.311ns  (77.2% logic, 22.8% route), 2 logic levels.

 Constraint Details:

      0.311ns physical path delay SLICE_106 to SLICE_106 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.192ns

 Physical Path Details:

      Data path SLICE_106 to SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R40C46D.CLK to     R40C46D.Q0 SLICE_106 (from fastclk_c)
ROUTE         3     0.071     R40C46D.Q0 to     R40C46D.C0 reg_target_4
CTOF_DEL    ---     0.076     R40C46D.C0 to     R40C46D.F0 SLICE_106
ROUTE         1     0.000     R40C46D.F0 to    R40C46D.DI0 reg_target_7_N_205_4 (to fastclk_c)
                  --------
                    0.311   (77.2% logic, 22.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.787       P3.PADDI to    R40C46D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.787       P3.PADDI to    R40C46D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.192ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reg_target_i7  (from fastclk_c +)
   Destination:    FF         Data in        reg_target_i7  (to fastclk_c +)

   Delay:               0.311ns  (77.2% logic, 22.8% route), 2 logic levels.

 Constraint Details:

      0.311ns physical path delay SLICE_107 to SLICE_107 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.192ns

 Physical Path Details:

      Data path SLICE_107 to SLICE_107:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R41C46C.CLK to     R41C46C.Q0 SLICE_107 (from fastclk_c)
ROUTE         3     0.071     R41C46C.Q0 to     R41C46C.C0 reg_target_7
CTOF_DEL    ---     0.076     R41C46C.C0 to     R41C46C.F0 SLICE_107
ROUTE         1     0.000     R41C46C.F0 to    R41C46C.DI0 reg_target_7_N_205_7 (to fastclk_c)
                  --------
                    0.311   (77.2% logic, 22.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_107:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.787       P3.PADDI to    R41C46C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_107:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.787       P3.PADDI to    R41C46C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.192ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rx_byte__i1  (from fastclk_c +)
   Destination:    FF         Data in        rx_byte__i1  (to fastclk_c +)

   Delay:               0.311ns  (77.2% logic, 22.8% route), 2 logic levels.

 Constraint Details:

      0.311ns physical path delay SLICE_109 to SLICE_109 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.192ns

 Physical Path Details:

      Data path SLICE_109 to SLICE_109:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R44C44C.CLK to     R44C44C.Q0 SLICE_109 (from fastclk_c)
ROUTE         2     0.071     R44C44C.Q0 to     R44C44C.C0 rx_byte_1
CTOF_DEL    ---     0.076     R44C44C.C0 to     R44C44C.F0 SLICE_109
ROUTE         1     0.000     R44C44C.F0 to    R44C44C.DI0 n8251 (to fastclk_c)
                  --------
                    0.311   (77.2% logic, 22.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_109:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.787       P3.PADDI to    R44C44C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_109:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.787       P3.PADDI to    R44C44C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.245ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              bitidx_i3  (from fastclk_c +)
   Destination:    FF         Data in        bitidx_i3  (to fastclk_c +)

   Delay:               0.364ns  (65.7% logic, 34.3% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_67 to SLICE_67 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.245ns

 Physical Path Details:

      Data path SLICE_67 to SLICE_67:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R42C44D.CLK to     R42C44D.Q1 SLICE_67 (from fastclk_c)
ROUTE         4     0.125     R42C44D.Q1 to     R42C44D.D1 bitidx_3
CTOF_DEL    ---     0.076     R42C44D.D1 to     R42C44D.F1 SLICE_67
ROUTE         1     0.000     R42C44D.F1 to    R42C44D.DI1 bitidx_3_N_153_3 (to fastclk_c)
                  --------
                    0.364   (65.7% logic, 34.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_67:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.787       P3.PADDI to    R42C44D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_67:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.787       P3.PADDI to    R42C44D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.256ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rx_byte__i5  (from fastclk_c +)
   Destination:    FF         Data in        rx_byte__i5  (to fastclk_c +)

   Delay:               0.375ns  (63.7% logic, 36.3% route), 2 logic levels.

 Constraint Details:

      0.375ns physical path delay SLICE_110 to SLICE_110 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.256ns

 Physical Path Details:

      Data path SLICE_110 to SLICE_110:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R44C44A.CLK to     R44C44A.Q1 SLICE_110 (from fastclk_c)
ROUTE         2     0.136     R44C44A.Q1 to     R44C44A.C1 rx_byte_5
CTOF_DEL    ---     0.076     R44C44A.C1 to     R44C44A.F1 SLICE_110
ROUTE         1     0.000     R44C44A.F1 to    R44C44A.DI1 n8255 (to fastclk_c)
                  --------
                    0.375   (63.7% logic, 36.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_110:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.787       P3.PADDI to    R44C44A.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_110:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        67     0.787       P3.PADDI to    R44C44A.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "fastclk" 25.000000 MHz  |             |             |
;                                       |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: fastclk_c   Source: fastclk.PAD   Loads: 67
   Covered under: FREQUENCY PORT "fastclk" 25.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 13213 paths, 1 nets, and 1634 connections (99.39% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
