/*******************************************************************************
 *  Copyright (C) 2024 Intel Corporation
 *
 *  Licensed under the Apache License, Version 2.0 (the "License");
 *  you may not use this file except in compliance with the License.
 *  You may obtain a copy of the License at
 *
 *  http://www.apache.org/licenses/LICENSE-2.0
 *
 *  Unless required by applicable law or agreed to in writing,
 *  software distributed under the License is distributed on an "AS IS" BASIS,
 *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 *  See the License for the specific language governing permissions
 *  and limitations under the License.
 *
 *
 *  SPDX-License-Identifier: Apache-2.0
 ******************************************************************************/

// generated by split_classes.pl
#ifndef __REGISTER_INCLUDES_SCH_PORT_ARB_CTRL_R_MUTABLE_H__
#define __REGISTER_INCLUDES_SCH_PORT_ARB_CTRL_R_MUTABLE_H__


#include <cstdint>
#include <cassert>
#include <array>
#include <vector>
#include <string>
#include <boost/lexical_cast.hpp>
#include <boost/format.hpp>
#include <model_core/register_block.h>
#include <shared/bitvector.h>










namespace jbay {
  namespace register_classes {

class SchPortArbCtrlRMutable : public model_core::RegisterBlock<RegisterCallback> {
public:
  enum TmTopRspecEnum {
    kTmSchaTop,
    kTmSchbTop
  };
public:
  SchPortArbCtrlRMutable(
      int chipNumber, TmTopRspecEnum selector_tm_top_rspec, int index_tm_sch_pipe_rspec, RegisterCallback& write_callback = 0, RegisterCallback& read_callback = 0
  )
    : RegisterBlock(chipNumber, StartOffset(selector_tm_top_rspec, index_tm_sch_pipe_rspec), 4, true, write_callback, read_callback, std::string("SchPortArbCtrlRMutable")+":"+boost::lexical_cast<std::string>(selector_tm_top_rspec) + "," + boost::lexical_cast<std::string>(index_tm_sch_pipe_rspec))
    {
    }
  SchPortArbCtrlRMutable(
      
  )
    : RegisterBlock(0, 0, 0, true, 0, 0, "SchPortArbCtrlRMutable")
    {
    }
public:





  uint8_t port_mask_50_g_delay() { return port_mask_50_g_delay_; }
  void port_mask_50_g_delay(const uint8_t &v) { port_mask_50_g_delay_=v; }





  uint8_t port_mask_100_g_delay() { return port_mask_100_g_delay_; }
  void port_mask_100_g_delay(const uint8_t &v) { port_mask_100_g_delay_=v; }





  uint8_t port_mask_200_g_delay() { return port_mask_200_g_delay_; }
  void port_mask_200_g_delay(const uint8_t &v) { port_mask_200_g_delay_=v; }





  uint8_t port_mask_400_g_delay() { return port_mask_400_g_delay_; }
  void port_mask_400_g_delay(const uint8_t &v) { port_mask_400_g_delay_=v; }

  bool read(
      uint32_t offset, uint32_t* data
      ) const {
    if (read_callback_) read_callback_();
    *data = (port_mask_50_g_delay_ & 0xf);
    *data |= ((port_mask_100_g_delay_ & 0xf) << 4);
    *data |= ((port_mask_200_g_delay_ & 0xf) << 8);
    *data |= ((port_mask_400_g_delay_ & 0xf) << 12);
    return true;
  }


  bool write(
      uint32_t offset, uint32_t data
      ) {
    port_mask_50_g_delay_ = (data & 0xf);
    port_mask_100_g_delay_ = ((data >> 4) & 0xf);
    port_mask_200_g_delay_ = ((data >> 8) & 0xf);
    port_mask_400_g_delay_ = ((data >> 12) & 0xf);
    if (write_callback_) write_callback_();
    return true;
  }

  void reset(
      
      ) {
    port_mask_50_g_delay_ = 0xd;
    port_mask_100_g_delay_ = 0x6;
    port_mask_200_g_delay_ = 0x2;
    port_mask_400_g_delay_ = 0x1;
    if (write_callback_) write_callback_();
  }

  std::string to_string(
      uint32_t offset, bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    r += indent_string + std::string("SchPortArbCtrlRMutable") + ":\n";
    r += indent_string + "  " + std::string("port_mask_50G_delay") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(port_mask_50_g_delay_) ) + "\n";
    all_zeros &= (0 == port_mask_50_g_delay_);
    r += indent_string + "  " + std::string("port_mask_100G_delay") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(port_mask_100_g_delay_) ) + "\n";
    all_zeros &= (0 == port_mask_100_g_delay_);
    r += indent_string + "  " + std::string("port_mask_200G_delay") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(port_mask_200_g_delay_) ) + "\n";
    all_zeros &= (0 == port_mask_200_g_delay_);
    r += indent_string + "  " + std::string("port_mask_400G_delay") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(port_mask_400_g_delay_) ) + "\n";
    all_zeros &= (0 == port_mask_400_g_delay_);
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

  std::string to_string(
      bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    r += indent_string + std::string("SchPortArbCtrlRMutable") + ":\n";
    r += indent_string + "  " + std::string("port_mask_50G_delay") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(port_mask_50_g_delay_) ) + "\n";
    all_zeros &= (0 == port_mask_50_g_delay_);
    r += indent_string + "  " + std::string("port_mask_100G_delay") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(port_mask_100_g_delay_) ) + "\n";
    all_zeros &= (0 == port_mask_100_g_delay_);
    r += indent_string + "  " + std::string("port_mask_200G_delay") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(port_mask_200_g_delay_) ) + "\n";
    all_zeros &= (0 == port_mask_200_g_delay_);
    r += indent_string + "  " + std::string("port_mask_400G_delay") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(port_mask_400_g_delay_) ) + "\n";
    all_zeros &= (0 == port_mask_400_g_delay_);
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

private:
  uint8_t port_mask_50_g_delay_;
  uint8_t port_mask_100_g_delay_;
  uint8_t port_mask_200_g_delay_;
  uint8_t port_mask_400_g_delay_;
private:
  static int StartOffset(
      TmTopRspecEnum selector_tm_top_rspec, int index_tm_sch_pipe_rspec
      ) {
    int offset=0;
    offset += 0x800000; // to get to tm_top
    switch (selector_tm_top_rspec) {
      case kTmSchaTop:
        offset += 0x180000; // to get to tm_scha_top
        assert(index_tm_sch_pipe_rspec < 2);
        offset += index_tm_sch_pipe_rspec * 0x8000; // tm_sch_pipe_rspec[]
        offset += 0x400; // to get to port_arb_ctrl
        break;
      case kTmSchbTop:
        offset += 0x200000; // to get to tm_schb_top
        assert(index_tm_sch_pipe_rspec < 2);
        offset += index_tm_sch_pipe_rspec * 0x8000; // tm_sch_pipe_rspec[]
        offset += 0x400; // to get to port_arb_ctrl
        break;
      default:
        assert(0);
        break;
    }
    return offset;
  }

};














  }; // namespace register_classes
}; // namespace jbay

#endif // __REGISTER_INCLUDES_SCH_PORT_ARB_CTRL_R_MUTABLE_H__
