
STM32_F407xx_CDD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000e00  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000f88  08000f88  00002014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000f88  08000f88  00002014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000f88  08000f88  00002014  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000f88  08000f88  00002014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000f88  08000f88  00001f88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000f8c  08000f8c  00001f8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  08000f90  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00002014  2**0
                  CONTENTS
 10 .bss          00000054  20000014  20000014  00002014  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000068  20000068  00002014  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00002014  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001b7e  00000000  00000000  00002044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000982  00000000  00000000  00003bc2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000210  00000000  00000000  00004548  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000178  00000000  00000000  00004758  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002a2d  00000000  00000000  000048d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00002e35  00000000  00000000  000072fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00007b4c  00000000  00000000  0000a132  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00011c7e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000006c8  00000000  00000000  00011cc4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007b  00000000  00000000  0001238c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000014 	.word	0x20000014
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000f70 	.word	0x08000f70

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000018 	.word	0x20000018
 80001c4:	08000f70 	.word	0x08000f70

080001c8 <RCC_GetPCLK1Value>:
uint8_t APB1_PreScaler[4] = { 2, 4 , 8, 16};



uint32_t RCC_GetPCLK1Value(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b084      	sub	sp, #16
 80001cc:	af00      	add	r7, sp, #0
	uint32_t pclk1,SystemClk;

	uint8_t clksrc,temp,ahbp,apb1p;

	clksrc = ((RCC->CFGR >> 2) & 0x3);
 80001ce:	4b25      	ldr	r3, [pc, #148]	@ (8000264 <RCC_GetPCLK1Value+0x9c>)
 80001d0:	689b      	ldr	r3, [r3, #8]
 80001d2:	089b      	lsrs	r3, r3, #2
 80001d4:	b2db      	uxtb	r3, r3
 80001d6:	f003 0303 	and.w	r3, r3, #3
 80001da:	727b      	strb	r3, [r7, #9]

	if(clksrc == 0 )
 80001dc:	7a7b      	ldrb	r3, [r7, #9]
 80001de:	2b00      	cmp	r3, #0
 80001e0:	d102      	bne.n	80001e8 <RCC_GetPCLK1Value+0x20>
	{
		SystemClk = 16000000;
 80001e2:	4b21      	ldr	r3, [pc, #132]	@ (8000268 <RCC_GetPCLK1Value+0xa0>)
 80001e4:	60fb      	str	r3, [r7, #12]
 80001e6:	e00b      	b.n	8000200 <RCC_GetPCLK1Value+0x38>
	}else if(clksrc == 1)
 80001e8:	7a7b      	ldrb	r3, [r7, #9]
 80001ea:	2b01      	cmp	r3, #1
 80001ec:	d102      	bne.n	80001f4 <RCC_GetPCLK1Value+0x2c>
	{
		SystemClk = 8000000;
 80001ee:	4b1f      	ldr	r3, [pc, #124]	@ (800026c <RCC_GetPCLK1Value+0xa4>)
 80001f0:	60fb      	str	r3, [r7, #12]
 80001f2:	e005      	b.n	8000200 <RCC_GetPCLK1Value+0x38>
	}else if (clksrc == 2)
 80001f4:	7a7b      	ldrb	r3, [r7, #9]
 80001f6:	2b02      	cmp	r3, #2
 80001f8:	d102      	bne.n	8000200 <RCC_GetPCLK1Value+0x38>
	{
		SystemClk = RCC_GetPLLOutputClock();
 80001fa:	f000 f88d 	bl	8000318 <RCC_GetPLLOutputClock>
 80001fe:	60f8      	str	r0, [r7, #12]
	}

	//for ahb
	temp = ((RCC->CFGR >> 4 ) & 0xF);
 8000200:	4b18      	ldr	r3, [pc, #96]	@ (8000264 <RCC_GetPCLK1Value+0x9c>)
 8000202:	689b      	ldr	r3, [r3, #8]
 8000204:	091b      	lsrs	r3, r3, #4
 8000206:	b2db      	uxtb	r3, r3
 8000208:	f003 030f 	and.w	r3, r3, #15
 800020c:	723b      	strb	r3, [r7, #8]

	if(temp < 8)
 800020e:	7a3b      	ldrb	r3, [r7, #8]
 8000210:	2b07      	cmp	r3, #7
 8000212:	d802      	bhi.n	800021a <RCC_GetPCLK1Value+0x52>
	{
		ahbp = 1;
 8000214:	2301      	movs	r3, #1
 8000216:	72fb      	strb	r3, [r7, #11]
 8000218:	e005      	b.n	8000226 <RCC_GetPCLK1Value+0x5e>
	}else
	{
		ahbp = AHB_PreScaler[temp-8];
 800021a:	7a3b      	ldrb	r3, [r7, #8]
 800021c:	3b08      	subs	r3, #8
 800021e:	4a14      	ldr	r2, [pc, #80]	@ (8000270 <RCC_GetPCLK1Value+0xa8>)
 8000220:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000224:	72fb      	strb	r3, [r7, #11]
	}



	//apb1
	temp = ((RCC->CFGR >> 10 ) & 0x7);
 8000226:	4b0f      	ldr	r3, [pc, #60]	@ (8000264 <RCC_GetPCLK1Value+0x9c>)
 8000228:	689b      	ldr	r3, [r3, #8]
 800022a:	0a9b      	lsrs	r3, r3, #10
 800022c:	b2db      	uxtb	r3, r3
 800022e:	f003 0307 	and.w	r3, r3, #7
 8000232:	723b      	strb	r3, [r7, #8]

	if(temp < 4)
 8000234:	7a3b      	ldrb	r3, [r7, #8]
 8000236:	2b03      	cmp	r3, #3
 8000238:	d802      	bhi.n	8000240 <RCC_GetPCLK1Value+0x78>
	{
		apb1p = 1;
 800023a:	2301      	movs	r3, #1
 800023c:	72bb      	strb	r3, [r7, #10]
 800023e:	e004      	b.n	800024a <RCC_GetPCLK1Value+0x82>
	}else
	{
		apb1p = APB1_PreScaler[temp-4];
 8000240:	7a3b      	ldrb	r3, [r7, #8]
 8000242:	3b04      	subs	r3, #4
 8000244:	4a0b      	ldr	r2, [pc, #44]	@ (8000274 <RCC_GetPCLK1Value+0xac>)
 8000246:	5cd3      	ldrb	r3, [r2, r3]
 8000248:	72bb      	strb	r3, [r7, #10]
	}

	pclk1 =  (SystemClk / ahbp) /apb1p;
 800024a:	7afb      	ldrb	r3, [r7, #11]
 800024c:	68fa      	ldr	r2, [r7, #12]
 800024e:	fbb2 f2f3 	udiv	r2, r2, r3
 8000252:	7abb      	ldrb	r3, [r7, #10]
 8000254:	fbb2 f3f3 	udiv	r3, r2, r3
 8000258:	607b      	str	r3, [r7, #4]

	return pclk1;
 800025a:	687b      	ldr	r3, [r7, #4]
}
 800025c:	4618      	mov	r0, r3
 800025e:	3710      	adds	r7, #16
 8000260:	46bd      	mov	sp, r7
 8000262:	bd80      	pop	{r7, pc}
 8000264:	40023800 	.word	0x40023800
 8000268:	00f42400 	.word	0x00f42400
 800026c:	007a1200 	.word	0x007a1200
 8000270:	20000000 	.word	0x20000000
 8000274:	20000010 	.word	0x20000010

08000278 <RCC_GetPCLK2Value>:
 *
 * @Note              -

 */
uint32_t RCC_GetPCLK2Value(void)
{
 8000278:	b480      	push	{r7}
 800027a:	b085      	sub	sp, #20
 800027c:	af00      	add	r7, sp, #0
	uint32_t SystemClock=0,tmp,pclk2;
 800027e:	2300      	movs	r3, #0
 8000280:	60fb      	str	r3, [r7, #12]
	uint8_t clk_src = ( RCC->CFGR >> 2) & 0X3;
 8000282:	4b20      	ldr	r3, [pc, #128]	@ (8000304 <RCC_GetPCLK2Value+0x8c>)
 8000284:	689b      	ldr	r3, [r3, #8]
 8000286:	089b      	lsrs	r3, r3, #2
 8000288:	b2db      	uxtb	r3, r3
 800028a:	f003 0303 	and.w	r3, r3, #3
 800028e:	727b      	strb	r3, [r7, #9]

	uint8_t ahbp,apb2p;

	if(clk_src == 0)
 8000290:	7a7b      	ldrb	r3, [r7, #9]
 8000292:	2b00      	cmp	r3, #0
 8000294:	d102      	bne.n	800029c <RCC_GetPCLK2Value+0x24>
	{
		SystemClock = 16000000;
 8000296:	4b1c      	ldr	r3, [pc, #112]	@ (8000308 <RCC_GetPCLK2Value+0x90>)
 8000298:	60fb      	str	r3, [r7, #12]
 800029a:	e001      	b.n	80002a0 <RCC_GetPCLK2Value+0x28>
	}else
	{
		SystemClock = 8000000;
 800029c:	4b1b      	ldr	r3, [pc, #108]	@ (800030c <RCC_GetPCLK2Value+0x94>)
 800029e:	60fb      	str	r3, [r7, #12]
	}
	tmp = (RCC->CFGR >> 4 ) & 0xF;
 80002a0:	4b18      	ldr	r3, [pc, #96]	@ (8000304 <RCC_GetPCLK2Value+0x8c>)
 80002a2:	689b      	ldr	r3, [r3, #8]
 80002a4:	091b      	lsrs	r3, r3, #4
 80002a6:	f003 030f 	and.w	r3, r3, #15
 80002aa:	607b      	str	r3, [r7, #4]

	if(tmp < 0x08)
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	2b07      	cmp	r3, #7
 80002b0:	d802      	bhi.n	80002b8 <RCC_GetPCLK2Value+0x40>
	{
		ahbp = 1;
 80002b2:	2301      	movs	r3, #1
 80002b4:	72fb      	strb	r3, [r7, #11]
 80002b6:	e005      	b.n	80002c4 <RCC_GetPCLK2Value+0x4c>
	}else
	{
       ahbp = AHB_PreScaler[tmp-8];
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	3b08      	subs	r3, #8
 80002bc:	4a14      	ldr	r2, [pc, #80]	@ (8000310 <RCC_GetPCLK2Value+0x98>)
 80002be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80002c2:	72fb      	strb	r3, [r7, #11]
	}

	tmp = (RCC->CFGR >> 13 ) & 0x7;
 80002c4:	4b0f      	ldr	r3, [pc, #60]	@ (8000304 <RCC_GetPCLK2Value+0x8c>)
 80002c6:	689b      	ldr	r3, [r3, #8]
 80002c8:	0b5b      	lsrs	r3, r3, #13
 80002ca:	f003 0307 	and.w	r3, r3, #7
 80002ce:	607b      	str	r3, [r7, #4]
	if(tmp < 0x04)
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	2b03      	cmp	r3, #3
 80002d4:	d802      	bhi.n	80002dc <RCC_GetPCLK2Value+0x64>
	{
		apb2p = 1;
 80002d6:	2301      	movs	r3, #1
 80002d8:	72bb      	strb	r3, [r7, #10]
 80002da:	e004      	b.n	80002e6 <RCC_GetPCLK2Value+0x6e>
	}else
	{
		apb2p = APB1_PreScaler[tmp-4];
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	3b04      	subs	r3, #4
 80002e0:	4a0c      	ldr	r2, [pc, #48]	@ (8000314 <RCC_GetPCLK2Value+0x9c>)
 80002e2:	5cd3      	ldrb	r3, [r2, r3]
 80002e4:	72bb      	strb	r3, [r7, #10]
	}

	pclk2 = (SystemClock / ahbp )/ apb2p;
 80002e6:	7afb      	ldrb	r3, [r7, #11]
 80002e8:	68fa      	ldr	r2, [r7, #12]
 80002ea:	fbb2 f2f3 	udiv	r2, r2, r3
 80002ee:	7abb      	ldrb	r3, [r7, #10]
 80002f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80002f4:	603b      	str	r3, [r7, #0]

	return pclk2;
 80002f6:	683b      	ldr	r3, [r7, #0]
}
 80002f8:	4618      	mov	r0, r3
 80002fa:	3714      	adds	r7, #20
 80002fc:	46bd      	mov	sp, r7
 80002fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000302:	4770      	bx	lr
 8000304:	40023800 	.word	0x40023800
 8000308:	00f42400 	.word	0x00f42400
 800030c:	007a1200 	.word	0x007a1200
 8000310:	20000000 	.word	0x20000000
 8000314:	20000010 	.word	0x20000010

08000318 <RCC_GetPLLOutputClock>:

uint32_t  RCC_GetPLLOutputClock()
{
 8000318:	b480      	push	{r7}
 800031a:	af00      	add	r7, sp, #0

	return 0;
 800031c:	2300      	movs	r3, #0
}
 800031e:	4618      	mov	r0, r3
 8000320:	46bd      	mov	sp, r7
 8000322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000326:	4770      	bx	lr

08000328 <USART_PeriClockControl>:
 * @return			- void
 *
 * @notes			-
 *****************************************************************************/
void USART_PeriClockControl(USART_RegDef_t *pUSARTx, uint8_t EnorDi)
{
 8000328:	b480      	push	{r7}
 800032a:	b083      	sub	sp, #12
 800032c:	af00      	add	r7, sp, #0
 800032e:	6078      	str	r0, [r7, #4]
 8000330:	460b      	mov	r3, r1
 8000332:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000334:	78fb      	ldrb	r3, [r7, #3]
 8000336:	2b01      	cmp	r3, #1
 8000338:	d127      	bne.n	800038a <USART_PeriClockControl+0x62>
	{
		if(pUSARTx == USART1)
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	4a29      	ldr	r2, [pc, #164]	@ (80003e4 <USART_PeriClockControl+0xbc>)
 800033e:	4293      	cmp	r3, r2
 8000340:	d106      	bne.n	8000350 <USART_PeriClockControl+0x28>
		{
			USART1_PCLK_EN();
 8000342:	4b29      	ldr	r3, [pc, #164]	@ (80003e8 <USART_PeriClockControl+0xc0>)
 8000344:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000346:	4a28      	ldr	r2, [pc, #160]	@ (80003e8 <USART_PeriClockControl+0xc0>)
 8000348:	f043 0310 	orr.w	r3, r3, #16
 800034c:	6453      	str	r3, [r2, #68]	@ 0x44
		else
		{
			USART6_PCLK_DI();
		}
	}
}
 800034e:	e043      	b.n	80003d8 <USART_PeriClockControl+0xb0>
		else if(pUSARTx == USART2)
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	4a26      	ldr	r2, [pc, #152]	@ (80003ec <USART_PeriClockControl+0xc4>)
 8000354:	4293      	cmp	r3, r2
 8000356:	d106      	bne.n	8000366 <USART_PeriClockControl+0x3e>
			USART2_PLCK_EN();
 8000358:	4b23      	ldr	r3, [pc, #140]	@ (80003e8 <USART_PeriClockControl+0xc0>)
 800035a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800035c:	4a22      	ldr	r2, [pc, #136]	@ (80003e8 <USART_PeriClockControl+0xc0>)
 800035e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000362:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000364:	e038      	b.n	80003d8 <USART_PeriClockControl+0xb0>
		else if(pUSARTx == USART3)
 8000366:	687b      	ldr	r3, [r7, #4]
 8000368:	4a21      	ldr	r2, [pc, #132]	@ (80003f0 <USART_PeriClockControl+0xc8>)
 800036a:	4293      	cmp	r3, r2
 800036c:	d106      	bne.n	800037c <USART_PeriClockControl+0x54>
			USART3_PCLK_EN();
 800036e:	4b1e      	ldr	r3, [pc, #120]	@ (80003e8 <USART_PeriClockControl+0xc0>)
 8000370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000372:	4a1d      	ldr	r2, [pc, #116]	@ (80003e8 <USART_PeriClockControl+0xc0>)
 8000374:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000378:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800037a:	e02d      	b.n	80003d8 <USART_PeriClockControl+0xb0>
			USART6_PCLK_EN();
 800037c:	4b1a      	ldr	r3, [pc, #104]	@ (80003e8 <USART_PeriClockControl+0xc0>)
 800037e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000380:	4a19      	ldr	r2, [pc, #100]	@ (80003e8 <USART_PeriClockControl+0xc0>)
 8000382:	f043 0320 	orr.w	r3, r3, #32
 8000386:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8000388:	e026      	b.n	80003d8 <USART_PeriClockControl+0xb0>
		if(pUSARTx == USART1)
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	4a15      	ldr	r2, [pc, #84]	@ (80003e4 <USART_PeriClockControl+0xbc>)
 800038e:	4293      	cmp	r3, r2
 8000390:	d106      	bne.n	80003a0 <USART_PeriClockControl+0x78>
			USART1_PCLK_DI();
 8000392:	4b15      	ldr	r3, [pc, #84]	@ (80003e8 <USART_PeriClockControl+0xc0>)
 8000394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000396:	4a14      	ldr	r2, [pc, #80]	@ (80003e8 <USART_PeriClockControl+0xc0>)
 8000398:	f023 0310 	bic.w	r3, r3, #16
 800039c:	6453      	str	r3, [r2, #68]	@ 0x44
}
 800039e:	e01b      	b.n	80003d8 <USART_PeriClockControl+0xb0>
		else if(pUSARTx == USART2)
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	4a12      	ldr	r2, [pc, #72]	@ (80003ec <USART_PeriClockControl+0xc4>)
 80003a4:	4293      	cmp	r3, r2
 80003a6:	d106      	bne.n	80003b6 <USART_PeriClockControl+0x8e>
			USART2_PLCK_DI();
 80003a8:	4b0f      	ldr	r3, [pc, #60]	@ (80003e8 <USART_PeriClockControl+0xc0>)
 80003aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80003ac:	4a0e      	ldr	r2, [pc, #56]	@ (80003e8 <USART_PeriClockControl+0xc0>)
 80003ae:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80003b2:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80003b4:	e010      	b.n	80003d8 <USART_PeriClockControl+0xb0>
		else if(pUSARTx == USART3)
 80003b6:	687b      	ldr	r3, [r7, #4]
 80003b8:	4a0d      	ldr	r2, [pc, #52]	@ (80003f0 <USART_PeriClockControl+0xc8>)
 80003ba:	4293      	cmp	r3, r2
 80003bc:	d106      	bne.n	80003cc <USART_PeriClockControl+0xa4>
			USART3_PCLK_DI();
 80003be:	4b0a      	ldr	r3, [pc, #40]	@ (80003e8 <USART_PeriClockControl+0xc0>)
 80003c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80003c2:	4a09      	ldr	r2, [pc, #36]	@ (80003e8 <USART_PeriClockControl+0xc0>)
 80003c4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80003c8:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80003ca:	e005      	b.n	80003d8 <USART_PeriClockControl+0xb0>
			USART6_PCLK_DI();
 80003cc:	4b06      	ldr	r3, [pc, #24]	@ (80003e8 <USART_PeriClockControl+0xc0>)
 80003ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80003d0:	4a05      	ldr	r2, [pc, #20]	@ (80003e8 <USART_PeriClockControl+0xc0>)
 80003d2:	f023 0320 	bic.w	r3, r3, #32
 80003d6:	6453      	str	r3, [r2, #68]	@ 0x44
}
 80003d8:	bf00      	nop
 80003da:	370c      	adds	r7, #12
 80003dc:	46bd      	mov	sp, r7
 80003de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e2:	4770      	bx	lr
 80003e4:	40011000 	.word	0x40011000
 80003e8:	40023800 	.word	0x40023800
 80003ec:	40004400 	.word	0x40004400
 80003f0:	40004800 	.word	0x40004800

080003f4 <USART_PeripheralControl>:
 * @return			- void
 *
 * @notes			-
 *****************************************************************************/
void USART_PeripheralControl(USART_RegDef_t *pUSARTx, uint8_t EnOrDi)
{
 80003f4:	b480      	push	{r7}
 80003f6:	b083      	sub	sp, #12
 80003f8:	af00      	add	r7, sp, #0
 80003fa:	6078      	str	r0, [r7, #4]
 80003fc:	460b      	mov	r3, r1
 80003fe:	70fb      	strb	r3, [r7, #3]
	if(EnOrDi == ENABLE)
 8000400:	78fb      	ldrb	r3, [r7, #3]
 8000402:	2b01      	cmp	r3, #1
 8000404:	d106      	bne.n	8000414 <USART_PeripheralControl+0x20>
			{
				pUSARTx->CR1 |= (1 << USART_CR1_UE);
 8000406:	687b      	ldr	r3, [r7, #4]
 8000408:	68db      	ldr	r3, [r3, #12]
 800040a:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	60da      	str	r2, [r3, #12]
			}
			else
			{
				pUSARTx->CR1 &= ~(1 << USART_CR1_UE);
			}
}
 8000412:	e005      	b.n	8000420 <USART_PeripheralControl+0x2c>
				pUSARTx->CR1 &= ~(1 << USART_CR1_UE);
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	68db      	ldr	r3, [r3, #12]
 8000418:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	60da      	str	r2, [r3, #12]
}
 8000420:	bf00      	nop
 8000422:	370c      	adds	r7, #12
 8000424:	46bd      	mov	sp, r7
 8000426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800042a:	4770      	bx	lr

0800042c <USART_IRQInterruptConfig>:
 * @return			- void
 *
 * @notes			-
 *****************************************************************************/
void USART_IRQInterruptConfig(uint8_t IRQNumber, uint8_t EnorDi)
{
 800042c:	b480      	push	{r7}
 800042e:	b083      	sub	sp, #12
 8000430:	af00      	add	r7, sp, #0
 8000432:	4603      	mov	r3, r0
 8000434:	460a      	mov	r2, r1
 8000436:	71fb      	strb	r3, [r7, #7]
 8000438:	4613      	mov	r3, r2
 800043a:	71bb      	strb	r3, [r7, #6]

	 if(EnorDi == ENABLE)
 800043c:	79bb      	ldrb	r3, [r7, #6]
 800043e:	2b01      	cmp	r3, #1
 8000440:	d133      	bne.n	80004aa <USART_IRQInterruptConfig+0x7e>
	 {
		 if(IRQNumber <= 31)
 8000442:	79fb      	ldrb	r3, [r7, #7]
 8000444:	2b1f      	cmp	r3, #31
 8000446:	d80a      	bhi.n	800045e <USART_IRQInterruptConfig+0x32>
		 {
			 //program ISER0 register
			 *NVIC_ISER0 |= (1 << IRQNumber);
 8000448:	4b35      	ldr	r3, [pc, #212]	@ (8000520 <USART_IRQInterruptConfig+0xf4>)
 800044a:	681b      	ldr	r3, [r3, #0]
 800044c:	79fa      	ldrb	r2, [r7, #7]
 800044e:	2101      	movs	r1, #1
 8000450:	fa01 f202 	lsl.w	r2, r1, r2
 8000454:	4611      	mov	r1, r2
 8000456:	4a32      	ldr	r2, [pc, #200]	@ (8000520 <USART_IRQInterruptConfig+0xf4>)
 8000458:	430b      	orrs	r3, r1
 800045a:	6013      	str	r3, [r2, #0]
			 *NVIC_ICER3 |= (1 << (IRQNumber % 64) );
		 }

	 }

}
 800045c:	e059      	b.n	8000512 <USART_IRQInterruptConfig+0xe6>
		 else if(IRQNumber > 31 && IRQNumber < 64)
 800045e:	79fb      	ldrb	r3, [r7, #7]
 8000460:	2b1f      	cmp	r3, #31
 8000462:	d90f      	bls.n	8000484 <USART_IRQInterruptConfig+0x58>
 8000464:	79fb      	ldrb	r3, [r7, #7]
 8000466:	2b3f      	cmp	r3, #63	@ 0x3f
 8000468:	d80c      	bhi.n	8000484 <USART_IRQInterruptConfig+0x58>
			 *NVIC_ISER1 |= (1 << (IRQNumber % 32) );
 800046a:	4b2e      	ldr	r3, [pc, #184]	@ (8000524 <USART_IRQInterruptConfig+0xf8>)
 800046c:	681b      	ldr	r3, [r3, #0]
 800046e:	79fa      	ldrb	r2, [r7, #7]
 8000470:	f002 021f 	and.w	r2, r2, #31
 8000474:	2101      	movs	r1, #1
 8000476:	fa01 f202 	lsl.w	r2, r1, r2
 800047a:	4611      	mov	r1, r2
 800047c:	4a29      	ldr	r2, [pc, #164]	@ (8000524 <USART_IRQInterruptConfig+0xf8>)
 800047e:	430b      	orrs	r3, r1
 8000480:	6013      	str	r3, [r2, #0]
 8000482:	e046      	b.n	8000512 <USART_IRQInterruptConfig+0xe6>
		 else if(IRQNumber >= 64 && IRQNumber < 96)
 8000484:	79fb      	ldrb	r3, [r7, #7]
 8000486:	2b3f      	cmp	r3, #63	@ 0x3f
 8000488:	d943      	bls.n	8000512 <USART_IRQInterruptConfig+0xe6>
 800048a:	79fb      	ldrb	r3, [r7, #7]
 800048c:	2b5f      	cmp	r3, #95	@ 0x5f
 800048e:	d840      	bhi.n	8000512 <USART_IRQInterruptConfig+0xe6>
			 *NVIC_ISER3 |= (1 << (IRQNumber % 64) );
 8000490:	4b25      	ldr	r3, [pc, #148]	@ (8000528 <USART_IRQInterruptConfig+0xfc>)
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	79fa      	ldrb	r2, [r7, #7]
 8000496:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800049a:	2101      	movs	r1, #1
 800049c:	fa01 f202 	lsl.w	r2, r1, r2
 80004a0:	4611      	mov	r1, r2
 80004a2:	4a21      	ldr	r2, [pc, #132]	@ (8000528 <USART_IRQInterruptConfig+0xfc>)
 80004a4:	430b      	orrs	r3, r1
 80004a6:	6013      	str	r3, [r2, #0]
}
 80004a8:	e033      	b.n	8000512 <USART_IRQInterruptConfig+0xe6>
		 if(IRQNumber <= 31)
 80004aa:	79fb      	ldrb	r3, [r7, #7]
 80004ac:	2b1f      	cmp	r3, #31
 80004ae:	d80a      	bhi.n	80004c6 <USART_IRQInterruptConfig+0x9a>
			 *NVIC_ICER0 |= (1 << IRQNumber );
 80004b0:	4b1e      	ldr	r3, [pc, #120]	@ (800052c <USART_IRQInterruptConfig+0x100>)
 80004b2:	681b      	ldr	r3, [r3, #0]
 80004b4:	79fa      	ldrb	r2, [r7, #7]
 80004b6:	2101      	movs	r1, #1
 80004b8:	fa01 f202 	lsl.w	r2, r1, r2
 80004bc:	4611      	mov	r1, r2
 80004be:	4a1b      	ldr	r2, [pc, #108]	@ (800052c <USART_IRQInterruptConfig+0x100>)
 80004c0:	430b      	orrs	r3, r1
 80004c2:	6013      	str	r3, [r2, #0]
}
 80004c4:	e025      	b.n	8000512 <USART_IRQInterruptConfig+0xe6>
		 else if(IRQNumber > 31 && IRQNumber < 64)
 80004c6:	79fb      	ldrb	r3, [r7, #7]
 80004c8:	2b1f      	cmp	r3, #31
 80004ca:	d90f      	bls.n	80004ec <USART_IRQInterruptConfig+0xc0>
 80004cc:	79fb      	ldrb	r3, [r7, #7]
 80004ce:	2b3f      	cmp	r3, #63	@ 0x3f
 80004d0:	d80c      	bhi.n	80004ec <USART_IRQInterruptConfig+0xc0>
			 *NVIC_ICER1 |= (1 << (IRQNumber % 32) );
 80004d2:	4b17      	ldr	r3, [pc, #92]	@ (8000530 <USART_IRQInterruptConfig+0x104>)
 80004d4:	681b      	ldr	r3, [r3, #0]
 80004d6:	79fa      	ldrb	r2, [r7, #7]
 80004d8:	f002 021f 	and.w	r2, r2, #31
 80004dc:	2101      	movs	r1, #1
 80004de:	fa01 f202 	lsl.w	r2, r1, r2
 80004e2:	4611      	mov	r1, r2
 80004e4:	4a12      	ldr	r2, [pc, #72]	@ (8000530 <USART_IRQInterruptConfig+0x104>)
 80004e6:	430b      	orrs	r3, r1
 80004e8:	6013      	str	r3, [r2, #0]
 80004ea:	e012      	b.n	8000512 <USART_IRQInterruptConfig+0xe6>
		 else if(IRQNumber >= 64 && IRQNumber < 96)
 80004ec:	79fb      	ldrb	r3, [r7, #7]
 80004ee:	2b3f      	cmp	r3, #63	@ 0x3f
 80004f0:	d90f      	bls.n	8000512 <USART_IRQInterruptConfig+0xe6>
 80004f2:	79fb      	ldrb	r3, [r7, #7]
 80004f4:	2b5f      	cmp	r3, #95	@ 0x5f
 80004f6:	d80c      	bhi.n	8000512 <USART_IRQInterruptConfig+0xe6>
			 *NVIC_ICER3 |= (1 << (IRQNumber % 64) );
 80004f8:	4b0e      	ldr	r3, [pc, #56]	@ (8000534 <USART_IRQInterruptConfig+0x108>)
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	79fa      	ldrb	r2, [r7, #7]
 80004fe:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8000502:	2101      	movs	r1, #1
 8000504:	fa01 f202 	lsl.w	r2, r1, r2
 8000508:	4611      	mov	r1, r2
 800050a:	4a0a      	ldr	r2, [pc, #40]	@ (8000534 <USART_IRQInterruptConfig+0x108>)
 800050c:	430b      	orrs	r3, r1
 800050e:	6013      	str	r3, [r2, #0]
}
 8000510:	e7ff      	b.n	8000512 <USART_IRQInterruptConfig+0xe6>
 8000512:	bf00      	nop
 8000514:	370c      	adds	r7, #12
 8000516:	46bd      	mov	sp, r7
 8000518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800051c:	4770      	bx	lr
 800051e:	bf00      	nop
 8000520:	e000e100 	.word	0xe000e100
 8000524:	e000e104 	.word	0xe000e104
 8000528:	e000e10c 	.word	0xe000e10c
 800052c:	e000e180 	.word	0xe000e180
 8000530:	e000e184 	.word	0xe000e184
 8000534:	e000e18c 	.word	0xe000e18c

08000538 <USART_Init>:
 * @return			- void
 *
 * @notes			-
 *****************************************************************************/
void USART_Init(USART_Handle_t *pUSARTHandle)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b084      	sub	sp, #16
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]
	/******************************** Configuration of CR1******************************************/
	//Temp Register
	uint32_t tempRegister = 0;
 8000540:	2300      	movs	r3, #0
 8000542:	60fb      	str	r3, [r7, #12]

	//Enables the Clock for given USART peripheral
	USART_PeriClockControl(pUSARTHandle->pUSARTx, ENABLE);
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	2101      	movs	r1, #1
 800054a:	4618      	mov	r0, r3
 800054c:	f7ff feec 	bl	8000328 <USART_PeriClockControl>

	//Enables USART Tx and Rx engines according to the USART_Mode configuration item
	if(pUSARTHandle->USART_Config.USART_Mode == USART_MODE_ONLY_TX)
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	791b      	ldrb	r3, [r3, #4]
 8000554:	2b00      	cmp	r3, #0
 8000556:	d104      	bne.n	8000562 <USART_Init+0x2a>
	{
		tempRegister |= (1 << USART_CR1_TE);
 8000558:	68fb      	ldr	r3, [r7, #12]
 800055a:	f043 0308 	orr.w	r3, r3, #8
 800055e:	60fb      	str	r3, [r7, #12]
 8000560:	e00c      	b.n	800057c <USART_Init+0x44>
	}
	else if(pUSARTHandle->USART_Config.USART_Mode == USART_MODE_ONLY_RX)
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	791b      	ldrb	r3, [r3, #4]
 8000566:	2b01      	cmp	r3, #1
 8000568:	d104      	bne.n	8000574 <USART_Init+0x3c>
	{
		tempRegister |= (1 << USART_CR1_RE);
 800056a:	68fb      	ldr	r3, [r7, #12]
 800056c:	f043 0304 	orr.w	r3, r3, #4
 8000570:	60fb      	str	r3, [r7, #12]
 8000572:	e003      	b.n	800057c <USART_Init+0x44>
	}
	else
	{
		tempRegister |= ((1 << USART_CR1_TE) | (1 << USART_CR1_RE));
 8000574:	68fb      	ldr	r3, [r7, #12]
 8000576:	f043 030c 	orr.w	r3, r3, #12
 800057a:	60fb      	str	r3, [r7, #12]
	}

	//Code to configure the Word length configuration item
	tempRegister |= (pUSARTHandle->USART_Config.USART_WordLength << USART_CR1_M);
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	7b5b      	ldrb	r3, [r3, #13]
 8000580:	031b      	lsls	r3, r3, #12
 8000582:	68fa      	ldr	r2, [r7, #12]
 8000584:	4313      	orrs	r3, r2
 8000586:	60fb      	str	r3, [r7, #12]

	//Configure of parity control bit fields
	if(pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_EN_EVEN)
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	7b9b      	ldrb	r3, [r3, #14]
 800058c:	2b01      	cmp	r3, #1
 800058e:	d104      	bne.n	800059a <USART_Init+0x62>
	{
		tempRegister |= (1 << USART_CR1_PCE);
 8000590:	68fb      	ldr	r3, [r7, #12]
 8000592:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000596:	60fb      	str	r3, [r7, #12]
 8000598:	e00b      	b.n	80005b2 <USART_Init+0x7a>


	}
	else if(pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_EN_ODD)
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	7b9b      	ldrb	r3, [r3, #14]
 800059e:	2b02      	cmp	r3, #2
 80005a0:	d107      	bne.n	80005b2 <USART_Init+0x7a>
	{
		tempRegister |= (1 << USART_CR1_PCE);
 80005a2:	68fb      	ldr	r3, [r7, #12]
 80005a4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80005a8:	60fb      	str	r3, [r7, #12]

		tempRegister |= (1 << USART_CR1_PS);
 80005aa:	68fb      	ldr	r3, [r7, #12]
 80005ac:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80005b0:	60fb      	str	r3, [r7, #12]
	else
	{
		//do nothing
	}

	pUSARTHandle->pUSARTx->CR1 = tempRegister;
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	681b      	ldr	r3, [r3, #0]
 80005b6:	68fa      	ldr	r2, [r7, #12]
 80005b8:	60da      	str	r2, [r3, #12]

	/******************************** Configuration of CR2******************************************/
	tempRegister = 0;
 80005ba:	2300      	movs	r3, #0
 80005bc:	60fb      	str	r3, [r7, #12]

	//Code to configure the number of stop bits inserted during USART frame transmission
	tempRegister |= pUSARTHandle->USART_Config.USART_NoOfStopBits << USART_CR2_STOP;
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	7b1b      	ldrb	r3, [r3, #12]
 80005c2:	031b      	lsls	r3, r3, #12
 80005c4:	68fa      	ldr	r2, [r7, #12]
 80005c6:	4313      	orrs	r3, r2
 80005c8:	60fb      	str	r3, [r7, #12]

	if(pUSARTHandle->USART_Config.USART_LINMode == USART_LIN_MODE_ENABLE)
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	7c1b      	ldrb	r3, [r3, #16]
 80005ce:	2b01      	cmp	r3, #1
 80005d0:	d105      	bne.n	80005de <USART_Init+0xa6>
	{
		tempRegister |= ( pUSARTHandle->USART_Config.USART_LINMode << USART_CR2_LINEN );
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	7c1b      	ldrb	r3, [r3, #16]
 80005d6:	039b      	lsls	r3, r3, #14
 80005d8:	68fa      	ldr	r2, [r7, #12]
 80005da:	4313      	orrs	r3, r2
 80005dc:	60fb      	str	r3, [r7, #12]
	else
	{
		//do nothing
	}

	if(pUSARTHandle->USART_Config.USART_LINModeBreakDetectionLength == USART_LIN_MODE_BRK_DETECTION_10)
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	7c5b      	ldrb	r3, [r3, #17]
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d106      	bne.n	80005f4 <USART_Init+0xbc>
	{
		tempRegister |= (pUSARTHandle->USART_Config.USART_LINModeBreakDetectionLength << USART_CR2_LBDL);
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	7c5b      	ldrb	r3, [r3, #17]
 80005ea:	015b      	lsls	r3, r3, #5
 80005ec:	68fa      	ldr	r2, [r7, #12]
 80005ee:	4313      	orrs	r3, r2
 80005f0:	60fb      	str	r3, [r7, #12]
 80005f2:	e009      	b.n	8000608 <USART_Init+0xd0>
	}
	else if(pUSARTHandle->USART_Config.USART_LINModeBreakDetectionLength == USART_LIN_MODE_BRK_DETECTION_11)
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	7c5b      	ldrb	r3, [r3, #17]
 80005f8:	2b01      	cmp	r3, #1
 80005fa:	d105      	bne.n	8000608 <USART_Init+0xd0>
	{
		tempRegister |= (pUSARTHandle->USART_Config.USART_LINModeBreakDetectionLength << USART_CR2_LBDL);
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	7c5b      	ldrb	r3, [r3, #17]
 8000600:	015b      	lsls	r3, r3, #5
 8000602:	68fa      	ldr	r2, [r7, #12]
 8000604:	4313      	orrs	r3, r2
 8000606:	60fb      	str	r3, [r7, #12]
	else
	{
		//do nothing
	}

	pUSARTHandle->pUSARTx->CR2 = tempRegister;
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	68fa      	ldr	r2, [r7, #12]
 800060e:	611a      	str	r2, [r3, #16]



	/******************************** Configuration of CR3******************************************/

	tempRegister = 0;
 8000610:	2300      	movs	r3, #0
 8000612:	60fb      	str	r3, [r7, #12]
	//Configuration of USART hardware flow control
	if(pUSARTHandle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CTRL_CTS)
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	7bdb      	ldrb	r3, [r3, #15]
 8000618:	2b01      	cmp	r3, #1
 800061a:	d103      	bne.n	8000624 <USART_Init+0xec>
	{
		tempRegister |= (1 << USART_CR3_CTSE);
 800061c:	68fb      	ldr	r3, [r7, #12]
 800061e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000622:	60fb      	str	r3, [r7, #12]
	}
	if(pUSARTHandle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CTRL_RTS)
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	7bdb      	ldrb	r3, [r3, #15]
 8000628:	2b02      	cmp	r3, #2
 800062a:	d104      	bne.n	8000636 <USART_Init+0xfe>
	{
		tempRegister |= (1 << USART_CR3_RTSE);
 800062c:	68fb      	ldr	r3, [r7, #12]
 800062e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000632:	60fb      	str	r3, [r7, #12]
 8000634:	e00b      	b.n	800064e <USART_Init+0x116>
	}
	else if(pUSARTHandle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CTRL_CTS_RTS)
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	7bdb      	ldrb	r3, [r3, #15]
 800063a:	2b03      	cmp	r3, #3
 800063c:	d107      	bne.n	800064e <USART_Init+0x116>
	{
		tempRegister |= (1 << USART_CR3_CTSE);
 800063e:	68fb      	ldr	r3, [r7, #12]
 8000640:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000644:	60fb      	str	r3, [r7, #12]
		tempRegister |= (1 << USART_CR3_RTSE);
 8000646:	68fb      	ldr	r3, [r7, #12]
 8000648:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800064c:	60fb      	str	r3, [r7, #12]
	else
	{
		//do nothing
	}

	pUSARTHandle->pUSARTx->CR3 = tempRegister;
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	68fa      	ldr	r2, [r7, #12]
 8000654:	615a      	str	r2, [r3, #20]

	/******************************** Configuration of BRR(Baudrate register)******************************************/

	USART_SetBaudRate(pUSARTHandle->pUSARTx,pUSARTHandle->USART_Config.USART_Baud);
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	681a      	ldr	r2, [r3, #0]
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	689b      	ldr	r3, [r3, #8]
 800065e:	4619      	mov	r1, r3
 8000660:	4610      	mov	r0, r2
 8000662:	f000 f805 	bl	8000670 <USART_SetBaudRate>
}
 8000666:	bf00      	nop
 8000668:	3710      	adds	r7, #16
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}
	...

08000670 <USART_SetBaudRate>:
 * @return			- void
 *
 * @notes			-
 *****************************************************************************/
void USART_SetBaudRate(USART_RegDef_t *pUSARTx, uint32_t BaudRate)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b088      	sub	sp, #32
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
 8000678:	6039      	str	r1, [r7, #0]
	uint32_t usartdiv;

	//variables to hold Mantissa and Fraction values
	uint32_t M_part,F_part;

	uint32_t tempreg=0;
 800067a:	2300      	movs	r3, #0
 800067c:	613b      	str	r3, [r7, #16]

	//Get the value of APB bus clock in to the variable PCLKx
	if(pUSARTx == USART1 || pUSARTx == USART6)
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	4a31      	ldr	r2, [pc, #196]	@ (8000748 <USART_SetBaudRate+0xd8>)
 8000682:	4293      	cmp	r3, r2
 8000684:	d003      	beq.n	800068e <USART_SetBaudRate+0x1e>
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	4a30      	ldr	r2, [pc, #192]	@ (800074c <USART_SetBaudRate+0xdc>)
 800068a:	4293      	cmp	r3, r2
 800068c:	d103      	bne.n	8000696 <USART_SetBaudRate+0x26>
	{
	   //USART1 and USART6 are hanging on APB2 bus
	   PCLKx = RCC_GetPCLK2Value();
 800068e:	f7ff fdf3 	bl	8000278 <RCC_GetPCLK2Value>
 8000692:	61f8      	str	r0, [r7, #28]
 8000694:	e002      	b.n	800069c <USART_SetBaudRate+0x2c>
	}else
	{
	   PCLKx = RCC_GetPCLK1Value();
 8000696:	f7ff fd97 	bl	80001c8 <RCC_GetPCLK1Value>
 800069a:	61f8      	str	r0, [r7, #28]
	}

	//Check for OVER8 configuration bit
	if(pUSARTx->CR1 & (1 << USART_CR1_OVER8))
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	68db      	ldr	r3, [r3, #12]
 80006a0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d00b      	beq.n	80006c0 <USART_SetBaudRate+0x50>
	{
	   //OVER8 = 1 , over sampling by 8
	   usartdiv = ((25 * PCLKx) / (2 *BaudRate));
 80006a8:	69fa      	ldr	r2, [r7, #28]
 80006aa:	4613      	mov	r3, r2
 80006ac:	009b      	lsls	r3, r3, #2
 80006ae:	4413      	add	r3, r2
 80006b0:	009a      	lsls	r2, r3, #2
 80006b2:	441a      	add	r2, r3
 80006b4:	683b      	ldr	r3, [r7, #0]
 80006b6:	005b      	lsls	r3, r3, #1
 80006b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80006bc:	61bb      	str	r3, [r7, #24]
 80006be:	e00a      	b.n	80006d6 <USART_SetBaudRate+0x66>
	}else
	{
	   //over sampling by 16
	   usartdiv = ((25 * PCLKx) / (4 *BaudRate));
 80006c0:	69fa      	ldr	r2, [r7, #28]
 80006c2:	4613      	mov	r3, r2
 80006c4:	009b      	lsls	r3, r3, #2
 80006c6:	4413      	add	r3, r2
 80006c8:	009a      	lsls	r2, r3, #2
 80006ca:	441a      	add	r2, r3
 80006cc:	683b      	ldr	r3, [r7, #0]
 80006ce:	009b      	lsls	r3, r3, #2
 80006d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80006d4:	61bb      	str	r3, [r7, #24]
	}

	//Calculate the Mantissa part
	M_part = usartdiv/100;
 80006d6:	69bb      	ldr	r3, [r7, #24]
 80006d8:	4a1d      	ldr	r2, [pc, #116]	@ (8000750 <USART_SetBaudRate+0xe0>)
 80006da:	fba2 2303 	umull	r2, r3, r2, r3
 80006de:	095b      	lsrs	r3, r3, #5
 80006e0:	60fb      	str	r3, [r7, #12]

	//Place the Mantissa part in appropriate bit position . refer USART_BRR
	tempreg |= M_part << 4;
 80006e2:	68fb      	ldr	r3, [r7, #12]
 80006e4:	011b      	lsls	r3, r3, #4
 80006e6:	693a      	ldr	r2, [r7, #16]
 80006e8:	4313      	orrs	r3, r2
 80006ea:	613b      	str	r3, [r7, #16]

	//Extract the fraction part
	F_part = (usartdiv - (M_part * 100));
 80006ec:	68fb      	ldr	r3, [r7, #12]
 80006ee:	2264      	movs	r2, #100	@ 0x64
 80006f0:	fb02 f303 	mul.w	r3, r2, r3
 80006f4:	69ba      	ldr	r2, [r7, #24]
 80006f6:	1ad3      	subs	r3, r2, r3
 80006f8:	617b      	str	r3, [r7, #20]

	//Calculate the final fractional
	if(pUSARTx->CR1 & ( 1 << USART_CR1_OVER8))
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	68db      	ldr	r3, [r3, #12]
 80006fe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000702:	2b00      	cmp	r3, #0
 8000704:	d00a      	beq.n	800071c <USART_SetBaudRate+0xac>
	{
	  //OVER8 = 1 , over sampling by 8
	  F_part = ((( F_part * 8)+ 50) / 100)& ((uint8_t)0x07);
 8000706:	697b      	ldr	r3, [r7, #20]
 8000708:	00db      	lsls	r3, r3, #3
 800070a:	3332      	adds	r3, #50	@ 0x32
 800070c:	4a10      	ldr	r2, [pc, #64]	@ (8000750 <USART_SetBaudRate+0xe0>)
 800070e:	fba2 2303 	umull	r2, r3, r2, r3
 8000712:	095b      	lsrs	r3, r3, #5
 8000714:	f003 0307 	and.w	r3, r3, #7
 8000718:	617b      	str	r3, [r7, #20]
 800071a:	e009      	b.n	8000730 <USART_SetBaudRate+0xc0>

	}else
	{
	   //over sampling by 16
	   F_part = ((( F_part * 16)+ 50) / 100) & ((uint8_t)0x0F);
 800071c:	697b      	ldr	r3, [r7, #20]
 800071e:	011b      	lsls	r3, r3, #4
 8000720:	3332      	adds	r3, #50	@ 0x32
 8000722:	4a0b      	ldr	r2, [pc, #44]	@ (8000750 <USART_SetBaudRate+0xe0>)
 8000724:	fba2 2303 	umull	r2, r3, r2, r3
 8000728:	095b      	lsrs	r3, r3, #5
 800072a:	f003 030f 	and.w	r3, r3, #15
 800072e:	617b      	str	r3, [r7, #20]

	}

	//Place the fractional part in appropriate bit position . refer USART_BRR
	tempreg |= F_part;
 8000730:	693a      	ldr	r2, [r7, #16]
 8000732:	697b      	ldr	r3, [r7, #20]
 8000734:	4313      	orrs	r3, r2
 8000736:	613b      	str	r3, [r7, #16]

	//copy the value of tempreg in to BRR register
	pUSARTx->BRR = tempreg;
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	693a      	ldr	r2, [r7, #16]
 800073c:	609a      	str	r2, [r3, #8]
}
 800073e:	bf00      	nop
 8000740:	3720      	adds	r7, #32
 8000742:	46bd      	mov	sp, r7
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	40011000 	.word	0x40011000
 800074c:	40011400 	.word	0x40011400
 8000750:	51eb851f 	.word	0x51eb851f

08000754 <GPIO_Init>:
 * @return			- void
 *
 * @notes			-
 *****************************************************************************/
void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b086      	sub	sp, #24
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]

	uint32_t temp = 0; //temp register
 800075c:	2300      	movs	r3, #0
 800075e:	617b      	str	r3, [r7, #20]


	//enable the peripheral clock
	GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	2101      	movs	r1, #1
 8000766:	4618      	mov	r0, r3
 8000768:	f000 f994 	bl	8000a94 <GPIO_PeriClockControl>

	//1. configure the mode of GPIO pin
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	795b      	ldrb	r3, [r3, #5]
 8000770:	2b03      	cmp	r3, #3
 8000772:	d821      	bhi.n	80007b8 <GPIO_Init+0x64>
	{
		//non-interrupt mode
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 *pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	795b      	ldrb	r3, [r3, #5]
 8000778:	461a      	mov	r2, r3
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	791b      	ldrb	r3, [r3, #4]
 800077e:	005b      	lsls	r3, r3, #1
 8000780:	fa02 f303 	lsl.w	r3, r2, r3
 8000784:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //clearing the related bit fields
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	681a      	ldr	r2, [r3, #0]
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	791b      	ldrb	r3, [r3, #4]
 8000790:	4619      	mov	r1, r3
 8000792:	2303      	movs	r3, #3
 8000794:	408b      	lsls	r3, r1
 8000796:	43db      	mvns	r3, r3
 8000798:	4619      	mov	r1, r3
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	400a      	ands	r2, r1
 80007a0:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp;
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	6819      	ldr	r1, [r3, #0]
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	697a      	ldr	r2, [r7, #20]
 80007ae:	430a      	orrs	r2, r1
 80007b0:	601a      	str	r2, [r3, #0]
		temp = 0;
 80007b2:	2300      	movs	r3, #0
 80007b4:	617b      	str	r3, [r7, #20]
 80007b6:	e0ca      	b.n	800094e <GPIO_Init+0x1fa>
	}
	else
	{
		//interrupt mode
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	795b      	ldrb	r3, [r3, #5]
 80007bc:	2b04      	cmp	r3, #4
 80007be:	d117      	bne.n	80007f0 <GPIO_Init+0x9c>
		{
			//1. configure the falling trigger selection register
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80007c0:	4b4a      	ldr	r3, [pc, #296]	@ (80008ec <GPIO_Init+0x198>)
 80007c2:	68db      	ldr	r3, [r3, #12]
 80007c4:	687a      	ldr	r2, [r7, #4]
 80007c6:	7912      	ldrb	r2, [r2, #4]
 80007c8:	4611      	mov	r1, r2
 80007ca:	2201      	movs	r2, #1
 80007cc:	408a      	lsls	r2, r1
 80007ce:	4611      	mov	r1, r2
 80007d0:	4a46      	ldr	r2, [pc, #280]	@ (80008ec <GPIO_Init+0x198>)
 80007d2:	430b      	orrs	r3, r1
 80007d4:	60d3      	str	r3, [r2, #12]
			//clear the corresponding rising trigger selection register
			EXTI->RTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80007d6:	4b45      	ldr	r3, [pc, #276]	@ (80008ec <GPIO_Init+0x198>)
 80007d8:	689b      	ldr	r3, [r3, #8]
 80007da:	687a      	ldr	r2, [r7, #4]
 80007dc:	7912      	ldrb	r2, [r2, #4]
 80007de:	4611      	mov	r1, r2
 80007e0:	2201      	movs	r2, #1
 80007e2:	408a      	lsls	r2, r1
 80007e4:	43d2      	mvns	r2, r2
 80007e6:	4611      	mov	r1, r2
 80007e8:	4a40      	ldr	r2, [pc, #256]	@ (80008ec <GPIO_Init+0x198>)
 80007ea:	400b      	ands	r3, r1
 80007ec:	6093      	str	r3, [r2, #8]
 80007ee:	e035      	b.n	800085c <GPIO_Init+0x108>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	795b      	ldrb	r3, [r3, #5]
 80007f4:	2b05      	cmp	r3, #5
 80007f6:	d117      	bne.n	8000828 <GPIO_Init+0xd4>
		{
			//1. configure the rising trigger selection register
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80007f8:	4b3c      	ldr	r3, [pc, #240]	@ (80008ec <GPIO_Init+0x198>)
 80007fa:	689b      	ldr	r3, [r3, #8]
 80007fc:	687a      	ldr	r2, [r7, #4]
 80007fe:	7912      	ldrb	r2, [r2, #4]
 8000800:	4611      	mov	r1, r2
 8000802:	2201      	movs	r2, #1
 8000804:	408a      	lsls	r2, r1
 8000806:	4611      	mov	r1, r2
 8000808:	4a38      	ldr	r2, [pc, #224]	@ (80008ec <GPIO_Init+0x198>)
 800080a:	430b      	orrs	r3, r1
 800080c:	6093      	str	r3, [r2, #8]
			//clear the corresponding falling trigger selection register
			EXTI->FTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800080e:	4b37      	ldr	r3, [pc, #220]	@ (80008ec <GPIO_Init+0x198>)
 8000810:	68db      	ldr	r3, [r3, #12]
 8000812:	687a      	ldr	r2, [r7, #4]
 8000814:	7912      	ldrb	r2, [r2, #4]
 8000816:	4611      	mov	r1, r2
 8000818:	2201      	movs	r2, #1
 800081a:	408a      	lsls	r2, r1
 800081c:	43d2      	mvns	r2, r2
 800081e:	4611      	mov	r1, r2
 8000820:	4a32      	ldr	r2, [pc, #200]	@ (80008ec <GPIO_Init+0x198>)
 8000822:	400b      	ands	r3, r1
 8000824:	60d3      	str	r3, [r2, #12]
 8000826:	e019      	b.n	800085c <GPIO_Init+0x108>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT)
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	795b      	ldrb	r3, [r3, #5]
 800082c:	2b06      	cmp	r3, #6
 800082e:	d115      	bne.n	800085c <GPIO_Init+0x108>
		{
			//1. configure both falling trigger selection register and rising trigger selection register
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000830:	4b2e      	ldr	r3, [pc, #184]	@ (80008ec <GPIO_Init+0x198>)
 8000832:	68db      	ldr	r3, [r3, #12]
 8000834:	687a      	ldr	r2, [r7, #4]
 8000836:	7912      	ldrb	r2, [r2, #4]
 8000838:	4611      	mov	r1, r2
 800083a:	2201      	movs	r2, #1
 800083c:	408a      	lsls	r2, r1
 800083e:	4611      	mov	r1, r2
 8000840:	4a2a      	ldr	r2, [pc, #168]	@ (80008ec <GPIO_Init+0x198>)
 8000842:	430b      	orrs	r3, r1
 8000844:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000846:	4b29      	ldr	r3, [pc, #164]	@ (80008ec <GPIO_Init+0x198>)
 8000848:	689b      	ldr	r3, [r3, #8]
 800084a:	687a      	ldr	r2, [r7, #4]
 800084c:	7912      	ldrb	r2, [r2, #4]
 800084e:	4611      	mov	r1, r2
 8000850:	2201      	movs	r2, #1
 8000852:	408a      	lsls	r2, r1
 8000854:	4611      	mov	r1, r2
 8000856:	4a25      	ldr	r2, [pc, #148]	@ (80008ec <GPIO_Init+0x198>)
 8000858:	430b      	orrs	r3, r1
 800085a:	6093      	str	r3, [r2, #8]
		}

		//2. configure the GPIO port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	791b      	ldrb	r3, [r3, #4]
 8000860:	089b      	lsrs	r3, r3, #2
 8000862:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	791b      	ldrb	r3, [r3, #4]
 8000868:	f003 0303 	and.w	r3, r3, #3
 800086c:	74bb      	strb	r3, [r7, #18]

		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	4a1f      	ldr	r2, [pc, #124]	@ (80008f0 <GPIO_Init+0x19c>)
 8000874:	4293      	cmp	r3, r2
 8000876:	d04d      	beq.n	8000914 <GPIO_Init+0x1c0>
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	4a1d      	ldr	r2, [pc, #116]	@ (80008f4 <GPIO_Init+0x1a0>)
 800087e:	4293      	cmp	r3, r2
 8000880:	d032      	beq.n	80008e8 <GPIO_Init+0x194>
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	4a1c      	ldr	r2, [pc, #112]	@ (80008f8 <GPIO_Init+0x1a4>)
 8000888:	4293      	cmp	r3, r2
 800088a:	d02b      	beq.n	80008e4 <GPIO_Init+0x190>
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	4a1a      	ldr	r2, [pc, #104]	@ (80008fc <GPIO_Init+0x1a8>)
 8000892:	4293      	cmp	r3, r2
 8000894:	d024      	beq.n	80008e0 <GPIO_Init+0x18c>
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	4a19      	ldr	r2, [pc, #100]	@ (8000900 <GPIO_Init+0x1ac>)
 800089c:	4293      	cmp	r3, r2
 800089e:	d01d      	beq.n	80008dc <GPIO_Init+0x188>
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	4a17      	ldr	r2, [pc, #92]	@ (8000904 <GPIO_Init+0x1b0>)
 80008a6:	4293      	cmp	r3, r2
 80008a8:	d016      	beq.n	80008d8 <GPIO_Init+0x184>
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	4a16      	ldr	r2, [pc, #88]	@ (8000908 <GPIO_Init+0x1b4>)
 80008b0:	4293      	cmp	r3, r2
 80008b2:	d00f      	beq.n	80008d4 <GPIO_Init+0x180>
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	4a14      	ldr	r2, [pc, #80]	@ (800090c <GPIO_Init+0x1b8>)
 80008ba:	4293      	cmp	r3, r2
 80008bc:	d008      	beq.n	80008d0 <GPIO_Init+0x17c>
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	4a13      	ldr	r2, [pc, #76]	@ (8000910 <GPIO_Init+0x1bc>)
 80008c4:	4293      	cmp	r3, r2
 80008c6:	d101      	bne.n	80008cc <GPIO_Init+0x178>
 80008c8:	2308      	movs	r3, #8
 80008ca:	e024      	b.n	8000916 <GPIO_Init+0x1c2>
 80008cc:	2300      	movs	r3, #0
 80008ce:	e022      	b.n	8000916 <GPIO_Init+0x1c2>
 80008d0:	2307      	movs	r3, #7
 80008d2:	e020      	b.n	8000916 <GPIO_Init+0x1c2>
 80008d4:	2306      	movs	r3, #6
 80008d6:	e01e      	b.n	8000916 <GPIO_Init+0x1c2>
 80008d8:	2305      	movs	r3, #5
 80008da:	e01c      	b.n	8000916 <GPIO_Init+0x1c2>
 80008dc:	2304      	movs	r3, #4
 80008de:	e01a      	b.n	8000916 <GPIO_Init+0x1c2>
 80008e0:	2303      	movs	r3, #3
 80008e2:	e018      	b.n	8000916 <GPIO_Init+0x1c2>
 80008e4:	2302      	movs	r3, #2
 80008e6:	e016      	b.n	8000916 <GPIO_Init+0x1c2>
 80008e8:	2301      	movs	r3, #1
 80008ea:	e014      	b.n	8000916 <GPIO_Init+0x1c2>
 80008ec:	40013c00 	.word	0x40013c00
 80008f0:	40020000 	.word	0x40020000
 80008f4:	40020400 	.word	0x40020400
 80008f8:	40020800 	.word	0x40020800
 80008fc:	40020c00 	.word	0x40020c00
 8000900:	40021000 	.word	0x40021000
 8000904:	40021400 	.word	0x40021400
 8000908:	40021800 	.word	0x40021800
 800090c:	40021c00 	.word	0x40021c00
 8000910:	40022000 	.word	0x40022000
 8000914:	2300      	movs	r3, #0
 8000916:	747b      	strb	r3, [r7, #17]

		SYSCFG_PCLK_EN();
 8000918:	4b5b      	ldr	r3, [pc, #364]	@ (8000a88 <GPIO_Init+0x334>)
 800091a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800091c:	4a5a      	ldr	r2, [pc, #360]	@ (8000a88 <GPIO_Init+0x334>)
 800091e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000922:	6453      	str	r3, [r2, #68]	@ 0x44
		SYSCFG->EXTICR[temp1] = portcode << (temp2 * 4);
 8000924:	7c7a      	ldrb	r2, [r7, #17]
 8000926:	7cbb      	ldrb	r3, [r7, #18]
 8000928:	009b      	lsls	r3, r3, #2
 800092a:	fa02 f103 	lsl.w	r1, r2, r3
 800092e:	4a57      	ldr	r2, [pc, #348]	@ (8000a8c <GPIO_Init+0x338>)
 8000930:	7cfb      	ldrb	r3, [r7, #19]
 8000932:	3302      	adds	r3, #2
 8000934:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		//3. enable the EXTI interrupt delivery using IMR
		EXTI->IMR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000938:	4b55      	ldr	r3, [pc, #340]	@ (8000a90 <GPIO_Init+0x33c>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	687a      	ldr	r2, [r7, #4]
 800093e:	7912      	ldrb	r2, [r2, #4]
 8000940:	4611      	mov	r1, r2
 8000942:	2201      	movs	r2, #1
 8000944:	408a      	lsls	r2, r1
 8000946:	4611      	mov	r1, r2
 8000948:	4a51      	ldr	r2, [pc, #324]	@ (8000a90 <GPIO_Init+0x33c>)
 800094a:	430b      	orrs	r3, r1
 800094c:	6013      	str	r3, [r2, #0]

	}

	temp = 0;
 800094e:	2300      	movs	r3, #0
 8000950:	617b      	str	r3, [r7, #20]
	//2. configure the speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	799b      	ldrb	r3, [r3, #6]
 8000956:	461a      	mov	r2, r3
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	791b      	ldrb	r3, [r3, #4]
 800095c:	005b      	lsls	r3, r3, #1
 800095e:	fa02 f303 	lsl.w	r3, r2, r3
 8000962:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //clearing the related bit fields
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	689a      	ldr	r2, [r3, #8]
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	791b      	ldrb	r3, [r3, #4]
 800096e:	4619      	mov	r1, r3
 8000970:	2303      	movs	r3, #3
 8000972:	408b      	lsls	r3, r1
 8000974:	43db      	mvns	r3, r3
 8000976:	4619      	mov	r1, r3
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	400a      	ands	r2, r1
 800097e:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	6899      	ldr	r1, [r3, #8]
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	697a      	ldr	r2, [r7, #20]
 800098c:	430a      	orrs	r2, r1
 800098e:	609a      	str	r2, [r3, #8]

	temp = 0;
 8000990:	2300      	movs	r3, #0
 8000992:	617b      	str	r3, [r7, #20]
	//3. configure the pupd setting
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	79db      	ldrb	r3, [r3, #7]
 8000998:	461a      	mov	r2, r3
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	791b      	ldrb	r3, [r3, #4]
 800099e:	005b      	lsls	r3, r3, #1
 80009a0:	fa02 f303 	lsl.w	r3, r2, r3
 80009a4:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing the related bit fields
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	68da      	ldr	r2, [r3, #12]
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	791b      	ldrb	r3, [r3, #4]
 80009b0:	005b      	lsls	r3, r3, #1
 80009b2:	2103      	movs	r1, #3
 80009b4:	fa01 f303 	lsl.w	r3, r1, r3
 80009b8:	43db      	mvns	r3, r3
 80009ba:	4619      	mov	r1, r3
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	400a      	ands	r2, r1
 80009c2:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	68d9      	ldr	r1, [r3, #12]
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	697a      	ldr	r2, [r7, #20]
 80009d0:	430a      	orrs	r2, r1
 80009d2:	60da      	str	r2, [r3, #12]

	temp = 0;
 80009d4:	2300      	movs	r3, #0
 80009d6:	617b      	str	r3, [r7, #20]
	//4. configure the output type
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	7a1b      	ldrb	r3, [r3, #8]
 80009dc:	461a      	mov	r2, r3
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	791b      	ldrb	r3, [r3, #4]
 80009e2:	fa02 f303 	lsl.w	r3, r2, r3
 80009e6:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~(0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //clearing the related bit fields
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	685a      	ldr	r2, [r3, #4]
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	791b      	ldrb	r3, [r3, #4]
 80009f2:	4619      	mov	r1, r3
 80009f4:	2301      	movs	r3, #1
 80009f6:	408b      	lsls	r3, r1
 80009f8:	43db      	mvns	r3, r3
 80009fa:	4619      	mov	r1, r3
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	400a      	ands	r2, r1
 8000a02:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	6859      	ldr	r1, [r3, #4]
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	697a      	ldr	r2, [r7, #20]
 8000a10:	430a      	orrs	r2, r1
 8000a12:	605a      	str	r2, [r3, #4]

	//5. configure the alternate functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	795b      	ldrb	r3, [r3, #5]
 8000a18:	2b02      	cmp	r3, #2
 8000a1a:	d131      	bne.n	8000a80 <GPIO_Init+0x32c>
	{
		//configure the alternate function registers
		uint8_t temp1 = (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) / 8;
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	791b      	ldrb	r3, [r3, #4]
 8000a20:	08db      	lsrs	r3, r3, #3
 8000a22:	743b      	strb	r3, [r7, #16]
		uint8_t temp2 = (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) % 8;
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	791b      	ldrb	r3, [r3, #4]
 8000a28:	f003 0307 	and.w	r3, r3, #7
 8000a2c:	73fb      	strb	r3, [r7, #15]

		pGPIOHandle->pGPIOx->AFR[temp1] &= ~( 0xF<< (4 * temp2));
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	7c3a      	ldrb	r2, [r7, #16]
 8000a34:	3208      	adds	r2, #8
 8000a36:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000a3a:	7bfb      	ldrb	r3, [r7, #15]
 8000a3c:	009b      	lsls	r3, r3, #2
 8000a3e:	220f      	movs	r2, #15
 8000a40:	fa02 f303 	lsl.w	r3, r2, r3
 8000a44:	43db      	mvns	r3, r3
 8000a46:	4618      	mov	r0, r3
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	7c3a      	ldrb	r2, [r7, #16]
 8000a4e:	4001      	ands	r1, r0
 8000a50:	3208      	adds	r2, #8
 8000a52:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2);
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	7c3a      	ldrb	r2, [r7, #16]
 8000a5c:	3208      	adds	r2, #8
 8000a5e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	7a5b      	ldrb	r3, [r3, #9]
 8000a66:	461a      	mov	r2, r3
 8000a68:	7bfb      	ldrb	r3, [r7, #15]
 8000a6a:	009b      	lsls	r3, r3, #2
 8000a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a70:	4618      	mov	r0, r3
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	7c3a      	ldrb	r2, [r7, #16]
 8000a78:	4301      	orrs	r1, r0
 8000a7a:	3208      	adds	r2, #8
 8000a7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	}

}
 8000a80:	bf00      	nop
 8000a82:	3718      	adds	r7, #24
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bd80      	pop	{r7, pc}
 8000a88:	40023800 	.word	0x40023800
 8000a8c:	40013800 	.word	0x40013800
 8000a90:	40013c00 	.word	0x40013c00

08000a94 <GPIO_PeriClockControl>:
 * @return			- void
 *
 * @notes			-
 *****************************************************************************/
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 8000a94:	b480      	push	{r7}
 8000a96:	b083      	sub	sp, #12
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
 8000a9c:	460b      	mov	r3, r1
 8000a9e:	70fb      	strb	r3, [r7, #3]

	if(EnorDi == ENABLE)
 8000aa0:	78fb      	ldrb	r3, [r7, #3]
 8000aa2:	2b01      	cmp	r3, #1
 8000aa4:	d15e      	bne.n	8000b64 <GPIO_PeriClockControl+0xd0>
	{
		if(pGPIOx == GPIOA)
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	4a60      	ldr	r2, [pc, #384]	@ (8000c2c <GPIO_PeriClockControl+0x198>)
 8000aaa:	4293      	cmp	r3, r2
 8000aac:	d106      	bne.n	8000abc <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 8000aae:	4b60      	ldr	r3, [pc, #384]	@ (8000c30 <GPIO_PeriClockControl+0x19c>)
 8000ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ab2:	4a5f      	ldr	r2, [pc, #380]	@ (8000c30 <GPIO_PeriClockControl+0x19c>)
 8000ab4:	f043 0301 	orr.w	r3, r3, #1
 8000ab8:	6313      	str	r3, [r2, #48]	@ 0x30
		{
			GPIOI_PCLK_DI();
		}

	}
}
 8000aba:	e0b1      	b.n	8000c20 <GPIO_PeriClockControl+0x18c>
		else if(pGPIOx == GPIOB)
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	4a5d      	ldr	r2, [pc, #372]	@ (8000c34 <GPIO_PeriClockControl+0x1a0>)
 8000ac0:	4293      	cmp	r3, r2
 8000ac2:	d106      	bne.n	8000ad2 <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000ac4:	4b5a      	ldr	r3, [pc, #360]	@ (8000c30 <GPIO_PeriClockControl+0x19c>)
 8000ac6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ac8:	4a59      	ldr	r2, [pc, #356]	@ (8000c30 <GPIO_PeriClockControl+0x19c>)
 8000aca:	f043 0302 	orr.w	r3, r3, #2
 8000ace:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000ad0:	e0a6      	b.n	8000c20 <GPIO_PeriClockControl+0x18c>
		else if(pGPIOx == GPIOC)
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	4a58      	ldr	r2, [pc, #352]	@ (8000c38 <GPIO_PeriClockControl+0x1a4>)
 8000ad6:	4293      	cmp	r3, r2
 8000ad8:	d106      	bne.n	8000ae8 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 8000ada:	4b55      	ldr	r3, [pc, #340]	@ (8000c30 <GPIO_PeriClockControl+0x19c>)
 8000adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ade:	4a54      	ldr	r2, [pc, #336]	@ (8000c30 <GPIO_PeriClockControl+0x19c>)
 8000ae0:	f043 0304 	orr.w	r3, r3, #4
 8000ae4:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000ae6:	e09b      	b.n	8000c20 <GPIO_PeriClockControl+0x18c>
		else if(pGPIOx == GPIOD)
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	4a54      	ldr	r2, [pc, #336]	@ (8000c3c <GPIO_PeriClockControl+0x1a8>)
 8000aec:	4293      	cmp	r3, r2
 8000aee:	d106      	bne.n	8000afe <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000af0:	4b4f      	ldr	r3, [pc, #316]	@ (8000c30 <GPIO_PeriClockControl+0x19c>)
 8000af2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000af4:	4a4e      	ldr	r2, [pc, #312]	@ (8000c30 <GPIO_PeriClockControl+0x19c>)
 8000af6:	f043 0308 	orr.w	r3, r3, #8
 8000afa:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000afc:	e090      	b.n	8000c20 <GPIO_PeriClockControl+0x18c>
		else if(pGPIOx == GPIOE)
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	4a4f      	ldr	r2, [pc, #316]	@ (8000c40 <GPIO_PeriClockControl+0x1ac>)
 8000b02:	4293      	cmp	r3, r2
 8000b04:	d106      	bne.n	8000b14 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 8000b06:	4b4a      	ldr	r3, [pc, #296]	@ (8000c30 <GPIO_PeriClockControl+0x19c>)
 8000b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b0a:	4a49      	ldr	r2, [pc, #292]	@ (8000c30 <GPIO_PeriClockControl+0x19c>)
 8000b0c:	f043 0310 	orr.w	r3, r3, #16
 8000b10:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000b12:	e085      	b.n	8000c20 <GPIO_PeriClockControl+0x18c>
		else if(pGPIOx == GPIOF)
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	4a4b      	ldr	r2, [pc, #300]	@ (8000c44 <GPIO_PeriClockControl+0x1b0>)
 8000b18:	4293      	cmp	r3, r2
 8000b1a:	d106      	bne.n	8000b2a <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 8000b1c:	4b44      	ldr	r3, [pc, #272]	@ (8000c30 <GPIO_PeriClockControl+0x19c>)
 8000b1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b20:	4a43      	ldr	r2, [pc, #268]	@ (8000c30 <GPIO_PeriClockControl+0x19c>)
 8000b22:	f043 0320 	orr.w	r3, r3, #32
 8000b26:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000b28:	e07a      	b.n	8000c20 <GPIO_PeriClockControl+0x18c>
		else if(pGPIOx == GPIOG)
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	4a46      	ldr	r2, [pc, #280]	@ (8000c48 <GPIO_PeriClockControl+0x1b4>)
 8000b2e:	4293      	cmp	r3, r2
 8000b30:	d106      	bne.n	8000b40 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 8000b32:	4b3f      	ldr	r3, [pc, #252]	@ (8000c30 <GPIO_PeriClockControl+0x19c>)
 8000b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b36:	4a3e      	ldr	r2, [pc, #248]	@ (8000c30 <GPIO_PeriClockControl+0x19c>)
 8000b38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000b3c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000b3e:	e06f      	b.n	8000c20 <GPIO_PeriClockControl+0x18c>
		else if(pGPIOx == GPIOH)
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	4a42      	ldr	r2, [pc, #264]	@ (8000c4c <GPIO_PeriClockControl+0x1b8>)
 8000b44:	4293      	cmp	r3, r2
 8000b46:	d106      	bne.n	8000b56 <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 8000b48:	4b39      	ldr	r3, [pc, #228]	@ (8000c30 <GPIO_PeriClockControl+0x19c>)
 8000b4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b4c:	4a38      	ldr	r2, [pc, #224]	@ (8000c30 <GPIO_PeriClockControl+0x19c>)
 8000b4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b52:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000b54:	e064      	b.n	8000c20 <GPIO_PeriClockControl+0x18c>
			GPIOI_PCLK_EN();
 8000b56:	4b36      	ldr	r3, [pc, #216]	@ (8000c30 <GPIO_PeriClockControl+0x19c>)
 8000b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b5a:	4a35      	ldr	r2, [pc, #212]	@ (8000c30 <GPIO_PeriClockControl+0x19c>)
 8000b5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b60:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000b62:	e05d      	b.n	8000c20 <GPIO_PeriClockControl+0x18c>
		if(pGPIOx == GPIOA)
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	4a31      	ldr	r2, [pc, #196]	@ (8000c2c <GPIO_PeriClockControl+0x198>)
 8000b68:	4293      	cmp	r3, r2
 8000b6a:	d106      	bne.n	8000b7a <GPIO_PeriClockControl+0xe6>
			GPIOA_PCLK_DI();
 8000b6c:	4b30      	ldr	r3, [pc, #192]	@ (8000c30 <GPIO_PeriClockControl+0x19c>)
 8000b6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b70:	4a2f      	ldr	r2, [pc, #188]	@ (8000c30 <GPIO_PeriClockControl+0x19c>)
 8000b72:	f023 0301 	bic.w	r3, r3, #1
 8000b76:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000b78:	e052      	b.n	8000c20 <GPIO_PeriClockControl+0x18c>
		else if(pGPIOx == GPIOB)
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	4a2d      	ldr	r2, [pc, #180]	@ (8000c34 <GPIO_PeriClockControl+0x1a0>)
 8000b7e:	4293      	cmp	r3, r2
 8000b80:	d106      	bne.n	8000b90 <GPIO_PeriClockControl+0xfc>
			GPIOB_PCLK_DI();
 8000b82:	4b2b      	ldr	r3, [pc, #172]	@ (8000c30 <GPIO_PeriClockControl+0x19c>)
 8000b84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b86:	4a2a      	ldr	r2, [pc, #168]	@ (8000c30 <GPIO_PeriClockControl+0x19c>)
 8000b88:	f023 0302 	bic.w	r3, r3, #2
 8000b8c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000b8e:	e047      	b.n	8000c20 <GPIO_PeriClockControl+0x18c>
		else if(pGPIOx == GPIOC)
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	4a29      	ldr	r2, [pc, #164]	@ (8000c38 <GPIO_PeriClockControl+0x1a4>)
 8000b94:	4293      	cmp	r3, r2
 8000b96:	d106      	bne.n	8000ba6 <GPIO_PeriClockControl+0x112>
			GPIOC_PCLK_DI();
 8000b98:	4b25      	ldr	r3, [pc, #148]	@ (8000c30 <GPIO_PeriClockControl+0x19c>)
 8000b9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b9c:	4a24      	ldr	r2, [pc, #144]	@ (8000c30 <GPIO_PeriClockControl+0x19c>)
 8000b9e:	f023 0304 	bic.w	r3, r3, #4
 8000ba2:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000ba4:	e03c      	b.n	8000c20 <GPIO_PeriClockControl+0x18c>
		else if(pGPIOx == GPIOD)
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	4a24      	ldr	r2, [pc, #144]	@ (8000c3c <GPIO_PeriClockControl+0x1a8>)
 8000baa:	4293      	cmp	r3, r2
 8000bac:	d106      	bne.n	8000bbc <GPIO_PeriClockControl+0x128>
			GPIOD_PCLK_DI();
 8000bae:	4b20      	ldr	r3, [pc, #128]	@ (8000c30 <GPIO_PeriClockControl+0x19c>)
 8000bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bb2:	4a1f      	ldr	r2, [pc, #124]	@ (8000c30 <GPIO_PeriClockControl+0x19c>)
 8000bb4:	f023 0308 	bic.w	r3, r3, #8
 8000bb8:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000bba:	e031      	b.n	8000c20 <GPIO_PeriClockControl+0x18c>
		else if(pGPIOx == GPIOE)
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	4a20      	ldr	r2, [pc, #128]	@ (8000c40 <GPIO_PeriClockControl+0x1ac>)
 8000bc0:	4293      	cmp	r3, r2
 8000bc2:	d106      	bne.n	8000bd2 <GPIO_PeriClockControl+0x13e>
			GPIOE_PCLK_DI();
 8000bc4:	4b1a      	ldr	r3, [pc, #104]	@ (8000c30 <GPIO_PeriClockControl+0x19c>)
 8000bc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bc8:	4a19      	ldr	r2, [pc, #100]	@ (8000c30 <GPIO_PeriClockControl+0x19c>)
 8000bca:	f023 0310 	bic.w	r3, r3, #16
 8000bce:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000bd0:	e026      	b.n	8000c20 <GPIO_PeriClockControl+0x18c>
		else if(pGPIOx == GPIOF)
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	4a1b      	ldr	r2, [pc, #108]	@ (8000c44 <GPIO_PeriClockControl+0x1b0>)
 8000bd6:	4293      	cmp	r3, r2
 8000bd8:	d106      	bne.n	8000be8 <GPIO_PeriClockControl+0x154>
			GPIOF_PCLK_DI();
 8000bda:	4b15      	ldr	r3, [pc, #84]	@ (8000c30 <GPIO_PeriClockControl+0x19c>)
 8000bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bde:	4a14      	ldr	r2, [pc, #80]	@ (8000c30 <GPIO_PeriClockControl+0x19c>)
 8000be0:	f023 0320 	bic.w	r3, r3, #32
 8000be4:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000be6:	e01b      	b.n	8000c20 <GPIO_PeriClockControl+0x18c>
		else if(pGPIOx == GPIOG)
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	4a17      	ldr	r2, [pc, #92]	@ (8000c48 <GPIO_PeriClockControl+0x1b4>)
 8000bec:	4293      	cmp	r3, r2
 8000bee:	d106      	bne.n	8000bfe <GPIO_PeriClockControl+0x16a>
			GPIOG_PCLK_DI();
 8000bf0:	4b0f      	ldr	r3, [pc, #60]	@ (8000c30 <GPIO_PeriClockControl+0x19c>)
 8000bf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bf4:	4a0e      	ldr	r2, [pc, #56]	@ (8000c30 <GPIO_PeriClockControl+0x19c>)
 8000bf6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000bfa:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000bfc:	e010      	b.n	8000c20 <GPIO_PeriClockControl+0x18c>
		else if(pGPIOx == GPIOH)
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	4a12      	ldr	r2, [pc, #72]	@ (8000c4c <GPIO_PeriClockControl+0x1b8>)
 8000c02:	4293      	cmp	r3, r2
 8000c04:	d106      	bne.n	8000c14 <GPIO_PeriClockControl+0x180>
			GPIOH_PCLK_DI();
 8000c06:	4b0a      	ldr	r3, [pc, #40]	@ (8000c30 <GPIO_PeriClockControl+0x19c>)
 8000c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c0a:	4a09      	ldr	r2, [pc, #36]	@ (8000c30 <GPIO_PeriClockControl+0x19c>)
 8000c0c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000c10:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000c12:	e005      	b.n	8000c20 <GPIO_PeriClockControl+0x18c>
			GPIOI_PCLK_DI();
 8000c14:	4b06      	ldr	r3, [pc, #24]	@ (8000c30 <GPIO_PeriClockControl+0x19c>)
 8000c16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c18:	4a05      	ldr	r2, [pc, #20]	@ (8000c30 <GPIO_PeriClockControl+0x19c>)
 8000c1a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000c1e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000c20:	bf00      	nop
 8000c22:	370c      	adds	r7, #12
 8000c24:	46bd      	mov	sp, r7
 8000c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2a:	4770      	bx	lr
 8000c2c:	40020000 	.word	0x40020000
 8000c30:	40023800 	.word	0x40023800
 8000c34:	40020400 	.word	0x40020400
 8000c38:	40020800 	.word	0x40020800
 8000c3c:	40020c00 	.word	0x40020c00
 8000c40:	40021000 	.word	0x40021000
 8000c44:	40021400 	.word	0x40021400
 8000c48:	40021800 	.word	0x40021800
 8000c4c:	40021c00 	.word	0x40021c00

08000c50 <LIN_Get_Flag_Status>:




INLINE uint8_t LIN_Get_Flag_Status(uint32_t flag)
{
 8000c50:	b480      	push	{r7}
 8000c52:	b085      	sub	sp, #20
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
	uint8_t flag_status;
	if(USART2->SR & flag)
 8000c58:	4b08      	ldr	r3, [pc, #32]	@ (8000c7c <LIN_Get_Flag_Status+0x2c>)
 8000c5a:	681a      	ldr	r2, [r3, #0]
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	4013      	ands	r3, r2
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d002      	beq.n	8000c6a <LIN_Get_Flag_Status+0x1a>
	{
		flag_status = SET;
 8000c64:	2301      	movs	r3, #1
 8000c66:	73fb      	strb	r3, [r7, #15]
 8000c68:	e001      	b.n	8000c6e <LIN_Get_Flag_Status+0x1e>
	}
	else
	{
		flag_status = RESET;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	73fb      	strb	r3, [r7, #15]
	}
	return flag_status;
 8000c6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c70:	4618      	mov	r0, r3
 8000c72:	3714      	adds	r7, #20
 8000c74:	46bd      	mov	sp, r7
 8000c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7a:	4770      	bx	lr
 8000c7c:	40004400 	.word	0x40004400

08000c80 <LIN_Clear_Flag_Status>:

INLINE void LIN_Clear_Flag_Status(uint32_t flag)
{
 8000c80:	b480      	push	{r7}
 8000c82:	b083      	sub	sp, #12
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
	USART2->SR &= ~(flag);
 8000c88:	4b06      	ldr	r3, [pc, #24]	@ (8000ca4 <LIN_Clear_Flag_Status+0x24>)
 8000c8a:	681a      	ldr	r2, [r3, #0]
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	43db      	mvns	r3, r3
 8000c90:	4904      	ldr	r1, [pc, #16]	@ (8000ca4 <LIN_Clear_Flag_Status+0x24>)
 8000c92:	4013      	ands	r3, r2
 8000c94:	600b      	str	r3, [r1, #0]
}
 8000c96:	bf00      	nop
 8000c98:	370c      	adds	r7, #12
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca0:	4770      	bx	lr
 8000ca2:	bf00      	nop
 8000ca4:	40004400 	.word	0x40004400

08000ca8 <LIN_USART_Set_Break>:
{
	//will be implemented
}

INLINE void LIN_USART_Set_Break(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b082      	sub	sp, #8
 8000cac:	af00      	add	r7, sp, #0
	uint8_t Data = LIN_USART_BUFFER;
 8000cae:	4b16      	ldr	r3, [pc, #88]	@ (8000d08 <LIN_USART_Set_Break+0x60>)
 8000cb0:	685b      	ldr	r3, [r3, #4]
 8000cb2:	71fb      	strb	r3, [r7, #7]
	USART2->CR2 &= ~(1 << USART_CR2_LBDIE);
 8000cb4:	4b14      	ldr	r3, [pc, #80]	@ (8000d08 <LIN_USART_Set_Break+0x60>)
 8000cb6:	691b      	ldr	r3, [r3, #16]
 8000cb8:	4a13      	ldr	r2, [pc, #76]	@ (8000d08 <LIN_USART_Set_Break+0x60>)
 8000cba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000cbe:	6113      	str	r3, [r2, #16]
	LIN_Clear_Flag_Status(LIN_FLAG_LBD);
 8000cc0:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8000cc4:	f7ff ffdc 	bl	8000c80 <LIN_Clear_Flag_Status>
	Lin_SetFrameState(FRAME_BREAK_RECEIVED);
 8000cc8:	2001      	movs	r0, #1
 8000cca:	f000 f87d 	bl	8000dc8 <Lin_SetFrameState>


	if(Lin_GetFrameState() == FRAME_BREAK_RECEIVED)
 8000cce:	f000 f88b 	bl	8000de8 <Lin_GetFrameState>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	2b01      	cmp	r3, #1
 8000cd6:	d10d      	bne.n	8000cf4 <LIN_USART_Set_Break+0x4c>
	{
		//USART2->CR1 |= (1 << USART_CR1_RXNEIE);
		//7USART2->CR1 &= ~(1 << USART_CR1_RXNEIE);
		uint8_t Data_2 = LIN_USART_BUFFER;
 8000cd8:	4b0b      	ldr	r3, [pc, #44]	@ (8000d08 <LIN_USART_Set_Break+0x60>)
 8000cda:	685b      	ldr	r3, [r3, #4]
 8000cdc:	71bb      	strb	r3, [r7, #6]
		if(LIN_USART_BUFFER == LIN_SYNC_FIELD)
 8000cde:	4b0a      	ldr	r3, [pc, #40]	@ (8000d08 <LIN_USART_Set_Break+0x60>)
 8000ce0:	685b      	ldr	r3, [r3, #4]
 8000ce2:	2b55      	cmp	r3, #85	@ 0x55
 8000ce4:	d106      	bne.n	8000cf4 <LIN_USART_Set_Break+0x4c>
		{
			Lin_SetFrameState(FRAME_SYNC_RECEIVED);
 8000ce6:	2002      	movs	r0, #2
 8000ce8:	f000 f86e 	bl	8000dc8 <Lin_SetFrameState>
			Lin_StateMachine(Data);
 8000cec:	79fb      	ldrb	r3, [r7, #7]
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f000 f886 	bl	8000e00 <Lin_StateMachine>
		}
	}
	USART2->CR1 |= (1 << USART_CR1_RXNEIE);
 8000cf4:	4b04      	ldr	r3, [pc, #16]	@ (8000d08 <LIN_USART_Set_Break+0x60>)
 8000cf6:	68db      	ldr	r3, [r3, #12]
 8000cf8:	4a03      	ldr	r2, [pc, #12]	@ (8000d08 <LIN_USART_Set_Break+0x60>)
 8000cfa:	f043 0320 	orr.w	r3, r3, #32
 8000cfe:	60d3      	str	r3, [r2, #12]


}
 8000d00:	bf00      	nop
 8000d02:	3708      	adds	r7, #8
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	40004400 	.word	0x40004400

08000d0c <LIN_ISR>:


void LIN_ISR(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	af00      	add	r7, sp, #0


	//An interrupt is generated when LBD=1 if LBDIE=1
	if(LIN_Get_Flag_Status(LIN_FLAG_LBD) != 0x00U)
 8000d10:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8000d14:	f7ff ff9c 	bl	8000c50 <LIN_Get_Flag_Status>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d002      	beq.n	8000d24 <LIN_ISR+0x18>
	{
		LIN_USART_Set_Break();
 8000d1e:	f7ff ffc3 	bl	8000ca8 <LIN_USART_Set_Break>
		}

	}


}
 8000d22:	e01d      	b.n	8000d60 <LIN_ISR+0x54>
	else if(LIN_Get_Flag_Status(LIN_FLAG_RXNE))
 8000d24:	2020      	movs	r0, #32
 8000d26:	f7ff ff93 	bl	8000c50 <LIN_Get_Flag_Status>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d017      	beq.n	8000d60 <LIN_ISR+0x54>
		RxData[frame_index] = USART2->DR;
 8000d30:	4b0c      	ldr	r3, [pc, #48]	@ (8000d64 <LIN_ISR+0x58>)
 8000d32:	6859      	ldr	r1, [r3, #4]
 8000d34:	4b0c      	ldr	r3, [pc, #48]	@ (8000d68 <LIN_ISR+0x5c>)
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	461a      	mov	r2, r3
 8000d3a:	b2c9      	uxtb	r1, r1
 8000d3c:	4b0b      	ldr	r3, [pc, #44]	@ (8000d6c <LIN_ISR+0x60>)
 8000d3e:	5499      	strb	r1, [r3, r2]
		frame_index++;
 8000d40:	4b09      	ldr	r3, [pc, #36]	@ (8000d68 <LIN_ISR+0x5c>)
 8000d42:	781b      	ldrb	r3, [r3, #0]
 8000d44:	3301      	adds	r3, #1
 8000d46:	b2da      	uxtb	r2, r3
 8000d48:	4b07      	ldr	r3, [pc, #28]	@ (8000d68 <LIN_ISR+0x5c>)
 8000d4a:	701a      	strb	r2, [r3, #0]
		if(frame_index == 10)
 8000d4c:	4b06      	ldr	r3, [pc, #24]	@ (8000d68 <LIN_ISR+0x5c>)
 8000d4e:	781b      	ldrb	r3, [r3, #0]
 8000d50:	2b0a      	cmp	r3, #10
 8000d52:	d105      	bne.n	8000d60 <LIN_ISR+0x54>
			USART2->CR2 |= (1 << USART_CR2_LINEN);
 8000d54:	4b03      	ldr	r3, [pc, #12]	@ (8000d64 <LIN_ISR+0x58>)
 8000d56:	691b      	ldr	r3, [r3, #16]
 8000d58:	4a02      	ldr	r2, [pc, #8]	@ (8000d64 <LIN_ISR+0x58>)
 8000d5a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d5e:	6113      	str	r3, [r2, #16]
}
 8000d60:	bf00      	nop
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	40004400 	.word	0x40004400
 8000d68:	20000063 	.word	0x20000063
 8000d6c:	20000058 	.word	0x20000058

08000d70 <LIN_Init>:




void LIN_Init(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	af00      	add	r7, sp, #0
	LIN_Handle_Config.pUSARTx = USART2;
 8000d74:	4b12      	ldr	r3, [pc, #72]	@ (8000dc0 <LIN_Init+0x50>)
 8000d76:	4a13      	ldr	r2, [pc, #76]	@ (8000dc4 <LIN_Init+0x54>)
 8000d78:	601a      	str	r2, [r3, #0]
	LIN_Handle_Config.USART_Config.USART_Baud = USART_STD_BAUD_115200;
 8000d7a:	4b11      	ldr	r3, [pc, #68]	@ (8000dc0 <LIN_Init+0x50>)
 8000d7c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d80:	609a      	str	r2, [r3, #8]
	LIN_Handle_Config.USART_Config.USART_HWFlowControl = USART_HW_FLOW_CTRL_NONE;
 8000d82:	4b0f      	ldr	r3, [pc, #60]	@ (8000dc0 <LIN_Init+0x50>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	73da      	strb	r2, [r3, #15]
	LIN_Handle_Config.USART_Config.USART_Mode = USART_MODE_TXRX;
 8000d88:	4b0d      	ldr	r3, [pc, #52]	@ (8000dc0 <LIN_Init+0x50>)
 8000d8a:	2202      	movs	r2, #2
 8000d8c:	711a      	strb	r2, [r3, #4]
#if LIN_MODE == 0
	LIN_Handle_Config.USART_Config.USART_LINMode = USART_LIN_MODE_DISABLE;
#elif LIN_MODE == 1
	LIN_Handle_Config.USART_Config.USART_LINMode = USART_LIN_MODE_ENABLE;
 8000d8e:	4b0c      	ldr	r3, [pc, #48]	@ (8000dc0 <LIN_Init+0x50>)
 8000d90:	2201      	movs	r2, #1
 8000d92:	741a      	strb	r2, [r3, #16]
	LIN_Handle_Config.USART_Config.USART_LINModeBreakDetectionLength = USART_LIN_MODE_BRK_DETECTION_11;
 8000d94:	4b0a      	ldr	r3, [pc, #40]	@ (8000dc0 <LIN_Init+0x50>)
 8000d96:	2201      	movs	r2, #1
 8000d98:	745a      	strb	r2, [r3, #17]
#endif
	LIN_Handle_Config.USART_Config.USART_NoOfStopBits = USART_STOPBITS_1;
 8000d9a:	4b09      	ldr	r3, [pc, #36]	@ (8000dc0 <LIN_Init+0x50>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	731a      	strb	r2, [r3, #12]
	LIN_Handle_Config.USART_Config.USART_WordLength = USART_WORDLEN_8BITS;
 8000da0:	4b07      	ldr	r3, [pc, #28]	@ (8000dc0 <LIN_Init+0x50>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	735a      	strb	r2, [r3, #13]
	LIN_Handle_Config.USART_Config.USART_ParityControl = USART_PARITY_DISABLE;
 8000da6:	4b06      	ldr	r3, [pc, #24]	@ (8000dc0 <LIN_Init+0x50>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	739a      	strb	r2, [r3, #14]


	USART_Init(&LIN_Handle_Config);
 8000dac:	4804      	ldr	r0, [pc, #16]	@ (8000dc0 <LIN_Init+0x50>)
 8000dae:	f7ff fbc3 	bl	8000538 <USART_Init>
	USART_PeripheralControl(USART2, ENABLE);
 8000db2:	2101      	movs	r1, #1
 8000db4:	4803      	ldr	r0, [pc, #12]	@ (8000dc4 <LIN_Init+0x54>)
 8000db6:	f7ff fb1d 	bl	80003f4 <USART_PeripheralControl>

}
 8000dba:	bf00      	nop
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	bf00      	nop
 8000dc0:	20000030 	.word	0x20000030
 8000dc4:	40004400 	.word	0x40004400

08000dc8 <Lin_SetFrameState>:
	return parity;
}


void Lin_SetFrameState (LinFrameStateType CurrentFrameState)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	b083      	sub	sp, #12
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	4603      	mov	r3, r0
 8000dd0:	71fb      	strb	r3, [r7, #7]
	Lin_Frame_State = CurrentFrameState;
 8000dd2:	4a04      	ldr	r2, [pc, #16]	@ (8000de4 <Lin_SetFrameState+0x1c>)
 8000dd4:	79fb      	ldrb	r3, [r7, #7]
 8000dd6:	7013      	strb	r3, [r2, #0]
}
 8000dd8:	bf00      	nop
 8000dda:	370c      	adds	r7, #12
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de2:	4770      	bx	lr
 8000de4:	20000064 	.word	0x20000064

08000de8 <Lin_GetFrameState>:

LinFrameStateType Lin_GetFrameState(void)
{
 8000de8:	b480      	push	{r7}
 8000dea:	af00      	add	r7, sp, #0
	return Lin_Frame_State;
 8000dec:	4b03      	ldr	r3, [pc, #12]	@ (8000dfc <Lin_GetFrameState+0x14>)
 8000dee:	781b      	ldrb	r3, [r3, #0]
}
 8000df0:	4618      	mov	r0, r3
 8000df2:	46bd      	mov	sp, r7
 8000df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df8:	4770      	bx	lr
 8000dfa:	bf00      	nop
 8000dfc:	20000064 	.word	0x20000064

08000e00 <Lin_StateMachine>:

void Lin_StateMachine(uint8_t ReceivedData)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b082      	sub	sp, #8
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	4603      	mov	r3, r0
 8000e08:	71fb      	strb	r3, [r7, #7]
	switch(Lin_GetFrameState())
 8000e0a:	f7ff ffed 	bl	8000de8 <Lin_GetFrameState>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	2b02      	cmp	r3, #2
 8000e12:	d005      	beq.n	8000e20 <Lin_StateMachine+0x20>
 8000e14:	2b02      	cmp	r3, #2
 8000e16:	dc06      	bgt.n	8000e26 <Lin_StateMachine+0x26>
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d003      	beq.n	8000e24 <Lin_StateMachine+0x24>
 8000e1c:	2b01      	cmp	r3, #1
	{
	case FRAME_IDLE:
		break;
	case FRAME_BREAK_RECEIVED:
		break;
 8000e1e:	e002      	b.n	8000e26 <Lin_StateMachine+0x26>
	case FRAME_SYNC_RECEIVED:
		break;
 8000e20:	bf00      	nop
 8000e22:	e000      	b.n	8000e26 <Lin_StateMachine+0x26>
		break;
 8000e24:	bf00      	nop


	}
}
 8000e26:	bf00      	nop
 8000e28:	3708      	adds	r7, #8
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
	...

08000e30 <GPIO_Usart_Pins_Init>:
#include "stm32f407xx.h"
#include "lin_hal.h"


void GPIO_Usart_Pins_Init(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b086      	sub	sp, #24
 8000e34:	af00      	add	r7, sp, #0
	GPIO_Handle_t USART2_Tx_GPIO_Config;
	GPIO_Handle_t USART2_Rx_GPIO_Config;

	USART2_Tx_GPIO_Config.pGPIOx = GPIOA;
 8000e36:	4b14      	ldr	r3, [pc, #80]	@ (8000e88 <GPIO_Usart_Pins_Init+0x58>)
 8000e38:	60fb      	str	r3, [r7, #12]
	USART2_Tx_GPIO_Config.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_2;
 8000e3a:	2302      	movs	r3, #2
 8000e3c:	743b      	strb	r3, [r7, #16]
	USART2_Tx_GPIO_Config.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 8000e3e:	2302      	movs	r3, #2
 8000e40:	747b      	strb	r3, [r7, #17]
	USART2_Tx_GPIO_Config.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 8000e42:	2300      	movs	r3, #0
 8000e44:	753b      	strb	r3, [r7, #20]
	USART2_Tx_GPIO_Config.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000e46:	2302      	movs	r3, #2
 8000e48:	74bb      	strb	r3, [r7, #18]
	USART2_Tx_GPIO_Config.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU;
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	74fb      	strb	r3, [r7, #19]
	USART2_Tx_GPIO_Config.GPIO_PinConfig.GPIO_PinAltFunMode = 7;
 8000e4e:	2307      	movs	r3, #7
 8000e50:	757b      	strb	r3, [r7, #21]

	USART2_Rx_GPIO_Config.pGPIOx = GPIOA;
 8000e52:	4b0d      	ldr	r3, [pc, #52]	@ (8000e88 <GPIO_Usart_Pins_Init+0x58>)
 8000e54:	603b      	str	r3, [r7, #0]
	USART2_Rx_GPIO_Config.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_3;
 8000e56:	2303      	movs	r3, #3
 8000e58:	713b      	strb	r3, [r7, #4]
	USART2_Rx_GPIO_Config.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 8000e5a:	2302      	movs	r3, #2
 8000e5c:	717b      	strb	r3, [r7, #5]
	USART2_Rx_GPIO_Config.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	723b      	strb	r3, [r7, #8]
	USART2_Rx_GPIO_Config.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000e62:	2302      	movs	r3, #2
 8000e64:	71bb      	strb	r3, [r7, #6]
	USART2_Rx_GPIO_Config.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU;
 8000e66:	2301      	movs	r3, #1
 8000e68:	71fb      	strb	r3, [r7, #7]
	USART2_Rx_GPIO_Config.GPIO_PinConfig.GPIO_PinAltFunMode = 7;
 8000e6a:	2307      	movs	r3, #7
 8000e6c:	727b      	strb	r3, [r7, #9]

	GPIO_Init(&USART2_Tx_GPIO_Config);
 8000e6e:	f107 030c 	add.w	r3, r7, #12
 8000e72:	4618      	mov	r0, r3
 8000e74:	f7ff fc6e 	bl	8000754 <GPIO_Init>
	GPIO_Init(&USART2_Rx_GPIO_Config);
 8000e78:	463b      	mov	r3, r7
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f7ff fc6a 	bl	8000754 <GPIO_Init>

}
 8000e80:	bf00      	nop
 8000e82:	3718      	adds	r7, #24
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	40020000 	.word	0x40020000

08000e8c <System_Init>:


void System_Init(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0
	GPIO_Usart_Pins_Init();
 8000e90:	f7ff ffce 	bl	8000e30 <GPIO_Usart_Pins_Init>
	LIN_Init();
 8000e94:	f7ff ff6c 	bl	8000d70 <LIN_Init>
}
 8000e98:	bf00      	nop
 8000e9a:	bd80      	pop	{r7, pc}

08000e9c <main>:




int main(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	af00      	add	r7, sp, #0

	System_Init();
 8000ea0:	f7ff fff4 	bl	8000e8c <System_Init>

	USART_IRQInterruptConfig(IRQ_NO_USART2,ENABLE);
 8000ea4:	2101      	movs	r1, #1
 8000ea6:	2026      	movs	r0, #38	@ 0x26
 8000ea8:	f7ff fac0 	bl	800042c <USART_IRQInterruptConfig>

	USART_PeripheralControl(USART2,ENABLE);
 8000eac:	2101      	movs	r1, #1
 8000eae:	4805      	ldr	r0, [pc, #20]	@ (8000ec4 <main+0x28>)
 8000eb0:	f7ff faa0 	bl	80003f4 <USART_PeripheralControl>

	USART2->CR2 |= (1 << USART_CR2_LBDIE);
 8000eb4:	4b03      	ldr	r3, [pc, #12]	@ (8000ec4 <main+0x28>)
 8000eb6:	691b      	ldr	r3, [r3, #16]
 8000eb8:	4a02      	ldr	r2, [pc, #8]	@ (8000ec4 <main+0x28>)
 8000eba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ebe:	6113      	str	r3, [r2, #16]
	//USART2->CR1 |= (1 << USART_CR1_RXNEIE);

	while(1)
 8000ec0:	bf00      	nop
 8000ec2:	e7fd      	b.n	8000ec0 <main+0x24>
 8000ec4:	40004400 	.word	0x40004400

08000ec8 <USART2_IRQHandler>:
}



void USART2_IRQHandler(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	af00      	add	r7, sp, #0
	LIN_ISR();
 8000ecc:	f7ff ff1e 	bl	8000d0c <LIN_ISR>
}
 8000ed0:	bf00      	nop
 8000ed2:	bd80      	pop	{r7, pc}

08000ed4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ed4:	480d      	ldr	r0, [pc, #52]	@ (8000f0c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000ed6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000ed8:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000edc:	480c      	ldr	r0, [pc, #48]	@ (8000f10 <LoopForever+0x6>)
  ldr r1, =_edata
 8000ede:	490d      	ldr	r1, [pc, #52]	@ (8000f14 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ee0:	4a0d      	ldr	r2, [pc, #52]	@ (8000f18 <LoopForever+0xe>)
  movs r3, #0
 8000ee2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ee4:	e002      	b.n	8000eec <LoopCopyDataInit>

08000ee6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ee6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ee8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000eea:	3304      	adds	r3, #4

08000eec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000eec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000eee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ef0:	d3f9      	bcc.n	8000ee6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ef2:	4a0a      	ldr	r2, [pc, #40]	@ (8000f1c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ef4:	4c0a      	ldr	r4, [pc, #40]	@ (8000f20 <LoopForever+0x16>)
  movs r3, #0
 8000ef6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ef8:	e001      	b.n	8000efe <LoopFillZerobss>

08000efa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000efa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000efc:	3204      	adds	r2, #4

08000efe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000efe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f00:	d3fb      	bcc.n	8000efa <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000f02:	f000 f811 	bl	8000f28 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000f06:	f7ff ffc9 	bl	8000e9c <main>

08000f0a <LoopForever>:

LoopForever:
  b LoopForever
 8000f0a:	e7fe      	b.n	8000f0a <LoopForever>
  ldr   r0, =_estack
 8000f0c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000f10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f14:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8000f18:	08000f90 	.word	0x08000f90
  ldr r2, =_sbss
 8000f1c:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8000f20:	20000068 	.word	0x20000068

08000f24 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f24:	e7fe      	b.n	8000f24 <ADC_IRQHandler>
	...

08000f28 <__libc_init_array>:
 8000f28:	b570      	push	{r4, r5, r6, lr}
 8000f2a:	4d0d      	ldr	r5, [pc, #52]	@ (8000f60 <__libc_init_array+0x38>)
 8000f2c:	4c0d      	ldr	r4, [pc, #52]	@ (8000f64 <__libc_init_array+0x3c>)
 8000f2e:	1b64      	subs	r4, r4, r5
 8000f30:	10a4      	asrs	r4, r4, #2
 8000f32:	2600      	movs	r6, #0
 8000f34:	42a6      	cmp	r6, r4
 8000f36:	d109      	bne.n	8000f4c <__libc_init_array+0x24>
 8000f38:	4d0b      	ldr	r5, [pc, #44]	@ (8000f68 <__libc_init_array+0x40>)
 8000f3a:	4c0c      	ldr	r4, [pc, #48]	@ (8000f6c <__libc_init_array+0x44>)
 8000f3c:	f000 f818 	bl	8000f70 <_init>
 8000f40:	1b64      	subs	r4, r4, r5
 8000f42:	10a4      	asrs	r4, r4, #2
 8000f44:	2600      	movs	r6, #0
 8000f46:	42a6      	cmp	r6, r4
 8000f48:	d105      	bne.n	8000f56 <__libc_init_array+0x2e>
 8000f4a:	bd70      	pop	{r4, r5, r6, pc}
 8000f4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000f50:	4798      	blx	r3
 8000f52:	3601      	adds	r6, #1
 8000f54:	e7ee      	b.n	8000f34 <__libc_init_array+0xc>
 8000f56:	f855 3b04 	ldr.w	r3, [r5], #4
 8000f5a:	4798      	blx	r3
 8000f5c:	3601      	adds	r6, #1
 8000f5e:	e7f2      	b.n	8000f46 <__libc_init_array+0x1e>
 8000f60:	08000f88 	.word	0x08000f88
 8000f64:	08000f88 	.word	0x08000f88
 8000f68:	08000f88 	.word	0x08000f88
 8000f6c:	08000f8c 	.word	0x08000f8c

08000f70 <_init>:
 8000f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f72:	bf00      	nop
 8000f74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000f76:	bc08      	pop	{r3}
 8000f78:	469e      	mov	lr, r3
 8000f7a:	4770      	bx	lr

08000f7c <_fini>:
 8000f7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f7e:	bf00      	nop
 8000f80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000f82:	bc08      	pop	{r3}
 8000f84:	469e      	mov	lr, r3
 8000f86:	4770      	bx	lr
