.comment arachne-pnr 0.1+293+0 (git sha1 2ae5135, g++ 5.4.0-6ubuntu1~16.04.9 -O2)
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 0
000001011000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 5 0
000000000000000000
000100000000000000
000000000000000001
000000000000000001
000000000000000000
000000000000000000
001000000000011000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.io_tile 6 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
010010000000000000
000001010000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.io_tile 7 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000101010000000000
010000000000000000
100000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.io_tile 8 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 12 0
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 1
000000000000000000
000000000000000000
000100000000000000
000000000000000000
001100000000001100
000100000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
.logic_tile 1 1
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000000000111000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000110001001011000100000000000000000
000000000000000000000010111101001011000000000000100000
000000000000000000000011100111100001000000000100000000
000000000000001011000100001101101010000000010000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000010111100001000000000100000000
000000000000000000000010101101001010000000010000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101100110100011100001000000000100000000
000000000000000000000000001101101010000000010000000001
.logic_tile 2 1
000000000000000011000110110001000000000000001000000000
000000000000000000100011110000000000000000000000001000
000000000000000111100000010000000001000000001000000000
000000001100000000000010110000001000000000000000000000
000010100000001000000000000000001000001100111001000000
000000000000001111000000000000001001110011000000000000
000010000000000000000110100000001000001100111001000000
000000000000000000000000000000001010110011000000000000
000100000000000000000011100000001001001100111000100000
000100000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111000000000
000000001110000000000000000000001101110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 1
000000000000000000000110100000000000000000000000000000
000000000000001011000100000000000000000000000000000000
011000000001000000000000000001100000000000000101000001
100000000000001011000000001011001001000000010000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000111100101000000000000000100000000
000000000000000000000100001111101011000000010011000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000001011001001000000010001000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
.logic_tile 5 1
000000000000000000000110011011100000000000000101000000
000000000000000000000010111001100000000001000000000000
011000000000000000000011110000000000000000000000000000
100000100000000000000111010000000000000000000000000000
000000000000000000000000001011100000000000000100000000
000000000000000000000000001001000000000001000000100000
000000000000000011100000011101101000111100010101000000
000000000000000000100011011001011001101100010000000000
000000000000000000000110101111100000000000000110000000
000000000000000000000000001001000000000001000000000000
000000000000000101100110111011100000000000000100100000
000001000000000000000010101101100000000001000000000000
000001000000000000000000001011000000000000000100000001
000010000000000000000000001001100000000001000000000000
011000000001001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
.logic_tile 6 1
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000001000000000000000000001000000001000000000
000000000000000101000000000000001010000000000000000000
000000000000001000000000010000001001001100111000000000
000000000000000101000010100000001101110011000000000000
000000000001000101100000010000001001001100111000000000
000000000000001001000010100000001011110011000000000000
000001000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000100000000000000000010110000001000001100111000000000
000100000000000000000110100000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001010110011000000000000
.logic_tile 7 1
000000000000000101000111100001100000000001000001000011
000000000000000000100111011001100000000000000000000000
011000000000001111100110001101100000000000000000000000
110000000000000001100011010001100000000001000010000001
000000000000001101000000011101101001000010000000000000
000000000000000001100010101001011000000000000000000100
000000000001000000000110010111000000000000000100000000
000000000000000011000011010001100000000001000000000100
000000000000000111100000010101100000000000000100000010
000000000000000000000010100101100000000001000000000000
001000000001010101100000000011000000000000000101000000
000000000000100111000000000011101010000000010000000000
000000000000000000000010100101000000000000000100000010
000000000000000000000100000101100000000001000000000000
010000000000000000000000001011111011011101000101000000
000000000000000000000000000011011000101101000000000000
.logic_tile 8 1
000000000000000000000000001000000000000010000000000000
000000000000000000000000001001000000000000000000000000
011000000000000011000000000000000000000000000000000000
100000000000000000000010010000000000000000000000000000
000000000000000000000000000001100001001100110000000000
000000000000000000000000000000001010110011000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000100101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 2
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 2
000000000000000011100111111001011000100000000000000000
000000000000000000100110001101001011000000000000000000
011000000000000011100011101001111110100000000000000000
100000000000000000100111111001111001000000000000000000
000000000000001000000110011101001100100000000001000000
000000000000000001000010000101001100000000000000000100
000000000000000101100010001011011111000010000000000000
000000000000000001100110011101101010000000000000000000
000000000000000001100000000011100001000000000100100000
000000000000100011000010011001001100000000010000000000
000000000000000101100000010011100000000000000100000000
000000000000001001000010101101101111000000010000000000
000000000000001000000110100111000001000000000100000000
000000000000000101000010011001001100000000010010000000
010000000000000001100110000111000000000000000100000000
000000000000000000000000001101101111000000010000000000
.logic_tile 2 2
000000000000000011100000000000001001001100111000000000
000000000000000011100000000000001001110011000000010000
000000000000000000000110110000001000001100111001000000
000000000000000000000010100000001000110011000000000000
000000000000000000000000000000001001001100111001000000
000000001000000000000011010000001101110011000000000000
000000000000001101100000000000001001001100111000000000
000000000010000101000000000000001001110011000000000000
000000000000000000000000000000001000001100111000100000
000000000000000000000000000000001000110011000000000000
001000000000000000000000000000001001001100111000000000
000000000000000000000011110000001010110011000000000000
000000100000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000100000000000000000001000001100111000000000
000000000001010000000000000000001011110011000010000000
.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 2
000000000000000011100011000101001101000100000000000000
000000001100001011100111100101101011000000000000000000
011000100000000000000000000001000000000001000001000000
100001000000001111000000000101100000000000000000000000
000000000000001011100011010101100001000000000101000000
000000000000000001000110001101001000000000010000000000
000000000001010000000011000001000000000000000100100000
000000000000001011000111001001001000000000010000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000100000000000000000000101100001000000000110000000
000000000000000000000000001101101000000000010000000000
010000000000000000000000000011100000000000000100100000
000000000000000000000000001001101000000000010000000000
.logic_tile 5 2
000000000000001000000000010111000001001100110000000000
000000000000000001000011100000001011110011000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000100000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000001010000000110000011100000000000000110000000
000000001110100000000000001101000000000001000000000000
000000000000000000000000000011100000000000000100100000
000000000000000000000000001001000000000001000000000000
000001001000001101100000000111100000000000000100000000
000000000000000101000000001101100000000001000000000001
000001000000000000000000000000000000000000000000000000
000000100000001001000000000000000000000000000000000000
010000000000000000000110100001000000000000000100000000
000000000000000000000000001101000000000001000010000000
.logic_tile 6 2
000000000000000000000110000000001001001100111001000000
000000000000000000000100000000001101110011000000010000
000000000000000101100000000000001001001100111000000000
000000000000000000000000000000001100110011000000000010
000000000000000000000110100000001001001100111000000000
000000000000000000000000000000001110110011000000000010
000000000000001000000000000000001000001100111000000000
000000000000000101000000000000001001110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000001000000010000001001001100111000000000
000000000000000000100010100000001010110011000000000000
000000000000000000000000000000001001001100111001000000
000000000000000000000000000000001111110011000000000000
000000000000000101100110100000001001001100111000000000
000000000000000000000000000000001000110011000000000000
.logic_tile 7 2
000000000000000001100011010001100000000001000000000000
000000000000000000000010001101000000000000000000000000
011000000000000011100010100001101000100000000000000000
100000000000000000100110010101111011000000000001000100
000000000000001001100110000101111001100000000000000000
000000000000000001000010110011011100000000000000000000
000000000000000011100110111111111100000100000000000000
000100000000001011000110001101011101000000000000000000
000000000000000000000111000111111101100000000000000000
000000000000000111000000000111101111000000000000000000
000000000000000011000000010101100000000000000100000000
000000000000000001000011100001000000000001000000000000
000000000000000111100000000001000000000000000100000000
000000000000000000000000000101100000000001000000000000
010000000000000001100110010101100000000000000100000000
000000000000000000000011110001100000000001000000000000
.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000001100000000000000000000000000000000000
100000000000000000000011110000000000000000000000000000
010000000000000000000110001011100000000011000000000000
110000000000000000000000001001100000000010000000000000
000000000100000000000000001111000000000011110000000000
000000000000000000000000000011101110000011100000000000
000001000000001000000000000000000000000000000000000000
000010000000001001000000000000000000000000000000000000
000000000000000001100010001011000000000000000100000000
000000000000000000100000000001000000000001000001000001
000000000000001000000010000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000010000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000100000010
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000000000100000110
000000000000000000000010100011000000000010000000000100
000000100000001000000000000000000000000000000000000000
000001000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
100100000000000000000000000000000000000000000000000000
.logic_tile 12 2
000000000000000000000010110001000000000000001000000000
000000000000000000000110000000100000000000000000001000
011000000000001001100110010000000000000000001000000000
100000000000000011000010000000001100000000000000000000
000000000000000000000000000000001000001100111100000000
000000001010000000000000000000001001110011000000100000
000100000000000000000000000000001000001100111100000010
000100000000000000000000000000001101110011000000000000
000000000000000011100110000000001001001100111101000000
000000000000000000100000000000001100110011000000000000
000000000000001000000000000000001001001100111101000010
000000000000000001000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000010
000000000000000000000000000000001001110011000000000000
010000000000000000000000000000001001001100111100000010
010000000000000000000000000000001001110011000000000000
.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 3
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 3
000000000000000001000111101001101001000010000000100000
000000000000000000000110101101011001000000000000000000
011000000000000101100110011101011011000010000010000000
100000000000000000100010000101101001000000000000000000
000000000000000001000110000000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000000000000001001100011000011000000000000000100000000
000000000000000001000000001101101000000000010000000000
000000000000000101100000010011000000000000000100000000
000000000000000000000010101001001010000000010000000000
000000000000001101100000000111100000000000000100000000
000000000000000101000000001101101000000000010000000010
000000000000000000000000000011100000000000000100000000
000000000000000000000000001001001010000000010000000010
010000000000000000000110100011100000000000000100000000
000000000000000000000000001101001000000000010000000000
.logic_tile 2 3
000000000000000000000111010000001000001100111001000000
000000000000001011000111110000001000110011000000010000
000000000000000011100000000000001001001100111000000000
000000000000000000100000000000001010110011000000000000
000000000000000000000110100000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000001000000110110000001001001100111001000000
000000000000000101000010110000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000010000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
.ramb_tile 3 3
000001000000000000000000000000011000000000
000000000000000000000000000000000000000000
000000000000000111000000000000011010000000
000000000000000000000000000000000000000000
110000000000000000000000000000011000000000
110000000000000000000000000000000000000000
000000000000000111000000000000011010000000
000000000000000000000000000000000000000000
000000000000000000000000000000011000000000
000000000000000000000000000000000000000000
000000000000000000000000000000011010000000
001000000000000000000000000000000000000000
000000000000000000000111000000011000000000
000000000000000000000000000000000000000100
010000000000000000000000000000011010000000
110000000000000000000000000000000000000000
.logic_tile 4 3
000000000000000000000000000001100000000000000100000001
000000000000001001000011010001001100000000010000000000
011000000000000111100000000001000000000000000101000000
100000000000000000000000001011101110000000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100011000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000001100000111000100000000000000000000000000000000
000000000000001000000000000011100000000000000100000000
000010100000000111000000001011001110000000010011000000
000000000000000000000000000101100000000000000100100000
000000000000000111000000000001001100000000010000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000011000000000000000110000000
100000000000000000000000000011000000000001000000000000
000000000000000000000000000011000000000000000101000000
000000000000000000000000000111100000000001000000000000
000000000000000000000000000011000000000000000101000000
000000000000000000000000000011100000000001000000000000
000000000000001111000110110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000011100000000001000010000000
000000000000000111000000000111100000000000000100000000
000000000000000000000000000111100000000001000010000000
010000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
.logic_tile 6 3
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001010110011000000010000
000000000000000101100000010000001001001100111001000000
000000000000000000000010100000001111110011000000000000
000000000000000101100110110000001000001100111000000000
000000000000000000000010100000001011110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000000001001001100111001000000
000000000000000000000000000000001111110011000000000000
000000000000000101100000000000001001001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000100000000000000000001001001100111000000000
000000000001010000000000000000001001110011000000000000
000000000000000000000110110000001001001100111000000000
000000000000000000000010100000001000110011000000000000
.logic_tile 7 3
000000000000000101000110000101011000000010000000100000
000000000000001101000011011001011101000000000000000000
011000000000000011000111010001111101100000000000000001
100000000000000101000110001001001010000000000000000000
000000000000000101000110101101011010010000000000000000
000000000010001011000110111101111111000000000000000000
000000000000001101100010010001001100000100000000000000
000000000000001011000011111011001111000000000000000000
000000000000000011000110111111101101000010000000000000
000000000000000011000111101001001110000000000000000000
000000000000001000000000000101100000000000000100000010
000000000000000001000000000001000000000001000000000000
000000000000000000000110100001100000000000000100000000
000000000000000000000010010101000000000001000000000000
010000000000001011000000000101000000000000000100000000
000000000000000111000000000001100000000001000000000000
.logic_tile 8 3
000000000000000000000110000000000000000000000000000000
000000001110000000000010100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000010000110000000
000000000001010000000000001001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000000000011000000000000000000000000000000000000000000
.logic_tile 9 3
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000001010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000101
100000000000000000000000001011000000000010000000000000
.ramb_tile 10 3
000000000000000000000000000000001110000000
000000000000000000000010000000010000000000
000000000000000000000000000000001110000000
000000000000000000000000000000010000000000
010000000010000000000000000000001110000000
010000000000000000000000000000010000000000
000000000000000000000000000000001110000000
000000000000000000000000000000010000000000
000000000000000000000000000000001110000000
000000000000000000000000000000010000000000
000000000000000000000000000000001110000000
001000000000000001000000000000010000000000
000000000000000000000010000000001110000000
000000000000000000000010000000010000000000
110000000000000000000000000000001110000000
010000000000000000000000000000010000000000
.logic_tile 11 3
000000000000000111100000010000000000000000000000000000
000000000000001101100011000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000001000100000101
000000000000000000000000000001000000000011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 3
000000000000001001100110000000001000001100111100000010
000000000000000001000000000000001000110011000000010000
011000000000000000000000000000001000001100110100000010
100000000000000000000000000000001000110011000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000101000000001100110100000010
000000001010000000000000000000101001110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001110000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 4
010000000000000111100000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000001000000110000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
000000000000000011000000000001011111000010000000000100
000000000000000000100000000101001010000000000000000000
000000000000001001100011011001011011000010000000000000
000000000000001011000010001001111011000000000000000010
000000000000001000000000001011100001000000000100000000
000000000000000101000000000001101101000000010000000000
000000000000001101100110101011100000000000000100000000
001000000000000101000010000101001111000000010000000000
000000000000000000000000001011100001000000000100000000
000000000000000000000010000001001101000000010000000000
010000000000001000000000001011000000000000000100000000
000000000000000001000000000101001111000000010000000000
.logic_tile 2 4
000000000000000000000000000000001001001100111000000000
000000000000001011000000000000001011110011000000010000
000000000000001000000111100000001000001100111001000000
000000000000001111000100000000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000011010000001000110011000000000001
000000000000001101100110110000001001001100111000000000
000000001110000101000010100000001001110011000010000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000100000000000000000000001000001100111001000000
000010000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100110000000000
000000000000000000000000000000001010110011000000000000
.ramt_tile 3 4
000000000000000000000011101000001000000000
000000000000000000000100000011010000000000
011000000000001000000000001000001010000000
100000000000000011010000000101010000000000
000000000000000000000011100000001000000000
000000000100000000000100000011010000000000
000000000000000000000000001000001010000000
000000000110000011000000000011010000000000
000000001111001000000000001000001000000000
000000000000000011000000001011010000000000
000000000000000001000000010000001010000000
000000000000001011100011000000010000000000
000000000000000000000000000000001000000000
000000000000000000000000000000010000000000
010010100000000000000000000000001010000000
010001000000000000000000000000010000000000
.logic_tile 4 4
010000000000000000000000011001101110010100000000000000
000000000000000111000010100111011000011000000000000000
011000000000000101100000000011101111011100100000000000
100000000000000111000011000111001101011100010000000000
000000000000000101100000010101111100101000000000000001
000000000000000011000011111001111110100100000000000000
000000000000000000000000010111101111011100100000000000
000000000000000000000010101011101101011100010000000100
000000000000001001100110010101001111011100100000000001
000000000000000011100110011011111101011100010000000000
000000000000001011100111010101011000000110000000000000
001000000000001001000011000011001111000101000000000100
000000000000001111100010010101000000000000000100100000
000000000000001001000011101111001100000000010000000000
010000000000000001100110001001100001000000000100100000
000000000000000000100110001111101100000000010000000000
.logic_tile 5 4
010000000000000001100000001111000000000000000100000000
000000000000000000000000000011100000000001000001000000
011000000000000000000000001101011010111100010100000000
100000000000000000000000001101001000101100010000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001101011010011101000100000000
001000000000000011000000001101001000101101000000000000
000000000000000000000000011011000000000000000100100000
000000000000000000000010100011100000000001000000000000
010000001000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
.logic_tile 6 4
000001000000001000000000000000001001001100111000000000
000010000000000101000000000000001110110011000000010000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000010000001001001100111000000000
000000000000000000000010100000001011110011000000000000
000000000000001000000110100000001001001100111000000000
000000000000000101000000000000001100110011000000000000
000000000000001000000110100000001000001100111000000000
000000000000000101000000000000001111110011000000000000
000001001000000000000000010000001000001100111000000000
000010000000000000000010100000001100110011000000000000
000000000000000101100000000000001001001100110000000000
000000000000000000000000000000001101110011000000000000
.logic_tile 7 4
010000000001011000010000010101100000000000000100000000
000100000000100101000011011001100000000001000000000000
011000000000001101100000011001100000000000000100000000
100000000000001111000010000111001101000000010001000000
000000000000000101100000010001100000000000000100000000
000000000000000000000011011001000000000001000000000000
000001000000001111000110110101000000000000000100000100
000010000000000101000010101101000000000001000000000000
000000000000000000000011000101100000000000000100000000
000000000000000000000000001001000000000001000000000001
000010100000000000000010000001000000000000000100000010
001000000000000000000100001101000000000001000000000000
000000000000000000000000001011100001000001010100000000
000000000000000000000000000101101001000010010001000000
010000000000000000000000000101100000000000000100000001
000000000000001011000000001101100000000001000000000000
.logic_tile 8 4
010000001110001000000110010101001100101000000000000000
000000000000000111000011101001101100100100000000000000
011000000001000000000111000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000001000000011110101001100010100000000000000
110000000000001111000011110001001100011000000000000000
000000000000000000000000001011011111101000000000000000
000000000000000000000000001011111001100100000000000000
000000001100000011100000000001000000000001000101000010
000000000100001111000011010111100000000011000000000001
000000000000000000000110100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 9 4
000000000000001101000000010001111101101100010000000000
000000000000001111100010011101111010101100100000100000
011100000000001001100110010111111011010100000000000000
100000000000001001100110001011101101011000000000000000
110000000100001001100110000001111101101100010000000000
011000000000001001100110010101011010101100100000000000
000000000000000001000000010011111110101100010001000000
000000000000000000110010011111101011101100100000000000
000000000000001011100110101011101100110010100000000000
000000000000001111100011111001001100110000000000000000
000000000000000001000111110001111110101100010000000000
001000000000000000100110100101001011101100100000000000
000000000010000000000000010101101011010100000000000000
000000000000000000000010101001111110011000000000000000
000000000000000111100110100001000000000001000100000010
000000000000000000000000000001000000000011000010000000
.ramt_tile 10 4
000000000000000111100000000000011100100000
000000000000001001100000001011000000000000
011000000000000000000000000000011010100000
100001000000000000000000000011010000000000
000000000000000000000000000000011100000000
000000000000000000000000000001000000000000
000000100001000000000010000000011010000000
000000000001010000000000000001010000000000
000000000000000011100000011000011100100000
000000000000000000000011010011000000000000
000000000000000111100000000000011010100000
000000000000001011000000000000010000000000
000000000000000000000000000000011100000000
000000000000000000000000000000000000000000
110000000000000111100000000000011010000000
110000000000000000000000000000010000000000
.logic_tile 11 4
000000000000001000000111111011011100101000000000000000
000000000110000011000011011001111101011000000000000000
011000000001010001100000010001111101101000000000000000
100010000000010000000010001111101110011000000000000000
010000000000000111000000001011101010111001000010000000
011000000000000000000011010111011000111010000000000000
000010100001000101000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010100000000000000010111001011100101000000000000000
000001000000000000000011111101111101011000000001000000
000000000000000011100010000101111101101000000000000000
001000000000000001100000001001001110011000000000000000
000010100000000000000000010001100000000001000100000010
000000001010000000000011100101000000000011000000000000
000000000000011011100000000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
.logic_tile 12 4
000000000000000111000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000101100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000001000110000000
000001000000000000000000000001000000000011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 5
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 5
010000000000000001100000011001011101100000000000000000
000000000000000000000010110001001111000000000000000000
011000000000000111100000000101000001000000000100000001
100000000000000011000000001011101000000000010000000000
000000000000000000000010100101000000000000000101000000
000000000000000000000110111111101001000000010000000000
000000000000000000000010100000000000000000000000000000
000000000000000000010100000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000001100000000011000001000000000100000000
001000000000000000000000001011101000000000010000000100
000000000000000000010010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110000101100001000000000100000000
000000000000000000000000001011101000000000010000100000
.logic_tile 2 5
010000000000001000000111110000000000000000000000000000
000000000000001001000111110000000000000000000000000000
011000000000001000000011111101001010001001000001000000
100000000000000111000010001101101100001010000000000000
110001000000000111000110000000000000000000000000000000
110000000000000111000100000000000000000000000000000000
000000000000001101100000000011111110001001000000000000
000000000000001001100011010111011010001010000000000000
000000000000000111000110001011011100101011000000100000
000000000000000000000000001001101001111111000000000000
000000000001010111000110000001101111101011000000000000
001000000000100101100000001001001001111111000010000000
000000000000000111100111100101101011101000000000000000
000000000000000101000000000001001111100100000000000000
010000000000000000000011101101100000000000000100000000
000000000000000000000000001011000000000001000000000000
.ramb_tile 3 5
000000000000000000000000000000001100000000
000000000000000000000000000000000000000001
000000000000000000000000000000001110000000
000000000000000000000000000000000000000000
110001000000000000000000000000001100000000
010000100000000000000000000000000000000000
000010000000000000000000000000001110000000
000000001110000000000000000000000000000000
000000000000000111000000010000001100000000
000000000000000000000010110000000000000000
000100000000000000000000000000001110000000
001000000000000111000000000000000000000000
000000000000000111000000000000001100000000
000000000000000000000000000000000000000000
110000000000000000010000000000001110000010
010000001100000000000000000000000000000000
.logic_tile 4 5
010000000000000011100011110101101111010100000000000000
000000000000000101000010001011101101011000000010000000
000000000000001001100111001011101111000010110000000000
000000000000000101000111000101111110000000110010000000
000000000001010101000110110011101101110110000000000000
000000000000001001000011001101111011110101000000000000
000010100000100000000011110001101010110110000000000000
000001000000001011000010000001001001110101000000000010
000000000000000000000111010001101011101100000000000000
000000000000000000000011100001101011111100000000000000
000000000000000000000111010111111100101000000000000000
001000000000000111000011101111101001100100000000000000
000010000000100000000010011001101010101011000000000000
001000000001010001000011001001011001111111000000000000
000001000000101000000110000000000000000000000000000000
000000100001010001000100000000000000000000000000000000
.logic_tile 5 5
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000010000101000000000101100000000001000001000000
100000000000000000000000000001000000000000000001100000
000100000000000101000000000001100000000000000010000000
000100000000000000000000000101000000000001000000000100
000000000001010101000000000000000000000000000000000000
000010101110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011100100000000000000010000000000000000000000000000
001011100000000000000011100000000000000000000000000000
000010100000000000000000001000000000000000000100000000
001001000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
.logic_tile 6 5
010000000000010000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
011000000000000000000110011011001110000110100000000000
100000000000000000000010000111101110001111110000100000
000000000000000000000110111101100000000001000000000010
000000000000000000000111001101100000000000000000000000
000000000000000000000110011001100000000000000001000010
000000000000000000000010001001100000000001000000000000
000000000000000000000000000111100000000001000000000000
000000000000001101000010110011000000000000000000000100
000000000000000000000000000000000000000000000000000000
001000000000000011000000000000000000000000000000000000
000000000000000101100000001001011011011101000100000000
001000000000001101000000000011111011101101000000000000
010000000000001000000000000101011001111100010100000000
000000000000000101000000001101111001101100010000000000
.logic_tile 7 5
010000000000001011000110001101000001000000100000000000
001000000000000001100000001001001000000000000000000000
011000000000000001000010000011100000000001000000000000
100000000000001011000010101001000000000000000001000100
001000000000001000000000001001100000000001000000000010
000000000000001011000000000101001000000011000000000000
000000000000000001100000000001100000000000000000000000
000000000000000000000000000001000000000001000001000100
010001000000000000000011101001000000000000000010000000
100010000000000000000000000011100000000001000000000101
000000000000001000000000000000000000000000000100000000
001000000000001111000000001011000000000010000000000000
110000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000001001100000000000000100000000
001000000000000000000000001001000000000001000000000001
.logic_tile 8 5
010000000000000000000111001101101011111001000000000010
001000000000000000000110100011011011111010000000000000
011000000000000000000000000101001010000011000000000000
100001001100101101000011111011101100000011010001000000
110100000000000111100010111111111111101100010000000000
010000000000000101000110000101011011101100100000000000
000000000001011001100010000000000000000000000000000000
000001000000001001000000000000000000000000000000000000
000011000000001101100010010011101000010100110000000000
000001000000000101000111101001111100000000110000000000
000001000000001101100010000001111000101000110000000000
001010000000000001000100000101011111111100110000000000
000010000000010101100000010011100000000001000101000000
000001000000100000000010100111000000000011000000000010
000010000000001000000000000000000000000000000000000000
000001000000000101000010000000000000000000000000000000
.logic_tile 9 5
010000000000001101000011100111111001111001000000000000
000000000000001111000100000011001100111010000000000000
011100000000000101000111100111100000000001000001000010
110000000000000000000100000111000000000000000001000001
110100000000000101000110000011101011111001000000000000
010000000000000000100010100111011100111010000000000000
000000000000000011100111110111111011111001000000000000
000000000000000000000011111011101101111010000000000000
000000000000001011000110110001011000010100110000000000
000000000000000101100011110101011011000000110000000000
000000000100000101100010000001011111101000000000000000
001000000000001111000010001001001111011000000000000000
000000000000001101100111001011000000000001000000000000
000000000000001011010000001101000000000000000001000000
010010100000001011100110101111011100001001000100000000
000001000000000101000010001101111110000101000001000100
.ramb_tile 10 5
000001000100100000000000000000011100000000
000010000000010000000000000000010000000000
000000000000001000000000000000011100000000
000000000000000011000000000000010000000000
110000000000000000000000000000011100000000
110000000000010000000000000000010000000000
000000000000000000000000000000011100000000
000000000100000000000000000000010000000000
000000000000000000010000000000011100000000
000000000000000000000000000000010000000000
000000000000000000000010000000011100000000
001000000100000000000110010000010000000000
000000000000000000000111100000011100000000
000000000000000000000100000000010000000000
010000000000000000000000000000011100000000
010000000000000000000000000000010000000000
.logic_tile 11 5
010000000001011001000010001001111111000011000000000100
000000000000001111100011001011001001000011010000000000
011000000000011111100111101011101111000011010001000000
100000000000000001000011000001101011000011000000000000
010000000000000000000000000111011111000011010000000000
010000001110001001000000000001101001000011000000000100
000000000011011000000000000011001111000011010000000000
000000000100100111000011001001101011000011000001000000
000000000000000000000000000001000000000001000000000000
000000000000000000000010100001000000000000000000000000
000000000001000001000000000011001111000011010000000100
001001000000100000000010000101101011000011000000000000
000000000001000001000010001011111111000011010000100000
000000000000100000100110100001001001000011000000000000
010000000000001000000000001111000001000000100100000000
000000000110001111000000000101101001000000000001100001
.logic_tile 12 5
010000000001010011000000000101111000101000000000000000
000000001101010011100011001101011111011000000000000000
011000000000101011110110101001101110000011000001000000
100000001101000101100100000001001000000011010000000000
010000000000000011000111000101001100000011010000000000
010000001100000000100010110001101010000011000000000000
000010000000100000000000000011000000000001000110000010
000000000101010011000000000001000000000011000001000000
000000000000001111000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
.io_tile 13 5
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 6
000000001110000011000111000001000000000000001000000000
000000000000000000100010100000000000000000000000001000
000000000000000000000110000000000001000000001000000000
000000001110000000000100000000001001000000000000000000
000000000000000000000000000000001000001100111000000000
000000000000010000000000000000001001110011000000000000
000000000000000000000000000000001001001100111000000000
000010100000000000000010000000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000010000000000000000000000000001111110011000000000010
000000000000000101100000010000001001001100111000000000
000000000000000000000010100000001100110011000000000000
000000000000000000000000000000001001001100111000000000
000000000001010000000000000000001101110011000000000000
000000000000000000000110100000001000001100111000000000
000000000000000000000000000000001001110011000000000000
.logic_tile 2 6
000000000000001000000110011001101100100000000000000000
000000000000001111000010001101101101000000000000000000
011000000000001001100110011111111101010100000001000000
100000000000000001100011110001001010011000000000000000
000000000000000011100110010111111101000010000000000000
000000000000101101100011111111111101000000000000000000
000000000000001101100010110001101101100000000001000000
000000001100000111000010100101001100000000000000000100
000000000000001011100000000111011110100000000000000000
000000000000000001000010010001001001000000000000000000
000000000000001011100110100101100000000000000100000000
000000000000000011100110001001001011000000010000000001
000000000000001000000010000101100001000000000100000000
000000001000001001000100001101101001000000010000000000
010000000000001101100000010101000000000000000100000000
000000000000001101000010001001001011000000010000000000
.ramt_tile 3 6
001010000000001111100000000000011110000000
000000000000000011100000000011000000000000
011000000000000000000000010000011100000000
100000000000000000000011110001000000000000
000000000000000000000000000000011110000000
000000000000010000000000000001000000000000
000000000000000000000000001000011100000000
000000000000000000000000000011000000000010
000100100000000000000000001000011110000000
000101000000001011000000001001000000000000
000000000000001001000000000000011100000000
000000000000000011000000000000000000000000
000000000000000000000000000000011110000000
000000000000000000000000000000000000000000
110000000000001000000000000000011100000000
010000000000000011000000000000000000000001
.logic_tile 4 6
000000000000000101100011010001011110000110000000000000
000000000000000111000010100111001111000101000000000000
011000000000000000000110000011101010110110000000000000
100000000000000000000011001111101001110101000001000000
000000000000001001000110000101111111001001000000000000
000000000000000001000011011001111110001010000000000001
000010100000000000000010010001000001001100110000000000
000000000000000000000010100000001001110011000000000000
000010100000000000000111101011100001000011110000000100
000000001000000000000100001111101011000011100000000000
000000000000000000000010010000000000000000000001000000
000000000000000000000010010000000000000000000000000000
000000000000000001100111011101001111111000000000000000
000000000100001001100010011001001110111100000000000010
010000000000000111000110010101000000000000000100100000
000000001010000111100011001101101101000000010000000000
.logic_tile 5 6
000000000010001001100110001001000000000001000000000001
000000000000001011000000001001100000000000000000000000
000000000000001111000000000101100000000000010000000000
000000000000000001000010011011001010000000000000100000
001000000000000000000000001001000000000001000000000000
000000000000001011000000001001000000000000000000000000
000000000000000111000000000101100000000000010000000000
000000000000001001000000001011001100000000000000000100
000000100001000101100011000001100000000000010000000010
000000000000100000000100001111001000000000000000000000
000000000101000000000000000101100000000001000000100000
000000000000100001000000001011000000000000000000000000
000000000000000000000011001101100001000000010010000000
000010100000000000000100000111001100000000000000100000
000000000000000001100000001001100000000001000000000000
000000000000000000000000000101000000000000000000000010
.logic_tile 6 6
000000000000000000000000011011111110000110100000000000
000000000000000000000010100001001001001111110000000000
011010100001011101000110011011011001000100000000000000
100001000000101001100010000101111001000000000000000000
000000000000001001100000010011000000000001000000000000
000000000001000001100010001001100000000000000000000100
000000000110001011100111011001111110000010000000000000
000000000000000001100010100101111111000000000010000100
000000000000000000000011111011000001000011010100000000
000000000000000000000011110111101011000011000000000000
000000000000000101100000000001100001000011010100000000
000000000000000000000000000111001000000011000001000000
000000000000001000000011110101101011111101110100100000
000000000000000101000011110101111010111100110000000000
110000000000100101100110000111000000000011010110000000
100000000000010001000000000111101010000011000000000000
.logic_tile 7 6
000000000000001001100000001101100000000000010000000000
000000000000000111000000001111101011000000000000000000
011000000000000101100110001101101111000100000000000000
100000000000000000000011010101111000000000000000000000
110000000001010001100110000111111011011111110000000001
100000000001000000000000000101111111001111110000000000
000000000000011101100011001101111010000100000000000000
000000000000000101000111010101101101000000000000000000
000000000000000000000111101101100000000000010000000100
000000000000000000000100001111101011000000000000000001
000000000000000000000111001001100000000000010000000100
000000000000000000000000001011101000000000000000000000
000000000000000000000111101001111010000100000000100000
000000000000000000000100001101001111000000000000000000
010000100000000000000111011001000000000000000100000001
000000000000000000000010001001000000000001000010000000
.logic_tile 8 6
000000000000001001100110000111111101011000000000000000
000010001110000001100010110101011011101000000000000000
011000000000000000000111110101111100000011010000000000
100000000000000000000010001001001000000011000000000010
110000100000000011000111011101111011100100000000000000
010000000000001101100011111111101010010100000000100000
000000001110000101000110101001000000000001000000000000
000000000000001111100010100101100000000000000000000000
000000000110000011100000010101011001001001000000000000
000000000000000000000011111101111110001010000000000000
000000000000000000000010000001111100000011010000000000
000000000000000111000000000101101000000011000001000000
000100000000000011000000001011000000000000100001000000
000000000000000000000000000101001110000000000000100000
000000000000001111000110100001000000000001000101000010
000000000000001101100000000001000000000011000000000000
.logic_tile 9 6
000000000010101011000011111001001011100100000000000001
000000000000001011100010011101011110010100000000000000
011000000000000001000010110111111010000110000000000000
110000000000001011100111011011101110000101000000000000
010000000010001011000111001111100000000010010000000000
110000000000001011100011001001101000000010100000100000
000000000001010001000010110011100000000010010000000001
000000000000101101100110011001001010000010100000000000
000011100001111000000110100111111001000110000000000010
000010100000000101000000000011001000000101000000000000
000010100000000000010000011101000000000010010000000000
000001000000000111000011101001001010000010100000000000
000010000000001000000000000101111001000110000000000000
000001000000001111000000001001101000000101000000000010
010000000000001101000110110101111101001001000101000000
000000000000000101100010011001111010000101000000100000
.ramt_tile 10 6
000000000001001011100010010000001010000000
000000000100101011000111011001010000000000
011000001100100000000000000000001010100000
100000000001010000000000000001010000000000
000010000100010000000010000000001010000000
000001000000100000000110010011010000000001
000000000000000001000000000000001010000000
000000000000100000100000001001010000000000
000000000000101000000000000000001010000000
000000000000001111000000000001010000000000
000000000001100000000000000000001010100000
000000000000000000000000000000010000000000
001000001011000000000000000000001010000000
000010000100100000000000000000010000000001
010000000000000000000000000000001010000000
110000000000000000000000000000010000000000
.logic_tile 11 6
000000000000000111100010000001101101100100000000000000
000000000000000111100011011011111110010100000000000000
011000000000100000000111000011011001100100000000000001
100100000001001001000011000101011111010100000000000000
010000000000000000000011000111001001100000000000000000
010000000000000111000011001111011010000000000000000000
000000000000000011000111110111000000000010000001000001
000100000000100111000111001111000000000000000000000001
000000000000000111000110001011100000000001000010000000
000000000000000111000010011001000000000000000000000000
000010000000000001000010101101011000000011010000100000
000001000010011111000000000101101100000011000000000000
000000000001010111000111001101011010000010000000000000
000000000000100011100111110011111000000000000000000000
010000000000010111100000011101111010001010000100100000
000000000000000000000011111011011000000110000000100000
.logic_tile 12 6
000010000000001011000110011101100000000000010000000000
000001000110000011000010101001001011000000000000000000
011100000000011000010110010001000000000000010000000000
100000000000000101010010100101101001000000000000100000
110010000000001111000010100001000001000000100000000000
010001000000000001000100000001001110000000000000000000
001001000000000111100000011111011101100000000000000000
000010100000001101000011001001111100000000000000000000
000010100000001111000111111001100000000010010000000000
000001000000000111000111111111101100000001010000000100
000000000000001011000000011001111100000011000000000000
000000001000000011100011011101001100000011010001000000
000000000000001111100111101111100001000010010000000010
000000000000000111000100001111101010000010100000000000
000000100000000111100110010111001010101100000100100100
000101000000010000100111011011001110111100000000000000
.io_tile 13 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000001000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 7
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001111110011000000010010
000000000000000000000000000000001000001100111001000000
000000000000000000000000000000001100110011000000000000
000000000000000000000000010000001000001100111000000000
000000000000000000000011000000001111110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001111110011000000000010
000000000000000101100000010000001001001100111000000000
000000000000000000000010100000001110110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000000000110100000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000001101100110110000001000001100111000000010
000000000000000101000010100000001011110011000000000000
.logic_tile 2 7
000000000000001101000010110001000000000001000000000000
000000000000001111100010100001000000000000000000000000
011000000000001101100111000101100001000000000100000000
100000000000000101000000001001001010000000010000000010
000000000000000011100010100101100000000000000100000100
000000000000000000000000001101101101000000010000000000
000000000000000011000000010001000001000000000100000001
000000000000001001000010101001101010000000010000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000010011101001101000000010001000000
000000000000000000000000000001100001000000000100000000
000000000000000000000000001001001010000000010010000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000001101101101000000010000100000
010000000000000000000000000101000001000000000100000000
000000000000000000000000001001001010000000010010000000
.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 7
000010000000001111100010001001001001000110100000000000
000000000000001111100100001001011011001111110000000001
011000000000001000000010111001101100000110100000000000
110000000000001111000011101101001101001111110000000000
000000000000001001100110011111000000000010000000000000
000000000000001111000010001001001011000011000000000000
000000000000001111100110011011000000000001000001000000
000000000000001111100111100101000000000000000000000000
000000000000000001000111101111011001000100000000000000
000000000000001001100100001011111010000000000001000000
000000000000000000000000011001000000000011010100000000
000000000000000000000011100101001100000011000000000010
000000000000000000000000011101000000000011010100000000
000000000000000001000011101101001010000011000000000000
110000000000000000000000000001000000000011010110000000
100000000000000000000000000001001011000011000001000000
.logic_tile 5 7
000000001100110000000111010011011101000100000000000000
000010100001011111000111010001111001000000000000000010
000000000000000001100111011101000000000000010000000010
000000000000000000000010100001101111000000000000000000
000000000001010001100110000011111000000110100000000001
000000000000100000000100000101011111001111110000000000
000000000010000011100110010111111011000100000000000000
000000000000000000000010101001101011000000000000000000
000000000001010000000111100011011011000100000000000100
000000000000001011000100000001111111000000000000000000
000000000000100011100110100101111001000010000000000000
000010000001110000100000001001011101000000000000000000
000000000000000000000010100111000001000000010000000000
000000001110000000000010110011101011000000000010000000
000000000000000000000110100111101001000100000000000000
000000000000000000000000001011111011000000000000000000
.logic_tile 6 7
000000001010000001100000001101000000000001000000000000
000000000000000000000011011011000000000000000000000000
011000000000001011100111111011000000000001000000000000
100000000000000011100010001011100000000000000000000000
000000001100000011100110100001011001000010000010000000
000000000000000001100010111001001100000000000000000000
000000000000101001100000000001100000000001000001000100
000000000001000001100000001101100000000000000000000000
000000000000101001000000001011000000000001000000000000
000000000001010001000010000101000000000000000000000000
000000000000001000000110011111100001000010000000000000
000000000000000001000110011111101010000011000000000000
000010000000000000000000000001100000000000010000000000
000000000000000000000000000101101011000000000000100000
110000000000000000000110111001101100111101110100000000
100000000000000000000111001111001000111100110000000000
.logic_tile 7 7
000000000000000111100110110111101011000100000000000000
000000000000000101100011011101011110000000000000000000
000000000000001000000000000011100001000000010000000000
000000001010000111000000000101001011000000000000000000
000000000000000001100110000001001100000010000000000000
000000000000000111000010101001111010000011000000000000
000000100001010111100110010011100000000001000000000000
000011000000010000100011010101000000000000000010000000
000000000000000111000010011111101110101100000000000000
000000000000000001100111101101111101001100000010000000
000000000000001000000000001001100000000000100000000000
000000000000000111000000000111001011000000000000000100
000010100000000000000000010111100000000011000000000000
000001000000000000000010001001001000000010000000000000
000001000000001011100000010101101100000100000000000000
000010000000001011000010000001001100000000000000000000
.logic_tile 8 7
000000001100010000000010001111100000000010000001000000
000000000000000000000000001111000000000000000010000000
011000000000001001100111001011111101110011000000000010
100000001000010001000100000001101011000000000000000000
010000000000100000000111011011100000000000000010000010
000000000000011101000111010001100000000001000010000000
000000000000001101000111011101100000000000100101000110
000000000000000101100110000101101011000000000000000001
000000000000000000000000000001100000000000100100000101
000000000000001011000000000011101011000000000000000000
000000000000001000000110000101100000000000100100000100
000000000000001011000010011001101011000000000000000010
000000000000000000000000001001100000000000100101000000
000000000000000000000000000101101011000000000010100011
010000000000001000000110000101100000000000100100000100
000000000000000001000000000101101011000000000000000000
.logic_tile 9 7
000001000000000001100111011011011000011011110000000000
000010100000000001000110101101001011101011110000000000
011000000000000011110010111101001101111100000000000000
100000000000001011100011110001101011011100000000000000
110000001100000011100110110001001111000011010000000000
010000000000001011110011101111101101000011000000000000
000000000000001101000111101101111101001010000000000001
000000000000001011000010001011001100000110000000000000
000000000000001011000011110101011011101100000011000001
000000000000000001000110001001001000001100000000100001
000000000000001001000110000101011101000110000000000000
000000000000001011100111001011001100001010000000000100
000000000000100011000011101001001010001100000000100000
000000000000000111100000001001011000101100000000000000
010000000100001001000000001111011111001001000100000100
000001000000000001100000001001001110000101000000000000
.ramb_tile 10 7
000000000000000000000000000000011100001000
000000000000000000000010000000010000000000
000000000000000000000000000000011100000000
000000000000000000000000000000010000001000
010000001100000000000000000000011100000100
010000000000000000000000000000010000000000
000000000001000000000000000000011100001000
000000000000100000000000000000010000000000
000000000000000000000000000000011100000010
000001000000000000000000000000010000000000
000000000000001000000010000000011100000100
000000000000000011000010000000010000000000
000000001100100000000000000000011100000000
000000000001000000000000000000010000000001
110000000000000000000000000000011100000010
010000000000000000000000000000010000000000
.logic_tile 11 7
000000000000000111100011001011101001011011110000000000
000000001100000000100011011011111010101011110000000000
011000000000001011000111100111011001000011000000000000
100000000000000001100111100101001100000011010001000000
010000000001000011100110001001111111000110000000000000
010000000000000101000000001111101110001010000000000000
000001000001001011000011010101001101101100000000000000
000000000000001101100011111011001000111100000000000000
000000000000001011000011100001000001000000110000000000
000000000000000001100010101101001011000000010000000000
000000000000001111100110111011101101000011010000100000
000000000000100111100111010011011011000011000000000000
000010000000001101100010001111011111101101110000100000
000001000000001111000000001001011010101001110000000000
010000000000000001000110110111101111001001000110000000
000000000000000111100010100011111010000101000000000010
.logic_tile 12 7
000010000000000011100000001101100001000000000000000000
000001001100000000000011100011101000000000010000100000
011000000001100000000110101001111011011100000000000000
100000000000100011000111011111101010111100000000000000
110000000000000000000011100001001010000011010000000000
010000000000000000000010111001011111000011000000000000
000000100000010001100110001101101110000100000000000000
000001001000000011000011011011101101000000000000000000
000000000000001011000111111011011110000010000000000000
000000000000000011100110001111011100000000000000000000
000000000000000000000110000111011001110111010000000000
000000000100010111000111011011011010111011010000000000
000000000000000111100111101011011011011100100000000000
000000000000000000100000001011001001011100010000000000
010100000000000000000010110011101011001001000110000000
000000000000010000000111111011111001000101000000000000
.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000010000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
001100000000000000
000000000000000000
000010000000000000
000011010000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.logic_tile 1 8
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001111110011000000010000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110110000001001001100111000000000
000000000000000000000010100000001101110011000000000000
000000000000000101000010110000001001001100111000000000
000000000000000000000010100000001101110011000000000000
000000000000000000000000000000001001001100111000100000
000000000000000000000000000000001110110011000000000000
000000000000001101100110100000001001001100111000000000
000000000000000101000000000000001100110011000000000000
.logic_tile 2 8
000000000000001101100110011001011100000010000000000100
000000000000000101000010001111101111000000000000000000
011000000000000111000000011001011011000010000000000000
100000000000000000000011010111101111000000000000000000
000000000000000000000110111101000000000000000100000000
000000000000000000000010101001101110000000010000000000
000000000000001101000011011101000001000000000100000000
000000000000000101100111011101101000000000010000000000
000000000000000000000000001001000000000000000100000000
000000000000000000000000001001001110000000010000000000
000000000000000001100000001101100001000000000100000000
000000000000000000000000001101101000000000010000000000
000000000000000001000111001101100000000000000100000000
000000000100000000000000001001001110000000010000000000
010000000000001000000110011001000001000000000100000000
000000000000000001000010001101001000000000010000000000
.ramt_tile 3 8
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 8
000000000000000000000011101001100000000000000001000000
000000000000000000000100000101100000000001000000000000
000000000000000000000111100111000001000000010001000000
000000000000010000000010111111101011000000000000100010
000010000000000000000011101011001001000100000000000000
000000000000000000000100001101011111000000000001000001
000000000000000001100011110101111110000010000000000000
000000000000000000000010001001111100000000000000000000
000000100000000011100110001011011100010000000000100000
000001000000000000000000001101011011000000000000000000
000000100000000000000110100111000000000000010000000000
000001000010000000000000001111101101000000000001000000
000000100000000000000110111011101001010000000000000000
000001000000000000000010101101111001000000000000000000
000010000000000000000110100111111010010000000000000011
000001000000000000000000000011111001000000000000000000
.logic_tile 5 8
000001101000001101000011001111011110000110100000000000
000000100000001111000110110011111101001111110000000000
011000000000001000000011110011100000000001000000000000
100000000000000001000111011101100000000000000000000000
000000000000010001100111011101000001000000010000000001
000000000000001001000010000101001111000000000000000000
000000000000001101000000000001000000000000000000000001
000000000000001111000010000011000000000001000000000000
000000001110000111000010110011011010000110100000000000
000000000000001111100010001101101010001111110000000000
000000000000001000000111010001011001000110100001000000
000000001000001101000110000001111011001111110000000010
000000000000000101010000010001000000000000000000000000
000000000000000000100010100011101000000000010000000000
110000000000000000000011011111011001100011110100000000
100000000000000000000010001001001101000011110000000000
.logic_tile 6 8
000000000000001111000111001001100000000010000000100000
000000000000000101000110000101000000000000000000000000
000000000000001101010000010101101010000110100000000000
000000000000000111100011010111101111001111110000000000
000000000000001011100111101101000001000000000000100000
000000000000000101000110010111101001000000010010000010
000000000000000101100110001001000001000000000000100000
000000000000000000000010101011101100000000010000000010
000000000000100001100000011101001101000000000000000000
000000000001000000000010001011001010100000000000000000
000000000000000001100010010001001010000000000000000000
000000000000001001100111100001011001100000000010000010
000000000000001000000000011101100000000000000000000000
000000000000001011000010000011101101000000010000000000
000000000000000111100000001001111001100000000000000001
000000000000000111000000000011101110000000000010000000
.logic_tile 7 8
000000000000001111100111000001100000000000000000000000
000000000000000001100100001111000000000001000000000000
000000001110000001100111011011001011111100110000000000
000000000001011001000110100011011000010100110000000000
000000000000000011000111000011000000000010000000000000
000000000000000101100011100101000000000000000000000000
000011000000000111100111100001111110100000000000000000
000010100000000000100110101001001010000000000010000000
000000000000000011100010101111011000100000000000000000
000000000000001111100100001101111000000000000000000010
000000000000000111100110000111111100000110100000000000
000000000000001001000000000111101000001111110000000000
000000000000001001100110011101111100000000000000000000
000000000000000011000110001001111110100000000000000000
000000000000000101100111000101100000000001000000000000
000000000000000000100000001011001011000011000000000000
.logic_tile 8 8
000000000000000011100110110101000001000000100000000000
000000000000000000100010001101101010000000000000000000
000000000000011101100010110001001100010011010000000000
000000000000000101000110101001111110000011110000000000
000100000000100001100110110001111010000011100000000000
000100000000001001000010000111001100000011110000000000
000010000000101111000011111101011011010000000000000000
000011000001010011000110101001011110000000000000000001
000000000000001011000111011011111111111100000000000000
000000000000000111000111010001011001011100010000000000
000000000000000001000000000111000001000000000000000000
000000000000001011100010000001101011000000010000000000
000000000000000101000010001101000001000000000000100000
000000000000000001100100001011001100000000110000000000
000000000000001011100000010011011110110011000000000000
000010000000000001000011001011101100000000000000000001
.logic_tile 9 8
000000000000000000000110111001111010011000000001000000
000000000100001001000111100101011110101000000000000000
011000000001001011100010100111101010001001000000000000
100000000000001011000000000011011101001010000000100000
010000000100000000000010001001011010011000000010000000
010000001000000001000000001101111110101000000000000000
000000000000000111000110000011101010001001000000000001
000001000000000101000010010111011101001010000000000000
000000000000000101100010010111101010001001000000000000
000000000000001001000110101011101000001010000000000000
000011100000001000000110001001100000000001000000100010
000011100000000101000100001011000000000000000000000000
000000000000001011100000001111100000000000000001000000
000000000000000101000000001111000000000001000010000010
010001000000001101100110011101101101001001000100000110
000010100000001001000110101001001010000101000000000010
.ramt_tile 10 8
000000000000000111100000000000001010000000
000000000000001001100000001011010000000000
011010000000000000000000000000001010000000
100000000110000000000000000011010000000000
000000000000000000000010000000001010000000
000100000000000000000010000001010000000000
000000000000000001000000000000001010000000
000000000000000000000000000001010000000000
000000000000000011100000011000001010000000
000000000000000000000011010011010000000000
000000000000000000000000000000001010000000
000000000000000011000000000000010000000000
000000001100000000000000000000001010000000
000000000000000000010000000000010000000000
010000000000000000000000000000001010000000
110000000000000000000000000000010000000000
.logic_tile 11 8
000000000000001111000010011101001110000011010000000000
000000000000001001000110001011011010000011000000000010
011010000000010000000010011001001100000011010000000000
100000000110000011000110111101011000000011000001000000
110000000000001111000000001101011000000011010000000000
110000000000001001000010100001111100000011110000000000
000000000000000000000111100101101001111000000000000000
000000000000001001000111011011111111111100000001000000
000000000001001111000010011101111000101100000010000000
000000000000101111100010100011011100111100000000000000
000000000000001111000110101111000000000000000000000000
000000000110001111000010010011001100000000110001000000
000000000000000011100111111111101000011000000000000000
000000000000000111100110101001011110101000000000000000
010000000000001111100111111111111110001001000101000010
000000000000001101000010001011101110000101000000000000
.logic_tile 12 8
000000000000001111000011110001101010000011010000000000
000000000000000011000010001101011010000011000000100000
011001000000101011100000010000000000000000000000000000
100010100000001011000011000000000000000000000000000000
110000000100001111000011011101001001000100000000100010
110000000000000011000010000011011000001100000000100000
000000000000001011100110100101101000000011010000000000
000000000000001011000000000011011000000011000000000000
000000000000001111000110100101101001010011110000000000
000100001110001011000100000001011100000011110000000000
000010000000000000000000000000000000000000000000000000
000010000000000111000000000000000000000000000000000000
000000100001010000000110001111011110000110000000000000
000000000000100011000000001111011100001010000000000100
010000000000000000000110010101111001001001000100000010
000000000000000000000111001011111010000101000000000000
.io_tile 13 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000010000000000000
000010010000000000
000000000000000000
000000000000000000
.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 9
000000000000000000000010100000001001001100111000000000
000000000000000000000100000000001001110011000000010000
000000000000000000000010100000001000001100111000000000
000000000000000000000110110000001111110011000000000000
000000000000000101000000000000001001001100111000000000
000000000000000000100000000000001100110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000101100000000000001000001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000001000000000000000001000001100111000000000
000000000000000101000000000000001001110011000000000000
000000000000000000000110110000001000001100111000000000
000000000000000000000010100000001010110011000000000000
000000000000000000000000000000001000001100110000000000
000000000000000000000000000000001100110011000000000000
.logic_tile 2 9
000000000000000101100111010111101100000010000000100000
000000000000000000000010001001001111000000000000000000
011000000000001000000000000101100001000000000100000000
100000000000000101000000001001101010000000010000000000
000000000000000000000111010001000000000000000100000000
000000000000000000000010101101001101000000010000000000
000010000000000000000110100001100001000000000100000000
000000000000000001000000001001001010000000010000000000
000000000000000001100000000101000000000000000100000000
000000000000000000000010001101101101000000010000000000
000000000000000000000000000111100001000000000100000000
000000000000000000000000001001101010000000010000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001011001110110000111100001000000000100000000
000000000000000001100100001001001010000000010000100000
.ramb_tile 3 9
000000000000000000000000000000001110000000
000000000000000000000000000000010000000000
000000000000000000000000000000001100000000
000000000000000000000000000000010000000000
010000000000000000000111000000001110000000
110000000000000000000000000000010000000000
000010000000000000000000000000001100000000
000000000000000000000000000000010000000000
000000000000000000000000000000001110000000
000000000000000000000011100000010000000000
000000000000000000000000000000001100000000
000000000000000000000000000000010000000000
000000000000000000000000000000001110000000
000000000000000000000011100000010000000000
110000000000000011100000000000001100000000
110000000000000000100000000000010000000000
.logic_tile 4 9
000000000000000001100110001101011111000110100000000000
000000000000000011100111001011101110001111110000000000
011000000000000000000111000111000000000000010000000000
100000000000000000000000000011101111000000000001000001
000001000000001001100110000001001100000000000000000000
000000100000000001100011000001101100100000000000000000
000000000000000000000111001101001001000110100000000000
000000000000000001000000000101011100001111110000000000
000000001100000111000010000000000000000000000000000000
000000000000000111100110000000000000000000000000000000
000000000000000101100000010001001000111001010100000000
000000000000000000000010101011011000110000000000100000
000000000000000000000011101111100000000011010100000000
000001000000000000000110001101001011000011000000100000
110000000000000101100000001011000000000011010100000001
100000000000000111000000001001101010000011000001000000
.logic_tile 5 9
000000000000000000000010110111100000000000010000000001
000000000000001001000110001011101100000000000000000000
000000000000000000000000010011111111100000000000000000
000000000000000000000011010011101101000000000000000000
000000000000000001100110111001000001000000000000000000
000000000000001101000110101111101001000000010000000000
000000000000000000000000001011011100011111110001000000
000000000000000000000000001011011100001111110000000000
000000000001010001000110100111100000000000010000100100
000000000000100011000010001011101000000000000000000000
000010000000000000000010001001000000000001000000000000
000000001010000000000111001111100000000000000000000000
000000000000000000000000001101000000000001000010000001
000000000000000000000000001011000000000000000000100000
000000000000000101100010100101001010000011000000000000
000000000000100000000011001011101011000010000000000000
.logic_tile 6 9
000000000000000001000110011011011001101100000010000000
000000000000000000100010000001011100001100000001000000
000000000010000001000110100101100000000010000000000000
000000000000000101100010010101100000000000000000000000
000000000010001011100000010101000000000000000001000000
000000001110000101000011111111100000000001000000000000
000000000000000111100010010011100000000001000001100000
000010000000000000000010001101100000000000000000000000
000000000000000001100011101011000001000011100000000000
000000000000000000000100001011101010000011000000000000
000000000000001000000000000001000000000010000000000000
000000000000000001000011001001100000000000000000000001
000010100000000001100011101001011000000110100000000000
000001000000000000100100000111101110001111110000000000
000000000000000011100000000101011001010000000001000000
000000000000000000000000000001011011000000000000000000
.logic_tile 7 9
000000000000000111100110111001011000000100000000000001
000000000000000111100011010011001001000000000000000000
011000000000000111100000000001001101000010000000000100
100000000000001011100000001101011010000000000000000000
000000000000000101000000011101100000000001000000000000
000000000000000000100010001111100000000000000000000100
000000000000010001000000010001101101111000000000000000
000000000000000001000010000111001111111100000000000010
000000000000000101000000011011000000000001000000000100
000000000000001111000011111111000000000000000000000000
001000000000001000000110011111000000000000010000000000
000000000000000001000111011011001001000000000000000010
000000000000001101000000010111000000000001000000000000
000000001110000101000011000101100000000000000000000000
110000000000000000000110010101111100111000000100000000
100000000000000000000110011101011110110000000000000001
.logic_tile 8 9
000000000000000101100111001111000000000001000001000001
000000000000001101000010011011100000000000000000000000
000010000000001000000000011011001110000011000000000000
010000000101010001000010101101111101000001000000000010
000000000000000111100111001111011100000111110000000000
000000000000000000100011001001111000000011110000000001
000000000000001000000111001111100000000000010000000000
000000000000000001000010011011001001000000000000000000
000000000000010001000110010001000001000011000000000000
000001000000100111100010001101001011000001000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000001010000000000010100101000001000000010000000010
000000000000000000000110001001101000000000000000000000
000001000000000101100000000101001101100011100000000000
000010000110000000100000000011001010000011110000000000
.logic_tile 9 9
000100000000000111100010111011101100110110000000000000
000100000000000011100111001011111110110101000000000000
000000000000000001100111100101101011101011000000000000
000010100000000101000111001001111010111111000000000000
000000000100010001100111111111111100001001000000000000
000000000000101101000111101001101101001010000000000000
000000000000001001000111011101001101010100000000000000
000000000000000001100011110001011100100100000000000000
000000000001001000000011011111001010110110000000000000
000000000000001101000010110101101110110101000000000000
000000000110000111100011101001001010101011000000000000
000000000000000000000110001101011110111111000000000000
000000000000001111000011101001011000010100110000000000
000000000000000001100010000001011100000000110000000000
000000000000000000000000011001001110111000000000000100
000000000000000111000010000111111011111100000000000000
.ramb_tile 10 9
000001001100100000000000000000011100000000
000000000001010000000000000000010000000000
000000000000000000000000000000011100000000
000010000000000000000000000000000000000000
110100001110000000000000000000011100000000
010100000000000000000000000000010000000000
000000000000000000000000000000011100000000
000000000000000000000000000000000000000000
000000000000100000000000000000011100000000
000000000001010000000010000000010000000000
000000000000000000000010000000011100000100
000000000000001001000100000000000000000000
000000000000000000000000000000011100000000
000000000000000000000000000000010000000000
110000000000000000000000000000011100000100
010011000000000000010000000000000000000000
.logic_tile 11 9
000000000000101101000110000000000000000000000000000000
000000000001011011100011110000000000000000000000000000
000000000011010101010111100011011100011000000000000000
000000000000000000100000000111101111101000000001000000
000000000000001111100110101011101010101000000001000000
000000000000001011100111101111111000100100000000000000
000000000000000111100011101101111010110110000000000000
000000000000000000000100001001101010110101000000000000
000000001110000000000110000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000100000011100010100101011100010100110000100000
000000000000000101100110010001011001000000110000000000
000000000000000000000010100011111000110110000001000000
000000000000001001000110101101001000110101000000000000
000000000000000000000110000111001000001001000000000000
000000000000000000000100001011111011001010000001000000
.logic_tile 12 9
000000000000000000000000000001101100001001000101100100
000000000000000000010000000011111110000101000000000000
011000000001010000000010100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010001000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000011100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000010000000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
000000000001010000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 9
000000000000000000
000000000000000000
000000111000000000
000000000000000000
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 10
000000000000000011100000001001101100000010000000100000
000000000000000000000000000001101111000000000000000000
011000000000000000000110001001100000000000000100000000
100000000000001011000010101111101000000000010000000000
000000000000000011100010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101000000001101100000000000000100000000
000000000000000000000000001111001000000000010000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000110001101000000000000000100100000
000000000000000000000000001011001010000000010000000000
010000000000000000000000001101000000000000000100000000
000000000000000000000010011111101000000000010000000000
.logic_tile 2 10
000000000000000000000000000011000000000000001000000000
000000000000001001000000000000000000000000000000001000
000000000000000000000010000000000001000000001000000000
000000000000000000000100000000001111000000000000000000
000000001100000111000000000001100000000000001000000000
000000000000000000100000000000101010000000000000000000
000000000000000000000010000101100000000000001000000000
000000000000000000000100000000101101000000000000000000
000000000000000011100011100001100000000000001000000000
000000000000000111100000000000101000000000000000000000
000000000000000000000111000101100000000000001000000000
000000000000000000000100000000101110000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000001001000000000000101100000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000010010000101101000000000000000000
.ramt_tile 3 10
000000100000001111100000010000011100000000
000001000000000011100011110011010000000000
011000000000000000000000000000011110000000
100000000000000000000000000001010000000000
000000100000000000000000000000011100000000
000001000000000000000000000001010000000000
000000000000000000000000001000011110000000
000000000000000000000000000011010000000000
000000000000000000000000000000011100000000
000000000000000011000000001001010000000000
000000000000001001000111000000011110000000
000000000000000011000000000000010000000000
000000000000000000000000000000011100000000
000000000000000000000000000000010000000000
110000000000000000000111000000011110000000
010000000000000000000000000000010000000000
.logic_tile 4 10
000000000000000101100111010111101100111001000000000010
000000000000000000000011010011001001111010000000000000
000000000000001000000110111101001110000110000000000001
000000001010000101000010101001111001001010000000000000
000000000000001000000110111101011110000110000000000000
000000000000000101000010101001111001001010000000000000
000000000000000101100000001111001110000110000000000000
000000000000000000000000000011011001001010000000000000
000000000000001001000110011101011110000110000000000000
000000000000001001100111010001011001001010000000000000
000000000000001001100000010011101100111001000000000000
000000000000000011100010011111111001111010000000000100
000000000000000001100111011011011110000110000000000010
000000000000000000100010011111111001001010000000000000
000000000000001000000110010101111100111001000000000100
000000000000001001000111000001001001111010000000000000
.logic_tile 5 10
000000000000000001100110011001100001000000000000100000
000000000000000101000110001111101001000000010000000000
011000000000000101000011110101001010000110100000000000
100000000000000101000010111011011010001111110000000000
000000100000000011100110000011000000000001000000000000
000000000000000101000111010001100000000000000000000000
000000000000001111000110000101111101000100000000000000
000000000110000001000010101101111111000000000000000000
000000000000000000000011100101101001000110100000000000
000000000000000000000011101011111000001111110000000000
000000000000000011100111001011000000000011010100100000
000000000000000000000011100001101000000011000000000000
000000000000000000000011101011111010111011110100000100
000000000000000000000000000101101001110011110000000000
110000000000001000000110111111000001000011010100000000
100000000000000101000010000011101110000011000000000000
.logic_tile 6 10
000000000000001001000010101101000000000001000000000100
000000000000000111000000001101000000000000000000000011
011000001100001001100000000111111011000010000000000001
100000000000001111000010010111001011000011000000000000
000000000000001000000010111001101001000110100000000000
000000000000001111000010000011011000001111110000000000
000000000000001001100010011011100000000001000000000001
000000000000000011100010000101000000000000000000000000
000000000000000101100000000011000000000010000000000000
000000000000100000100000001101001111000011000000000000
000000000010000111100000001001000000000001000000000000
000000000000000001000010000011000000000000000000000010
000000000000000000000110001101000001000000000000000000
000000000000000001000000001001001011000000010000000000
110100000000000001100000000011100000000011010101000001
100000000000000000000000000001101011000011000000000010
.logic_tile 7 10
000000100000001001000110010101111010000110100000000000
000000000000000101100010000011011000001111110000000000
011000000000001101100111010111111011000010000001100000
100010000000001011000011010001011111000000000001000001
000100000100001000010111001011101100000110100000000000
000000000000000001000100001001011011001111110000000000
000000000000001101000110011011100001000000010000000000
000000000000001011000011011001001010000000000000000000
000000000000000000000110001011101100000110100000000000
000000000000000111000100000001011110001111110000000000
000000000000001011100000000001000000000011000100000000
000000000000000101000000001001100000000010000000000001
000000000000000011100000001101000000000011000100000000
000000000000000000000000000101000000000010000000000000
110000000000001001100000011001100001000011010100000001
100000000000000001000010000001101110000011000000000000
.logic_tile 8 10
000000000000000000000000000101011101010000000000000000
000000001000000000000000001111111011000000000001000000
000010000000000001100110011101100000000000010010000100
000001000000000000000010101001001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000001100110010001101101010000000000000000
000000000000000000000010101011111000000000000000000010
000000100000000000000011110011011011010000000000000000
000000000000000000000011011011111010000000000001000000
000000000000000000000111000111100000000010000000000000
000000000000000000000000001101100000000000000000000000
000000000000000000000011110000000000000000000000000000
000000001000000000000011010000000000000000000000000000
000000000000000000000111000001100000000010000000000000
000000000000000000000000001111100000000000000000000000
.logic_tile 9 10
000011100000001111100010100001101011011100100000000000
000001101000001001100010100101101010011100010000000000
011000000000000001000010000000000000000000000000000000
100000000000000000100100000000000000000000000000000000
000000000000000001100110000101101011011100100000000000
000001000000001001100100000001001010011100010000000001
000000000000001001010111000111111010101000000000000000
000000000000001001000100000011001010100100000000000000
000100000000000101100010000011001011011100100000000010
000100000000000000000100001101101010011100010000000000
000001000000000000000000000001011011101011000000000000
000010000000000000000000001001111000111111000000000000
000000000000000000000000001001100000000000000000000000
000000000110000000000000001101000000000001000000100000
011100000000000101100000000000000000000000000100100100
100010000000000000000000000001000000000010000000000000
.ramt_tile 10 10
000000000000000011100000001000001010000000
000001000110000000000010001101010000000000
011001000000000001000000000000001000000000
100000000110000000100000000001010000000000
000000001100000000000000001000001010000000
000000000000000000000010010101010000000000
000000000010000001000110101000001000000000
000000000000000000000100000001010000000000
000010100000000000000000000000001010000000
000011000000000011000000000011010000000000
000000000001000000000000000000001000000000
000000000000100111000000000000010000000000
000000000001100000000000000000001010000000
000000000011110000000000000000010000000000
110000100000000000000000000000001000000000
010000000100000000000000000000010000000000
.logic_tile 11 10
001000000000000000000111110000000000000000000000000000
000010100000001111000110100000000000000000000000000000
011000000000001000000000010001111001101000000000000000
100000000000000101000011110101011110100100000000000000
110010000000001111100000000011100000000011110000000000
010000000000000101100000000101101000000011100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000010101101001101000000000000000
000000000000000000000010001001111100100100000000000001
000000000000001000000010010011111100011100100000000000
000000000000001101000110011111101001011100010000000000
000000000000000000000000010000000000000000000100000000
000001000000000000000010010101000000000010000000000010
010000000000011000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
.logic_tile 12 10
000000000000000011100000010101000000000000001000000000
000000000000000000000011000000100000000000000000001000
011000000010100000000111000101000000000000001000000000
100010100000000000000100000000000000000000000000000000
000000000001000011100000010001101000001100111110000000
000000000000100000000011000000101111110011000011000000
000000000010010000000111000101101001001100110100000000
000000001010000000000100000000101100110011000001000000
000010100000000000000000000001000000000000000110000000
000001000000000000000000001001000000000011000000100000
000000000000000101100000000000000000000000000000000000
000000000010000000100000000000000000000000000000000000
000000000000000011000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010010100000000000000000000111000000001100110101000000
100000000000000000000000000000000000110011000000000000
.io_tile 13 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 11
000000000000000000000010100101101011100000000000000000
000000000000000000000110110101011011000000000000000010
011000000000000000000000000001000000000000000100000000
100000000000001101000000001111100000000001000000000000
000000000000000001100000000101100000000000000100000000
000000000000000000000010000111100000000001000000000000
000000000000001101000110000111100000000000000100000000
000000000000000001100010111111000000000001000000000100
000100000000000000000000000001000000000000000100000000
000100000000000000000000000111100000000001000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000001111000000000001000000000000
000000000000000001000000000111100000000000000100000000
000000000000000000100010010111100000000001000001000100
010000000000000111000000000101100000000000000100000000
000000000000000000000011001111000000000001000000000000
.logic_tile 2 11
000000000001010111100000000111000001000000001000000000
000000000000000000100010010000101001000000000000010000
011000000001000000000000010000000000000000001000000000
100000000100000000010011010000001010000000000000000000
000000000100000000000110010000001000111100000000000100
000000000000000111010010100000000000111100000000000000
000000000000000101100000000101101100100000000000000000
000000000000000000000000000001001011000000000000000000
000000000000000111000000000011101110100000000000000100
000000000000001011000000001101101001000000000000000000
000000000000000000000111000111100000000000000100000010
000000000000000000000100000011000000000001000000000000
000000000000000000010000000000000000000000000000000000
000000000000000011000010000000000000000000000000000000
010000000000000011100010100111100000000000000100000101
000000000000000000100100000011100000000001000000000000
.ramb_tile 3 11
000000000010000000000000000000001010000000
000000000000000000000011100000010000000000
000000000000000000000000000000001000000000
000000000000000000000000000000010000000000
110000000000000000000000000000001010000000
110000000000000000000011100000010000000000
000000000000000011100000000000001000000000
000000000000000000100000000000010000000000
000000000000000000000000000000001010000000
000000000000000000000000000000010000000000
000000000000000000000000000000001000000000
001000000000000000000000000000010000000000
000000000000000000000111000000001010000000
000000000000000000000000000000010000000000
010000000000000000000000000000001000000000
110000000000000000000000000000010000000000
.logic_tile 4 11
000010000000000101000010100011011100110010100000000000
000000000000000001100110101101001111110000000000000000
000000000000000101100110011101011100010100000000000000
000000000000000101000010000001001011100100000000000000
000000000000001101100010101011000001000001000000000000
000000000000000001010011100101101110000011000000000000
000000000000001011100111001011001110010100110001000000
000000000000000001100110000101101010000000110000000000
000000000000000001100011010101100001000000010000000000
000000000000000000000010000001101110000000110000000000
000000000000001111100011001001101111000110000001000000
000000000000001011000000001001101111000101000000000000
000000000000000001000111000001011101010100110000000000
000000000000000000100100001001001011000000110000000000
000000000000000111100000010001111111010100110000000000
000000000000000000000011111001001101000000110000000000
.logic_tile 5 11
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000001101100001000000000000000100
000000000000000000000000001101101001000000010000000000
000000001110000101000010110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000011100000001001101101000010000000000010
000000000000000000100000000101101011000000000000000010
000010000000000000000000001101111010000100000000000000
000001000000000000000000001001101100000000000000100000
000000000000000000000000001001100000000010000000000000
000000000000000000000000000101100000000000000000000000
000000000000000000000000000101100001000000000000000000
000000000001010000000000000011101011000000010001000010
.logic_tile 6 11
000010100000001000000000000000000000000000000100000100
000000000000000011000000000001000000000010000000000000
011010000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000000011000000000010000000000001
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000010000010000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 11
000000000000000001000010100000000000000000000000000000
000000000000000001100110110000000000000000000000000000
011000000000000001000000000001000001000000010001000000
100000000000000001000000000001001011000000110000000000
110000000000000011000000001001100000000000110000000000
010000000000000000000000001111001100000000010000000000
011000000100000011000000000011100001000011100000000010
100000000000000000100011000011101101000011110000000000
010000000110000101100011111011001110001100000000000000
100000000000000011000111000101101010000100000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000001000000000001001000000000010000100100000
000000000000000101000000000001100000000000000000000000
000000001110000000000110101001000000000010000100000000
000000001000000000000000000001100000000000000000000001
.logic_tile 8 11
000000000000000001000110111011011001000000000000000000
000000000000001111100111111101011010110000000000000000
011000000000001101000111011001000000000010000000100000
100000000000000101100110000001000000000000000000000000
010001000000000001100110001111111101001011010000000000
010010000000000000000000000011111000010111010010000000
000000000000000001100011000011000000000000000000000000
000000000000000000000110001011000000000011000000000000
000000000000001111000010001111111010010111000000000000
000000000000001111000110001111111011111111000010000000
000010100000001011100110100011011000100000000000000000
000001000000001101100011001111111000000000000000000000
000000000000001000000000001011101111110011000000000000
000000000000001111000011001011001110000000000000000000
010000000000000111100110100101000001000000110101000100
000000000000000000000011111001001001000000100000000000
.logic_tile 9 11
000011100000000011100110011001101000000011000000000010
000011100000001011000010100101011010000011010000000000
011000000000001001100110011001011001001100000000000000
100000000000000101000011111101101110101100000000000000
110000000000001001100000001000000000000010000010000000
110000000000000101000011011011000000000000000000000000
000001000001110101000110000101111100000000000000000000
000010100001110000000011000111101011100000000000000000
000000000000000000000111001001011111000011010000100000
000000000000000000000000000111011000000011000000000100
000001000000000000000000000101111100000100000000000000
000000000000000011000010000101101011100000000000000000
000000000000001000000111100001111111000000000000000000
000000000000000001000000000001101001100000000000000000
010000000000000001100000010000000000000010000100000000
000000000000000011000010001011000000000000000000000000
.ramb_tile 10 11
000000000000000000000000000000011100000010
000000000000000000000010000000010000000000
000000000000000000000000000000011100000001
000000000000000000000000000000000000000000
010000000000000000000000000000011100000000
010000000000000000000000000000010000000000
000010100000000000000000000000011100000000
000000000000000000000000000000000000010000
000000000000000000000000000000011100000000
000000000110000000000000000000010000000000
000000000000000000000010000000011100000010
001000000000000001000000000000000000000000
000000000000000000000000000000011100000000
000000000000000000000000000000010000000000
110000000000010000000000000000011100000100
010000000000100000000000000000000000000000
.logic_tile 11 11
000000000000000000000010000001111000001100110001000000
000000000000000000000110010000010000110011000000000000
011000000000000011000111000101011110010011010000000000
100000000000000000000100000011001110100011010000000001
010000000000000001100111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000010010001001000000000011000010000000
000000000000000000000000001111100000000010000000000001
000000000000000111100000001001000000000011010000000000
000010000000001111100000001101101100000011110010000000
000000000000000000000111101000000000000010000000000010
000000000000000000000100001011000000000000000000000001
000000000000010000000000000000000000000000000000000000
000000000000101111000000000000000000000000000000000000
010000000000100111100000010000000000000000000100100000
000000000000010000100010101001000000000010000001000000
.logic_tile 12 11
000000000000000111000111101000000000000010000000000010
000000000000000000000100000111000000000000000000000000
011001000000010011110000001111101110100000000000000000
100000000000000000000000000101101110000000000000000000
000000000000000001100000000000000000000010000000000000
000000000000000000010000000011000000000000000000000100
000000000000001011100000001111101110000010000000000000
000000000000000001000000000001001110000000000000000000
000000000000001111000000001001011101100000000000000000
000000000000001101000011101011001010000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000100010110000000000000000000000000000
000010100000001011100000000011001000010000000000000000
000001000000001101000000001011011010000000000000000000
010000000010000101100110101000000000000000000100100000
100001000000000000100100000011000000000010000000100100
.io_tile 13 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 12
010000000000000011000000000011100000000000001000000000
000000000000000000100010100000000000000000000000001000
000000000000000000000010100000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000101000000000000001000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000101000000000000001001001100111000000000
000000000000000101000000000000001010110011000000000000
000000000000000000000010000000001001001100111000000000
000000000000000000000100000000001010110011000000000000
000000000000000001000000000000001001001100111000000000
001000000000000000100000000000001001110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000010000000000001101110011000000000000
.logic_tile 2 12
010000000000000011000011100001000000000000001000000000
000000000000000111000000000000000000000000000000001000
000000000000000000000111000000000001000000001000000000
000000000000000000000100000000001111000000000000000000
000000000000000111100000000101000000000000001000000000
000000000000000001000000000000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000000000011110000001101000000000000000000
000000000000000000000000000000000000000000001000000000
001000000000000000000000000000001110000000000000000000
000100100000000000000000000000000000000000001000000000
000000000010000001000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010000000001001000000000000000000
.ramt_tile 3 12
001000000000000000000000001000011000000000
000000000000000000000000000011010000000000
011000000000001000000111001000011010000000
110000000000000011000000000101010000000000
000000000000000000000000000000011000000000
000000000000000000000000000111010000000000
000010100000000000000111001000011010000000
000000000000000011000000000011010000000000
000000001100001000000000000000011000000000
000000000000000011000000000011010000000000
000000001010001001000000000000011010000000
000000000000001101100000000000010000000000
000000000000000011100000000000011000000000
000000000000100000100000000000010000000000
010000000000000000000000000000011010000000
010000000000000000000000000000010000000000
.logic_tile 4 12
010000000000001000000110111011001100010100000000100000
000000000000000101000010101111101011100100000000000000
011000000000000101100110001001001111010100000000000000
100000000000000000000000001101101100100100000000000000
110010000000000101100011000001111100101100010000100000
010001000000000000000000000101001110101100100000000000
000000000000001000000110111001001111010100000000000000
000000000000000101000010100101001100100100000000000000
000000000000001011100110010111111100101100010000000000
000000000000001001000110100011001110101100100000000010
000000000000000111000000010011101010101100010000000000
001000000000000000100010011111111100101100100000100000
000000000000000011100000011001001100010100000000000000
001000000000000000000010011101101011100100000000000010
010000000000001000000110001000000000000010000100100000
000000000000001001000100001001000000000000000000000001
.logic_tile 5 12
010000000000000111000010100101101101100000000000000000
000000000000000000100100001111001001000000000000000010
011000000000000000000010110000000000000000000000000000
100000000000001101000110000000000000000000000000000000
000000000100000000000000001011000000000011000000000000
000000000000000000000000000011100000000010000000000000
000000000000001000000000000000000000000010000001000000
000000000000000001000000000001000000000000000000000000
000000000000000111100011100001000001000000000100000000
000000000000000000000000000111101110000000010000000000
000000000000000001000010001001100001000000000100000000
001000000000001001100000000011001101000000010000000000
000000000000000001000111000001100001000000000100000000
001000000000000000100100000111101110000000010000000000
010000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 12
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000010000000011000001000000001000000000
000000000100001101000000000000101011000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000010110000101101000000000000000000
000000000000000101000000010000000001000000001000000000
000000000000000101000011110000001000000000000000000000
000000000000000101000010100000000001000000001000000000
001000000000000000010000000000001110000000000000000000
000000000000000000000010110000000000000000001000000000
001000000000000000000011110000001111000000000000000000
000001000000000000000000000000000000000000001000000000
000000100000000101000000000000001100000000000000000000
.logic_tile 7 12
000000000000000001000011100011000000000000001000000000
001000000000000000100110100000100000000000000000001000
011000100000001001110110000011100000000000001000000000
100000000000000001000010100000101001000000000000000000
010000000000000000000011100001101000001100111000000000
010010100000000000000110000000001011110011000000000000
000000001110000000000110000001101000001100110000000000
000000001000000000000000000000001001110011000000000000
000000000000000000000010001000000000000010000000000000
000000000000000000000100001001000000000000000000000000
000000000000000000000000010000000000000010000000000000
001000000000000001000010000001000000000000000000000000
000000000000000000000010001000000000000010000000000000
001000000000000000000100001101000000000000000000000000
000001000000100000000000001111011100011100000101000000
000010100001000000000000001001101011001100000000000000
.logic_tile 8 12
010000000000000011000010000101001011010000000000000000
000000000000000000000110011001011011001000000000000010
011000000000000011000010001111011011000100010000000000
100000000000000000000100001011101000100010000000000000
110000000001000001100111011001100000000000000000000000
100000000000001101000010001011101010000000110000000000
000000000000000001000110100111101101010001000000000001
000000000000000000100000000001101100001000100000000000
000100000000000011000111000011001000000100000000000000
000100000000000001100100001101011100100000000000000000
000000000000000011000110010011111011000000000000000000
001000000000000000100110011011111101100000000000000000
000000000000000001000111000111101111000000000000000010
000000000000000011000100000011101110100000000000000000
000000000000000011000110001111000000000000000100000000
001000000000000000100110010001000000000001000000000000
.logic_tile 9 12
010000000000000001000110010101111101110110000010000000
000010100000001101000010011001101101110101000000000000
000100001110001000000010000001101010000110000000000000
000000000000001001000110110011001000000101000000000000
000000001000000001010111011001011010000100000000000000
001000001000000011000111100101101011000000000000000010
000000000000001001100111110001101101001001000000000000
000000000000000101000010011101111110000101000000000000
000000000001010111100010010011001011110110000010000000
000000000000000111000111010011101011110101000000000000
000000000000001001000000001001011110101000000000000000
001000000000000101100011111001001111011000000000000000
000010000000001000010000010000000000000000000000000000
000001000000000101000011010000000000000000000000000000
000001000000000011000000010011100001000001010000000000
000010000000000111100011100111001111000010010000000000
.ramt_tile 10 12
000000000000000111100000000000011110000000
000000000000001001100000001011010000000000
011010000000000000000000001000011100000100
100000000100000000000000000011010000000000
000000100000000000000000000000011110000000
000000000000000000000000000001010000000000
000001100000000000000000000000011100000000
000001100000000000000000000001010000000000
000000000000000000000000011000011110000000
000000000000000000000011010011010000000000
000000000000001011100000010000011100001000
000000000000001101000011100000010000000000
000000000000000000000000000000011110000000
000000000000000000000000000000010000000000
110000000000000111100000010000011100000000
110000000000000000100011100000010000000000
.logic_tile 11 12
010000000000000000000000010000000000000000000000000000
000000000000001001000010100000000000000000000000000000
011000000000000000000110101001011010010100110000000000
100100000110000000000000000101011110000000110001000000
000100000001001000000110100001101011011100100001000000
001100000000001101000000001101101011011100010000000000
000100000001001000000110010000000000000000000000000000
000001001010000001000110100000000000000000000000000000
000000000000000000000000000101101011001001000000000000
000000000000000000000000001001101100001010000000000000
000001000001100000000000000000000000000000000000000000
001000000001000011000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
011000000000001000000000001000000000000000000111000000
100010000000000101000000000111000000000010000000000000
.logic_tile 12 12
010000000000000011100110000001011110111000100000000010
000000000110000000010011100101101100110100100000000000
000000000000010000000000011011111001010000000000000000
000000000000010000000010001111011101000000000000000000
000000000000000001100010101000000000000010000000000000
001000000100000000000000000011000000000000000000000100
000000000000001001100000011011111101010000000000000000
000000000000000011000010001011011011000000000000000000
000000000000000011100000001000000000000010000000000100
000000000000000011100000001111000000000000000000000000
000000100000001000000111001011111111010000000000000000
001101000000000011000011000111111011000000000000000000
000000100000000000000000001101100000000000100000000000
000001000000000000000000000111001011000000000000000000
000000000001011101100111000101101000111100100000000000
000000000000001101100011000011011000111100110000100000
.io_tile 13 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000010000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 13
010000000000000000000011100000001001001100111000000000
000000000000000000000000000000001110110011000000010000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000000000010000000001001001100111000000000
000000000000000000000100000000001111110011000010000000
000000000000001000000000000000001001001100111000000000
000000000000000011000000000000001101110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000000000000010100000001001001100111000000010
001000000000000101000000000000001010110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000010
000000000000000101100110110000001000001100111000000000
000000000000000000000010100000001001110011000010000000
.logic_tile 2 13
010000000000001101100111100000000000000000001000000000
000000000000100101000110110000001110000000000000010000
011000000000000001100000010000000001000000001000000000
100000000000000000000011010000001100000000000000000000
000100000000000111100000001111001001111011110000000000
000100000000100000100010110011101001110011110010000000
000000000000000000000010000011100000001100110000000010
000000000000000000000000000000101001110011000000000000
000100100000000011000000001001101101000010000000000000
000100000000000000000000001101001111000000000000000010
000000000000001101100000000001000000000000000100000000
001000000000000011100010011101000000000001000000000000
000000000000000101100000010001000000000000000100000010
000000000000000000100010111001000000000001000000000000
010000000000000000000011000101000000000000000100000000
000000000000000000000000001101000000000001000000000100
.ramb_tile 3 13
001000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 13
010000000000001011000011000001100000000000001000000000
000000000000001111100000000000100000000000000000001000
000000000000000101100011100000000000000000001000000000
000000000000000000100100000000001010000000000000000000
000000000000000011000110100000000000000000001000000000
001000000000001011000100000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000001000000000000000000000000000000001000000000
001000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
.logic_tile 5 13
000000000000000000000010000001000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000101000000000000001001001100111000000000
000000000000000101000010100000001010110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000010100000001010110011000000000000
000001000000000000000110100000001001001100111000000000
000010000000000000000000000000001111110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000101000000000000001001001100111000000000
000000000000000000100010110000001011110011000000000000
.logic_tile 6 13
010000000000000111100011010000000000000000001000000000
000000000000001001000110000000001000000000000000010000
011000000000000111100110001011001000111100000000000000
100000000000000000100000000001101111011100000001000000
010000000000000000000000000001000001000011110000000000
010000000000000011000000001111101100000011100000000000
000000000001000111100010101111111011100000000000000000
000000000000101101100100001001011010000000000000000100
000000000111000000000000011000000000000010000000000000
000000000000100000000010100101000000000000000001000000
000000000000001000000000000011100000000011010000000010
001000000000001101000010100001101010000011000000000000
000000000000000011100011100000000000000010000000100100
000000000000000000100010100111000000000000000000100000
010000000000000001100000001011100000000000000100000000
000000000000000000100000001001000000000001000000000000
.logic_tile 7 13
010000000000000111100010000000000000000010000001000000
000000000000001001100010000001000000000000000000000000
000000000000000000000000010000000000000010000001000000
000000000000000000000011110001000000000000000000000000
000000000000000000000000010101100000000000010010000000
001000000000000000000010110001001001000000000000000000
000000000000001000000000000000000000000010000001000000
000000000000000111000000001001000000000000000000000000
000000000000000000000000001000000000000010000000100000
000000000000000000000000001001000000000000000000000000
000000000000000000000000000000000000000010000000000000
001010100000000000000000001101000000000000000011000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000000100100
000000000000000000000000000101000000000000000000000000
.logic_tile 8 13
010001000110000000000000001011100000000011000000000000
000010000000000000000010001101100000000000000000000000
011000000000001001100010101111101001010000000000000000
100000000000000001000000001001111000000000000010000010
110000000000001000000000001111000001000000110000000001
101000000000000001000010110101101000000000000000000000
000000000000000001100010101000000000000010000000000000
000000001100000000000000001001000000000000000001000001
000000000000000011000010001011001101000100010000000000
000000000000000000100100001101011100100010000000000000
000000000000000000000110000000000000000000000100000000
001000000000001001000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
010001000000000000000110000000000000000000000100000010
001010000000000000000000000101000000000010000000000000
.logic_tile 9 13
000000000000000101000111100001101000010100110000000000
000000000000001011000111001101011000000000110000000000
011100000000000001100010100001100000000000010001000000
100000000000001101000010000011101101000000110000000000
010000000000000101000110010001101000101000000000000000
011000000000000000100010000101111111011000000000000000
000000100000000111100000001111001111001001000000000000
000001000000000000000011011101011100001010000000000000
000000000000000011000010000000000000000000000000000000
001000000000000000100100000000000000000000000000000000
010000000000100001000010001111111101101000000000000000
011000000001011001100000001011001110100100000000000000
000000000000000101000010011001001011000001110000000000
000000000000000000000011100101011000000011110000000000
110000000000000101000000000000000000000000000101000000
000000000000000001000000001111000000000010000000100100
.ramb_tile 10 13
000000000000000000000000000000011100000000
000000000000000000000000000000000000000000
000000001100000000000000000000011100000000
000000000000000000000000000000010000000000
110000000000000000000000000000011100000000
010000000000000000000000000000000000000000
000000001100000000000000000000011100000000
000000000000000000000000000000010000000000
000000000000000000000000010000011100000000
000000000000000000000011110000000000000000
000000000000000001000000000000011100000000
001100001000000000100010010000010000000000
000001000000000000000000000000011100000000
000000100000000000000000000000000000000000
110000000000100001000000000000011100000000
110000000001010000100000000000010000000000
.logic_tile 11 13
000000000000000000000111000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000111000000000000000000000000001000000000
000000000000000000010000000000001011000000000000000000
000000000000000000000111010011100001000000001000000000
000000000000000000000110010000001100000000000000000000
000000000000001000000000000111100000000000001000000000
000000000000001001000000000000001100000000000000000000
000000000000000001000000000000001000111100000000000000
000000000000000000100000000000000000111100000000000010
000000000010000011100010000000000000000010000000000001
000000000000000001100100001111000000000000000000000100
000000000000000000000011010001011000110110000000100000
000000000000000000000010111101101111110101000000000000
000000000000000011100000001000000000000010000000000000
000000000000000000100000001011000000000000000000000100
.logic_tile 12 13
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000101100011100000000001000000001000000000
000000000000000101000000000000001001000000000000000000
000000000000000000000011100000000000000000001000000000
000000000000000000000010100000001011000000000000000000
000000000010000000000110100000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000001010011000000000000000001000000001000000000
000000001110100000100000000000001011000000000000000000
000001000000000000000000000111000001000000001000000000
001000000000000000000000000000001000000000000000000000
000000000000000111100000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000011000000000000001011000000000000000000
.io_tile 13 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 14
000000000000000011000000000000001001001100111000000000
000000000000000000100000000000001101110011000000010010
000000000000000000000111100000001000001100111000000000
000000000000000000000000000000001000110011000010000000
000000000000000001000111000000001001001100111000000000
000000000000000000100000000000001111110011000000000000
000001000000000000000000000000001001001100111000000000
000000000000000000000000000000001100110011000000000000
000001100000000000000110100000001000001100111000000000
000010000000000000000000000000001011110011000000100000
000000000000000101000000010000001001001100111000000000
000000000000000000000010100000001001110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000010100000001000001100111000000000
000000000000000000000000000000001101110011000000000000
.logic_tile 2 14
000000000000000011100111111101101000100000000000000000
000000000000000000000110001111011110000000000000000000
011000000000001011100111001111101101100000000000100000
100000000000001011010100001001011011000000000000000000
000000100000001101000000010001101011100000000001100001
000000000000000001100010000101001000000000000000000000
000000000000001101100110110101100000000000000100000100
000000000000000111000011111101100000000001000000000000
000100000000000000000000000111100000000000000100000000
000100000100000000000011111001000000000001000000000000
000000000000000000000000000101100000000000000110000000
000000001010000000000000001101000000000001000000000000
000000000000000011000110000001000000000000000100000010
000000000000000000100100001001000000000001000000000000
010000000000001101100110000111000000000000000100000000
000000000000001001100000001101100000000001000000000000
.ramt_tile 3 14
000100100000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 14
000000000000000011000111110000000001000000001000000000
000000000000001011100110010000001011000000000000010000
011000000000000001100011101101001000111100000000000000
110000000000000000100000001001001000011100000001000000
001000000000000111000111100011100000000000000100000000
000000000000001011100100000001000000000001000001000000
000000000000000000000111000011100001000000000100000000
000000000000000000000100001001001110000000010000000010
000000000000000101100000000011000001000000000100000000
000000000000000000000000001101001101000000010010000000
000000000000001111000000000001000001000000000100000000
000000000000000101000010001001101110000000010000000010
000000000000000000000000000001100001000000000101000000
000000000000000000000000001101001101000000010000000000
010000000000000000000111100111100000000000000100100000
000000000000000001000000000101100000000001000001000000
.logic_tile 5 14
000000001110000000000000000000001001001100111000000000
000000000000000000000000000000001101110011000000010000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000110100000001001001100111000000000
000000000000000000000000000000001100110011000010000000
000000000000001000000000000000001001001100111000000000
000000000000000101000000000000001101110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000001101100110110000001000001100111000000000
000000000000000101000010100000001111110011000000000000
000000001110000000000110110000001000001100111000000000
000000000000000000000011000000001111110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001100110011000000000000
.logic_tile 6 14
000000000000000111100011100111011010000010000000000000
000000000000000011100010110001111100000000000000000000
011000000000001001000000011001111100000100000000000000
100000000000000111100010100001011001000000000000000000
000000000000001000000110100111100000000000000100000000
000000000000000101000010111001101111000000010000000000
000000000000000000000110110001100000000000000100100000
000000000000000000000011001101101101000000010000000000
000000000000001000000110100001000000000000000100000000
000000000000000111000100001001001111000000010000000000
000000000000000000000000010101100000000000000100000001
000000000000000000000011001101101101000000010000000000
000000000000000000000110110101000000000000000100000001
000000000000000000000110001001001111000000010000000000
010000000000000000000000010101000000000000000100000000
000000000000000000000010011101101101000000010000000000
.logic_tile 7 14
000000000000000001000110001101100000000000000001000010
000000000000000111000000000001000000000001000000000000
000000000000000001100011111011011011010000000001000000
000000000000000001000011101101011000000000000000000000
000000000000000111000000000101100001000000000000000000
000000000000000000000000000011101010000000010001000000
110000000000001001100110011011001010010000000000000000
000000000000000001000011101101001000000000000000000000
000000000000001011100111100011000001001100110000000000
000000000000000111100011110000001001110011000000000000
000001000000001000000000001011111100000010000000000000
000010100000000011010010001001101111000000000000000000
000000000000000000000000001011001000000000000000000000
000000000000000000000011110011111101100000000000000000
000000000000000000000000001001000000000010000000100000
000000000000000000000010001111001000000000000000000000
.logic_tile 8 14
000000000000000000000110000101000000000000001000000000
000000000000000000000010110000100000000000000000001000
011000000000000001000010100000000001000000001000000000
100000000000000001000000000000001001000000000000000000
110000000000000000000000000000001001001100111000000000
100000000110000000000010010000001010110011000000000010
110000000000000101000000000000001001001100111000000000
000000000000001101000000000000001101110011000000000010
110000000000000000000000000000001000001100110000000000
000000000000000000000000000000000000110011000000000010
000000000000000000000110001001000000000000000000100000
000000000000000000000000000001100000000001000000000000
000000000000000000000000001101100000000000000001100000
000000000000000000000000000001000000000001000000000000
010000000000000000000000000000000000000000000100000010
000000000000000000000000001001000000000010000000000010
.logic_tile 9 14
000000000001001000000000010001101010011100100000000000
000000000000001001000010010101001100011100010001000000
011000000000100001100010000011100000000001010000000000
100000000001010001100000000111001010000010010000000000
000000000000000001100010001111100001000010000000000110
000000000000001001100100000001101011000000010000000010
110000000000001000000010110000000000000000000000000000
000000000000001001000010010000000000000000000000000000
000000000000000000000111100101101100010100000000000000
000000000000000001010100000001011011011000000000000000
000000000000001000000000000000000000000000000000000000
000000000000010101000000000000000000000000000000000000
110000000000001000000011000101101010011100100000000000
000000001100000101000000001001101100011100010000000010
000000000000100000000000001111000000000011000100000000
000000000001000000000011001001100000000010000010000000
.ramt_tile 10 14
000000000000000001000000001000001010000000
000100000000000011000000001101000000000000
011000000000000000000000000000001010000000
100000000000001001000011011101010000000000
001000000000000000000010011000001010000000
000000000000001001000110101001000000000000
000001000000000000000011000000001010000000
000000100000000000000000000001010000000000
000010000000000000000000000000001010000000
000001001000000000000000000001000000000000
000000000000000000000000000000001010000000
000010000000000000000000000000010000000000
000000000000000000000000000000001010000000
000000000000000000000000000000000000000000
010000000000000000000000000000001010000000
010000000000000000000000000000010000000000
.logic_tile 11 14
000000000000000000000110110000000000000000000000000000
000000000000001001010010000000000000000000000000000000
000000000000000000000110111001001101010100110010000000
000000000000000000000010100101101100000000110000000000
000000000000000000000000010001011011001001000000000000
000000000000000000000010101111111100001010000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000010010000000000000000000000000000
000000000000010000000000001001111110101000000000000000
000000000000100011000000001111101000100100000000000000
000000000000000011100000000001101101101000000000000000
000000000000001011000000001101101110100100000000000010
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000001011000100000000000000000000000000000000
.logic_tile 12 14
000000000000000000000000010000000000000000001000000000
000000000000000000000011000000001010000000000000010000
011000000000000000000000000000000001000000001000000000
100000000000000000000000000000001010000000000000000000
110000000000000011110000000000001000111100000000000100
010000000000000000000000000000000000111100000000000000
000000000000000011100000010000000000000000000000000000
000001000000000111000010000000000000000000000000000000
000000000000000101100000010011000000000001000000100000
000000000000000000100011111001000000000011000000000000
000010000000000000000000001000000000000010000000000000
000000000000000000000000001101000000000000000000100000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000001000100
010110100000000001100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 15
000000000000000101000000000000001000001100111000000000
000000000000000000100000000000001011110011000000010000
000000000000000011000000000000001000001100111000000000
000000000000000000000010110000001011110011000000000000
000000000000000000000010100000001001001100111000000000
000000000000000000000110110000001001110011000000000000
000000000000000101000000000000001000001100111000000000
000000000000000000100000000000001101110011000000000000
000000000000000000000110100000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000001000000000000000001001001100111001000000
000000000000000101000000000000001000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000000000000000000000001000001100110000000000
000000000000000000000000000000001000110011000000100000
.logic_tile 2 15
000000100000000000000011001011011010000010000000000100
000000000000000000000010100101101010000000000000000000
011000000000000001100000010011000000000001000000000000
100000000000000101000010001111000000000000000000000000
000000000001000111100110101001101001000100000000000000
000000001000100000100010100001011001000000000000000000
000000000000001011100000010101000000000000000100000000
000000000000000001000010101101100000000001000000000000
001100000000000000000110010101100000000000000100000000
000100000000001101000010011001100000000001000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000001101100000000001000000000000
000000000000000000000110010111100000000000000100000000
000000000000000000000110001001100000000001000000100000
010000000000000000000000010011000000000000000100000010
000000000000000000000010011101100000000001000000000000
.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 15
000000000000000000000000001101100000000000000000100001
000000000000100011000000000001100000000001000000000000
011000000000000111100000010111100001000000000110000000
100000000000000001100011110101001010000000010000000000
000000000000000011000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
110000000000000001100000010011000001000000000101000000
000000000000001011100010110101101010000000010000000000
000000000000000101100000010011000001000000000110000000
000000000000000000000010100001001001000000010000000000
000000000000000000000000001101000000000000000100100000
000000000000000000000000000001000000000001000000000010
001000000000001000000000000111000001000000000100000000
000000000010000101000000000001001001000000010010000000
010000000000000101100000000101100001000000000110000000
000000000000000000000000000101001010000000010000000010
.logic_tile 5 15
000000000000000101100000000000001001001100111000000000
000000000000000000000000000000001001110011000000010000
000000100000000000000000010000001001001100111000000000
000001000000000000000010100000001010110011000000000000
000010100000000000000110100000001000001100111000000000
000001000000000000000000000000001011110011000000000000
000010000010001000000000000000001001001100111000000000
000000000000000101000000000000001101110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110110000001000001100111000000000
000000000000000000000010100000001000110011000000000000
000010000000000000000000000000001001001100111000000000
000001000000000000000000000000001110110011000000000000
000000000000001101110000000000001001001100111010000000
000000000000000101000000000000001110110011000000000000
.logic_tile 6 15
000000000000000001100011111011111000000010000000000000
000000001110001101000110000011101101000000000000000000
011000000000001001100111011001101100100000000000000000
100100000000001011000110101001001010000000000000000000
000011000000000001000110110001011010100000000001100001
000010000000000101100010001111011000000000000000000001
000000000110001111100000010101101011000010000000000000
000000000000000101100011011001001111000000000000000000
000010000000001000000111110011000001000000000100000001
000001000000000001000111111001101101000000010000000000
001000000000001000000110010001100000000000000100000000
000000000000000111000011111101101110000000010000000000
000000000000001000000110100101100001000000000100000000
000000000000001101000000001001001101000000010000000000
010000000000000000000000010101000000000000000100000000
000000000000000000000010001101101110000000010000000000
.logic_tile 7 15
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
011000000000000011100011111000000000000010000001000010
100000000000000000100010001001000000000000000000000000
000000000001000000000110100000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000001000000000000101000000000001000000000000
000000000000000001000000000011100000000000000000000000
000000000000010001100000000001100001001100110000000000
000000000000100000100000000000001001110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000100100000
000000000000000000000000000001000000000001000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 15
000000000001000101100000000011100000000000001000000000
000000000000000000110011110000000000000000000000001000
011000000000000000000000000001000001000000001000000000
100000000000000000000000000000101011000000000000000000
000000000000000000000000000111001000001100111000000000
000001000000000000000011110000100000110011000000000000
000000000000000000000000000111001000001100111001000000
000000000001010000000010000000100000110011000000000000
000100000000000000000000000111101000001100111000000000
000100000000000000000000000000000000110011000000000000
000000000000000101000110110001001000001100111100000000
000000000000000000000010100000101000110011000000000010
000000000000000000000110110101001001001100111100000000
000000000000100000000010100000101101110011000000000010
010000000000001000000000000001001001001100111100000010
100000000000000101000000000000101101110011000000000000
.logic_tile 9 15
000000000000000000000110010001100000000000001000000000
000000000000000000000010000000000000000000000000001000
011000000000001101000110010000000001000000001000000000
100000000000000001100010000000001011000000000000000000
010000000000000000000010000000001000001100111110000000
110000000000000000000000000000001001110011000001000000
000000000000000000000000010000001000001100111110000000
000000000000000000010011000000001001110011000000000000
000000000000000000000000000000001001001100111110000001
000000000000000000000000000000001000110011000000000000
000000000000000001100000000000001001001100111101000000
000000000000000000000000000000001100110011000000000100
000000000000000000000000000000001001001100111110000001
000000000000000000000000000000001001110011000000000000
110000000000000000000000000000001001001100111100000100
000000000000000000000000000000001001110011000010000000
.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 15
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000001100000010000000001000000001000000000
000000000000000000100011000000001000000000000000000000
000000000000000111000000010000000000000000001000000000
000000000000000000000011000000001101000000000000000000
000000000000000001000000010000000001000000001000000000
000000000000000001000011010000001010000000000000000000
000001000000000000000111110000000001000000001000000000
000000100000000000000110110000001001000000000000000000
000000000000000101000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000001101000000000000000000
.logic_tile 12 15
000000000000000011100111000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000100000100101000000000000000001000000001000000000
000001000000000000000000000000001000000000000000000000
000000000000000000000111110000000000000000001000000000
000000000000000000000111000000001111000000000000000000
000000000000000011100000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000011000000000000000000000000001000000000
000010000000000000000000000000001001000000000000000000
000000000000000000000011100101000001000000001000000000
000000000000000011000000000000101010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 16
000000000000000101000000010101101101000010000000000000
000000000000000101000010001001101010000000000000000000
011000000000000000000010001101000000000000000100000000
100000000000000101000100001001100000000001000000000000
000000000000000000000111001001000000000000000100000000
000000000000000000000010101101000000000001000000000000
000000000000000001100010011001000000000000000100000000
000000000000000000000110001001000000000001000000000001
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001100000000000000100000000
000000000000000000000000001001000000000001000000000000
000000000000000000000000001101000000000000000100000000
000000000000000000000000001101100000000001000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 16
000000000000000000000000000101100000001100110001000000
000000000000000000000011000000101001110011000000000000
011000000000001000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
000000000000000000000000001011000001000000000110000000
000000000000000000000000000001001101000000010000000000
000000000000001000000000011011000001000000000110000000
000000000000000111000011100101001100000000010000000000
000000000000001101100110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100010010000000000000000000000000000
000000000000000000000000001011000001000000000100000000
000000000000000000000000000001101101000000010001000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 16
000001000000000000000000000000001000001100111000000000
000010000000000000000000000000001011110011000000010000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000110110000001001001100111000000000
000000000000000000000010100000001100110011000010000000
000000000000000000000000010000001001001100111000000000
000000000000000000000010100000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000001101100000010000001000001100111000000000
000000000000000101000010100000001111110011000000000000
000000000000000000000000010000001001001100111000000000
000000000000000000000010100000001111110011000000000000
000000000000000000000110100000001001001100110000000000
000000000000000000000000000000001100110011000000000000
.logic_tile 6 16
000000000000000111100000001111111101000010000000000000
000000000000000111100010100011001101000000000000000000
011000000000000101100000011101111110000010000000100000
100000000000000011000010101111011111000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000111000010101001001000000000010000000000
000000000000001111100110100001100000000000000101100000
000000000000000101000000001101001010000000010000000100
000000000000000000000000000001000000000000000100000000
000000000000000000000000001001001000000000010000000000
000000000000001001100000010101100000000000000100000000
000000000000001111000010001101101010000000010000000000
000000000000000000000000010101100000000000000100000000
000000000000000000000010001001001000000000010000000000
010000000000001000000110010001100000000000000100000000
000000000000000001000011111101101010000000010000000000
.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 16
000000000000000111000111100001001000001100110100000100
000000000000000000000100000000101100110011000000010110
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000000001000000000010000000000000
000000000000001000000000001000000000000000000100000000
000000000000000101000000001011000000000010000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 9 16
000000000000001001100000000000001000001100111100000001
000000000000000001000000000000001000110011000000010100
011000000000000001100000000000001000001100110100000000
100000000000000000000000000000001000110011000001000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100001001100110100000011
000000000000000000000011110000101000110011000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 16
000010100000000000000010000000000000000000001000000000
000001000000000000000010010000001001000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000001000111100000000000000
000000000000000000000000000000000000111100000000000010
000000000000000000000000000000000000000010000000000000
000000000000000000000000001001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 16
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000010000001000111100000000000000
000000000000000000000010000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000101000000000011000000000000
000000000000000011000000000011100000000010000000000000
000000000000000011100000001000000000000010000000000010
000000000000000000110000001101000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000011010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
.io_tile 9 17
000000000000000000
000100000000000001
000000000000000000
000000000000000001
000000000000000000
000000000000000001
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000010000000000000
000000010000000001
000000000000000010
000000000000000000
.io_tile 10 17
000000000000000000
000100000000000000
000001011000000000
000000000000011000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 11 17
000000000000000000
000100000000000000
000000011000000000
000000001000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 12 17
000001011000000010
000100000000000000
000000000000000000
000000000000000001
000010000000010010
000010010000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.ram_data 3 9
fe00fe000000fe003e003e001e001e001e001e003c00fc00f800f000e000c000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 3 11
005f005f0000007f007f007e007e007f007e007f003f003f0018000a00050003
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 10 11
e780e780fe00fe00180018000600060000000000000000000000000000000000
000000000000000000000000000000007800780006600660fe60fe60ffe0ffe0
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 10 13
01e701e7007f007f001800180060006000000000000000000000000000000000
00000000000000000000000000000000001e001e06600660067f067f07ff07ff
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 3 5
0001000100010001078107810781078100010001000100010007001fffffffff
ffffffff001f000700010001006100c1018103010601fc010001000100010001
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 3 3
800080008000800081e081e081e081e08000800080008000e000f800ffffffff
fffffffff800e000800080008300818080c080608030801f8000800080008000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 10 7
7f807f80f980f980e180e180e180e180e000e000e000e0008000800080008000
800680069e1e9e1efe7efe7efffefffeffe6ffe6ff86ff861f861f861f861f86
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 10 9
01fe01fe019f019f018701870187018700070007000700070001000100010001
60016001787978797e7f7e7f7fff7fff67ff67ff61ff61ff61f861f861f861f8
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 10 5
0001000100010001078107810781078100010001000100010007001fffffffff
ffffffff001f0007000100010001fc0106010301018100c10061000100010001
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 10 3
800080008000800081e081e081e081e08000800080008000e000f800ffffffff
fffffffff800e000800080008000801f806080c0818083008600800080008000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.sym 0 clk_12MHz$2
.sym 1 $abc$14547$n65$2
.sym 2 $abc$14547$n378$2
.sym 3 $abc$14547$n61$2
.sym 5 $abc$14547$n352$2
.sym 6 clk_36MHz_generator1.clk_36MHz$2
.sym 7 $abc$14547$n63$2
.sym 8 $abc$14547$n243$2
.sym 41 $abc$14547$n1628
.sym 42 player1.shoot_debouncer.timer_1us1.count[7]
.sym 44 player1.shoot_debouncer.timer_1us1.count[5]
.sym 46 player1.shoot_debouncer.timer_1us1.count[6]
.sym 47 $abc$14547$n1626
.sym 48 $abc$14547$n1632_1
.sym 49 $abc$14547$n1332
.sym 50 $abc$14547$n1629_1
.sym 51 player1.shoot_debouncer.timer_1us1.count[13]
.sym 52 player1.shoot_debouncer.timer_1us1.count[14]
.sym 53 player1.shoot_debouncer.timer_1us1.count[8]
.sym 54 player1.shoot_debouncer.timer_1us1.count[11]
.sym 177 $abc$14547$n1630
.sym 178 $abc$14547$n1625
.sym 180 player1.shoot_debouncer.timer_1us1.count[18]
.sym 181 player1.shoot_debouncer.timer_1us1.count[17]
.sym 182 player1.shoot_debouncer.timer_1us1.count[23]
.sym 183 player1.shoot_debouncer.timer_1us1.count[21]
.sym 184 player1.shoot_debouncer.timer_1us1.count[20]
.sym 293 $abc$14547$n1631
.sym 294 $abc$14547$n1627_1
.sym 295 player1.shoot_debouncer.timer_1us1.count[31]
.sym 296 player1.shoot_debouncer.timer_1us1.count[28]
.sym 297 player1.shoot_debouncer.timer_1us1.count[29]
.sym 298 player1.shoot_debouncer.timer_1us1.count[24]
.sym 405 $abc$14547$n1540
.sym 406 player1.right_debouncer.timer_1us1.count[3]
.sym 407 player1.right_debouncer.timer_1us1.count[2]
.sym 410 player1.right_debouncer.timer_1us1.count[15]
.sym 412 player1.right_debouncer.timer_1us1.count[7]
.sym 521 $abc$14547$n1790
.sym 522 $abc$14547$n1791
.sym 523 $abc$14547$n1792
.sym 524 $abc$14547$n1793
.sym 525 $abc$14547$n1794
.sym 526 $abc$14547$n1795
.sym 633 $abc$14547$n1796
.sym 634 $abc$14547$n1797
.sym 635 $abc$14547$n1798
.sym 636 $abc$14547$n1799
.sym 637 $abc$14547$n1800
.sym 638 $abc$14547$n1801
.sym 639 $abc$14547$n1802
.sym 640 $abc$14547$n1803
.sym 746 $abc$14547$n1804
.sym 747 $abc$14547$n1805
.sym 748 $abc$14547$n1806
.sym 749 $abc$14547$n1807
.sym 750 $abc$14547$n1808
.sym 751 $abc$14547$n1809
.sym 752 $abc$14547$n1810
.sym 753 $abc$14547$n1811
.sym 830 $abc$14547$n63
.sym 836 clk_12MHz$2
.sym 860 $abc$14547$n1812
.sym 861 $abc$14547$n1813
.sym 862 $abc$14547$n1814
.sym 863 $abc$14547$n1815
.sym 864 $abc$14547$n1816
.sym 865 $abc$14547$n1817
.sym 866 $abc$14547$n1818
.sym 867 $abc$14547$n1819
.sym 974 $abc$14547$n1539
.sym 975 player1.right_debouncer.timer_1us1.count[30]
.sym 977 player1.right_debouncer.timer_1us1.count[29]
.sym 980 player1.right_debouncer.timer_1us1.count[24]
.sym 981 player1.right_debouncer.timer_1us1.count[27]
.sym 1088 $abc$14547$n1500_1
.sym 1089 invaders1.speed_timer1.count[2]
.sym 1090 invaders1.speed_timer1.count[6]
.sym 1091 invaders1.speed_timer1.count[20]
.sym 1092 invaders1.speed_timer1.count[3]
.sym 1093 invaders1.speed_timer1.count[4]
.sym 1094 invaders1.speed_timer1.count[13]
.sym 1095 invaders1.speed_timer1.count[5]
.sym 1204 $abc$14547$n1663
.sym 1205 $abc$14547$n1665
.sym 1206 $abc$14547$n1667
.sym 1207 $abc$14547$n1669
.sym 1208 $abc$14547$n1671
.sym 1209 $abc$14547$n1673
.sym 1316 $abc$14547$n1675
.sym 1317 $abc$14547$n1677
.sym 1318 $abc$14547$n1679
.sym 1319 $abc$14547$n1681
.sym 1320 $abc$14547$n1683
.sym 1321 $abc$14547$n1685
.sym 1322 $abc$14547$n1687
.sym 1323 $abc$14547$n1689
.sym 1430 $abc$14547$n1691
.sym 1431 $abc$14547$n1693
.sym 1432 $abc$14547$n1695
.sym 1433 $abc$14547$n1697
.sym 1434 $abc$14547$n1699
.sym 1435 $abc$14547$n1701
.sym 1436 $abc$14547$n1703
.sym 1437 $abc$14547$n1705
.sym 1544 $abc$14547$n1707
.sym 1545 $abc$14547$n1709
.sym 1546 $abc$14547$n1711
.sym 1547 $abc$14547$n1713
.sym 1548 $abc$14547$n1715
.sym 1549 $abc$14547$n1717
.sym 1550 $abc$14547$n1719
.sym 1551 $abc$14547$n1721
.sym 1658 $abc$14547$n1494_1
.sym 1659 invaders1.speed_timer1.count[31]
.sym 1660 invaders1.speed_timer1.count[25]
.sym 1661 invaders1.speed_timer1.count[24]
.sym 1663 invaders1.speed_timer1.count[28]
.sym 1664 invaders1.speed_timer1.count[26]
.sym 1848 $false
.sym 1881 $abc$14547$n1984
.sym 1882 $abc$14547$n1985
.sym 1883 $abc$14547$n1986
.sym 1884 $abc$14547$n1987
.sym 1885 $abc$14547$n1988
.sym 1886 $abc$14547$n1989
.sym 2014 player1.shoot_debouncer.timer_1us1.count[2]
.sym 2015 player1.shoot_debouncer.timer_1us1.count[3]
.sym 2016 player1.shoot_debouncer.timer_1us1.count[7]
.sym 2017 player1.shoot_debouncer.timer_1us1.count[15]
.sym 2020 $abc$14547$n1332
.sym 2021 $abc$14547$n1989
.sym 2022 player1.shoot_debouncer.counter_enabled
.sym 2023 $false
.sym 2032 $abc$14547$n1332
.sym 2033 $abc$14547$n1987
.sym 2034 player1.shoot_debouncer.counter_enabled
.sym 2035 $false
.sym 2044 $abc$14547$n1332
.sym 2045 $abc$14547$n1988
.sym 2046 player1.shoot_debouncer.counter_enabled
.sym 2047 $false
.sym 2048 $true
.sym 2049 clk_36MHz_generator1.clk_36MHz$2
.sym 2050 $abc$14547$n65$2
.sym 2063 $abc$14547$n1990
.sym 2064 $abc$14547$n1991
.sym 2065 $abc$14547$n1992
.sym 2066 $abc$14547$n1993
.sym 2067 $abc$14547$n1994
.sym 2068 $abc$14547$n1995
.sym 2069 $abc$14547$n1996
.sym 2070 $abc$14547$n1997
.sym 2185 $abc$14547$n1627_1
.sym 2186 $abc$14547$n1628
.sym 2187 $abc$14547$n1629_1
.sym 2188 $abc$14547$n1630
.sym 2191 player1.shoot_debouncer.timer_1us1.count[1]
.sym 2192 player1.shoot_debouncer.timer_1us1.count[4]
.sym 2193 player1.shoot_debouncer.timer_1us1.count[10]
.sym 2194 player1.shoot_debouncer.timer_1us1.count[11]
.sym 2197 $abc$14547$n1623
.sym 2198 $abc$14547$n1626
.sym 2199 $abc$14547$n1631
.sym 2200 $abc$14547$n1632_1
.sym 2203 player1.shoot_debouncer.timer_1us1.count[5]
.sym 2204 player1.shoot_debouncer.timer_1us1.count[6]
.sym 2205 player1.shoot_debouncer.timer_1us1.count[9]
.sym 2206 player1.shoot_debouncer.timer_1us1.count[14]
.sym 2209 $abc$14547$n1332
.sym 2210 $abc$14547$n1995
.sym 2211 player1.shoot_debouncer.counter_enabled
.sym 2212 $false
.sym 2215 $abc$14547$n1332
.sym 2216 $abc$14547$n1996
.sym 2217 player1.shoot_debouncer.counter_enabled
.sym 2218 $false
.sym 2221 $abc$14547$n1332
.sym 2222 $abc$14547$n1990
.sym 2223 player1.shoot_debouncer.counter_enabled
.sym 2224 $false
.sym 2227 $abc$14547$n1332
.sym 2228 $abc$14547$n1993
.sym 2229 player1.shoot_debouncer.counter_enabled
.sym 2230 $false
.sym 2231 $true
.sym 2232 clk_36MHz_generator1.clk_36MHz$2
.sym 2233 $abc$14547$n65$2
.sym 2234 $abc$14547$n1998
.sym 2235 $abc$14547$n1999
.sym 2236 $abc$14547$n2000
.sym 2237 $abc$14547$n2001
.sym 2238 $abc$14547$n2002
.sym 2239 $abc$14547$n2003
.sym 2240 $abc$14547$n2004
.sym 2241 $abc$14547$n2005
.sym 2320 player1.shoot_debouncer.timer_1us1.count[16]
.sym 2321 player1.shoot_debouncer.timer_1us1.count[19]
.sym 2322 player1.shoot_debouncer.timer_1us1.count[21]
.sym 2323 player1.shoot_debouncer.timer_1us1.count[22]
.sym 2326 player1.shoot_debouncer.timer_1us1.count[17]
.sym 2327 player1.shoot_debouncer.timer_1us1.count[18]
.sym 2328 player1.shoot_debouncer.timer_1us1.count[20]
.sym 2329 player1.shoot_debouncer.timer_1us1.count[23]
.sym 2338 $abc$14547$n1332
.sym 2339 $abc$14547$n2000
.sym 2340 player1.shoot_debouncer.counter_enabled
.sym 2341 $false
.sym 2344 $abc$14547$n1332
.sym 2345 $abc$14547$n1999
.sym 2346 player1.shoot_debouncer.counter_enabled
.sym 2347 $false
.sym 2350 $abc$14547$n1332
.sym 2351 $abc$14547$n2005
.sym 2352 player1.shoot_debouncer.counter_enabled
.sym 2353 $false
.sym 2356 $abc$14547$n1332
.sym 2357 $abc$14547$n2003
.sym 2358 player1.shoot_debouncer.counter_enabled
.sym 2359 $false
.sym 2362 $abc$14547$n1332
.sym 2363 $abc$14547$n2002
.sym 2364 player1.shoot_debouncer.counter_enabled
.sym 2365 $false
.sym 2366 $true
.sym 2367 clk_36MHz_generator1.clk_36MHz$2
.sym 2368 $abc$14547$n65$2
.sym 2369 $abc$14547$n2006
.sym 2370 $abc$14547$n2007
.sym 2371 $abc$14547$n2008
.sym 2372 $abc$14547$n2009
.sym 2373 $abc$14547$n2010
.sym 2374 $abc$14547$n2011
.sym 2375 $abc$14547$n2012
.sym 2376 $abc$14547$n2013
.sym 2467 player1.shoot_debouncer.timer_1us1.count[25]
.sym 2468 player1.shoot_debouncer.timer_1us1.count[26]
.sym 2469 player1.shoot_debouncer.timer_1us1.count[28]
.sym 2470 player1.shoot_debouncer.timer_1us1.count[31]
.sym 2473 player1.shoot_debouncer.timer_1us1.count[24]
.sym 2474 player1.shoot_debouncer.timer_1us1.count[27]
.sym 2475 player1.shoot_debouncer.timer_1us1.count[29]
.sym 2476 player1.shoot_debouncer.timer_1us1.count[30]
.sym 2479 $abc$14547$n1332
.sym 2480 $abc$14547$n2013
.sym 2481 player1.shoot_debouncer.counter_enabled
.sym 2482 $false
.sym 2485 $abc$14547$n1332
.sym 2486 $abc$14547$n2010
.sym 2487 player1.shoot_debouncer.counter_enabled
.sym 2488 $false
.sym 2491 $abc$14547$n1332
.sym 2492 $abc$14547$n2011
.sym 2493 player1.shoot_debouncer.counter_enabled
.sym 2494 $false
.sym 2497 $abc$14547$n1332
.sym 2498 $abc$14547$n2006
.sym 2499 player1.shoot_debouncer.counter_enabled
.sym 2500 $false
.sym 2501 $true
.sym 2502 clk_36MHz_generator1.clk_36MHz$2
.sym 2503 $abc$14547$n65$2
.sym 2505 $abc$14547$n1440
.sym 2507 $abc$14547$n1454
.sym 2508 $abc$14547$n1449
.sym 2509 $abc$14547$n1442
.sym 2510 $abc$14547$n1453
.sym 2511 player1.right_debouncer.timer_1us1.count[1]
.sym 2590 player1.right_debouncer.timer_1us1.count[2]
.sym 2591 player1.right_debouncer.timer_1us1.count[3]
.sym 2592 player1.right_debouncer.timer_1us1.count[7]
.sym 2593 player1.right_debouncer.timer_1us1.count[15]
.sym 2596 $abc$14547$n1330
.sym 2597 $abc$14547$n1791
.sym 2598 player1.right_debouncer.counter_enabled
.sym 2599 $false
.sym 2602 $abc$14547$n1330
.sym 2603 $abc$14547$n1790
.sym 2604 player1.right_debouncer.counter_enabled
.sym 2605 $false
.sym 2620 $abc$14547$n1330
.sym 2621 $abc$14547$n1803
.sym 2622 player1.right_debouncer.counter_enabled
.sym 2623 $false
.sym 2632 $abc$14547$n1330
.sym 2633 $abc$14547$n1795
.sym 2634 player1.right_debouncer.counter_enabled
.sym 2635 $false
.sym 2636 $true
.sym 2637 clk_36MHz_generator1.clk_36MHz$2
.sym 2638 $abc$14547$n65$2
.sym 2639 $abc$14547$n1544
.sym 2640 $abc$14547$n1457
.sym 2641 $abc$14547$n1541
.sym 2642 $abc$14547$n1330
.sym 2643 $abc$14547$n1538
.sym 2644 player1.right_debouncer.timer_1us1.count[5]
.sym 2645 player1.right_debouncer.timer_1us1.count[6]
.sym 2646 player1.right_debouncer.timer_1us1.count[4]
.sym 2687 $true
.sym 2724 player1.right_debouncer.timer_1us1.count[0]$2
.sym 2725 $false
.sym 2726 player1.right_debouncer.timer_1us1.count[0]
.sym 2727 $false
.sym 2728 $false
.sym 2730 $auto$alumacc.cc:474:replace_alu$4617.C[2]
.sym 2732 $false
.sym 2733 player1.right_debouncer.timer_1us1.count[1]
.sym 2736 $auto$alumacc.cc:474:replace_alu$4617.C[3]
.sym 2737 $false
.sym 2738 $false
.sym 2739 player1.right_debouncer.timer_1us1.count[2]
.sym 2740 $auto$alumacc.cc:474:replace_alu$4617.C[2]
.sym 2742 $auto$alumacc.cc:474:replace_alu$4617.C[4]
.sym 2743 $false
.sym 2744 $false
.sym 2745 player1.right_debouncer.timer_1us1.count[3]
.sym 2746 $auto$alumacc.cc:474:replace_alu$4617.C[3]
.sym 2748 $auto$alumacc.cc:474:replace_alu$4617.C[5]
.sym 2749 $false
.sym 2750 $false
.sym 2751 player1.right_debouncer.timer_1us1.count[4]
.sym 2752 $auto$alumacc.cc:474:replace_alu$4617.C[4]
.sym 2754 $auto$alumacc.cc:474:replace_alu$4617.C[6]
.sym 2755 $false
.sym 2756 $false
.sym 2757 player1.right_debouncer.timer_1us1.count[5]
.sym 2758 $auto$alumacc.cc:474:replace_alu$4617.C[5]
.sym 2760 $auto$alumacc.cc:474:replace_alu$4617.C[7]
.sym 2761 $false
.sym 2762 $false
.sym 2763 player1.right_debouncer.timer_1us1.count[6]
.sym 2764 $auto$alumacc.cc:474:replace_alu$4617.C[6]
.sym 2766 $auto$alumacc.cc:474:replace_alu$4617.C[8]
.sym 2767 $false
.sym 2768 $false
.sym 2769 player1.right_debouncer.timer_1us1.count[7]
.sym 2770 $auto$alumacc.cc:474:replace_alu$4617.C[7]
.sym 2774 $abc$14547$n1535
.sym 2775 player1.right_debouncer.timer_1us1.count[9]
.sym 2776 player1.right_debouncer.timer_1us1.count[14]
.sym 2777 player1.right_debouncer.timer_1us1.count[10]
.sym 2778 player1.right_debouncer.timer_1us1.count[13]
.sym 2779 player1.right_debouncer.timer_1us1.count[12]
.sym 2780 player1.right_debouncer.timer_1us1.count[11]
.sym 2781 player1.right_debouncer.timer_1us1.count[8]
.sym 2822 $auto$alumacc.cc:474:replace_alu$4617.C[8]
.sym 2859 $auto$alumacc.cc:474:replace_alu$4617.C[9]
.sym 2860 $false
.sym 2861 $false
.sym 2862 player1.right_debouncer.timer_1us1.count[8]
.sym 2863 $auto$alumacc.cc:474:replace_alu$4617.C[8]
.sym 2865 $auto$alumacc.cc:474:replace_alu$4617.C[10]
.sym 2866 $false
.sym 2867 $false
.sym 2868 player1.right_debouncer.timer_1us1.count[9]
.sym 2869 $auto$alumacc.cc:474:replace_alu$4617.C[9]
.sym 2871 $auto$alumacc.cc:474:replace_alu$4617.C[11]
.sym 2872 $false
.sym 2873 $false
.sym 2874 player1.right_debouncer.timer_1us1.count[10]
.sym 2875 $auto$alumacc.cc:474:replace_alu$4617.C[10]
.sym 2877 $auto$alumacc.cc:474:replace_alu$4617.C[12]
.sym 2878 $false
.sym 2879 $false
.sym 2880 player1.right_debouncer.timer_1us1.count[11]
.sym 2881 $auto$alumacc.cc:474:replace_alu$4617.C[11]
.sym 2883 $auto$alumacc.cc:474:replace_alu$4617.C[13]
.sym 2884 $false
.sym 2885 $false
.sym 2886 player1.right_debouncer.timer_1us1.count[12]
.sym 2887 $auto$alumacc.cc:474:replace_alu$4617.C[12]
.sym 2889 $auto$alumacc.cc:474:replace_alu$4617.C[14]
.sym 2890 $false
.sym 2891 $false
.sym 2892 player1.right_debouncer.timer_1us1.count[13]
.sym 2893 $auto$alumacc.cc:474:replace_alu$4617.C[13]
.sym 2895 $auto$alumacc.cc:474:replace_alu$4617.C[15]
.sym 2896 $false
.sym 2897 $false
.sym 2898 player1.right_debouncer.timer_1us1.count[14]
.sym 2899 $auto$alumacc.cc:474:replace_alu$4617.C[14]
.sym 2901 $auto$alumacc.cc:474:replace_alu$4617.C[16]
.sym 2902 $false
.sym 2903 $false
.sym 2904 player1.right_debouncer.timer_1us1.count[15]
.sym 2905 $auto$alumacc.cc:474:replace_alu$4617.C[15]
.sym 2909 $abc$14547$n1542
.sym 2910 $abc$14547$n1537
.sym 2911 player1.right_debouncer.timer_1us1.count[18]
.sym 2912 player1.right_debouncer.timer_1us1.count[19]
.sym 2913 player1.right_debouncer.timer_1us1.count[17]
.sym 2914 player1.right_debouncer.timer_1us1.count[22]
.sym 2915 player1.right_debouncer.timer_1us1.count[20]
.sym 2916 player1.right_debouncer.timer_1us1.count[16]
.sym 2957 $auto$alumacc.cc:474:replace_alu$4617.C[16]
.sym 2994 $auto$alumacc.cc:474:replace_alu$4617.C[17]
.sym 2995 $false
.sym 2996 $false
.sym 2997 player1.right_debouncer.timer_1us1.count[16]
.sym 2998 $auto$alumacc.cc:474:replace_alu$4617.C[16]
.sym 3000 $auto$alumacc.cc:474:replace_alu$4617.C[18]
.sym 3001 $false
.sym 3002 $false
.sym 3003 player1.right_debouncer.timer_1us1.count[17]
.sym 3004 $auto$alumacc.cc:474:replace_alu$4617.C[17]
.sym 3006 $auto$alumacc.cc:474:replace_alu$4617.C[19]
.sym 3007 $false
.sym 3008 $false
.sym 3009 player1.right_debouncer.timer_1us1.count[18]
.sym 3010 $auto$alumacc.cc:474:replace_alu$4617.C[18]
.sym 3012 $auto$alumacc.cc:474:replace_alu$4617.C[20]
.sym 3013 $false
.sym 3014 $false
.sym 3015 player1.right_debouncer.timer_1us1.count[19]
.sym 3016 $auto$alumacc.cc:474:replace_alu$4617.C[19]
.sym 3018 $auto$alumacc.cc:474:replace_alu$4617.C[21]
.sym 3019 $false
.sym 3020 $false
.sym 3021 player1.right_debouncer.timer_1us1.count[20]
.sym 3022 $auto$alumacc.cc:474:replace_alu$4617.C[20]
.sym 3024 $auto$alumacc.cc:474:replace_alu$4617.C[22]
.sym 3025 $false
.sym 3026 $false
.sym 3027 player1.right_debouncer.timer_1us1.count[21]
.sym 3028 $auto$alumacc.cc:474:replace_alu$4617.C[21]
.sym 3030 $auto$alumacc.cc:474:replace_alu$4617.C[23]
.sym 3031 $false
.sym 3032 $false
.sym 3033 player1.right_debouncer.timer_1us1.count[22]
.sym 3034 $auto$alumacc.cc:474:replace_alu$4617.C[22]
.sym 3036 $auto$alumacc.cc:474:replace_alu$4617.C[24]
.sym 3037 $false
.sym 3038 $false
.sym 3039 player1.right_debouncer.timer_1us1.count[23]
.sym 3040 $auto$alumacc.cc:474:replace_alu$4617.C[23]
.sym 3044 $abc$14547$n1543
.sym 3045 player1.right_debouncer.timer_1us1.count[31]
.sym 3046 player1.right_debouncer.timer_1us1.count[25]
.sym 3047 player1.right_debouncer.timer_1us1.count[28]
.sym 3048 player1.right_debouncer.timer_1us1.count[26]
.sym 3049 player1.right_debouncer.timer_1us1.count[23]
.sym 3051 player1.right_debouncer.timer_1us1.count[21]
.sym 3092 $auto$alumacc.cc:474:replace_alu$4617.C[24]
.sym 3129 $auto$alumacc.cc:474:replace_alu$4617.C[25]
.sym 3130 $false
.sym 3131 $false
.sym 3132 player1.right_debouncer.timer_1us1.count[24]
.sym 3133 $auto$alumacc.cc:474:replace_alu$4617.C[24]
.sym 3135 $auto$alumacc.cc:474:replace_alu$4617.C[26]
.sym 3136 $false
.sym 3137 $false
.sym 3138 player1.right_debouncer.timer_1us1.count[25]
.sym 3139 $auto$alumacc.cc:474:replace_alu$4617.C[25]
.sym 3141 $auto$alumacc.cc:474:replace_alu$4617.C[27]
.sym 3142 $false
.sym 3143 $false
.sym 3144 player1.right_debouncer.timer_1us1.count[26]
.sym 3145 $auto$alumacc.cc:474:replace_alu$4617.C[26]
.sym 3147 $auto$alumacc.cc:474:replace_alu$4617.C[28]
.sym 3148 $false
.sym 3149 $false
.sym 3150 player1.right_debouncer.timer_1us1.count[27]
.sym 3151 $auto$alumacc.cc:474:replace_alu$4617.C[27]
.sym 3153 $auto$alumacc.cc:474:replace_alu$4617.C[29]
.sym 3154 $false
.sym 3155 $false
.sym 3156 player1.right_debouncer.timer_1us1.count[28]
.sym 3157 $auto$alumacc.cc:474:replace_alu$4617.C[28]
.sym 3159 $auto$alumacc.cc:474:replace_alu$4617.C[30]
.sym 3160 $false
.sym 3161 $false
.sym 3162 player1.right_debouncer.timer_1us1.count[29]
.sym 3163 $auto$alumacc.cc:474:replace_alu$4617.C[29]
.sym 3165 $auto$alumacc.cc:474:replace_alu$4617.C[31]
.sym 3166 $false
.sym 3167 $false
.sym 3168 player1.right_debouncer.timer_1us1.count[30]
.sym 3169 $auto$alumacc.cc:474:replace_alu$4617.C[30]
.sym 3172 $false
.sym 3173 $false
.sym 3174 player1.right_debouncer.timer_1us1.count[31]
.sym 3175 $auto$alumacc.cc:474:replace_alu$4617.C[31]
.sym 3265 player1.right_debouncer.timer_1us1.count[24]
.sym 3266 player1.right_debouncer.timer_1us1.count[27]
.sym 3267 player1.right_debouncer.timer_1us1.count[29]
.sym 3268 player1.right_debouncer.timer_1us1.count[30]
.sym 3271 $abc$14547$n1330
.sym 3272 $abc$14547$n1818
.sym 3273 player1.right_debouncer.counter_enabled
.sym 3274 $false
.sym 3283 $abc$14547$n1330
.sym 3284 $abc$14547$n1817
.sym 3285 player1.right_debouncer.counter_enabled
.sym 3286 $false
.sym 3301 $abc$14547$n1330
.sym 3302 $abc$14547$n1812
.sym 3303 player1.right_debouncer.counter_enabled
.sym 3304 $false
.sym 3307 $abc$14547$n1330
.sym 3308 $abc$14547$n1815
.sym 3309 player1.right_debouncer.counter_enabled
.sym 3310 $false
.sym 3311 $true
.sym 3312 clk_36MHz_generator1.clk_36MHz$2
.sym 3313 $abc$14547$n65$2
.sym 3316 $abc$14547$n2301
.sym 3317 $abc$14547$n1496_1
.sym 3318 $abc$14547$n1495_1
.sym 3319 invaders1.speed_timer1.count[14]
.sym 3321 invaders1.speed_timer1.count[7]
.sym 3400 invaders1.speed_timer1.count[2]
.sym 3401 invaders1.speed_timer1.count[3]
.sym 3402 invaders1.speed_timer1.count[5]
.sym 3403 invaders1.speed_timer1.count[10]
.sym 3406 $abc$14547$n1329
.sym 3407 $abc$14547$n1663
.sym 3408 $false
.sym 3409 $false
.sym 3412 $abc$14547$n1329
.sym 3413 $abc$14547$n1671
.sym 3414 $false
.sym 3415 $false
.sym 3418 $abc$14547$n1329
.sym 3419 $abc$14547$n1699
.sym 3420 $false
.sym 3421 $false
.sym 3424 $abc$14547$n1329
.sym 3425 $abc$14547$n1665
.sym 3426 $false
.sym 3427 $false
.sym 3430 $abc$14547$n1329
.sym 3431 $abc$14547$n1667
.sym 3432 $false
.sym 3433 $false
.sym 3436 $abc$14547$n1329
.sym 3437 $abc$14547$n1685
.sym 3438 $false
.sym 3439 $false
.sym 3442 $abc$14547$n1329
.sym 3443 $abc$14547$n1669
.sym 3444 $false
.sym 3445 $false
.sym 3446 $true
.sym 3447 clk_36MHz_generator1.clk_36MHz$2
.sym 3448 $abc$14547$n65$2
.sym 3497 $true
.sym 3534 invaders1.speed_timer1.count[0]$2
.sym 3535 $false
.sym 3536 invaders1.speed_timer1.count[0]
.sym 3537 $false
.sym 3538 $false
.sym 3540 $auto$alumacc.cc:474:replace_alu$4605.C[2]
.sym 3542 $false
.sym 3543 invaders1.speed_timer1.count[1]
.sym 3546 $auto$alumacc.cc:474:replace_alu$4605.C[3]
.sym 3547 $false
.sym 3548 $false
.sym 3549 invaders1.speed_timer1.count[2]
.sym 3550 $auto$alumacc.cc:474:replace_alu$4605.C[2]
.sym 3552 $auto$alumacc.cc:474:replace_alu$4605.C[4]
.sym 3553 $false
.sym 3554 $false
.sym 3555 invaders1.speed_timer1.count[3]
.sym 3556 $auto$alumacc.cc:474:replace_alu$4605.C[3]
.sym 3558 $auto$alumacc.cc:474:replace_alu$4605.C[5]
.sym 3559 $false
.sym 3560 $false
.sym 3561 invaders1.speed_timer1.count[4]
.sym 3562 $auto$alumacc.cc:474:replace_alu$4605.C[4]
.sym 3564 $auto$alumacc.cc:474:replace_alu$4605.C[6]
.sym 3565 $false
.sym 3566 $false
.sym 3567 invaders1.speed_timer1.count[5]
.sym 3568 $auto$alumacc.cc:474:replace_alu$4605.C[5]
.sym 3570 $auto$alumacc.cc:474:replace_alu$4605.C[7]
.sym 3571 $false
.sym 3572 $false
.sym 3573 invaders1.speed_timer1.count[6]
.sym 3574 $auto$alumacc.cc:474:replace_alu$4605.C[6]
.sym 3576 $auto$alumacc.cc:474:replace_alu$4605.C[8]
.sym 3577 $false
.sym 3578 $false
.sym 3579 invaders1.speed_timer1.count[7]
.sym 3580 $auto$alumacc.cc:474:replace_alu$4605.C[7]
.sym 3586 vsync$2
.sym 3587 $abc$14547$n1520
.sym 3588 $abc$14547$n1498_1
.sym 3589 invaders1.speed_timer1.count[8]
.sym 3590 invaders1.speed_timer1.count[9]
.sym 3591 invaders1.speed_timer1.count[10]
.sym 3632 $auto$alumacc.cc:474:replace_alu$4605.C[8]
.sym 3669 $auto$alumacc.cc:474:replace_alu$4605.C[9]
.sym 3670 $false
.sym 3671 $false
.sym 3672 invaders1.speed_timer1.count[8]
.sym 3673 $auto$alumacc.cc:474:replace_alu$4605.C[8]
.sym 3675 $auto$alumacc.cc:474:replace_alu$4605.C[10]
.sym 3676 $false
.sym 3677 $false
.sym 3678 invaders1.speed_timer1.count[9]
.sym 3679 $auto$alumacc.cc:474:replace_alu$4605.C[9]
.sym 3681 $auto$alumacc.cc:474:replace_alu$4605.C[11]
.sym 3682 $false
.sym 3683 $false
.sym 3684 invaders1.speed_timer1.count[10]
.sym 3685 $auto$alumacc.cc:474:replace_alu$4605.C[10]
.sym 3687 $auto$alumacc.cc:474:replace_alu$4605.C[12]
.sym 3688 $false
.sym 3689 $false
.sym 3690 invaders1.speed_timer1.count[11]
.sym 3691 $auto$alumacc.cc:474:replace_alu$4605.C[11]
.sym 3693 $auto$alumacc.cc:474:replace_alu$4605.C[13]
.sym 3694 $false
.sym 3695 $false
.sym 3696 invaders1.speed_timer1.count[12]
.sym 3697 $auto$alumacc.cc:474:replace_alu$4605.C[12]
.sym 3699 $auto$alumacc.cc:474:replace_alu$4605.C[14]
.sym 3700 $false
.sym 3701 $false
.sym 3702 invaders1.speed_timer1.count[13]
.sym 3703 $auto$alumacc.cc:474:replace_alu$4605.C[13]
.sym 3705 $auto$alumacc.cc:474:replace_alu$4605.C[15]
.sym 3706 $false
.sym 3707 $false
.sym 3708 invaders1.speed_timer1.count[14]
.sym 3709 $auto$alumacc.cc:474:replace_alu$4605.C[14]
.sym 3711 $auto$alumacc.cc:474:replace_alu$4605.C[16]
.sym 3712 $false
.sym 3713 $false
.sym 3714 invaders1.speed_timer1.count[15]
.sym 3715 $auto$alumacc.cc:474:replace_alu$4605.C[15]
.sym 3719 $abc$14547$n1501_1
.sym 3720 $abc$14547$n1497_1
.sym 3721 $abc$14547$n1329
.sym 3722 invaders1.speed_timer1.count[23]
.sym 3723 invaders1.speed_timer1.count[12]
.sym 3724 invaders1.speed_timer1.count[21]
.sym 3725 invaders1.speed_timer1.count[16]
.sym 3726 invaders1.speed_timer1.count[11]
.sym 3767 $auto$alumacc.cc:474:replace_alu$4605.C[16]
.sym 3804 $auto$alumacc.cc:474:replace_alu$4605.C[17]
.sym 3805 $false
.sym 3806 $false
.sym 3807 invaders1.speed_timer1.count[16]
.sym 3808 $auto$alumacc.cc:474:replace_alu$4605.C[16]
.sym 3810 $auto$alumacc.cc:474:replace_alu$4605.C[18]
.sym 3811 $false
.sym 3812 $false
.sym 3813 invaders1.speed_timer1.count[17]
.sym 3814 $auto$alumacc.cc:474:replace_alu$4605.C[17]
.sym 3816 $auto$alumacc.cc:474:replace_alu$4605.C[19]
.sym 3817 $false
.sym 3818 $false
.sym 3819 invaders1.speed_timer1.count[18]
.sym 3820 $auto$alumacc.cc:474:replace_alu$4605.C[18]
.sym 3822 $auto$alumacc.cc:474:replace_alu$4605.C[20]
.sym 3823 $false
.sym 3824 $false
.sym 3825 invaders1.speed_timer1.count[19]
.sym 3826 $auto$alumacc.cc:474:replace_alu$4605.C[19]
.sym 3828 $auto$alumacc.cc:474:replace_alu$4605.C[21]
.sym 3829 $false
.sym 3830 $false
.sym 3831 invaders1.speed_timer1.count[20]
.sym 3832 $auto$alumacc.cc:474:replace_alu$4605.C[20]
.sym 3834 $auto$alumacc.cc:474:replace_alu$4605.C[22]
.sym 3835 $false
.sym 3836 $false
.sym 3837 invaders1.speed_timer1.count[21]
.sym 3838 $auto$alumacc.cc:474:replace_alu$4605.C[21]
.sym 3840 $auto$alumacc.cc:474:replace_alu$4605.C[23]
.sym 3841 $false
.sym 3842 $false
.sym 3843 invaders1.speed_timer1.count[22]
.sym 3844 $auto$alumacc.cc:474:replace_alu$4605.C[22]
.sym 3846 $auto$alumacc.cc:474:replace_alu$4605.C[24]
.sym 3847 $false
.sym 3848 $false
.sym 3849 invaders1.speed_timer1.count[23]
.sym 3850 $auto$alumacc.cc:474:replace_alu$4605.C[23]
.sym 3854 $abc$14547$n1499_1
.sym 3855 $abc$14547$n1492_1
.sym 3856 $abc$14547$n1493_1
.sym 3857 invaders1.speed_timer1.count[27]
.sym 3858 invaders1.speed_timer1.count[30]
.sym 3859 invaders1.speed_timer1.count[19]
.sym 3860 invaders1.speed_timer1.count[22]
.sym 3861 invaders1.speed_timer1.count[18]
.sym 3902 $auto$alumacc.cc:474:replace_alu$4605.C[24]
.sym 3939 $auto$alumacc.cc:474:replace_alu$4605.C[25]
.sym 3940 $false
.sym 3941 $false
.sym 3942 invaders1.speed_timer1.count[24]
.sym 3943 $auto$alumacc.cc:474:replace_alu$4605.C[24]
.sym 3945 $auto$alumacc.cc:474:replace_alu$4605.C[26]
.sym 3946 $false
.sym 3947 $false
.sym 3948 invaders1.speed_timer1.count[25]
.sym 3949 $auto$alumacc.cc:474:replace_alu$4605.C[25]
.sym 3951 $auto$alumacc.cc:474:replace_alu$4605.C[27]
.sym 3952 $false
.sym 3953 $false
.sym 3954 invaders1.speed_timer1.count[26]
.sym 3955 $auto$alumacc.cc:474:replace_alu$4605.C[26]
.sym 3957 $auto$alumacc.cc:474:replace_alu$4605.C[28]
.sym 3958 $false
.sym 3959 $false
.sym 3960 invaders1.speed_timer1.count[27]
.sym 3961 $auto$alumacc.cc:474:replace_alu$4605.C[27]
.sym 3963 $auto$alumacc.cc:474:replace_alu$4605.C[29]
.sym 3964 $false
.sym 3965 $false
.sym 3966 invaders1.speed_timer1.count[28]
.sym 3967 $auto$alumacc.cc:474:replace_alu$4605.C[28]
.sym 3969 $auto$alumacc.cc:474:replace_alu$4605.C[30]
.sym 3970 $false
.sym 3971 $false
.sym 3972 invaders1.speed_timer1.count[29]
.sym 3973 $auto$alumacc.cc:474:replace_alu$4605.C[29]
.sym 3975 $auto$alumacc.cc:474:replace_alu$4605.C[31]
.sym 3976 $false
.sym 3977 $false
.sym 3978 invaders1.speed_timer1.count[30]
.sym 3979 $auto$alumacc.cc:474:replace_alu$4605.C[30]
.sym 3982 $false
.sym 3983 $false
.sym 3984 invaders1.speed_timer1.count[31]
.sym 3985 $auto$alumacc.cc:474:replace_alu$4605.C[31]
.sym 4075 invaders1.speed_timer1.count[25]
.sym 4076 invaders1.speed_timer1.count[26]
.sym 4077 invaders1.speed_timer1.count[28]
.sym 4078 invaders1.speed_timer1.count[31]
.sym 4081 $abc$14547$n1329
.sym 4082 $abc$14547$n1721
.sym 4083 $false
.sym 4084 $false
.sym 4087 $abc$14547$n1329
.sym 4088 $abc$14547$n1709
.sym 4089 $false
.sym 4090 $false
.sym 4093 $abc$14547$n1329
.sym 4094 $abc$14547$n1707
.sym 4095 $false
.sym 4096 $false
.sym 4105 $abc$14547$n1329
.sym 4106 $abc$14547$n1715
.sym 4107 $false
.sym 4108 $false
.sym 4111 $abc$14547$n1329
.sym 4112 $abc$14547$n1711
.sym 4113 $false
.sym 4114 $false
.sym 4121 $true
.sym 4122 clk_36MHz_generator1.clk_36MHz$2
.sym 4123 $abc$14547$n65$2
.sym 4211 $true$2
.sym 4274 $true
.sym 4311 player1.shoot_debouncer.timer_1us1.count[0]$2
.sym 4312 $false
.sym 4313 player1.shoot_debouncer.timer_1us1.count[0]
.sym 4314 $false
.sym 4315 $false
.sym 4317 $auto$alumacc.cc:474:replace_alu$4620.C[2]
.sym 4319 $false
.sym 4320 player1.shoot_debouncer.timer_1us1.count[1]
.sym 4323 $auto$alumacc.cc:474:replace_alu$4620.C[3]
.sym 4324 $false
.sym 4325 $false
.sym 4326 player1.shoot_debouncer.timer_1us1.count[2]
.sym 4327 $auto$alumacc.cc:474:replace_alu$4620.C[2]
.sym 4329 $auto$alumacc.cc:474:replace_alu$4620.C[4]
.sym 4330 $false
.sym 4331 $false
.sym 4332 player1.shoot_debouncer.timer_1us1.count[3]
.sym 4333 $auto$alumacc.cc:474:replace_alu$4620.C[3]
.sym 4335 $auto$alumacc.cc:474:replace_alu$4620.C[5]
.sym 4336 $false
.sym 4337 $false
.sym 4338 player1.shoot_debouncer.timer_1us1.count[4]
.sym 4339 $auto$alumacc.cc:474:replace_alu$4620.C[4]
.sym 4341 $auto$alumacc.cc:474:replace_alu$4620.C[6]
.sym 4342 $false
.sym 4343 $false
.sym 4344 player1.shoot_debouncer.timer_1us1.count[5]
.sym 4345 $auto$alumacc.cc:474:replace_alu$4620.C[5]
.sym 4347 $auto$alumacc.cc:474:replace_alu$4620.C[7]
.sym 4348 $false
.sym 4349 $false
.sym 4350 player1.shoot_debouncer.timer_1us1.count[6]
.sym 4351 $auto$alumacc.cc:474:replace_alu$4620.C[6]
.sym 4353 $auto$alumacc.cc:474:replace_alu$4620.C[8]
.sym 4354 $false
.sym 4355 $false
.sym 4356 player1.shoot_debouncer.timer_1us1.count[7]
.sym 4357 $auto$alumacc.cc:474:replace_alu$4620.C[7]
.sym 4437 $auto$alumacc.cc:474:replace_alu$4620.C[8]
.sym 4474 $auto$alumacc.cc:474:replace_alu$4620.C[9]
.sym 4475 $false
.sym 4476 $false
.sym 4477 player1.shoot_debouncer.timer_1us1.count[8]
.sym 4478 $auto$alumacc.cc:474:replace_alu$4620.C[8]
.sym 4480 $auto$alumacc.cc:474:replace_alu$4620.C[10]
.sym 4481 $false
.sym 4482 $false
.sym 4483 player1.shoot_debouncer.timer_1us1.count[9]
.sym 4484 $auto$alumacc.cc:474:replace_alu$4620.C[9]
.sym 4486 $auto$alumacc.cc:474:replace_alu$4620.C[11]
.sym 4487 $false
.sym 4488 $false
.sym 4489 player1.shoot_debouncer.timer_1us1.count[10]
.sym 4490 $auto$alumacc.cc:474:replace_alu$4620.C[10]
.sym 4492 $auto$alumacc.cc:474:replace_alu$4620.C[12]
.sym 4493 $false
.sym 4494 $false
.sym 4495 player1.shoot_debouncer.timer_1us1.count[11]
.sym 4496 $auto$alumacc.cc:474:replace_alu$4620.C[11]
.sym 4498 $auto$alumacc.cc:474:replace_alu$4620.C[13]
.sym 4499 $false
.sym 4500 $false
.sym 4501 player1.shoot_debouncer.timer_1us1.count[12]
.sym 4502 $auto$alumacc.cc:474:replace_alu$4620.C[12]
.sym 4504 $auto$alumacc.cc:474:replace_alu$4620.C[14]
.sym 4505 $false
.sym 4506 $false
.sym 4507 player1.shoot_debouncer.timer_1us1.count[13]
.sym 4508 $auto$alumacc.cc:474:replace_alu$4620.C[13]
.sym 4510 $auto$alumacc.cc:474:replace_alu$4620.C[15]
.sym 4511 $false
.sym 4512 $false
.sym 4513 player1.shoot_debouncer.timer_1us1.count[14]
.sym 4514 $auto$alumacc.cc:474:replace_alu$4620.C[14]
.sym 4516 $auto$alumacc.cc:474:replace_alu$4620.C[16]
.sym 4517 $false
.sym 4518 $false
.sym 4519 player1.shoot_debouncer.timer_1us1.count[15]
.sym 4520 $auto$alumacc.cc:474:replace_alu$4620.C[15]
.sym 4524 $abc$14547$n2169
.sym 4525 $abc$14547$n2171
.sym 4526 $abc$14547$n2173
.sym 4527 $abc$14547$n2175
.sym 4528 $abc$14547$n2177
.sym 4529 $abc$14547$n2179
.sym 4530 $abc$14547$n2181
.sym 4531 $abc$14547$n2183
.sym 4560 $auto$alumacc.cc:474:replace_alu$4620.C[16]
.sym 4597 $auto$alumacc.cc:474:replace_alu$4620.C[17]
.sym 4598 $false
.sym 4599 $false
.sym 4600 player1.shoot_debouncer.timer_1us1.count[16]
.sym 4601 $auto$alumacc.cc:474:replace_alu$4620.C[16]
.sym 4603 $auto$alumacc.cc:474:replace_alu$4620.C[18]
.sym 4604 $false
.sym 4605 $false
.sym 4606 player1.shoot_debouncer.timer_1us1.count[17]
.sym 4607 $auto$alumacc.cc:474:replace_alu$4620.C[17]
.sym 4609 $auto$alumacc.cc:474:replace_alu$4620.C[19]
.sym 4610 $false
.sym 4611 $false
.sym 4612 player1.shoot_debouncer.timer_1us1.count[18]
.sym 4613 $auto$alumacc.cc:474:replace_alu$4620.C[18]
.sym 4615 $auto$alumacc.cc:474:replace_alu$4620.C[20]
.sym 4616 $false
.sym 4617 $false
.sym 4618 player1.shoot_debouncer.timer_1us1.count[19]
.sym 4619 $auto$alumacc.cc:474:replace_alu$4620.C[19]
.sym 4621 $auto$alumacc.cc:474:replace_alu$4620.C[21]
.sym 4622 $false
.sym 4623 $false
.sym 4624 player1.shoot_debouncer.timer_1us1.count[20]
.sym 4625 $auto$alumacc.cc:474:replace_alu$4620.C[20]
.sym 4627 $auto$alumacc.cc:474:replace_alu$4620.C[22]
.sym 4628 $false
.sym 4629 $false
.sym 4630 player1.shoot_debouncer.timer_1us1.count[21]
.sym 4631 $auto$alumacc.cc:474:replace_alu$4620.C[21]
.sym 4633 $auto$alumacc.cc:474:replace_alu$4620.C[23]
.sym 4634 $false
.sym 4635 $false
.sym 4636 player1.shoot_debouncer.timer_1us1.count[22]
.sym 4637 $auto$alumacc.cc:474:replace_alu$4620.C[22]
.sym 4639 $auto$alumacc.cc:474:replace_alu$4620.C[24]
.sym 4640 $false
.sym 4641 $false
.sym 4642 player1.shoot_debouncer.timer_1us1.count[23]
.sym 4643 $auto$alumacc.cc:474:replace_alu$4620.C[23]
.sym 4647 $abc$14547$n2185
.sym 4648 $abc$14547$n2187
.sym 4649 $abc$14547$n2189
.sym 4650 $abc$14547$n2191
.sym 4651 $abc$14547$n2193
.sym 4652 $abc$14547$n2195
.sym 4653 $abc$14547$n2197
.sym 4654 $abc$14547$n2199
.sym 4683 $auto$alumacc.cc:474:replace_alu$4620.C[24]
.sym 4720 $auto$alumacc.cc:474:replace_alu$4620.C[25]
.sym 4721 $false
.sym 4722 $false
.sym 4723 player1.shoot_debouncer.timer_1us1.count[24]
.sym 4724 $auto$alumacc.cc:474:replace_alu$4620.C[24]
.sym 4726 $auto$alumacc.cc:474:replace_alu$4620.C[26]
.sym 4727 $false
.sym 4728 $false
.sym 4729 player1.shoot_debouncer.timer_1us1.count[25]
.sym 4730 $auto$alumacc.cc:474:replace_alu$4620.C[25]
.sym 4732 $auto$alumacc.cc:474:replace_alu$4620.C[27]
.sym 4733 $false
.sym 4734 $false
.sym 4735 player1.shoot_debouncer.timer_1us1.count[26]
.sym 4736 $auto$alumacc.cc:474:replace_alu$4620.C[26]
.sym 4738 $auto$alumacc.cc:474:replace_alu$4620.C[28]
.sym 4739 $false
.sym 4740 $false
.sym 4741 player1.shoot_debouncer.timer_1us1.count[27]
.sym 4742 $auto$alumacc.cc:474:replace_alu$4620.C[27]
.sym 4744 $auto$alumacc.cc:474:replace_alu$4620.C[29]
.sym 4745 $false
.sym 4746 $false
.sym 4747 player1.shoot_debouncer.timer_1us1.count[28]
.sym 4748 $auto$alumacc.cc:474:replace_alu$4620.C[28]
.sym 4750 $auto$alumacc.cc:474:replace_alu$4620.C[30]
.sym 4751 $false
.sym 4752 $false
.sym 4753 player1.shoot_debouncer.timer_1us1.count[29]
.sym 4754 $auto$alumacc.cc:474:replace_alu$4620.C[29]
.sym 4756 $auto$alumacc.cc:474:replace_alu$4620.C[31]
.sym 4757 $false
.sym 4758 $false
.sym 4759 player1.shoot_debouncer.timer_1us1.count[30]
.sym 4760 $auto$alumacc.cc:474:replace_alu$4620.C[30]
.sym 4763 $false
.sym 4764 $false
.sym 4765 player1.shoot_debouncer.timer_1us1.count[31]
.sym 4766 $auto$alumacc.cc:474:replace_alu$4620.C[31]
.sym 4770 $abc$14547$n2168
.sym 4771 $abc$14547$n2170
.sym 4772 $abc$14547$n2172
.sym 4773 $abc$14547$n2174
.sym 4774 $abc$14547$n2176
.sym 4775 $abc$14547$n2178
.sym 4776 $abc$14547$n2180
.sym 4777 $abc$14547$n2182
.sym 4850 $abc$14547$n2190
.sym 4851 $abc$14547$n2191
.sym 4852 vga_controller1.x[2]
.sym 4853 vga_controller1.x[4]
.sym 4862 $abc$14547$n2184
.sym 4863 $abc$14547$n2192
.sym 4864 vga_controller1.x[4]
.sym 4865 vga_controller1.x[2]
.sym 4868 $abc$14547$n1453
.sym 4869 $abc$14547$n1454
.sym 4870 $abc$14547$n1789
.sym 4871 vga_controller1.x[3]
.sym 4874 $abc$14547$n1446
.sym 4875 $abc$14547$n1447
.sym 4876 $abc$14547$n1787_1
.sym 4877 vga_controller1.x[3]
.sym 4880 $abc$14547$n2185
.sym 4881 $abc$14547$n2193
.sym 4882 vga_controller1.x[2]
.sym 4883 vga_controller1.x[4]
.sym 4886 player1.right_debouncer.timer_1us1.count[1]
.sym 4887 player1.right_debouncer.counter_enabled
.sym 4888 $false
.sym 4889 $false
.sym 4890 $abc$14547$n388
.sym 4891 clk_36MHz_generator1.clk_36MHz$2
.sym 4892 $abc$14547$n65$2
.sym 4893 $abc$14547$n2184
.sym 4894 $abc$14547$n2186
.sym 4895 $abc$14547$n2188
.sym 4896 $abc$14547$n2190
.sym 4897 $abc$14547$n2192
.sym 4898 $abc$14547$n2194
.sym 4899 $abc$14547$n2196
.sym 4900 $abc$14547$n2198
.sym 4967 player1.right_debouncer.timer_1us1.count[1]
.sym 4968 player1.right_debouncer.timer_1us1.count[4]
.sym 4969 player1.right_debouncer.timer_1us1.count[10]
.sym 4970 player1.right_debouncer.timer_1us1.count[11]
.sym 4973 $abc$14547$n2178
.sym 4974 $abc$14547$n2194
.sym 4975 vga_controller1.x[3]
.sym 4976 vga_controller1.x[2]
.sym 4979 player1.right_debouncer.timer_1us1.count[5]
.sym 4980 player1.right_debouncer.timer_1us1.count[6]
.sym 4981 player1.right_debouncer.timer_1us1.count[9]
.sym 4982 player1.right_debouncer.timer_1us1.count[14]
.sym 4985 $abc$14547$n1535
.sym 4986 $abc$14547$n1538
.sym 4987 $abc$14547$n1543
.sym 4988 $abc$14547$n1544
.sym 4991 $abc$14547$n1539
.sym 4992 $abc$14547$n1540
.sym 4993 $abc$14547$n1541
.sym 4994 $abc$14547$n1542
.sym 4997 $abc$14547$n1330
.sym 4998 $abc$14547$n1793
.sym 4999 player1.right_debouncer.counter_enabled
.sym 5000 $false
.sym 5003 $abc$14547$n1330
.sym 5004 $abc$14547$n1794
.sym 5005 player1.right_debouncer.counter_enabled
.sym 5006 $false
.sym 5009 $abc$14547$n1330
.sym 5010 $abc$14547$n1792
.sym 5011 player1.right_debouncer.counter_enabled
.sym 5012 $false
.sym 5013 $true
.sym 5014 clk_36MHz_generator1.clk_36MHz$2
.sym 5015 $abc$14547$n65$2
.sym 5090 $abc$14547$n1536
.sym 5091 $abc$14547$n1537
.sym 5092 $false
.sym 5093 $false
.sym 5096 $abc$14547$n1330
.sym 5097 $abc$14547$n1797
.sym 5098 player1.right_debouncer.counter_enabled
.sym 5099 $false
.sym 5102 $abc$14547$n1330
.sym 5103 $abc$14547$n1802
.sym 5104 player1.right_debouncer.counter_enabled
.sym 5105 $false
.sym 5108 $abc$14547$n1330
.sym 5109 $abc$14547$n1798
.sym 5110 player1.right_debouncer.counter_enabled
.sym 5111 $false
.sym 5114 $abc$14547$n1330
.sym 5115 $abc$14547$n1801
.sym 5116 player1.right_debouncer.counter_enabled
.sym 5117 $false
.sym 5120 $abc$14547$n1330
.sym 5121 $abc$14547$n1800
.sym 5122 player1.right_debouncer.counter_enabled
.sym 5123 $false
.sym 5126 $abc$14547$n1330
.sym 5127 $abc$14547$n1799
.sym 5128 player1.right_debouncer.counter_enabled
.sym 5129 $false
.sym 5132 $abc$14547$n1330
.sym 5133 $abc$14547$n1796
.sym 5134 player1.right_debouncer.counter_enabled
.sym 5135 $false
.sym 5136 $true
.sym 5137 clk_36MHz_generator1.clk_36MHz$2
.sym 5138 $abc$14547$n65$2
.sym 5213 player1.right_debouncer.timer_1us1.count[16]
.sym 5214 player1.right_debouncer.timer_1us1.count[19]
.sym 5215 player1.right_debouncer.timer_1us1.count[21]
.sym 5216 player1.right_debouncer.timer_1us1.count[22]
.sym 5219 player1.right_debouncer.timer_1us1.count[17]
.sym 5220 player1.right_debouncer.timer_1us1.count[18]
.sym 5221 player1.right_debouncer.timer_1us1.count[20]
.sym 5222 player1.right_debouncer.timer_1us1.count[23]
.sym 5225 $abc$14547$n1330
.sym 5226 $abc$14547$n1806
.sym 5227 player1.right_debouncer.counter_enabled
.sym 5228 $false
.sym 5231 $abc$14547$n1330
.sym 5232 $abc$14547$n1807
.sym 5233 player1.right_debouncer.counter_enabled
.sym 5234 $false
.sym 5237 $abc$14547$n1330
.sym 5238 $abc$14547$n1805
.sym 5239 player1.right_debouncer.counter_enabled
.sym 5240 $false
.sym 5243 $abc$14547$n1330
.sym 5244 $abc$14547$n1810
.sym 5245 player1.right_debouncer.counter_enabled
.sym 5246 $false
.sym 5249 $abc$14547$n1330
.sym 5250 $abc$14547$n1808
.sym 5251 player1.right_debouncer.counter_enabled
.sym 5252 $false
.sym 5255 $abc$14547$n1330
.sym 5256 $abc$14547$n1804
.sym 5257 player1.right_debouncer.counter_enabled
.sym 5258 $false
.sym 5259 $true
.sym 5260 clk_36MHz_generator1.clk_36MHz$2
.sym 5261 $abc$14547$n65$2
.sym 5262 $abc$14547$n1370
.sym 5263 $abc$14547$n1374
.sym 5264 $abc$14547$n1377
.sym 5265 $abc$14547$n1380
.sym 5266 $abc$14547$n1383
.sym 5267 $abc$14547$n1386
.sym 5268 $abc$14547$n1389
.sym 5269 $abc$14547$n1392
.sym 5336 player1.right_debouncer.timer_1us1.count[25]
.sym 5337 player1.right_debouncer.timer_1us1.count[26]
.sym 5338 player1.right_debouncer.timer_1us1.count[28]
.sym 5339 player1.right_debouncer.timer_1us1.count[31]
.sym 5342 $abc$14547$n1330
.sym 5343 $abc$14547$n1819
.sym 5344 player1.right_debouncer.counter_enabled
.sym 5345 $false
.sym 5348 $abc$14547$n1330
.sym 5349 $abc$14547$n1813
.sym 5350 player1.right_debouncer.counter_enabled
.sym 5351 $false
.sym 5354 $abc$14547$n1330
.sym 5355 $abc$14547$n1816
.sym 5356 player1.right_debouncer.counter_enabled
.sym 5357 $false
.sym 5360 $abc$14547$n1330
.sym 5361 $abc$14547$n1814
.sym 5362 player1.right_debouncer.counter_enabled
.sym 5363 $false
.sym 5366 $abc$14547$n1330
.sym 5367 $abc$14547$n1811
.sym 5368 player1.right_debouncer.counter_enabled
.sym 5369 $false
.sym 5378 $abc$14547$n1330
.sym 5379 $abc$14547$n1809
.sym 5380 player1.right_debouncer.counter_enabled
.sym 5381 $false
.sym 5382 $true
.sym 5383 clk_36MHz_generator1.clk_36MHz$2
.sym 5384 $abc$14547$n65$2
.sym 5385 $abc$14547$n1395
.sym 5386 $abc$14547$n1398
.sym 5387 $abc$14547$n1401
.sym 5388 $abc$14547$n1404
.sym 5389 $abc$14547$n1407
.sym 5390 $abc$14547$n1410
.sym 5391 $abc$14547$n1413
.sym 5392 $abc$14547$n1416
.sym 5421 $true
.sym 5458 $abc$14547$n630$3
.sym 5459 $false
.sym 5460 $abc$14547$n630
.sym 5461 $false
.sym 5462 $false
.sym 5464 $auto$alumacc.cc:474:replace_alu$4553.C[2]
.sym 5466 $false
.sym 5467 $abc$14547$n574
.sym 5470 $auto$alumacc.cc:474:replace_alu$4553.C[3]
.sym 5472 $true$2
.sym 5473 $abc$14547$n537
.sym 5476 $auto$alumacc.cc:474:replace_alu$4553.C[4]
.sym 5478 $true$2
.sym 5479 $abc$14547$n536
.sym 5482 $auto$alumacc.cc:474:replace_alu$4553.C[5]
.sym 5484 $true$2
.sym 5485 $abc$14547$n628
.sym 5488 $auto$alumacc.cc:474:replace_alu$4553.C[6]
.sym 5490 $true$2
.sym 5491 $abc$14547$n571
.sym 5494 $auto$alumacc.cc:474:replace_alu$4553.C[7]
.sym 5496 $true$2
.sym 5497 $abc$14547$n626
.sym 5500 $auto$alumacc.cc:474:replace_alu$4553.C[8]
.sym 5502 $true$2
.sym 5503 $abc$14547$n625
.sym 5508 $abc$14547$n1371
.sym 5509 $abc$14547$n1375
.sym 5510 $abc$14547$n1378
.sym 5511 $abc$14547$n1381
.sym 5512 $abc$14547$n1384
.sym 5513 $abc$14547$n1387
.sym 5514 $abc$14547$n1390
.sym 5515 $abc$14547$n1393
.sym 5544 $auto$alumacc.cc:474:replace_alu$4553.C[8]
.sym 5581 $auto$alumacc.cc:474:replace_alu$4553.C[9]
.sym 5583 $true$2
.sym 5584 $abc$14547$n623
.sym 5587 $abc$14547$n2301$2
.sym 5589 $false
.sym 5590 $abc$14547$n596
.sym 5597 $abc$14547$n2301$2
.sym 5600 invaders1.speed_timer1.count[1]
.sym 5601 invaders1.speed_timer1.count[4]
.sym 5602 invaders1.speed_timer1.count[6]
.sym 5603 invaders1.speed_timer1.count[9]
.sym 5606 $abc$14547$n1496_1
.sym 5607 $abc$14547$n1497_1
.sym 5608 $abc$14547$n1498_1
.sym 5609 $abc$14547$n1499_1
.sym 5612 $abc$14547$n1329
.sym 5613 $abc$14547$n1687
.sym 5614 $false
.sym 5615 $false
.sym 5624 $abc$14547$n1329
.sym 5625 $abc$14547$n1673
.sym 5626 $false
.sym 5627 $false
.sym 5628 $true
.sym 5629 clk_36MHz_generator1.clk_36MHz$2
.sym 5630 $abc$14547$n65$2
.sym 5631 $abc$14547$n1396
.sym 5632 $abc$14547$n1399
.sym 5633 $abc$14547$n1402
.sym 5634 $abc$14547$n1405
.sym 5635 $abc$14547$n1408
.sym 5636 $abc$14547$n1411
.sym 5637 $abc$14547$n1414
.sym 5638 $abc$14547$n1417
.sym 5667 $true
.sym 5704 $abc$14547$n630$2
.sym 5705 $false
.sym 5706 $abc$14547$n630
.sym 5707 $false
.sym 5708 $false
.sym 5710 $auto$alumacc.cc:474:replace_alu$4531.C[2]
.sym 5712 $false
.sym 5713 $abc$14547$n574
.sym 5716 $auto$alumacc.cc:474:replace_alu$4531.C[3]
.sym 5718 $true$2
.sym 5719 $abc$14547$n537
.sym 5722 $auto$alumacc.cc:474:replace_alu$4531.C[4]
.sym 5724 $false
.sym 5725 $abc$14547$n536
.sym 5728 $auto$alumacc.cc:474:replace_alu$4531.C[5]
.sym 5730 $false
.sym 5731 $abc$14547$n628
.sym 5734 $auto$alumacc.cc:474:replace_alu$4531.C[6]
.sym 5736 $false
.sym 5737 $abc$14547$n571
.sym 5740 $auto$alumacc.cc:474:replace_alu$4531.C[7]
.sym 5742 $false
.sym 5743 $abc$14547$n626
.sym 5746 $auto$alumacc.cc:474:replace_alu$4531.C[8]
.sym 5748 $false
.sym 5749 $abc$14547$n625
.sym 5790 $auto$alumacc.cc:474:replace_alu$4531.C[8]
.sym 5827 $auto$alumacc.cc:474:replace_alu$4531.C[9]
.sym 5829 $false
.sym 5830 $abc$14547$n623
.sym 5833 $abc$14547$n2306
.sym 5835 $false
.sym 5836 $abc$14547$n596
.sym 5840 vga_controller1.v_counter[2]
.sym 5841 $abc$14547$n1473
.sym 5842 $abc$14547$n1471
.sym 5843 $abc$14547$n2306
.sym 5846 $false
.sym 5847 $true$2
.sym 5848 invaders1.invaders_line[0]
.sym 5849 $false
.sym 5852 invaders1.speed_timer1.count[7]
.sym 5853 invaders1.speed_timer1.count[8]
.sym 5854 invaders1.speed_timer1.count[16]
.sym 5855 invaders1.speed_timer1.count[23]
.sym 5858 $abc$14547$n1329
.sym 5859 $abc$14547$n1675
.sym 5860 $false
.sym 5861 $false
.sym 5864 $abc$14547$n1329
.sym 5865 $abc$14547$n1677
.sym 5866 $false
.sym 5867 $false
.sym 5870 $abc$14547$n1329
.sym 5871 $abc$14547$n1679
.sym 5872 $false
.sym 5873 $false
.sym 5874 $true
.sym 5875 clk_36MHz_generator1.clk_36MHz$2
.sym 5876 $abc$14547$n65$2
.sym 5951 invaders1.speed_timer1.count[11]
.sym 5952 invaders1.speed_timer1.count[15]
.sym 5953 invaders1.speed_timer1.count[18]
.sym 5954 invaders1.speed_timer1.count[20]
.sym 5957 invaders1.speed_timer1.count[13]
.sym 5958 invaders1.speed_timer1.count[14]
.sym 5959 invaders1.speed_timer1.count[17]
.sym 5960 invaders1.speed_timer1.count[21]
.sym 5963 $abc$14547$n1492_1
.sym 5964 $abc$14547$n1495_1
.sym 5965 $abc$14547$n1500_1
.sym 5966 $abc$14547$n1501_1
.sym 5969 $abc$14547$n1329
.sym 5970 $abc$14547$n1705
.sym 5971 $false
.sym 5972 $false
.sym 5975 $abc$14547$n1329
.sym 5976 $abc$14547$n1683
.sym 5977 $false
.sym 5978 $false
.sym 5981 $abc$14547$n1329
.sym 5982 $abc$14547$n1701
.sym 5983 $false
.sym 5984 $false
.sym 5987 $abc$14547$n1329
.sym 5988 $abc$14547$n1691
.sym 5989 $false
.sym 5990 $false
.sym 5993 $abc$14547$n1329
.sym 5994 $abc$14547$n1681
.sym 5995 $false
.sym 5996 $false
.sym 5997 $true
.sym 5998 clk_36MHz_generator1.clk_36MHz$2
.sym 5999 $abc$14547$n65$2
.sym 6074 invaders1.speed_timer1.count[24]
.sym 6075 invaders1.speed_timer1.count[27]
.sym 6076 invaders1.speed_timer1.count[29]
.sym 6077 invaders1.speed_timer1.count[30]
.sym 6080 $abc$14547$n1493_1
.sym 6081 $abc$14547$n1494_1
.sym 6082 $false
.sym 6083 $false
.sym 6086 invaders1.speed_timer1.count[12]
.sym 6087 invaders1.speed_timer1.count[19]
.sym 6088 invaders1.speed_timer1.count[22]
.sym 6089 invaders1.speed_timer1.count[0]
.sym 6092 $abc$14547$n1329
.sym 6093 $abc$14547$n1713
.sym 6094 $false
.sym 6095 $false
.sym 6098 $abc$14547$n1329
.sym 6099 $abc$14547$n1719
.sym 6100 $false
.sym 6101 $false
.sym 6104 $abc$14547$n1329
.sym 6105 $abc$14547$n1697
.sym 6106 $false
.sym 6107 $false
.sym 6110 $abc$14547$n1329
.sym 6111 $abc$14547$n1703
.sym 6112 $false
.sym 6113 $false
.sym 6116 $abc$14547$n1329
.sym 6117 $abc$14547$n1695
.sym 6118 $false
.sym 6119 $false
.sym 6120 $true
.sym 6121 clk_36MHz_generator1.clk_36MHz$2
.sym 6122 $abc$14547$n65$2
.sym 6347 player1.shoot_debouncer.timer_1us1.count[4]
.sym 6350 player1.shoot_debouncer.timer_1us1.count[3]
.sym 6351 player1.shoot_debouncer.timer_1us1.count[2]
.sym 6422 $abc$14547$n1624
.sym 6423 $abc$14547$n1623
.sym 6424 player1.shoot_debouncer.timer_1us1.count[12]
.sym 6425 player1.shoot_debouncer.timer_1us1.count[10]
.sym 6428 player1.shoot_debouncer.timer_1us1.count[9]
.sym 6429 player1.shoot_debouncer.timer_1us1.count[15]
.sym 6560 player1.shoot_debouncer.timer_1us1.count[26]
.sym 6561 player1.shoot_debouncer.timer_1us1.count[19]
.sym 6565 player1.shoot_debouncer.timer_1us1.count[22]
.sym 6566 player1.shoot_debouncer.timer_1us1.count[16]
.sym 6662 $abc$14547$n1459
.sym 6663 $abc$14547$n1788_1
.sym 6664 $abc$14547$n1447
.sym 6665 $abc$14547$n1784
.sym 6666 $abc$14547$n1786
.sym 6667 $abc$14547$n1460
.sym 6668 player1.shoot_debouncer.timer_1us1.count[30]
.sym 6669 player1.shoot_debouncer.timer_1us1.count[25]
.sym 6670 $true$2
.sym 6671 $true$2
.sym 6672 $true$2
.sym 6673 $true$2
.sym 6674 $true$2
.sym 6675 $true$2
.sym 6676 $true$2
.sym 6677 $true$2
.sym 6678 $false
.sym 6679 $false
.sym 6680 $false
.sym 6681 $false
.sym 6682 $false
.sym 6683 $false
.sym 6684 $false
.sym 6685 $false
.sym 6686 $false
.sym 6687 $false
.sym 6688 $false
.sym 6689 $false
.sym 6690 $false$2
.sym 6691 $false
.sym 6692 $false
.sym 6693 $false
.sym 6694 $false
.sym 6695 $false
.sym 6696 $false
.sym 6697 $false
.sym 6698 $false
.sym 6699 $true$2
.sym 6764 $abc$14547$n1435
.sym 6765 $abc$14547$n1448
.sym 6766 $abc$14547$n1785_1
.sym 6767 $abc$14547$n1789
.sym 6768 $abc$14547$n1455
.sym 6769 $abc$14547$n1441
.sym 6770 $abc$14547$n1436_1
.sym 6772 $true$2
.sym 6773 $true$2
.sym 6774 $true$2
.sym 6775 $true$2
.sym 6776 $true$2
.sym 6777 $true$2
.sym 6778 $true$2
.sym 6779 $true$2
.sym 6780 $abc$14547$n1586
.sym 6781 $abc$14547$n1588
.sym 6782 $false
.sym 6783 $abc$14547$n1590
.sym 6784 $abc$14547$n1592
.sym 6785 $abc$14547$n1594
.sym 6786 $false
.sym 6787 $false
.sym 6788 $false
.sym 6789 $false
.sym 6790 $false
.sym 6791 clk_36MHz_generator1.clk_36MHz$2
.sym 6792 $true
.sym 6793 $true$2
.sym 6794 $false
.sym 6795 $false
.sym 6796 $false
.sym 6797 $false
.sym 6798 $false
.sym 6799 $false
.sym 6800 $false
.sym 6801 $false
.sym 6866 $abc$14547$n1458
.sym 6867 $abc$14547$n1787_1
.sym 6868 $abc$14547$n1446
.sym 6869 $abc$14547$n1788
.sym 6870 $abc$14547$n388
.sym 6871 $false$2
.sym 6872 $abc$14547$n1456
.sym 6873 player1.right_debouncer.timer_1us1.count[0]
.sym 6874 $true$2
.sym 6875 $true$2
.sym 6876 $true$2
.sym 6877 $true$2
.sym 6878 $true$2
.sym 6879 $true$2
.sym 6880 $true$2
.sym 6881 $true$2
.sym 6882 $false
.sym 6883 $false
.sym 6884 $false
.sym 6885 $false
.sym 6886 $false
.sym 6887 $false
.sym 6888 $false
.sym 6889 $false
.sym 6890 $false
.sym 6891 $false
.sym 6892 $false
.sym 6893 $false
.sym 6894 $false$2
.sym 6895 $false
.sym 6896 $false
.sym 6897 $false
.sym 6898 $false
.sym 6899 $false
.sym 6900 $false
.sym 6901 $false
.sym 6902 $false
.sym 6903 $true$2
.sym 6968 $abc$14547$n1146
.sym 6969 $abc$14547$n1149
.sym 6970 $abc$14547$n1143
.sym 6971 $abc$14547$n1144
.sym 6972 $abc$14547$n1536
.sym 6973 player1.ship1.current_state[9]
.sym 6974 player1.ship1.current_state[10]
.sym 6975 player1.ship1.current_state[8]
.sym 6976 $true$2
.sym 6977 $true$2
.sym 6978 $true$2
.sym 6979 $true$2
.sym 6980 $true$2
.sym 6981 $true$2
.sym 6982 $true$2
.sym 6983 $true$2
.sym 6984 $abc$14547$n1586
.sym 6985 $abc$14547$n1588
.sym 6986 $false
.sym 6987 $abc$14547$n1590
.sym 6988 $abc$14547$n1592
.sym 6989 $abc$14547$n1594
.sym 6990 $false
.sym 6991 $false
.sym 6992 $false
.sym 6993 $false
.sym 6994 $false
.sym 6995 clk_36MHz_generator1.clk_36MHz$2
.sym 6996 $true
.sym 6997 $true$2
.sym 6998 $false
.sym 6999 $false
.sym 7000 $false
.sym 7001 $false
.sym 7002 $false
.sym 7003 $false
.sym 7004 $false
.sym 7005 $false
.sym 7070 $abc$14547$n63
.sym 7071 $abc$14547$n1123_1
.sym 7072 $abc$14547$n937_1
.sym 7073 $abc$14547$n992
.sym 7074 $abc$14547$n949_1
.sym 7075 $abc$14547$n991
.sym 7076 $abc$14547$n966
.sym 7077 $abc$14547$n958_1
.sym 7172 $abc$14547$n1131
.sym 7173 $abc$14547$n956_1
.sym 7174 $abc$14547$n1284
.sym 7175 $abc$14547$n1127_1
.sym 7177 player1.ship1.current_state[1]
.sym 7178 player1.ship1.current_state[3]
.sym 7179 player1.ship1.current_state[4]
.sym 7274 $abc$14547$n1781_1
.sym 7275 $abc$14547$n1429
.sym 7276 $abc$14547$n1413_1
.sym 7277 $abc$14547$n1426
.sym 7278 $abc$14547$n1420
.sym 7279 $abc$14547$n1779_1
.sym 7280 $abc$14547$n1432
.sym 7281 $abc$14547$n1783_1
.sym 7282 $true$2
.sym 7283 $true$2
.sym 7284 $true$2
.sym 7285 $true$2
.sym 7286 $true$2
.sym 7287 $true$2
.sym 7288 $true$2
.sym 7289 $true$2
.sym 7290 $false
.sym 7291 $false
.sym 7292 $false
.sym 7293 $false
.sym 7294 $false
.sym 7295 $false
.sym 7296 $false
.sym 7297 $false
.sym 7298 $false
.sym 7299 $false
.sym 7300 $false
.sym 7301 $false
.sym 7302 $false$2
.sym 7303 $false
.sym 7304 $false
.sym 7305 $false
.sym 7306 $false
.sym 7307 $false
.sym 7308 $false
.sym 7309 $false
.sym 7310 $false
.sym 7311 $true$2
.sym 7376 $abc$14547$n1422
.sym 7377 $abc$14547$n1427
.sym 7378 $abc$14547$n1431
.sym 7379 $abc$14547$n1421
.sym 7380 $abc$14547$n1428_1
.sym 7381 $abc$14547$n1408_1
.sym 7382 $abc$14547$n1409
.sym 7383 $abc$14547$n1415
.sym 7384 $true$2
.sym 7385 $true$2
.sym 7386 $true$2
.sym 7387 $true$2
.sym 7388 $true$2
.sym 7389 $true$2
.sym 7390 $true$2
.sym 7391 $true$2
.sym 7392 $abc$14547$n1586
.sym 7393 $abc$14547$n1588
.sym 7394 $false
.sym 7395 $abc$14547$n1590
.sym 7396 $abc$14547$n1592
.sym 7397 $abc$14547$n1594
.sym 7398 $false
.sym 7399 $false
.sym 7400 $false
.sym 7401 $false
.sym 7402 $false
.sym 7403 clk_36MHz_generator1.clk_36MHz$2
.sym 7404 $true
.sym 7405 $true$2
.sym 7406 $false
.sym 7407 $false
.sym 7408 $false
.sym 7409 $false
.sym 7410 $false
.sym 7411 $false
.sym 7412 $false
.sym 7413 $false
.sym 7478 $abc$14547$n1433_1
.sym 7479 $abc$14547$n1414_1
.sym 7480 $abc$14547$n1782
.sym 7481 $abc$14547$n1419_1
.sym 7482 $abc$14547$n1780
.sym 7483 $abc$14547$n1778
.sym 7484 $abc$14547$n1430
.sym 7485 invaders1.speed_timer1.count[1]
.sym 7486 $true$2
.sym 7487 $true$2
.sym 7488 $true$2
.sym 7489 $true$2
.sym 7490 $true$2
.sym 7491 $true$2
.sym 7492 $true$2
.sym 7493 $true$2
.sym 7494 $false
.sym 7495 $false
.sym 7496 $false
.sym 7497 $false
.sym 7498 $false
.sym 7499 $false
.sym 7500 $false
.sym 7501 $false
.sym 7502 $false
.sym 7503 $false
.sym 7504 $false
.sym 7505 $false
.sym 7506 $false$2
.sym 7507 $false
.sym 7508 $false
.sym 7509 $false
.sym 7510 $false
.sym 7511 $false
.sym 7512 $false
.sym 7513 $false
.sym 7514 $false
.sym 7515 $true$2
.sym 7588 $true$2
.sym 7589 $true$2
.sym 7590 $true$2
.sym 7591 $true$2
.sym 7592 $true$2
.sym 7593 $true$2
.sym 7594 $true$2
.sym 7595 $true$2
.sym 7596 $abc$14547$n1586
.sym 7597 $abc$14547$n1588
.sym 7598 $false
.sym 7599 $abc$14547$n1590
.sym 7600 $abc$14547$n1592
.sym 7601 $abc$14547$n1594
.sym 7602 $false
.sym 7603 $false
.sym 7604 $false
.sym 7605 $false
.sym 7606 $false
.sym 7607 clk_36MHz_generator1.clk_36MHz$2
.sym 7608 $true
.sym 7609 $true$2
.sym 7610 $false
.sym 7611 $false
.sym 7612 $false
.sym 7613 $false
.sym 7614 $false
.sym 7615 $false
.sym 7616 $false
.sym 7617 $false
.sym 7683 $abc$14547$n1471
.sym 7684 invaders1.speed_timer1.count[15]
.sym 7685 player1.left_debouncer.timer_1us1.count[12]
.sym 7686 player1.left_debouncer.timer_1us1.count[9]
.sym 7687 player1.left_debouncer.timer_1us1.count[2]
.sym 7688 player1.left_debouncer.timer_1us1.count[5]
.sym 7689 invaders1.speed_timer1.count[17]
.sym 7784 $abc$14547$n1592
.sym 7785 player1.left_debouncer.timer_1us1.count[21]
.sym 7787 player1.left_debouncer.timer_1us1.count[18]
.sym 7788 player1.left_debouncer.timer_1us1.count[17]
.sym 7789 invaders1.speed_timer1.count[29]
.sym 7790 player1.left_debouncer.timer_1us1.count[16]
.sym 7791 player1.left_debouncer.timer_1us1.count[13]
.sym 7886 $abc$14547$n1885
.sym 7888 player1.left_debouncer.timer_1us1.count[25]
.sym 7889 player1.left_debouncer.timer_1us1.count[24]
.sym 7892 player1.left_debouncer.timer_1us1.count[27]
.sym 8118 player1.bullet1.timer_1us1.count[7]
.sym 8120 player1.bullet1.timer_1us1.count[5]
.sym 8121 player1.shoot_debouncer.current_state[1]
.sym 8122 player1.bullet1.timer_1us1.count[4]
.sym 8123 player1.bullet1.timer_1us1.count[6]
.sym 8124 player1.bullet1.timer_1us1.count[3]
.sym 8199 $abc$14547$n1332
.sym 8200 $abc$14547$n1986
.sym 8201 player1.shoot_debouncer.counter_enabled
.sym 8202 $false
.sym 8217 $abc$14547$n1332
.sym 8218 $abc$14547$n1985
.sym 8219 player1.shoot_debouncer.counter_enabled
.sym 8220 $false
.sym 8223 $abc$14547$n1332
.sym 8224 $abc$14547$n1984
.sym 8225 player1.shoot_debouncer.counter_enabled
.sym 8226 $false
.sym 8239 $true
.sym 8240 clk_36MHz_generator1.clk_36MHz$2
.sym 8241 $abc$14547$n65$2
.sym 8242 left$2
.sym 8244 right$2
.sym 8246 $abc$14547$n2014
.sym 8249 player1.bullet1.timer_1us1.count[12]
.sym 8250 player1.bullet1.timer_1us1.count[13]
.sym 8251 player1.bullet1.timer_1us1.count[15]
.sym 8253 player1.bullet1.timer_1us1.count[0]
.sym 8356 player1.shoot_debouncer.timer_1us1.count[8]
.sym 8357 player1.shoot_debouncer.timer_1us1.count[12]
.sym 8358 player1.shoot_debouncer.timer_1us1.count[13]
.sym 8359 player1.shoot_debouncer.timer_1us1.count[0]
.sym 8362 $abc$14547$n1624
.sym 8363 $abc$14547$n1625
.sym 8364 $false
.sym 8365 $false
.sym 8368 $abc$14547$n1332
.sym 8369 $abc$14547$n1994
.sym 8370 player1.shoot_debouncer.counter_enabled
.sym 8371 $false
.sym 8374 $abc$14547$n1332
.sym 8375 $abc$14547$n1992
.sym 8376 player1.shoot_debouncer.counter_enabled
.sym 8377 $false
.sym 8392 $abc$14547$n1332
.sym 8393 $abc$14547$n1991
.sym 8394 player1.shoot_debouncer.counter_enabled
.sym 8395 $false
.sym 8398 $abc$14547$n1332
.sym 8399 $abc$14547$n1997
.sym 8400 player1.shoot_debouncer.counter_enabled
.sym 8401 $false
.sym 8402 $true
.sym 8403 clk_36MHz_generator1.clk_36MHz$2
.sym 8404 $abc$14547$n65$2
.sym 8406 player1.bullet1.timer_1us1.count[16]
.sym 8407 player1.bullet1.timer_1us1.count[19]
.sym 8408 player1.bullet1.timer_1us1.count[18]
.sym 8410 player1.bullet1.timer_1us1.count[23]
.sym 8411 player1.bullet1.timer_1us1.count[22]
.sym 8479 $abc$14547$n1332
.sym 8480 $abc$14547$n2008
.sym 8481 player1.shoot_debouncer.counter_enabled
.sym 8482 $false
.sym 8485 $abc$14547$n1332
.sym 8486 $abc$14547$n2001
.sym 8487 player1.shoot_debouncer.counter_enabled
.sym 8488 $false
.sym 8509 $abc$14547$n1332
.sym 8510 $abc$14547$n2004
.sym 8511 player1.shoot_debouncer.counter_enabled
.sym 8512 $false
.sym 8515 $abc$14547$n1332
.sym 8516 $abc$14547$n1998
.sym 8517 player1.shoot_debouncer.counter_enabled
.sym 8518 $false
.sym 8525 $true
.sym 8526 clk_36MHz_generator1.clk_36MHz$2
.sym 8527 $abc$14547$n65$2
.sym 8528 player1.bullet1.timer_1us1.count[26]
.sym 8529 player1.right_debouncer.current_state[1]
.sym 8533 player1.right_debouncer.current_state[0]
.sym 8534 player1.bullet1.timer_1us1.count[27]
.sym 8602 $abc$14547$n2179
.sym 8603 $abc$14547$n2195
.sym 8604 vga_controller1.x[3]
.sym 8605 vga_controller1.x[2]
.sym 8608 $abc$14547$n2169
.sym 8609 $abc$14547$n2177
.sym 8610 vga_controller1.x[4]
.sym 8611 vga_controller1.x[2]
.sym 8614 $abc$14547$n2189
.sym 8615 $abc$14547$n2197
.sym 8616 vga_controller1.x[2]
.sym 8617 vga_controller1.x[4]
.sym 8620 $abc$14547$n2175
.sym 8621 $abc$14547$n2183
.sym 8622 vga_controller1.x[4]
.sym 8623 vga_controller1.x[2]
.sym 8626 $abc$14547$n2173
.sym 8627 $abc$14547$n2181
.sym 8628 vga_controller1.x[4]
.sym 8629 vga_controller1.x[2]
.sym 8632 $abc$14547$n2171
.sym 8633 $abc$14547$n2187
.sym 8634 vga_controller1.x[2]
.sym 8635 vga_controller1.x[3]
.sym 8638 $abc$14547$n1332
.sym 8639 $abc$14547$n2012
.sym 8640 player1.shoot_debouncer.counter_enabled
.sym 8641 $false
.sym 8644 $abc$14547$n1332
.sym 8645 $abc$14547$n2007
.sym 8646 player1.shoot_debouncer.counter_enabled
.sym 8647 $false
.sym 8648 $true
.sym 8649 clk_36MHz_generator1.clk_36MHz$2
.sym 8650 $abc$14547$n65$2
.sym 8652 player1.right_debouncer.counter_enabled
.sym 8653 player1.right_debounced
.sym 8657 player1.right_debouncer.timer_1us1.q
.sym 8725 $abc$14547$n1442
.sym 8726 $abc$14547$n1436_1
.sym 8727 vga_controller1.x[0]
.sym 8728 vga_controller1.x[1]
.sym 8731 $abc$14547$n1449
.sym 8732 vga_controller1.x[0]
.sym 8733 $abc$14547$n1455
.sym 8734 vga_controller1.x[1]
.sym 8737 $abc$14547$n2174
.sym 8738 $abc$14547$n2182
.sym 8739 vga_controller1.x[4]
.sym 8740 $abc$14547$n1784
.sym 8743 $abc$14547$n2168
.sym 8744 $abc$14547$n2176
.sym 8745 vga_controller1.x[4]
.sym 8746 $abc$14547$n1788_1
.sym 8749 $abc$14547$n1459
.sym 8750 $abc$14547$n1460
.sym 8751 vga_controller1.x[4]
.sym 8752 $abc$14547$n1456
.sym 8755 $abc$14547$n2198
.sym 8756 $abc$14547$n2199
.sym 8757 vga_controller1.x[4]
.sym 8758 vga_controller1.x[2]
.sym 8761 $abc$14547$n1440
.sym 8762 $abc$14547$n1441
.sym 8763 $abc$14547$n1785_1
.sym 8764 vga_controller1.x[3]
.sym 8774 $abc$14547$n1153
.sym 8775 $abc$14547$n1158
.sym 8776 $abc$14547$n1157
.sym 8777 $abc$14547$n935
.sym 8778 $abc$14547$n946_1
.sym 8779 $abc$14547$n963
.sym 8780 $abc$14547$n962_1
.sym 8781 $abc$14547$n1147
.sym 8848 $abc$14547$n2170
.sym 8849 $abc$14547$n2186
.sym 8850 vga_controller1.x[2]
.sym 8851 vga_controller1.x[3]
.sym 8854 $abc$14547$n2172
.sym 8855 $abc$14547$n2180
.sym 8856 vga_controller1.x[4]
.sym 8857 $abc$14547$n1786
.sym 8860 $abc$14547$n2188
.sym 8861 $abc$14547$n2196
.sym 8862 vga_controller1.x[4]
.sym 8863 vga_controller1.x[2]
.sym 8866 $false
.sym 8867 $true$2
.sym 8868 player1.right_debouncer.timer_1us1.count[0]
.sym 8869 $false
.sym 8872 player1.right_debouncer.timer_1us1.count[0]
.sym 8873 reset$2
.sym 8874 player1.right_debouncer.counter_enabled
.sym 8875 $false
.sym 8878 $false
.sym 8879 $false
.sym 8880 $false
.sym 8881 $false
.sym 8884 $abc$14547$n1457
.sym 8885 $abc$14547$n1458
.sym 8886 vga_controller1.x[4]
.sym 8887 vga_controller1.x[0]
.sym 8890 $abc$14547$n1330
.sym 8891 $abc$14547$n1788
.sym 8892 player1.right_debouncer.counter_enabled
.sym 8893 $false
.sym 8894 $true
.sym 8895 clk_36MHz_generator1.clk_36MHz$2
.sym 8896 $abc$14547$n65$2
.sym 8897 $abc$14547$n964_1
.sym 8898 $abc$14547$n939
.sym 8899 $abc$14547$n1260
.sym 8900 $abc$14547$n972
.sym 8901 $abc$14547$n947
.sym 8902 $abc$14547$n933
.sym 8903 $abc$14547$n982
.sym 8904 $abc$14547$n983
.sym 8971 $abc$14547$n1129
.sym 8972 $abc$14547$n970_1
.sym 8973 $abc$14547$n1147
.sym 8974 $abc$14547$n1119
.sym 8977 $abc$14547$n1129
.sym 8978 $abc$14547$n981
.sym 8979 $abc$14547$n962_1
.sym 8980 $abc$14547$n1119
.sym 8983 $abc$14547$n1129
.sym 8984 $abc$14547$n1138
.sym 8985 $abc$14547$n1144
.sym 8986 $false
.sym 8989 $abc$14547$n981
.sym 8990 $abc$14547$n1119
.sym 8991 $false
.sym 8992 $false
.sym 8995 player1.right_debouncer.timer_1us1.count[8]
.sym 8996 player1.right_debouncer.timer_1us1.count[12]
.sym 8997 player1.right_debouncer.timer_1us1.count[13]
.sym 8998 player1.right_debouncer.timer_1us1.count[0]
.sym 9001 $abc$14547$n981
.sym 9002 $abc$14547$n1124
.sym 9003 $abc$14547$n1146
.sym 9004 $false
.sym 9007 $abc$14547$n1147
.sym 9008 $abc$14547$n1124
.sym 9009 $abc$14547$n1149
.sym 9010 $false
.sym 9013 $abc$14547$n970_1
.sym 9014 $abc$14547$n1124
.sym 9015 $abc$14547$n1143
.sym 9016 $false
.sym 9017 $true
.sym 9018 clk_36MHz_generator1.clk_36MHz$2
.sym 9019 $abc$14547$n63$2
.sym 9020 $abc$14547$n943_1
.sym 9021 $abc$14547$n1118
.sym 9022 $abc$14547$n944_1
.sym 9023 $abc$14547$n957
.sym 9024 $abc$14547$n1122
.sym 9025 $abc$14547$n931
.sym 9026 $abc$14547$n948
.sym 9027 player1.ship1.current_state[2]
.sym 9094 $abc$14547$n991
.sym 9095 $abc$14547$n929
.sym 9096 $false
.sym 9097 $false
.sym 9100 $abc$14547$n944_1
.sym 9101 $abc$14547$n957
.sym 9102 $abc$14547$n966
.sym 9103 $false
.sym 9106 player1.ship1.current_state[1]
.sym 9107 player1.ship1.current_state[3]
.sym 9108 player1.ship1.current_state[2]
.sym 9109 $abc$14547$n32
.sym 9112 $abc$14547$n32
.sym 9113 player1.ship1.current_state[1]
.sym 9114 player1.ship1.current_state[3]
.sym 9115 player1.ship1.current_state[2]
.sym 9118 player1.ship1.current_state[1]
.sym 9119 player1.ship1.current_state[3]
.sym 9120 $abc$14547$n32
.sym 9121 player1.ship1.current_state[2]
.sym 9124 $abc$14547$n944_1
.sym 9125 $abc$14547$n957
.sym 9126 $abc$14547$n992
.sym 9127 $false
.sym 9130 player1.ship1.current_state[1]
.sym 9131 player1.ship1.current_state[2]
.sym 9132 player1.ship1.current_state[3]
.sym 9133 $abc$14547$n32
.sym 9136 player1.ship1.current_state[3]
.sym 9137 player1.ship1.current_state[2]
.sym 9138 $abc$14547$n32
.sym 9139 player1.ship1.current_state[1]
.sym 9143 $abc$14547$n1134
.sym 9144 $abc$14547$n1283
.sym 9145 $abc$14547$n941
.sym 9146 $abc$14547$n976
.sym 9147 $abc$14547$n1138
.sym 9148 $abc$14547$n1128
.sym 9149 $abc$14547$n973
.sym 9150 $abc$14547$n1282
.sym 9217 $abc$14547$n973
.sym 9218 $abc$14547$n1119
.sym 9219 $abc$14547$n1128
.sym 9220 $abc$14547$n1124
.sym 9223 $abc$14547$n944_1
.sym 9224 $abc$14547$n957
.sym 9225 $abc$14547$n958_1
.sym 9226 $false
.sym 9229 $abc$14547$n1120
.sym 9230 $abc$14547$n957
.sym 9231 $abc$14547$n958_1
.sym 9232 $abc$14547$n944_1
.sym 9235 $abc$14547$n1129
.sym 9236 $abc$14547$n1118
.sym 9237 $abc$14547$n1128
.sym 9238 $abc$14547$n1119
.sym 9247 $abc$14547$n956_1
.sym 9248 $abc$14547$n1120
.sym 9249 $abc$14547$n1118
.sym 9250 $abc$14547$n1119
.sym 9253 $abc$14547$n1123_1
.sym 9254 $abc$14547$n1124
.sym 9255 $abc$14547$n1127_1
.sym 9256 $false
.sym 9259 $abc$14547$n1123_1
.sym 9260 $abc$14547$n1129
.sym 9261 $abc$14547$n1131
.sym 9262 $false
.sym 9263 $true
.sym 9264 clk_36MHz_generator1.clk_36MHz$2
.sym 9265 $abc$14547$n63$2
.sym 9266 $abc$14547$n974
.sym 9267 $abc$14547$n1133
.sym 9268 $abc$14547$n1136
.sym 9269 $abc$14547$n942
.sym 9270 $abc$14547$n1137
.sym 9271 player1.ship1.current_state[5]
.sym 9272 player1.ship1.current_state[6]
.sym 9273 player1.ship1.current_state[7]
.sym 9340 $abc$14547$n1370
.sym 9341 $abc$14547$n1383
.sym 9342 vga_controller1.x[4]
.sym 9343 $abc$14547$n1780
.sym 9346 $abc$14547$n1416
.sym 9347 $abc$14547$n1404
.sym 9348 vga_controller1.x[4]
.sym 9349 vga_controller1.x[2]
.sym 9352 $abc$14547$n1413
.sym 9353 $abc$14547$n1401
.sym 9354 vga_controller1.x[4]
.sym 9355 vga_controller1.x[2]
.sym 9358 $abc$14547$n1386
.sym 9359 $abc$14547$n1374
.sym 9360 vga_controller1.x[4]
.sym 9361 vga_controller1.x[2]
.sym 9364 $abc$14547$n1407
.sym 9365 $abc$14547$n1395
.sym 9366 vga_controller1.x[4]
.sym 9367 vga_controller1.x[2]
.sym 9370 $abc$14547$n1377
.sym 9371 $abc$14547$n1389
.sym 9372 vga_controller1.x[4]
.sym 9373 $abc$14547$n1778
.sym 9376 $abc$14547$n1392
.sym 9377 $abc$14547$n1380
.sym 9378 vga_controller1.x[4]
.sym 9379 vga_controller1.x[2]
.sym 9382 $abc$14547$n1398
.sym 9383 $abc$14547$n1410
.sym 9384 vga_controller1.x[4]
.sym 9385 $abc$14547$n1782
.sym 9391 $abc$14547$n977
.sym 9393 $abc$14547$n936
.sym 9394 $abc$14547$n975
.sym 9395 $abc$14547$n978
.sym 9396 $abc$14547$n979
.sym 9463 $abc$14547$n1426
.sym 9464 $abc$14547$n1427
.sym 9465 $abc$14547$n1783_1
.sym 9466 vga_controller1.x[3]
.sym 9469 $abc$14547$n1387
.sym 9470 $abc$14547$n1375
.sym 9471 vga_controller1.x[2]
.sym 9472 vga_controller1.x[4]
.sym 9475 $abc$14547$n1433_1
.sym 9476 $abc$14547$n1432
.sym 9477 vga_controller1.x[3]
.sym 9478 $false
.sym 9481 $abc$14547$n1428_1
.sym 9482 $abc$14547$n1431
.sym 9483 $abc$14547$n1422
.sym 9484 vga_controller1.x[1]
.sym 9487 $abc$14547$n1430
.sym 9488 $abc$14547$n1429
.sym 9489 vga_controller1.x[3]
.sym 9490 $false
.sym 9493 $abc$14547$n1415
.sym 9494 $abc$14547$n1409
.sym 9495 vga_controller1.x[0]
.sym 9496 vga_controller1.x[1]
.sym 9499 $abc$14547$n1413_1
.sym 9500 $abc$14547$n1414_1
.sym 9501 $abc$14547$n1779_1
.sym 9502 vga_controller1.x[3]
.sym 9505 $abc$14547$n1419_1
.sym 9506 $abc$14547$n1420
.sym 9507 $abc$14547$n1781_1
.sym 9508 vga_controller1.x[3]
.sym 9512 $abc$14547$n1584_1
.sym 9514 $abc$14547$n382
.sym 9515 $abc$14547$n630
.sym 9516 player1.left_debouncer.timer_1us1.count[3]
.sym 9517 player1.left_debouncer.timer_1us1.count[4]
.sym 9518 player1.left_debouncer.timer_1us1.count[7]
.sym 9586 $abc$14547$n1393
.sym 9587 $abc$14547$n1381
.sym 9588 vga_controller1.x[2]
.sym 9589 vga_controller1.x[4]
.sym 9592 $abc$14547$n1414
.sym 9593 $abc$14547$n1402
.sym 9594 vga_controller1.x[2]
.sym 9595 vga_controller1.x[4]
.sym 9598 $abc$14547$n1399
.sym 9599 $abc$14547$n1411
.sym 9600 vga_controller1.x[4]
.sym 9601 vga_controller1.x[2]
.sym 9604 $abc$14547$n1408
.sym 9605 $abc$14547$n1396
.sym 9606 vga_controller1.x[2]
.sym 9607 vga_controller1.x[4]
.sym 9610 $abc$14547$n1371
.sym 9611 $abc$14547$n1384
.sym 9612 vga_controller1.x[4]
.sym 9613 vga_controller1.x[2]
.sym 9616 $abc$14547$n1378
.sym 9617 $abc$14547$n1390
.sym 9618 vga_controller1.x[4]
.sym 9619 vga_controller1.x[2]
.sym 9622 $abc$14547$n1417
.sym 9623 $abc$14547$n1405
.sym 9624 vga_controller1.x[2]
.sym 9625 vga_controller1.x[4]
.sym 9628 invaders1.speed_timer1.count[1]
.sym 9629 $false
.sym 9630 $false
.sym 9631 $false
.sym 9632 $abc$14547$n382
.sym 9633 clk_36MHz_generator1.clk_36MHz$2
.sym 9634 $abc$14547$n65$2
.sym 9637 $abc$14547$n1887
.sym 9638 $abc$14547$n1888
.sym 9639 $abc$14547$n1889
.sym 9640 $abc$14547$n1890
.sym 9641 $abc$14547$n1891
.sym 9642 $abc$14547$n1892
.sym 9671 $true
.sym 9708 $abc$14547$n574$3
.sym 9709 $false
.sym 9710 $abc$14547$n574
.sym 9711 $false
.sym 9712 $false
.sym 9714 $auto$alumacc.cc:474:replace_alu$4626.C[3]
.sym 9716 $false
.sym 9717 $abc$14547$n537
.sym 9720 $auto$alumacc.cc:474:replace_alu$4626.C[4]
.sym 9722 $false
.sym 9723 $abc$14547$n536
.sym 9726 $auto$alumacc.cc:474:replace_alu$4626.C[5]
.sym 9728 $false
.sym 9729 $abc$14547$n628
.sym 9732 $auto$alumacc.cc:474:replace_alu$4626.C[6]
.sym 9734 $false
.sym 9735 $abc$14547$n571
.sym 9738 $auto$alumacc.cc:474:replace_alu$4626.C[7]
.sym 9740 $false
.sym 9741 $abc$14547$n626
.sym 9744 $auto$alumacc.cc:474:replace_alu$4626.C[8]
.sym 9746 $false
.sym 9747 $abc$14547$n625
.sym 9750 $auto$alumacc.cc:474:replace_alu$4626.C[9]
.sym 9752 $false
.sym 9753 $abc$14547$n623
.sym 9758 $abc$14547$n1893
.sym 9759 $abc$14547$n1894
.sym 9760 $abc$14547$n1895
.sym 9761 $abc$14547$n1896
.sym 9762 $abc$14547$n1897
.sym 9763 $abc$14547$n1898
.sym 9764 $abc$14547$n1899
.sym 9765 $abc$14547$n1900
.sym 9794 $auto$alumacc.cc:474:replace_alu$4626.C[9]
.sym 9831 $abc$14547$n2295
.sym 9833 $false
.sym 9834 $abc$14547$n596
.sym 9838 vga_controller1.v_counter[2]
.sym 9839 $abc$14547$n1043
.sym 9840 $abc$14547$n1472
.sym 9841 $abc$14547$n2295
.sym 9844 $abc$14547$n1329
.sym 9845 $abc$14547$n1689
.sym 9846 $false
.sym 9847 $false
.sym 9850 $abc$14547$n1331
.sym 9851 $abc$14547$n1897
.sym 9852 player1.left_debouncer.counter_enabled
.sym 9853 $false
.sym 9856 $abc$14547$n1331
.sym 9857 $abc$14547$n1894
.sym 9858 player1.left_debouncer.counter_enabled
.sym 9859 $false
.sym 9862 $abc$14547$n1331
.sym 9863 $abc$14547$n1887
.sym 9864 player1.left_debouncer.counter_enabled
.sym 9865 $false
.sym 9868 $abc$14547$n1331
.sym 9869 $abc$14547$n1890
.sym 9870 player1.left_debouncer.counter_enabled
.sym 9871 $false
.sym 9874 $abc$14547$n1329
.sym 9875 $abc$14547$n1693
.sym 9876 $false
.sym 9877 $false
.sym 9878 $true
.sym 9879 clk_36MHz_generator1.clk_36MHz$2
.sym 9880 $abc$14547$n65$2
.sym 9881 $abc$14547$n1901
.sym 9882 $abc$14547$n1902
.sym 9883 $abc$14547$n1903
.sym 9884 $abc$14547$n1904
.sym 9885 $abc$14547$n1905
.sym 9886 $abc$14547$n1906
.sym 9887 $abc$14547$n1907
.sym 9888 $abc$14547$n1908
.sym 9955 $abc$14547$n61$2
.sym 9956 $abc$14547$n1591
.sym 9957 $false
.sym 9958 $false
.sym 9961 $abc$14547$n1331
.sym 9962 $abc$14547$n1906
.sym 9963 player1.left_debouncer.counter_enabled
.sym 9964 $false
.sym 9973 $abc$14547$n1331
.sym 9974 $abc$14547$n1903
.sym 9975 player1.left_debouncer.counter_enabled
.sym 9976 $false
.sym 9979 $abc$14547$n1331
.sym 9980 $abc$14547$n1902
.sym 9981 player1.left_debouncer.counter_enabled
.sym 9982 $false
.sym 9985 $abc$14547$n1329
.sym 9986 $abc$14547$n1717
.sym 9987 $false
.sym 9988 $false
.sym 9991 $abc$14547$n1331
.sym 9992 $abc$14547$n1901
.sym 9993 player1.left_debouncer.counter_enabled
.sym 9994 $false
.sym 9997 $abc$14547$n1331
.sym 9998 $abc$14547$n1898
.sym 9999 player1.left_debouncer.counter_enabled
.sym 10000 $false
.sym 10001 $true
.sym 10002 clk_36MHz_generator1.clk_36MHz$2
.sym 10003 $abc$14547$n65$2
.sym 10004 $abc$14547$n1909
.sym 10005 $abc$14547$n1910
.sym 10006 $abc$14547$n1911
.sym 10007 $abc$14547$n1912
.sym 10008 $abc$14547$n1913
.sym 10009 $abc$14547$n1914
.sym 10010 $abc$14547$n1915
.sym 10011 $abc$14547$n1916
.sym 10078 $false
.sym 10079 $true$2
.sym 10080 player1.left_debouncer.timer_1us1.count[0]
.sym 10081 $false
.sym 10090 $abc$14547$n1331
.sym 10091 $abc$14547$n1910
.sym 10092 player1.left_debouncer.counter_enabled
.sym 10093 $false
.sym 10096 $abc$14547$n1331
.sym 10097 $abc$14547$n1909
.sym 10098 player1.left_debouncer.counter_enabled
.sym 10099 $false
.sym 10114 $abc$14547$n1331
.sym 10115 $abc$14547$n1912
.sym 10116 player1.left_debouncer.counter_enabled
.sym 10117 $false
.sym 10124 $true
.sym 10125 clk_36MHz_generator1.clk_36MHz$2
.sym 10126 $abc$14547$n65$2
.sym 10228 $abc$14547$n2018
.sym 10229 $abc$14547$n2020
.sym 10230 $abc$14547$n2022
.sym 10231 $abc$14547$n2024
.sym 10232 $abc$14547$n2026
.sym 10233 $abc$14547$n2028
.sym 10301 $abc$14547$n1333
.sym 10302 $abc$14547$n2028
.sym 10303 $false
.sym 10304 $false
.sym 10313 $abc$14547$n1333
.sym 10314 $abc$14547$n2024
.sym 10315 $false
.sym 10316 $false
.sym 10319 player1.shoot_debouncer.timer_1us1.q
.sym 10320 shoot$2
.sym 10321 player1.shoot_debouncer.current_state[1]
.sym 10322 player1.shoot_debouncer.current_state[0]
.sym 10325 $abc$14547$n1333
.sym 10326 $abc$14547$n2022
.sym 10327 $false
.sym 10328 $false
.sym 10331 $abc$14547$n1333
.sym 10332 $abc$14547$n2026
.sym 10333 $false
.sym 10334 $false
.sym 10337 $abc$14547$n1333
.sym 10338 $abc$14547$n2020
.sym 10339 $false
.sym 10340 $false
.sym 10347 $true
.sym 10348 clk_36MHz_generator1.clk_36MHz$2
.sym 10349 $abc$14547$n65$2
.sym 10352 clk_36MHz_generator1.clk_36MHz
.sym 10354 $abc$14547$n2030
.sym 10355 $abc$14547$n2032
.sym 10356 $abc$14547$n2034
.sym 10357 $abc$14547$n2036
.sym 10358 $abc$14547$n2038
.sym 10359 $abc$14547$n2040
.sym 10360 $abc$14547$n2042
.sym 10361 $abc$14547$n2044
.sym 10464 $false
.sym 10465 $true$2
.sym 10466 player1.bullet1.timer_1us1.count[0]
.sym 10467 $false
.sym 10482 $abc$14547$n1333
.sym 10483 $abc$14547$n2038
.sym 10484 $false
.sym 10485 $false
.sym 10488 $abc$14547$n1333
.sym 10489 $abc$14547$n2040
.sym 10490 $false
.sym 10491 $false
.sym 10494 $abc$14547$n1333
.sym 10495 $abc$14547$n2044
.sym 10496 $false
.sym 10497 $false
.sym 10506 $abc$14547$n1333
.sym 10507 $abc$14547$n2014
.sym 10508 $false
.sym 10509 $false
.sym 10510 $true
.sym 10511 clk_36MHz_generator1.clk_36MHz$2
.sym 10512 $abc$14547$n65$2
.sym 10513 $abc$14547$n2046
.sym 10514 $abc$14547$n2048
.sym 10515 $abc$14547$n2050
.sym 10516 $abc$14547$n2052
.sym 10517 $abc$14547$n2054
.sym 10518 $abc$14547$n2056
.sym 10519 $abc$14547$n2058
.sym 10520 $abc$14547$n2060
.sym 10593 $abc$14547$n1333
.sym 10594 $abc$14547$n2046
.sym 10595 $false
.sym 10596 $false
.sym 10599 $abc$14547$n1333
.sym 10600 $abc$14547$n2052
.sym 10601 $false
.sym 10602 $false
.sym 10605 $abc$14547$n1333
.sym 10606 $abc$14547$n2050
.sym 10607 $false
.sym 10608 $false
.sym 10617 $abc$14547$n1333
.sym 10618 $abc$14547$n2060
.sym 10619 $false
.sym 10620 $false
.sym 10623 $abc$14547$n1333
.sym 10624 $abc$14547$n2058
.sym 10625 $false
.sym 10626 $false
.sym 10633 $true
.sym 10634 clk_36MHz_generator1.clk_36MHz$2
.sym 10635 $abc$14547$n65$2
.sym 10636 $abc$14547$n2062
.sym 10637 $abc$14547$n2064
.sym 10638 $abc$14547$n2066
.sym 10639 $abc$14547$n2068
.sym 10640 $abc$14547$n2070
.sym 10641 $abc$14547$n2072
.sym 10642 $abc$14547$n2074
.sym 10643 $abc$14547$n2076
.sym 10710 $abc$14547$n1333
.sym 10711 $abc$14547$n2066
.sym 10712 $false
.sym 10713 $false
.sym 10716 player1.right_debouncer.timer_1us1.q
.sym 10717 right$2
.sym 10718 player1.right_debouncer.current_state[1]
.sym 10719 player1.right_debouncer.current_state[0]
.sym 10740 player1.right_debouncer.timer_1us1.q
.sym 10741 right$2
.sym 10742 player1.right_debouncer.current_state[1]
.sym 10743 player1.right_debouncer.current_state[0]
.sym 10746 $abc$14547$n1333
.sym 10747 $abc$14547$n2068
.sym 10748 $false
.sym 10749 $false
.sym 10756 $true
.sym 10757 clk_36MHz_generator1.clk_36MHz$2
.sym 10758 $abc$14547$n65$2
.sym 10760 $abc$14547$n1160
.sym 10761 player1.left_debouncer.counter_enabled
.sym 10762 player1.left_debounced
.sym 10763 $abc$14547$n1155
.sym 10765 player1.left_debouncer.current_state[0]
.sym 10766 player1.left_debouncer.current_state[1]
.sym 10839 player1.right_debouncer.current_state[1]
.sym 10840 player1.right_debouncer.current_state[0]
.sym 10841 $false
.sym 10842 $false
.sym 10845 player1.right_debouncer.current_state[1]
.sym 10846 player1.right_debouncer.current_state[0]
.sym 10847 $false
.sym 10848 $false
.sym 10869 $abc$14547$n1330
.sym 10870 $false
.sym 10871 $false
.sym 10872 $false
.sym 10879 $true
.sym 10880 clk_36MHz_generator1.clk_36MHz$2
.sym 10881 $false
.sym 10882 $abc$14547$n1163
.sym 10883 $abc$14547$n938_1
.sym 10884 $abc$14547$n1156
.sym 10885 $abc$14547$n940
.sym 10886 player1.ship1.current_state[13]
.sym 10887 player1.ship1.current_state[15]
.sym 10888 player1.ship1.current_state[12]
.sym 10889 player1.ship1.current_state[14]
.sym 10956 $abc$14547$n932_1
.sym 10957 $abc$14547$n935
.sym 10958 $false
.sym 10959 $false
.sym 10962 $abc$14547$n936
.sym 10963 $abc$14547$n937_1
.sym 10964 $abc$14547$n989
.sym 10965 $false
.sym 10968 $abc$14547$n932_1
.sym 10969 $abc$14547$n1158
.sym 10970 $false
.sym 10971 $false
.sym 10974 $abc$14547$n936
.sym 10975 $abc$14547$n937_1
.sym 10976 $abc$14547$n938_1
.sym 10977 $false
.sym 10980 $abc$14547$n936
.sym 10981 $abc$14547$n937_1
.sym 10982 $abc$14547$n947
.sym 10983 $false
.sym 10986 $abc$14547$n936
.sym 10987 $abc$14547$n937_1
.sym 10988 $false
.sym 10989 $false
.sym 10992 $abc$14547$n963
.sym 10993 $abc$14547$n945
.sym 10994 $abc$14547$n964_1
.sym 10995 $false
.sym 10998 $abc$14547$n945
.sym 10999 $abc$14547$n946_1
.sym 11000 $false
.sym 11001 $false
.sym 11005 $abc$14547$n1152
.sym 11006 $abc$14547$n1151
.sym 11007 $abc$14547$n1266
.sym 11008 $abc$14547$n970_1
.sym 11009 $abc$14547$n1167
.sym 11010 $abc$14547$n1166
.sym 11011 $abc$14547$n971_1
.sym 11012 player1.ship1.current_state[11]
.sym 11079 player1.ship1.current_state[9]
.sym 11080 player1.ship1.current_state[8]
.sym 11081 player1.ship1.current_state[10]
.sym 11082 player1.ship1.current_state[11]
.sym 11085 $abc$14547$n933
.sym 11086 $abc$14547$n940
.sym 11087 $abc$14547$n937_1
.sym 11088 $false
.sym 11091 $abc$14547$n939
.sym 11092 $abc$14547$n974
.sym 11093 $abc$14547$n932_1
.sym 11094 $abc$14547$n1158
.sym 11097 player1.ship1.current_state[9]
.sym 11098 player1.ship1.current_state[11]
.sym 11099 player1.ship1.current_state[10]
.sym 11100 player1.ship1.current_state[8]
.sym 11103 player1.ship1.current_state[9]
.sym 11104 player1.ship1.current_state[8]
.sym 11105 player1.ship1.current_state[11]
.sym 11106 player1.ship1.current_state[10]
.sym 11109 player1.ship1.current_state[9]
.sym 11110 player1.ship1.current_state[8]
.sym 11111 player1.ship1.current_state[11]
.sym 11112 player1.ship1.current_state[10]
.sym 11115 $abc$14547$n936
.sym 11116 $abc$14547$n937_1
.sym 11117 $abc$14547$n983
.sym 11118 $false
.sym 11121 player1.ship1.current_state[8]
.sym 11122 player1.ship1.current_state[11]
.sym 11123 player1.ship1.current_state[10]
.sym 11124 player1.ship1.current_state[9]
.sym 11128 $abc$14547$n1267
.sym 11129 $abc$14547$n1281_1
.sym 11130 $abc$14547$n945
.sym 11131 $abc$14547$n932_1
.sym 11132 $abc$14547$n1280
.sym 11133 $abc$14547$n930
.sym 11134 $abc$14547$n1262
.sym 11135 $abc$14547$n951
.sym 11202 $abc$14547$n946_1
.sym 11203 $abc$14547$n945
.sym 11204 $abc$14547$n944_1
.sym 11205 $abc$14547$n948
.sym 11208 $abc$14547$n944_1
.sym 11209 $abc$14547$n948
.sym 11210 $false
.sym 11211 $false
.sym 11214 $abc$14547$n933
.sym 11215 $abc$14547$n940
.sym 11216 $abc$14547$n936
.sym 11217 $false
.sym 11220 player1.ship1.current_state[19]
.sym 11221 $abc$14547$n934_1
.sym 11222 $false
.sym 11223 $false
.sym 11226 $abc$14547$n1123_1
.sym 11227 $abc$14547$n1119
.sym 11228 $abc$14547$n1118
.sym 11229 $abc$14547$n1124
.sym 11232 $abc$14547$n939
.sym 11233 $abc$14547$n941
.sym 11234 $abc$14547$n932_1
.sym 11235 $abc$14547$n935
.sym 11238 player1.ship1.current_state[19]
.sym 11239 $abc$14547$n949_1
.sym 11240 $abc$14547$n934_1
.sym 11241 $false
.sym 11244 player1.right_debounced
.sym 11245 $abc$14547$n956_1
.sym 11246 reset$2
.sym 11247 $abc$14547$n1122
.sym 11248 $true
.sym 11249 clk_36MHz_generator1.clk_36MHz$2
.sym 11250 $abc$14547$n63$2
.sym 11251 $abc$14547$n1278_1
.sym 11252 $abc$14547$n1279
.sym 11253 $abc$14547$n1120
.sym 11254 $abc$14547$n1119
.sym 11255 $abc$14547$n1285
.sym 11256 $abc$14547$n1268
.sym 11257 $abc$14547$n1270
.sym 11258 $abc$14547$n1269_1
.sym 11325 $abc$14547$n957
.sym 11326 $abc$14547$n939
.sym 11327 $abc$14547$n977
.sym 11328 $false
.sym 11331 $abc$14547$n957
.sym 11332 $abc$14547$n939
.sym 11333 $abc$14547$n979
.sym 11334 $abc$14547$n1268
.sym 11337 player1.ship1.current_state[19]
.sym 11338 $abc$14547$n942
.sym 11339 $abc$14547$n934_1
.sym 11340 $false
.sym 11343 $abc$14547$n979
.sym 11344 $abc$14547$n977
.sym 11345 $abc$14547$n957
.sym 11346 $abc$14547$n939
.sym 11349 $abc$14547$n957
.sym 11350 $abc$14547$n939
.sym 11351 $abc$14547$n979
.sym 11352 $false
.sym 11355 $abc$14547$n939
.sym 11356 $abc$14547$n941
.sym 11357 $false
.sym 11358 $false
.sym 11361 $abc$14547$n939
.sym 11362 $abc$14547$n974
.sym 11363 $false
.sym 11364 $false
.sym 11367 $abc$14547$n1119
.sym 11368 $abc$14547$n1179
.sym 11369 $abc$14547$n1284
.sym 11370 $abc$14547$n1283
.sym 11374 $abc$14547$n984
.sym 11375 $abc$14547$n1271
.sym 11376 $abc$14547$n1178
.sym 11377 $abc$14547$n1141
.sym 11378 $abc$14547$n1140
.sym 11379 $abc$14547$n1173
.sym 11380 $abc$14547$n1272
.sym 11381 player1.ship1.current_state[19]
.sym 11448 player1.ship1.current_state[19]
.sym 11449 $abc$14547$n975
.sym 11450 $abc$14547$n934_1
.sym 11451 $false
.sym 11454 $abc$14547$n1124
.sym 11455 $abc$14547$n973
.sym 11456 $abc$14547$n1134
.sym 11457 $abc$14547$n1119
.sym 11460 $abc$14547$n1134
.sym 11461 $abc$14547$n1124
.sym 11462 $false
.sym 11463 $false
.sym 11466 player1.ship1.current_state[5]
.sym 11467 player1.ship1.current_state[7]
.sym 11468 player1.ship1.current_state[6]
.sym 11469 player1.ship1.current_state[4]
.sym 11472 $abc$14547$n1129
.sym 11473 $abc$14547$n973
.sym 11474 $abc$14547$n1138
.sym 11475 $abc$14547$n1119
.sym 11478 $abc$14547$n1128
.sym 11479 $abc$14547$n1129
.sym 11480 $abc$14547$n1133
.sym 11481 $false
.sym 11484 reset$2
.sym 11485 $abc$14547$n991
.sym 11486 $abc$14547$n1136
.sym 11487 $abc$14547$n1137
.sym 11490 $abc$14547$n1138
.sym 11491 $abc$14547$n1124
.sym 11492 $abc$14547$n1140
.sym 11493 $false
.sym 11494 $true
.sym 11495 clk_36MHz_generator1.clk_36MHz$2
.sym 11496 $abc$14547$n63$2
.sym 11497 player1.left_debouncer.timer_1us1.q
.sym 11501 invaders1.speed_timer1.q
.sym 11583 player1.ship1.current_state[7]
.sym 11584 $abc$14547$n978
.sym 11585 player1.ship1.current_state[6]
.sym 11586 $false
.sym 11595 player1.ship1.current_state[5]
.sym 11596 player1.ship1.current_state[4]
.sym 11597 player1.ship1.current_state[7]
.sym 11598 player1.ship1.current_state[6]
.sym 11601 player1.ship1.current_state[4]
.sym 11602 player1.ship1.current_state[7]
.sym 11603 player1.ship1.current_state[6]
.sym 11604 player1.ship1.current_state[5]
.sym 11607 player1.ship1.current_state[5]
.sym 11608 player1.ship1.current_state[4]
.sym 11609 $false
.sym 11610 $false
.sym 11613 player1.ship1.current_state[6]
.sym 11614 player1.ship1.current_state[7]
.sym 11615 $abc$14547$n978
.sym 11616 $false
.sym 11694 player1.left_debouncer.timer_1us1.count[2]
.sym 11695 player1.left_debouncer.timer_1us1.count[3]
.sym 11696 player1.left_debouncer.timer_1us1.count[7]
.sym 11697 player1.left_debouncer.timer_1us1.count[15]
.sym 11706 invaders1.speed_timer1.count[0]
.sym 11707 reset$2
.sym 11708 $false
.sym 11709 $false
.sym 11712 vga_controller1.v_counter[0]
.sym 11713 $false
.sym 11714 $false
.sym 11715 $false
.sym 11718 $abc$14547$n1331
.sym 11719 $abc$14547$n1888
.sym 11720 player1.left_debouncer.counter_enabled
.sym 11721 $false
.sym 11724 $abc$14547$n1331
.sym 11725 $abc$14547$n1889
.sym 11726 player1.left_debouncer.counter_enabled
.sym 11727 $false
.sym 11730 $abc$14547$n1331
.sym 11731 $abc$14547$n1892
.sym 11732 player1.left_debouncer.counter_enabled
.sym 11733 $false
.sym 11740 $true
.sym 11741 clk_36MHz_generator1.clk_36MHz$2
.sym 11742 $abc$14547$n65$2
.sym 11744 $abc$14547$n1042
.sym 11745 $abc$14547$n394
.sym 11746 $abc$14547$n1588_1
.sym 11747 $abc$14547$n571
.sym 11748 $abc$14547$n352
.sym 11749 $abc$14547$n537
.sym 11750 player1.left_debouncer.timer_1us1.count[1]
.sym 11779 $true
.sym 11816 player1.left_debouncer.timer_1us1.count[0]$2
.sym 11817 $false
.sym 11818 player1.left_debouncer.timer_1us1.count[0]
.sym 11819 $false
.sym 11820 $false
.sym 11822 $auto$alumacc.cc:474:replace_alu$4614.C[2]
.sym 11824 $false
.sym 11825 player1.left_debouncer.timer_1us1.count[1]
.sym 11828 $auto$alumacc.cc:474:replace_alu$4614.C[3]
.sym 11829 $false
.sym 11830 $false
.sym 11831 player1.left_debouncer.timer_1us1.count[2]
.sym 11832 $auto$alumacc.cc:474:replace_alu$4614.C[2]
.sym 11834 $auto$alumacc.cc:474:replace_alu$4614.C[4]
.sym 11835 $false
.sym 11836 $false
.sym 11837 player1.left_debouncer.timer_1us1.count[3]
.sym 11838 $auto$alumacc.cc:474:replace_alu$4614.C[3]
.sym 11840 $auto$alumacc.cc:474:replace_alu$4614.C[5]
.sym 11841 $false
.sym 11842 $false
.sym 11843 player1.left_debouncer.timer_1us1.count[4]
.sym 11844 $auto$alumacc.cc:474:replace_alu$4614.C[4]
.sym 11846 $auto$alumacc.cc:474:replace_alu$4614.C[6]
.sym 11847 $false
.sym 11848 $false
.sym 11849 player1.left_debouncer.timer_1us1.count[5]
.sym 11850 $auto$alumacc.cc:474:replace_alu$4614.C[5]
.sym 11852 $auto$alumacc.cc:474:replace_alu$4614.C[7]
.sym 11853 $false
.sym 11854 $false
.sym 11855 player1.left_debouncer.timer_1us1.count[6]
.sym 11856 $auto$alumacc.cc:474:replace_alu$4614.C[6]
.sym 11858 $auto$alumacc.cc:474:replace_alu$4614.C[8]
.sym 11859 $false
.sym 11860 $false
.sym 11861 player1.left_debouncer.timer_1us1.count[7]
.sym 11862 $auto$alumacc.cc:474:replace_alu$4614.C[7]
.sym 11866 $abc$14547$n1585_1
.sym 11867 $abc$14547$n1580
.sym 11868 player1.left_debouncer.timer_1us1.count[6]
.sym 11869 player1.left_debouncer.timer_1us1.count[14]
.sym 11870 player1.left_debouncer.timer_1us1.count[10]
.sym 11871 player1.left_debouncer.timer_1us1.count[15]
.sym 11872 player1.left_debouncer.timer_1us1.count[8]
.sym 11873 player1.left_debouncer.timer_1us1.count[11]
.sym 11902 $auto$alumacc.cc:474:replace_alu$4614.C[8]
.sym 11939 $auto$alumacc.cc:474:replace_alu$4614.C[9]
.sym 11940 $false
.sym 11941 $false
.sym 11942 player1.left_debouncer.timer_1us1.count[8]
.sym 11943 $auto$alumacc.cc:474:replace_alu$4614.C[8]
.sym 11945 $auto$alumacc.cc:474:replace_alu$4614.C[10]
.sym 11946 $false
.sym 11947 $false
.sym 11948 player1.left_debouncer.timer_1us1.count[9]
.sym 11949 $auto$alumacc.cc:474:replace_alu$4614.C[9]
.sym 11951 $auto$alumacc.cc:474:replace_alu$4614.C[11]
.sym 11952 $false
.sym 11953 $false
.sym 11954 player1.left_debouncer.timer_1us1.count[10]
.sym 11955 $auto$alumacc.cc:474:replace_alu$4614.C[10]
.sym 11957 $auto$alumacc.cc:474:replace_alu$4614.C[12]
.sym 11958 $false
.sym 11959 $false
.sym 11960 player1.left_debouncer.timer_1us1.count[11]
.sym 11961 $auto$alumacc.cc:474:replace_alu$4614.C[11]
.sym 11963 $auto$alumacc.cc:474:replace_alu$4614.C[13]
.sym 11964 $false
.sym 11965 $false
.sym 11966 player1.left_debouncer.timer_1us1.count[12]
.sym 11967 $auto$alumacc.cc:474:replace_alu$4614.C[12]
.sym 11969 $auto$alumacc.cc:474:replace_alu$4614.C[14]
.sym 11970 $false
.sym 11971 $false
.sym 11972 player1.left_debouncer.timer_1us1.count[13]
.sym 11973 $auto$alumacc.cc:474:replace_alu$4614.C[13]
.sym 11975 $auto$alumacc.cc:474:replace_alu$4614.C[15]
.sym 11976 $false
.sym 11977 $false
.sym 11978 player1.left_debouncer.timer_1us1.count[14]
.sym 11979 $auto$alumacc.cc:474:replace_alu$4614.C[14]
.sym 11981 $auto$alumacc.cc:474:replace_alu$4614.C[16]
.sym 11982 $false
.sym 11983 $false
.sym 11984 player1.left_debouncer.timer_1us1.count[15]
.sym 11985 $auto$alumacc.cc:474:replace_alu$4614.C[15]
.sym 11989 $abc$14547$n1586_1
.sym 11990 $abc$14547$n1582
.sym 11991 $abc$14547$n1331
.sym 11992 $abc$14547$n1581
.sym 11993 player1.left_debouncer.timer_1us1.count[23]
.sym 11994 player1.left_debouncer.timer_1us1.count[22]
.sym 11995 player1.left_debouncer.timer_1us1.count[20]
.sym 11996 player1.left_debouncer.timer_1us1.count[19]
.sym 12025 $auto$alumacc.cc:474:replace_alu$4614.C[16]
.sym 12062 $auto$alumacc.cc:474:replace_alu$4614.C[17]
.sym 12063 $false
.sym 12064 $false
.sym 12065 player1.left_debouncer.timer_1us1.count[16]
.sym 12066 $auto$alumacc.cc:474:replace_alu$4614.C[16]
.sym 12068 $auto$alumacc.cc:474:replace_alu$4614.C[18]
.sym 12069 $false
.sym 12070 $false
.sym 12071 player1.left_debouncer.timer_1us1.count[17]
.sym 12072 $auto$alumacc.cc:474:replace_alu$4614.C[17]
.sym 12074 $auto$alumacc.cc:474:replace_alu$4614.C[19]
.sym 12075 $false
.sym 12076 $false
.sym 12077 player1.left_debouncer.timer_1us1.count[18]
.sym 12078 $auto$alumacc.cc:474:replace_alu$4614.C[18]
.sym 12080 $auto$alumacc.cc:474:replace_alu$4614.C[20]
.sym 12081 $false
.sym 12082 $false
.sym 12083 player1.left_debouncer.timer_1us1.count[19]
.sym 12084 $auto$alumacc.cc:474:replace_alu$4614.C[19]
.sym 12086 $auto$alumacc.cc:474:replace_alu$4614.C[21]
.sym 12087 $false
.sym 12088 $false
.sym 12089 player1.left_debouncer.timer_1us1.count[20]
.sym 12090 $auto$alumacc.cc:474:replace_alu$4614.C[20]
.sym 12092 $auto$alumacc.cc:474:replace_alu$4614.C[22]
.sym 12093 $false
.sym 12094 $false
.sym 12095 player1.left_debouncer.timer_1us1.count[21]
.sym 12096 $auto$alumacc.cc:474:replace_alu$4614.C[21]
.sym 12098 $auto$alumacc.cc:474:replace_alu$4614.C[23]
.sym 12099 $false
.sym 12100 $false
.sym 12101 player1.left_debouncer.timer_1us1.count[22]
.sym 12102 $auto$alumacc.cc:474:replace_alu$4614.C[22]
.sym 12104 $auto$alumacc.cc:474:replace_alu$4614.C[24]
.sym 12105 $false
.sym 12106 $false
.sym 12107 player1.left_debouncer.timer_1us1.count[23]
.sym 12108 $auto$alumacc.cc:474:replace_alu$4614.C[23]
.sym 12112 $abc$14547$n1587
.sym 12113 $abc$14547$n1583
.sym 12114 player1.left_debouncer.timer_1us1.count[29]
.sym 12115 player1.left_debouncer.timer_1us1.count[0]
.sym 12116 player1.left_debouncer.timer_1us1.count[26]
.sym 12117 player1.left_debouncer.timer_1us1.count[31]
.sym 12118 player1.left_debouncer.timer_1us1.count[28]
.sym 12119 player1.left_debouncer.timer_1us1.count[30]
.sym 12148 $auto$alumacc.cc:474:replace_alu$4614.C[24]
.sym 12185 $auto$alumacc.cc:474:replace_alu$4614.C[25]
.sym 12186 $false
.sym 12187 $false
.sym 12188 player1.left_debouncer.timer_1us1.count[24]
.sym 12189 $auto$alumacc.cc:474:replace_alu$4614.C[24]
.sym 12191 $auto$alumacc.cc:474:replace_alu$4614.C[26]
.sym 12192 $false
.sym 12193 $false
.sym 12194 player1.left_debouncer.timer_1us1.count[25]
.sym 12195 $auto$alumacc.cc:474:replace_alu$4614.C[25]
.sym 12197 $auto$alumacc.cc:474:replace_alu$4614.C[27]
.sym 12198 $false
.sym 12199 $false
.sym 12200 player1.left_debouncer.timer_1us1.count[26]
.sym 12201 $auto$alumacc.cc:474:replace_alu$4614.C[26]
.sym 12203 $auto$alumacc.cc:474:replace_alu$4614.C[28]
.sym 12204 $false
.sym 12205 $false
.sym 12206 player1.left_debouncer.timer_1us1.count[27]
.sym 12207 $auto$alumacc.cc:474:replace_alu$4614.C[27]
.sym 12209 $auto$alumacc.cc:474:replace_alu$4614.C[29]
.sym 12210 $false
.sym 12211 $false
.sym 12212 player1.left_debouncer.timer_1us1.count[28]
.sym 12213 $auto$alumacc.cc:474:replace_alu$4614.C[28]
.sym 12215 $auto$alumacc.cc:474:replace_alu$4614.C[30]
.sym 12216 $false
.sym 12217 $false
.sym 12218 player1.left_debouncer.timer_1us1.count[29]
.sym 12219 $auto$alumacc.cc:474:replace_alu$4614.C[29]
.sym 12221 $auto$alumacc.cc:474:replace_alu$4614.C[31]
.sym 12222 $false
.sym 12223 $false
.sym 12224 player1.left_debouncer.timer_1us1.count[30]
.sym 12225 $auto$alumacc.cc:474:replace_alu$4614.C[30]
.sym 12228 $false
.sym 12229 $false
.sym 12230 player1.left_debouncer.timer_1us1.count[31]
.sym 12231 $auto$alumacc.cc:474:replace_alu$4614.C[31]
.sym 12309 clk_36MHz_generator1.clk_36MHz
.sym 12335 player1.shoot_debouncer.counter_enabled
.sym 12336 player1.bullet1.shoot
.sym 12337 $abc$14547$n1672_1
.sym 12338 player1.bullet1.timer_1us1.count[11]
.sym 12339 player1.bullet1.timer_1us1.count[9]
.sym 12340 player1.shoot_debouncer.timer_1us1.count[0]
.sym 12341 player1.bullet1.timer_1us1.count[2]
.sym 12342 player1.shoot_debouncer.current_state[0]
.sym 12372 $true
.sym 12409 player1.bullet1.timer_1us1.count[0]$2
.sym 12410 $false
.sym 12411 player1.bullet1.timer_1us1.count[0]
.sym 12412 $false
.sym 12413 $false
.sym 12415 $auto$alumacc.cc:474:replace_alu$4611.C[2]
.sym 12417 $false
.sym 12418 player1.bullet1.timer_1us1.count[1]
.sym 12421 $auto$alumacc.cc:474:replace_alu$4611.C[3]
.sym 12422 $false
.sym 12423 $false
.sym 12424 player1.bullet1.timer_1us1.count[2]
.sym 12425 $auto$alumacc.cc:474:replace_alu$4611.C[2]
.sym 12427 $auto$alumacc.cc:474:replace_alu$4611.C[4]
.sym 12428 $false
.sym 12429 $false
.sym 12430 player1.bullet1.timer_1us1.count[3]
.sym 12431 $auto$alumacc.cc:474:replace_alu$4611.C[3]
.sym 12433 $auto$alumacc.cc:474:replace_alu$4611.C[5]
.sym 12434 $false
.sym 12435 $false
.sym 12436 player1.bullet1.timer_1us1.count[4]
.sym 12437 $auto$alumacc.cc:474:replace_alu$4611.C[4]
.sym 12439 $auto$alumacc.cc:474:replace_alu$4611.C[6]
.sym 12440 $false
.sym 12441 $false
.sym 12442 player1.bullet1.timer_1us1.count[5]
.sym 12443 $auto$alumacc.cc:474:replace_alu$4611.C[5]
.sym 12445 $auto$alumacc.cc:474:replace_alu$4611.C[7]
.sym 12446 $false
.sym 12447 $false
.sym 12448 player1.bullet1.timer_1us1.count[6]
.sym 12449 $auto$alumacc.cc:474:replace_alu$4611.C[6]
.sym 12451 $auto$alumacc.cc:474:replace_alu$4611.C[8]
.sym 12452 $false
.sym 12453 $false
.sym 12454 player1.bullet1.timer_1us1.count[7]
.sym 12455 $auto$alumacc.cc:474:replace_alu$4611.C[7]
.sym 12461 shoot$2
.sym 12463 $abc$14547$n1666_1
.sym 12464 $abc$14547$n1333
.sym 12465 $abc$14547$n1675_1
.sym 12466 $abc$14547$n1667_1
.sym 12467 $abc$14547$n1671_1
.sym 12468 player1.bullet1.timer_1us1.count[10]
.sym 12469 player1.bullet1.timer_1us1.count[8]
.sym 12470 player1.bullet1.timer_1us1.count[14]
.sym 12535 $auto$alumacc.cc:474:replace_alu$4611.C[8]
.sym 12572 $auto$alumacc.cc:474:replace_alu$4611.C[9]
.sym 12573 $false
.sym 12574 $false
.sym 12575 player1.bullet1.timer_1us1.count[8]
.sym 12576 $auto$alumacc.cc:474:replace_alu$4611.C[8]
.sym 12578 $auto$alumacc.cc:474:replace_alu$4611.C[10]
.sym 12579 $false
.sym 12580 $false
.sym 12581 player1.bullet1.timer_1us1.count[9]
.sym 12582 $auto$alumacc.cc:474:replace_alu$4611.C[9]
.sym 12584 $auto$alumacc.cc:474:replace_alu$4611.C[11]
.sym 12585 $false
.sym 12586 $false
.sym 12587 player1.bullet1.timer_1us1.count[10]
.sym 12588 $auto$alumacc.cc:474:replace_alu$4611.C[10]
.sym 12590 $auto$alumacc.cc:474:replace_alu$4611.C[12]
.sym 12591 $false
.sym 12592 $false
.sym 12593 player1.bullet1.timer_1us1.count[11]
.sym 12594 $auto$alumacc.cc:474:replace_alu$4611.C[11]
.sym 12596 $auto$alumacc.cc:474:replace_alu$4611.C[13]
.sym 12597 $false
.sym 12598 $false
.sym 12599 player1.bullet1.timer_1us1.count[12]
.sym 12600 $auto$alumacc.cc:474:replace_alu$4611.C[12]
.sym 12602 $auto$alumacc.cc:474:replace_alu$4611.C[14]
.sym 12603 $false
.sym 12604 $false
.sym 12605 player1.bullet1.timer_1us1.count[13]
.sym 12606 $auto$alumacc.cc:474:replace_alu$4611.C[13]
.sym 12608 $auto$alumacc.cc:474:replace_alu$4611.C[15]
.sym 12609 $false
.sym 12610 $false
.sym 12611 player1.bullet1.timer_1us1.count[14]
.sym 12612 $auto$alumacc.cc:474:replace_alu$4611.C[14]
.sym 12614 $auto$alumacc.cc:474:replace_alu$4611.C[16]
.sym 12615 $false
.sym 12616 $false
.sym 12617 player1.bullet1.timer_1us1.count[15]
.sym 12618 $auto$alumacc.cc:474:replace_alu$4611.C[15]
.sym 12622 $abc$14547$n1668_1
.sym 12623 $abc$14547$n1669_1
.sym 12624 $abc$14547$n1674_1
.sym 12625 $abc$14547$n1670_1
.sym 12626 $abc$14547$n1673_1
.sym 12627 player1.bullet1.timer_1us1.count[21]
.sym 12628 player1.bullet1.timer_1us1.count[17]
.sym 12629 player1.bullet1.timer_1us1.count[20]
.sym 12658 $auto$alumacc.cc:474:replace_alu$4611.C[16]
.sym 12695 $auto$alumacc.cc:474:replace_alu$4611.C[17]
.sym 12696 $false
.sym 12697 $false
.sym 12698 player1.bullet1.timer_1us1.count[16]
.sym 12699 $auto$alumacc.cc:474:replace_alu$4611.C[16]
.sym 12701 $auto$alumacc.cc:474:replace_alu$4611.C[18]
.sym 12702 $false
.sym 12703 $false
.sym 12704 player1.bullet1.timer_1us1.count[17]
.sym 12705 $auto$alumacc.cc:474:replace_alu$4611.C[17]
.sym 12707 $auto$alumacc.cc:474:replace_alu$4611.C[19]
.sym 12708 $false
.sym 12709 $false
.sym 12710 player1.bullet1.timer_1us1.count[18]
.sym 12711 $auto$alumacc.cc:474:replace_alu$4611.C[18]
.sym 12713 $auto$alumacc.cc:474:replace_alu$4611.C[20]
.sym 12714 $false
.sym 12715 $false
.sym 12716 player1.bullet1.timer_1us1.count[19]
.sym 12717 $auto$alumacc.cc:474:replace_alu$4611.C[19]
.sym 12719 $auto$alumacc.cc:474:replace_alu$4611.C[21]
.sym 12720 $false
.sym 12721 $false
.sym 12722 player1.bullet1.timer_1us1.count[20]
.sym 12723 $auto$alumacc.cc:474:replace_alu$4611.C[20]
.sym 12725 $auto$alumacc.cc:474:replace_alu$4611.C[22]
.sym 12726 $false
.sym 12727 $false
.sym 12728 player1.bullet1.timer_1us1.count[21]
.sym 12729 $auto$alumacc.cc:474:replace_alu$4611.C[21]
.sym 12731 $auto$alumacc.cc:474:replace_alu$4611.C[23]
.sym 12732 $false
.sym 12733 $false
.sym 12734 player1.bullet1.timer_1us1.count[22]
.sym 12735 $auto$alumacc.cc:474:replace_alu$4611.C[22]
.sym 12737 $auto$alumacc.cc:474:replace_alu$4611.C[24]
.sym 12738 $false
.sym 12739 $false
.sym 12740 player1.bullet1.timer_1us1.count[23]
.sym 12741 $auto$alumacc.cc:474:replace_alu$4611.C[23]
.sym 12745 player1.bullet1.timer_1us1.count[30]
.sym 12746 player1.shoot_debouncer.timer_1us1.count[27]
.sym 12747 player1.bullet1.timer_1us1.count[29]
.sym 12748 player1.bullet1.timer_1us1.count[25]
.sym 12749 player1.bullet1.timer_1us1.count[28]
.sym 12750 player1.bullet1.timer_1us1.count[24]
.sym 12751 player1.bullet1.bullet_flying
.sym 12752 player1.bullet1.timer_1us1.count[31]
.sym 12781 $auto$alumacc.cc:474:replace_alu$4611.C[24]
.sym 12818 $auto$alumacc.cc:474:replace_alu$4611.C[25]
.sym 12819 $false
.sym 12820 $false
.sym 12821 player1.bullet1.timer_1us1.count[24]
.sym 12822 $auto$alumacc.cc:474:replace_alu$4611.C[24]
.sym 12824 $auto$alumacc.cc:474:replace_alu$4611.C[26]
.sym 12825 $false
.sym 12826 $false
.sym 12827 player1.bullet1.timer_1us1.count[25]
.sym 12828 $auto$alumacc.cc:474:replace_alu$4611.C[25]
.sym 12830 $auto$alumacc.cc:474:replace_alu$4611.C[27]
.sym 12831 $false
.sym 12832 $false
.sym 12833 player1.bullet1.timer_1us1.count[26]
.sym 12834 $auto$alumacc.cc:474:replace_alu$4611.C[26]
.sym 12836 $auto$alumacc.cc:474:replace_alu$4611.C[28]
.sym 12837 $false
.sym 12838 $false
.sym 12839 player1.bullet1.timer_1us1.count[27]
.sym 12840 $auto$alumacc.cc:474:replace_alu$4611.C[27]
.sym 12842 $auto$alumacc.cc:474:replace_alu$4611.C[29]
.sym 12843 $false
.sym 12844 $false
.sym 12845 player1.bullet1.timer_1us1.count[28]
.sym 12846 $auto$alumacc.cc:474:replace_alu$4611.C[28]
.sym 12848 $auto$alumacc.cc:474:replace_alu$4611.C[30]
.sym 12849 $false
.sym 12850 $false
.sym 12851 player1.bullet1.timer_1us1.count[29]
.sym 12852 $auto$alumacc.cc:474:replace_alu$4611.C[29]
.sym 12854 $auto$alumacc.cc:474:replace_alu$4611.C[31]
.sym 12855 $false
.sym 12856 $false
.sym 12857 player1.bullet1.timer_1us1.count[30]
.sym 12858 $auto$alumacc.cc:474:replace_alu$4611.C[30]
.sym 12861 $false
.sym 12862 $false
.sym 12863 player1.bullet1.timer_1us1.count[31]
.sym 12864 $auto$alumacc.cc:474:replace_alu$4611.C[31]
.sym 12868 $abc$14547$n1109
.sym 12869 $abc$14547$n1129
.sym 12870 $abc$14547$n377
.sym 12871 $abc$14547$n1125
.sym 12872 $abc$14547$n1124
.sym 12873 player1.bullet1.timer_1us1.q
.sym 12875 $abc$14547$n32
.sym 12948 $abc$14547$n1124
.sym 12949 $abc$14547$n1157
.sym 12950 $abc$14547$n1153
.sym 12951 $abc$14547$n1129
.sym 12954 player1.left_debouncer.current_state[1]
.sym 12955 player1.left_debouncer.current_state[0]
.sym 12956 $false
.sym 12957 $false
.sym 12960 player1.left_debouncer.current_state[1]
.sym 12961 player1.left_debouncer.current_state[0]
.sym 12962 $false
.sym 12963 $false
.sym 12966 $abc$14547$n1153
.sym 12967 $abc$14547$n1124
.sym 12968 $false
.sym 12969 $false
.sym 12978 player1.left_debouncer.timer_1us1.q
.sym 12979 left$2
.sym 12980 player1.left_debouncer.current_state[1]
.sym 12981 player1.left_debouncer.current_state[0]
.sym 12984 player1.left_debouncer.timer_1us1.q
.sym 12985 left$2
.sym 12986 player1.left_debouncer.current_state[1]
.sym 12987 player1.left_debouncer.current_state[0]
.sym 12988 $true
.sym 12989 clk_36MHz_generator1.clk_36MHz$2
.sym 12990 $abc$14547$n65$2
.sym 12991 $abc$14547$n1164
.sym 12992 $abc$14547$n990
.sym 12993 $abc$14547$n1256
.sym 12994 $abc$14547$n987
.sym 12995 $abc$14547$n986
.sym 12996 $abc$14547$n1161
.sym 12997 $abc$14547$n989
.sym 12998 invaders1.direction
.sym 13065 $abc$14547$n1124
.sym 13066 $abc$14547$n1161
.sym 13067 $abc$14547$n1157
.sym 13068 $abc$14547$n1129
.sym 13071 player1.ship1.current_state[13]
.sym 13072 player1.ship1.current_state[15]
.sym 13073 player1.ship1.current_state[14]
.sym 13074 player1.ship1.current_state[12]
.sym 13077 $abc$14547$n1157
.sym 13078 $abc$14547$n1119
.sym 13079 $false
.sym 13080 $false
.sym 13083 player1.ship1.current_state[13]
.sym 13084 player1.ship1.current_state[12]
.sym 13085 player1.ship1.current_state[15]
.sym 13086 player1.ship1.current_state[14]
.sym 13089 $abc$14547$n1161
.sym 13090 $abc$14547$n1119
.sym 13091 $abc$14547$n1160
.sym 13092 $false
.sym 13095 $abc$14547$n1164
.sym 13096 $abc$14547$n1124
.sym 13097 $abc$14547$n1166
.sym 13098 $false
.sym 13101 $abc$14547$n1129
.sym 13102 $abc$14547$n962_1
.sym 13103 $abc$14547$n1155
.sym 13104 $abc$14547$n1156
.sym 13107 $abc$14547$n1164
.sym 13108 $abc$14547$n1119
.sym 13109 $abc$14547$n1163
.sym 13110 $false
.sym 13111 $true
.sym 13112 clk_36MHz_generator1.clk_36MHz$2
.sym 13113 $abc$14547$n63$2
.sym 13114 $abc$14547$n980
.sym 13115 $abc$14547$n1289
.sym 13116 $abc$14547$n1288_1
.sym 13117 $abc$14547$n981
.sym 13118 $abc$14547$n1287
.sym 13119 $abc$14547$n1255
.sym 13120 $abc$14547$n1263
.sym 13121 $abc$14547$n1290_1
.sym 13188 $abc$14547$n962_1
.sym 13189 $abc$14547$n1124
.sym 13190 $false
.sym 13191 $false
.sym 13194 $abc$14547$n1147
.sym 13195 $abc$14547$n1129
.sym 13196 $false
.sym 13197 $false
.sym 13200 $abc$14547$n1144
.sym 13201 $abc$14547$n1151
.sym 13202 $abc$14547$n1167
.sym 13203 $abc$14547$n1267
.sym 13206 $abc$14547$n945
.sym 13207 $abc$14547$n971_1
.sym 13208 $false
.sym 13209 $false
.sym 13212 $abc$14547$n1161
.sym 13213 $abc$14547$n1129
.sym 13214 $false
.sym 13215 $false
.sym 13218 $abc$14547$n1119
.sym 13219 $abc$14547$n984
.sym 13220 $abc$14547$n1167
.sym 13221 $false
.sym 13224 $abc$14547$n936
.sym 13225 $abc$14547$n937_1
.sym 13226 $abc$14547$n972
.sym 13227 $false
.sym 13230 $abc$14547$n1119
.sym 13231 $abc$14547$n1153
.sym 13232 $abc$14547$n1151
.sym 13233 $abc$14547$n1152
.sym 13234 $true
.sym 13235 clk_36MHz_generator1.clk_36MHz$2
.sym 13236 $abc$14547$n63$2
.sym 13237 $abc$14547$n1253
.sym 13238 $abc$14547$n1264
.sym 13239 $abc$14547$n1252_1
.sym 13240 $abc$14547$n929
.sym 13241 $abc$14547$n1251
.sym 13242 $abc$14547$n1254
.sym 13243 $abc$14547$n1258
.sym 13244 $abc$14547$n1259
.sym 13311 $abc$14547$n931
.sym 13312 $abc$14547$n1268
.sym 13313 $false
.sym 13314 $false
.sym 13317 $abc$14547$n954
.sym 13318 $abc$14547$n951
.sym 13319 $abc$14547$n945
.sym 13320 $abc$14547$n971_1
.sym 13323 player1.ship1.current_state[19]
.sym 13324 $abc$14547$n934_1
.sym 13325 $abc$14547$n940
.sym 13326 $false
.sym 13329 player1.ship1.current_state[19]
.sym 13330 $abc$14547$n934_1
.sym 13331 $abc$14547$n933
.sym 13332 $false
.sym 13335 $abc$14547$n984
.sym 13336 $abc$14547$n943_1
.sym 13337 $abc$14547$n931
.sym 13338 $abc$14547$n1281_1
.sym 13341 $abc$14547$n956_1
.sym 13342 $abc$14547$n943_1
.sym 13343 $abc$14547$n931
.sym 13344 $abc$14547$n1293_1
.sym 13347 $abc$14547$n1129
.sym 13348 $abc$14547$n971_1
.sym 13349 $abc$14547$n945
.sym 13350 $false
.sym 13353 $abc$14547$n933
.sym 13354 $abc$14547$n940
.sym 13355 $abc$14547$n936
.sym 13356 $abc$14547$n937_1
.sym 13360 $abc$14547$n967_1
.sym 13361 $abc$14547$n1275
.sym 13362 $abc$14547$n960
.sym 13363 $abc$14547$n1274_1
.sym 13364 $abc$14547$n968_1
.sym 13365 $abc$14547$n1170
.sym 13366 $abc$14547$n961_1
.sym 13367 player1.ship1.current_state[20]
.sym 13434 $abc$14547$n1280
.sym 13435 $abc$14547$n1279
.sym 13436 $abc$14547$n1285
.sym 13437 $abc$14547$n1282
.sym 13440 $abc$14547$n1134
.sym 13441 $abc$14547$n1161
.sym 13442 $false
.sym 13443 $false
.sym 13446 player1.right_debounced
.sym 13447 reset$2
.sym 13448 $false
.sym 13449 $false
.sym 13452 reset$2
.sym 13453 player1.left_debounced
.sym 13454 $false
.sym 13455 $false
.sym 13458 player1.left_debounced
.sym 13459 player1.right_debounced
.sym 13460 reset$2
.sym 13461 $false
.sym 13464 $abc$14547$n1119
.sym 13465 $abc$14547$n1120
.sym 13466 $false
.sym 13467 $false
.sym 13470 $abc$14547$n973
.sym 13471 $abc$14547$n1119
.sym 13472 $abc$14547$n1118
.sym 13473 $abc$14547$n1129
.sym 13476 $abc$14547$n1141
.sym 13477 $abc$14547$n1156
.sym 13478 $abc$14547$n1270
.sym 13479 $abc$14547$n1271
.sym 13483 $abc$14547$n1169
.sym 13484 $abc$14547$n934_1
.sym 13485 $abc$14547$n1172
.sym 13486 $abc$14547$n1174
.sym 13487 $abc$14547$n1176
.sym 13488 player1.ship1.current_state[17]
.sym 13489 player1.ship1.current_state[16]
.sym 13490 player1.ship1.current_state[18]
.sym 13557 $abc$14547$n951
.sym 13558 $abc$14547$n985
.sym 13559 $false
.sym 13560 $false
.sym 13563 $abc$14547$n1129
.sym 13564 $abc$14547$n1173
.sym 13565 $abc$14547$n1272
.sym 13566 $abc$14547$n1170
.sym 13569 $abc$14547$n1129
.sym 13570 $abc$14547$n1173
.sym 13571 $abc$14547$n1179
.sym 13572 $abc$14547$n1119
.sym 13575 $abc$14547$n1134
.sym 13576 $abc$14547$n1129
.sym 13577 $false
.sym 13578 $false
.sym 13581 $abc$14547$n1119
.sym 13582 $abc$14547$n970_1
.sym 13583 $abc$14547$n1141
.sym 13584 $false
.sym 13587 $abc$14547$n951
.sym 13588 $abc$14547$n954
.sym 13589 $false
.sym 13590 $false
.sym 13593 $abc$14547$n1268
.sym 13594 $abc$14547$n985
.sym 13595 $abc$14547$n951
.sym 13596 $false
.sym 13599 $abc$14547$n960
.sym 13600 $abc$14547$n1124
.sym 13601 $abc$14547$n1178
.sym 13602 $false
.sym 13603 $true
.sym 13604 clk_36MHz_generator1.clk_36MHz$2
.sym 13605 $abc$14547$n63$2
.sym 13607 $abc$14547$n1434
.sym 13608 $abc$14547$n376
.sym 13609 $abc$14547$n378
.sym 13610 $abc$14547$n1764
.sym 13612 $abc$14547$n56
.sym 13613 $abc$14547$n58
.sym 13680 $abc$14547$n1331
.sym 13681 $false
.sym 13682 $false
.sym 13683 $false
.sym 13704 $abc$14547$n1329
.sym 13705 $false
.sym 13706 $false
.sym 13707 $false
.sym 13726 $true
.sym 13727 clk_36MHz_generator1.clk_36MHz$2
.sym 13728 $false
.sym 13731 $abc$14547$n1657
.sym 13732 $abc$14547$n1658
.sym 13733 player1.bullet1.bullet_y[3]
.sym 13734 player1.bullet1.bullet_y[2]
.sym 13735 player1.bullet1.bullet_y[1]
.sym 13736 $abc$14547$n54
.sym 13765 $true
.sym 13802 $abc$14547$n574$2
.sym 13803 $false
.sym 13804 $abc$14547$n574
.sym 13805 $false
.sym 13806 $false
.sym 13808 $auto$alumacc.cc:474:replace_alu$4575.C[3]
.sym 13810 $true$2
.sym 13811 $abc$14547$n537
.sym 13814 $auto$alumacc.cc:474:replace_alu$4575.C[4]
.sym 13816 $true$2
.sym 13817 $abc$14547$n536
.sym 13820 $auto$alumacc.cc:474:replace_alu$4575.C[5]
.sym 13822 $true$2
.sym 13823 $abc$14547$n628
.sym 13826 $auto$alumacc.cc:474:replace_alu$4575.C[6]
.sym 13828 $false
.sym 13829 $abc$14547$n571
.sym 13832 $auto$alumacc.cc:474:replace_alu$4575.C[7]
.sym 13834 $false
.sym 13835 $abc$14547$n626
.sym 13838 $auto$alumacc.cc:474:replace_alu$4575.C[8]
.sym 13840 $false
.sym 13841 $abc$14547$n625
.sym 13844 $auto$alumacc.cc:474:replace_alu$4575.C[9]
.sym 13846 $false
.sym 13847 $abc$14547$n623
.sym 13852 $abc$14547$n536
.sym 13853 $abc$14547$n623
.sym 13854 $abc$14547$n1045
.sym 13855 $abc$14547$n625
.sym 13856 $abc$14547$n626
.sym 13857 $abc$14547$n574
.sym 13859 $abc$14547$n628
.sym 13888 $auto$alumacc.cc:474:replace_alu$4575.C[9]
.sym 13925 $abc$14547$n2298
.sym 13927 $false
.sym 13928 $abc$14547$n596
.sym 13932 vga_controller1.v_counter[5]
.sym 13933 $abc$14547$n1045
.sym 13934 $abc$14547$n1043
.sym 13935 $abc$14547$n2298
.sym 13938 player1.left_debouncer.timer_1us1.count[0]
.sym 13939 reset$2
.sym 13940 player1.left_debouncer.counter_enabled
.sym 13941 $false
.sym 13944 player1.left_debouncer.timer_1us1.count[1]
.sym 13945 player1.left_debouncer.timer_1us1.count[4]
.sym 13946 player1.left_debouncer.timer_1us1.count[10]
.sym 13947 player1.left_debouncer.timer_1us1.count[11]
.sym 13950 vga_controller1.v_counter[5]
.sym 13951 $false
.sym 13952 $false
.sym 13953 $false
.sym 13956 $abc$14547$n1045
.sym 13957 $abc$14547$n1103
.sym 13958 $abc$14547$n2301
.sym 13959 $false
.sym 13962 vga_controller1.v_counter[2]
.sym 13963 $false
.sym 13964 $false
.sym 13965 $false
.sym 13968 player1.left_debouncer.timer_1us1.count[1]
.sym 13969 player1.left_debouncer.counter_enabled
.sym 13970 $false
.sym 13971 $false
.sym 13972 $abc$14547$n394
.sym 13973 clk_36MHz_generator1.clk_36MHz$2
.sym 13974 $abc$14547$n65$2
.sym 13975 $abc$14547$n1586
.sym 13976 $abc$14547$n1473
.sym 13977 $abc$14547$n1043
.sym 13978 $abc$14547$n1104
.sym 13979 $abc$14547$n1585
.sym 13980 $abc$14547$n1044
.sym 13981 $abc$14547$n1103
.sym 13982 $abc$14547$n1472
.sym 14049 player1.left_debouncer.timer_1us1.count[5]
.sym 14050 player1.left_debouncer.timer_1us1.count[6]
.sym 14051 player1.left_debouncer.timer_1us1.count[9]
.sym 14052 player1.left_debouncer.timer_1us1.count[14]
.sym 14055 player1.left_debouncer.timer_1us1.count[8]
.sym 14056 player1.left_debouncer.timer_1us1.count[12]
.sym 14057 player1.left_debouncer.timer_1us1.count[13]
.sym 14058 player1.left_debouncer.timer_1us1.count[0]
.sym 14061 $abc$14547$n1331
.sym 14062 $abc$14547$n1891
.sym 14063 player1.left_debouncer.counter_enabled
.sym 14064 $false
.sym 14067 $abc$14547$n1331
.sym 14068 $abc$14547$n1899
.sym 14069 player1.left_debouncer.counter_enabled
.sym 14070 $false
.sym 14073 $abc$14547$n1331
.sym 14074 $abc$14547$n1895
.sym 14075 player1.left_debouncer.counter_enabled
.sym 14076 $false
.sym 14079 $abc$14547$n1331
.sym 14080 $abc$14547$n1900
.sym 14081 player1.left_debouncer.counter_enabled
.sym 14082 $false
.sym 14085 $abc$14547$n1331
.sym 14086 $abc$14547$n1893
.sym 14087 player1.left_debouncer.counter_enabled
.sym 14088 $false
.sym 14091 $abc$14547$n1331
.sym 14092 $abc$14547$n1896
.sym 14093 player1.left_debouncer.counter_enabled
.sym 14094 $false
.sym 14095 $true
.sym 14096 clk_36MHz_generator1.clk_36MHz$2
.sym 14097 $abc$14547$n65$2
.sym 14099 $abc$14547$n596
.sym 14101 $abc$14547$n1579
.sym 14102 $abc$14547$n1659
.sym 14104 invaders1.speed_timer1.count[0]
.sym 14172 player1.left_debouncer.timer_1us1.count[16]
.sym 14173 player1.left_debouncer.timer_1us1.count[19]
.sym 14174 player1.left_debouncer.timer_1us1.count[21]
.sym 14175 player1.left_debouncer.timer_1us1.count[22]
.sym 14178 $abc$14547$n1583
.sym 14179 $abc$14547$n1584_1
.sym 14180 $abc$14547$n1585_1
.sym 14181 $abc$14547$n1586_1
.sym 14184 $abc$14547$n1579
.sym 14185 $abc$14547$n1582
.sym 14186 $abc$14547$n1587
.sym 14187 $abc$14547$n1588_1
.sym 14190 player1.left_debouncer.timer_1us1.count[17]
.sym 14191 player1.left_debouncer.timer_1us1.count[18]
.sym 14192 player1.left_debouncer.timer_1us1.count[20]
.sym 14193 player1.left_debouncer.timer_1us1.count[23]
.sym 14196 $abc$14547$n1331
.sym 14197 $abc$14547$n1908
.sym 14198 player1.left_debouncer.counter_enabled
.sym 14199 $false
.sym 14202 $abc$14547$n1331
.sym 14203 $abc$14547$n1907
.sym 14204 player1.left_debouncer.counter_enabled
.sym 14205 $false
.sym 14208 $abc$14547$n1331
.sym 14209 $abc$14547$n1905
.sym 14210 player1.left_debouncer.counter_enabled
.sym 14211 $false
.sym 14214 $abc$14547$n1331
.sym 14215 $abc$14547$n1904
.sym 14216 player1.left_debouncer.counter_enabled
.sym 14217 $false
.sym 14218 $true
.sym 14219 clk_36MHz_generator1.clk_36MHz$2
.sym 14220 $abc$14547$n65$2
.sym 14295 player1.left_debouncer.timer_1us1.count[25]
.sym 14296 player1.left_debouncer.timer_1us1.count[26]
.sym 14297 player1.left_debouncer.timer_1us1.count[28]
.sym 14298 player1.left_debouncer.timer_1us1.count[31]
.sym 14301 player1.left_debouncer.timer_1us1.count[24]
.sym 14302 player1.left_debouncer.timer_1us1.count[27]
.sym 14303 player1.left_debouncer.timer_1us1.count[29]
.sym 14304 player1.left_debouncer.timer_1us1.count[30]
.sym 14307 $abc$14547$n1331
.sym 14308 $abc$14547$n1914
.sym 14309 player1.left_debouncer.counter_enabled
.sym 14310 $false
.sym 14313 $abc$14547$n1331
.sym 14314 $abc$14547$n1885
.sym 14315 player1.left_debouncer.counter_enabled
.sym 14316 $false
.sym 14319 $abc$14547$n1331
.sym 14320 $abc$14547$n1911
.sym 14321 player1.left_debouncer.counter_enabled
.sym 14322 $false
.sym 14325 $abc$14547$n1331
.sym 14326 $abc$14547$n1916
.sym 14327 player1.left_debouncer.counter_enabled
.sym 14328 $false
.sym 14331 $abc$14547$n1331
.sym 14332 $abc$14547$n1913
.sym 14333 player1.left_debouncer.counter_enabled
.sym 14334 $false
.sym 14337 $abc$14547$n1331
.sym 14338 $abc$14547$n1915
.sym 14339 player1.left_debouncer.counter_enabled
.sym 14340 $false
.sym 14341 $true
.sym 14342 clk_36MHz_generator1.clk_36MHz$2
.sym 14343 $abc$14547$n65$2
.sym 14388 $abc$14547$n352
.sym 14418 $abc$14547$n65
.sym 14444 $abc$14547$n65
.sym 14446 $abc$14547$n1982
.sym 14449 player1.shoot_debouncer.timer_1us1.q
.sym 14519 player1.shoot_debouncer.current_state[1]
.sym 14520 player1.shoot_debouncer.current_state[0]
.sym 14521 $false
.sym 14522 $false
.sym 14525 player1.shoot_debouncer.current_state[1]
.sym 14526 player1.shoot_debouncer.current_state[0]
.sym 14527 $false
.sym 14528 $false
.sym 14531 player1.bullet1.timer_1us1.count[6]
.sym 14532 player1.bullet1.timer_1us1.count[7]
.sym 14533 player1.bullet1.timer_1us1.count[9]
.sym 14534 player1.bullet1.timer_1us1.count[15]
.sym 14537 $abc$14547$n1333
.sym 14538 $abc$14547$n2036
.sym 14539 $false
.sym 14540 $false
.sym 14543 $abc$14547$n1333
.sym 14544 $abc$14547$n2032
.sym 14545 $false
.sym 14546 $false
.sym 14549 $abc$14547$n1332
.sym 14550 $abc$14547$n1982
.sym 14551 player1.shoot_debouncer.counter_enabled
.sym 14552 $false
.sym 14555 $abc$14547$n1333
.sym 14556 $abc$14547$n2018
.sym 14557 $false
.sym 14558 $false
.sym 14561 player1.shoot_debouncer.timer_1us1.q
.sym 14562 shoot$2
.sym 14563 player1.shoot_debouncer.current_state[1]
.sym 14564 player1.shoot_debouncer.current_state[0]
.sym 14565 $true
.sym 14566 clk_36MHz_generator1.clk_36MHz$2
.sym 14567 $abc$14547$n65$2
.sym 14574 $abc$14547$n404
.sym 14575 $abc$14547$n400
.sym 14577 player1.shoot_debouncer.timer_1us1.count[1]
.sym 14682 $abc$14547$n1667_1
.sym 14683 $abc$14547$n1668_1
.sym 14684 $false
.sym 14685 $false
.sym 14688 $abc$14547$n1666_1
.sym 14689 $abc$14547$n1669_1
.sym 14690 $abc$14547$n1674_1
.sym 14691 $abc$14547$n1675_1
.sym 14694 player1.bullet1.timer_1us1.count[4]
.sym 14695 player1.bullet1.timer_1us1.count[13]
.sym 14696 player1.bullet1.timer_1us1.count[16]
.sym 14697 player1.bullet1.timer_1us1.count[20]
.sym 14700 player1.bullet1.timer_1us1.count[8]
.sym 14701 player1.bullet1.timer_1us1.count[10]
.sym 14702 player1.bullet1.timer_1us1.count[11]
.sym 14703 player1.bullet1.timer_1us1.count[0]
.sym 14706 player1.bullet1.timer_1us1.count[5]
.sym 14707 player1.bullet1.timer_1us1.count[12]
.sym 14708 player1.bullet1.timer_1us1.count[14]
.sym 14709 player1.bullet1.timer_1us1.count[21]
.sym 14712 $abc$14547$n1333
.sym 14713 $abc$14547$n2034
.sym 14714 $false
.sym 14715 $false
.sym 14718 $abc$14547$n1333
.sym 14719 $abc$14547$n2030
.sym 14720 $false
.sym 14721 $false
.sym 14724 $abc$14547$n1333
.sym 14725 $abc$14547$n2042
.sym 14726 $false
.sym 14727 $false
.sym 14728 $true
.sym 14729 clk_36MHz_generator1.clk_36MHz$2
.sym 14730 $abc$14547$n65$2
.sym 14734 player1.bullet1.timer_1us1.count[1]
.sym 14805 player1.bullet1.timer_1us1.count[18]
.sym 14806 player1.bullet1.timer_1us1.count[19]
.sym 14807 player1.bullet1.timer_1us1.count[23]
.sym 14808 player1.bullet1.timer_1us1.count[26]
.sym 14811 $abc$14547$n1670_1
.sym 14812 $abc$14547$n1671_1
.sym 14813 $abc$14547$n1672_1
.sym 14814 $abc$14547$n1673_1
.sym 14817 player1.bullet1.timer_1us1.count[28]
.sym 14818 player1.bullet1.timer_1us1.count[29]
.sym 14819 player1.bullet1.timer_1us1.count[1]
.sym 14820 player1.bullet1.timer_1us1.count[3]
.sym 14823 player1.bullet1.timer_1us1.count[27]
.sym 14824 player1.bullet1.timer_1us1.count[30]
.sym 14825 player1.bullet1.timer_1us1.count[31]
.sym 14826 player1.bullet1.timer_1us1.count[2]
.sym 14829 player1.bullet1.timer_1us1.count[17]
.sym 14830 player1.bullet1.timer_1us1.count[22]
.sym 14831 player1.bullet1.timer_1us1.count[24]
.sym 14832 player1.bullet1.timer_1us1.count[25]
.sym 14835 $abc$14547$n1333
.sym 14836 $abc$14547$n2056
.sym 14837 $false
.sym 14838 $false
.sym 14841 $abc$14547$n1333
.sym 14842 $abc$14547$n2048
.sym 14843 $false
.sym 14844 $false
.sym 14847 $abc$14547$n1333
.sym 14848 $abc$14547$n2054
.sym 14849 $false
.sym 14850 $false
.sym 14851 $true
.sym 14852 clk_36MHz_generator1.clk_36MHz$2
.sym 14853 $abc$14547$n65$2
.sym 14854 $abc$14547$n1382
.sym 14856 $abc$14547$n1395_1
.sym 14857 $abc$14547$n1036
.sym 14858 $abc$14547$n50
.sym 14928 $abc$14547$n1333
.sym 14929 $abc$14547$n2074
.sym 14930 $false
.sym 14931 $false
.sym 14934 $abc$14547$n1332
.sym 14935 $abc$14547$n2009
.sym 14936 player1.shoot_debouncer.counter_enabled
.sym 14937 $false
.sym 14940 $abc$14547$n1333
.sym 14941 $abc$14547$n2072
.sym 14942 $false
.sym 14943 $false
.sym 14946 $abc$14547$n1333
.sym 14947 $abc$14547$n2064
.sym 14948 $false
.sym 14949 $false
.sym 14952 $abc$14547$n1333
.sym 14953 $abc$14547$n2070
.sym 14954 $false
.sym 14955 $false
.sym 14958 $abc$14547$n1333
.sym 14959 $abc$14547$n2062
.sym 14960 $false
.sym 14961 $false
.sym 14964 player1.bullet1.shoot
.sym 14965 $abc$14547$n1049
.sym 14966 player1.bullet1.bullet_flying
.sym 14967 $false
.sym 14970 $abc$14547$n1333
.sym 14971 $abc$14547$n2076
.sym 14972 $false
.sym 14973 $false
.sym 14974 $true
.sym 14975 clk_36MHz_generator1.clk_36MHz$2
.sym 14976 $abc$14547$n65$2
.sym 14977 $abc$14547$n1763_1
.sym 14978 $abc$14547$n257
.sym 14979 $abc$14547$n1762
.sym 14981 $abc$14547$n1391
.sym 14982 $abc$14547$n1378_1
.sym 14983 $abc$14547$n36
.sym 15051 player1.bullet1.bullet_flying
.sym 15052 player1.bullet1.shoot
.sym 15053 reset$2
.sym 15054 $false
.sym 15057 $abc$14547$n1125
.sym 15058 player1.right_debounced
.sym 15059 $false
.sym 15060 $false
.sym 15063 player1.bullet1.timer_1us1.q
.sym 15064 $abc$14547$n378$2
.sym 15065 $abc$14547$n1109
.sym 15066 $false
.sym 15069 player1.left_debounced
.sym 15070 reset$2
.sym 15071 $false
.sym 15072 $false
.sym 15075 player1.right_debounced
.sym 15076 $abc$14547$n1125
.sym 15077 $false
.sym 15078 $false
.sym 15081 $abc$14547$n1333
.sym 15082 $false
.sym 15083 $false
.sym 15084 $false
.sym 15093 $abc$14547$n63$2
.sym 15094 reset$2
.sym 15095 $false
.sym 15096 $false
.sym 15097 $true
.sym 15098 clk_36MHz_generator1.clk_36MHz$2
.sym 15099 $false
.sym 15100 $abc$14547$n1032
.sym 15101 $abc$14547$n333
.sym 15102 $abc$14547$n997_1
.sym 15103 $abc$14547$n1063_1
.sym 15104 $abc$14547$n1383_1
.sym 15105 $abc$14547$n289
.sym 15106 $abc$14547$n1074
.sym 15107 $abc$14547$n46
.sym 15174 $abc$14547$n932_1
.sym 15175 $abc$14547$n963
.sym 15176 $abc$14547$n987
.sym 15177 $false
.sym 15180 player1.ship1.current_state[13]
.sym 15181 player1.ship1.current_state[12]
.sym 15182 player1.ship1.current_state[15]
.sym 15183 player1.ship1.current_state[14]
.sym 15186 $abc$14547$n990
.sym 15187 $abc$14547$n989
.sym 15188 $abc$14547$n932_1
.sym 15189 $abc$14547$n963
.sym 15192 player1.ship1.current_state[13]
.sym 15193 player1.ship1.current_state[12]
.sym 15194 player1.ship1.current_state[14]
.sym 15195 player1.ship1.current_state[15]
.sym 15198 $abc$14547$n932_1
.sym 15199 $abc$14547$n963
.sym 15200 $abc$14547$n987
.sym 15201 $false
.sym 15204 $abc$14547$n932_1
.sym 15205 $abc$14547$n963
.sym 15206 $abc$14547$n990
.sym 15207 $false
.sym 15210 player1.ship1.current_state[12]
.sym 15211 player1.ship1.current_state[15]
.sym 15212 player1.ship1.current_state[14]
.sym 15213 player1.ship1.current_state[13]
.sym 15216 invaders1.direction
.sym 15217 invaders1.invaders_array[19]
.sym 15218 $false
.sym 15219 $false
.sym 15220 $abc$14547$n243$2
.sym 15221 clk_36MHz_generator1.clk_36MHz$2
.sym 15222 $abc$14547$n65$2
.sym 15223 $abc$14547$n1011
.sym 15224 $abc$14547$n1796_1
.sym 15225 $abc$14547$n1001_1
.sym 15226 player1.bullet1.bullet_x[3]
.sym 15227 player1.bullet1.bullet_x[1]
.sym 15228 player1.bullet1.bullet_x[4]
.sym 15229 player1.bullet1.bullet_x[2]
.sym 15230 player1.bullet1.bullet_x[0]
.sym 15297 $abc$14547$n981
.sym 15298 $abc$14547$n984
.sym 15299 $abc$14547$n986
.sym 15300 $abc$14547$n1256
.sym 15303 $abc$14547$n945
.sym 15304 $abc$14547$n982
.sym 15305 $abc$14547$n1125
.sym 15306 $false
.sym 15309 $abc$14547$n1129
.sym 15310 $abc$14547$n970_1
.sym 15311 $abc$14547$n1289
.sym 15312 $abc$14547$n1170
.sym 15315 $abc$14547$n945
.sym 15316 $abc$14547$n982
.sym 15317 $false
.sym 15318 $false
.sym 15321 $abc$14547$n1290_1
.sym 15322 $abc$14547$n1263
.sym 15323 reset$2
.sym 15324 $abc$14547$n1288_1
.sym 15327 $abc$14547$n984
.sym 15328 $abc$14547$n973
.sym 15329 $abc$14547$n1256
.sym 15330 $false
.sym 15333 $abc$14547$n1129
.sym 15334 $abc$14547$n984
.sym 15335 $abc$14547$n1164
.sym 15336 $false
.sym 15339 $abc$14547$n1153
.sym 15340 $abc$14547$n1147
.sym 15341 $abc$14547$n962_1
.sym 15342 $abc$14547$n1256
.sym 15346 $abc$14547$n1481
.sym 15347 $abc$14547$n1276
.sym 15348 $abc$14547$n1277
.sym 15349 $abc$14547$n1249
.sym 15350 $abc$14547$n1250
.sym 15351 $abc$14547$n1485
.sym 15352 $abc$14547$n1291_1
.sym 15353 $abc$14547$n1775_1
.sym 15420 $abc$14547$n970_1
.sym 15421 $abc$14547$n1254
.sym 15422 $false
.sym 15423 $false
.sym 15426 $abc$14547$n931
.sym 15427 player1.right_debounced
.sym 15428 $abc$14547$n1254
.sym 15429 $abc$14547$n1125
.sym 15432 $abc$14547$n1123_1
.sym 15433 $abc$14547$n962_1
.sym 15434 $false
.sym 15435 $false
.sym 15438 $abc$14547$n930
.sym 15439 $abc$14547$n967_1
.sym 15440 $abc$14547$n980
.sym 15441 $abc$14547$n1275
.sym 15444 $abc$14547$n930
.sym 15445 $abc$14547$n1252_1
.sym 15446 $abc$14547$n1253
.sym 15447 $abc$14547$n1255
.sym 15450 $abc$14547$n969
.sym 15451 $abc$14547$n951
.sym 15452 $abc$14547$n945
.sym 15453 $abc$14547$n982
.sym 15456 $abc$14547$n1262
.sym 15457 $abc$14547$n1263
.sym 15458 $abc$14547$n1264
.sym 15459 $abc$14547$n1259
.sym 15462 $abc$14547$n1119
.sym 15463 $abc$14547$n1260
.sym 15464 $abc$14547$n1161
.sym 15465 $false
.sym 15469 $abc$14547$n1179
.sym 15470 $abc$14547$n1292
.sym 15471 $abc$14547$n1293_1
.sym 15472 $abc$14547$n1294_1
.sym 15473 $abc$14547$n1273
.sym 15475 $abc$14547$n1483
.sym 15476 $abc$14547$n1265_1
.sym 15543 $abc$14547$n968_1
.sym 15544 $abc$14547$n970_1
.sym 15545 $abc$14547$n973
.sym 15546 $abc$14547$n976
.sym 15549 $abc$14547$n960
.sym 15550 $abc$14547$n962_1
.sym 15551 $abc$14547$n986
.sym 15552 $abc$14547$n1123_1
.sym 15555 $abc$14547$n951
.sym 15556 $abc$14547$n961_1
.sym 15557 $false
.sym 15558 $false
.sym 15561 $abc$14547$n1179
.sym 15562 $abc$14547$n1138
.sym 15563 $abc$14547$n1262
.sym 15564 reset$2
.sym 15567 $abc$14547$n951
.sym 15568 $abc$14547$n969
.sym 15569 $false
.sym 15570 $false
.sym 15573 $abc$14547$n951
.sym 15574 $abc$14547$n969
.sym 15575 $abc$14547$n1119
.sym 15576 $false
.sym 15579 $abc$14547$n934_1
.sym 15580 player1.ship1.current_state[19]
.sym 15581 $false
.sym 15582 $false
.sym 15585 $abc$14547$n960
.sym 15586 player1.right_debounced
.sym 15587 $abc$14547$n1179
.sym 15588 $abc$14547$n1125
.sym 15589 $true
.sym 15590 clk_36MHz_generator1.clk_36MHz$2
.sym 15591 $abc$14547$n63$2
.sym 15592 $abc$14547$n954
.sym 15593 $abc$14547$n969
.sym 15595 $abc$14547$n952_1
.sym 15596 $abc$14547$n985
.sym 15597 $abc$14547$n953_1
.sym 15599 $abc$14547$n955_1
.sym 15666 $abc$14547$n986
.sym 15667 $abc$14547$n1129
.sym 15668 $abc$14547$n984
.sym 15669 $abc$14547$n1124
.sym 15672 player1.ship1.current_state[20]
.sym 15673 player1.ship1.current_state[17]
.sym 15674 player1.ship1.current_state[16]
.sym 15675 player1.ship1.current_state[18]
.sym 15678 $abc$14547$n1124
.sym 15679 $abc$14547$n968_1
.sym 15680 $abc$14547$n1173
.sym 15681 $abc$14547$n1119
.sym 15684 $abc$14547$n951
.sym 15685 $abc$14547$n985
.sym 15686 $abc$14547$n1129
.sym 15687 $false
.sym 15690 $abc$14547$n1129
.sym 15691 $abc$14547$n968_1
.sym 15692 $abc$14547$n960
.sym 15693 $abc$14547$n1119
.sym 15696 $abc$14547$n1174
.sym 15697 $abc$14547$n1172
.sym 15698 $false
.sym 15699 $false
.sym 15702 $abc$14547$n1170
.sym 15703 $abc$14547$n1169
.sym 15704 $false
.sym 15705 $false
.sym 15708 $abc$14547$n1173
.sym 15709 $abc$14547$n1124
.sym 15710 $abc$14547$n1176
.sym 15711 $false
.sym 15712 $true
.sym 15713 clk_36MHz_generator1.clk_36MHz$2
.sym 15714 $abc$14547$n63$2
.sym 15715 $abc$14547$n1798_1
.sym 15716 $abc$14547$n1049
.sym 15717 $abc$14547$n1765_1
.sym 15718 $abc$14547$n1462
.sym 15719 $abc$14547$n1461
.sym 15720 $abc$14547$n1797_1
.sym 15721 $abc$14547$n1791_1
.sym 15722 player1.bullet1.bullet_y[0]
.sym 15795 $abc$14547$n1448
.sym 15796 $abc$14547$n1435
.sym 15797 gameplay1.gameplay[1]
.sym 15798 $false
.sym 15801 player1.bullet1.bullet_y[0]
.sym 15802 $abc$14547$n378$2
.sym 15803 $abc$14547$n377
.sym 15804 $false
.sym 15807 $abc$14547$n1049
.sym 15808 reset$2
.sym 15809 player1.bullet1.bullet_flying
.sym 15810 $false
.sym 15813 $abc$14547$n1421
.sym 15814 vga_controller1.x[0]
.sym 15815 $abc$14547$n1408_1
.sym 15816 $abc$14547$n1798_1
.sym 15825 $abc$14547$n378$2
.sym 15826 $abc$14547$n1658
.sym 15827 $false
.sym 15828 $false
.sym 15831 $abc$14547$n378$2
.sym 15832 $abc$14547$n1657
.sym 15833 $false
.sym 15834 $false
.sym 15835 $abc$14547$n377
.sym 15836 clk_36MHz_generator1.clk_36MHz$2
.sym 15837 $false
.sym 15838 $abc$14547$n1016_1
.sym 15839 $abc$14547$n1018_1
.sym 15840 $abc$14547$n1017
.sym 15841 $abc$14547$n1790_1
.sym 15842 $abc$14547$n1297_1
.sym 15843 $abc$14547$n1050
.sym 15844 $abc$14547$n1295
.sym 15845 $abc$14547$n30
.sym 15874 $true
.sym 15911 player1.bullet1.bullet_y[0]$2
.sym 15912 $false
.sym 15913 player1.bullet1.bullet_y[0]
.sym 15914 $false
.sym 15915 $false
.sym 15917 $auto$alumacc.cc:474:replace_alu$4608.C[2]
.sym 15919 player1.bullet1.bullet_y[1]
.sym 15920 $true$2
.sym 15923 $auto$alumacc.cc:474:replace_alu$4608.C[3]
.sym 15924 $false
.sym 15925 player1.bullet1.bullet_y[2]
.sym 15926 $true$2
.sym 15927 $auto$alumacc.cc:474:replace_alu$4608.C[2]
.sym 15930 $false
.sym 15931 player1.bullet1.bullet_y[3]
.sym 15932 $true$2
.sym 15933 $auto$alumacc.cc:474:replace_alu$4608.C[3]
.sym 15936 $abc$14547$n56
.sym 15937 $false
.sym 15938 $false
.sym 15939 $false
.sym 15942 $abc$14547$n58
.sym 15943 $false
.sym 15944 $false
.sym 15945 $false
.sym 15948 $abc$14547$n54
.sym 15949 $false
.sym 15950 $false
.sym 15951 $false
.sym 15954 $abc$14547$n54
.sym 15955 invaders1.hit
.sym 15956 player1.bullet1.bullet_flying
.sym 15957 reset$2
.sym 15958 $abc$14547$n376
.sym 15959 clk_36MHz_generator1.clk_36MHz$2
.sym 15960 $false
.sym 15961 $abc$14547$n2265
.sym 15962 $abc$14547$n1562
.sym 15963 $abc$14547$n1306
.sym 15964 invaders1.invaders_line[0]
.sym 15965 $abc$14547$n1307
.sym 15966 invaders1.invaders_line[2]
.sym 15968 invaders1.invaders_line[1]
.sym 16035 vga_controller1.v_counter[3]
.sym 16036 $false
.sym 16037 $false
.sym 16038 $false
.sym 16041 vga_controller1.v_counter[8]
.sym 16042 $false
.sym 16043 $false
.sym 16044 $false
.sym 16047 vga_controller1.v_counter[3]
.sym 16048 vga_controller1.v_counter[4]
.sym 16049 vga_controller1.v_counter[2]
.sym 16050 $false
.sym 16053 vga_controller1.v_counter[7]
.sym 16054 $false
.sym 16055 $false
.sym 16056 $false
.sym 16059 vga_controller1.v_counter[6]
.sym 16060 $false
.sym 16061 $false
.sym 16062 $false
.sym 16065 vga_controller1.v_counter[1]
.sym 16066 $false
.sym 16067 $false
.sym 16068 $false
.sym 16077 vga_controller1.v_counter[4]
.sym 16078 $false
.sym 16079 $false
.sym 16080 $false
.sym 16086 $abc$14547$n2314
.sym 16087 $abc$14547$n2315
.sym 16088 $abc$14547$n465
.sym 16089 $abc$14547$n1590
.sym 16090 $abc$14547$n1594
.sym 16091 invaders1.invaders_line[3]
.sym 16158 $abc$14547$n61$2
.sym 16159 $abc$14547$n1585
.sym 16160 $false
.sym 16161 $false
.sym 16164 vga_controller1.v_counter[0]
.sym 16165 vga_controller1.v_counter[1]
.sym 16166 $abc$14547$n1044
.sym 16167 $abc$14547$n1472
.sym 16170 vga_controller1.v_counter[1]
.sym 16171 vga_controller1.v_counter[0]
.sym 16172 $abc$14547$n1044
.sym 16173 $false
.sym 16176 vga_controller1.v_counter[0]
.sym 16177 vga_controller1.v_counter[1]
.sym 16178 vga_controller1.v_counter[5]
.sym 16179 vga_controller1.v_counter[6]
.sym 16182 $false
.sym 16183 $true$2
.sym 16184 vga_controller1.v_counter[0]
.sym 16185 $false
.sym 16188 vga_controller1.v_counter[6]
.sym 16189 vga_controller1.v_counter[7]
.sym 16190 vga_controller1.v_counter[8]
.sym 16191 vga_controller1.v_counter[9]
.sym 16194 vga_controller1.v_counter[9]
.sym 16195 vga_controller1.v_counter[7]
.sym 16196 vga_controller1.v_counter[8]
.sym 16197 $abc$14547$n1104
.sym 16200 vga_controller1.v_counter[3]
.sym 16201 vga_controller1.v_counter[4]
.sym 16202 vga_controller1.v_counter[5]
.sym 16203 $false
.sym 16209 $abc$14547$n1589
.sym 16210 $abc$14547$n1591
.sym 16211 $abc$14547$n1593
.sym 16212 vga_controller1.y[5]
.sym 16213 vga_controller1.y[6]
.sym 16214 vga_controller1.y[7]
.sym 16287 vga_controller1.v_counter[9]
.sym 16288 $false
.sym 16289 $false
.sym 16290 $false
.sym 16299 $abc$14547$n1580
.sym 16300 $abc$14547$n1581
.sym 16301 $false
.sym 16302 $false
.sym 16305 $false
.sym 16306 $true$2
.sym 16307 invaders1.speed_timer1.count[0]
.sym 16308 $false
.sym 16317 $abc$14547$n1329
.sym 16318 $abc$14547$n1659
.sym 16319 $false
.sym 16320 $false
.sym 16327 $true
.sym 16328 clk_36MHz_generator1.clk_36MHz$2
.sym 16329 $abc$14547$n65$2
.sym 16330 vga_controller1.y[8]
.sym 16333 vga_controller1.green
.sym 16334 vga_controller1.blue
.sym 16497 $abc$14547$n378
.sym 16628 reset$2
.sym 16629 $false
.sym 16630 $false
.sym 16631 $false
.sym 16640 $false
.sym 16641 $true$2
.sym 16642 player1.shoot_debouncer.timer_1us1.count[0]
.sym 16643 $false
.sym 16658 $abc$14547$n1332
.sym 16659 $false
.sym 16660 $false
.sym 16661 $false
.sym 16674 $true
.sym 16675 clk_36MHz_generator1.clk_36MHz$2
.sym 16676 $false
.sym 16803 player1.bullet1.timer_1us1.count[0]
.sym 16804 reset$2
.sym 16805 $false
.sym 16806 $false
.sym 16809 player1.shoot_debouncer.timer_1us1.count[0]
.sym 16810 reset$2
.sym 16811 player1.shoot_debouncer.counter_enabled
.sym 16812 $false
.sym 16821 player1.shoot_debouncer.timer_1us1.count[1]
.sym 16822 player1.shoot_debouncer.counter_enabled
.sym 16823 $false
.sym 16824 $false
.sym 16837 $abc$14547$n400
.sym 16838 clk_36MHz_generator1.clk_36MHz$2
.sym 16839 $abc$14547$n65$2
.sym 16847 vga_controller1.x[1]
.sym 16932 player1.bullet1.timer_1us1.count[1]
.sym 16933 $false
.sym 16934 $false
.sym 16935 $false
.sym 16960 $abc$14547$n404
.sym 16961 clk_36MHz_generator1.clk_36MHz$2
.sym 16962 $abc$14547$n65$2
.sym 16963 $abc$14547$n1766
.sym 16964 $abc$14547$n1377_1
.sym 16965 $abc$14547$n1768
.sym 16966 $abc$14547$n1770
.sym 16967 $abc$14547$n1385
.sym 16968 $abc$14547$n1772
.sym 16969 $abc$14547$n1389_1
.sym 16970 $abc$14547$n48
.sym 17037 $abc$14547$n1506
.sym 17038 $abc$14547$n1514
.sym 17039 vga_controller1.x[2]
.sym 17040 vga_controller1.x[4]
.sym 17049 $abc$14547$n1504
.sym 17050 $abc$14547$n1512
.sym 17051 vga_controller1.x[2]
.sym 17052 vga_controller1.x[4]
.sym 17055 $abc$14547$n48
.sym 17056 $abc$14547$n46
.sym 17057 invaders1.direction
.sym 17058 reset$2
.sym 17061 $abc$14547$n1021_1
.sym 17062 $abc$14547$n1036
.sym 17063 $false
.sym 17064 $false
.sym 17083 $abc$14547$n285
.sym 17084 clk_36MHz_generator1.clk_36MHz$2
.sym 17085 $false
.sym 17086 $abc$14547$n1773_1
.sym 17087 $abc$14547$n1021_1
.sym 17088 $abc$14547$n1769_1
.sym 17089 $abc$14547$n1767_1
.sym 17090 $abc$14547$n1372_1
.sym 17091 $abc$14547$n1022_1
.sym 17092 $abc$14547$n1067_1
.sym 17093 invaders1.invaders_array[18]
.sym 17160 $abc$14547$n1391
.sym 17161 $abc$14547$n1385
.sym 17162 vga_controller1.x[0]
.sym 17163 $abc$14547$n1762
.sym 17166 player1.bullet1.bullet_x[4]
.sym 17167 $abc$14547$n1063_1
.sym 17168 $abc$14547$n1021_1
.sym 17169 $abc$14547$n1060_1
.sym 17172 $abc$14547$n1378_1
.sym 17173 $abc$14547$n1372_1
.sym 17174 vga_controller1.x[0]
.sym 17175 vga_controller1.x[1]
.sym 17184 $abc$14547$n1395_1
.sym 17185 $abc$14547$n1396_1
.sym 17186 $abc$14547$n1773_1
.sym 17187 vga_controller1.x[3]
.sym 17190 $abc$14547$n1382
.sym 17191 $abc$14547$n1383_1
.sym 17192 $abc$14547$n1769_1
.sym 17193 vga_controller1.x[3]
.sym 17196 $abc$14547$n1021_1
.sym 17197 $abc$14547$n1022_1
.sym 17198 $false
.sym 17199 $false
.sym 17206 $abc$14547$n257
.sym 17207 clk_36MHz_generator1.clk_36MHz$2
.sym 17208 $false
.sym 17209 $abc$14547$n1008
.sym 17210 $abc$14547$n1376
.sym 17211 $abc$14547$n1340
.sym 17212 $abc$14547$n1301
.sym 17213 $abc$14547$n1396_1
.sym 17214 $abc$14547$n1304
.sym 17215 $abc$14547$n1390_1
.sym 17216 invaders1.invaders_array[17]
.sym 17283 invaders1.invaders_array[9]
.sym 17284 $abc$14547$n50
.sym 17285 invaders1.direction
.sym 17286 reset$2
.sym 17289 $abc$14547$n1063_1
.sym 17290 player1.bullet1.bullet_x[4]
.sym 17291 $abc$14547$n1021_1
.sym 17292 $abc$14547$n1060_1
.sym 17295 invaders1.invaders_array[17]
.sym 17296 $abc$14547$n36
.sym 17297 player1.bullet1.bullet_x[4]
.sym 17298 $abc$14547$n998
.sym 17301 $abc$14547$n998
.sym 17302 $abc$14547$n1001_1
.sym 17303 $false
.sym 17304 $false
.sym 17307 $abc$14547$n1505
.sym 17308 $abc$14547$n1513
.sym 17309 vga_controller1.x[4]
.sym 17310 vga_controller1.x[2]
.sym 17313 $abc$14547$n1011
.sym 17314 $abc$14547$n1074
.sym 17315 $abc$14547$n1021_1
.sym 17316 $abc$14547$n1060_1
.sym 17319 player1.bullet1.bullet_x[4]
.sym 17320 player1.bullet1.bullet_x[2]
.sym 17321 player1.bullet1.bullet_x[3]
.sym 17322 $false
.sym 17325 $abc$14547$n1021_1
.sym 17326 $abc$14547$n1032
.sym 17327 $false
.sym 17328 $false
.sym 17329 $abc$14547$n289
.sym 17330 clk_36MHz_generator1.clk_36MHz$2
.sym 17331 $false
.sym 17332 $abc$14547$n1004
.sym 17333 $abc$14547$n1003
.sym 17334 $abc$14547$n328
.sym 17335 $abc$14547$n1303_1
.sym 17336 $abc$14547$n315
.sym 17337 $abc$14547$n1339
.sym 17338 $abc$14547$n1746
.sym 17339 invaders1.invaders_array[16]
.sym 17406 player1.bullet1.bullet_x[0]
.sym 17407 player1.bullet1.bullet_x[1]
.sym 17408 $false
.sym 17409 $false
.sym 17412 player1.bullet1.bullet_x[4]
.sym 17413 vga_controller1.x[9]
.sym 17414 player1.bullet1.bullet_x[2]
.sym 17415 vga_controller1.x[7]
.sym 17418 player1.bullet1.bullet_x[1]
.sym 17419 player1.bullet1.bullet_x[0]
.sym 17420 $false
.sym 17421 $false
.sym 17424 $abc$14547$n1287
.sym 17425 player1.bullet1.bullet_flying
.sym 17426 player1.bullet1.shoot
.sym 17427 $false
.sym 17430 $abc$14547$n1483
.sym 17431 player1.bullet1.bullet_flying
.sym 17432 player1.bullet1.shoot
.sym 17433 $false
.sym 17436 $abc$14547$n1292
.sym 17437 player1.bullet1.bullet_flying
.sym 17438 player1.bullet1.shoot
.sym 17439 $false
.sym 17442 $abc$14547$n1485
.sym 17443 player1.bullet1.bullet_flying
.sym 17444 player1.bullet1.shoot
.sym 17445 $false
.sym 17448 $abc$14547$n1481
.sym 17449 player1.bullet1.bullet_flying
.sym 17450 player1.bullet1.shoot
.sym 17451 $false
.sym 17452 $abc$14547$n378$2
.sym 17453 clk_36MHz_generator1.clk_36MHz$2
.sym 17454 $abc$14547$n65$2
.sym 17455 $abc$14547$n1302_1
.sym 17456 $abc$14547$n1348
.sym 17457 $abc$14547$n1338
.sym 17458 $abc$14547$n1367
.sym 17459 $abc$14547$n1360
.sym 17460 $abc$14547$n1015_1
.sym 17461 $abc$14547$n1005
.sym 17462 invaders1.invaders_array[15]
.sym 17529 $abc$14547$n929
.sym 17530 $abc$14547$n1277
.sym 17531 $abc$14547$n1278_1
.sym 17532 $false
.sym 17535 $abc$14547$n929
.sym 17536 $abc$14547$n1277
.sym 17537 $abc$14547$n1278_1
.sym 17538 vga_controller1.x[5]
.sym 17541 $abc$14547$n1275
.sym 17542 $abc$14547$n1254
.sym 17543 $abc$14547$n1260
.sym 17544 $abc$14547$n1124
.sym 17547 $abc$14547$n1265_1
.sym 17548 $abc$14547$n1276
.sym 17549 $abc$14547$n1250
.sym 17550 $abc$14547$n1286
.sym 17553 $abc$14547$n1251
.sym 17554 reset$2
.sym 17555 $abc$14547$n1258
.sym 17556 vga_controller1.x[7]
.sym 17559 $abc$14547$n1251
.sym 17560 reset$2
.sym 17561 $abc$14547$n1258
.sym 17562 $false
.sym 17565 $abc$14547$n1292
.sym 17566 vga_controller1.x[9]
.sym 17567 $abc$14547$n1295
.sym 17568 $false
.sym 17571 player1.bullet1.bullet_x[0]
.sym 17572 vga_controller1.x[5]
.sym 17573 vga_controller1.x[6]
.sym 17574 player1.bullet1.bullet_x[1]
.sym 17578 $abc$14547$n1757_1
.sym 17579 $abc$14547$n1343
.sym 17580 $abc$14547$n1355
.sym 17581 $abc$14547$n1342
.sym 17582 $abc$14547$n1755_1
.sym 17583 $abc$14547$n1349
.sym 17584 $abc$14547$n1356
.sym 17585 $abc$14547$n1334_1
.sym 17652 $abc$14547$n951
.sym 17653 $abc$14547$n952_1
.sym 17654 $false
.sym 17655 $false
.sym 17658 reset$2
.sym 17659 $abc$14547$n1293_1
.sym 17660 $abc$14547$n1294_1
.sym 17661 $abc$14547$n1174
.sym 17664 $abc$14547$n961_1
.sym 17665 $abc$14547$n952_1
.sym 17666 $abc$14547$n954
.sym 17667 $abc$14547$n951
.sym 17670 $abc$14547$n951
.sym 17671 $abc$14547$n969
.sym 17672 $abc$14547$n1125
.sym 17673 $false
.sym 17676 $abc$14547$n1125
.sym 17677 $abc$14547$n1275
.sym 17678 $abc$14547$n1274_1
.sym 17679 $false
.sym 17688 $abc$14547$n1266
.sym 17689 $abc$14547$n1269_1
.sym 17690 $abc$14547$n1273
.sym 17691 $false
.sym 17694 $abc$14547$n1266
.sym 17695 $abc$14547$n1269_1
.sym 17696 $abc$14547$n1273
.sym 17697 vga_controller1.x[6]
.sym 17701 $abc$14547$n1754
.sym 17703 $abc$14547$n1760
.sym 17704 $abc$14547$n1347_1
.sym 17705 $abc$14547$n1756
.sym 17706 $abc$14547$n1248
.sym 17707 $abc$14547$n1708_1
.sym 17708 vga_controller1.x[5]
.sym 17775 player1.ship1.current_state[17]
.sym 17776 player1.ship1.current_state[19]
.sym 17777 $abc$14547$n955_1
.sym 17778 player1.ship1.current_state[18]
.sym 17781 $abc$14547$n955_1
.sym 17782 $abc$14547$n953_1
.sym 17783 player1.ship1.current_state[17]
.sym 17784 $false
.sym 17793 player1.ship1.current_state[17]
.sym 17794 player1.ship1.current_state[16]
.sym 17795 $abc$14547$n953_1
.sym 17796 player1.ship1.current_state[20]
.sym 17799 player1.ship1.current_state[20]
.sym 17800 player1.ship1.current_state[17]
.sym 17801 $abc$14547$n953_1
.sym 17802 player1.ship1.current_state[16]
.sym 17805 player1.ship1.current_state[19]
.sym 17806 player1.ship1.current_state[18]
.sym 17807 $false
.sym 17808 $false
.sym 17817 player1.ship1.current_state[20]
.sym 17818 player1.ship1.current_state[16]
.sym 17819 $false
.sym 17820 $false
.sym 17824 sprite_drawer1.rgb[2]
.sym 17825 $abc$14547$n1368
.sym 17826 $abc$14547$n611
.sym 17827 $abc$14547$n1464
.sym 17828 sprite_drawer1.rgb[0]
.sym 17829 $abc$14547$n1463
.sym 17830 $abc$14547$n1709_1
.sym 17831 gameplay1.gameplay[0]
.sym 17898 $abc$14547$n56
.sym 17899 vga_controller1.y[8]
.sym 17900 $abc$14547$n1797_1
.sym 17901 player1.bullet1.bullet_flying
.sym 17904 $abc$14547$n1050
.sym 17905 invaders1.hit
.sym 17906 $false
.sym 17907 $false
.sym 17910 $abc$14547$n1763_1
.sym 17911 gameplay1.gameplay[1]
.sym 17912 $abc$14547$n1764
.sym 17913 gameplay1.gameplay[0]
.sym 17916 vga_controller1.x[5]
.sym 17917 vga_controller1.y[5]
.sym 17918 $false
.sym 17919 $false
.sym 17922 gameplay1.gameplay[0]
.sym 17923 gameplay1.gameplay[1]
.sym 17924 $abc$14547$n1462
.sym 17925 reset$2
.sym 17928 $abc$14547$n1796_1
.sym 17929 $abc$14547$n1775_1
.sym 17930 $abc$14547$n1790_1
.sym 17931 $abc$14547$n1791_1
.sym 17934 player1.bullet1.bullet_x[3]
.sym 17935 vga_controller1.x[8]
.sym 17936 player1.bullet1.bullet_y[0]
.sym 17937 vga_controller1.y[5]
.sym 17940 $abc$14547$n1656
.sym 17941 $abc$14547$n1049
.sym 17942 player1.bullet1.bullet_flying
.sym 17943 $false
.sym 17944 $abc$14547$n377
.sym 17945 clk_36MHz_generator1.clk_36MHz$2
.sym 17946 $abc$14547$n65$2
.sym 17947 $abc$14547$n1753_1
.sym 17948 $abc$14547$n1326
.sym 17949 $abc$14547$n1296_1
.sym 17950 $abc$14547$n1321
.sym 17951 $abc$14547$n1751_1
.sym 17952 $abc$14547$n1308
.sym 17954 $abc$14547$n1324
.sym 18021 $abc$14547$n465
.sym 18022 $abc$14547$n2265
.sym 18023 $abc$14547$n54
.sym 18024 $abc$14547$n1017
.sym 18027 $abc$14547$n58
.sym 18028 player1.bullet1.bullet_y[0]
.sym 18029 $abc$14547$n1520
.sym 18030 $abc$14547$n2314
.sym 18033 $abc$14547$n56
.sym 18034 $abc$14547$n2315
.sym 18035 $abc$14547$n1018_1
.sym 18036 $false
.sym 18039 $abc$14547$n54
.sym 18040 $abc$14547$n58
.sym 18041 vga_controller1.y[7]
.sym 18042 vga_controller1.y[6]
.sym 18045 $abc$14547$n1298
.sym 18046 invaders1.invaders_line[1]
.sym 18047 vga_controller1.y[6]
.sym 18048 $abc$14547$n1306
.sym 18051 player1.bullet1.bullet_y[0]
.sym 18052 $abc$14547$n56
.sym 18053 $abc$14547$n58
.sym 18054 $abc$14547$n54
.sym 18057 vga_controller1.y[6]
.sym 18058 vga_controller1.y[5]
.sym 18059 vga_controller1.y[7]
.sym 18060 vga_controller1.y[8]
.sym 18063 $abc$14547$n1520
.sym 18064 reset$2
.sym 18065 $false
.sym 18066 $false
.sym 18067 $abc$14547$n243$2
.sym 18068 clk_36MHz_generator1.clk_36MHz$2
.sym 18069 $false
.sym 18070 $abc$14547$n1309
.sym 18071 $abc$14547$n354
.sym 18072 $abc$14547$n1323
.sym 18073 $abc$14547$n1313
.sym 18075 $abc$14547$n1314
.sym 18076 $abc$14547$n1322
.sym 18077 vga_controller1.v_counter[1]
.sym 18144 $abc$14547$n30
.sym 18145 invaders1.invaders_line[1]
.sym 18146 $false
.sym 18147 $false
.sym 18150 $abc$14547$n30
.sym 18151 invaders1.invaders_line[1]
.sym 18152 invaders1.invaders_line[2]
.sym 18153 invaders1.invaders_line[3]
.sym 18156 invaders1.invaders_line[2]
.sym 18157 vga_controller1.y[7]
.sym 18158 $abc$14547$n1307
.sym 18159 $false
.sym 18162 $abc$14547$n30
.sym 18163 $false
.sym 18164 $false
.sym 18165 $false
.sym 18168 $abc$14547$n30
.sym 18169 invaders1.invaders_line[3]
.sym 18170 vga_controller1.y[8]
.sym 18171 vga_controller1.y[5]
.sym 18174 $abc$14547$n2314
.sym 18175 $false
.sym 18176 $false
.sym 18177 $false
.sym 18186 $abc$14547$n2265
.sym 18187 $false
.sym 18188 $false
.sym 18189 $false
.sym 18190 $abc$14547$n243$2
.sym 18191 clk_36MHz_generator1.clk_36MHz$2
.sym 18192 $abc$14547$n65$2
.sym 18193 $abc$14547$n1748
.sym 18194 $abc$14547$n1325
.sym 18195 $abc$14547$n1588
.sym 18197 $abc$14547$n1327
.sym 18199 $abc$14547$n1752
.sym 18200 $abc$14547$n52
.sym 18229 $true
.sym 18266 invaders1.invaders_line[0]$2
.sym 18267 $false
.sym 18268 invaders1.invaders_line[0]
.sym 18269 $false
.sym 18270 $false
.sym 18272 $auto$alumacc.cc:474:replace_alu$4602.C[2]
.sym 18274 $false
.sym 18275 invaders1.invaders_line[1]
.sym 18278 $auto$alumacc.cc:474:replace_alu$4602.C[3]
.sym 18279 $false
.sym 18280 $false
.sym 18281 invaders1.invaders_line[2]
.sym 18282 $auto$alumacc.cc:474:replace_alu$4602.C[2]
.sym 18284 $auto$alumacc.cc:474:replace_alu$4602.C[4]
.sym 18285 $false
.sym 18286 $false
.sym 18287 invaders1.invaders_line[3]
.sym 18288 $auto$alumacc.cc:474:replace_alu$4602.C[3]
.sym 18291 $false
.sym 18292 $false
.sym 18293 $false
.sym 18294 $auto$alumacc.cc:474:replace_alu$4602.C[4]
.sym 18297 $abc$14547$n61$2
.sym 18298 $abc$14547$n1589
.sym 18299 $false
.sym 18300 $false
.sym 18303 $abc$14547$n61$2
.sym 18304 $abc$14547$n1593
.sym 18305 $false
.sym 18306 $false
.sym 18309 $abc$14547$n2315
.sym 18310 $false
.sym 18311 $false
.sym 18312 $false
.sym 18313 $abc$14547$n243$2
.sym 18314 clk_36MHz_generator1.clk_36MHz$2
.sym 18315 $abc$14547$n65$2
.sym 18318 vga_controller1.v_counter[2]
.sym 18319 vga_controller1.v_counter[3]
.sym 18320 vga_controller1.v_counter[4]
.sym 18321 vga_controller1.v_counter[5]
.sym 18322 vga_controller1.v_counter[6]
.sym 18323 vga_controller1.v_counter[7]
.sym 18352 $true
.sym 18389 vga_controller1.v_counter[0]$3
.sym 18390 $false
.sym 18391 vga_controller1.v_counter[0]
.sym 18392 $false
.sym 18393 $false
.sym 18395 $auto$maccmap.cc:240:synth$5623.C[2]
.sym 18397 $true$2
.sym 18398 vga_controller1.v_counter[1]
.sym 18401 $auto$maccmap.cc:240:synth$5623.C[3]
.sym 18402 $false
.sym 18403 vga_controller1.v_counter[2]
.sym 18404 $false
.sym 18405 $auto$maccmap.cc:240:synth$5623.C[2]
.sym 18407 $auto$maccmap.cc:240:synth$5623.C[4]
.sym 18408 $false
.sym 18409 vga_controller1.v_counter[3]
.sym 18410 $false
.sym 18411 $auto$maccmap.cc:240:synth$5623.C[3]
.sym 18413 $auto$maccmap.cc:240:synth$5623.C[5]
.sym 18414 $false
.sym 18415 vga_controller1.v_counter[4]
.sym 18416 $false
.sym 18417 $auto$maccmap.cc:240:synth$5623.C[4]
.sym 18419 $auto$maccmap.cc:240:synth$5623.C[6]
.sym 18420 $false
.sym 18421 $true$2
.sym 18422 vga_controller1.v_counter[5]
.sym 18423 $auto$maccmap.cc:240:synth$5623.C[5]
.sym 18425 $auto$maccmap.cc:240:synth$5623.C[7]
.sym 18426 $false
.sym 18427 $true$2
.sym 18428 vga_controller1.v_counter[6]
.sym 18429 $auto$maccmap.cc:240:synth$5623.C[6]
.sym 18431 $auto$maccmap.cc:240:synth$5623.C[8]
.sym 18432 $false
.sym 18433 $true$2
.sym 18434 vga_controller1.v_counter[7]
.sym 18435 $auto$maccmap.cc:240:synth$5623.C[7]
.sym 18436 $true
.sym 18437 clk_36MHz_generator1.clk_36MHz$2
.sym 18438 $abc$14547$n61$2
.sym 18439 vga_controller1.v_counter[8]
.sym 18440 vga_controller1.v_counter[9]
.sym 18444 vga_controller1.v_counter[0]
.sym 18513 $false
.sym 18514 $true$2
.sym 18515 vga_controller1.v_counter[8]
.sym 18516 $auto$maccmap.cc:240:synth$5623.C[8]
.sym 18531 sprite_drawer1.rgb[1]
.sym 18532 $false
.sym 18533 $false
.sym 18534 $false
.sym 18537 sprite_drawer1.rgb[0]
.sym 18538 $false
.sym 18539 $false
.sym 18540 $false
.sym 18559 $true
.sym 18560 clk_36MHz_generator1.clk_36MHz$2
.sym 18561 $abc$14547$n61$2
.sym 18562 reset$2
.sym 18948 $abc$14547$n1488
.sym 18949 $abc$14547$n1490
.sym 18950 $abc$14547$n1492
.sym 18951 $abc$14547$n1494
.sym 18952 $abc$14547$n1496
.sym 18953 $abc$14547$n1498
.sym 18954 $abc$14547$n1500
.sym 18955 $abc$14547$n1502
.sym 19064 vga_controller1.h_counter[1]
.sym 19065 $false
.sym 19066 $false
.sym 19067 $false
.sym 19068 $true
.sym 19069 clk_36MHz_generator1.clk_36MHz$2
.sym 19070 $abc$14547$n61$2
.sym 19071 $abc$14547$n1504
.sym 19072 $abc$14547$n1506
.sym 19073 $abc$14547$n1508
.sym 19074 $abc$14547$n1510
.sym 19075 $abc$14547$n1512
.sym 19076 $abc$14547$n1514
.sym 19077 $abc$14547$n1516
.sym 19078 $abc$14547$n1518
.sym 19145 $abc$14547$n1494
.sym 19146 $abc$14547$n1502
.sym 19147 vga_controller1.x[4]
.sym 19148 vga_controller1.x[2]
.sym 19151 $abc$14547$n1510
.sym 19152 $abc$14547$n1518
.sym 19153 vga_controller1.x[2]
.sym 19154 vga_controller1.x[4]
.sym 19157 $abc$14547$n1490
.sym 19158 $abc$14547$n1498
.sym 19159 vga_controller1.x[4]
.sym 19160 vga_controller1.x[2]
.sym 19163 $abc$14547$n1508
.sym 19164 $abc$14547$n1516
.sym 19165 vga_controller1.x[4]
.sym 19166 vga_controller1.x[2]
.sym 19169 $abc$14547$n1389_1
.sym 19170 $abc$14547$n1390_1
.sym 19171 $abc$14547$n1771_1
.sym 19172 vga_controller1.x[3]
.sym 19175 $abc$14547$n1488
.sym 19176 $abc$14547$n1496
.sym 19177 vga_controller1.x[4]
.sym 19178 vga_controller1.x[2]
.sym 19181 $abc$14547$n1492
.sym 19182 $abc$14547$n1500
.sym 19183 vga_controller1.x[2]
.sym 19184 vga_controller1.x[4]
.sym 19187 $abc$14547$n1021_1
.sym 19188 $abc$14547$n1034_1
.sym 19189 $false
.sym 19190 $false
.sym 19191 $abc$14547$n279
.sym 19192 clk_36MHz_generator1.clk_36MHz$2
.sym 19193 $false
.sym 19194 $abc$14547$n1487
.sym 19195 $abc$14547$n1489
.sym 19196 $abc$14547$n1491
.sym 19197 $abc$14547$n1493
.sym 19198 $abc$14547$n1495
.sym 19199 $abc$14547$n1497
.sym 19200 $abc$14547$n1499
.sym 19201 $abc$14547$n1501
.sym 19268 $abc$14547$n1487
.sym 19269 $abc$14547$n1495
.sym 19270 vga_controller1.x[4]
.sym 19271 $abc$14547$n1772
.sym 19274 $abc$14547$n315
.sym 19275 reset$2
.sym 19276 $false
.sym 19277 $false
.sym 19280 $abc$14547$n1489
.sym 19281 $abc$14547$n1497
.sym 19282 vga_controller1.x[4]
.sym 19283 $abc$14547$n1768
.sym 19286 $abc$14547$n1493
.sym 19287 $abc$14547$n1501
.sym 19288 vga_controller1.x[4]
.sym 19289 $abc$14547$n1766
.sym 19292 $abc$14547$n1376
.sym 19293 $abc$14547$n1377_1
.sym 19294 $abc$14547$n1767_1
.sym 19295 vga_controller1.x[3]
.sym 19298 $abc$14547$n38
.sym 19299 $abc$14547$n34
.sym 19300 invaders1.direction
.sym 19301 reset$2
.sym 19304 $abc$14547$n998
.sym 19305 $abc$14547$n1015_1
.sym 19306 $false
.sym 19307 $false
.sym 19310 invaders1.invaders_array[19]
.sym 19311 invaders1.invaders_array[17]
.sym 19312 $abc$14547$n315
.sym 19313 invaders1.direction
.sym 19314 $abc$14547$n337
.sym 19315 clk_36MHz_generator1.clk_36MHz$2
.sym 19316 $abc$14547$n65$2
.sym 19317 $abc$14547$n1503
.sym 19318 $abc$14547$n1505
.sym 19319 $abc$14547$n1507
.sym 19320 $abc$14547$n1509
.sym 19321 $abc$14547$n1511
.sym 19322 $abc$14547$n1513
.sym 19323 $abc$14547$n1515
.sym 19324 $abc$14547$n1517
.sym 19391 invaders1.invaders_array[16]
.sym 19392 $abc$14547$n34
.sym 19393 player1.bullet1.bullet_x[4]
.sym 19394 $abc$14547$n998
.sym 19397 $abc$14547$n1509
.sym 19398 $abc$14547$n1517
.sym 19399 vga_controller1.x[4]
.sym 19400 vga_controller1.x[2]
.sym 19403 invaders1.invaders_array[17]
.sym 19404 $abc$14547$n36
.sym 19405 vga_controller1.x[9]
.sym 19406 $false
.sym 19409 invaders1.invaders_array[18]
.sym 19410 $abc$14547$n38
.sym 19411 vga_controller1.x[9]
.sym 19412 $false
.sym 19415 $abc$14547$n1503
.sym 19416 $abc$14547$n1511
.sym 19417 vga_controller1.x[4]
.sym 19418 vga_controller1.x[2]
.sym 19421 invaders1.invaders_array[16]
.sym 19422 $abc$14547$n34
.sym 19423 vga_controller1.x[9]
.sym 19424 $false
.sym 19427 $abc$14547$n1491
.sym 19428 $abc$14547$n1499
.sym 19429 vga_controller1.x[4]
.sym 19430 vga_controller1.x[2]
.sym 19433 invaders1.invaders_array[18]
.sym 19434 invaders1.invaders_array[16]
.sym 19435 $abc$14547$n315
.sym 19436 invaders1.direction
.sym 19437 $abc$14547$n333
.sym 19438 clk_36MHz_generator1.clk_36MHz$2
.sym 19439 $abc$14547$n65$2
.sym 19440 $abc$14547$n2092
.sym 19441 $abc$14547$n2095
.sym 19442 $abc$14547$n2098
.sym 19443 $abc$14547$n2101
.sym 19444 $abc$14547$n2104
.sym 19445 $abc$14547$n2107
.sym 19446 $abc$14547$n2110
.sym 19447 $abc$14547$n2113
.sym 19514 invaders1.invaders_array[14]
.sym 19515 $abc$14547$n48
.sym 19516 player1.bullet1.bullet_x[3]
.sym 19517 player1.bullet1.bullet_x[2]
.sym 19520 player1.bullet1.bullet_x[2]
.sym 19521 player1.bullet1.bullet_x[3]
.sym 19522 invaders1.invaders_array[10]
.sym 19523 $abc$14547$n1004
.sym 19526 $abc$14547$n1061_1
.sym 19527 player1.bullet1.bullet_x[4]
.sym 19528 $abc$14547$n1021_1
.sym 19529 $abc$14547$n1060_1
.sym 19532 $abc$14547$n46
.sym 19533 $abc$14547$n1304
.sym 19534 vga_controller1.x[7]
.sym 19535 vga_controller1.x[8]
.sym 19538 $abc$14547$n1001_1
.sym 19539 $abc$14547$n1745_1
.sym 19540 $abc$14547$n1746
.sym 19541 $abc$14547$n1016_1
.sym 19544 invaders1.invaders_array[9]
.sym 19545 $abc$14547$n1340
.sym 19546 vga_controller1.x[7]
.sym 19547 vga_controller1.x[8]
.sym 19550 $abc$14547$n1002
.sym 19551 $abc$14547$n1003
.sym 19552 $abc$14547$n1005
.sym 19553 $abc$14547$n1006_1
.sym 19556 invaders1.invaders_array[17]
.sym 19557 invaders1.invaders_array[15]
.sym 19558 $abc$14547$n315
.sym 19559 invaders1.direction
.sym 19560 $abc$14547$n328
.sym 19561 clk_36MHz_generator1.clk_36MHz$2
.sym 19562 $abc$14547$n65$2
.sym 19563 $abc$14547$n2116
.sym 19564 $abc$14547$n2119
.sym 19565 $abc$14547$n2122
.sym 19566 $abc$14547$n2125
.sym 19567 $abc$14547$n2128
.sym 19568 $abc$14547$n2131
.sym 19569 $abc$14547$n2134
.sym 19570 $abc$14547$n2137
.sym 19637 invaders1.invaders_array[14]
.sym 19638 $abc$14547$n48
.sym 19639 vga_controller1.x[8]
.sym 19640 vga_controller1.x[7]
.sym 19643 $abc$14547$n2119
.sym 19644 $abc$14547$n2131
.sym 19645 vga_controller1.x[4]
.sym 19646 vga_controller1.x[2]
.sym 19649 invaders1.invaders_array[15]
.sym 19650 $abc$14547$n50
.sym 19651 vga_controller1.x[8]
.sym 19652 vga_controller1.x[7]
.sym 19655 $abc$14547$n2116
.sym 19656 $abc$14547$n2128
.sym 19657 vga_controller1.x[4]
.sym 19658 vga_controller1.x[2]
.sym 19661 $abc$14547$n2122
.sym 19662 $abc$14547$n2134
.sym 19663 vga_controller1.x[4]
.sym 19664 vga_controller1.x[2]
.sym 19667 player1.bullet1.bullet_x[0]
.sym 19668 player1.bullet1.bullet_x[1]
.sym 19669 $false
.sym 19670 $false
.sym 19673 player1.bullet1.bullet_x[0]
.sym 19674 player1.bullet1.bullet_x[1]
.sym 19675 $false
.sym 19676 $false
.sym 19679 invaders1.invaders_array[16]
.sym 19680 invaders1.invaders_array[14]
.sym 19681 $abc$14547$n315
.sym 19682 invaders1.direction
.sym 19683 $abc$14547$n323
.sym 19684 clk_36MHz_generator1.clk_36MHz$2
.sym 19685 $abc$14547$n65$2
.sym 19686 $abc$14547$n2093
.sym 19687 $abc$14547$n2096
.sym 19688 $abc$14547$n2099
.sym 19689 $abc$14547$n2102
.sym 19690 $abc$14547$n2105
.sym 19691 $abc$14547$n2108
.sym 19692 $abc$14547$n2111
.sym 19693 $abc$14547$n2114
.sym 19760 $abc$14547$n2101
.sym 19761 $abc$14547$n2113
.sym 19762 vga_controller1.x[4]
.sym 19763 $abc$14547$n1756
.sym 19766 $abc$14547$n1347_1
.sym 19767 $abc$14547$n1348
.sym 19768 $abc$14547$n1755_1
.sym 19769 vga_controller1.x[3]
.sym 19772 $abc$14547$n1362
.sym 19773 $abc$14547$n1356
.sym 19774 vga_controller1.x[0]
.sym 19775 vga_controller1.x[1]
.sym 19778 $abc$14547$n1349
.sym 19779 $abc$14547$n1343
.sym 19780 vga_controller1.x[1]
.sym 19781 vga_controller1.x[0]
.sym 19784 $abc$14547$n2095
.sym 19785 $abc$14547$n2107
.sym 19786 vga_controller1.x[4]
.sym 19787 $abc$14547$n1754
.sym 19790 $abc$14547$n1353
.sym 19791 $abc$14547$n1354
.sym 19792 $abc$14547$n1757_1
.sym 19793 vga_controller1.x[3]
.sym 19796 $abc$14547$n1360
.sym 19797 $abc$14547$n1361_1
.sym 19798 $abc$14547$n1759_1
.sym 19799 vga_controller1.x[3]
.sym 19802 vga_controller1.x[6]
.sym 19803 $abc$14547$n1339
.sym 19804 $abc$14547$n1341
.sym 19805 $abc$14547$n1335
.sym 19809 $abc$14547$n2117
.sym 19810 $abc$14547$n2120
.sym 19811 $abc$14547$n2123
.sym 19812 $abc$14547$n2126
.sym 19813 $abc$14547$n2129
.sym 19814 $abc$14547$n2132
.sym 19815 $abc$14547$n2135
.sym 19816 $abc$14547$n2138
.sym 19883 $abc$14547$n2096
.sym 19884 $abc$14547$n2108
.sym 19885 vga_controller1.x[4]
.sym 19886 vga_controller1.x[2]
.sym 19895 $abc$14547$n2093
.sym 19896 $abc$14547$n2105
.sym 19897 vga_controller1.x[4]
.sym 19898 vga_controller1.x[2]
.sym 19901 $abc$14547$n2120
.sym 19902 $abc$14547$n2132
.sym 19903 vga_controller1.x[2]
.sym 19904 vga_controller1.x[4]
.sym 19907 $abc$14547$n2102
.sym 19908 $abc$14547$n2114
.sym 19909 vga_controller1.x[4]
.sym 19910 vga_controller1.x[2]
.sym 19913 $abc$14547$n1342
.sym 19914 $abc$14547$n1355
.sym 19915 $abc$14547$n1296_1
.sym 19916 $abc$14547$n1249
.sym 19919 $abc$14547$n1249
.sym 19920 $abc$14547$n1296_1
.sym 19921 $false
.sym 19922 $false
.sym 19925 vga_controller1.h_counter[5]
.sym 19926 $false
.sym 19927 $false
.sym 19928 $false
.sym 19929 $true
.sym 19930 clk_36MHz_generator1.clk_36MHz$2
.sym 19931 $abc$14547$n61$2
.sym 19932 $abc$14547$n2214
.sym 19933 $abc$14547$n2217
.sym 19934 $abc$14547$n2220
.sym 19935 $abc$14547$n2223
.sym 19936 $abc$14547$n2226
.sym 19937 $abc$14547$n2229
.sym 19938 $abc$14547$n2232
.sym 19939 $abc$14547$n2235
.sym 20006 $abc$14547$n1248
.sym 20007 $abc$14547$n1463
.sym 20008 $abc$14547$n1368
.sym 20009 $abc$14547$n1464
.sym 20012 $abc$14547$n1434
.sym 20013 $abc$14547$n1765_1
.sym 20014 reset$2
.sym 20015 $abc$14547$n1461
.sym 20018 vga_controller1.h_counter[9]
.sym 20019 $false
.sym 20020 $false
.sym 20021 $false
.sym 20024 sprite_drawer1.rgb[2]
.sym 20025 gameplay1.gameplay[0]
.sym 20026 gameplay1.gameplay[1]
.sym 20027 reset$2
.sym 20030 $abc$14547$n1463
.sym 20031 $abc$14547$n1708_1
.sym 20032 $abc$14547$n1461
.sym 20033 $abc$14547$n1709_1
.sym 20036 $abc$14547$n1798_1
.sym 20037 gameplay1.gameplay[0]
.sym 20038 gameplay1.gameplay[1]
.sym 20039 reset$2
.sym 20042 sprite_drawer1.rgb[0]
.sym 20043 gameplay1.gameplay[0]
.sym 20044 gameplay1.gameplay[1]
.sym 20045 reset$2
.sym 20048 $abc$14547$n1562
.sym 20049 $false
.sym 20050 $false
.sym 20051 $false
.sym 20052 $abc$14547$n345
.sym 20053 clk_36MHz_generator1.clk_36MHz$2
.sym 20054 $abc$14547$n65$2
.sym 20055 $abc$14547$n2238
.sym 20056 $abc$14547$n2241
.sym 20057 $abc$14547$n2244
.sym 20058 $abc$14547$n2247
.sym 20059 $abc$14547$n2250
.sym 20060 $abc$14547$n2253
.sym 20061 $abc$14547$n2256
.sym 20062 $abc$14547$n2259
.sym 20129 $abc$14547$n2220
.sym 20130 $abc$14547$n2232
.sym 20131 vga_controller1.x[4]
.sym 20132 $abc$14547$n1752
.sym 20135 $abc$14547$n2214
.sym 20136 $abc$14547$n2226
.sym 20137 vga_controller1.x[4]
.sym 20138 vga_controller1.x[2]
.sym 20141 $abc$14547$n1308
.sym 20142 $abc$14547$n1321
.sym 20143 $abc$14547$n1334_1
.sym 20144 $abc$14547$n1297_1
.sym 20147 $abc$14547$n1328
.sym 20148 $abc$14547$n1322
.sym 20149 vga_controller1.x[0]
.sym 20150 vga_controller1.x[1]
.sym 20153 $abc$14547$n2223
.sym 20154 $abc$14547$n2235
.sym 20155 vga_controller1.x[3]
.sym 20156 $abc$14547$n1750
.sym 20159 $abc$14547$n1315
.sym 20160 $abc$14547$n1309
.sym 20161 vga_controller1.x[1]
.sym 20162 vga_controller1.x[0]
.sym 20171 $abc$14547$n2238
.sym 20172 $abc$14547$n2250
.sym 20173 vga_controller1.x[2]
.sym 20174 $false
.sym 20178 $abc$14547$n2215
.sym 20179 $abc$14547$n2218
.sym 20180 $abc$14547$n2221
.sym 20181 $abc$14547$n2224
.sym 20182 $abc$14547$n2227
.sym 20183 $abc$14547$n2230
.sym 20184 $abc$14547$n2233
.sym 20185 $abc$14547$n2236
.sym 20252 $abc$14547$n1313
.sym 20253 $abc$14547$n1314
.sym 20254 $abc$14547$n1749_1
.sym 20255 vga_controller1.x[3]
.sym 20258 vga_controller1.v_counter[0]
.sym 20259 $abc$14547$n352$2
.sym 20260 $abc$14547$n347
.sym 20261 $false
.sym 20264 $abc$14547$n1325
.sym 20265 $abc$14547$n1324
.sym 20266 vga_controller1.x[4]
.sym 20267 vga_controller1.x[3]
.sym 20270 $abc$14547$n2241
.sym 20271 $abc$14547$n2242
.sym 20272 vga_controller1.x[2]
.sym 20273 vga_controller1.x[4]
.sym 20282 $abc$14547$n2253
.sym 20283 $abc$14547$n2254
.sym 20284 vga_controller1.x[4]
.sym 20285 vga_controller1.x[2]
.sym 20288 vga_controller1.x[3]
.sym 20289 $abc$14547$n1326
.sym 20290 $abc$14547$n1327
.sym 20291 $abc$14547$n1323
.sym 20294 $abc$14547$n574
.sym 20295 $false
.sym 20296 $false
.sym 20297 $false
.sym 20298 $abc$14547$n354
.sym 20299 clk_36MHz_generator1.clk_36MHz$2
.sym 20300 $abc$14547$n352$2
.sym 20301 $abc$14547$n2239
.sym 20302 $abc$14547$n2242
.sym 20303 $abc$14547$n2245
.sym 20304 $abc$14547$n2248
.sym 20305 $abc$14547$n2251
.sym 20306 $abc$14547$n2254
.sym 20307 $abc$14547$n2257
.sym 20308 $abc$14547$n2260
.sym 20375 $abc$14547$n2218
.sym 20376 $abc$14547$n2230
.sym 20377 vga_controller1.x[4]
.sym 20378 vga_controller1.x[2]
.sym 20381 $abc$14547$n2239
.sym 20382 $abc$14547$n2251
.sym 20383 vga_controller1.x[2]
.sym 20384 $false
.sym 20387 $abc$14547$n61$2
.sym 20388 vga_controller1.v_counter[0]
.sym 20389 vga_controller1.v_counter[1]
.sym 20390 $false
.sym 20399 $abc$14547$n2215
.sym 20400 $abc$14547$n2227
.sym 20401 vga_controller1.x[2]
.sym 20402 vga_controller1.x[4]
.sym 20411 $abc$14547$n2221
.sym 20412 $abc$14547$n2233
.sym 20413 vga_controller1.x[4]
.sym 20414 vga_controller1.x[2]
.sym 20417 $abc$14547$n61$2
.sym 20418 sprite_drawer1.rgb[2]
.sym 20419 $false
.sym 20420 $false
.sym 20421 $true
.sym 20422 clk_36MHz_generator1.clk_36MHz$2
.sym 20423 $false
.sym 20460 $true
.sym 20497 vga_controller1.v_counter[0]$2
.sym 20498 $false
.sym 20499 vga_controller1.v_counter[0]
.sym 20500 $false
.sym 20501 $false
.sym 20503 $auto$alumacc.cc:474:replace_alu$4635.C[2]
.sym 20505 $false
.sym 20506 vga_controller1.v_counter[1]
.sym 20509 $auto$alumacc.cc:474:replace_alu$4635.C[3]
.sym 20510 $false
.sym 20511 $false
.sym 20512 vga_controller1.v_counter[2]
.sym 20513 $auto$alumacc.cc:474:replace_alu$4635.C[2]
.sym 20515 $auto$alumacc.cc:474:replace_alu$4635.C[4]
.sym 20516 $false
.sym 20517 $false
.sym 20518 vga_controller1.v_counter[3]
.sym 20519 $auto$alumacc.cc:474:replace_alu$4635.C[3]
.sym 20521 $auto$alumacc.cc:474:replace_alu$4635.C[5]
.sym 20522 $false
.sym 20523 $false
.sym 20524 vga_controller1.v_counter[4]
.sym 20525 $auto$alumacc.cc:474:replace_alu$4635.C[4]
.sym 20527 $auto$alumacc.cc:474:replace_alu$4635.C[6]
.sym 20528 $false
.sym 20529 $false
.sym 20530 vga_controller1.v_counter[5]
.sym 20531 $auto$alumacc.cc:474:replace_alu$4635.C[5]
.sym 20533 $auto$alumacc.cc:474:replace_alu$4635.C[7]
.sym 20534 $false
.sym 20535 $false
.sym 20536 vga_controller1.v_counter[6]
.sym 20537 $auto$alumacc.cc:474:replace_alu$4635.C[6]
.sym 20539 $auto$alumacc.cc:474:replace_alu$4635.C[8]
.sym 20540 $false
.sym 20541 $false
.sym 20542 vga_controller1.v_counter[7]
.sym 20543 $auto$alumacc.cc:474:replace_alu$4635.C[7]
.sym 20544 $abc$14547$n347
.sym 20545 clk_36MHz_generator1.clk_36MHz$2
.sym 20546 $abc$14547$n352$2
.sym 20583 $auto$alumacc.cc:474:replace_alu$4635.C[8]
.sym 20620 $auto$alumacc.cc:474:replace_alu$4635.C[9]
.sym 20621 $false
.sym 20622 $false
.sym 20623 vga_controller1.v_counter[8]
.sym 20624 $auto$alumacc.cc:474:replace_alu$4635.C[8]
.sym 20627 $false
.sym 20628 $false
.sym 20629 vga_controller1.v_counter[9]
.sym 20630 $auto$alumacc.cc:474:replace_alu$4635.C[9]
.sym 20651 $false
.sym 20652 $true$2
.sym 20653 vga_controller1.v_counter[0]
.sym 20654 $false
.sym 20667 $abc$14547$n347
.sym 20668 clk_36MHz_generator1.clk_36MHz$2
.sym 20669 $abc$14547$n352$2
.sym 20718 vga_controller1.blue
.sym 20775 $true$2
.sym 20848 vga_controller1.x[2]
.sym 20850 vga_controller1.x[4]
.sym 20989 $abc$14547$n40
.sym 21086 $abc$14547$n1026
.sym 21087 $abc$14547$n1028_1
.sym 21088 $abc$14547$n1771_1
.sym 21090 $abc$14547$n1034_1
.sym 21091 $abc$14547$n1030_1
.sym 21092 $abc$14547$n44
.sym 21094 $true$2
.sym 21095 $true$2
.sym 21096 $true$2
.sym 21097 $true$2
.sym 21098 $true$2
.sym 21099 $true$2
.sym 21100 $true$2
.sym 21101 $true$2
.sym 21102 $false
.sym 21103 $false
.sym 21104 $false
.sym 21105 $false
.sym 21106 $false
.sym 21107 $false
.sym 21108 $false
.sym 21109 $false
.sym 21110 $false
.sym 21111 $false
.sym 21112 $false
.sym 21113 $false
.sym 21114 $false$2
.sym 21115 $false
.sym 21116 $false
.sym 21117 $false
.sym 21118 $false
.sym 21119 $false
.sym 21120 $false
.sym 21121 $false
.sym 21122 $false
.sym 21123 $true$2
.sym 21188 $abc$14547$n265
.sym 21189 $abc$14547$n341
.sym 21190 $abc$14547$n279
.sym 21191 $abc$14547$n285
.sym 21192 $abc$14547$n1065
.sym 21193 $abc$14547$n271
.sym 21194 $abc$14547$n337
.sym 21195 invaders1.invaders_array[19]
.sym 21196 $true$2
.sym 21197 $true$2
.sym 21198 $true$2
.sym 21199 $true$2
.sym 21200 $true$2
.sym 21201 $true$2
.sym 21202 $true$2
.sym 21203 $true$2
.sym 21204 $abc$14547$n1586
.sym 21205 $abc$14547$n1588
.sym 21206 $false
.sym 21207 $abc$14547$n1590
.sym 21208 $abc$14547$n1592
.sym 21209 $abc$14547$n1594
.sym 21210 $false
.sym 21211 $false
.sym 21212 $false
.sym 21213 $false
.sym 21214 $false
.sym 21215 clk_36MHz_generator1.clk_36MHz$2
.sym 21216 $true
.sym 21217 $true$2
.sym 21218 $false
.sym 21219 $false
.sym 21220 $false
.sym 21221 $false
.sym 21222 $false
.sym 21223 $false
.sym 21224 $false
.sym 21225 $false
.sym 21290 $abc$14547$n1012_1
.sym 21291 $abc$14547$n1002
.sym 21292 $abc$14547$n1094_1
.sym 21293 $abc$14547$n998
.sym 21294 $abc$14547$n1061_1
.sym 21295 $abc$14547$n293
.sym 21296 $abc$14547$n1091_1
.sym 21297 invaders1.invaders_array[9]
.sym 21298 $true$2
.sym 21299 $true$2
.sym 21300 $true$2
.sym 21301 $true$2
.sym 21302 $true$2
.sym 21303 $true$2
.sym 21304 $true$2
.sym 21305 $true$2
.sym 21306 $false
.sym 21307 $false
.sym 21308 $false
.sym 21309 $false
.sym 21310 $false
.sym 21311 $false
.sym 21312 $false
.sym 21313 $false
.sym 21314 $false
.sym 21315 $false
.sym 21316 $false
.sym 21317 $false
.sym 21318 $false$2
.sym 21319 $false
.sym 21320 $false
.sym 21321 $false
.sym 21322 $false
.sym 21323 $false
.sym 21324 $false
.sym 21325 $false
.sym 21326 $false
.sym 21327 $true$2
.sym 21392 $abc$14547$n1010
.sym 21393 $abc$14547$n1006_1
.sym 21394 $abc$14547$n1300_1
.sym 21395 $abc$14547$n1009_1
.sym 21396 $abc$14547$n1007_1
.sym 21397 $abc$14547$n303
.sym 21398 $abc$14547$n1745_1
.sym 21399 invaders1.invaders_array[11]
.sym 21400 $true$2
.sym 21401 $true$2
.sym 21402 $true$2
.sym 21403 $true$2
.sym 21404 $true$2
.sym 21405 $true$2
.sym 21406 $true$2
.sym 21407 $true$2
.sym 21408 $abc$14547$n1586
.sym 21409 $abc$14547$n1588
.sym 21410 $false
.sym 21411 $abc$14547$n1590
.sym 21412 $abc$14547$n1592
.sym 21413 $abc$14547$n1594
.sym 21414 $false
.sym 21415 $false
.sym 21416 $false
.sym 21417 $false
.sym 21418 $false
.sym 21419 clk_36MHz_generator1.clk_36MHz$2
.sym 21420 $true
.sym 21421 $true$2
.sym 21422 $false
.sym 21423 $false
.sym 21424 $false
.sym 21425 $false
.sym 21426 $false
.sym 21427 $false
.sym 21428 $false
.sym 21429 $false
.sym 21494 $abc$14547$n308
.sym 21495 $abc$14547$n323
.sym 21496 $abc$14547$n1299_1
.sym 21497 $abc$14547$n1298
.sym 21498 $abc$14547$n1335
.sym 21499 $abc$14547$n1286
.sym 21500 $abc$14547$n1305
.sym 21501 invaders1.invaders_array[12]
.sym 21502 $true$2
.sym 21503 $true$2
.sym 21504 $true$2
.sym 21505 $true$2
.sym 21506 $true$2
.sym 21507 $true$2
.sym 21508 $true$2
.sym 21509 $true$2
.sym 21510 $false
.sym 21511 $false
.sym 21512 $false
.sym 21513 $false
.sym 21514 $false
.sym 21515 $false
.sym 21516 $false
.sym 21517 $false
.sym 21518 $false
.sym 21519 $false
.sym 21520 $false
.sym 21521 $false
.sym 21522 $false$2
.sym 21523 $false
.sym 21524 $false
.sym 21525 $false
.sym 21526 $false
.sym 21527 $false
.sym 21528 $false
.sym 21529 $false
.sym 21530 $false
.sym 21531 $true$2
.sym 21597 $abc$14547$n1341
.sym 21598 $abc$14547$n1354
.sym 21599 $abc$14547$n1761_1
.sym 21601 $abc$14547$n1362
.sym 21602 $abc$14547$n1759_1
.sym 21603 $abc$14547$n1353
.sym 21604 $true$2
.sym 21605 $true$2
.sym 21606 $true$2
.sym 21607 $true$2
.sym 21608 $true$2
.sym 21609 $true$2
.sym 21610 $true$2
.sym 21611 $true$2
.sym 21612 $abc$14547$n1586
.sym 21613 $abc$14547$n1588
.sym 21614 $false
.sym 21615 $abc$14547$n1590
.sym 21616 $abc$14547$n1592
.sym 21617 $abc$14547$n1594
.sym 21618 $false
.sym 21619 $false
.sym 21620 $false
.sym 21621 $false
.sym 21622 $false
.sym 21623 clk_36MHz_generator1.clk_36MHz$2
.sym 21624 $true
.sym 21625 $true$2
.sym 21626 $false
.sym 21627 $false
.sym 21628 $false
.sym 21629 $false
.sym 21630 $false
.sym 21631 $false
.sym 21632 $false
.sym 21633 $false
.sym 21699 $abc$14547$n1366_1
.sym 21700 $abc$14547$n238
.sym 21702 $abc$14547$n1361_1
.sym 21703 $abc$14547$n1758
.sym 21704 invaders1.hit
.sym 21706 $true$2
.sym 21707 $true$2
.sym 21708 $true$2
.sym 21709 $true$2
.sym 21710 $true$2
.sym 21711 $true$2
.sym 21712 $true$2
.sym 21713 $true$2
.sym 21714 $false
.sym 21715 $false
.sym 21716 $false
.sym 21717 $false
.sym 21718 $false
.sym 21719 $false
.sym 21720 $false
.sym 21721 $false
.sym 21722 $false
.sym 21723 $false
.sym 21724 $false
.sym 21725 $false
.sym 21726 $false$2
.sym 21727 $false
.sym 21728 $false
.sym 21729 $false
.sym 21730 $false
.sym 21731 $false
.sym 21732 $false
.sym 21733 $false
.sym 21734 $false
.sym 21735 $true$2
.sym 21800 $abc$14547$n1656
.sym 21801 sprite_drawer1.rgb[1]
.sym 21803 $abc$14547$n347
.sym 21804 $abc$14547$n345
.sym 21805 $abc$14547$n616
.sym 21807 gameplay1.gameplay[1]
.sym 21808 $true$2
.sym 21809 $true$2
.sym 21810 $true$2
.sym 21811 $true$2
.sym 21812 $true$2
.sym 21813 $true$2
.sym 21814 $true$2
.sym 21815 $true$2
.sym 21816 $abc$14547$n1586
.sym 21817 $abc$14547$n1588
.sym 21818 $false
.sym 21819 $abc$14547$n1590
.sym 21820 $abc$14547$n1592
.sym 21821 $abc$14547$n1594
.sym 21822 $false
.sym 21823 $false
.sym 21824 $false
.sym 21825 $false
.sym 21826 $false
.sym 21827 clk_36MHz_generator1.clk_36MHz$2
.sym 21828 $true
.sym 21829 $true$2
.sym 21830 $false
.sym 21831 $false
.sym 21832 $false
.sym 21833 $false
.sym 21834 $false
.sym 21835 $false
.sym 21836 $false
.sym 21837 $false
.sym 21903 $abc$14547$n1328
.sym 21904 $abc$14547$n1750
.sym 21906 $abc$14547$n1332_1
.sym 21909 vga_controller1.x[6]
.sym 21910 $true$2
.sym 21911 $true$2
.sym 21912 $true$2
.sym 21913 $true$2
.sym 21914 $true$2
.sym 21915 $true$2
.sym 21916 $true$2
.sym 21917 $true$2
.sym 21918 $false
.sym 21919 $false
.sym 21920 $false
.sym 21921 $false
.sym 21922 $false
.sym 21923 $false
.sym 21924 $false
.sym 21925 $false
.sym 21926 $false
.sym 21927 $false
.sym 21928 $false
.sym 21929 $false
.sym 21930 $false$2
.sym 21931 $false
.sym 21932 $false
.sym 21933 $false
.sym 21934 $false
.sym 21935 $false
.sym 21936 $false
.sym 21937 $false
.sym 21938 $false
.sym 21939 $true$2
.sym 22008 $abc$14547$n2299
.sym 22009 $abc$14547$n563
.sym 22010 $abc$14547$n1749_1
.sym 22011 $abc$14547$n548
.sym 22012 $true$2
.sym 22013 $true$2
.sym 22014 $true$2
.sym 22015 $true$2
.sym 22016 $true$2
.sym 22017 $true$2
.sym 22018 $true$2
.sym 22019 $true$2
.sym 22020 $abc$14547$n1586
.sym 22021 $abc$14547$n1588
.sym 22022 $false
.sym 22023 $abc$14547$n1590
.sym 22024 $abc$14547$n1592
.sym 22025 $abc$14547$n1594
.sym 22026 $false
.sym 22027 $false
.sym 22028 $false
.sym 22029 $false
.sym 22030 $false
.sym 22031 clk_36MHz_generator1.clk_36MHz$2
.sym 22032 $true
.sym 22033 $true$2
.sym 22034 $false
.sym 22035 $false
.sym 22036 $false
.sym 22037 $false
.sym 22038 $false
.sym 22039 $false
.sym 22040 $false
.sym 22041 $false
.sym 22107 $abc$14547$n1315
.sym 22108 $abc$14547$n1320
.sym 22110 $abc$14547$n1319
.sym 22111 $abc$14547$n1333_1
.sym 22114 $true$2
.sym 22115 $true$2
.sym 22116 $true$2
.sym 22117 $true$2
.sym 22118 $true$2
.sym 22119 $true$2
.sym 22120 $true$2
.sym 22121 $true$2
.sym 22122 $false
.sym 22123 $false
.sym 22124 $false
.sym 22125 $false
.sym 22126 $false
.sym 22127 $false
.sym 22128 $false
.sym 22129 $false
.sym 22130 $false
.sym 22131 $false
.sym 22132 $false
.sym 22133 $false
.sym 22134 $false$2
.sym 22135 $false
.sym 22136 $false
.sym 22137 $false
.sym 22138 $false
.sym 22139 $false
.sym 22140 $false
.sym 22141 $false
.sym 22142 $false
.sym 22143 $true$2
.sym 22216 $true$2
.sym 22217 $true$2
.sym 22218 $true$2
.sym 22219 $true$2
.sym 22220 $true$2
.sym 22221 $true$2
.sym 22222 $true$2
.sym 22223 $true$2
.sym 22224 $abc$14547$n1586
.sym 22225 $abc$14547$n1588
.sym 22226 $false
.sym 22227 $abc$14547$n1590
.sym 22228 $abc$14547$n1592
.sym 22229 $abc$14547$n1594
.sym 22230 $false
.sym 22231 $false
.sym 22232 $false
.sym 22233 $false
.sym 22234 $false
.sym 22235 clk_36MHz_generator1.clk_36MHz$2
.sym 22236 $true
.sym 22237 $true$2
.sym 22238 $false
.sym 22239 $false
.sym 22240 $false
.sym 22241 $false
.sym 22242 $false
.sym 22243 $false
.sym 22244 $false
.sym 22245 $false
.sym 22312 $abc$14547$n2297
.sym 22313 red$2
.sym 22490 vga_controller1.green
.sym 22647 $false
.sym 22648 $false
.sym 22649 $false
.sym 22650 $false
.sym 22672 vga_controller1.h_counter[2]
.sym 22673 vga_controller1.h_counter[3]
.sym 22674 vga_controller1.h_counter[4]
.sym 22675 vga_controller1.h_counter[5]
.sym 22676 vga_controller1.h_counter[6]
.sym 22677 vga_controller1.h_counter[7]
.sym 22792 vga_controller1.h_counter[2]
.sym 22793 $false
.sym 22794 $false
.sym 22795 $false
.sym 22804 vga_controller1.h_counter[4]
.sym 22805 $false
.sym 22806 $false
.sym 22807 $false
.sym 22826 $true
.sym 22827 clk_36MHz_generator1.clk_36MHz$2
.sym 22828 $abc$14547$n61$2
.sym 22829 vga_controller1.h_counter[8]
.sym 22830 vga_controller1.h_counter[9]
.sym 22832 vga_controller1.h_counter[0]
.sym 22933 $abc$14547$n1021_1
.sym 22934 $abc$14547$n1026
.sym 22935 $false
.sym 22936 $false
.sym 22949 $abc$14547$n265
.sym 22950 clk_36MHz_generator1.clk_36MHz$2
.sym 22951 $false
.sym 22955 $abc$14547$n42
.sym 23026 $abc$14547$n44
.sym 23027 $abc$14547$n38
.sym 23028 invaders1.direction
.sym 23029 reset$2
.sym 23032 $abc$14547$n48
.sym 23033 $abc$14547$n44
.sym 23034 invaders1.direction
.sym 23035 reset$2
.sym 23038 $abc$14547$n1507
.sym 23039 $abc$14547$n1515
.sym 23040 vga_controller1.x[4]
.sym 23041 $abc$14547$n1770
.sym 23050 $abc$14547$n50
.sym 23051 $abc$14547$n42
.sym 23052 invaders1.direction
.sym 23053 reset$2
.sym 23056 $abc$14547$n42
.sym 23057 $abc$14547$n40
.sym 23058 invaders1.direction
.sym 23059 reset$2
.sym 23062 $abc$14547$n1021_1
.sym 23063 $abc$14547$n1030_1
.sym 23064 $false
.sym 23065 $false
.sym 23072 $abc$14547$n271
.sym 23073 clk_36MHz_generator1.clk_36MHz$2
.sym 23074 $false
.sym 23075 $abc$14547$n1024_1
.sym 23076 $abc$14547$n261
.sym 23077 $abc$14547$n275
.sym 23078 $abc$14547$n38
.sym 23149 player1.bullet1.bullet_x[4]
.sym 23150 $abc$14547$n1067_1
.sym 23151 $abc$14547$n1021_1
.sym 23152 $abc$14547$n1060_1
.sym 23155 $abc$14547$n1067_1
.sym 23156 player1.bullet1.bullet_x[4]
.sym 23157 $abc$14547$n1021_1
.sym 23158 $abc$14547$n1060_1
.sym 23161 $abc$14547$n1005
.sym 23162 $abc$14547$n1069
.sym 23163 $abc$14547$n1021_1
.sym 23164 $abc$14547$n1060_1
.sym 23167 $abc$14547$n1015_1
.sym 23168 $abc$14547$n1069
.sym 23169 $abc$14547$n1021_1
.sym 23170 $abc$14547$n1060_1
.sym 23173 $abc$14547$n1005
.sym 23174 $abc$14547$n998
.sym 23175 $false
.sym 23176 $false
.sym 23179 $abc$14547$n1011
.sym 23180 $abc$14547$n1069
.sym 23181 $abc$14547$n1021_1
.sym 23182 $abc$14547$n1060_1
.sym 23185 $abc$14547$n1065
.sym 23186 player1.bullet1.bullet_x[4]
.sym 23187 $abc$14547$n1021_1
.sym 23188 $abc$14547$n1060_1
.sym 23191 $abc$14547$n315
.sym 23192 invaders1.direction
.sym 23193 invaders1.invaders_array[18]
.sym 23194 $false
.sym 23195 $abc$14547$n341
.sym 23196 clk_36MHz_generator1.clk_36MHz$2
.sym 23197 $abc$14547$n65$2
.sym 23198 $abc$14547$n1090_1
.sym 23199 $abc$14547$n1089
.sym 23200 $abc$14547$n1069
.sym 23201 $abc$14547$n1095
.sym 23202 $abc$14547$n1058
.sym 23203 $abc$14547$n253
.sym 23204 $abc$14547$n1337
.sym 23205 $abc$14547$n34
.sym 23272 invaders1.invaders_array[19]
.sym 23273 $abc$14547$n40
.sym 23274 player1.bullet1.bullet_x[4]
.sym 23275 $abc$14547$n998
.sym 23278 invaders1.invaders_array[18]
.sym 23279 $abc$14547$n38
.sym 23280 player1.bullet1.bullet_x[4]
.sym 23281 $abc$14547$n998
.sym 23284 $abc$14547$n42
.sym 23285 $abc$14547$n44
.sym 23286 $abc$14547$n46
.sym 23287 $abc$14547$n48
.sym 23290 player1.bullet1.bullet_x[3]
.sym 23291 player1.bullet1.bullet_x[2]
.sym 23292 $false
.sym 23293 $false
.sym 23296 $abc$14547$n998
.sym 23297 $abc$14547$n1011
.sym 23298 $false
.sym 23299 $false
.sym 23302 $abc$14547$n1001_1
.sym 23303 $abc$14547$n1074
.sym 23304 $abc$14547$n1021_1
.sym 23305 $abc$14547$n1060_1
.sym 23308 invaders1.invaders_array[16]
.sym 23309 invaders1.invaders_array[17]
.sym 23310 invaders1.invaders_array[18]
.sym 23311 invaders1.invaders_array[19]
.sym 23314 invaders1.invaders_array[10]
.sym 23315 $abc$14547$n46
.sym 23316 $abc$14547$n315
.sym 23317 invaders1.direction
.sym 23318 $abc$14547$n293
.sym 23319 clk_36MHz_generator1.clk_36MHz$2
.sym 23320 $abc$14547$n65$2
.sym 23321 $abc$14547$n1079_1
.sym 23322 $abc$14547$n1013_1
.sym 23323 $abc$14547$n299
.sym 23324 $abc$14547$n1093_1
.sym 23325 $abc$14547$n1092
.sym 23326 $abc$14547$n1014
.sym 23327 $abc$14547$n1744
.sym 23328 invaders1.invaders_array[10]
.sym 23395 invaders1.invaders_array[12]
.sym 23396 $abc$14547$n44
.sym 23397 player1.bullet1.bullet_x[3]
.sym 23398 player1.bullet1.bullet_x[2]
.sym 23401 $abc$14547$n1012_1
.sym 23402 $abc$14547$n1013_1
.sym 23403 $abc$14547$n1015_1
.sym 23404 $abc$14547$n1007_1
.sym 23407 invaders1.invaders_array[10]
.sym 23408 $abc$14547$n1301
.sym 23409 vga_controller1.x[7]
.sym 23410 vga_controller1.x[8]
.sym 23413 $abc$14547$n46
.sym 23414 player1.bullet1.bullet_x[2]
.sym 23415 player1.bullet1.bullet_x[3]
.sym 23416 $abc$14547$n1010
.sym 23419 $abc$14547$n1009_1
.sym 23420 $abc$14547$n1008
.sym 23421 $abc$14547$n1011
.sym 23422 $false
.sym 23425 $abc$14547$n1015_1
.sym 23426 $abc$14547$n1074
.sym 23427 $abc$14547$n1021_1
.sym 23428 $abc$14547$n1060_1
.sym 23431 $abc$14547$n42
.sym 23432 $abc$14547$n997_1
.sym 23433 player1.bullet1.bullet_x[3]
.sym 23434 $abc$14547$n1744
.sym 23437 invaders1.invaders_array[12]
.sym 23438 invaders1.invaders_array[10]
.sym 23439 $abc$14547$n315
.sym 23440 invaders1.direction
.sym 23441 $abc$14547$n303
.sym 23442 clk_36MHz_generator1.clk_36MHz$2
.sym 23443 $abc$14547$n65$2
.sym 23444 $abc$14547$n319
.sym 23446 $abc$14547$n1060_1
.sym 23447 $abc$14547$n313
.sym 23448 $abc$14547$n243
.sym 23450 $abc$14547$n1336
.sym 23451 invaders1.invaders_array[13]
.sym 23518 $abc$14547$n1011
.sym 23519 $abc$14547$n1079_1
.sym 23520 $abc$14547$n1021_1
.sym 23521 $abc$14547$n1060_1
.sym 23524 $abc$14547$n1015_1
.sym 23525 $abc$14547$n1079_1
.sym 23526 $abc$14547$n1021_1
.sym 23527 $abc$14547$n1060_1
.sym 23530 $abc$14547$n1302_1
.sym 23531 $abc$14547$n1300_1
.sym 23532 vga_controller1.x[6]
.sym 23533 vga_controller1.x[5]
.sym 23536 vga_controller1.x[6]
.sym 23537 $abc$14547$n1303_1
.sym 23538 $abc$14547$n1305
.sym 23539 $abc$14547$n1299_1
.sym 23542 $abc$14547$n1338
.sym 23543 $abc$14547$n1336
.sym 23544 vga_controller1.x[6]
.sym 23545 vga_controller1.x[5]
.sym 23548 $abc$14547$n1287
.sym 23549 vga_controller1.x[8]
.sym 23550 $abc$14547$n1291_1
.sym 23551 $false
.sym 23554 invaders1.invaders_array[12]
.sym 23555 $abc$14547$n44
.sym 23556 vga_controller1.x[8]
.sym 23557 vga_controller1.x[7]
.sym 23560 invaders1.invaders_array[13]
.sym 23561 invaders1.invaders_array[11]
.sym 23562 $abc$14547$n315
.sym 23563 invaders1.direction
.sym 23564 $abc$14547$n308
.sym 23565 clk_36MHz_generator1.clk_36MHz$2
.sym 23566 $abc$14547$n65$2
.sym 23567 invaders1.invaders_array[14]
.sym 23647 invaders1.invaders_array[13]
.sym 23648 $abc$14547$n42
.sym 23649 vga_controller1.x[8]
.sym 23650 vga_controller1.x[7]
.sym 23653 $abc$14547$n2137
.sym 23654 $abc$14547$n2138
.sym 23655 vga_controller1.x[4]
.sym 23656 vga_controller1.x[2]
.sym 23659 $abc$14547$n2092
.sym 23660 $abc$14547$n2104
.sym 23661 vga_controller1.x[4]
.sym 23662 $abc$14547$n1760
.sym 23671 $abc$14547$n1366_1
.sym 23672 $abc$14547$n1367
.sym 23673 $abc$14547$n1761_1
.sym 23674 vga_controller1.x[3]
.sym 23677 $abc$14547$n2098
.sym 23678 $abc$14547$n2110
.sym 23679 vga_controller1.x[4]
.sym 23680 $abc$14547$n1758
.sym 23683 $abc$14547$n2125
.sym 23684 $abc$14547$n2126
.sym 23685 vga_controller1.x[2]
.sym 23686 vga_controller1.x[4]
.sym 23692 vga_controller1.x[8]
.sym 23693 vga_controller1.x[9]
.sym 23694 vga_controller1.x[7]
.sym 23697 vga_controller1.x[0]
.sym 23770 $abc$14547$n2117
.sym 23771 $abc$14547$n2129
.sym 23772 vga_controller1.x[2]
.sym 23773 vga_controller1.x[4]
.sym 23776 $abc$14547$n315
.sym 23777 reset$2
.sym 23778 invaders1.speed_timer1.q
.sym 23779 $false
.sym 23788 $abc$14547$n2123
.sym 23789 $abc$14547$n2135
.sym 23790 vga_controller1.x[2]
.sym 23791 vga_controller1.x[4]
.sym 23794 $abc$14547$n2099
.sym 23795 $abc$14547$n2111
.sym 23796 vga_controller1.x[4]
.sym 23797 vga_controller1.x[2]
.sym 23800 $abc$14547$n315
.sym 23801 $false
.sym 23802 $false
.sym 23803 $false
.sym 23810 $abc$14547$n238
.sym 23811 clk_36MHz_generator1.clk_36MHz$2
.sym 23812 $abc$14547$n65$2
.sym 23813 $abc$14547$n615
.sym 23814 $abc$14547$n1099
.sym 23815 $abc$14547$n612
.sym 23816 $abc$14547$n1041
.sym 23817 $abc$14547$n1100
.sym 23819 $abc$14547$n1098
.sym 23820 vga_controller1.x[3]
.sym 23887 $false
.sym 23888 player1.bullet1.bullet_y[0]
.sym 23889 $false
.sym 23890 $true$2
.sym 23893 $abc$14547$n1765_1
.sym 23894 sprite_drawer1.rgb[1]
.sym 23895 reset$2
.sym 23896 $abc$14547$n1461
.sym 23905 $abc$14547$n1098
.sym 23906 $abc$14547$n2299
.sym 23907 $false
.sym 23908 $false
.sym 23911 $abc$14547$n1089
.sym 23912 $abc$14547$n1562
.sym 23913 reset$2
.sym 23914 $false
.sym 23917 vga_controller1.h_counter[2]
.sym 23918 $false
.sym 23919 $false
.sym 23920 $false
.sym 23929 $abc$14547$n1562
.sym 23930 $false
.sym 23931 $false
.sym 23932 $false
.sym 23933 $abc$14547$n345
.sym 23934 clk_36MHz_generator1.clk_36MHz$2
.sym 23935 $abc$14547$n65$2
.sym 23936 $abc$14547$n1475
.sym 23937 $abc$14547$n1477
.sym 23938 $abc$14547$n582
.sym 23939 $abc$14547$n1476
.sym 23940 $abc$14547$n583
.sym 23941 $abc$14547$n1039
.sym 23942 $abc$14547$n1040
.sym 23943 $abc$14547$n61
.sym 24016 $abc$14547$n1332_1
.sym 24017 $abc$14547$n1333_1
.sym 24018 $abc$14547$n1753_1
.sym 24019 vga_controller1.x[3]
.sym 24022 $abc$14547$n2247
.sym 24023 $abc$14547$n2259
.sym 24024 vga_controller1.x[3]
.sym 24025 vga_controller1.x[2]
.sym 24034 $abc$14547$n2244
.sym 24035 $abc$14547$n2256
.sym 24036 vga_controller1.x[4]
.sym 24037 vga_controller1.x[2]
.sym 24052 $abc$14547$n583
.sym 24053 $false
.sym 24054 $false
.sym 24055 $false
.sym 24056 $true
.sym 24057 clk_36MHz_generator1.clk_36MHz$2
.sym 24058 $abc$14547$n61$2
.sym 24095 $true
.sym 24132 $abc$14547$n583$2
.sym 24133 $false
.sym 24134 $abc$14547$n583
.sym 24135 $false
.sym 24136 $false
.sym 24138 $auto$alumacc.cc:474:replace_alu$4564.C[8]
.sym 24140 $false
.sym 24141 $abc$14547$n582
.sym 24144 $auto$alumacc.cc:474:replace_alu$4564.C[9]
.sym 24146 $true$2
.sym 24147 $abc$14547$n612
.sym 24150 $abc$14547$n2299$2
.sym 24152 $true$2
.sym 24153 $abc$14547$n611
.sym 24160 $abc$14547$n2299$2
.sym 24163 vga_controller1.h_counter[5]
.sym 24164 $false
.sym 24165 $false
.sym 24166 $false
.sym 24169 $abc$14547$n2217
.sym 24170 $abc$14547$n2229
.sym 24171 vga_controller1.x[4]
.sym 24172 $abc$14547$n1748
.sym 24175 vga_controller1.h_counter[4]
.sym 24176 $false
.sym 24177 $false
.sym 24178 $false
.sym 24184 $abc$14547$n2296
.sym 24186 $abc$14547$n348
.sym 24187 $abc$14547$n617
.sym 24188 vga_controller1.h_counter[1]
.sym 24262 $abc$14547$n1319
.sym 24263 $abc$14547$n1320
.sym 24264 $abc$14547$n1751_1
.sym 24265 vga_controller1.x[4]
.sym 24268 $abc$14547$n2224
.sym 24269 $abc$14547$n2248
.sym 24270 vga_controller1.x[2]
.sym 24271 vga_controller1.x[3]
.sym 24280 $abc$14547$n2236
.sym 24281 $abc$14547$n2260
.sym 24282 vga_controller1.x[3]
.sym 24283 vga_controller1.x[2]
.sym 24286 $abc$14547$n2245
.sym 24287 $abc$14547$n2257
.sym 24288 vga_controller1.x[2]
.sym 24289 vga_controller1.x[4]
.sym 24341 $true
.sym 24378 $abc$14547$n618$3
.sym 24379 $false
.sym 24380 $abc$14547$n618
.sym 24381 $false
.sym 24382 $false
.sym 24384 $auto$alumacc.cc:474:replace_alu$4584.C[2]
.sym 24386 $false
.sym 24387 $abc$14547$n617
.sym 24390 $auto$alumacc.cc:474:replace_alu$4584.C[3]
.sym 24392 $false
.sym 24393 $abc$14547$n616
.sym 24396 $auto$alumacc.cc:474:replace_alu$4584.C[4]
.sym 24398 $false
.sym 24399 $abc$14547$n615
.sym 24402 $auto$alumacc.cc:474:replace_alu$4584.C[5]
.sym 24404 $false
.sym 24405 $abc$14547$n548
.sym 24408 $auto$alumacc.cc:474:replace_alu$4584.C[6]
.sym 24410 $false
.sym 24411 $abc$14547$n563
.sym 24414 $auto$alumacc.cc:474:replace_alu$4584.C[7]
.sym 24416 $true$2
.sym 24417 $abc$14547$n583
.sym 24420 $auto$alumacc.cc:474:replace_alu$4584.C[8]
.sym 24422 $true$2
.sym 24423 $abc$14547$n582
.sym 24430 $abc$14547$n2303
.sym 24432 hsync$2
.sym 24433 $abc$14547$n618
.sym 24464 $auto$alumacc.cc:474:replace_alu$4584.C[8]
.sym 24501 $auto$alumacc.cc:474:replace_alu$4584.C[9]
.sym 24503 $false
.sym 24504 $abc$14547$n612
.sym 24507 $abc$14547$n2297$2
.sym 24509 $false
.sym 24510 $abc$14547$n611
.sym 24517 $abc$14547$n2297$2
.sym 24520 $abc$14547$n52
.sym 24521 $false
.sym 24522 $false
.sym 24523 $false
.sym 24599 red$2
.sym 24847 $true
.sym 24884 vga_controller1.h_counter[0]$2
.sym 24885 $false
.sym 24886 vga_controller1.h_counter[0]
.sym 24887 $false
.sym 24888 $false
.sym 24890 $auto$alumacc.cc:474:replace_alu$4623.C[2]
.sym 24892 $false
.sym 24893 vga_controller1.h_counter[1]
.sym 24896 $auto$alumacc.cc:474:replace_alu$4623.C[3]
.sym 24897 $false
.sym 24898 $false
.sym 24899 vga_controller1.h_counter[2]
.sym 24900 $auto$alumacc.cc:474:replace_alu$4623.C[2]
.sym 24902 $auto$alumacc.cc:474:replace_alu$4623.C[4]
.sym 24903 $false
.sym 24904 $false
.sym 24905 vga_controller1.h_counter[3]
.sym 24906 $auto$alumacc.cc:474:replace_alu$4623.C[3]
.sym 24908 $auto$alumacc.cc:474:replace_alu$4623.C[5]
.sym 24909 $false
.sym 24910 $false
.sym 24911 vga_controller1.h_counter[4]
.sym 24912 $auto$alumacc.cc:474:replace_alu$4623.C[4]
.sym 24914 $auto$alumacc.cc:474:replace_alu$4623.C[6]
.sym 24915 $false
.sym 24916 $false
.sym 24917 vga_controller1.h_counter[5]
.sym 24918 $auto$alumacc.cc:474:replace_alu$4623.C[5]
.sym 24920 $auto$alumacc.cc:474:replace_alu$4623.C[7]
.sym 24921 $false
.sym 24922 $false
.sym 24923 vga_controller1.h_counter[6]
.sym 24924 $auto$alumacc.cc:474:replace_alu$4623.C[6]
.sym 24926 $auto$alumacc.cc:474:replace_alu$4623.C[8]
.sym 24927 $false
.sym 24928 $false
.sym 24929 vga_controller1.h_counter[7]
.sym 24930 $auto$alumacc.cc:474:replace_alu$4623.C[7]
.sym 24931 $true
.sym 24932 clk_36MHz_generator1.clk_36MHz$2
.sym 24933 $abc$14547$n347
.sym 25002 $auto$alumacc.cc:474:replace_alu$4623.C[8]
.sym 25039 $auto$alumacc.cc:474:replace_alu$4623.C[9]
.sym 25040 $false
.sym 25041 $false
.sym 25042 vga_controller1.h_counter[8]
.sym 25043 $auto$alumacc.cc:474:replace_alu$4623.C[8]
.sym 25046 $false
.sym 25047 $false
.sym 25048 vga_controller1.h_counter[9]
.sym 25049 $auto$alumacc.cc:474:replace_alu$4623.C[9]
.sym 25058 $false
.sym 25059 $true$2
.sym 25060 vga_controller1.h_counter[0]
.sym 25061 $false
.sym 25086 $true
.sym 25087 clk_36MHz_generator1.clk_36MHz$2
.sym 25088 $abc$14547$n347
.sym 25213 $abc$14547$n1021_1
.sym 25214 $abc$14547$n1028_1
.sym 25215 $false
.sym 25216 $false
.sym 25241 $abc$14547$n275
.sym 25242 clk_36MHz_generator1.clk_36MHz$2
.sym 25243 $false
.sym 25350 $abc$14547$n40
.sym 25351 $abc$14547$n36
.sym 25352 invaders1.direction
.sym 25353 reset$2
.sym 25356 player1.bullet1.bullet_x[4]
.sym 25357 $abc$14547$n1065
.sym 25358 $abc$14547$n1021_1
.sym 25359 $abc$14547$n1060_1
.sym 25362 $abc$14547$n1001_1
.sym 25363 $abc$14547$n1069
.sym 25364 $abc$14547$n1021_1
.sym 25365 $abc$14547$n1060_1
.sym 25368 $abc$14547$n1021_1
.sym 25369 $abc$14547$n1024_1
.sym 25370 $false
.sym 25371 $false
.sym 25396 $abc$14547$n261
.sym 25397 clk_36MHz_generator1.clk_36MHz$2
.sym 25398 $false
.sym 25505 $abc$14547$n1091_1
.sym 25506 $abc$14547$n1092
.sym 25507 $abc$14547$n1093_1
.sym 25508 $false
.sym 25511 $abc$14547$n1090_1
.sym 25512 $abc$14547$n1094_1
.sym 25513 $abc$14547$n1095
.sym 25514 $false
.sym 25517 player1.bullet1.bullet_x[4]
.sym 25518 player1.bullet1.bullet_x[3]
.sym 25519 player1.bullet1.bullet_x[2]
.sym 25520 $false
.sym 25523 $abc$14547$n34
.sym 25524 $abc$14547$n36
.sym 25525 $abc$14547$n38
.sym 25526 $abc$14547$n40
.sym 25529 invaders1.invaders_array[19]
.sym 25530 $abc$14547$n34
.sym 25531 invaders1.direction
.sym 25532 $false
.sym 25535 player1.bullet1.bullet_x[4]
.sym 25536 $abc$14547$n1061_1
.sym 25537 $abc$14547$n1021_1
.sym 25538 $abc$14547$n1060_1
.sym 25541 invaders1.invaders_array[19]
.sym 25542 $abc$14547$n40
.sym 25543 vga_controller1.x[9]
.sym 25544 $false
.sym 25547 $abc$14547$n36
.sym 25548 $abc$14547$n315
.sym 25549 invaders1.direction
.sym 25550 reset$2
.sym 25551 $abc$14547$n253
.sym 25552 clk_36MHz_generator1.clk_36MHz$2
.sym 25553 $false
.sym 25660 player1.bullet1.bullet_x[4]
.sym 25661 player1.bullet1.bullet_x[3]
.sym 25662 player1.bullet1.bullet_x[2]
.sym 25663 $false
.sym 25666 invaders1.invaders_array[15]
.sym 25667 player1.bullet1.bullet_x[3]
.sym 25668 player1.bullet1.bullet_x[2]
.sym 25669 $abc$14547$n1014
.sym 25672 $abc$14547$n1005
.sym 25673 $abc$14547$n1074
.sym 25674 $abc$14547$n1021_1
.sym 25675 $abc$14547$n1060_1
.sym 25678 invaders1.invaders_array[9]
.sym 25679 invaders1.invaders_array[10]
.sym 25680 invaders1.invaders_array[11]
.sym 25681 $abc$14547$n50
.sym 25684 invaders1.invaders_array[12]
.sym 25685 invaders1.invaders_array[13]
.sym 25686 invaders1.invaders_array[14]
.sym 25687 invaders1.invaders_array[15]
.sym 25690 invaders1.invaders_array[11]
.sym 25691 $abc$14547$n50
.sym 25692 player1.bullet1.bullet_x[2]
.sym 25693 player1.bullet1.bullet_x[3]
.sym 25696 invaders1.invaders_array[9]
.sym 25697 invaders1.invaders_array[13]
.sym 25698 player1.bullet1.bullet_x[3]
.sym 25699 player1.bullet1.bullet_x[2]
.sym 25702 invaders1.invaders_array[11]
.sym 25703 invaders1.invaders_array[9]
.sym 25704 $abc$14547$n315
.sym 25705 invaders1.direction
.sym 25706 $abc$14547$n299
.sym 25707 clk_36MHz_generator1.clk_36MHz$2
.sym 25708 $abc$14547$n65$2
.sym 25815 $abc$14547$n1005
.sym 25816 $abc$14547$n1079_1
.sym 25817 $abc$14547$n1021_1
.sym 25818 $abc$14547$n1060_1
.sym 25827 invaders1.speed_timer1.q
.sym 25828 $abc$14547$n1058
.sym 25829 $abc$14547$n315
.sym 25830 reset$2
.sym 25833 $abc$14547$n1001_1
.sym 25834 $abc$14547$n1079_1
.sym 25835 $abc$14547$n1021_1
.sym 25836 $abc$14547$n1060_1
.sym 25839 $abc$14547$n1058
.sym 25840 $abc$14547$n315
.sym 25841 invaders1.speed_timer1.q
.sym 25842 reset$2
.sym 25851 invaders1.invaders_array[11]
.sym 25852 $abc$14547$n1337
.sym 25853 vga_controller1.x[7]
.sym 25854 vga_controller1.x[8]
.sym 25857 invaders1.invaders_array[14]
.sym 25858 invaders1.invaders_array[12]
.sym 25859 $abc$14547$n315
.sym 25860 invaders1.direction
.sym 25861 $abc$14547$n313
.sym 25862 clk_36MHz_generator1.clk_36MHz$2
.sym 25863 $abc$14547$n65$2
.sym 25970 invaders1.invaders_array[15]
.sym 25971 invaders1.invaders_array[13]
.sym 25972 $abc$14547$n315
.sym 25973 invaders1.direction
.sym 26016 $abc$14547$n319
.sym 26017 clk_36MHz_generator1.clk_36MHz$2
.sym 26018 $abc$14547$n65$2
.sym 26087 $true
.sym 26124 vga_controller1.h_counter[6]$2
.sym 26125 $false
.sym 26126 vga_controller1.h_counter[6]
.sym 26127 $false
.sym 26128 $false
.sym 26130 $auto$maccmap.cc:240:synth$5728.C[8]
.sym 26132 vga_controller1.h_counter[7]
.sym 26133 $false
.sym 26136 $auto$maccmap.cc:240:synth$5728.C[9]
.sym 26137 $false
.sym 26138 $true$2
.sym 26139 vga_controller1.h_counter[8]
.sym 26140 $auto$maccmap.cc:240:synth$5728.C[8]
.sym 26143 $false
.sym 26144 $true$2
.sym 26145 vga_controller1.h_counter[9]
.sym 26146 $auto$maccmap.cc:240:synth$5728.C[9]
.sym 26149 vga_controller1.h_counter[6]
.sym 26150 vga_controller1.h_counter[7]
.sym 26151 $false
.sym 26152 $false
.sym 26167 $false
.sym 26168 vga_controller1.h_counter[0]
.sym 26169 $false
.sym 26170 $false
.sym 26171 $true
.sym 26172 clk_36MHz_generator1.clk_36MHz$2
.sym 26173 $abc$14547$n61$2
.sym 26280 vga_controller1.h_counter[3]
.sym 26281 $false
.sym 26282 $false
.sym 26283 $false
.sym 26286 $abc$14547$n1100
.sym 26287 vga_controller1.h_counter[4]
.sym 26288 vga_controller1.h_counter[8]
.sym 26289 vga_controller1.h_counter[9]
.sym 26292 vga_controller1.h_counter[8]
.sym 26293 $false
.sym 26294 $false
.sym 26295 $false
.sym 26298 vga_controller1.h_counter[2]
.sym 26299 vga_controller1.h_counter[3]
.sym 26300 vga_controller1.h_counter[8]
.sym 26301 vga_controller1.h_counter[9]
.sym 26304 vga_controller1.h_counter[0]
.sym 26305 vga_controller1.h_counter[1]
.sym 26306 vga_controller1.h_counter[2]
.sym 26307 vga_controller1.h_counter[3]
.sym 26316 vga_controller1.h_counter[6]
.sym 26317 vga_controller1.h_counter[7]
.sym 26318 $abc$14547$n1099
.sym 26319 vga_controller1.h_counter[5]
.sym 26322 vga_controller1.h_counter[3]
.sym 26323 $false
.sym 26324 $false
.sym 26325 $false
.sym 26326 $true
.sym 26327 clk_36MHz_generator1.clk_36MHz$2
.sym 26328 $abc$14547$n61$2
.sym 26435 $abc$14547$n1477
.sym 26436 $abc$14547$n1476
.sym 26437 $abc$14547$n2296
.sym 26438 vga_controller1.h_counter[4]
.sym 26441 vga_controller1.h_counter[5]
.sym 26442 vga_controller1.h_counter[7]
.sym 26443 vga_controller1.h_counter[6]
.sym 26444 $abc$14547$n1040
.sym 26447 vga_controller1.h_counter[7]
.sym 26448 $false
.sym 26449 $false
.sym 26450 $false
.sym 26453 vga_controller1.h_counter[6]
.sym 26454 vga_controller1.h_counter[7]
.sym 26455 $abc$14547$n1040
.sym 26456 vga_controller1.h_counter[5]
.sym 26459 vga_controller1.h_counter[6]
.sym 26460 $false
.sym 26461 $false
.sym 26462 $false
.sym 26465 vga_controller1.h_counter[4]
.sym 26466 vga_controller1.h_counter[5]
.sym 26467 $abc$14547$n1040
.sym 26468 vga_controller1.h_counter[6]
.sym 26471 vga_controller1.h_counter[0]
.sym 26472 vga_controller1.h_counter[1]
.sym 26473 $abc$14547$n1041
.sym 26474 $false
.sym 26477 vga_controller1.h_counter[7]
.sym 26478 $abc$14547$n1039
.sym 26479 $abc$14547$n2297
.sym 26480 $abc$14547$n1042
.sym 26552 $true
.sym 26589 $abc$14547$n618$4
.sym 26590 $false
.sym 26591 $abc$14547$n618
.sym 26592 $false
.sym 26593 $false
.sym 26595 $auto$alumacc.cc:474:replace_alu$4593.C[2]
.sym 26597 $false
.sym 26598 $abc$14547$n617
.sym 26601 $auto$alumacc.cc:474:replace_alu$4593.C[3]
.sym 26603 $false
.sym 26604 $abc$14547$n616
.sym 26607 $auto$alumacc.cc:474:replace_alu$4593.C[4]
.sym 26609 $false
.sym 26610 $abc$14547$n615
.sym 26613 $auto$alumacc.cc:474:replace_alu$4593.C[5]
.sym 26615 $false
.sym 26616 $abc$14547$n548
.sym 26619 $auto$alumacc.cc:474:replace_alu$4593.C[6]
.sym 26621 $true$2
.sym 26622 $abc$14547$n563
.sym 26625 $auto$alumacc.cc:474:replace_alu$4593.C[7]
.sym 26627 $false
.sym 26628 $abc$14547$n583
.sym 26631 $auto$alumacc.cc:474:replace_alu$4593.C[8]
.sym 26633 $false
.sym 26634 $abc$14547$n582
.sym 26707 $auto$alumacc.cc:474:replace_alu$4593.C[8]
.sym 26744 $auto$alumacc.cc:474:replace_alu$4593.C[9]
.sym 26746 $false
.sym 26747 $abc$14547$n612
.sym 26750 $abc$14547$n2296$2
.sym 26752 $false
.sym 26753 $abc$14547$n611
.sym 26760 $abc$14547$n2296$2
.sym 26769 $abc$14547$n347
.sym 26770 vga_controller1.h_counter[0]
.sym 26771 $false
.sym 26772 $false
.sym 26775 vga_controller1.h_counter[1]
.sym 26776 $false
.sym 26777 $false
.sym 26778 $false
.sym 26781 $abc$14547$n617
.sym 26782 $false
.sym 26783 $false
.sym 26784 $false
.sym 26791 $abc$14547$n348
.sym 26792 clk_36MHz_generator1.clk_36MHz$2
.sym 26793 $abc$14547$n347
.sym 26862 $true
.sym 26899 $abc$14547$n618$2
.sym 26900 $false
.sym 26901 $abc$14547$n618
.sym 26902 $false
.sym 26903 $false
.sym 26905 $auto$alumacc.cc:474:replace_alu$4542.C[2]
.sym 26907 $false
.sym 26908 $abc$14547$n617
.sym 26911 $auto$alumacc.cc:474:replace_alu$4542.C[3]
.sym 26913 $false
.sym 26914 $abc$14547$n616
.sym 26917 $auto$alumacc.cc:474:replace_alu$4542.C[4]
.sym 26919 $false
.sym 26920 $abc$14547$n615
.sym 26923 $auto$alumacc.cc:474:replace_alu$4542.C[5]
.sym 26925 $true$2
.sym 26926 $abc$14547$n548
.sym 26929 $auto$alumacc.cc:474:replace_alu$4542.C[6]
.sym 26931 $false
.sym 26932 $abc$14547$n563
.sym 26935 $auto$alumacc.cc:474:replace_alu$4542.C[7]
.sym 26937 $true$2
.sym 26938 $abc$14547$n583
.sym 26941 $auto$alumacc.cc:474:replace_alu$4542.C[8]
.sym 26943 $false
.sym 26944 $abc$14547$n582
.sym 27017 $auto$alumacc.cc:474:replace_alu$4542.C[8]
.sym 27054 $auto$alumacc.cc:474:replace_alu$4542.C[9]
.sym 27056 $false
.sym 27057 $abc$14547$n612
.sym 27060 $abc$14547$n2303$2
.sym 27062 $false
.sym 27063 $abc$14547$n611
.sym 27070 $abc$14547$n2303$2
.sym 27079 $abc$14547$n1475
.sym 27080 $abc$14547$n2303
.sym 27081 $false
.sym 27082 $false
.sym 27085 vga_controller1.h_counter[0]
.sym 27086 $false
.sym 27087 $false
.sym 27088 $false
.sym 27189 hsync$2
.sym 27192 vsync$2
.sym 27429 $abc$14547$n243
.sym 27459 $abc$14547$n61
