static int F_1 ( unsigned int V_1 , unsigned int V_2 ,\r\nunsigned int V_3 , unsigned int V_4 ,\r\nstruct V_5 * V_6 )\r\n{\r\nstatic int V_7 = - 1 ;\r\nunsigned long V_8 ;\r\nF_2 ( V_8 ) ;\r\nif ( V_1 != V_7 + 1 ) {\r\nint V_9 ;\r\nF_3 ( 0 , & V_10 -> V_11 ) ;\r\nF_4 () ;\r\nfor ( V_9 = 0 ; V_9 < V_1 ; V_9 ++ ) {\r\nF_5 ( V_6 -> V_12 . V_2 [ V_9 ] >> 8 ,\r\n& V_10 -> V_13 ) ;\r\nF_4 () ;\r\nF_5 ( V_6 -> V_12 . V_3 [ V_9 ] >> 8 ,\r\n& V_10 -> V_13 ) ;\r\nF_4 () ;\r\nF_5 ( V_6 -> V_12 . V_4 [ V_9 ] >> 8 ,\r\n& V_10 -> V_13 ) ;\r\nF_4 () ;\r\n}\r\n}\r\nF_5 ( V_2 , & V_10 -> V_13 ) ;\r\nF_4 () ;\r\nF_5 ( V_3 , & V_10 -> V_13 ) ;\r\nF_4 () ;\r\nF_5 ( V_4 , & V_10 -> V_13 ) ;\r\nF_6 ( V_8 ) ;\r\nV_7 = V_1 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_7 ( unsigned int V_1 , unsigned int V_2 ,\r\nunsigned int V_3 , unsigned int V_4 ,\r\nstruct V_5 * V_6 )\r\n{\r\nunsigned int V_14 = V_6 -> V_15 . V_16 ;\r\nunsigned long V_8 ;\r\nif ( V_14 > 8 )\r\nreturn 1 ;\r\nF_2 ( V_8 ) ;\r\nV_1 = ( V_1 << ( 8 - V_14 ) ) | ( 0xFF >> V_14 ) ;\r\nF_5 ( V_1 , & V_17 -> V_18 ) ;\r\nF_4 () ;\r\nF_5 ( V_2 , & V_17 -> V_13 ) ;\r\nF_4 () ;\r\nF_5 ( V_3 , & V_17 -> V_13 ) ;\r\nF_4 () ;\r\nF_5 ( V_4 , & V_17 -> V_13 ) ;\r\nF_6 ( V_8 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_8 ( unsigned int V_1 , unsigned int V_2 ,\r\nunsigned int V_3 , unsigned int V_4 ,\r\nstruct V_5 * V_6 )\r\n{\r\nunsigned long V_8 ;\r\nif ( V_6 -> V_15 . V_16 > 8 )\r\nreturn 1 ;\r\nF_2 ( V_8 ) ;\r\nV_1 += 256 - ( 1 << V_6 -> V_15 . V_16 ) ;\r\nF_5 ( 0xFF , & V_19 -> V_20 ) ;\r\nF_4 () ;\r\nF_5 ( V_1 , & V_19 -> V_18 ) ;\r\nF_4 () ;\r\nF_5 ( V_2 , & V_19 -> V_13 ) ;\r\nF_4 () ;\r\nF_5 ( V_3 , & V_19 -> V_13 ) ;\r\nF_4 () ;\r\nF_5 ( V_4 , & V_19 -> V_13 ) ;\r\nF_6 ( V_8 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_9 ( unsigned int V_1 , unsigned int V_2 ,\r\nunsigned int V_3 , unsigned int V_4 ,\r\nstruct V_5 * V_6 )\r\n{\r\nstruct V_21 * V_22 = V_23 ;\r\nunsigned long V_8 ;\r\nF_2 ( V_8 ) ;\r\nF_5 ( V_1 , & V_22 -> V_18 ) ;\r\nF_4 () ;\r\nF_5 ( V_2 , & V_22 -> V_13 ) ;\r\nF_4 () ;\r\nF_5 ( V_3 , & V_22 -> V_13 ) ;\r\nF_4 () ;\r\nF_5 ( V_4 , & V_22 -> V_13 ) ;\r\nF_6 ( V_8 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_10 ( unsigned int V_1 , unsigned int V_2 ,\r\nunsigned int V_3 , unsigned int V_4 ,\r\nstruct V_5 * V_6 )\r\n{\r\nstruct V_24 * V_22 = V_23 ;\r\nunsigned int V_14 = V_6 -> V_15 . V_16 ;\r\nunsigned long V_8 ;\r\nV_2 = ~ V_2 ;\r\nV_3 = ~ V_3 ;\r\nV_4 = ~ V_4 ;\r\nV_1 = ( V_1 << ( 8 - V_14 ) ) | ( 0xFF >> V_14 ) ;\r\nF_2 ( V_8 ) ;\r\nF_5 ( V_1 , & V_22 -> V_18 ) ;\r\nF_4 () ;\r\nF_5 ( V_2 , & V_22 -> V_13 ) ;\r\nF_4 () ;\r\nF_5 ( V_3 , & V_22 -> V_13 ) ;\r\nF_4 () ;\r\nF_5 ( V_4 , & V_22 -> V_13 ) ;\r\nF_6 ( V_8 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_11 ( unsigned int V_1 , unsigned int V_2 ,\r\nunsigned int V_3 , unsigned int V_4 ,\r\nstruct V_5 * V_6 )\r\n{\r\nstruct V_25 * V_22 = V_23 ;\r\nunsigned long V_8 ;\r\nF_2 ( V_8 ) ;\r\nF_5 ( V_1 , & V_22 -> V_18 ) ;\r\nF_4 () ;\r\nF_5 ( V_2 , & V_22 -> V_13 ) ;\r\nF_4 () ;\r\nF_5 ( V_3 , & V_22 -> V_13 ) ;\r\nF_4 () ;\r\nF_5 ( V_4 , & V_22 -> V_13 ) ;\r\nF_6 ( V_8 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_12 ( unsigned int V_1 , unsigned int V_2 ,\r\nunsigned int V_3 , unsigned int V_4 ,\r\nstruct V_5 * V_6 )\r\n{\r\nunsigned long V_8 ;\r\nint V_26 ;\r\nif ( V_6 -> V_15 . V_16 > 8 )\r\nreturn 1 ;\r\nF_2 ( V_8 ) ;\r\nF_5 ( V_1 , & V_27 -> V_18 ) ;\r\nF_4 () ;\r\nV_26 = F_13 ( & V_27 -> V_28 ) ;\r\nif ( ( V_26 & 0x0008 ) == 0 )\r\n{\r\n#if 0\r\nif ((clut_status & 0x000D) != 0)\r\n{\r\nnubus_writeb(0x00, &civic_cmap_regs->lut);\r\nnop();\r\nnubus_writeb(0x00, &civic_cmap_regs->lut);\r\nnop();\r\n}\r\n#endif\r\nF_5 ( V_2 , & V_27 -> V_13 ) ;\r\nF_4 () ;\r\nF_5 ( V_3 , & V_27 -> V_13 ) ;\r\nF_4 () ;\r\nF_5 ( V_4 , & V_27 -> V_13 ) ;\r\nF_4 () ;\r\nF_5 ( 0x00 , & V_27 -> V_13 ) ;\r\n}\r\nelse\r\n{\r\nunsigned char V_29 ;\r\nV_29 = F_13 ( & V_27 -> V_13 ) ;\r\nF_4 () ;\r\nV_29 = F_13 ( & V_27 -> V_13 ) ;\r\nF_4 () ;\r\nV_29 = F_13 ( & V_27 -> V_13 ) ;\r\nF_4 () ;\r\nV_29 = F_13 ( & V_27 -> V_13 ) ;\r\nF_4 () ;\r\nif ( ( V_26 & 0x000D ) != 0 )\r\n{\r\nF_5 ( 0x00 , & V_27 -> V_13 ) ;\r\nF_4 () ;\r\nF_5 ( 0x00 , & V_27 -> V_13 ) ;\r\nF_4 () ;\r\n}\r\nF_5 ( V_2 , & V_27 -> V_13 ) ;\r\nF_4 () ;\r\nF_5 ( V_3 , & V_27 -> V_13 ) ;\r\nF_4 () ;\r\nF_5 ( V_4 , & V_27 -> V_13 ) ;\r\nF_4 () ;\r\nF_5 ( V_29 , & V_27 -> V_13 ) ;\r\n}\r\nF_6 ( V_8 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_14 ( unsigned int V_1 , unsigned int V_2 ,\r\nunsigned int V_3 , unsigned int V_4 ,\r\nstruct V_5 * V_6 )\r\n{\r\nunsigned long V_8 ;\r\nF_2 ( V_8 ) ;\r\nF_15 ( 1 ) ;\r\nF_5 ( V_1 , & V_30 -> V_31 ) ;\r\nF_5 ( V_2 , & V_30 -> V_32 ) ;\r\nF_5 ( V_3 , & V_30 -> V_32 ) ;\r\nF_5 ( V_4 , & V_30 -> V_32 ) ;\r\nF_6 ( V_8 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_16 ( unsigned V_1 , unsigned V_2 , unsigned V_3 ,\r\nunsigned V_4 , unsigned V_33 ,\r\nstruct V_5 * V_5 )\r\n{\r\nif ( V_1 >= V_5 -> V_12 . V_34 )\r\nreturn 1 ;\r\nif ( V_5 -> V_15 . V_16 <= 8 ) {\r\nswitch ( V_5 -> V_15 . V_16 ) {\r\ncase 1 :\r\nbreak;\r\ncase 2 :\r\ncase 4 :\r\ncase 8 :\r\nif ( V_35 )\r\nV_35 ( V_1 , V_2 >> 8 , V_3 >> 8 ,\r\nV_4 >> 8 , V_5 ) ;\r\nelse\r\nreturn 1 ;\r\nbreak;\r\n}\r\n} else if ( V_1 < 16 ) {\r\nswitch ( V_5 -> V_15 . V_16 ) {\r\ncase 16 :\r\nif ( V_5 -> V_15 . V_2 . V_36 == 10 ) {\r\n( ( V_37 * ) ( V_5 -> V_38 ) ) [ V_1 ] =\r\n( ( V_2 & 0xf800 ) >> 1 ) |\r\n( ( V_3 & 0xf800 ) >> 6 ) |\r\n( ( V_4 & 0xf800 ) >> 11 ) |\r\n( ( V_33 != 0 ) << 15 ) ;\r\n} else {\r\n( ( V_37 * ) ( V_5 -> V_38 ) ) [ V_1 ] =\r\n( ( V_2 & 0xf800 ) >> 0 ) |\r\n( ( V_3 & 0xfc00 ) >> 5 ) |\r\n( ( V_4 & 0xf800 ) >> 11 ) ;\r\n}\r\nbreak;\r\ncase 24 :\r\ncase 32 :\r\nV_2 >>= 8 ;\r\nV_3 >>= 8 ;\r\nV_4 >>= 8 ;\r\n( ( V_37 * ) ( V_5 -> V_38 ) ) [ V_1 ] =\r\n( V_2 << V_5 -> V_15 . V_2 . V_36 ) |\r\n( V_3 << V_5 -> V_15 . V_3 . V_36 ) |\r\n( V_4 << V_5 -> V_15 . V_4 . V_36 ) ;\r\nbreak;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void T_1 F_17 ( char * V_39 )\r\n{\r\nchar * V_40 ;\r\nif ( ! V_39 || ! * V_39 )\r\nreturn;\r\nwhile ( ( V_40 = F_18 ( & V_39 , L_1 ) ) != NULL ) {\r\nif ( ! * V_40 )\r\ncontinue;\r\nif ( ! strcmp ( V_40 , L_2 ) )\r\nV_41 = 1 ;\r\nelse\r\nif ( ! strcmp ( V_40 , L_3 ) )\r\nV_42 = 1 ;\r\n}\r\n}\r\nstatic void T_1 F_19 ( void )\r\n{\r\nif ( V_10 )\r\nF_20 ( V_10 ) ;\r\nif ( V_17 )\r\nF_20 ( V_17 ) ;\r\nif ( V_19 )\r\nF_20 ( V_19 ) ;\r\nif ( V_27 )\r\nF_20 ( V_27 ) ;\r\nif ( V_30 )\r\nF_20 ( V_30 ) ;\r\n}\r\nstatic int T_1 F_21 ( void )\r\n{\r\nint V_43 , V_44 = 0 ;\r\nstruct V_45 * V_46 = NULL ;\r\nchar * V_47 = NULL ;\r\nint V_48 ;\r\nif ( F_22 ( L_4 , & V_47 ) )\r\nreturn - V_49 ;\r\nF_17 ( V_47 ) ;\r\nif ( ! V_50 )\r\nreturn - V_49 ;\r\nif ( V_51 . V_52 == V_53 ||\r\nV_51 . V_52 == V_54 )\r\nreturn - V_49 ;\r\nV_55 . V_56 = V_51 . V_57 & 0xFFFF ;\r\nV_55 . V_58 = V_51 . V_57 >> 16 ;\r\nV_55 . V_16 = V_51 . V_59 ;\r\nV_60 . V_61 = V_51 . V_62 ;\r\nV_60 . V_63 = V_60 . V_61 * V_55 . V_58 ;\r\nV_60 . V_64 = V_51 . V_65 ;\r\nV_5 . V_66 = F_23 ( V_51 . V_65 ,\r\nV_60 . V_63 ) ;\r\nif ( ! V_5 . V_66 )\r\nreturn - V_49 ;\r\nF_24 ( L_5 ,\r\nV_60 . V_64 , V_5 . V_66 ,\r\nV_60 . V_63 / 1024 ) ;\r\nF_24 ( L_6 ,\r\nV_55 . V_56 , V_55 . V_58 ,\r\nV_55 . V_16 , V_60 . V_61 ) ;\r\nV_55 . V_67 = V_55 . V_56 ;\r\nV_55 . V_68 = V_55 . V_58 ;\r\nV_55 . V_69 = F_25 ( V_55 . V_58 ) ;\r\nV_55 . V_70 = F_25 ( V_55 . V_56 ) ;\r\nV_55 . V_71 = 10000000 / V_55 . V_56 *\r\n1000 / V_55 . V_58 ;\r\nV_55 . V_72 = ( V_55 . V_56 / 8 ) & 0xf8 ;\r\nV_55 . V_73 = ( V_55 . V_56 / 8 ) & 0xf8 ;\r\nswitch ( V_55 . V_16 ) {\r\ncase 1 :\r\nV_55 . V_2 . V_74 = V_55 . V_16 ;\r\nV_55 . V_3 . V_74 = V_55 . V_16 ;\r\nV_55 . V_4 . V_74 = V_55 . V_16 ;\r\nV_43 = 2 ;\r\nV_60 . V_75 = V_76 ;\r\nbreak;\r\ncase 2 :\r\ncase 4 :\r\ncase 8 :\r\nV_55 . V_2 . V_74 = V_55 . V_16 ;\r\nV_55 . V_3 . V_74 = V_55 . V_16 ;\r\nV_55 . V_4 . V_74 = V_55 . V_16 ;\r\nV_43 = 1 << V_55 . V_16 ;\r\nV_60 . V_75 = V_77 ;\r\nbreak;\r\ncase 16 :\r\nV_55 . V_33 . V_36 = 15 ;\r\nV_55 . V_33 . V_74 = 1 ;\r\nV_55 . V_2 . V_36 = 10 ;\r\nV_55 . V_2 . V_74 = 5 ;\r\nV_55 . V_3 . V_36 = 5 ;\r\nV_55 . V_3 . V_74 = 5 ;\r\nV_55 . V_4 . V_36 = 0 ;\r\nV_55 . V_4 . V_74 = 5 ;\r\nV_43 = 16 ;\r\nV_60 . V_75 = V_78 ;\r\nbreak;\r\ncase 24 :\r\ncase 32 :\r\nV_55 . V_2 . V_36 = 16 ;\r\nV_55 . V_2 . V_74 = 8 ;\r\nV_55 . V_3 . V_36 = 8 ;\r\nV_55 . V_3 . V_74 = 8 ;\r\nV_55 . V_4 . V_36 = 0 ;\r\nV_55 . V_4 . V_74 = 8 ;\r\nV_43 = 16 ;\r\nV_60 . V_75 = V_78 ;\r\nbreak;\r\ndefault:\r\nF_26 ( L_7 ,\r\nV_55 . V_16 ) ;\r\nV_48 = - V_79 ;\r\ngoto V_80;\r\n}\r\nwhile ( ( V_46 = F_27 ( V_81 ,\r\nV_82 , V_46 ) ) )\r\n{\r\nunsigned long V_83 = V_46 -> V_84 -> V_23 ;\r\nif ( V_51 . V_65 < V_83 ||\r\nV_51 . V_65 - V_83 > 0xFFFFFF )\r\ncontinue;\r\nV_44 = 1 ;\r\nV_23 = ( unsigned char * ) V_83 ;\r\nswitch( V_46 -> V_85 ) {\r\ncase V_86 :\r\nstrcpy ( V_60 . V_52 , L_8 ) ;\r\nV_35 = F_9 ;\r\nV_55 . V_87 = V_88 ;\r\nbreak;\r\ncase V_89 :\r\nstrcpy ( V_60 . V_52 , L_9 ) ;\r\nV_35 = F_10 ;\r\nV_55 . V_87 = V_88 ;\r\nbreak;\r\ncase V_90 :\r\nstrcpy ( V_60 . V_52 , L_10 ) ;\r\nV_35 = F_11 ;\r\nV_55 . V_87 = V_88 ;\r\nbreak;\r\ndefault:\r\nstrcpy ( V_60 . V_52 , L_11 ) ;\r\nbreak;\r\n}\r\n}\r\nif ( ! V_44 )\r\nswitch ( V_51 . V_52 ) {\r\ncase V_91 :\r\ncase V_92 :\r\ncase V_93 :\r\ncase V_94 :\r\ncase V_95 :\r\ncase V_96 :\r\ncase V_97 :\r\ncase V_98 :\r\ncase V_99 :\r\ncase V_100 :\r\ncase V_101 :\r\ncase V_102 :\r\nstrcpy ( V_60 . V_52 , L_12 ) ;\r\nV_35 = F_1 ;\r\nV_10 = F_23 ( V_103 , 0x1000 ) ;\r\nV_55 . V_87 = V_88 ;\r\nbreak;\r\ncase V_104 :\r\nstrcpy ( V_60 . V_52 , L_13 ) ;\r\nV_35 = F_7 ;\r\nV_17 = F_23 ( V_105 , 0x1000 ) ;\r\nV_55 . V_87 = V_88 ;\r\nbreak;\r\ncase V_106 :\r\ncase V_107 :\r\ncase V_108 :\r\nstrcpy ( V_60 . V_52 , L_14 ) ;\r\nV_35 = F_7 ;\r\nV_17 = F_23 ( V_105 , 0x1000 ) ;\r\nV_55 . V_87 = V_88 ;\r\nbreak;\r\ncase V_109 :\r\ncase V_110 :\r\ncase V_111 :\r\ncase V_112 :\r\nstrcpy ( V_60 . V_52 , L_15 ) ;\r\nV_35 = F_7 ;\r\nV_17 = F_23 ( V_105 , 0x1000 ) ;\r\nV_55 . V_87 = V_88 ;\r\nbreak;\r\ncase V_113 :\r\ncase V_114 :\r\nstrcpy ( V_60 . V_52 , L_16 ) ;\r\nV_35 = F_8 ;\r\nV_19 = F_23 ( V_105 , 0x1000 ) ;\r\nV_55 . V_87 = V_88 ;\r\nbreak;\r\ncase V_115 :\r\ncase V_116 :\r\nstrcpy ( V_60 . V_52 , L_17 ) ;\r\nV_35 = F_12 ;\r\nV_27 = F_23 ( V_117 , 0x1000 ) ;\r\nV_55 . V_87 = V_88 ;\r\nbreak;\r\ncase V_118 :\r\nstrcpy ( V_60 . V_52 , L_18 ) ;\r\nif ( V_42 ) {\r\nV_35 = F_7 ;\r\nV_17 =\r\nF_23 ( V_105 , 0x1000 ) ;\r\nV_55 . V_87 = V_88 ;\r\n}\r\nbreak;\r\ncase V_119 :\r\nstrcpy ( V_60 . V_52 , L_19 ) ;\r\nif ( V_42 ) {\r\nV_35 = F_7 ;\r\nV_17 =\r\nF_23 ( V_105 , 0x1000 ) ;\r\nV_55 . V_87 = V_88 ;\r\n}\r\nbreak;\r\ncase V_120 :\r\nstrcpy ( V_60 . V_52 , L_20 ) ;\r\nbreak;\r\ncase V_121 :\r\ncase V_122 :\r\nstrcpy ( V_60 . V_52 , L_21 ) ;\r\nbreak;\r\ncase V_123 :\r\ncase V_124 :\r\ncase V_125 :\r\nstrcpy ( V_60 . V_52 , L_22 ) ;\r\nbreak;\r\ncase V_126 :\r\ncase V_127 :\r\ncase V_128 :\r\ncase V_129 :\r\ncase V_130 :\r\ncase V_131 :\r\nstrcpy ( V_60 . V_52 , L_23 ) ;\r\nbreak;\r\ncase V_132 :\r\ncase V_133 :\r\nstrcpy ( V_60 . V_52 , L_24 ) ;\r\nbreak;\r\ncase V_134 :\r\ncase V_135 :\r\ncase V_136 :\r\ncase V_137 :\r\ncase V_138 :\r\ncase V_139 :\r\nstrcpy ( V_60 . V_52 , L_25 ) ;\r\nV_35 = F_14 ;\r\nV_30 = F_23 ( V_140 , 0x1000 ) ;\r\nV_55 . V_87 = V_88 ;\r\nbreak;\r\ndefault:\r\nstrcpy ( V_60 . V_52 , L_26 ) ;\r\nbreak;\r\n}\r\nV_5 . V_141 = & V_142 ;\r\nV_5 . V_15 = V_55 ;\r\nV_5 . V_143 = V_60 ;\r\nV_5 . V_38 = V_38 ;\r\nV_5 . V_8 = V_144 ;\r\nV_48 = F_28 ( & V_5 . V_12 , V_43 , 0 ) ;\r\nif ( V_48 )\r\ngoto V_80;\r\nV_48 = F_29 ( & V_5 ) ;\r\nif ( V_48 )\r\ngoto V_145;\r\nV_5 ( & V_5 , L_27 , V_5 . V_143 . V_52 ) ;\r\nreturn 0 ;\r\nV_145:\r\nF_30 ( & V_5 . V_12 ) ;\r\nV_80:\r\nF_20 ( V_5 . V_66 ) ;\r\nF_19 () ;\r\nreturn V_48 ;\r\n}
