#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13fe38d20 .scope module, "decoder3to8_tb" "decoder3to8_tb" 2 4;
 .timescale -9 -12;
v0x13fe48f80_0 .net "Z0", 0 0, L_0x13fe80c10;  1 drivers
v0x13fe49010_0 .net "Z1", 0 0, L_0x13fe80df0;  1 drivers
v0x13fe490a0_0 .net "Z2", 0 0, L_0x13fe80ed0;  1 drivers
v0x13fe49130_0 .net "Z3", 0 0, L_0x13fe810b0;  1 drivers
v0x13fe491e0_0 .net "Z4", 0 0, L_0x13fe81220;  1 drivers
v0x13fe492b0_0 .net "Z5", 0 0, L_0x13fe81390;  1 drivers
v0x13fe49360_0 .net "Z6", 0 0, L_0x13fe81480;  1 drivers
v0x13fe493f0_0 .net "Z7", 0 0, L_0x13fe815f0;  1 drivers
v0x13fe494a0_0 .var "adr0", 0 0;
v0x13fe495d0_0 .var "adr1", 0 0;
v0x13fe49660_0 .var "adr2", 0 0;
v0x13fe496f0_0 .var "select", 0 0;
S_0x13fe1bd00 .scope module, "uut" "decoder3to8" 2 12, 3 76 0, S_0x13fe38d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "adr2";
    .port_info 1 /INPUT 1 "adr1";
    .port_info 2 /INPUT 1 "adr0";
    .port_info 3 /INPUT 1 "select";
    .port_info 4 /OUTPUT 1 "Z0";
    .port_info 5 /OUTPUT 1 "Z1";
    .port_info 6 /OUTPUT 1 "Z2";
    .port_info 7 /OUTPUT 1 "Z3";
    .port_info 8 /OUTPUT 1 "Z4";
    .port_info 9 /OUTPUT 1 "Z5";
    .port_info 10 /OUTPUT 1 "Z6";
    .port_info 11 /OUTPUT 1 "Z7";
L_0x13fe6bde0 .functor NOT 1, v0x13fe49660_0, C4<0>, C4<0>, C4<0>;
L_0x13fe80ab0 .functor NOT 1, v0x13fe495d0_0, C4<0>, C4<0>, C4<0>;
L_0x13fe80b60 .functor NOT 1, v0x13fe494a0_0, C4<0>, C4<0>, C4<0>;
L_0x13fe80c10 .functor AND 1, v0x13fe496f0_0, L_0x13fe6bde0, L_0x13fe80ab0, L_0x13fe80b60;
L_0x13fe80df0 .functor AND 1, v0x13fe496f0_0, L_0x13fe6bde0, L_0x13fe80ab0, v0x13fe494a0_0;
L_0x13fe80ed0 .functor AND 1, v0x13fe496f0_0, L_0x13fe6bde0, v0x13fe495d0_0, L_0x13fe80b60;
L_0x13fe810b0 .functor AND 1, v0x13fe496f0_0, L_0x13fe6bde0, v0x13fe495d0_0, v0x13fe494a0_0;
L_0x13fe81220 .functor AND 1, v0x13fe496f0_0, v0x13fe49660_0, L_0x13fe80ab0, L_0x13fe80b60;
L_0x13fe81390 .functor AND 1, v0x13fe496f0_0, v0x13fe49660_0, L_0x13fe80ab0, v0x13fe494a0_0;
L_0x13fe81480 .functor AND 1, v0x13fe496f0_0, v0x13fe49660_0, v0x13fe495d0_0, L_0x13fe80b60;
L_0x13fe815f0 .functor AND 1, v0x13fe496f0_0, v0x13fe49660_0, v0x13fe495d0_0, v0x13fe494a0_0;
v0x13fe1be70_0 .net "Z0", 0 0, L_0x13fe80c10;  alias, 1 drivers
v0x13fe48510_0 .net "Z1", 0 0, L_0x13fe80df0;  alias, 1 drivers
v0x13fe485b0_0 .net "Z2", 0 0, L_0x13fe80ed0;  alias, 1 drivers
v0x13fe48640_0 .net "Z3", 0 0, L_0x13fe810b0;  alias, 1 drivers
v0x13fe486e0_0 .net "Z4", 0 0, L_0x13fe81220;  alias, 1 drivers
v0x13fe487c0_0 .net "Z5", 0 0, L_0x13fe81390;  alias, 1 drivers
v0x13fe48860_0 .net "Z6", 0 0, L_0x13fe81480;  alias, 1 drivers
v0x13fe48900_0 .net "Z7", 0 0, L_0x13fe815f0;  alias, 1 drivers
v0x13fe489a0_0 .net "adr0", 0 0, v0x13fe494a0_0;  1 drivers
v0x13fe48ab0_0 .net "adr1", 0 0, v0x13fe495d0_0;  1 drivers
v0x13fe48b40_0 .net "adr2", 0 0, v0x13fe49660_0;  1 drivers
v0x13fe48be0_0 .net "notadr0", 0 0, L_0x13fe80b60;  1 drivers
v0x13fe48c80_0 .net "notadr1", 0 0, L_0x13fe80ab0;  1 drivers
v0x13fe48d20_0 .net "notadr2", 0 0, L_0x13fe6bde0;  1 drivers
v0x13fe48dc0_0 .net "select", 0 0, v0x13fe496f0_0;  1 drivers
S_0x13fe31cd0 .scope module, "memory8x8" "memory8x8" 3 116;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "address";
    .port_info 1 /INPUT 8 "data_in";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /INPUT 1 "rw";
    .port_info 4 /OUTPUT 8 "data_out";
o0x130023a40 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x13fe804e0_0 .net "address", 2 0, o0x130023a40;  0 drivers
o0x130019f90 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x13fe80570_0 .net "data_in", 7 0, o0x130019f90;  0 drivers
RS_0x130019fc0 .resolv tri, L_0x13fe80600, L_0x13fe866b0, L_0x13fe89670, L_0x13fe8c4f0, L_0x13fe8f4d0, L_0x13fe924e0, L_0x13fe954e0, L_0x13fe98590;
v0x13fe80700_0 .net8 "data_out", 7 0, RS_0x130019fc0;  8 drivers
o0x130018c10 .functor BUFZ 1, C4<z>; HiZ drive
v0x13fe80890_0 .net "rw", 0 0, o0x130018c10;  0 drivers
o0x1300187c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13fe80920_0 .net "select", 0 0, o0x1300187c0;  0 drivers
v0x13fe809b0_0 .net "word_select", 7 0, L_0x13fe823c0;  1 drivers
L_0x13fe821e0 .part o0x130023a40, 2, 1;
L_0x13fe82280 .part o0x130023a40, 1, 1;
L_0x13fe82320 .part o0x130023a40, 0, 1;
LS_0x13fe823c0_0_0 .concat8 [ 1 1 1 1], L_0x13fe81760, L_0x13fe81920, L_0x13fe81a30, L_0x13fe81bd0;
LS_0x13fe823c0_0_4 .concat8 [ 1 1 1 1], L_0x13fe81c80, L_0x13fe81e30, L_0x13fe81f20, L_0x13fe82110;
L_0x13fe823c0 .concat8 [ 4 4 0 0], LS_0x13fe823c0_0_0, LS_0x13fe823c0_0_4;
L_0x13fe85740 .part L_0x13fe823c0, 0, 1;
L_0x13fe88770 .part L_0x13fe823c0, 1, 1;
L_0x13fe8b570 .part L_0x13fe823c0, 2, 1;
L_0x13fe8e5d0 .part L_0x13fe823c0, 3, 1;
L_0x13fe915d0 .part L_0x13fe823c0, 4, 1;
L_0x13fe945e0 .part L_0x13fe823c0, 5, 1;
L_0x13fe975e0 .part L_0x13fe823c0, 6, 1;
L_0x13fe9a790 .part L_0x13fe823c0, 7, 1;
S_0x13fe49780 .scope module, "decoder" "decoder3to8" 3 128, 3 76 0, S_0x13fe31cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "adr2";
    .port_info 1 /INPUT 1 "adr1";
    .port_info 2 /INPUT 1 "adr0";
    .port_info 3 /INPUT 1 "select";
    .port_info 4 /OUTPUT 1 "Z0";
    .port_info 5 /OUTPUT 1 "Z1";
    .port_info 6 /OUTPUT 1 "Z2";
    .port_info 7 /OUTPUT 1 "Z3";
    .port_info 8 /OUTPUT 1 "Z4";
    .port_info 9 /OUTPUT 1 "Z5";
    .port_info 10 /OUTPUT 1 "Z6";
    .port_info 11 /OUTPUT 1 "Z7";
L_0x13fe80fb0 .functor NOT 1, L_0x13fe821e0, C4<0>, C4<0>, C4<0>;
L_0x13fe81660 .functor NOT 1, L_0x13fe82280, C4<0>, C4<0>, C4<0>;
L_0x13fe816d0 .functor NOT 1, L_0x13fe82320, C4<0>, C4<0>, C4<0>;
L_0x13fe81760 .functor AND 1, o0x1300187c0, L_0x13fe80fb0, L_0x13fe81660, L_0x13fe816d0;
L_0x13fe81920 .functor AND 1, o0x1300187c0, L_0x13fe80fb0, L_0x13fe81660, L_0x13fe82320;
L_0x13fe81a30 .functor AND 1, o0x1300187c0, L_0x13fe80fb0, L_0x13fe82280, L_0x13fe816d0;
L_0x13fe81bd0 .functor AND 1, o0x1300187c0, L_0x13fe80fb0, L_0x13fe82280, L_0x13fe82320;
L_0x13fe81c80 .functor AND 1, o0x1300187c0, L_0x13fe821e0, L_0x13fe81660, L_0x13fe816d0;
L_0x13fe81e30 .functor AND 1, o0x1300187c0, L_0x13fe821e0, L_0x13fe81660, L_0x13fe82320;
L_0x13fe81f20 .functor AND 1, o0x1300187c0, L_0x13fe821e0, L_0x13fe82280, L_0x13fe816d0;
L_0x13fe82110 .functor AND 1, o0x1300187c0, L_0x13fe821e0, L_0x13fe82280, L_0x13fe82320;
v0x13fe49ac0_0 .net "Z0", 0 0, L_0x13fe81760;  1 drivers
v0x13fe49b50_0 .net "Z1", 0 0, L_0x13fe81920;  1 drivers
v0x13fe49be0_0 .net "Z2", 0 0, L_0x13fe81a30;  1 drivers
v0x13fe49c90_0 .net "Z3", 0 0, L_0x13fe81bd0;  1 drivers
v0x13fe49d20_0 .net "Z4", 0 0, L_0x13fe81c80;  1 drivers
v0x13fe49df0_0 .net "Z5", 0 0, L_0x13fe81e30;  1 drivers
v0x13fe49e80_0 .net "Z6", 0 0, L_0x13fe81f20;  1 drivers
v0x13fe49f10_0 .net "Z7", 0 0, L_0x13fe82110;  1 drivers
v0x13fe49fa0_0 .net "adr0", 0 0, L_0x13fe82320;  1 drivers
v0x13fe4a0b0_0 .net "adr1", 0 0, L_0x13fe82280;  1 drivers
v0x13fe4a140_0 .net "adr2", 0 0, L_0x13fe821e0;  1 drivers
v0x13fe4a1d0_0 .net "notadr0", 0 0, L_0x13fe816d0;  1 drivers
v0x13fe4a270_0 .net "notadr1", 0 0, L_0x13fe81660;  1 drivers
v0x13fe4a310_0 .net "notadr2", 0 0, L_0x13fe80fb0;  1 drivers
v0x13fe4a3b0_0 .net "select", 0 0, o0x1300187c0;  alias, 0 drivers
S_0x13fe4a570 .scope module, "word0" "word8bit" 3 144, 3 6 0, S_0x13fe31cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 8 "data_out";
v0x13fe50df0_0 .net "data_in", 7 0, o0x130019f90;  alias, 0 drivers
v0x13fe50eb0_0 .net8 "data_out", 7 0, RS_0x130019fc0;  alias, 8 drivers
v0x13fe50f50_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe51100_0 .net "sel", 0 0, L_0x13fe85740;  1 drivers
L_0x13fe82b00 .part o0x130019f90, 0, 1;
L_0x13fe83040 .part o0x130019f90, 1, 1;
L_0x13fe836e0 .part o0x130019f90, 2, 1;
L_0x13fe83cc0 .part o0x130019f90, 3, 1;
L_0x13fe84280 .part o0x130019f90, 4, 1;
L_0x13fe84850 .part o0x130019f90, 5, 1;
L_0x13fe84e10 .part o0x130019f90, 6, 1;
L_0x13fe83460 .part o0x130019f90, 7, 1;
LS_0x13fe80600_0_0 .concat8 [ 1 1 1 1], L_0x13fe82a10, L_0x13fe82f50, L_0x13fe51200, L_0x13fe83bb0;
LS_0x13fe80600_0_4 .concat8 [ 1 1 1 1], L_0x13fe84170, L_0x13fe84740, L_0x13fe84d00, L_0x13fe852e0;
L_0x13fe80600 .concat8 [ 4 4 0 0], LS_0x13fe80600_0_0, LS_0x13fe80600_0_4;
S_0x13fe4a730 .scope module, "bit0" "bitcell" 3 14, 4 14 0, S_0x13fe4a570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe82660 .functor NAND 1, L_0x13fe82b00, L_0x13fe85740, o0x130018c10, C4<1>;
L_0x13fe828b0 .functor NAND 1, L_0x13fe82660, L_0x13fe85740, o0x130018c10, C4<1>;
L_0x13fe829a0 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe82a10 .functor AND 1, L_0x13fe82710, L_0x13fe85740, L_0x13fe829a0, C4<1>;
v0x13fe4ae90_0 .net "C1", 0 0, L_0x13fe82660;  1 drivers
v0x13fe4af30_0 .net "C2", 0 0, L_0x13fe828b0;  1 drivers
v0x13fe4afe0_0 .net "C3", 0 0, L_0x13fe829a0;  1 drivers
v0x13fe4b090_0 .net "TempOut", 0 0, L_0x13fe82710;  1 drivers
v0x13fe4b140_0 .net "data", 0 0, L_0x13fe82b00;  1 drivers
v0x13fe4b210_0 .net "out", 0 0, L_0x13fe82a10;  1 drivers
v0x13fe4b2a0_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe4b330_0 .net "sel", 0 0, L_0x13fe85740;  alias, 1 drivers
S_0x13fe4a970 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe4a730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe82710 .functor NAND 1, L_0x13fe82660, L_0x13fe827c0, C4<1>, C4<1>;
L_0x13fe827c0 .functor NAND 1, L_0x13fe828b0, L_0x13fe82710, C4<1>, C4<1>;
v0x13fe4aba0_0 .net "C2", 0 0, L_0x13fe827c0;  1 drivers
v0x13fe4ac50_0 .net "In1", 0 0, L_0x13fe82660;  alias, 1 drivers
v0x13fe4acf0_0 .net "In2", 0 0, L_0x13fe828b0;  alias, 1 drivers
v0x13fe4ada0_0 .net "OutSR", 0 0, L_0x13fe82710;  alias, 1 drivers
S_0x13fe4b410 .scope module, "bit1" "bitcell" 3 21, 4 14 0, S_0x13fe4a570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe82ba0 .functor NAND 1, L_0x13fe83040, L_0x13fe85740, o0x130018c10, C4<1>;
L_0x13fe82df0 .functor NAND 1, L_0x13fe82ba0, L_0x13fe85740, o0x130018c10, C4<1>;
L_0x13fe82ee0 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe82f50 .functor AND 1, L_0x13fe82c50, L_0x13fe85740, L_0x13fe82ee0, C4<1>;
v0x13fe4bb60_0 .net "C1", 0 0, L_0x13fe82ba0;  1 drivers
v0x13fe4bc00_0 .net "C2", 0 0, L_0x13fe82df0;  1 drivers
v0x13fe4bcb0_0 .net "C3", 0 0, L_0x13fe82ee0;  1 drivers
v0x13fe4bd60_0 .net "TempOut", 0 0, L_0x13fe82c50;  1 drivers
v0x13fe4be10_0 .net "data", 0 0, L_0x13fe83040;  1 drivers
v0x13fe4bee0_0 .net "out", 0 0, L_0x13fe82f50;  1 drivers
v0x13fe4bf70_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe4c000_0 .net "sel", 0 0, L_0x13fe85740;  alias, 1 drivers
S_0x13fe4b640 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe4b410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe82c50 .functor NAND 1, L_0x13fe82ba0, L_0x13fe82d00, C4<1>, C4<1>;
L_0x13fe82d00 .functor NAND 1, L_0x13fe82df0, L_0x13fe82c50, C4<1>, C4<1>;
v0x13fe4b870_0 .net "C2", 0 0, L_0x13fe82d00;  1 drivers
v0x13fe4b920_0 .net "In1", 0 0, L_0x13fe82ba0;  alias, 1 drivers
v0x13fe4b9c0_0 .net "In2", 0 0, L_0x13fe82df0;  alias, 1 drivers
v0x13fe4ba70_0 .net "OutSR", 0 0, L_0x13fe82c50;  alias, 1 drivers
S_0x13fe4c0e0 .scope module, "bit2" "bitcell" 3 28, 4 14 0, S_0x13fe4a570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe83120 .functor NAND 1, L_0x13fe836e0, L_0x13fe85740, o0x130018c10, C4<1>;
L_0x13fe83370 .functor NAND 1, L_0x13fe83120, L_0x13fe85740, o0x130018c10, C4<1>;
L_0x13fe51190 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe51200 .functor AND 1, L_0x13fe831d0, L_0x13fe85740, L_0x13fe51190, C4<1>;
v0x13fe4c840_0 .net "C1", 0 0, L_0x13fe83120;  1 drivers
v0x13fe4c8e0_0 .net "C2", 0 0, L_0x13fe83370;  1 drivers
v0x13fe4c990_0 .net "C3", 0 0, L_0x13fe51190;  1 drivers
v0x13fe4ca40_0 .net "TempOut", 0 0, L_0x13fe831d0;  1 drivers
v0x13fe4caf0_0 .net "data", 0 0, L_0x13fe836e0;  1 drivers
v0x13fe4cbc0_0 .net "out", 0 0, L_0x13fe51200;  1 drivers
v0x13fe4cc50_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe4cd20_0 .net "sel", 0 0, L_0x13fe85740;  alias, 1 drivers
S_0x13fe4c320 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe4c0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe831d0 .functor NAND 1, L_0x13fe83120, L_0x13fe83280, C4<1>, C4<1>;
L_0x13fe83280 .functor NAND 1, L_0x13fe83370, L_0x13fe831d0, C4<1>, C4<1>;
v0x13fe4c550_0 .net "C2", 0 0, L_0x13fe83280;  1 drivers
v0x13fe4c600_0 .net "In1", 0 0, L_0x13fe83120;  alias, 1 drivers
v0x13fe4c6a0_0 .net "In2", 0 0, L_0x13fe83370;  alias, 1 drivers
v0x13fe4c750_0 .net "OutSR", 0 0, L_0x13fe831d0;  alias, 1 drivers
S_0x13fe4cdf0 .scope module, "bit3" "bitcell" 3 35, 4 14 0, S_0x13fe4a570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe837c0 .functor NAND 1, L_0x13fe83cc0, L_0x13fe85740, o0x130018c10, C4<1>;
L_0x13fe83a50 .functor NAND 1, L_0x13fe837c0, L_0x13fe85740, o0x130018c10, C4<1>;
L_0x13fe83b40 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe83bb0 .functor AND 1, L_0x13fe83870, L_0x13fe85740, L_0x13fe83b40, C4<1>;
v0x13fe4d530_0 .net "C1", 0 0, L_0x13fe837c0;  1 drivers
v0x13fe4d5d0_0 .net "C2", 0 0, L_0x13fe83a50;  1 drivers
v0x13fe4d680_0 .net "C3", 0 0, L_0x13fe83b40;  1 drivers
v0x13fe4d730_0 .net "TempOut", 0 0, L_0x13fe83870;  1 drivers
v0x13fe4d7e0_0 .net "data", 0 0, L_0x13fe83cc0;  1 drivers
v0x13fe4d8b0_0 .net "out", 0 0, L_0x13fe83bb0;  1 drivers
v0x13fe4d940_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe4d9d0_0 .net "sel", 0 0, L_0x13fe85740;  alias, 1 drivers
S_0x13fe4d010 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe4cdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe83870 .functor NAND 1, L_0x13fe837c0, L_0x13fe83940, C4<1>, C4<1>;
L_0x13fe83940 .functor NAND 1, L_0x13fe83a50, L_0x13fe83870, C4<1>, C4<1>;
v0x13fe4d240_0 .net "C2", 0 0, L_0x13fe83940;  1 drivers
v0x13fe4d2f0_0 .net "In1", 0 0, L_0x13fe837c0;  alias, 1 drivers
v0x13fe4d390_0 .net "In2", 0 0, L_0x13fe83a50;  alias, 1 drivers
v0x13fe4d440_0 .net "OutSR", 0 0, L_0x13fe83870;  alias, 1 drivers
S_0x13fe4da90 .scope module, "bit4" "bitcell" 3 42, 4 14 0, S_0x13fe4a570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe83da0 .functor NAND 1, L_0x13fe84280, L_0x13fe85740, o0x130018c10, C4<1>;
L_0x13fe84010 .functor NAND 1, L_0x13fe83da0, L_0x13fe85740, o0x130018c10, C4<1>;
L_0x13fe84100 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe84170 .functor AND 1, L_0x13fe83e50, L_0x13fe85740, L_0x13fe84100, C4<1>;
v0x13fe4e200_0 .net "C1", 0 0, L_0x13fe83da0;  1 drivers
v0x13fe4e2a0_0 .net "C2", 0 0, L_0x13fe84010;  1 drivers
v0x13fe4e350_0 .net "C3", 0 0, L_0x13fe84100;  1 drivers
v0x13fe4e400_0 .net "TempOut", 0 0, L_0x13fe83e50;  1 drivers
v0x13fe4e4b0_0 .net "data", 0 0, L_0x13fe84280;  1 drivers
v0x13fe4e580_0 .net "out", 0 0, L_0x13fe84170;  1 drivers
v0x13fe4e610_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe4e720_0 .net "sel", 0 0, L_0x13fe85740;  alias, 1 drivers
S_0x13fe4dcf0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe4da90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe83e50 .functor NAND 1, L_0x13fe83da0, L_0x13fe83f00, C4<1>, C4<1>;
L_0x13fe83f00 .functor NAND 1, L_0x13fe84010, L_0x13fe83e50, C4<1>, C4<1>;
v0x13fe4df20_0 .net "C2", 0 0, L_0x13fe83f00;  1 drivers
v0x13fe4dfc0_0 .net "In1", 0 0, L_0x13fe83da0;  alias, 1 drivers
v0x13fe4e060_0 .net "In2", 0 0, L_0x13fe84010;  alias, 1 drivers
v0x13fe4e110_0 .net "OutSR", 0 0, L_0x13fe83e50;  alias, 1 drivers
S_0x13fe4e830 .scope module, "bit5" "bitcell" 3 49, 4 14 0, S_0x13fe4a570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe84390 .functor NAND 1, L_0x13fe84850, L_0x13fe85740, o0x130018c10, C4<1>;
L_0x13fe845e0 .functor NAND 1, L_0x13fe84390, L_0x13fe85740, o0x130018c10, C4<1>;
L_0x13fe846d0 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe84740 .functor AND 1, L_0x13fe84440, L_0x13fe85740, L_0x13fe846d0, C4<1>;
v0x13fe4ef30_0 .net "C1", 0 0, L_0x13fe84390;  1 drivers
v0x13fe4efd0_0 .net "C2", 0 0, L_0x13fe845e0;  1 drivers
v0x13fe4f080_0 .net "C3", 0 0, L_0x13fe846d0;  1 drivers
v0x13fe4f130_0 .net "TempOut", 0 0, L_0x13fe84440;  1 drivers
v0x13fe4f1e0_0 .net "data", 0 0, L_0x13fe84850;  1 drivers
v0x13fe4f2b0_0 .net "out", 0 0, L_0x13fe84740;  1 drivers
v0x13fe4f340_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe4f3d0_0 .net "sel", 0 0, L_0x13fe85740;  alias, 1 drivers
S_0x13fe4ea50 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe4e830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe84440 .functor NAND 1, L_0x13fe84390, L_0x13fe844f0, C4<1>, C4<1>;
L_0x13fe844f0 .functor NAND 1, L_0x13fe845e0, L_0x13fe84440, C4<1>, C4<1>;
v0x13fe4ec60_0 .net "C2", 0 0, L_0x13fe844f0;  1 drivers
v0x13fe4ecf0_0 .net "In1", 0 0, L_0x13fe84390;  alias, 1 drivers
v0x13fe4ed90_0 .net "In2", 0 0, L_0x13fe845e0;  alias, 1 drivers
v0x13fe4ee40_0 .net "OutSR", 0 0, L_0x13fe84440;  alias, 1 drivers
S_0x13fe4f490 .scope module, "bit6" "bitcell" 3 56, 4 14 0, S_0x13fe4a570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe84930 .functor NAND 1, L_0x13fe84e10, L_0x13fe85740, o0x130018c10, C4<1>;
L_0x13fe84ba0 .functor NAND 1, L_0x13fe84930, L_0x13fe85740, o0x130018c10, C4<1>;
L_0x13fe84c90 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe84d00 .functor AND 1, L_0x13fe849e0, L_0x13fe85740, L_0x13fe84c90, C4<1>;
v0x13fe4fbe0_0 .net "C1", 0 0, L_0x13fe84930;  1 drivers
v0x13fe4fc80_0 .net "C2", 0 0, L_0x13fe84ba0;  1 drivers
v0x13fe4fd30_0 .net "C3", 0 0, L_0x13fe84c90;  1 drivers
v0x13fe4fde0_0 .net "TempOut", 0 0, L_0x13fe849e0;  1 drivers
v0x13fe4fe90_0 .net "data", 0 0, L_0x13fe84e10;  1 drivers
v0x13fe4ff60_0 .net "out", 0 0, L_0x13fe84d00;  1 drivers
v0x13fe4fff0_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe50080_0 .net "sel", 0 0, L_0x13fe85740;  alias, 1 drivers
S_0x13fe4f6b0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe4f490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe849e0 .functor NAND 1, L_0x13fe84930, L_0x13fe84a90, C4<1>, C4<1>;
L_0x13fe84a90 .functor NAND 1, L_0x13fe84ba0, L_0x13fe849e0, C4<1>, C4<1>;
v0x13fe4f8f0_0 .net "C2", 0 0, L_0x13fe84a90;  1 drivers
v0x13fe4f9a0_0 .net "In1", 0 0, L_0x13fe84930;  alias, 1 drivers
v0x13fe4fa40_0 .net "In2", 0 0, L_0x13fe84ba0;  alias, 1 drivers
v0x13fe4faf0_0 .net "OutSR", 0 0, L_0x13fe849e0;  alias, 1 drivers
S_0x13fe50140 .scope module, "bit7" "bitcell" 3 63, 4 14 0, S_0x13fe4a570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe84f30 .functor NAND 1, L_0x13fe83460, L_0x13fe85740, o0x130018c10, C4<1>;
L_0x13fe85180 .functor NAND 1, L_0x13fe84f30, L_0x13fe85740, o0x130018c10, C4<1>;
L_0x13fe85270 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe852e0 .functor AND 1, L_0x13fe84fe0, L_0x13fe85740, L_0x13fe85270, C4<1>;
v0x13fe50890_0 .net "C1", 0 0, L_0x13fe84f30;  1 drivers
v0x13fe50930_0 .net "C2", 0 0, L_0x13fe85180;  1 drivers
v0x13fe509e0_0 .net "C3", 0 0, L_0x13fe85270;  1 drivers
v0x13fe50a90_0 .net "TempOut", 0 0, L_0x13fe84fe0;  1 drivers
v0x13fe50b40_0 .net "data", 0 0, L_0x13fe83460;  1 drivers
v0x13fe50c10_0 .net "out", 0 0, L_0x13fe852e0;  1 drivers
v0x13fe50ca0_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe50d30_0 .net "sel", 0 0, L_0x13fe85740;  alias, 1 drivers
S_0x13fe50360 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe50140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe84fe0 .functor NAND 1, L_0x13fe84f30, L_0x13fe85090, C4<1>, C4<1>;
L_0x13fe85090 .functor NAND 1, L_0x13fe85180, L_0x13fe84fe0, C4<1>, C4<1>;
v0x13fe505a0_0 .net "C2", 0 0, L_0x13fe85090;  1 drivers
v0x13fe50650_0 .net "In1", 0 0, L_0x13fe84f30;  alias, 1 drivers
v0x13fe506f0_0 .net "In2", 0 0, L_0x13fe85180;  alias, 1 drivers
v0x13fe507a0_0 .net "OutSR", 0 0, L_0x13fe84fe0;  alias, 1 drivers
S_0x13fe51290 .scope module, "word1" "word8bit" 3 151, 3 6 0, S_0x13fe31cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 8 "data_out";
v0x13fe57ba0_0 .net "data_in", 7 0, o0x130019f90;  alias, 0 drivers
v0x13fe57c30_0 .net8 "data_out", 7 0, RS_0x130019fc0;  alias, 8 drivers
v0x13fe57cc0_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe57d70_0 .net "sel", 0 0, L_0x13fe88770;  1 drivers
L_0x13fe85cb0 .part o0x130019f90, 0, 1;
L_0x13fe861f0 .part o0x130019f90, 1, 1;
L_0x13fe86850 .part o0x130019f90, 2, 1;
L_0x13fe86df0 .part o0x130019f90, 3, 1;
L_0x13fe873b0 .part o0x130019f90, 4, 1;
L_0x13fe87980 .part o0x130019f90, 5, 1;
L_0x13fe87f40 .part o0x130019f90, 6, 1;
L_0x13fe865d0 .part o0x130019f90, 7, 1;
LS_0x13fe866b0_0_0 .concat8 [ 1 1 1 1], L_0x13fe85bc0, L_0x13fe86100, L_0x13fe57e70, L_0x13fe86ce0;
LS_0x13fe866b0_0_4 .concat8 [ 1 1 1 1], L_0x13fe872a0, L_0x13fe87870, L_0x13fe87e30, L_0x13fe88410;
L_0x13fe866b0 .concat8 [ 4 4 0 0], LS_0x13fe866b0_0_0, LS_0x13fe866b0_0_4;
S_0x13fe51460 .scope module, "bit0" "bitcell" 3 14, 4 14 0, S_0x13fe51290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe85810 .functor NAND 1, L_0x13fe85cb0, L_0x13fe88770, o0x130018c10, C4<1>;
L_0x13fe85a60 .functor NAND 1, L_0x13fe85810, L_0x13fe88770, o0x130018c10, C4<1>;
L_0x13fe85b50 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe85bc0 .functor AND 1, L_0x13fe858c0, L_0x13fe88770, L_0x13fe85b50, C4<1>;
v0x13fe51b80_0 .net "C1", 0 0, L_0x13fe85810;  1 drivers
v0x13fe51c20_0 .net "C2", 0 0, L_0x13fe85a60;  1 drivers
v0x13fe51cd0_0 .net "C3", 0 0, L_0x13fe85b50;  1 drivers
v0x13fe51d80_0 .net "TempOut", 0 0, L_0x13fe858c0;  1 drivers
v0x13fe51e30_0 .net "data", 0 0, L_0x13fe85cb0;  1 drivers
v0x13fe51f00_0 .net "out", 0 0, L_0x13fe85bc0;  1 drivers
v0x13fe51f90_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe52020_0 .net "sel", 0 0, L_0x13fe88770;  alias, 1 drivers
S_0x13fe51680 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe51460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe858c0 .functor NAND 1, L_0x13fe85810, L_0x13fe85970, C4<1>, C4<1>;
L_0x13fe85970 .functor NAND 1, L_0x13fe85a60, L_0x13fe858c0, C4<1>, C4<1>;
v0x13fe51890_0 .net "C2", 0 0, L_0x13fe85970;  1 drivers
v0x13fe51940_0 .net "In1", 0 0, L_0x13fe85810;  alias, 1 drivers
v0x13fe519e0_0 .net "In2", 0 0, L_0x13fe85a60;  alias, 1 drivers
v0x13fe51a90_0 .net "OutSR", 0 0, L_0x13fe858c0;  alias, 1 drivers
S_0x13fe520f0 .scope module, "bit1" "bitcell" 3 21, 4 14 0, S_0x13fe51290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe85d50 .functor NAND 1, L_0x13fe861f0, L_0x13fe88770, o0x130018c10, C4<1>;
L_0x13fe85fa0 .functor NAND 1, L_0x13fe85d50, L_0x13fe88770, o0x130018c10, C4<1>;
L_0x13fe86090 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe86100 .functor AND 1, L_0x13fe85e00, L_0x13fe88770, L_0x13fe86090, C4<1>;
v0x13fe52840_0 .net "C1", 0 0, L_0x13fe85d50;  1 drivers
v0x13fe528e0_0 .net "C2", 0 0, L_0x13fe85fa0;  1 drivers
v0x13fe52990_0 .net "C3", 0 0, L_0x13fe86090;  1 drivers
v0x13fe52a40_0 .net "TempOut", 0 0, L_0x13fe85e00;  1 drivers
v0x13fe52af0_0 .net "data", 0 0, L_0x13fe861f0;  1 drivers
v0x13fe52bc0_0 .net "out", 0 0, L_0x13fe86100;  1 drivers
v0x13fe52c50_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe52ce0_0 .net "sel", 0 0, L_0x13fe88770;  alias, 1 drivers
S_0x13fe52320 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe520f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe85e00 .functor NAND 1, L_0x13fe85d50, L_0x13fe85eb0, C4<1>, C4<1>;
L_0x13fe85eb0 .functor NAND 1, L_0x13fe85fa0, L_0x13fe85e00, C4<1>, C4<1>;
v0x13fe52550_0 .net "C2", 0 0, L_0x13fe85eb0;  1 drivers
v0x13fe52600_0 .net "In1", 0 0, L_0x13fe85d50;  alias, 1 drivers
v0x13fe526a0_0 .net "In2", 0 0, L_0x13fe85fa0;  alias, 1 drivers
v0x13fe52750_0 .net "OutSR", 0 0, L_0x13fe85e00;  alias, 1 drivers
S_0x13fe52db0 .scope module, "bit2" "bitcell" 3 28, 4 14 0, S_0x13fe51290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe86290 .functor NAND 1, L_0x13fe86850, L_0x13fe88770, o0x130018c10, C4<1>;
L_0x13fe864e0 .functor NAND 1, L_0x13fe86290, L_0x13fe88770, o0x130018c10, C4<1>;
L_0x13fe57e00 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe57e70 .functor AND 1, L_0x13fe86340, L_0x13fe88770, L_0x13fe57e00, C4<1>;
v0x13fe53510_0 .net "C1", 0 0, L_0x13fe86290;  1 drivers
v0x13fe535b0_0 .net "C2", 0 0, L_0x13fe864e0;  1 drivers
v0x13fe53660_0 .net "C3", 0 0, L_0x13fe57e00;  1 drivers
v0x13fe53710_0 .net "TempOut", 0 0, L_0x13fe86340;  1 drivers
v0x13fe537c0_0 .net "data", 0 0, L_0x13fe86850;  1 drivers
v0x13fe53890_0 .net "out", 0 0, L_0x13fe57e70;  1 drivers
v0x13fe53920_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe539b0_0 .net "sel", 0 0, L_0x13fe88770;  alias, 1 drivers
S_0x13fe52ff0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe52db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe86340 .functor NAND 1, L_0x13fe86290, L_0x13fe863f0, C4<1>, C4<1>;
L_0x13fe863f0 .functor NAND 1, L_0x13fe864e0, L_0x13fe86340, C4<1>, C4<1>;
v0x13fe53220_0 .net "C2", 0 0, L_0x13fe863f0;  1 drivers
v0x13fe532d0_0 .net "In1", 0 0, L_0x13fe86290;  alias, 1 drivers
v0x13fe53370_0 .net "In2", 0 0, L_0x13fe864e0;  alias, 1 drivers
v0x13fe53420_0 .net "OutSR", 0 0, L_0x13fe86340;  alias, 1 drivers
S_0x13fe53a90 .scope module, "bit3" "bitcell" 3 35, 4 14 0, S_0x13fe51290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe868f0 .functor NAND 1, L_0x13fe86df0, L_0x13fe88770, o0x130018c10, C4<1>;
L_0x13fe86b80 .functor NAND 1, L_0x13fe868f0, L_0x13fe88770, o0x130018c10, C4<1>;
L_0x13fe86c70 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe86ce0 .functor AND 1, L_0x13fe869a0, L_0x13fe88770, L_0x13fe86c70, C4<1>;
v0x13fe541e0_0 .net "C1", 0 0, L_0x13fe868f0;  1 drivers
v0x13fe54280_0 .net "C2", 0 0, L_0x13fe86b80;  1 drivers
v0x13fe54330_0 .net "C3", 0 0, L_0x13fe86c70;  1 drivers
v0x13fe543e0_0 .net "TempOut", 0 0, L_0x13fe869a0;  1 drivers
v0x13fe54490_0 .net "data", 0 0, L_0x13fe86df0;  1 drivers
v0x13fe54560_0 .net "out", 0 0, L_0x13fe86ce0;  1 drivers
v0x13fe545f0_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe54680_0 .net "sel", 0 0, L_0x13fe88770;  alias, 1 drivers
S_0x13fe53cb0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe53a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe869a0 .functor NAND 1, L_0x13fe868f0, L_0x13fe86a70, C4<1>, C4<1>;
L_0x13fe86a70 .functor NAND 1, L_0x13fe86b80, L_0x13fe869a0, C4<1>, C4<1>;
v0x13fe53ef0_0 .net "C2", 0 0, L_0x13fe86a70;  1 drivers
v0x13fe53fa0_0 .net "In1", 0 0, L_0x13fe868f0;  alias, 1 drivers
v0x13fe54040_0 .net "In2", 0 0, L_0x13fe86b80;  alias, 1 drivers
v0x13fe540f0_0 .net "OutSR", 0 0, L_0x13fe869a0;  alias, 1 drivers
S_0x13fe54740 .scope module, "bit4" "bitcell" 3 42, 4 14 0, S_0x13fe51290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe86ed0 .functor NAND 1, L_0x13fe873b0, L_0x13fe88770, o0x130018c10, C4<1>;
L_0x13fe87140 .functor NAND 1, L_0x13fe86ed0, L_0x13fe88770, o0x130018c10, C4<1>;
L_0x13fe87230 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe872a0 .functor AND 1, L_0x13fe86f80, L_0x13fe88770, L_0x13fe87230, C4<1>;
v0x13fe54eb0_0 .net "C1", 0 0, L_0x13fe86ed0;  1 drivers
v0x13fe54f50_0 .net "C2", 0 0, L_0x13fe87140;  1 drivers
v0x13fe55000_0 .net "C3", 0 0, L_0x13fe87230;  1 drivers
v0x13fe550b0_0 .net "TempOut", 0 0, L_0x13fe86f80;  1 drivers
v0x13fe55160_0 .net "data", 0 0, L_0x13fe873b0;  1 drivers
v0x13fe55230_0 .net "out", 0 0, L_0x13fe872a0;  1 drivers
v0x13fe552c0_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe55350_0 .net "sel", 0 0, L_0x13fe88770;  alias, 1 drivers
S_0x13fe549a0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe54740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe86f80 .functor NAND 1, L_0x13fe86ed0, L_0x13fe87030, C4<1>, C4<1>;
L_0x13fe87030 .functor NAND 1, L_0x13fe87140, L_0x13fe86f80, C4<1>, C4<1>;
v0x13fe54bd0_0 .net "C2", 0 0, L_0x13fe87030;  1 drivers
v0x13fe54c70_0 .net "In1", 0 0, L_0x13fe86ed0;  alias, 1 drivers
v0x13fe54d10_0 .net "In2", 0 0, L_0x13fe87140;  alias, 1 drivers
v0x13fe54dc0_0 .net "OutSR", 0 0, L_0x13fe86f80;  alias, 1 drivers
S_0x13fe55490 .scope module, "bit5" "bitcell" 3 49, 4 14 0, S_0x13fe51290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe874c0 .functor NAND 1, L_0x13fe87980, L_0x13fe88770, o0x130018c10, C4<1>;
L_0x13fe87710 .functor NAND 1, L_0x13fe874c0, L_0x13fe88770, o0x130018c10, C4<1>;
L_0x13fe87800 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe87870 .functor AND 1, L_0x13fe87570, L_0x13fe88770, L_0x13fe87800, C4<1>;
v0x13fe55ba0_0 .net "C1", 0 0, L_0x13fe874c0;  1 drivers
v0x13fe55c40_0 .net "C2", 0 0, L_0x13fe87710;  1 drivers
v0x13fe55cf0_0 .net "C3", 0 0, L_0x13fe87800;  1 drivers
v0x13fe55da0_0 .net "TempOut", 0 0, L_0x13fe87570;  1 drivers
v0x13fe55e50_0 .net "data", 0 0, L_0x13fe87980;  1 drivers
v0x13fe55f20_0 .net "out", 0 0, L_0x13fe87870;  1 drivers
v0x13fe55fb0_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe56040_0 .net "sel", 0 0, L_0x13fe88770;  alias, 1 drivers
S_0x13fe556b0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe55490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe87570 .functor NAND 1, L_0x13fe874c0, L_0x13fe87620, C4<1>, C4<1>;
L_0x13fe87620 .functor NAND 1, L_0x13fe87710, L_0x13fe87570, C4<1>, C4<1>;
v0x13fe558c0_0 .net "C2", 0 0, L_0x13fe87620;  1 drivers
v0x13fe55960_0 .net "In1", 0 0, L_0x13fe874c0;  alias, 1 drivers
v0x13fe55a00_0 .net "In2", 0 0, L_0x13fe87710;  alias, 1 drivers
v0x13fe55ab0_0 .net "OutSR", 0 0, L_0x13fe87570;  alias, 1 drivers
S_0x13fe56100 .scope module, "bit6" "bitcell" 3 56, 4 14 0, S_0x13fe51290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe87a60 .functor NAND 1, L_0x13fe87f40, L_0x13fe88770, o0x130018c10, C4<1>;
L_0x13fe87cd0 .functor NAND 1, L_0x13fe87a60, L_0x13fe88770, o0x130018c10, C4<1>;
L_0x13fe87dc0 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe87e30 .functor AND 1, L_0x13fe87b10, L_0x13fe88770, L_0x13fe87dc0, C4<1>;
v0x13fe56850_0 .net "C1", 0 0, L_0x13fe87a60;  1 drivers
v0x13fe568f0_0 .net "C2", 0 0, L_0x13fe87cd0;  1 drivers
v0x13fe569a0_0 .net "C3", 0 0, L_0x13fe87dc0;  1 drivers
v0x13fe56a50_0 .net "TempOut", 0 0, L_0x13fe87b10;  1 drivers
v0x13fe56b00_0 .net "data", 0 0, L_0x13fe87f40;  1 drivers
v0x13fe56bd0_0 .net "out", 0 0, L_0x13fe87e30;  1 drivers
v0x13fe56c60_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe56cf0_0 .net "sel", 0 0, L_0x13fe88770;  alias, 1 drivers
S_0x13fe56320 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe56100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe87b10 .functor NAND 1, L_0x13fe87a60, L_0x13fe87bc0, C4<1>, C4<1>;
L_0x13fe87bc0 .functor NAND 1, L_0x13fe87cd0, L_0x13fe87b10, C4<1>, C4<1>;
v0x13fe56560_0 .net "C2", 0 0, L_0x13fe87bc0;  1 drivers
v0x13fe56610_0 .net "In1", 0 0, L_0x13fe87a60;  alias, 1 drivers
v0x13fe566b0_0 .net "In2", 0 0, L_0x13fe87cd0;  alias, 1 drivers
v0x13fe56760_0 .net "OutSR", 0 0, L_0x13fe87b10;  alias, 1 drivers
S_0x13fe56db0 .scope module, "bit7" "bitcell" 3 63, 4 14 0, S_0x13fe51290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe88060 .functor NAND 1, L_0x13fe865d0, L_0x13fe88770, o0x130018c10, C4<1>;
L_0x13fe882b0 .functor NAND 1, L_0x13fe88060, L_0x13fe88770, o0x130018c10, C4<1>;
L_0x13fe883a0 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe88410 .functor AND 1, L_0x13fe88110, L_0x13fe88770, L_0x13fe883a0, C4<1>;
v0x13fe57500_0 .net "C1", 0 0, L_0x13fe88060;  1 drivers
v0x13fe575a0_0 .net "C2", 0 0, L_0x13fe882b0;  1 drivers
v0x13fe57650_0 .net "C3", 0 0, L_0x13fe883a0;  1 drivers
v0x13fe57700_0 .net "TempOut", 0 0, L_0x13fe88110;  1 drivers
v0x13fe577b0_0 .net "data", 0 0, L_0x13fe865d0;  1 drivers
v0x13fe57880_0 .net "out", 0 0, L_0x13fe88410;  1 drivers
v0x13fe57910_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe51000_0 .net "sel", 0 0, L_0x13fe88770;  alias, 1 drivers
S_0x13fe56fd0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe56db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe88110 .functor NAND 1, L_0x13fe88060, L_0x13fe881c0, C4<1>, C4<1>;
L_0x13fe881c0 .functor NAND 1, L_0x13fe882b0, L_0x13fe88110, C4<1>, C4<1>;
v0x13fe57210_0 .net "C2", 0 0, L_0x13fe881c0;  1 drivers
v0x13fe572c0_0 .net "In1", 0 0, L_0x13fe88060;  alias, 1 drivers
v0x13fe57360_0 .net "In2", 0 0, L_0x13fe882b0;  alias, 1 drivers
v0x13fe57410_0 .net "OutSR", 0 0, L_0x13fe88110;  alias, 1 drivers
S_0x13fe57f40 .scope module, "word2" "word8bit" 3 158, 3 6 0, S_0x13fe31cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 8 "data_out";
v0x13fe5e740_0 .net "data_in", 7 0, o0x130019f90;  alias, 0 drivers
v0x13fe5e830_0 .net8 "data_out", 7 0, RS_0x130019fc0;  alias, 8 drivers
v0x13fe5e900_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe5e990_0 .net "sel", 0 0, L_0x13fe8b570;  1 drivers
L_0x13fe88c70 .part o0x130019f90, 0, 1;
L_0x13fe891b0 .part o0x130019f90, 1, 1;
L_0x13fe89810 .part o0x130019f90, 2, 1;
L_0x13fe89df0 .part o0x130019f90, 3, 1;
L_0x13fe8a3b0 .part o0x130019f90, 4, 1;
L_0x13fe8a980 .part o0x130019f90, 5, 1;
L_0x13fe8af40 .part o0x130019f90, 6, 1;
L_0x13fe89590 .part o0x130019f90, 7, 1;
LS_0x13fe89670_0_0 .concat8 [ 1 1 1 1], L_0x13fe88b80, L_0x13fe890c0, L_0x13fe5ea90, L_0x13fe89ce0;
LS_0x13fe89670_0_4 .concat8 [ 1 1 1 1], L_0x13fe8a2a0, L_0x13fe8a870, L_0x13fe8ae30, L_0x13fe8b410;
L_0x13fe89670 .concat8 [ 4 4 0 0], LS_0x13fe89670_0_0, LS_0x13fe89670_0_4;
S_0x13fe58110 .scope module, "bit0" "bitcell" 3 14, 4 14 0, S_0x13fe57f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe88810 .functor NAND 1, L_0x13fe88c70, L_0x13fe8b570, o0x130018c10, C4<1>;
L_0x13fe88a20 .functor NAND 1, L_0x13fe88810, L_0x13fe8b570, o0x130018c10, C4<1>;
L_0x13fe88b10 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe88b80 .functor AND 1, L_0x13fe88880, L_0x13fe8b570, L_0x13fe88b10, C4<1>;
v0x13fe58860_0 .net "C1", 0 0, L_0x13fe88810;  1 drivers
v0x13fe58900_0 .net "C2", 0 0, L_0x13fe88a20;  1 drivers
v0x13fe589b0_0 .net "C3", 0 0, L_0x13fe88b10;  1 drivers
v0x13fe58a60_0 .net "TempOut", 0 0, L_0x13fe88880;  1 drivers
v0x13fe58b10_0 .net "data", 0 0, L_0x13fe88c70;  1 drivers
v0x13fe58be0_0 .net "out", 0 0, L_0x13fe88b80;  1 drivers
v0x13fe58c70_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe58d00_0 .net "sel", 0 0, L_0x13fe8b570;  alias, 1 drivers
S_0x13fe58330 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe58110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe88880 .functor NAND 1, L_0x13fe88810, L_0x13fe88930, C4<1>, C4<1>;
L_0x13fe88930 .functor NAND 1, L_0x13fe88a20, L_0x13fe88880, C4<1>, C4<1>;
v0x13fe58570_0 .net "C2", 0 0, L_0x13fe88930;  1 drivers
v0x13fe58620_0 .net "In1", 0 0, L_0x13fe88810;  alias, 1 drivers
v0x13fe586c0_0 .net "In2", 0 0, L_0x13fe88a20;  alias, 1 drivers
v0x13fe58770_0 .net "OutSR", 0 0, L_0x13fe88880;  alias, 1 drivers
S_0x13fe58dd0 .scope module, "bit1" "bitcell" 3 21, 4 14 0, S_0x13fe57f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe88d10 .functor NAND 1, L_0x13fe891b0, L_0x13fe8b570, o0x130018c10, C4<1>;
L_0x13fe88f60 .functor NAND 1, L_0x13fe88d10, L_0x13fe8b570, o0x130018c10, C4<1>;
L_0x13fe89050 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe890c0 .functor AND 1, L_0x13fe88dc0, L_0x13fe8b570, L_0x13fe89050, C4<1>;
v0x13fe59520_0 .net "C1", 0 0, L_0x13fe88d10;  1 drivers
v0x13fe595c0_0 .net "C2", 0 0, L_0x13fe88f60;  1 drivers
v0x13fe59670_0 .net "C3", 0 0, L_0x13fe89050;  1 drivers
v0x13fe59720_0 .net "TempOut", 0 0, L_0x13fe88dc0;  1 drivers
v0x13fe597d0_0 .net "data", 0 0, L_0x13fe891b0;  1 drivers
v0x13fe598a0_0 .net "out", 0 0, L_0x13fe890c0;  1 drivers
v0x13fe59930_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe599c0_0 .net "sel", 0 0, L_0x13fe8b570;  alias, 1 drivers
S_0x13fe59000 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe58dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe88dc0 .functor NAND 1, L_0x13fe88d10, L_0x13fe88e70, C4<1>, C4<1>;
L_0x13fe88e70 .functor NAND 1, L_0x13fe88f60, L_0x13fe88dc0, C4<1>, C4<1>;
v0x13fe59230_0 .net "C2", 0 0, L_0x13fe88e70;  1 drivers
v0x13fe592e0_0 .net "In1", 0 0, L_0x13fe88d10;  alias, 1 drivers
v0x13fe59380_0 .net "In2", 0 0, L_0x13fe88f60;  alias, 1 drivers
v0x13fe59430_0 .net "OutSR", 0 0, L_0x13fe88dc0;  alias, 1 drivers
S_0x13fe59a90 .scope module, "bit2" "bitcell" 3 28, 4 14 0, S_0x13fe57f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe89250 .functor NAND 1, L_0x13fe89810, L_0x13fe8b570, o0x130018c10, C4<1>;
L_0x13fe894a0 .functor NAND 1, L_0x13fe89250, L_0x13fe8b570, o0x130018c10, C4<1>;
L_0x13fe5ea20 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe5ea90 .functor AND 1, L_0x13fe89300, L_0x13fe8b570, L_0x13fe5ea20, C4<1>;
v0x13fe5a1f0_0 .net "C1", 0 0, L_0x13fe89250;  1 drivers
v0x13fe5a290_0 .net "C2", 0 0, L_0x13fe894a0;  1 drivers
v0x13fe5a340_0 .net "C3", 0 0, L_0x13fe5ea20;  1 drivers
v0x13fe5a3f0_0 .net "TempOut", 0 0, L_0x13fe89300;  1 drivers
v0x13fe5a4a0_0 .net "data", 0 0, L_0x13fe89810;  1 drivers
v0x13fe5a570_0 .net "out", 0 0, L_0x13fe5ea90;  1 drivers
v0x13fe5a600_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe5a690_0 .net "sel", 0 0, L_0x13fe8b570;  alias, 1 drivers
S_0x13fe59cd0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe59a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe89300 .functor NAND 1, L_0x13fe89250, L_0x13fe893b0, C4<1>, C4<1>;
L_0x13fe893b0 .functor NAND 1, L_0x13fe894a0, L_0x13fe89300, C4<1>, C4<1>;
v0x13fe59f00_0 .net "C2", 0 0, L_0x13fe893b0;  1 drivers
v0x13fe59fb0_0 .net "In1", 0 0, L_0x13fe89250;  alias, 1 drivers
v0x13fe5a050_0 .net "In2", 0 0, L_0x13fe894a0;  alias, 1 drivers
v0x13fe5a100_0 .net "OutSR", 0 0, L_0x13fe89300;  alias, 1 drivers
S_0x13fe5a770 .scope module, "bit3" "bitcell" 3 35, 4 14 0, S_0x13fe57f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe898f0 .functor NAND 1, L_0x13fe89df0, L_0x13fe8b570, o0x130018c10, C4<1>;
L_0x13fe89b80 .functor NAND 1, L_0x13fe898f0, L_0x13fe8b570, o0x130018c10, C4<1>;
L_0x13fe89c70 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe89ce0 .functor AND 1, L_0x13fe899a0, L_0x13fe8b570, L_0x13fe89c70, C4<1>;
v0x13fe5aec0_0 .net "C1", 0 0, L_0x13fe898f0;  1 drivers
v0x13fe5af60_0 .net "C2", 0 0, L_0x13fe89b80;  1 drivers
v0x13fe5b010_0 .net "C3", 0 0, L_0x13fe89c70;  1 drivers
v0x13fe5b0c0_0 .net "TempOut", 0 0, L_0x13fe899a0;  1 drivers
v0x13fe5b170_0 .net "data", 0 0, L_0x13fe89df0;  1 drivers
v0x13fe5b240_0 .net "out", 0 0, L_0x13fe89ce0;  1 drivers
v0x13fe5b2d0_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe5b360_0 .net "sel", 0 0, L_0x13fe8b570;  alias, 1 drivers
S_0x13fe5a990 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe5a770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe899a0 .functor NAND 1, L_0x13fe898f0, L_0x13fe89a70, C4<1>, C4<1>;
L_0x13fe89a70 .functor NAND 1, L_0x13fe89b80, L_0x13fe899a0, C4<1>, C4<1>;
v0x13fe5abd0_0 .net "C2", 0 0, L_0x13fe89a70;  1 drivers
v0x13fe5ac80_0 .net "In1", 0 0, L_0x13fe898f0;  alias, 1 drivers
v0x13fe5ad20_0 .net "In2", 0 0, L_0x13fe89b80;  alias, 1 drivers
v0x13fe5add0_0 .net "OutSR", 0 0, L_0x13fe899a0;  alias, 1 drivers
S_0x13fe5b420 .scope module, "bit4" "bitcell" 3 42, 4 14 0, S_0x13fe57f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe89ed0 .functor NAND 1, L_0x13fe8a3b0, L_0x13fe8b570, o0x130018c10, C4<1>;
L_0x13fe8a140 .functor NAND 1, L_0x13fe89ed0, L_0x13fe8b570, o0x130018c10, C4<1>;
L_0x13fe8a230 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe8a2a0 .functor AND 1, L_0x13fe89f80, L_0x13fe8b570, L_0x13fe8a230, C4<1>;
v0x13fe5bb90_0 .net "C1", 0 0, L_0x13fe89ed0;  1 drivers
v0x13fe5bc30_0 .net "C2", 0 0, L_0x13fe8a140;  1 drivers
v0x13fe5bce0_0 .net "C3", 0 0, L_0x13fe8a230;  1 drivers
v0x13fe5bd90_0 .net "TempOut", 0 0, L_0x13fe89f80;  1 drivers
v0x13fe5be40_0 .net "data", 0 0, L_0x13fe8a3b0;  1 drivers
v0x13fe5bf10_0 .net "out", 0 0, L_0x13fe8a2a0;  1 drivers
v0x13fe5bfa0_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe5c030_0 .net "sel", 0 0, L_0x13fe8b570;  alias, 1 drivers
S_0x13fe5b680 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe5b420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe89f80 .functor NAND 1, L_0x13fe89ed0, L_0x13fe8a030, C4<1>, C4<1>;
L_0x13fe8a030 .functor NAND 1, L_0x13fe8a140, L_0x13fe89f80, C4<1>, C4<1>;
v0x13fe5b8b0_0 .net "C2", 0 0, L_0x13fe8a030;  1 drivers
v0x13fe5b950_0 .net "In1", 0 0, L_0x13fe89ed0;  alias, 1 drivers
v0x13fe5b9f0_0 .net "In2", 0 0, L_0x13fe8a140;  alias, 1 drivers
v0x13fe5baa0_0 .net "OutSR", 0 0, L_0x13fe89f80;  alias, 1 drivers
S_0x13fe5c170 .scope module, "bit5" "bitcell" 3 49, 4 14 0, S_0x13fe57f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe8a4c0 .functor NAND 1, L_0x13fe8a980, L_0x13fe8b570, o0x130018c10, C4<1>;
L_0x13fe8a710 .functor NAND 1, L_0x13fe8a4c0, L_0x13fe8b570, o0x130018c10, C4<1>;
L_0x13fe8a800 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe8a870 .functor AND 1, L_0x13fe8a570, L_0x13fe8b570, L_0x13fe8a800, C4<1>;
v0x13fe5c880_0 .net "C1", 0 0, L_0x13fe8a4c0;  1 drivers
v0x13fe5c920_0 .net "C2", 0 0, L_0x13fe8a710;  1 drivers
v0x13fe5c9d0_0 .net "C3", 0 0, L_0x13fe8a800;  1 drivers
v0x13fe5ca80_0 .net "TempOut", 0 0, L_0x13fe8a570;  1 drivers
v0x13fe5cb30_0 .net "data", 0 0, L_0x13fe8a980;  1 drivers
v0x13fe5cc00_0 .net "out", 0 0, L_0x13fe8a870;  1 drivers
v0x13fe5cc90_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe5cd20_0 .net "sel", 0 0, L_0x13fe8b570;  alias, 1 drivers
S_0x13fe5c390 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe5c170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe8a570 .functor NAND 1, L_0x13fe8a4c0, L_0x13fe8a620, C4<1>, C4<1>;
L_0x13fe8a620 .functor NAND 1, L_0x13fe8a710, L_0x13fe8a570, C4<1>, C4<1>;
v0x13fe5c5a0_0 .net "C2", 0 0, L_0x13fe8a620;  1 drivers
v0x13fe5c640_0 .net "In1", 0 0, L_0x13fe8a4c0;  alias, 1 drivers
v0x13fe5c6e0_0 .net "In2", 0 0, L_0x13fe8a710;  alias, 1 drivers
v0x13fe5c790_0 .net "OutSR", 0 0, L_0x13fe8a570;  alias, 1 drivers
S_0x13fe5cde0 .scope module, "bit6" "bitcell" 3 56, 4 14 0, S_0x13fe57f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe8aa60 .functor NAND 1, L_0x13fe8af40, L_0x13fe8b570, o0x130018c10, C4<1>;
L_0x13fe8acd0 .functor NAND 1, L_0x13fe8aa60, L_0x13fe8b570, o0x130018c10, C4<1>;
L_0x13fe8adc0 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe8ae30 .functor AND 1, L_0x13fe8ab10, L_0x13fe8b570, L_0x13fe8adc0, C4<1>;
v0x13fe5d530_0 .net "C1", 0 0, L_0x13fe8aa60;  1 drivers
v0x13fe5d5d0_0 .net "C2", 0 0, L_0x13fe8acd0;  1 drivers
v0x13fe5d680_0 .net "C3", 0 0, L_0x13fe8adc0;  1 drivers
v0x13fe5d730_0 .net "TempOut", 0 0, L_0x13fe8ab10;  1 drivers
v0x13fe5d7e0_0 .net "data", 0 0, L_0x13fe8af40;  1 drivers
v0x13fe5d8b0_0 .net "out", 0 0, L_0x13fe8ae30;  1 drivers
v0x13fe5d940_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe5d9d0_0 .net "sel", 0 0, L_0x13fe8b570;  alias, 1 drivers
S_0x13fe5d000 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe5cde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe8ab10 .functor NAND 1, L_0x13fe8aa60, L_0x13fe8abc0, C4<1>, C4<1>;
L_0x13fe8abc0 .functor NAND 1, L_0x13fe8acd0, L_0x13fe8ab10, C4<1>, C4<1>;
v0x13fe5d240_0 .net "C2", 0 0, L_0x13fe8abc0;  1 drivers
v0x13fe5d2f0_0 .net "In1", 0 0, L_0x13fe8aa60;  alias, 1 drivers
v0x13fe5d390_0 .net "In2", 0 0, L_0x13fe8acd0;  alias, 1 drivers
v0x13fe5d440_0 .net "OutSR", 0 0, L_0x13fe8ab10;  alias, 1 drivers
S_0x13fe5da90 .scope module, "bit7" "bitcell" 3 63, 4 14 0, S_0x13fe57f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe8b060 .functor NAND 1, L_0x13fe89590, L_0x13fe8b570, o0x130018c10, C4<1>;
L_0x13fe8b2b0 .functor NAND 1, L_0x13fe8b060, L_0x13fe8b570, o0x130018c10, C4<1>;
L_0x13fe8b3a0 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe8b410 .functor AND 1, L_0x13fe8b110, L_0x13fe8b570, L_0x13fe8b3a0, C4<1>;
v0x13fe5e1e0_0 .net "C1", 0 0, L_0x13fe8b060;  1 drivers
v0x13fe5e280_0 .net "C2", 0 0, L_0x13fe8b2b0;  1 drivers
v0x13fe5e330_0 .net "C3", 0 0, L_0x13fe8b3a0;  1 drivers
v0x13fe5e3e0_0 .net "TempOut", 0 0, L_0x13fe8b110;  1 drivers
v0x13fe5e490_0 .net "data", 0 0, L_0x13fe89590;  1 drivers
v0x13fe5e560_0 .net "out", 0 0, L_0x13fe8b410;  1 drivers
v0x13fe5e5f0_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe5e680_0 .net "sel", 0 0, L_0x13fe8b570;  alias, 1 drivers
S_0x13fe5dcb0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe5da90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe8b110 .functor NAND 1, L_0x13fe8b060, L_0x13fe8b1c0, C4<1>, C4<1>;
L_0x13fe8b1c0 .functor NAND 1, L_0x13fe8b2b0, L_0x13fe8b110, C4<1>, C4<1>;
v0x13fe5def0_0 .net "C2", 0 0, L_0x13fe8b1c0;  1 drivers
v0x13fe5dfa0_0 .net "In1", 0 0, L_0x13fe8b060;  alias, 1 drivers
v0x13fe5e040_0 .net "In2", 0 0, L_0x13fe8b2b0;  alias, 1 drivers
v0x13fe5e0f0_0 .net "OutSR", 0 0, L_0x13fe8b110;  alias, 1 drivers
S_0x13fe5eb40 .scope module, "word3" "word8bit" 3 165, 3 6 0, S_0x13fe31cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 8 "data_out";
v0x13fe65160_0 .net "data_in", 7 0, o0x130019f90;  alias, 0 drivers
v0x13fe65210_0 .net8 "data_out", 7 0, RS_0x130019fc0;  alias, 8 drivers
v0x13fe652b0_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe65340_0 .net "sel", 0 0, L_0x13fe8e5d0;  1 drivers
L_0x13fe8baf0 .part o0x130019f90, 0, 1;
L_0x13fe8c030 .part o0x130019f90, 1, 1;
L_0x13fe8c690 .part o0x130019f90, 2, 1;
L_0x13fe8cc50 .part o0x130019f90, 3, 1;
L_0x13fe8d210 .part o0x130019f90, 4, 1;
L_0x13fe8d7e0 .part o0x130019f90, 5, 1;
L_0x13fe8dda0 .part o0x130019f90, 6, 1;
L_0x13fe8c410 .part o0x130019f90, 7, 1;
LS_0x13fe8c4f0_0_0 .concat8 [ 1 1 1 1], L_0x13fe8ba00, L_0x13fe8bf40, L_0x13fe65440, L_0x13fe8cb40;
LS_0x13fe8c4f0_0_4 .concat8 [ 1 1 1 1], L_0x13fe8d100, L_0x13fe8d6d0, L_0x13fe8dc90, L_0x13fe8e270;
L_0x13fe8c4f0 .concat8 [ 4 4 0 0], LS_0x13fe8c4f0_0_0, LS_0x13fe8c4f0_0_4;
S_0x13fe5ed50 .scope module, "bit0" "bitcell" 3 14, 4 14 0, S_0x13fe5eb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe8b690 .functor NAND 1, L_0x13fe8baf0, L_0x13fe8e5d0, o0x130018c10, C4<1>;
L_0x13fe8b8a0 .functor NAND 1, L_0x13fe8b690, L_0x13fe8e5d0, o0x130018c10, C4<1>;
L_0x13fe8b990 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe8ba00 .functor AND 1, L_0x13fe8b700, L_0x13fe8e5d0, L_0x13fe8b990, C4<1>;
v0x13fe5f480_0 .net "C1", 0 0, L_0x13fe8b690;  1 drivers
v0x13fe5f520_0 .net "C2", 0 0, L_0x13fe8b8a0;  1 drivers
v0x13fe5f5d0_0 .net "C3", 0 0, L_0x13fe8b990;  1 drivers
v0x13fe5f680_0 .net "TempOut", 0 0, L_0x13fe8b700;  1 drivers
v0x13fe5f730_0 .net "data", 0 0, L_0x13fe8baf0;  1 drivers
v0x13fe5f800_0 .net "out", 0 0, L_0x13fe8ba00;  1 drivers
v0x13fe5f890_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe5f920_0 .net "sel", 0 0, L_0x13fe8e5d0;  alias, 1 drivers
S_0x13fe5ef70 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe5ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe8b700 .functor NAND 1, L_0x13fe8b690, L_0x13fe8b7b0, C4<1>, C4<1>;
L_0x13fe8b7b0 .functor NAND 1, L_0x13fe8b8a0, L_0x13fe8b700, C4<1>, C4<1>;
v0x13fe5f1a0_0 .net "C2", 0 0, L_0x13fe8b7b0;  1 drivers
v0x13fe5f240_0 .net "In1", 0 0, L_0x13fe8b690;  alias, 1 drivers
v0x13fe5f2e0_0 .net "In2", 0 0, L_0x13fe8b8a0;  alias, 1 drivers
v0x13fe5f390_0 .net "OutSR", 0 0, L_0x13fe8b700;  alias, 1 drivers
S_0x13fe5f9f0 .scope module, "bit1" "bitcell" 3 21, 4 14 0, S_0x13fe5eb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe8bb90 .functor NAND 1, L_0x13fe8c030, L_0x13fe8e5d0, o0x130018c10, C4<1>;
L_0x13fe8bde0 .functor NAND 1, L_0x13fe8bb90, L_0x13fe8e5d0, o0x130018c10, C4<1>;
L_0x13fe8bed0 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe8bf40 .functor AND 1, L_0x13fe8bc40, L_0x13fe8e5d0, L_0x13fe8bed0, C4<1>;
v0x13fe60140_0 .net "C1", 0 0, L_0x13fe8bb90;  1 drivers
v0x13fe601e0_0 .net "C2", 0 0, L_0x13fe8bde0;  1 drivers
v0x13fe60290_0 .net "C3", 0 0, L_0x13fe8bed0;  1 drivers
v0x13fe60340_0 .net "TempOut", 0 0, L_0x13fe8bc40;  1 drivers
v0x13fe603f0_0 .net "data", 0 0, L_0x13fe8c030;  1 drivers
v0x13fe604c0_0 .net "out", 0 0, L_0x13fe8bf40;  1 drivers
v0x13fe60550_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe605e0_0 .net "sel", 0 0, L_0x13fe8e5d0;  alias, 1 drivers
S_0x13fe5fc20 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe5f9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe8bc40 .functor NAND 1, L_0x13fe8bb90, L_0x13fe8bcf0, C4<1>, C4<1>;
L_0x13fe8bcf0 .functor NAND 1, L_0x13fe8bde0, L_0x13fe8bc40, C4<1>, C4<1>;
v0x13fe5fe50_0 .net "C2", 0 0, L_0x13fe8bcf0;  1 drivers
v0x13fe5ff00_0 .net "In1", 0 0, L_0x13fe8bb90;  alias, 1 drivers
v0x13fe5ffa0_0 .net "In2", 0 0, L_0x13fe8bde0;  alias, 1 drivers
v0x13fe60050_0 .net "OutSR", 0 0, L_0x13fe8bc40;  alias, 1 drivers
S_0x13fe606b0 .scope module, "bit2" "bitcell" 3 28, 4 14 0, S_0x13fe5eb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe8c0d0 .functor NAND 1, L_0x13fe8c690, L_0x13fe8e5d0, o0x130018c10, C4<1>;
L_0x13fe8c320 .functor NAND 1, L_0x13fe8c0d0, L_0x13fe8e5d0, o0x130018c10, C4<1>;
L_0x13fe653d0 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe65440 .functor AND 1, L_0x13fe8c180, L_0x13fe8e5d0, L_0x13fe653d0, C4<1>;
v0x13fe60e10_0 .net "C1", 0 0, L_0x13fe8c0d0;  1 drivers
v0x13fe60eb0_0 .net "C2", 0 0, L_0x13fe8c320;  1 drivers
v0x13fe60f60_0 .net "C3", 0 0, L_0x13fe653d0;  1 drivers
v0x13fe61010_0 .net "TempOut", 0 0, L_0x13fe8c180;  1 drivers
v0x13fe610c0_0 .net "data", 0 0, L_0x13fe8c690;  1 drivers
v0x13fe61190_0 .net "out", 0 0, L_0x13fe65440;  1 drivers
v0x13fe61220_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe612b0_0 .net "sel", 0 0, L_0x13fe8e5d0;  alias, 1 drivers
S_0x13fe608f0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe606b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe8c180 .functor NAND 1, L_0x13fe8c0d0, L_0x13fe8c230, C4<1>, C4<1>;
L_0x13fe8c230 .functor NAND 1, L_0x13fe8c320, L_0x13fe8c180, C4<1>, C4<1>;
v0x13fe60b20_0 .net "C2", 0 0, L_0x13fe8c230;  1 drivers
v0x13fe60bd0_0 .net "In1", 0 0, L_0x13fe8c0d0;  alias, 1 drivers
v0x13fe60c70_0 .net "In2", 0 0, L_0x13fe8c320;  alias, 1 drivers
v0x13fe60d20_0 .net "OutSR", 0 0, L_0x13fe8c180;  alias, 1 drivers
S_0x13fe61390 .scope module, "bit3" "bitcell" 3 35, 4 14 0, S_0x13fe5eb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe8c770 .functor NAND 1, L_0x13fe8cc50, L_0x13fe8e5d0, o0x130018c10, C4<1>;
L_0x13fe8c9e0 .functor NAND 1, L_0x13fe8c770, L_0x13fe8e5d0, o0x130018c10, C4<1>;
L_0x13fe8cad0 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe8cb40 .functor AND 1, L_0x13fe8c820, L_0x13fe8e5d0, L_0x13fe8cad0, C4<1>;
v0x13fe61ae0_0 .net "C1", 0 0, L_0x13fe8c770;  1 drivers
v0x13fe61b80_0 .net "C2", 0 0, L_0x13fe8c9e0;  1 drivers
v0x13fe61c30_0 .net "C3", 0 0, L_0x13fe8cad0;  1 drivers
v0x13fe61ce0_0 .net "TempOut", 0 0, L_0x13fe8c820;  1 drivers
v0x13fe61d90_0 .net "data", 0 0, L_0x13fe8cc50;  1 drivers
v0x13fe61e60_0 .net "out", 0 0, L_0x13fe8cb40;  1 drivers
v0x13fe61ef0_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe61f80_0 .net "sel", 0 0, L_0x13fe8e5d0;  alias, 1 drivers
S_0x13fe615b0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe61390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe8c820 .functor NAND 1, L_0x13fe8c770, L_0x13fe8c8d0, C4<1>, C4<1>;
L_0x13fe8c8d0 .functor NAND 1, L_0x13fe8c9e0, L_0x13fe8c820, C4<1>, C4<1>;
v0x13fe617f0_0 .net "C2", 0 0, L_0x13fe8c8d0;  1 drivers
v0x13fe618a0_0 .net "In1", 0 0, L_0x13fe8c770;  alias, 1 drivers
v0x13fe61940_0 .net "In2", 0 0, L_0x13fe8c9e0;  alias, 1 drivers
v0x13fe619f0_0 .net "OutSR", 0 0, L_0x13fe8c820;  alias, 1 drivers
S_0x13fe62040 .scope module, "bit4" "bitcell" 3 42, 4 14 0, S_0x13fe5eb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe8cd30 .functor NAND 1, L_0x13fe8d210, L_0x13fe8e5d0, o0x130018c10, C4<1>;
L_0x13fe8cfa0 .functor NAND 1, L_0x13fe8cd30, L_0x13fe8e5d0, o0x130018c10, C4<1>;
L_0x13fe8d090 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe8d100 .functor AND 1, L_0x13fe8cde0, L_0x13fe8e5d0, L_0x13fe8d090, C4<1>;
v0x13fe627b0_0 .net "C1", 0 0, L_0x13fe8cd30;  1 drivers
v0x13fe62850_0 .net "C2", 0 0, L_0x13fe8cfa0;  1 drivers
v0x13fe62900_0 .net "C3", 0 0, L_0x13fe8d090;  1 drivers
v0x13fe629b0_0 .net "TempOut", 0 0, L_0x13fe8cde0;  1 drivers
v0x13fe62a60_0 .net "data", 0 0, L_0x13fe8d210;  1 drivers
v0x13fe62b30_0 .net "out", 0 0, L_0x13fe8d100;  1 drivers
v0x13fe62bc0_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe62c50_0 .net "sel", 0 0, L_0x13fe8e5d0;  alias, 1 drivers
S_0x13fe622a0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe62040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe8cde0 .functor NAND 1, L_0x13fe8cd30, L_0x13fe8ce90, C4<1>, C4<1>;
L_0x13fe8ce90 .functor NAND 1, L_0x13fe8cfa0, L_0x13fe8cde0, C4<1>, C4<1>;
v0x13fe624d0_0 .net "C2", 0 0, L_0x13fe8ce90;  1 drivers
v0x13fe62570_0 .net "In1", 0 0, L_0x13fe8cd30;  alias, 1 drivers
v0x13fe62610_0 .net "In2", 0 0, L_0x13fe8cfa0;  alias, 1 drivers
v0x13fe626c0_0 .net "OutSR", 0 0, L_0x13fe8cde0;  alias, 1 drivers
S_0x13fe62d90 .scope module, "bit5" "bitcell" 3 49, 4 14 0, S_0x13fe5eb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe8d320 .functor NAND 1, L_0x13fe8d7e0, L_0x13fe8e5d0, o0x130018c10, C4<1>;
L_0x13fe8d570 .functor NAND 1, L_0x13fe8d320, L_0x13fe8e5d0, o0x130018c10, C4<1>;
L_0x13fe8d660 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe8d6d0 .functor AND 1, L_0x13fe8d3d0, L_0x13fe8e5d0, L_0x13fe8d660, C4<1>;
v0x13fe634a0_0 .net "C1", 0 0, L_0x13fe8d320;  1 drivers
v0x13fe63540_0 .net "C2", 0 0, L_0x13fe8d570;  1 drivers
v0x13fe635f0_0 .net "C3", 0 0, L_0x13fe8d660;  1 drivers
v0x13fe636a0_0 .net "TempOut", 0 0, L_0x13fe8d3d0;  1 drivers
v0x13fe63750_0 .net "data", 0 0, L_0x13fe8d7e0;  1 drivers
v0x13fe63820_0 .net "out", 0 0, L_0x13fe8d6d0;  1 drivers
v0x13fe638b0_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe579a0_0 .net "sel", 0 0, L_0x13fe8e5d0;  alias, 1 drivers
S_0x13fe62fb0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe62d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe8d3d0 .functor NAND 1, L_0x13fe8d320, L_0x13fe8d480, C4<1>, C4<1>;
L_0x13fe8d480 .functor NAND 1, L_0x13fe8d570, L_0x13fe8d3d0, C4<1>, C4<1>;
v0x13fe631c0_0 .net "C2", 0 0, L_0x13fe8d480;  1 drivers
v0x13fe63260_0 .net "In1", 0 0, L_0x13fe8d320;  alias, 1 drivers
v0x13fe63300_0 .net "In2", 0 0, L_0x13fe8d570;  alias, 1 drivers
v0x13fe633b0_0 .net "OutSR", 0 0, L_0x13fe8d3d0;  alias, 1 drivers
S_0x13fe63940 .scope module, "bit6" "bitcell" 3 56, 4 14 0, S_0x13fe5eb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe8d8c0 .functor NAND 1, L_0x13fe8dda0, L_0x13fe8e5d0, o0x130018c10, C4<1>;
L_0x13fe8db30 .functor NAND 1, L_0x13fe8d8c0, L_0x13fe8e5d0, o0x130018c10, C4<1>;
L_0x13fe8dc20 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe8dc90 .functor AND 1, L_0x13fe8d970, L_0x13fe8e5d0, L_0x13fe8dc20, C4<1>;
v0x13fe63f50_0 .net "C1", 0 0, L_0x13fe8d8c0;  1 drivers
v0x13fe63ff0_0 .net "C2", 0 0, L_0x13fe8db30;  1 drivers
v0x13fe640a0_0 .net "C3", 0 0, L_0x13fe8dc20;  1 drivers
v0x13fe64150_0 .net "TempOut", 0 0, L_0x13fe8d970;  1 drivers
v0x13fe64200_0 .net "data", 0 0, L_0x13fe8dda0;  1 drivers
v0x13fe642d0_0 .net "out", 0 0, L_0x13fe8dc90;  1 drivers
v0x13fe64360_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe643f0_0 .net "sel", 0 0, L_0x13fe8e5d0;  alias, 1 drivers
S_0x13fe63ab0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe63940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe8d970 .functor NAND 1, L_0x13fe8d8c0, L_0x13fe8da20, C4<1>, C4<1>;
L_0x13fe8da20 .functor NAND 1, L_0x13fe8db30, L_0x13fe8d970, C4<1>, C4<1>;
v0x13fe63c70_0 .net "C2", 0 0, L_0x13fe8da20;  1 drivers
v0x13fe63d10_0 .net "In1", 0 0, L_0x13fe8d8c0;  alias, 1 drivers
v0x13fe63db0_0 .net "In2", 0 0, L_0x13fe8db30;  alias, 1 drivers
v0x13fe63e60_0 .net "OutSR", 0 0, L_0x13fe8d970;  alias, 1 drivers
S_0x13fe644b0 .scope module, "bit7" "bitcell" 3 63, 4 14 0, S_0x13fe5eb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe8dec0 .functor NAND 1, L_0x13fe8c410, L_0x13fe8e5d0, o0x130018c10, C4<1>;
L_0x13fe8e110 .functor NAND 1, L_0x13fe8dec0, L_0x13fe8e5d0, o0x130018c10, C4<1>;
L_0x13fe8e200 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe8e270 .functor AND 1, L_0x13fe8df70, L_0x13fe8e5d0, L_0x13fe8e200, C4<1>;
v0x13fe64c00_0 .net "C1", 0 0, L_0x13fe8dec0;  1 drivers
v0x13fe64ca0_0 .net "C2", 0 0, L_0x13fe8e110;  1 drivers
v0x13fe64d50_0 .net "C3", 0 0, L_0x13fe8e200;  1 drivers
v0x13fe64e00_0 .net "TempOut", 0 0, L_0x13fe8df70;  1 drivers
v0x13fe64eb0_0 .net "data", 0 0, L_0x13fe8c410;  1 drivers
v0x13fe64f80_0 .net "out", 0 0, L_0x13fe8e270;  1 drivers
v0x13fe65010_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe650a0_0 .net "sel", 0 0, L_0x13fe8e5d0;  alias, 1 drivers
S_0x13fe646d0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe644b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe8df70 .functor NAND 1, L_0x13fe8dec0, L_0x13fe8e020, C4<1>, C4<1>;
L_0x13fe8e020 .functor NAND 1, L_0x13fe8e110, L_0x13fe8df70, C4<1>, C4<1>;
v0x13fe64910_0 .net "C2", 0 0, L_0x13fe8e020;  1 drivers
v0x13fe649c0_0 .net "In1", 0 0, L_0x13fe8dec0;  alias, 1 drivers
v0x13fe64a60_0 .net "In2", 0 0, L_0x13fe8e110;  alias, 1 drivers
v0x13fe64b10_0 .net "OutSR", 0 0, L_0x13fe8df70;  alias, 1 drivers
S_0x13fe65520 .scope module, "word4" "word8bit" 3 172, 3 6 0, S_0x13fe31cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 8 "data_out";
v0x13fe6bd20_0 .net "data_in", 7 0, o0x130019f90;  alias, 0 drivers
v0x13fe6be50_0 .net8 "data_out", 7 0, RS_0x130019fc0;  alias, 8 drivers
v0x13fe6bf60_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe6bff0_0 .net "sel", 0 0, L_0x13fe915d0;  1 drivers
L_0x13fe8ead0 .part o0x130019f90, 0, 1;
L_0x13fe8f010 .part o0x130019f90, 1, 1;
L_0x13fe8f670 .part o0x130019f90, 2, 1;
L_0x13fe8fc50 .part o0x130019f90, 3, 1;
L_0x13fe90210 .part o0x130019f90, 4, 1;
L_0x13fe907e0 .part o0x130019f90, 5, 1;
L_0x13fe90da0 .part o0x130019f90, 6, 1;
L_0x13fe8f3f0 .part o0x130019f90, 7, 1;
LS_0x13fe8f4d0_0_0 .concat8 [ 1 1 1 1], L_0x13fe8e9e0, L_0x13fe8ef20, L_0x13fe6c0f0, L_0x13fe8fb40;
LS_0x13fe8f4d0_0_4 .concat8 [ 1 1 1 1], L_0x13fe90100, L_0x13fe906d0, L_0x13fe90c90, L_0x13fe91270;
L_0x13fe8f4d0 .concat8 [ 4 4 0 0], LS_0x13fe8f4d0_0_0, LS_0x13fe8f4d0_0_4;
S_0x13fe656f0 .scope module, "bit0" "bitcell" 3 14, 4 14 0, S_0x13fe65520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe8e670 .functor NAND 1, L_0x13fe8ead0, L_0x13fe915d0, o0x130018c10, C4<1>;
L_0x13fe8e880 .functor NAND 1, L_0x13fe8e670, L_0x13fe915d0, o0x130018c10, C4<1>;
L_0x13fe8e970 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe8e9e0 .functor AND 1, L_0x13fe8e6e0, L_0x13fe915d0, L_0x13fe8e970, C4<1>;
v0x13fe65e40_0 .net "C1", 0 0, L_0x13fe8e670;  1 drivers
v0x13fe65ee0_0 .net "C2", 0 0, L_0x13fe8e880;  1 drivers
v0x13fe65f90_0 .net "C3", 0 0, L_0x13fe8e970;  1 drivers
v0x13fe66040_0 .net "TempOut", 0 0, L_0x13fe8e6e0;  1 drivers
v0x13fe660f0_0 .net "data", 0 0, L_0x13fe8ead0;  1 drivers
v0x13fe661c0_0 .net "out", 0 0, L_0x13fe8e9e0;  1 drivers
v0x13fe66250_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe662e0_0 .net "sel", 0 0, L_0x13fe915d0;  alias, 1 drivers
S_0x13fe65910 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe656f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe8e6e0 .functor NAND 1, L_0x13fe8e670, L_0x13fe8e790, C4<1>, C4<1>;
L_0x13fe8e790 .functor NAND 1, L_0x13fe8e880, L_0x13fe8e6e0, C4<1>, C4<1>;
v0x13fe65b50_0 .net "C2", 0 0, L_0x13fe8e790;  1 drivers
v0x13fe65c00_0 .net "In1", 0 0, L_0x13fe8e670;  alias, 1 drivers
v0x13fe65ca0_0 .net "In2", 0 0, L_0x13fe8e880;  alias, 1 drivers
v0x13fe65d50_0 .net "OutSR", 0 0, L_0x13fe8e6e0;  alias, 1 drivers
S_0x13fe663b0 .scope module, "bit1" "bitcell" 3 21, 4 14 0, S_0x13fe65520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe8eb70 .functor NAND 1, L_0x13fe8f010, L_0x13fe915d0, o0x130018c10, C4<1>;
L_0x13fe8edc0 .functor NAND 1, L_0x13fe8eb70, L_0x13fe915d0, o0x130018c10, C4<1>;
L_0x13fe8eeb0 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe8ef20 .functor AND 1, L_0x13fe8ec20, L_0x13fe915d0, L_0x13fe8eeb0, C4<1>;
v0x13fe66b00_0 .net "C1", 0 0, L_0x13fe8eb70;  1 drivers
v0x13fe66ba0_0 .net "C2", 0 0, L_0x13fe8edc0;  1 drivers
v0x13fe66c50_0 .net "C3", 0 0, L_0x13fe8eeb0;  1 drivers
v0x13fe66d00_0 .net "TempOut", 0 0, L_0x13fe8ec20;  1 drivers
v0x13fe66db0_0 .net "data", 0 0, L_0x13fe8f010;  1 drivers
v0x13fe66e80_0 .net "out", 0 0, L_0x13fe8ef20;  1 drivers
v0x13fe66f10_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe66fa0_0 .net "sel", 0 0, L_0x13fe915d0;  alias, 1 drivers
S_0x13fe665e0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe663b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe8ec20 .functor NAND 1, L_0x13fe8eb70, L_0x13fe8ecd0, C4<1>, C4<1>;
L_0x13fe8ecd0 .functor NAND 1, L_0x13fe8edc0, L_0x13fe8ec20, C4<1>, C4<1>;
v0x13fe66810_0 .net "C2", 0 0, L_0x13fe8ecd0;  1 drivers
v0x13fe668c0_0 .net "In1", 0 0, L_0x13fe8eb70;  alias, 1 drivers
v0x13fe66960_0 .net "In2", 0 0, L_0x13fe8edc0;  alias, 1 drivers
v0x13fe66a10_0 .net "OutSR", 0 0, L_0x13fe8ec20;  alias, 1 drivers
S_0x13fe67070 .scope module, "bit2" "bitcell" 3 28, 4 14 0, S_0x13fe65520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe8f0b0 .functor NAND 1, L_0x13fe8f670, L_0x13fe915d0, o0x130018c10, C4<1>;
L_0x13fe8f300 .functor NAND 1, L_0x13fe8f0b0, L_0x13fe915d0, o0x130018c10, C4<1>;
L_0x13fe6c080 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe6c0f0 .functor AND 1, L_0x13fe8f160, L_0x13fe915d0, L_0x13fe6c080, C4<1>;
v0x13fe677d0_0 .net "C1", 0 0, L_0x13fe8f0b0;  1 drivers
v0x13fe67870_0 .net "C2", 0 0, L_0x13fe8f300;  1 drivers
v0x13fe67920_0 .net "C3", 0 0, L_0x13fe6c080;  1 drivers
v0x13fe679d0_0 .net "TempOut", 0 0, L_0x13fe8f160;  1 drivers
v0x13fe67a80_0 .net "data", 0 0, L_0x13fe8f670;  1 drivers
v0x13fe67b50_0 .net "out", 0 0, L_0x13fe6c0f0;  1 drivers
v0x13fe67be0_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe67c70_0 .net "sel", 0 0, L_0x13fe915d0;  alias, 1 drivers
S_0x13fe672b0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe67070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe8f160 .functor NAND 1, L_0x13fe8f0b0, L_0x13fe8f210, C4<1>, C4<1>;
L_0x13fe8f210 .functor NAND 1, L_0x13fe8f300, L_0x13fe8f160, C4<1>, C4<1>;
v0x13fe674e0_0 .net "C2", 0 0, L_0x13fe8f210;  1 drivers
v0x13fe67590_0 .net "In1", 0 0, L_0x13fe8f0b0;  alias, 1 drivers
v0x13fe67630_0 .net "In2", 0 0, L_0x13fe8f300;  alias, 1 drivers
v0x13fe676e0_0 .net "OutSR", 0 0, L_0x13fe8f160;  alias, 1 drivers
S_0x13fe67d50 .scope module, "bit3" "bitcell" 3 35, 4 14 0, S_0x13fe65520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe8f750 .functor NAND 1, L_0x13fe8fc50, L_0x13fe915d0, o0x130018c10, C4<1>;
L_0x13fe8f9e0 .functor NAND 1, L_0x13fe8f750, L_0x13fe915d0, o0x130018c10, C4<1>;
L_0x13fe8fad0 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe8fb40 .functor AND 1, L_0x13fe8f800, L_0x13fe915d0, L_0x13fe8fad0, C4<1>;
v0x13fe684a0_0 .net "C1", 0 0, L_0x13fe8f750;  1 drivers
v0x13fe68540_0 .net "C2", 0 0, L_0x13fe8f9e0;  1 drivers
v0x13fe685f0_0 .net "C3", 0 0, L_0x13fe8fad0;  1 drivers
v0x13fe686a0_0 .net "TempOut", 0 0, L_0x13fe8f800;  1 drivers
v0x13fe68750_0 .net "data", 0 0, L_0x13fe8fc50;  1 drivers
v0x13fe68820_0 .net "out", 0 0, L_0x13fe8fb40;  1 drivers
v0x13fe688b0_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe68940_0 .net "sel", 0 0, L_0x13fe915d0;  alias, 1 drivers
S_0x13fe67f70 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe67d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe8f800 .functor NAND 1, L_0x13fe8f750, L_0x13fe8f8d0, C4<1>, C4<1>;
L_0x13fe8f8d0 .functor NAND 1, L_0x13fe8f9e0, L_0x13fe8f800, C4<1>, C4<1>;
v0x13fe681b0_0 .net "C2", 0 0, L_0x13fe8f8d0;  1 drivers
v0x13fe68260_0 .net "In1", 0 0, L_0x13fe8f750;  alias, 1 drivers
v0x13fe68300_0 .net "In2", 0 0, L_0x13fe8f9e0;  alias, 1 drivers
v0x13fe683b0_0 .net "OutSR", 0 0, L_0x13fe8f800;  alias, 1 drivers
S_0x13fe68a00 .scope module, "bit4" "bitcell" 3 42, 4 14 0, S_0x13fe65520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe8fd30 .functor NAND 1, L_0x13fe90210, L_0x13fe915d0, o0x130018c10, C4<1>;
L_0x13fe8ffa0 .functor NAND 1, L_0x13fe8fd30, L_0x13fe915d0, o0x130018c10, C4<1>;
L_0x13fe90090 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe90100 .functor AND 1, L_0x13fe8fde0, L_0x13fe915d0, L_0x13fe90090, C4<1>;
v0x13fe69170_0 .net "C1", 0 0, L_0x13fe8fd30;  1 drivers
v0x13fe69210_0 .net "C2", 0 0, L_0x13fe8ffa0;  1 drivers
v0x13fe692c0_0 .net "C3", 0 0, L_0x13fe90090;  1 drivers
v0x13fe69370_0 .net "TempOut", 0 0, L_0x13fe8fde0;  1 drivers
v0x13fe69420_0 .net "data", 0 0, L_0x13fe90210;  1 drivers
v0x13fe694f0_0 .net "out", 0 0, L_0x13fe90100;  1 drivers
v0x13fe69580_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe69610_0 .net "sel", 0 0, L_0x13fe915d0;  alias, 1 drivers
S_0x13fe68c60 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe68a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe8fde0 .functor NAND 1, L_0x13fe8fd30, L_0x13fe8fe90, C4<1>, C4<1>;
L_0x13fe8fe90 .functor NAND 1, L_0x13fe8ffa0, L_0x13fe8fde0, C4<1>, C4<1>;
v0x13fe68e90_0 .net "C2", 0 0, L_0x13fe8fe90;  1 drivers
v0x13fe68f30_0 .net "In1", 0 0, L_0x13fe8fd30;  alias, 1 drivers
v0x13fe68fd0_0 .net "In2", 0 0, L_0x13fe8ffa0;  alias, 1 drivers
v0x13fe69080_0 .net "OutSR", 0 0, L_0x13fe8fde0;  alias, 1 drivers
S_0x13fe69750 .scope module, "bit5" "bitcell" 3 49, 4 14 0, S_0x13fe65520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe90320 .functor NAND 1, L_0x13fe907e0, L_0x13fe915d0, o0x130018c10, C4<1>;
L_0x13fe90570 .functor NAND 1, L_0x13fe90320, L_0x13fe915d0, o0x130018c10, C4<1>;
L_0x13fe90660 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe906d0 .functor AND 1, L_0x13fe903d0, L_0x13fe915d0, L_0x13fe90660, C4<1>;
v0x13fe69e60_0 .net "C1", 0 0, L_0x13fe90320;  1 drivers
v0x13fe69f00_0 .net "C2", 0 0, L_0x13fe90570;  1 drivers
v0x13fe69fb0_0 .net "C3", 0 0, L_0x13fe90660;  1 drivers
v0x13fe6a060_0 .net "TempOut", 0 0, L_0x13fe903d0;  1 drivers
v0x13fe6a110_0 .net "data", 0 0, L_0x13fe907e0;  1 drivers
v0x13fe6a1e0_0 .net "out", 0 0, L_0x13fe906d0;  1 drivers
v0x13fe6a270_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe6a300_0 .net "sel", 0 0, L_0x13fe915d0;  alias, 1 drivers
S_0x13fe69970 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe69750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe903d0 .functor NAND 1, L_0x13fe90320, L_0x13fe90480, C4<1>, C4<1>;
L_0x13fe90480 .functor NAND 1, L_0x13fe90570, L_0x13fe903d0, C4<1>, C4<1>;
v0x13fe69b80_0 .net "C2", 0 0, L_0x13fe90480;  1 drivers
v0x13fe69c20_0 .net "In1", 0 0, L_0x13fe90320;  alias, 1 drivers
v0x13fe69cc0_0 .net "In2", 0 0, L_0x13fe90570;  alias, 1 drivers
v0x13fe69d70_0 .net "OutSR", 0 0, L_0x13fe903d0;  alias, 1 drivers
S_0x13fe6a3c0 .scope module, "bit6" "bitcell" 3 56, 4 14 0, S_0x13fe65520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe908c0 .functor NAND 1, L_0x13fe90da0, L_0x13fe915d0, o0x130018c10, C4<1>;
L_0x13fe90b30 .functor NAND 1, L_0x13fe908c0, L_0x13fe915d0, o0x130018c10, C4<1>;
L_0x13fe90c20 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe90c90 .functor AND 1, L_0x13fe90970, L_0x13fe915d0, L_0x13fe90c20, C4<1>;
v0x13fe6ab10_0 .net "C1", 0 0, L_0x13fe908c0;  1 drivers
v0x13fe6abb0_0 .net "C2", 0 0, L_0x13fe90b30;  1 drivers
v0x13fe6ac60_0 .net "C3", 0 0, L_0x13fe90c20;  1 drivers
v0x13fe6ad10_0 .net "TempOut", 0 0, L_0x13fe90970;  1 drivers
v0x13fe6adc0_0 .net "data", 0 0, L_0x13fe90da0;  1 drivers
v0x13fe6ae90_0 .net "out", 0 0, L_0x13fe90c90;  1 drivers
v0x13fe6af20_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe6afb0_0 .net "sel", 0 0, L_0x13fe915d0;  alias, 1 drivers
S_0x13fe6a5e0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe6a3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe90970 .functor NAND 1, L_0x13fe908c0, L_0x13fe90a20, C4<1>, C4<1>;
L_0x13fe90a20 .functor NAND 1, L_0x13fe90b30, L_0x13fe90970, C4<1>, C4<1>;
v0x13fe6a820_0 .net "C2", 0 0, L_0x13fe90a20;  1 drivers
v0x13fe6a8d0_0 .net "In1", 0 0, L_0x13fe908c0;  alias, 1 drivers
v0x13fe6a970_0 .net "In2", 0 0, L_0x13fe90b30;  alias, 1 drivers
v0x13fe6aa20_0 .net "OutSR", 0 0, L_0x13fe90970;  alias, 1 drivers
S_0x13fe6b070 .scope module, "bit7" "bitcell" 3 63, 4 14 0, S_0x13fe65520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe90ec0 .functor NAND 1, L_0x13fe8f3f0, L_0x13fe915d0, o0x130018c10, C4<1>;
L_0x13fe91110 .functor NAND 1, L_0x13fe90ec0, L_0x13fe915d0, o0x130018c10, C4<1>;
L_0x13fe91200 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe91270 .functor AND 1, L_0x13fe90f70, L_0x13fe915d0, L_0x13fe91200, C4<1>;
v0x13fe6b7c0_0 .net "C1", 0 0, L_0x13fe90ec0;  1 drivers
v0x13fe6b860_0 .net "C2", 0 0, L_0x13fe91110;  1 drivers
v0x13fe6b910_0 .net "C3", 0 0, L_0x13fe91200;  1 drivers
v0x13fe6b9c0_0 .net "TempOut", 0 0, L_0x13fe90f70;  1 drivers
v0x13fe6ba70_0 .net "data", 0 0, L_0x13fe8f3f0;  1 drivers
v0x13fe6bb40_0 .net "out", 0 0, L_0x13fe91270;  1 drivers
v0x13fe6bbd0_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe6bc60_0 .net "sel", 0 0, L_0x13fe915d0;  alias, 1 drivers
S_0x13fe6b290 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe6b070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe90f70 .functor NAND 1, L_0x13fe90ec0, L_0x13fe91020, C4<1>, C4<1>;
L_0x13fe91020 .functor NAND 1, L_0x13fe91110, L_0x13fe90f70, C4<1>, C4<1>;
v0x13fe6b4d0_0 .net "C2", 0 0, L_0x13fe91020;  1 drivers
v0x13fe6b580_0 .net "In1", 0 0, L_0x13fe90ec0;  alias, 1 drivers
v0x13fe6b620_0 .net "In2", 0 0, L_0x13fe91110;  alias, 1 drivers
v0x13fe6b6d0_0 .net "OutSR", 0 0, L_0x13fe90f70;  alias, 1 drivers
S_0x13fe6c180 .scope module, "word5" "word8bit" 3 179, 3 6 0, S_0x13fe31cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 8 "data_out";
v0x13fe72960_0 .net "data_in", 7 0, o0x130019f90;  alias, 0 drivers
v0x13fe72a10_0 .net8 "data_out", 7 0, RS_0x130019fc0;  alias, 8 drivers
v0x13fe72ab0_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe72b40_0 .net "sel", 0 0, L_0x13fe945e0;  1 drivers
L_0x13fe91ae0 .part o0x130019f90, 0, 1;
L_0x13fe92020 .part o0x130019f90, 1, 1;
L_0x13fe92680 .part o0x130019f90, 2, 1;
L_0x13fe92c60 .part o0x130019f90, 3, 1;
L_0x13fe93220 .part o0x130019f90, 4, 1;
L_0x13fe937f0 .part o0x130019f90, 5, 1;
L_0x13fe93db0 .part o0x130019f90, 6, 1;
L_0x13fe92400 .part o0x130019f90, 7, 1;
LS_0x13fe924e0_0_0 .concat8 [ 1 1 1 1], L_0x13fe919f0, L_0x13fe91f30, L_0x13fe72c40, L_0x13fe92b50;
LS_0x13fe924e0_0_4 .concat8 [ 1 1 1 1], L_0x13fe93110, L_0x13fe936e0, L_0x13fe93ca0, L_0x13fe94280;
L_0x13fe924e0 .concat8 [ 4 4 0 0], LS_0x13fe924e0_0_0, LS_0x13fe924e0_0_4;
S_0x13fe6c350 .scope module, "bit0" "bitcell" 3 14, 4 14 0, S_0x13fe6c180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe916c0 .functor NAND 1, L_0x13fe91ae0, L_0x13fe945e0, o0x130018c10, C4<1>;
L_0x13fe91890 .functor NAND 1, L_0x13fe916c0, L_0x13fe945e0, o0x130018c10, C4<1>;
L_0x13fe91980 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe919f0 .functor AND 1, L_0x13fe91730, L_0x13fe945e0, L_0x13fe91980, C4<1>;
v0x13fe6ca80_0 .net "C1", 0 0, L_0x13fe916c0;  1 drivers
v0x13fe6cb20_0 .net "C2", 0 0, L_0x13fe91890;  1 drivers
v0x13fe6cbd0_0 .net "C3", 0 0, L_0x13fe91980;  1 drivers
v0x13fe6cc80_0 .net "TempOut", 0 0, L_0x13fe91730;  1 drivers
v0x13fe6cd30_0 .net "data", 0 0, L_0x13fe91ae0;  1 drivers
v0x13fe6ce00_0 .net "out", 0 0, L_0x13fe919f0;  1 drivers
v0x13fe6ce90_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe6cf20_0 .net "sel", 0 0, L_0x13fe945e0;  alias, 1 drivers
S_0x13fe6c570 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe6c350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe91730 .functor NAND 1, L_0x13fe916c0, L_0x13fe917a0, C4<1>, C4<1>;
L_0x13fe917a0 .functor NAND 1, L_0x13fe91890, L_0x13fe91730, C4<1>, C4<1>;
v0x13fe6c7a0_0 .net "C2", 0 0, L_0x13fe917a0;  1 drivers
v0x13fe6c840_0 .net "In1", 0 0, L_0x13fe916c0;  alias, 1 drivers
v0x13fe6c8e0_0 .net "In2", 0 0, L_0x13fe91890;  alias, 1 drivers
v0x13fe6c990_0 .net "OutSR", 0 0, L_0x13fe91730;  alias, 1 drivers
S_0x13fe6cff0 .scope module, "bit1" "bitcell" 3 21, 4 14 0, S_0x13fe6c180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe91b80 .functor NAND 1, L_0x13fe92020, L_0x13fe945e0, o0x130018c10, C4<1>;
L_0x13fe91dd0 .functor NAND 1, L_0x13fe91b80, L_0x13fe945e0, o0x130018c10, C4<1>;
L_0x13fe91ec0 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe91f30 .functor AND 1, L_0x13fe91c30, L_0x13fe945e0, L_0x13fe91ec0, C4<1>;
v0x13fe6d740_0 .net "C1", 0 0, L_0x13fe91b80;  1 drivers
v0x13fe6d7e0_0 .net "C2", 0 0, L_0x13fe91dd0;  1 drivers
v0x13fe6d890_0 .net "C3", 0 0, L_0x13fe91ec0;  1 drivers
v0x13fe6d940_0 .net "TempOut", 0 0, L_0x13fe91c30;  1 drivers
v0x13fe6d9f0_0 .net "data", 0 0, L_0x13fe92020;  1 drivers
v0x13fe6dac0_0 .net "out", 0 0, L_0x13fe91f30;  1 drivers
v0x13fe6db50_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe6dbe0_0 .net "sel", 0 0, L_0x13fe945e0;  alias, 1 drivers
S_0x13fe6d220 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe6cff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe91c30 .functor NAND 1, L_0x13fe91b80, L_0x13fe91ce0, C4<1>, C4<1>;
L_0x13fe91ce0 .functor NAND 1, L_0x13fe91dd0, L_0x13fe91c30, C4<1>, C4<1>;
v0x13fe6d450_0 .net "C2", 0 0, L_0x13fe91ce0;  1 drivers
v0x13fe6d500_0 .net "In1", 0 0, L_0x13fe91b80;  alias, 1 drivers
v0x13fe6d5a0_0 .net "In2", 0 0, L_0x13fe91dd0;  alias, 1 drivers
v0x13fe6d650_0 .net "OutSR", 0 0, L_0x13fe91c30;  alias, 1 drivers
S_0x13fe6dcb0 .scope module, "bit2" "bitcell" 3 28, 4 14 0, S_0x13fe6c180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe920c0 .functor NAND 1, L_0x13fe92680, L_0x13fe945e0, o0x130018c10, C4<1>;
L_0x13fe92310 .functor NAND 1, L_0x13fe920c0, L_0x13fe945e0, o0x130018c10, C4<1>;
L_0x13fe72bd0 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe72c40 .functor AND 1, L_0x13fe92170, L_0x13fe945e0, L_0x13fe72bd0, C4<1>;
v0x13fe6e410_0 .net "C1", 0 0, L_0x13fe920c0;  1 drivers
v0x13fe6e4b0_0 .net "C2", 0 0, L_0x13fe92310;  1 drivers
v0x13fe6e560_0 .net "C3", 0 0, L_0x13fe72bd0;  1 drivers
v0x13fe6e610_0 .net "TempOut", 0 0, L_0x13fe92170;  1 drivers
v0x13fe6e6c0_0 .net "data", 0 0, L_0x13fe92680;  1 drivers
v0x13fe6e790_0 .net "out", 0 0, L_0x13fe72c40;  1 drivers
v0x13fe6e820_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe6e8b0_0 .net "sel", 0 0, L_0x13fe945e0;  alias, 1 drivers
S_0x13fe6def0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe6dcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe92170 .functor NAND 1, L_0x13fe920c0, L_0x13fe92220, C4<1>, C4<1>;
L_0x13fe92220 .functor NAND 1, L_0x13fe92310, L_0x13fe92170, C4<1>, C4<1>;
v0x13fe6e120_0 .net "C2", 0 0, L_0x13fe92220;  1 drivers
v0x13fe6e1d0_0 .net "In1", 0 0, L_0x13fe920c0;  alias, 1 drivers
v0x13fe6e270_0 .net "In2", 0 0, L_0x13fe92310;  alias, 1 drivers
v0x13fe6e320_0 .net "OutSR", 0 0, L_0x13fe92170;  alias, 1 drivers
S_0x13fe6e990 .scope module, "bit3" "bitcell" 3 35, 4 14 0, S_0x13fe6c180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe92760 .functor NAND 1, L_0x13fe92c60, L_0x13fe945e0, o0x130018c10, C4<1>;
L_0x13fe929f0 .functor NAND 1, L_0x13fe92760, L_0x13fe945e0, o0x130018c10, C4<1>;
L_0x13fe92ae0 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe92b50 .functor AND 1, L_0x13fe92810, L_0x13fe945e0, L_0x13fe92ae0, C4<1>;
v0x13fe6f0e0_0 .net "C1", 0 0, L_0x13fe92760;  1 drivers
v0x13fe6f180_0 .net "C2", 0 0, L_0x13fe929f0;  1 drivers
v0x13fe6f230_0 .net "C3", 0 0, L_0x13fe92ae0;  1 drivers
v0x13fe6f2e0_0 .net "TempOut", 0 0, L_0x13fe92810;  1 drivers
v0x13fe6f390_0 .net "data", 0 0, L_0x13fe92c60;  1 drivers
v0x13fe6f460_0 .net "out", 0 0, L_0x13fe92b50;  1 drivers
v0x13fe6f4f0_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe6f580_0 .net "sel", 0 0, L_0x13fe945e0;  alias, 1 drivers
S_0x13fe6ebb0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe6e990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe92810 .functor NAND 1, L_0x13fe92760, L_0x13fe928e0, C4<1>, C4<1>;
L_0x13fe928e0 .functor NAND 1, L_0x13fe929f0, L_0x13fe92810, C4<1>, C4<1>;
v0x13fe6edf0_0 .net "C2", 0 0, L_0x13fe928e0;  1 drivers
v0x13fe6eea0_0 .net "In1", 0 0, L_0x13fe92760;  alias, 1 drivers
v0x13fe6ef40_0 .net "In2", 0 0, L_0x13fe929f0;  alias, 1 drivers
v0x13fe6eff0_0 .net "OutSR", 0 0, L_0x13fe92810;  alias, 1 drivers
S_0x13fe6f640 .scope module, "bit4" "bitcell" 3 42, 4 14 0, S_0x13fe6c180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe92d40 .functor NAND 1, L_0x13fe93220, L_0x13fe945e0, o0x130018c10, C4<1>;
L_0x13fe92fb0 .functor NAND 1, L_0x13fe92d40, L_0x13fe945e0, o0x130018c10, C4<1>;
L_0x13fe930a0 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe93110 .functor AND 1, L_0x13fe92df0, L_0x13fe945e0, L_0x13fe930a0, C4<1>;
v0x13fe6fdb0_0 .net "C1", 0 0, L_0x13fe92d40;  1 drivers
v0x13fe6fe50_0 .net "C2", 0 0, L_0x13fe92fb0;  1 drivers
v0x13fe6ff00_0 .net "C3", 0 0, L_0x13fe930a0;  1 drivers
v0x13fe6ffb0_0 .net "TempOut", 0 0, L_0x13fe92df0;  1 drivers
v0x13fe70060_0 .net "data", 0 0, L_0x13fe93220;  1 drivers
v0x13fe70130_0 .net "out", 0 0, L_0x13fe93110;  1 drivers
v0x13fe701c0_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe70250_0 .net "sel", 0 0, L_0x13fe945e0;  alias, 1 drivers
S_0x13fe6f8a0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe6f640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe92df0 .functor NAND 1, L_0x13fe92d40, L_0x13fe92ea0, C4<1>, C4<1>;
L_0x13fe92ea0 .functor NAND 1, L_0x13fe92fb0, L_0x13fe92df0, C4<1>, C4<1>;
v0x13fe6fad0_0 .net "C2", 0 0, L_0x13fe92ea0;  1 drivers
v0x13fe6fb70_0 .net "In1", 0 0, L_0x13fe92d40;  alias, 1 drivers
v0x13fe6fc10_0 .net "In2", 0 0, L_0x13fe92fb0;  alias, 1 drivers
v0x13fe6fcc0_0 .net "OutSR", 0 0, L_0x13fe92df0;  alias, 1 drivers
S_0x13fe70390 .scope module, "bit5" "bitcell" 3 49, 4 14 0, S_0x13fe6c180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe93330 .functor NAND 1, L_0x13fe937f0, L_0x13fe945e0, o0x130018c10, C4<1>;
L_0x13fe93580 .functor NAND 1, L_0x13fe93330, L_0x13fe945e0, o0x130018c10, C4<1>;
L_0x13fe93670 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe936e0 .functor AND 1, L_0x13fe933e0, L_0x13fe945e0, L_0x13fe93670, C4<1>;
v0x13fe70aa0_0 .net "C1", 0 0, L_0x13fe93330;  1 drivers
v0x13fe70b40_0 .net "C2", 0 0, L_0x13fe93580;  1 drivers
v0x13fe70bf0_0 .net "C3", 0 0, L_0x13fe93670;  1 drivers
v0x13fe70ca0_0 .net "TempOut", 0 0, L_0x13fe933e0;  1 drivers
v0x13fe70d50_0 .net "data", 0 0, L_0x13fe937f0;  1 drivers
v0x13fe70e20_0 .net "out", 0 0, L_0x13fe936e0;  1 drivers
v0x13fe70eb0_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe70f40_0 .net "sel", 0 0, L_0x13fe945e0;  alias, 1 drivers
S_0x13fe705b0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe70390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe933e0 .functor NAND 1, L_0x13fe93330, L_0x13fe93490, C4<1>, C4<1>;
L_0x13fe93490 .functor NAND 1, L_0x13fe93580, L_0x13fe933e0, C4<1>, C4<1>;
v0x13fe707c0_0 .net "C2", 0 0, L_0x13fe93490;  1 drivers
v0x13fe70860_0 .net "In1", 0 0, L_0x13fe93330;  alias, 1 drivers
v0x13fe70900_0 .net "In2", 0 0, L_0x13fe93580;  alias, 1 drivers
v0x13fe709b0_0 .net "OutSR", 0 0, L_0x13fe933e0;  alias, 1 drivers
S_0x13fe71000 .scope module, "bit6" "bitcell" 3 56, 4 14 0, S_0x13fe6c180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe938d0 .functor NAND 1, L_0x13fe93db0, L_0x13fe945e0, o0x130018c10, C4<1>;
L_0x13fe93b40 .functor NAND 1, L_0x13fe938d0, L_0x13fe945e0, o0x130018c10, C4<1>;
L_0x13fe93c30 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe93ca0 .functor AND 1, L_0x13fe93980, L_0x13fe945e0, L_0x13fe93c30, C4<1>;
v0x13fe71750_0 .net "C1", 0 0, L_0x13fe938d0;  1 drivers
v0x13fe717f0_0 .net "C2", 0 0, L_0x13fe93b40;  1 drivers
v0x13fe718a0_0 .net "C3", 0 0, L_0x13fe93c30;  1 drivers
v0x13fe71950_0 .net "TempOut", 0 0, L_0x13fe93980;  1 drivers
v0x13fe71a00_0 .net "data", 0 0, L_0x13fe93db0;  1 drivers
v0x13fe71ad0_0 .net "out", 0 0, L_0x13fe93ca0;  1 drivers
v0x13fe71b60_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe71bf0_0 .net "sel", 0 0, L_0x13fe945e0;  alias, 1 drivers
S_0x13fe71220 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe71000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe93980 .functor NAND 1, L_0x13fe938d0, L_0x13fe93a30, C4<1>, C4<1>;
L_0x13fe93a30 .functor NAND 1, L_0x13fe93b40, L_0x13fe93980, C4<1>, C4<1>;
v0x13fe71460_0 .net "C2", 0 0, L_0x13fe93a30;  1 drivers
v0x13fe71510_0 .net "In1", 0 0, L_0x13fe938d0;  alias, 1 drivers
v0x13fe715b0_0 .net "In2", 0 0, L_0x13fe93b40;  alias, 1 drivers
v0x13fe71660_0 .net "OutSR", 0 0, L_0x13fe93980;  alias, 1 drivers
S_0x13fe71cb0 .scope module, "bit7" "bitcell" 3 63, 4 14 0, S_0x13fe6c180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe93ed0 .functor NAND 1, L_0x13fe92400, L_0x13fe945e0, o0x130018c10, C4<1>;
L_0x13fe94120 .functor NAND 1, L_0x13fe93ed0, L_0x13fe945e0, o0x130018c10, C4<1>;
L_0x13fe94210 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe94280 .functor AND 1, L_0x13fe93f80, L_0x13fe945e0, L_0x13fe94210, C4<1>;
v0x13fe72400_0 .net "C1", 0 0, L_0x13fe93ed0;  1 drivers
v0x13fe724a0_0 .net "C2", 0 0, L_0x13fe94120;  1 drivers
v0x13fe72550_0 .net "C3", 0 0, L_0x13fe94210;  1 drivers
v0x13fe72600_0 .net "TempOut", 0 0, L_0x13fe93f80;  1 drivers
v0x13fe726b0_0 .net "data", 0 0, L_0x13fe92400;  1 drivers
v0x13fe72780_0 .net "out", 0 0, L_0x13fe94280;  1 drivers
v0x13fe72810_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe728a0_0 .net "sel", 0 0, L_0x13fe945e0;  alias, 1 drivers
S_0x13fe71ed0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe71cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe93f80 .functor NAND 1, L_0x13fe93ed0, L_0x13fe94030, C4<1>, C4<1>;
L_0x13fe94030 .functor NAND 1, L_0x13fe94120, L_0x13fe93f80, C4<1>, C4<1>;
v0x13fe72110_0 .net "C2", 0 0, L_0x13fe94030;  1 drivers
v0x13fe721c0_0 .net "In1", 0 0, L_0x13fe93ed0;  alias, 1 drivers
v0x13fe72260_0 .net "In2", 0 0, L_0x13fe94120;  alias, 1 drivers
v0x13fe72310_0 .net "OutSR", 0 0, L_0x13fe93f80;  alias, 1 drivers
S_0x13fe72d20 .scope module, "word6" "word8bit" 3 186, 3 6 0, S_0x13fe31cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 8 "data_out";
v0x13fe79520_0 .net "data_in", 7 0, o0x130019f90;  alias, 0 drivers
v0x13fe795d0_0 .net8 "data_out", 7 0, RS_0x130019fc0;  alias, 8 drivers
v0x13fe79670_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe79700_0 .net "sel", 0 0, L_0x13fe975e0;  1 drivers
L_0x13fe94ae0 .part o0x130019f90, 0, 1;
L_0x13fe95020 .part o0x130019f90, 1, 1;
L_0x13fe95680 .part o0x130019f90, 2, 1;
L_0x13fe95c60 .part o0x130019f90, 3, 1;
L_0x13fe96220 .part o0x130019f90, 4, 1;
L_0x13fe967f0 .part o0x130019f90, 5, 1;
L_0x13fe96db0 .part o0x130019f90, 6, 1;
L_0x13fe95400 .part o0x130019f90, 7, 1;
LS_0x13fe954e0_0_0 .concat8 [ 1 1 1 1], L_0x13fe949f0, L_0x13fe94f30, L_0x13fe79800, L_0x13fe95b50;
LS_0x13fe954e0_0_4 .concat8 [ 1 1 1 1], L_0x13fe96110, L_0x13fe966e0, L_0x13fe96ca0, L_0x13fe97280;
L_0x13fe954e0 .concat8 [ 4 4 0 0], LS_0x13fe954e0_0_0, LS_0x13fe954e0_0_4;
S_0x13fe72ef0 .scope module, "bit0" "bitcell" 3 14, 4 14 0, S_0x13fe72d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe94680 .functor NAND 1, L_0x13fe94ae0, L_0x13fe975e0, o0x130018c10, C4<1>;
L_0x13fe94890 .functor NAND 1, L_0x13fe94680, L_0x13fe975e0, o0x130018c10, C4<1>;
L_0x13fe94980 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe949f0 .functor AND 1, L_0x13fe946f0, L_0x13fe975e0, L_0x13fe94980, C4<1>;
v0x13fe73640_0 .net "C1", 0 0, L_0x13fe94680;  1 drivers
v0x13fe736e0_0 .net "C2", 0 0, L_0x13fe94890;  1 drivers
v0x13fe73790_0 .net "C3", 0 0, L_0x13fe94980;  1 drivers
v0x13fe73840_0 .net "TempOut", 0 0, L_0x13fe946f0;  1 drivers
v0x13fe738f0_0 .net "data", 0 0, L_0x13fe94ae0;  1 drivers
v0x13fe739c0_0 .net "out", 0 0, L_0x13fe949f0;  1 drivers
v0x13fe73a50_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe73ae0_0 .net "sel", 0 0, L_0x13fe975e0;  alias, 1 drivers
S_0x13fe73110 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe72ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe946f0 .functor NAND 1, L_0x13fe94680, L_0x13fe947a0, C4<1>, C4<1>;
L_0x13fe947a0 .functor NAND 1, L_0x13fe94890, L_0x13fe946f0, C4<1>, C4<1>;
v0x13fe73350_0 .net "C2", 0 0, L_0x13fe947a0;  1 drivers
v0x13fe73400_0 .net "In1", 0 0, L_0x13fe94680;  alias, 1 drivers
v0x13fe734a0_0 .net "In2", 0 0, L_0x13fe94890;  alias, 1 drivers
v0x13fe73550_0 .net "OutSR", 0 0, L_0x13fe946f0;  alias, 1 drivers
S_0x13fe73bb0 .scope module, "bit1" "bitcell" 3 21, 4 14 0, S_0x13fe72d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe94b80 .functor NAND 1, L_0x13fe95020, L_0x13fe975e0, o0x130018c10, C4<1>;
L_0x13fe94dd0 .functor NAND 1, L_0x13fe94b80, L_0x13fe975e0, o0x130018c10, C4<1>;
L_0x13fe94ec0 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe94f30 .functor AND 1, L_0x13fe94c30, L_0x13fe975e0, L_0x13fe94ec0, C4<1>;
v0x13fe74300_0 .net "C1", 0 0, L_0x13fe94b80;  1 drivers
v0x13fe743a0_0 .net "C2", 0 0, L_0x13fe94dd0;  1 drivers
v0x13fe74450_0 .net "C3", 0 0, L_0x13fe94ec0;  1 drivers
v0x13fe74500_0 .net "TempOut", 0 0, L_0x13fe94c30;  1 drivers
v0x13fe745b0_0 .net "data", 0 0, L_0x13fe95020;  1 drivers
v0x13fe74680_0 .net "out", 0 0, L_0x13fe94f30;  1 drivers
v0x13fe74710_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe747a0_0 .net "sel", 0 0, L_0x13fe975e0;  alias, 1 drivers
S_0x13fe73de0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe73bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe94c30 .functor NAND 1, L_0x13fe94b80, L_0x13fe94ce0, C4<1>, C4<1>;
L_0x13fe94ce0 .functor NAND 1, L_0x13fe94dd0, L_0x13fe94c30, C4<1>, C4<1>;
v0x13fe74010_0 .net "C2", 0 0, L_0x13fe94ce0;  1 drivers
v0x13fe740c0_0 .net "In1", 0 0, L_0x13fe94b80;  alias, 1 drivers
v0x13fe74160_0 .net "In2", 0 0, L_0x13fe94dd0;  alias, 1 drivers
v0x13fe74210_0 .net "OutSR", 0 0, L_0x13fe94c30;  alias, 1 drivers
S_0x13fe74870 .scope module, "bit2" "bitcell" 3 28, 4 14 0, S_0x13fe72d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe950c0 .functor NAND 1, L_0x13fe95680, L_0x13fe975e0, o0x130018c10, C4<1>;
L_0x13fe95310 .functor NAND 1, L_0x13fe950c0, L_0x13fe975e0, o0x130018c10, C4<1>;
L_0x13fe79790 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe79800 .functor AND 1, L_0x13fe95170, L_0x13fe975e0, L_0x13fe79790, C4<1>;
v0x13fe74fd0_0 .net "C1", 0 0, L_0x13fe950c0;  1 drivers
v0x13fe75070_0 .net "C2", 0 0, L_0x13fe95310;  1 drivers
v0x13fe75120_0 .net "C3", 0 0, L_0x13fe79790;  1 drivers
v0x13fe751d0_0 .net "TempOut", 0 0, L_0x13fe95170;  1 drivers
v0x13fe75280_0 .net "data", 0 0, L_0x13fe95680;  1 drivers
v0x13fe75350_0 .net "out", 0 0, L_0x13fe79800;  1 drivers
v0x13fe753e0_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe75470_0 .net "sel", 0 0, L_0x13fe975e0;  alias, 1 drivers
S_0x13fe74ab0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe74870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe95170 .functor NAND 1, L_0x13fe950c0, L_0x13fe95220, C4<1>, C4<1>;
L_0x13fe95220 .functor NAND 1, L_0x13fe95310, L_0x13fe95170, C4<1>, C4<1>;
v0x13fe74ce0_0 .net "C2", 0 0, L_0x13fe95220;  1 drivers
v0x13fe74d90_0 .net "In1", 0 0, L_0x13fe950c0;  alias, 1 drivers
v0x13fe74e30_0 .net "In2", 0 0, L_0x13fe95310;  alias, 1 drivers
v0x13fe74ee0_0 .net "OutSR", 0 0, L_0x13fe95170;  alias, 1 drivers
S_0x13fe75550 .scope module, "bit3" "bitcell" 3 35, 4 14 0, S_0x13fe72d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe95760 .functor NAND 1, L_0x13fe95c60, L_0x13fe975e0, o0x130018c10, C4<1>;
L_0x13fe959f0 .functor NAND 1, L_0x13fe95760, L_0x13fe975e0, o0x130018c10, C4<1>;
L_0x13fe95ae0 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe95b50 .functor AND 1, L_0x13fe95810, L_0x13fe975e0, L_0x13fe95ae0, C4<1>;
v0x13fe75ca0_0 .net "C1", 0 0, L_0x13fe95760;  1 drivers
v0x13fe75d40_0 .net "C2", 0 0, L_0x13fe959f0;  1 drivers
v0x13fe75df0_0 .net "C3", 0 0, L_0x13fe95ae0;  1 drivers
v0x13fe75ea0_0 .net "TempOut", 0 0, L_0x13fe95810;  1 drivers
v0x13fe75f50_0 .net "data", 0 0, L_0x13fe95c60;  1 drivers
v0x13fe76020_0 .net "out", 0 0, L_0x13fe95b50;  1 drivers
v0x13fe760b0_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe76140_0 .net "sel", 0 0, L_0x13fe975e0;  alias, 1 drivers
S_0x13fe75770 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe75550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe95810 .functor NAND 1, L_0x13fe95760, L_0x13fe958e0, C4<1>, C4<1>;
L_0x13fe958e0 .functor NAND 1, L_0x13fe959f0, L_0x13fe95810, C4<1>, C4<1>;
v0x13fe759b0_0 .net "C2", 0 0, L_0x13fe958e0;  1 drivers
v0x13fe75a60_0 .net "In1", 0 0, L_0x13fe95760;  alias, 1 drivers
v0x13fe75b00_0 .net "In2", 0 0, L_0x13fe959f0;  alias, 1 drivers
v0x13fe75bb0_0 .net "OutSR", 0 0, L_0x13fe95810;  alias, 1 drivers
S_0x13fe76200 .scope module, "bit4" "bitcell" 3 42, 4 14 0, S_0x13fe72d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe95d40 .functor NAND 1, L_0x13fe96220, L_0x13fe975e0, o0x130018c10, C4<1>;
L_0x13fe95fb0 .functor NAND 1, L_0x13fe95d40, L_0x13fe975e0, o0x130018c10, C4<1>;
L_0x13fe960a0 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe96110 .functor AND 1, L_0x13fe95df0, L_0x13fe975e0, L_0x13fe960a0, C4<1>;
v0x13fe76970_0 .net "C1", 0 0, L_0x13fe95d40;  1 drivers
v0x13fe76a10_0 .net "C2", 0 0, L_0x13fe95fb0;  1 drivers
v0x13fe76ac0_0 .net "C3", 0 0, L_0x13fe960a0;  1 drivers
v0x13fe76b70_0 .net "TempOut", 0 0, L_0x13fe95df0;  1 drivers
v0x13fe76c20_0 .net "data", 0 0, L_0x13fe96220;  1 drivers
v0x13fe76cf0_0 .net "out", 0 0, L_0x13fe96110;  1 drivers
v0x13fe76d80_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe76e10_0 .net "sel", 0 0, L_0x13fe975e0;  alias, 1 drivers
S_0x13fe76460 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe76200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe95df0 .functor NAND 1, L_0x13fe95d40, L_0x13fe95ea0, C4<1>, C4<1>;
L_0x13fe95ea0 .functor NAND 1, L_0x13fe95fb0, L_0x13fe95df0, C4<1>, C4<1>;
v0x13fe76690_0 .net "C2", 0 0, L_0x13fe95ea0;  1 drivers
v0x13fe76730_0 .net "In1", 0 0, L_0x13fe95d40;  alias, 1 drivers
v0x13fe767d0_0 .net "In2", 0 0, L_0x13fe95fb0;  alias, 1 drivers
v0x13fe76880_0 .net "OutSR", 0 0, L_0x13fe95df0;  alias, 1 drivers
S_0x13fe76f50 .scope module, "bit5" "bitcell" 3 49, 4 14 0, S_0x13fe72d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe96330 .functor NAND 1, L_0x13fe967f0, L_0x13fe975e0, o0x130018c10, C4<1>;
L_0x13fe96580 .functor NAND 1, L_0x13fe96330, L_0x13fe975e0, o0x130018c10, C4<1>;
L_0x13fe96670 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe966e0 .functor AND 1, L_0x13fe963e0, L_0x13fe975e0, L_0x13fe96670, C4<1>;
v0x13fe77660_0 .net "C1", 0 0, L_0x13fe96330;  1 drivers
v0x13fe77700_0 .net "C2", 0 0, L_0x13fe96580;  1 drivers
v0x13fe777b0_0 .net "C3", 0 0, L_0x13fe96670;  1 drivers
v0x13fe77860_0 .net "TempOut", 0 0, L_0x13fe963e0;  1 drivers
v0x13fe77910_0 .net "data", 0 0, L_0x13fe967f0;  1 drivers
v0x13fe779e0_0 .net "out", 0 0, L_0x13fe966e0;  1 drivers
v0x13fe77a70_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe77b00_0 .net "sel", 0 0, L_0x13fe975e0;  alias, 1 drivers
S_0x13fe77170 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe76f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe963e0 .functor NAND 1, L_0x13fe96330, L_0x13fe96490, C4<1>, C4<1>;
L_0x13fe96490 .functor NAND 1, L_0x13fe96580, L_0x13fe963e0, C4<1>, C4<1>;
v0x13fe77380_0 .net "C2", 0 0, L_0x13fe96490;  1 drivers
v0x13fe77420_0 .net "In1", 0 0, L_0x13fe96330;  alias, 1 drivers
v0x13fe774c0_0 .net "In2", 0 0, L_0x13fe96580;  alias, 1 drivers
v0x13fe77570_0 .net "OutSR", 0 0, L_0x13fe963e0;  alias, 1 drivers
S_0x13fe77bc0 .scope module, "bit6" "bitcell" 3 56, 4 14 0, S_0x13fe72d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe968d0 .functor NAND 1, L_0x13fe96db0, L_0x13fe975e0, o0x130018c10, C4<1>;
L_0x13fe96b40 .functor NAND 1, L_0x13fe968d0, L_0x13fe975e0, o0x130018c10, C4<1>;
L_0x13fe96c30 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe96ca0 .functor AND 1, L_0x13fe96980, L_0x13fe975e0, L_0x13fe96c30, C4<1>;
v0x13fe78310_0 .net "C1", 0 0, L_0x13fe968d0;  1 drivers
v0x13fe783b0_0 .net "C2", 0 0, L_0x13fe96b40;  1 drivers
v0x13fe78460_0 .net "C3", 0 0, L_0x13fe96c30;  1 drivers
v0x13fe78510_0 .net "TempOut", 0 0, L_0x13fe96980;  1 drivers
v0x13fe785c0_0 .net "data", 0 0, L_0x13fe96db0;  1 drivers
v0x13fe78690_0 .net "out", 0 0, L_0x13fe96ca0;  1 drivers
v0x13fe78720_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe787b0_0 .net "sel", 0 0, L_0x13fe975e0;  alias, 1 drivers
S_0x13fe77de0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe77bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe96980 .functor NAND 1, L_0x13fe968d0, L_0x13fe96a30, C4<1>, C4<1>;
L_0x13fe96a30 .functor NAND 1, L_0x13fe96b40, L_0x13fe96980, C4<1>, C4<1>;
v0x13fe78020_0 .net "C2", 0 0, L_0x13fe96a30;  1 drivers
v0x13fe780d0_0 .net "In1", 0 0, L_0x13fe968d0;  alias, 1 drivers
v0x13fe78170_0 .net "In2", 0 0, L_0x13fe96b40;  alias, 1 drivers
v0x13fe78220_0 .net "OutSR", 0 0, L_0x13fe96980;  alias, 1 drivers
S_0x13fe78870 .scope module, "bit7" "bitcell" 3 63, 4 14 0, S_0x13fe72d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe96ed0 .functor NAND 1, L_0x13fe95400, L_0x13fe975e0, o0x130018c10, C4<1>;
L_0x13fe97120 .functor NAND 1, L_0x13fe96ed0, L_0x13fe975e0, o0x130018c10, C4<1>;
L_0x13fe97210 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe97280 .functor AND 1, L_0x13fe96f80, L_0x13fe975e0, L_0x13fe97210, C4<1>;
v0x13fe78fc0_0 .net "C1", 0 0, L_0x13fe96ed0;  1 drivers
v0x13fe79060_0 .net "C2", 0 0, L_0x13fe97120;  1 drivers
v0x13fe79110_0 .net "C3", 0 0, L_0x13fe97210;  1 drivers
v0x13fe791c0_0 .net "TempOut", 0 0, L_0x13fe96f80;  1 drivers
v0x13fe79270_0 .net "data", 0 0, L_0x13fe95400;  1 drivers
v0x13fe79340_0 .net "out", 0 0, L_0x13fe97280;  1 drivers
v0x13fe793d0_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe79460_0 .net "sel", 0 0, L_0x13fe975e0;  alias, 1 drivers
S_0x13fe78a90 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe78870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe96f80 .functor NAND 1, L_0x13fe96ed0, L_0x13fe97030, C4<1>, C4<1>;
L_0x13fe97030 .functor NAND 1, L_0x13fe97120, L_0x13fe96f80, C4<1>, C4<1>;
v0x13fe78cd0_0 .net "C2", 0 0, L_0x13fe97030;  1 drivers
v0x13fe78d80_0 .net "In1", 0 0, L_0x13fe96ed0;  alias, 1 drivers
v0x13fe78e20_0 .net "In2", 0 0, L_0x13fe97120;  alias, 1 drivers
v0x13fe78ed0_0 .net "OutSR", 0 0, L_0x13fe96f80;  alias, 1 drivers
S_0x13fe798e0 .scope module, "word7" "word8bit" 3 193, 3 6 0, S_0x13fe31cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 8 "data_out";
v0x13fe80120_0 .net "data_in", 7 0, o0x130019f90;  alias, 0 drivers
v0x13fe801d0_0 .net8 "data_out", 7 0, RS_0x130019fc0;  alias, 8 drivers
v0x13fe80270_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe80300_0 .net "sel", 0 0, L_0x13fe9a790;  1 drivers
L_0x13fe97b90 .part o0x130019f90, 0, 1;
L_0x13fe980d0 .part o0x130019f90, 1, 1;
L_0x13fe98730 .part o0x130019f90, 2, 1;
L_0x13fe98d10 .part o0x130019f90, 3, 1;
L_0x13fe992d0 .part o0x130019f90, 4, 1;
L_0x13fe998a0 .part o0x130019f90, 5, 1;
L_0x13fe99e60 .part o0x130019f90, 6, 1;
L_0x13fe984b0 .part o0x130019f90, 7, 1;
LS_0x13fe98590_0_0 .concat8 [ 1 1 1 1], L_0x13fe97aa0, L_0x13fe97fe0, L_0x13fe80400, L_0x13fe98c00;
LS_0x13fe98590_0_4 .concat8 [ 1 1 1 1], L_0x13fe991c0, L_0x13fe99790, L_0x13fe99d50, L_0x13fe9a330;
L_0x13fe98590 .concat8 [ 4 4 0 0], LS_0x13fe98590_0_0, LS_0x13fe98590_0_4;
S_0x13fe79b30 .scope module, "bit0" "bitcell" 3 14, 4 14 0, S_0x13fe798e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe8b610 .functor NAND 1, L_0x13fe97b90, L_0x13fe9a790, o0x130018c10, C4<1>;
L_0x13fe97940 .functor NAND 1, L_0x13fe8b610, L_0x13fe9a790, o0x130018c10, C4<1>;
L_0x13fe97a30 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe97aa0 .functor AND 1, L_0x13fe977e0, L_0x13fe9a790, L_0x13fe97a30, C4<1>;
v0x13fe7a240_0 .net "C1", 0 0, L_0x13fe8b610;  1 drivers
v0x13fe7a2e0_0 .net "C2", 0 0, L_0x13fe97940;  1 drivers
v0x13fe7a390_0 .net "C3", 0 0, L_0x13fe97a30;  1 drivers
v0x13fe7a440_0 .net "TempOut", 0 0, L_0x13fe977e0;  1 drivers
v0x13fe7a4f0_0 .net "data", 0 0, L_0x13fe97b90;  1 drivers
v0x13fe7a5c0_0 .net "out", 0 0, L_0x13fe97aa0;  1 drivers
v0x13fe7a650_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe7a6e0_0 .net "sel", 0 0, L_0x13fe9a790;  alias, 1 drivers
S_0x13fe79d50 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe79b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe977e0 .functor NAND 1, L_0x13fe8b610, L_0x13fe97850, C4<1>, C4<1>;
L_0x13fe97850 .functor NAND 1, L_0x13fe97940, L_0x13fe977e0, C4<1>, C4<1>;
v0x13fe79f90_0 .net "C2", 0 0, L_0x13fe97850;  1 drivers
v0x13fe7a040_0 .net "In1", 0 0, L_0x13fe8b610;  alias, 1 drivers
v0x13fe7a0e0_0 .net "In2", 0 0, L_0x13fe97940;  alias, 1 drivers
v0x13fe7a170_0 .net "OutSR", 0 0, L_0x13fe977e0;  alias, 1 drivers
S_0x13fe7a7b0 .scope module, "bit1" "bitcell" 3 21, 4 14 0, S_0x13fe798e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe97c30 .functor NAND 1, L_0x13fe980d0, L_0x13fe9a790, o0x130018c10, C4<1>;
L_0x13fe97e80 .functor NAND 1, L_0x13fe97c30, L_0x13fe9a790, o0x130018c10, C4<1>;
L_0x13fe97f70 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe97fe0 .functor AND 1, L_0x13fe97ce0, L_0x13fe9a790, L_0x13fe97f70, C4<1>;
v0x13fe7af00_0 .net "C1", 0 0, L_0x13fe97c30;  1 drivers
v0x13fe7afa0_0 .net "C2", 0 0, L_0x13fe97e80;  1 drivers
v0x13fe7b050_0 .net "C3", 0 0, L_0x13fe97f70;  1 drivers
v0x13fe7b100_0 .net "TempOut", 0 0, L_0x13fe97ce0;  1 drivers
v0x13fe7b1b0_0 .net "data", 0 0, L_0x13fe980d0;  1 drivers
v0x13fe7b280_0 .net "out", 0 0, L_0x13fe97fe0;  1 drivers
v0x13fe7b310_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe7b3a0_0 .net "sel", 0 0, L_0x13fe9a790;  alias, 1 drivers
S_0x13fe7a9e0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe7a7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe97ce0 .functor NAND 1, L_0x13fe97c30, L_0x13fe97d90, C4<1>, C4<1>;
L_0x13fe97d90 .functor NAND 1, L_0x13fe97e80, L_0x13fe97ce0, C4<1>, C4<1>;
v0x13fe7ac10_0 .net "C2", 0 0, L_0x13fe97d90;  1 drivers
v0x13fe7acc0_0 .net "In1", 0 0, L_0x13fe97c30;  alias, 1 drivers
v0x13fe7ad60_0 .net "In2", 0 0, L_0x13fe97e80;  alias, 1 drivers
v0x13fe7ae10_0 .net "OutSR", 0 0, L_0x13fe97ce0;  alias, 1 drivers
S_0x13fe7b470 .scope module, "bit2" "bitcell" 3 28, 4 14 0, S_0x13fe798e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe98170 .functor NAND 1, L_0x13fe98730, L_0x13fe9a790, o0x130018c10, C4<1>;
L_0x13fe983c0 .functor NAND 1, L_0x13fe98170, L_0x13fe9a790, o0x130018c10, C4<1>;
L_0x13fe80390 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe80400 .functor AND 1, L_0x13fe98220, L_0x13fe9a790, L_0x13fe80390, C4<1>;
v0x13fe7bbd0_0 .net "C1", 0 0, L_0x13fe98170;  1 drivers
v0x13fe7bc70_0 .net "C2", 0 0, L_0x13fe983c0;  1 drivers
v0x13fe7bd20_0 .net "C3", 0 0, L_0x13fe80390;  1 drivers
v0x13fe7bdd0_0 .net "TempOut", 0 0, L_0x13fe98220;  1 drivers
v0x13fe7be80_0 .net "data", 0 0, L_0x13fe98730;  1 drivers
v0x13fe7bf50_0 .net "out", 0 0, L_0x13fe80400;  1 drivers
v0x13fe7bfe0_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe7c070_0 .net "sel", 0 0, L_0x13fe9a790;  alias, 1 drivers
S_0x13fe7b6b0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe7b470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe98220 .functor NAND 1, L_0x13fe98170, L_0x13fe982d0, C4<1>, C4<1>;
L_0x13fe982d0 .functor NAND 1, L_0x13fe983c0, L_0x13fe98220, C4<1>, C4<1>;
v0x13fe7b8e0_0 .net "C2", 0 0, L_0x13fe982d0;  1 drivers
v0x13fe7b990_0 .net "In1", 0 0, L_0x13fe98170;  alias, 1 drivers
v0x13fe7ba30_0 .net "In2", 0 0, L_0x13fe983c0;  alias, 1 drivers
v0x13fe7bae0_0 .net "OutSR", 0 0, L_0x13fe98220;  alias, 1 drivers
S_0x13fe7c150 .scope module, "bit3" "bitcell" 3 35, 4 14 0, S_0x13fe798e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe98810 .functor NAND 1, L_0x13fe98d10, L_0x13fe9a790, o0x130018c10, C4<1>;
L_0x13fe98aa0 .functor NAND 1, L_0x13fe98810, L_0x13fe9a790, o0x130018c10, C4<1>;
L_0x13fe98b90 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe98c00 .functor AND 1, L_0x13fe988c0, L_0x13fe9a790, L_0x13fe98b90, C4<1>;
v0x13fe7c8a0_0 .net "C1", 0 0, L_0x13fe98810;  1 drivers
v0x13fe7c940_0 .net "C2", 0 0, L_0x13fe98aa0;  1 drivers
v0x13fe7c9f0_0 .net "C3", 0 0, L_0x13fe98b90;  1 drivers
v0x13fe7caa0_0 .net "TempOut", 0 0, L_0x13fe988c0;  1 drivers
v0x13fe7cb50_0 .net "data", 0 0, L_0x13fe98d10;  1 drivers
v0x13fe7cc20_0 .net "out", 0 0, L_0x13fe98c00;  1 drivers
v0x13fe7ccb0_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe7cd40_0 .net "sel", 0 0, L_0x13fe9a790;  alias, 1 drivers
S_0x13fe7c370 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe7c150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe988c0 .functor NAND 1, L_0x13fe98810, L_0x13fe98990, C4<1>, C4<1>;
L_0x13fe98990 .functor NAND 1, L_0x13fe98aa0, L_0x13fe988c0, C4<1>, C4<1>;
v0x13fe7c5b0_0 .net "C2", 0 0, L_0x13fe98990;  1 drivers
v0x13fe7c660_0 .net "In1", 0 0, L_0x13fe98810;  alias, 1 drivers
v0x13fe7c700_0 .net "In2", 0 0, L_0x13fe98aa0;  alias, 1 drivers
v0x13fe7c7b0_0 .net "OutSR", 0 0, L_0x13fe988c0;  alias, 1 drivers
S_0x13fe7ce00 .scope module, "bit4" "bitcell" 3 42, 4 14 0, S_0x13fe798e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe98df0 .functor NAND 1, L_0x13fe992d0, L_0x13fe9a790, o0x130018c10, C4<1>;
L_0x13fe99060 .functor NAND 1, L_0x13fe98df0, L_0x13fe9a790, o0x130018c10, C4<1>;
L_0x13fe99150 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe991c0 .functor AND 1, L_0x13fe98ea0, L_0x13fe9a790, L_0x13fe99150, C4<1>;
v0x13fe7d570_0 .net "C1", 0 0, L_0x13fe98df0;  1 drivers
v0x13fe7d610_0 .net "C2", 0 0, L_0x13fe99060;  1 drivers
v0x13fe7d6c0_0 .net "C3", 0 0, L_0x13fe99150;  1 drivers
v0x13fe7d770_0 .net "TempOut", 0 0, L_0x13fe98ea0;  1 drivers
v0x13fe7d820_0 .net "data", 0 0, L_0x13fe992d0;  1 drivers
v0x13fe7d8f0_0 .net "out", 0 0, L_0x13fe991c0;  1 drivers
v0x13fe7d980_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe7da10_0 .net "sel", 0 0, L_0x13fe9a790;  alias, 1 drivers
S_0x13fe7d060 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe7ce00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe98ea0 .functor NAND 1, L_0x13fe98df0, L_0x13fe98f50, C4<1>, C4<1>;
L_0x13fe98f50 .functor NAND 1, L_0x13fe99060, L_0x13fe98ea0, C4<1>, C4<1>;
v0x13fe7d290_0 .net "C2", 0 0, L_0x13fe98f50;  1 drivers
v0x13fe7d330_0 .net "In1", 0 0, L_0x13fe98df0;  alias, 1 drivers
v0x13fe7d3d0_0 .net "In2", 0 0, L_0x13fe99060;  alias, 1 drivers
v0x13fe7d480_0 .net "OutSR", 0 0, L_0x13fe98ea0;  alias, 1 drivers
S_0x13fe7db50 .scope module, "bit5" "bitcell" 3 49, 4 14 0, S_0x13fe798e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe993e0 .functor NAND 1, L_0x13fe998a0, L_0x13fe9a790, o0x130018c10, C4<1>;
L_0x13fe99630 .functor NAND 1, L_0x13fe993e0, L_0x13fe9a790, o0x130018c10, C4<1>;
L_0x13fe99720 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe99790 .functor AND 1, L_0x13fe99490, L_0x13fe9a790, L_0x13fe99720, C4<1>;
v0x13fe7e260_0 .net "C1", 0 0, L_0x13fe993e0;  1 drivers
v0x13fe7e300_0 .net "C2", 0 0, L_0x13fe99630;  1 drivers
v0x13fe7e3b0_0 .net "C3", 0 0, L_0x13fe99720;  1 drivers
v0x13fe7e460_0 .net "TempOut", 0 0, L_0x13fe99490;  1 drivers
v0x13fe7e510_0 .net "data", 0 0, L_0x13fe998a0;  1 drivers
v0x13fe7e5e0_0 .net "out", 0 0, L_0x13fe99790;  1 drivers
v0x13fe7e670_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe7e700_0 .net "sel", 0 0, L_0x13fe9a790;  alias, 1 drivers
S_0x13fe7dd70 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe7db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe99490 .functor NAND 1, L_0x13fe993e0, L_0x13fe99540, C4<1>, C4<1>;
L_0x13fe99540 .functor NAND 1, L_0x13fe99630, L_0x13fe99490, C4<1>, C4<1>;
v0x13fe7df80_0 .net "C2", 0 0, L_0x13fe99540;  1 drivers
v0x13fe7e020_0 .net "In1", 0 0, L_0x13fe993e0;  alias, 1 drivers
v0x13fe7e0c0_0 .net "In2", 0 0, L_0x13fe99630;  alias, 1 drivers
v0x13fe7e170_0 .net "OutSR", 0 0, L_0x13fe99490;  alias, 1 drivers
S_0x13fe7e7c0 .scope module, "bit6" "bitcell" 3 56, 4 14 0, S_0x13fe798e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe99980 .functor NAND 1, L_0x13fe99e60, L_0x13fe9a790, o0x130018c10, C4<1>;
L_0x13fe99bf0 .functor NAND 1, L_0x13fe99980, L_0x13fe9a790, o0x130018c10, C4<1>;
L_0x13fe99ce0 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe99d50 .functor AND 1, L_0x13fe99a30, L_0x13fe9a790, L_0x13fe99ce0, C4<1>;
v0x13fe7ef10_0 .net "C1", 0 0, L_0x13fe99980;  1 drivers
v0x13fe7efb0_0 .net "C2", 0 0, L_0x13fe99bf0;  1 drivers
v0x13fe7f060_0 .net "C3", 0 0, L_0x13fe99ce0;  1 drivers
v0x13fe7f110_0 .net "TempOut", 0 0, L_0x13fe99a30;  1 drivers
v0x13fe7f1c0_0 .net "data", 0 0, L_0x13fe99e60;  1 drivers
v0x13fe7f290_0 .net "out", 0 0, L_0x13fe99d50;  1 drivers
v0x13fe7f320_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe7f3b0_0 .net "sel", 0 0, L_0x13fe9a790;  alias, 1 drivers
S_0x13fe7e9e0 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe7e7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe99a30 .functor NAND 1, L_0x13fe99980, L_0x13fe99ae0, C4<1>, C4<1>;
L_0x13fe99ae0 .functor NAND 1, L_0x13fe99bf0, L_0x13fe99a30, C4<1>, C4<1>;
v0x13fe7ec20_0 .net "C2", 0 0, L_0x13fe99ae0;  1 drivers
v0x13fe7ecd0_0 .net "In1", 0 0, L_0x13fe99980;  alias, 1 drivers
v0x13fe7ed70_0 .net "In2", 0 0, L_0x13fe99bf0;  alias, 1 drivers
v0x13fe7ee20_0 .net "OutSR", 0 0, L_0x13fe99a30;  alias, 1 drivers
S_0x13fe7f470 .scope module, "bit7" "bitcell" 3 63, 4 14 0, S_0x13fe798e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13fe99f80 .functor NAND 1, L_0x13fe984b0, L_0x13fe9a790, o0x130018c10, C4<1>;
L_0x13fe9a1d0 .functor NAND 1, L_0x13fe99f80, L_0x13fe9a790, o0x130018c10, C4<1>;
L_0x13fe9a2c0 .functor NOT 1, o0x130018c10, C4<0>, C4<0>, C4<0>;
L_0x13fe9a330 .functor AND 1, L_0x13fe9a030, L_0x13fe9a790, L_0x13fe9a2c0, C4<1>;
v0x13fe7fbc0_0 .net "C1", 0 0, L_0x13fe99f80;  1 drivers
v0x13fe7fc60_0 .net "C2", 0 0, L_0x13fe9a1d0;  1 drivers
v0x13fe7fd10_0 .net "C3", 0 0, L_0x13fe9a2c0;  1 drivers
v0x13fe7fdc0_0 .net "TempOut", 0 0, L_0x13fe9a030;  1 drivers
v0x13fe7fe70_0 .net "data", 0 0, L_0x13fe984b0;  1 drivers
v0x13fe7ff40_0 .net "out", 0 0, L_0x13fe9a330;  1 drivers
v0x13fe7ffd0_0 .net "rw", 0 0, o0x130018c10;  alias, 0 drivers
v0x13fe80060_0 .net "sel", 0 0, L_0x13fe9a790;  alias, 1 drivers
S_0x13fe7f690 .scope module, "B1" "SR_Latch" 4 23, 4 2 0, S_0x13fe7f470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13fe9a030 .functor NAND 1, L_0x13fe99f80, L_0x13fe9a0e0, C4<1>, C4<1>;
L_0x13fe9a0e0 .functor NAND 1, L_0x13fe9a1d0, L_0x13fe9a030, C4<1>, C4<1>;
v0x13fe7f8d0_0 .net "C2", 0 0, L_0x13fe9a0e0;  1 drivers
v0x13fe7f980_0 .net "In1", 0 0, L_0x13fe99f80;  alias, 1 drivers
v0x13fe7fa20_0 .net "In2", 0 0, L_0x13fe9a1d0;  alias, 1 drivers
v0x13fe7fad0_0 .net "OutSR", 0 0, L_0x13fe9a030;  alias, 1 drivers
    .scope S_0x13fe38d20;
T_0 ;
    %vpi_call 2 29 "$display", "Time\011 select adr2 adr1 adr0 | Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z7" {0 0 0};
    %vpi_call 2 30 "$display", "------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13fe496f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13fe49660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13fe495d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13fe494a0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 36 "$display", "Test 1: sel er lav, ingen outputs skal v\303\246re aktive" {0 0 0};
    %vpi_call 2 37 "$display", "%0dns\011   %b     %b  %b  %b  | %b  %b  %b  %b  %b  %b  %b  %b", $time, v0x13fe496f0_0, v0x13fe49660_0, v0x13fe495d0_0, v0x13fe494a0_0, v0x13fe48f80_0, v0x13fe49010_0, v0x13fe490a0_0, v0x13fe49130_0, v0x13fe491e0_0, v0x13fe492b0_0, v0x13fe49360_0, v0x13fe493f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13fe496f0_0, 0, 1;
    %vpi_call 2 42 "$display", "Test 1: sel er h\303\270y, vanlig 3 til 8 decoder" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13fe49660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13fe495d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13fe494a0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 45 "$display", "%0dns\011   %b     %b  %b  %b  | %b  %b  %b  %b  %b  %b  %b  %b", $time, v0x13fe496f0_0, v0x13fe49660_0, v0x13fe495d0_0, v0x13fe494a0_0, v0x13fe48f80_0, v0x13fe49010_0, v0x13fe490a0_0, v0x13fe49130_0, v0x13fe491e0_0, v0x13fe492b0_0, v0x13fe49360_0, v0x13fe493f0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13fe49660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13fe495d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13fe494a0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 49 "$display", "%0dns\011   %b     %b  %b  %b  | %b  %b  %b  %b  %b  %b  %b  %b", $time, v0x13fe496f0_0, v0x13fe49660_0, v0x13fe495d0_0, v0x13fe494a0_0, v0x13fe48f80_0, v0x13fe49010_0, v0x13fe490a0_0, v0x13fe49130_0, v0x13fe491e0_0, v0x13fe492b0_0, v0x13fe49360_0, v0x13fe493f0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13fe49660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13fe495d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13fe494a0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 53 "$display", "%0dns\011   %b     %b  %b  %b  | %b  %b  %b  %b  %b  %b  %b  %b", $time, v0x13fe496f0_0, v0x13fe49660_0, v0x13fe495d0_0, v0x13fe494a0_0, v0x13fe48f80_0, v0x13fe49010_0, v0x13fe490a0_0, v0x13fe49130_0, v0x13fe491e0_0, v0x13fe492b0_0, v0x13fe49360_0, v0x13fe493f0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13fe49660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13fe495d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13fe494a0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 57 "$display", "%0dns\011   %b     %b  %b  %b  | %b  %b  %b  %b  %b  %b  %b  %b", $time, v0x13fe496f0_0, v0x13fe49660_0, v0x13fe495d0_0, v0x13fe494a0_0, v0x13fe48f80_0, v0x13fe49010_0, v0x13fe490a0_0, v0x13fe49130_0, v0x13fe491e0_0, v0x13fe492b0_0, v0x13fe49360_0, v0x13fe493f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13fe49660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13fe495d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13fe494a0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 61 "$display", "%0dns\011   %b     %b  %b  %b  | %b  %b  %b  %b  %b  %b  %b  %b", $time, v0x13fe496f0_0, v0x13fe49660_0, v0x13fe495d0_0, v0x13fe494a0_0, v0x13fe48f80_0, v0x13fe49010_0, v0x13fe490a0_0, v0x13fe49130_0, v0x13fe491e0_0, v0x13fe492b0_0, v0x13fe49360_0, v0x13fe493f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13fe49660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13fe495d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13fe494a0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 65 "$display", "%0dns\011   %b     %b  %b  %b  | %b  %b  %b  %b  %b  %b  %b  %b", $time, v0x13fe496f0_0, v0x13fe49660_0, v0x13fe495d0_0, v0x13fe494a0_0, v0x13fe48f80_0, v0x13fe49010_0, v0x13fe490a0_0, v0x13fe49130_0, v0x13fe491e0_0, v0x13fe492b0_0, v0x13fe49360_0, v0x13fe493f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13fe49660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13fe495d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13fe494a0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 69 "$display", "%0dns\011   %b     %b  %b  %b  | %b  %b  %b  %b  %b  %b  %b  %b", $time, v0x13fe496f0_0, v0x13fe49660_0, v0x13fe495d0_0, v0x13fe494a0_0, v0x13fe48f80_0, v0x13fe49010_0, v0x13fe490a0_0, v0x13fe49130_0, v0x13fe491e0_0, v0x13fe492b0_0, v0x13fe49360_0, v0x13fe493f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13fe49660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13fe495d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13fe494a0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 73 "$display", "%0dns\011   %b     %b  %b  %b  | %b  %b  %b  %b  %b  %b  %b  %b", $time, v0x13fe496f0_0, v0x13fe49660_0, v0x13fe495d0_0, v0x13fe494a0_0, v0x13fe48f80_0, v0x13fe49010_0, v0x13fe490a0_0, v0x13fe49130_0, v0x13fe491e0_0, v0x13fe492b0_0, v0x13fe49360_0, v0x13fe493f0_0 {0 0 0};
    %vpi_call 2 77 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "decoder3to8_tb.v";
    "./minne.v";
    "./bitcell_v2.v";
