============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Oct 29 2024  12:00:47 pm
  Module:                 alu
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Path 1: VIOLATED Late External Delay Assertion
Endpoint:   carry_out16 (^) checked with leading edge of 'func_clk'
Beginpoint: cin         (^) triggered by leading edge of 'func_clk'
Other End Arrival Time           1000
- External Delay                  600
= Required Time                   400
- Arrival Time                    913
= Slack Time                     -513
    Clock Rise Edge                        0
    + Input Delay                        400
    = Beginpoint Arrival Time            400
---------------------------------------------------------------------------------------------------
                Pin              Edge        Cell         Fanout Load Slew Delay  Arrival Required 
                                                                 (fF) (ps)  (ps) Time(ps) Time(ps) 
---------------------------------------------------------------------------------------------------
       cin                   (u) ^                             3  3.6    0    +0      400     -113 
       carry_unit1/g772/in_1     ^                                            +0      400     -113 
       carry_unit1/g772/z    (u) v     unmapped_complex2       1  1.2    0   +58      458      -55 
       carry_unit1/g750/in_0     v                                            +0      458      -55 
       carry_unit1/g750/z    (u) ^     unmapped_nand2          3  3.6    0   +76      533       20 
       carry_unit2/g755/in_1     ^                                            +0      533       20 
       carry_unit2/g755/z    (u) v     unmapped_complex2       1  1.2    0   +58      591       78 
       carry_unit2/g733/in_0     v                                            +0      591       78 
       carry_unit2/g733/z    (u) ^     unmapped_nand2          3  3.6    0   +76      666      154 
       carry_unit3/g756/in_1     ^                                            +0      666      154 
       carry_unit3/g756/z    (u) v     unmapped_complex2       1  1.2    0   +58      724      211 
       carry_unit3/g734/in_0     v                                            +0      724      211 
       carry_unit3/g734/z    (u) ^     unmapped_nand2          3  3.6    0   +76      800      287 
       carry_unit4/g807/in_0     ^                                            +0      800      287 
       carry_unit4/g807/z    (u) ^     unmapped_complex3       1  0.0    0  +113      913      400 
       carry_out16           <<< ^                                            +0      913      400 
---------------------------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')

(u) : Net has unmapped pin(s).
