# RISC-V-RV32I-RTL-Processor-Design
RTL implementation of a 32-bit RISC-V RV32I processor using synthesizable Verilog HDL, featuring a 3-stage pipelined architecture (Fetch, Decode, Execute) with modular datapath and control design for academic and learning purposes.
