#Build: Synplify Premier I-2013.09-SP1 , Build 704R, Nov 22 2013
#install: C:\EEE\Synopsys\fpga_I-2013.09-SP1
#OS: Windows 7 6.1
#Hostname: EEWS506A-016

#Implementation: rev_2

$ Start of Compile
#Sun Mar 20 17:08:11 2016

Synopsys VHDL Compiler, version comp201309rcp1, Build 042R, built Nov 24 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N: CD720 :"C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Top entity is set to vdp.
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\config_pack.vhd changed - recompiling
File C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std_textio.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Synthesizing work.vdp.rtl 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":139:7:139:9|Synthesizing work.rcb.rtl1 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:17:192:18|Using sequential encoding for type rcb_states
@W: CG296 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":252:9:252:15|Incomplete sensitivity list - assuming completeness
@W: CG290 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":261:5:261:12|Referenced variable word_reg is not in sensitivity list
@W: CG296 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":273:8:273:14|Incomplete sensitivity list - assuming completeness
@W: CG290 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":277:6:277:16|Referenced variable idle_cycles is not in sensitivity list
@W: CD434 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":284:63:284:68|Signal pixnum in the sensitivity list is not used in the process
@W: CG296 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":284:11:284:17|Incomplete sensitivity list - assuming completeness
@W: CG290 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":339:23:339:29|Referenced variable xy_prev.y is not in sensitivity list
@W: CG290 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":338:32:338:38|Referenced variable xy_prev.x is not in sensitivity list
@W: CG290 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":296:5:296:13|Referenced variable vram_done is not in sensitivity list
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":182:16:182:23|Signal pixnum_i is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":10:7:10:13|Synthesizing work.ram_fsm.synth 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":30:16:30:17|Using sequential encoding for type state_t
@W: CG296 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":50:5:50:11|Incomplete sensitivity list - assuming completeness
@W: CG290 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":70:16:70:20|Referenced variable cache_0 is not in sensitivity list
@W: CG290 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":70:16:70:20|Referenced variable cache_1 is not in sensitivity list
@W: CG290 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":75:37:75:40|Referenced variable vdin is not in sensitivity list
@W: CG290 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":70:16:70:20|Referenced variable cache_2 is not in sensitivity list
@W: CG290 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":70:16:70:20|Referenced variable cache_3 is not in sensitivity list
@W: CG290 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":70:16:70:20|Referenced variable cache_4 is not in sensitivity list
@W: CG290 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":70:16:70:20|Referenced variable cache_5 is not in sensitivity list
@W: CG290 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":70:16:70:20|Referenced variable cache_6 is not in sensitivity list
@W: CG290 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":70:16:70:20|Referenced variable cache_7 is not in sensitivity list
@W: CG290 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":70:16:70:20|Referenced variable cache_8 is not in sensitivity list
@W: CG290 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":70:16:70:20|Referenced variable cache_9 is not in sensitivity list
@W: CG290 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":70:16:70:20|Referenced variable cache_10 is not in sensitivity list
@W: CG290 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":70:16:70:20|Referenced variable cache_11 is not in sensitivity list
@W: CG290 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":70:16:70:20|Referenced variable cache_12 is not in sensitivity list
@W: CG290 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":70:16:70:20|Referenced variable cache_13 is not in sensitivity list
@W: CG290 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":70:16:70:20|Referenced variable cache_14 is not in sensitivity list
@W: CG290 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":70:16:70:20|Referenced variable cache_15 is not in sensitivity list
Post processing for work.ram_fsm.synth
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":67:2:67:3|Latch generated from process for signal data_ram_i(15 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":67:2:67:3|Latch generated from process for signal addr_ram_i(7 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":67:2:67:3|Latch generated from process for signal cache_reg_15(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":67:2:67:3|Latch generated from process for signal cache_reg_14(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":67:2:67:3|Latch generated from process for signal cache_reg_13(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":67:2:67:3|Latch generated from process for signal cache_reg_12(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":67:2:67:3|Latch generated from process for signal cache_reg_11(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":67:2:67:3|Latch generated from process for signal cache_reg_10(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":67:2:67:3|Latch generated from process for signal cache_reg_9(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":67:2:67:3|Latch generated from process for signal cache_reg_8(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":67:2:67:3|Latch generated from process for signal cache_reg_7(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":67:2:67:3|Latch generated from process for signal cache_reg_6(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":67:2:67:3|Latch generated from process for signal cache_reg_5(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":67:2:67:3|Latch generated from process for signal cache_reg_4(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":67:2:67:3|Latch generated from process for signal cache_reg_3(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":67:2:67:3|Latch generated from process for signal cache_reg_2(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":67:2:67:3|Latch generated from process for signal cache_reg_1(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":67:2:67:3|Latch generated from process for signal cache_reg_0(1 downto 0); possible missing assignment in an if or case statement.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":8:7:8:20|Synthesizing work.pix_word_cache.together 
Post processing for work.pix_word_cache.together
@W: CL169 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":75:15:75:28|Pruning register case_statement(1 downto 0)  
Post processing for work.rcb.rtl1
@N: CL177 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":193:8:193:16|Sharing sequential element rcb_state.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":275:2:275:3|Latch generated from process for signal vram_write; possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":301:2:301:3|Latch generated from process for signal xy_min.Y(5 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":301:2:301:3|Latch generated from process for signal xy_min.X(5 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":301:2:301:3|Latch generated from process for signal xy_max.Y(5 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":301:2:301:3|Latch generated from process for signal xy_max.X(5 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":301:2:301:3|Latch generated from process for signal busy; possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":301:2:301:3|Latch generated from process for signal vram_start; possible missing assignment in an if or case statement.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":7:7:7:8|Synthesizing work.db.rtl 
@N: CD231 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd":20:16:20:17|Using onehot encoding for type state_db (s_wait="100000000")
@W: CG296 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":170:9:170:15|Incomplete sensitivity list - assuming completeness
@W: CG290 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":60:60:60:60|Referenced variable hdb_reg is not in sensitivity list
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":363:7:363:21|Synthesizing work.draw_any_octant.comb 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":236:7:236:10|Synthesizing work.swap.rtl 
Post processing for work.swap.rtl
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":279:7:279:9|Synthesizing work.inv.rtl 
Post processing for work.inv.rtl
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":113:7:113:17|Synthesizing work.draw_octant.comb 
Post processing for work.draw_octant.comb
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":315:7:315:8|Synthesizing work.rd.behav 
Post processing for work.rd.behav
Post processing for work.draw_any_octant.comb
Post processing for work.db.rtl
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":230:2:230:3|Latch generated from process for signal oct_lock; possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":230:2:230:3|Latch generated from process for signal mux_out; possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":285:2:285:3|Latch generated from process for signal dbb_bus.rcb_cmd(2 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":230:2:230:3|Latch generated from process for signal update_old; possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":230:2:230:3|Latch generated from process for signal mux_in; possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":230:2:230:3|Latch generated from process for signal init; possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":230:2:230:3|Latch generated from process for signal draw; possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":230:2:230:3|Latch generated from process for signal disable; possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":230:2:230:3|Latch generated from process for signal dbb_bus.startcmd; possible missing assignment in an if or case statement.
@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":230:2:230:3|Latch generated from process for signal busy; possible missing assignment in an if or case statement.
Post processing for work.vdp.rtl
@N: CL201 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:8:50:19|Trying to extract state machine for register db_fsm_state
Extracted state machine for register db_fsm_state
State machine has 9 reachable states with original encodings of:
   000000001
   000000010
   000000100
   000001000
   000010000
   000100000
   001000000
   010000000
   100000000
@N: CL201 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":31:8:31:12|Trying to extract state machine for register state
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 82MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Mar 20 17:08:13 2016

###########################################################]
Premap Report

Synopsys Altera Technology Pre-mapping, Version maprc, Build 1911R, Built Nov 26 2013 22:30:01
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2013.09-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\proj_1_scck.rpt 
Printing clock  summary report in "\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\proj_1_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

@W: FA109 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\exercises.vhd":279:7:279:9|Changing sub-design name inv to inv_synplcty to avoid name collision with Altera primitive, LPM name or Verilog reserved word. 

Finished Clear Box Flow. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 116MB)

@W: FA401 |Found flip-flop with unsupported asynchronous set. Implemented set functionality by creating a latch.
@W: MT462 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\rcb.vhd":54:7:54:50|Net RCB1.E2.C1\.un5_state appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\rcb.vhd":374:11:374:16|Net RCB1.delaycmd_1_sqmuxa appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":285:2:285:3|Net DB1.un1_db_fsm_state_10 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":230:2:230:3|Net DB1.un1_db_fsm_state_7 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":230:2:230:3|Net DB1.un1_db_fsm_state_6 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":230:2:230:3|Net DB1.un1_db_fsm_state_4 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":230:2:230:3|Net DB1.un1_db_fsm_state_9 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":230:2:230:3|Net DB1.un1_db_fsm_state_3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":230:2:230:3|Net DB1.un1_db_fsm_state_8 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":230:2:230:3|Net DB1.un1_db_fsm_state_5 appears to be an unidentified clock source. Assuming default frequency. 


Clock Summary
**************

Start                                Requested     Requested     Clock                      Clock                
Clock                                Frequency     Period        Type                       Group                
-----------------------------------------------------------------------------------------------------------------
System                               429.1 MHz     2.330         system                     system_clkgroup      
db|db_fsm_state_derived_clock[1]     1.0 MHz       1000.000      derived (from vdp|clk)     Autoconstr_clkgroup_0
db|db_fsm_state_derived_clock[5]     1.0 MHz       1000.000      derived (from vdp|clk)     Autoconstr_clkgroup_0
ram_fsm|state_derived_clock[1]       1.0 MHz       1000.000      derived (from vdp|clk)     Autoconstr_clkgroup_0
ram_fsm|state_derived_clock[2]       1.0 MHz       1000.000      derived (from vdp|clk)     Autoconstr_clkgroup_0
vdp|clk                              1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0
=================================================================================================================

@W: MT531 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":230:2:230:3|Found signal identified as System clock which controls 16 sequential elements including DB1.disable.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\exercises.vhd":324:20:324:25|Found inferred clock vdp|clk which controls 231 sequential elements including DB1.DAB.RD1.R1\.swapxy. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\proj_1.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 51MB peak: 116MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Mar 20 17:08:16 2016

###########################################################]
Map & Optimize Report

Synopsys Altera Technology Mapper, Version maprc, Build 1911R, Built Nov 26 2013 22:30:01
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2013.09-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 116MB)

@W: MO171 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":230:2:230:3|Sequential instance DB1.init reduced to a combinational gate by constant propagation 
@W: MO171 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":230:2:230:3|Sequential instance DB1.draw reduced to a combinational gate by constant propagation 
@W: MO171 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":285:2:285:3|Sequential instance DB1.dbb_bus\.rcb_cmd[2] reduced to a combinational gate by constant propagation 
@W: MO171 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":230:2:230:3|Sequential instance DB1.update_old reduced to a combinational gate by constant propagation 
@W: MO171 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":230:2:230:3|Sequential instance DB1.mux_in reduced to a combinational gate by constant propagation 
@W: MO171 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":230:2:230:3|Sequential instance DB1.hdb_busy reduced to a combinational gate by constant propagation 
@W: MO171 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":230:2:230:3|Sequential instance DB1.dbb_bus\.startcmd reduced to a combinational gate by constant propagation 

Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":230:2:230:3|Net DB1.un1_db_fsm_state_7 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":230:2:230:3|Net DB1.un1_db_fsm_state_6 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":230:2:230:3|Net DB1.un1_db_fsm_state_4 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":230:2:230:3|Net DB1.un1_db_fsm_state_9 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":230:2:230:3|Net DB1.un1_db_fsm_state_8 appears to be an unidentified clock source. Assuming default frequency. 
@N: MT206 |Auto Constrain mode is enabled
@N: MT336 |Time borrowing improved slack from -2.4176 ns  to -1.3019 ns.  
@W: MT337 |Time borrowing decreased slack from -1.7667 ns  to -1.9991 ns.  

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 116MB)

Encoding state machine db_fsm_state[0:8] (view:work.db(rtl))
original code -> new code
   000000001 -> 000000000
   000000010 -> 000000011
   000000100 -> 000000101
   000001000 -> 000001001
   000010000 -> 000010001
   000100000 -> 000100001
   001000000 -> 001000001
   010000000 -> 010000001
   100000000 -> 100000001
@N:"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\exercises.vhd":126:13:126:14|Found counter in view:work.draw_octant(comb) inst R1\.y1[5:0]
@N:"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\exercises.vhd":126:9:126:10|Found counter in view:work.draw_octant(comb) inst R1\.x1[5:0]
@N:"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\rcb.vhd":167:8:167:16|Found counter in view:work.rcb(rtl1) inst RCB_FSM\.clrxy_reg\.X[5:0]
@N:"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\rcb.vhd":167:8:167:16|Found counter in view:work.rcb(rtl1) inst RCB_FSM\.clrxy_reg\.Y[5:0]
@N:"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\rcb.vhd":173:8:173:18|Found counter in view:work.rcb(rtl1) inst RCB_FSM\.idle_cycles[31:0]
Encoding state machine state[0:3] (view:work.ram_fsm(synth))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 116MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 116MB)

@W: MT337 |Time borrowing decreased slack from -1.1277 ns  to -1.4472 ns.  
Auto Dissolve of E2 (inst of view:work.ram_fsm(synth))

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 120MB)

@N: BN362 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\rcb.vhd":31:8:31:12|Removing sequential instance RCB1.E2.state[0] of view:ALTERA_APEX.S_DFF_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 
@N: BN362 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\rcb.vhd":31:8:31:12|Removing sequential instance RCB1.E2.state[1] of view:ALTERA_APEX.S_DFF_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 
@N: BN362 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\rcb.vhd":374:11:374:16|Removing sequential instance RCB1.nstate[0] of view:ALTERA_APEX.S_DFF_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 
@N: BN362 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":50:8:50:19|Removing sequential instance DB1.db_fsm_state[5] of view:ALTERA_APEX.S_DFF_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 
@N: BN362 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":50:8:50:19|Removing sequential instance DB1.db_fsm_state[0] of view:ALTERA_APEX.S_DFFE_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 
@N: BN362 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":50:8:50:19|Removing sequential instance DB1.db_fsm_state[2] of view:ALTERA_APEX.S_DFF_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 
@N: BN362 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":50:8:50:19|Removing sequential instance DB1.db_fsm_state[1] of view:ALTERA_APEX.S_DFF_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 
@N: BN362 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":50:8:50:19|Removing sequential instance DB1.db_fsm_state[4] of view:ALTERA_APEX.S_DFF_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 
@N: BN362 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":50:8:50:19|Removing sequential instance DB1.db_fsm_state_0[2] of view:ALTERA_APEX.S_DFF_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 
@N: BN362 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":50:8:50:19|Removing sequential instance DB1.db_fsm_state_i[8] of view:ALTERA_APEX.S_DFF_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 
@N: BN362 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":50:8:50:19|Removing sequential instance DB1.db_fsm_state[3] of view:ALTERA_APEX.S_DFF_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 
@N: BN362 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":50:8:50:19|Removing sequential instance DB1.db_fsm_state_0[0] of view:ALTERA_APEX.S_DFFE_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 
@N: BN362 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":50:8:50:19|Removing sequential instance DB1.db_fsm_state[7] of view:ALTERA_APEX.S_DFF_P(PRIM) in hierarchy view:work.vdp(rtl) because there are no references to its outputs 
@W: MF673 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\rcb.vhd":301:2:301:3|Omitting clock optimization on latch RCB1.vram_start (view:work.vdp(rtl)) which could introduce a combinational loop.
@W: MF576 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\rcb.vhd":301:2:301:3|Transparent phase of latch has been extended by clock gate. Performing clock optimization on instance RCB1.busy (view:work.vdp(rtl)).

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:04s; Memory used current: 125MB peak: 126MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:04s; Memory used current: 128MB peak: 129MB)

Warning: Found 49 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.X[0]
1) instance RCB1.xy_max\.X_xo[0] (view:work.vdp(rtl)), output net "RCB1.xy_max\.X[0]" in work.vdp(rtl)
    net        RCB1.xy_max\.X[0]
    input  pin RCB1.xy_max\.X_en[0]/A[0]
    instance   RCB1.xy_max\.X_en[0] (cell mux)
    output pin RCB1.xy_max\.X_en[0]/OUT[0]
    net        N_3427
    input  pin RCB1.xy_max\.X_xs[0]/I[0]
    instance   RCB1.xy_max\.X_xs[0] (cell xor)
    output pin RCB1.xy_max\.X_xs[0]/OUT
    net        RCB1.xy_max\.X_xs_4
    input  pin RCB1.xy_max\.X_m_4/A[0]
    instance   RCB1.xy_max\.X_m_4 (cell mux)
    output pin RCB1.xy_max\.X_m_4/OUT[0]
    net        RCB1.xy_max\.X_m_10
    input  pin RCB1.xy_max\.X_s_4_latmux/B[0]
    instance   RCB1.xy_max\.X_s_4_latmux (cell mux)
    output pin RCB1.xy_max\.X_s_4_latmux/OUT[0]
    net        RCB1.xy_max\.X_s_4
    input  pin RCB1.xy_max\.X_xo[0]/I[0]
    instance   RCB1.xy_max\.X_xo[0] (cell xor)
    output pin RCB1.xy_max\.X_xo[0]/OUT
    net        RCB1.xy_max\.X[0]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.X_s_4
2) instance RCB1.xy_max\.X_s_4_latmux (view:work.vdp(rtl)), output net "RCB1.xy_max\.X_s_4" in work.vdp(rtl)
    net        RCB1.xy_max\.X_s_4
    input  pin RCB1.xy_max\.X_xm[0]/I[0]
    instance   RCB1.xy_max\.X_xm[0] (cell xor)
    output pin RCB1.xy_max\.X_xm[0]/OUT
    net        RCB1.xy_max\.X_xm_4
    input  pin RCB1.xy_max\.X_latmux/A[0]
    instance   RCB1.xy_max\.X_latmux (cell mux)
    output pin RCB1.xy_max\.X_latmux/OUT[0]
    net        RCB1.xy_max\.X_m_9
    input  pin RCB1.xy_max\.X_xs[0]/I[1]
    instance   RCB1.xy_max\.X_xs[0] (cell xor)
    output pin RCB1.xy_max\.X_xs[0]/OUT
    net        RCB1.xy_max\.X_xs_4
    input  pin RCB1.xy_max\.X_m_4/A[0]
    instance   RCB1.xy_max\.X_m_4 (cell mux)
    output pin RCB1.xy_max\.X_m_4/OUT[0]
    net        RCB1.xy_max\.X_m_10
    input  pin RCB1.xy_max\.X_s_4_latmux/B[0]
    instance   RCB1.xy_max\.X_s_4_latmux (cell mux)
    output pin RCB1.xy_max\.X_s_4_latmux/OUT[0]
    net        RCB1.xy_max\.X_s_4
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.X[1]
3) instance RCB1.xy_max\.X_xo[1] (view:work.vdp(rtl)), output net "RCB1.xy_max\.X[1]" in work.vdp(rtl)
    net        RCB1.xy_max\.X[1]
    input  pin RCB1.xy_max\.X_en[1]/A[0]
    instance   RCB1.xy_max\.X_en[1] (cell mux)
    output pin RCB1.xy_max\.X_en[1]/OUT[0]
    net        N_3428
    input  pin RCB1.xy_max\.X_xs[1]/I[0]
    instance   RCB1.xy_max\.X_xs[1] (cell xor)
    output pin RCB1.xy_max\.X_xs[1]/OUT
    net        RCB1.xy_max\.X_xs_3
    input  pin RCB1.xy_max\.X_m_3/A[0]
    instance   RCB1.xy_max\.X_m_3 (cell mux)
    output pin RCB1.xy_max\.X_m_3/OUT[0]
    net        RCB1.xy_max\.X_m_8
    input  pin RCB1.xy_max\.X_s_3_latmux/B[0]
    instance   RCB1.xy_max\.X_s_3_latmux (cell mux)
    output pin RCB1.xy_max\.X_s_3_latmux/OUT[0]
    net        RCB1.xy_max\.X_s_3
    input  pin RCB1.xy_max\.X_xo[1]/I[0]
    instance   RCB1.xy_max\.X_xo[1] (cell xor)
    output pin RCB1.xy_max\.X_xo[1]/OUT
    net        RCB1.xy_max\.X[1]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.X_s_3
4) instance RCB1.xy_max\.X_s_3_latmux (view:work.vdp(rtl)), output net "RCB1.xy_max\.X_s_3" in work.vdp(rtl)
    net        RCB1.xy_max\.X_s_3
    input  pin RCB1.xy_max\.X_xm[1]/I[0]
    instance   RCB1.xy_max\.X_xm[1] (cell xor)
    output pin RCB1.xy_max\.X_xm[1]/OUT
    net        RCB1.xy_max\.X_xm_3
    input  pin RCB1.xy_max\.X_latmux_0/A[0]
    instance   RCB1.xy_max\.X_latmux_0 (cell mux)
    output pin RCB1.xy_max\.X_latmux_0/OUT[0]
    net        RCB1.xy_max\.X_m_7
    input  pin RCB1.xy_max\.X_xs[1]/I[1]
    instance   RCB1.xy_max\.X_xs[1] (cell xor)
    output pin RCB1.xy_max\.X_xs[1]/OUT
    net        RCB1.xy_max\.X_xs_3
    input  pin RCB1.xy_max\.X_m_3/A[0]
    instance   RCB1.xy_max\.X_m_3 (cell mux)
    output pin RCB1.xy_max\.X_m_3/OUT[0]
    net        RCB1.xy_max\.X_m_8
    input  pin RCB1.xy_max\.X_s_3_latmux/B[0]
    instance   RCB1.xy_max\.X_s_3_latmux (cell mux)
    output pin RCB1.xy_max\.X_s_3_latmux/OUT[0]
    net        RCB1.xy_max\.X_s_3
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.X[2]
5) instance RCB1.xy_max\.X_xo[2] (view:work.vdp(rtl)), output net "RCB1.xy_max\.X[2]" in work.vdp(rtl)
    net        RCB1.xy_max\.X[2]
    input  pin RCB1.xy_max\.X_en[2]/A[0]
    instance   RCB1.xy_max\.X_en[2] (cell mux)
    output pin RCB1.xy_max\.X_en[2]/OUT[0]
    net        N_3429
    input  pin RCB1.xy_max\.X_xs[2]/I[0]
    instance   RCB1.xy_max\.X_xs[2] (cell xor)
    output pin RCB1.xy_max\.X_xs[2]/OUT
    net        RCB1.xy_max\.X_xs_2
    input  pin RCB1.xy_max\.X_m_2/A[0]
    instance   RCB1.xy_max\.X_m_2 (cell mux)
    output pin RCB1.xy_max\.X_m_2/OUT[0]
    net        RCB1.xy_max\.X_m_6
    input  pin RCB1.xy_max\.X_s_2_latmux/B[0]
    instance   RCB1.xy_max\.X_s_2_latmux (cell mux)
    output pin RCB1.xy_max\.X_s_2_latmux/OUT[0]
    net        RCB1.xy_max\.X_s_2
    input  pin RCB1.xy_max\.X_xo[2]/I[0]
    instance   RCB1.xy_max\.X_xo[2] (cell xor)
    output pin RCB1.xy_max\.X_xo[2]/OUT
    net        RCB1.xy_max\.X[2]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.X_s_2
6) instance RCB1.xy_max\.X_s_2_latmux (view:work.vdp(rtl)), output net "RCB1.xy_max\.X_s_2" in work.vdp(rtl)
    net        RCB1.xy_max\.X_s_2
    input  pin RCB1.xy_max\.X_xm[2]/I[0]
    instance   RCB1.xy_max\.X_xm[2] (cell xor)
    output pin RCB1.xy_max\.X_xm[2]/OUT
    net        RCB1.xy_max\.X_xm_2
    input  pin RCB1.xy_max\.X_latmux_1/A[0]
    instance   RCB1.xy_max\.X_latmux_1 (cell mux)
    output pin RCB1.xy_max\.X_latmux_1/OUT[0]
    net        RCB1.xy_max\.X_m_5
    input  pin RCB1.xy_max\.X_xs[2]/I[1]
    instance   RCB1.xy_max\.X_xs[2] (cell xor)
    output pin RCB1.xy_max\.X_xs[2]/OUT
    net        RCB1.xy_max\.X_xs_2
    input  pin RCB1.xy_max\.X_m_2/A[0]
    instance   RCB1.xy_max\.X_m_2 (cell mux)
    output pin RCB1.xy_max\.X_m_2/OUT[0]
    net        RCB1.xy_max\.X_m_6
    input  pin RCB1.xy_max\.X_s_2_latmux/B[0]
    instance   RCB1.xy_max\.X_s_2_latmux (cell mux)
    output pin RCB1.xy_max\.X_s_2_latmux/OUT[0]
    net        RCB1.xy_max\.X_s_2
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.X[3]
7) instance RCB1.xy_max\.X_xo[3] (view:work.vdp(rtl)), output net "RCB1.xy_max\.X[3]" in work.vdp(rtl)
    net        RCB1.xy_max\.X[3]
    input  pin RCB1.xy_max\.X_en[3]/A[0]
    instance   RCB1.xy_max\.X_en[3] (cell mux)
    output pin RCB1.xy_max\.X_en[3]/OUT[0]
    net        N_3430
    input  pin RCB1.xy_max\.X_xs[3]/I[0]
    instance   RCB1.xy_max\.X_xs[3] (cell xor)
    output pin RCB1.xy_max\.X_xs[3]/OUT
    net        RCB1.xy_max\.X_xs_1
    input  pin RCB1.xy_max\.X_m_1/A[0]
    instance   RCB1.xy_max\.X_m_1 (cell mux)
    output pin RCB1.xy_max\.X_m_1/OUT[0]
    net        RCB1.xy_max\.X_m_4
    input  pin RCB1.xy_max\.X_s_1_latmux/B[0]
    instance   RCB1.xy_max\.X_s_1_latmux (cell mux)
    output pin RCB1.xy_max\.X_s_1_latmux/OUT[0]
    net        RCB1.xy_max\.X_s_1
    input  pin RCB1.xy_max\.X_xo[3]/I[0]
    instance   RCB1.xy_max\.X_xo[3] (cell xor)
    output pin RCB1.xy_max\.X_xo[3]/OUT
    net        RCB1.xy_max\.X[3]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.X_s_1
8) instance RCB1.xy_max\.X_s_1_latmux (view:work.vdp(rtl)), output net "RCB1.xy_max\.X_s_1" in work.vdp(rtl)
    net        RCB1.xy_max\.X_s_1
    input  pin RCB1.xy_max\.X_xm[3]/I[0]
    instance   RCB1.xy_max\.X_xm[3] (cell xor)
    output pin RCB1.xy_max\.X_xm[3]/OUT
    net        RCB1.xy_max\.X_xm_1
    input  pin RCB1.xy_max\.X_latmux_2/A[0]
    instance   RCB1.xy_max\.X_latmux_2 (cell mux)
    output pin RCB1.xy_max\.X_latmux_2/OUT[0]
    net        RCB1.xy_max\.X_m_3
    input  pin RCB1.xy_max\.X_xs[3]/I[1]
    instance   RCB1.xy_max\.X_xs[3] (cell xor)
    output pin RCB1.xy_max\.X_xs[3]/OUT
    net        RCB1.xy_max\.X_xs_1
    input  pin RCB1.xy_max\.X_m_1/A[0]
    instance   RCB1.xy_max\.X_m_1 (cell mux)
    output pin RCB1.xy_max\.X_m_1/OUT[0]
    net        RCB1.xy_max\.X_m_4
    input  pin RCB1.xy_max\.X_s_1_latmux/B[0]
    instance   RCB1.xy_max\.X_s_1_latmux (cell mux)
    output pin RCB1.xy_max\.X_s_1_latmux/OUT[0]
    net        RCB1.xy_max\.X_s_1
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.X[4]
9) instance RCB1.xy_max\.X_xo[4] (view:work.vdp(rtl)), output net "RCB1.xy_max\.X[4]" in work.vdp(rtl)
    net        RCB1.xy_max\.X[4]
    input  pin RCB1.xy_max\.X_en[4]/A[0]
    instance   RCB1.xy_max\.X_en[4] (cell mux)
    output pin RCB1.xy_max\.X_en[4]/OUT[0]
    net        N_3431
    input  pin RCB1.xy_max\.X_xs[4]/I[0]
    instance   RCB1.xy_max\.X_xs[4] (cell xor)
    output pin RCB1.xy_max\.X_xs[4]/OUT
    net        RCB1.xy_max\.X_xs_0
    input  pin RCB1.xy_max\.X_m_0/A[0]
    instance   RCB1.xy_max\.X_m_0 (cell mux)
    output pin RCB1.xy_max\.X_m_0/OUT[0]
    net        RCB1.xy_max\.X_m_2
    input  pin RCB1.xy_max\.X_s_0_latmux/B[0]
    instance   RCB1.xy_max\.X_s_0_latmux (cell mux)
    output pin RCB1.xy_max\.X_s_0_latmux/OUT[0]
    net        RCB1.xy_max\.X_s_0
    input  pin RCB1.xy_max\.X_xo[4]/I[0]
    instance   RCB1.xy_max\.X_xo[4] (cell xor)
    output pin RCB1.xy_max\.X_xo[4]/OUT
    net        RCB1.xy_max\.X[4]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.X_s_0
10) instance RCB1.xy_max\.X_s_0_latmux (view:work.vdp(rtl)), output net "RCB1.xy_max\.X_s_0" in work.vdp(rtl)
    net        RCB1.xy_max\.X_s_0
    input  pin RCB1.xy_max\.X_xm[4]/I[0]
    instance   RCB1.xy_max\.X_xm[4] (cell xor)
    output pin RCB1.xy_max\.X_xm[4]/OUT
    net        RCB1.xy_max\.X_xm_0
    input  pin RCB1.xy_max\.X_latmux_3/A[0]
    instance   RCB1.xy_max\.X_latmux_3 (cell mux)
    output pin RCB1.xy_max\.X_latmux_3/OUT[0]
    net        RCB1.xy_max\.X_m_1
    input  pin RCB1.xy_max\.X_xs[4]/I[1]
    instance   RCB1.xy_max\.X_xs[4] (cell xor)
    output pin RCB1.xy_max\.X_xs[4]/OUT
    net        RCB1.xy_max\.X_xs_0
    input  pin RCB1.xy_max\.X_m_0/A[0]
    instance   RCB1.xy_max\.X_m_0 (cell mux)
    output pin RCB1.xy_max\.X_m_0/OUT[0]
    net        RCB1.xy_max\.X_m_2
    input  pin RCB1.xy_max\.X_s_0_latmux/B[0]
    instance   RCB1.xy_max\.X_s_0_latmux (cell mux)
    output pin RCB1.xy_max\.X_s_0_latmux/OUT[0]
    net        RCB1.xy_max\.X_s_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.X[5]
11) instance RCB1.xy_max\.X_xo[5] (view:work.vdp(rtl)), output net "RCB1.xy_max\.X[5]" in work.vdp(rtl)
    net        RCB1.xy_max\.X[5]
    input  pin RCB1.xy_max\.X_en[5]/A[0]
    instance   RCB1.xy_max\.X_en[5] (cell mux)
    output pin RCB1.xy_max\.X_en[5]/OUT[0]
    net        N_3432
    input  pin RCB1.xy_max\.X_xs[5]/I[0]
    instance   RCB1.xy_max\.X_xs[5] (cell xor)
    output pin RCB1.xy_max\.X_xs[5]/OUT
    net        RCB1.xy_max\.X_xs
    input  pin RCB1.xy_max\.X_m/A[0]
    instance   RCB1.xy_max\.X_m (cell mux)
    output pin RCB1.xy_max\.X_m/OUT[0]
    net        RCB1.xy_max\.X_m_0
    input  pin RCB1.xy_max\.X_s_latmux/B[0]
    instance   RCB1.xy_max\.X_s_latmux (cell mux)
    output pin RCB1.xy_max\.X_s_latmux/OUT[0]
    net        RCB1.xy_max\.X_s
    input  pin RCB1.xy_max\.X_xo[5]/I[0]
    instance   RCB1.xy_max\.X_xo[5] (cell xor)
    output pin RCB1.xy_max\.X_xo[5]/OUT
    net        RCB1.xy_max\.X[5]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.X_s
12) instance RCB1.xy_max\.X_s_latmux (view:work.vdp(rtl)), output net "RCB1.xy_max\.X_s" in work.vdp(rtl)
    net        RCB1.xy_max\.X_s
    input  pin RCB1.xy_max\.X_xm[5]/I[0]
    instance   RCB1.xy_max\.X_xm[5] (cell xor)
    output pin RCB1.xy_max\.X_xm[5]/OUT
    net        RCB1.xy_max\.X_xm
    input  pin RCB1.xy_max\.X_latmux_4/A[0]
    instance   RCB1.xy_max\.X_latmux_4 (cell mux)
    output pin RCB1.xy_max\.X_latmux_4/OUT[0]
    net        RCB1.xy_max\.X_m
    input  pin RCB1.xy_max\.X_xs[5]/I[1]
    instance   RCB1.xy_max\.X_xs[5] (cell xor)
    output pin RCB1.xy_max\.X_xs[5]/OUT
    net        RCB1.xy_max\.X_xs
    input  pin RCB1.xy_max\.X_m/A[0]
    instance   RCB1.xy_max\.X_m (cell mux)
    output pin RCB1.xy_max\.X_m/OUT[0]
    net        RCB1.xy_max\.X_m_0
    input  pin RCB1.xy_max\.X_s_latmux/B[0]
    instance   RCB1.xy_max\.X_s_latmux (cell mux)
    output pin RCB1.xy_max\.X_s_latmux/OUT[0]
    net        RCB1.xy_max\.X_s
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.Y[0]
13) instance RCB1.xy_max\.Y_xo[0] (view:work.vdp(rtl)), output net "RCB1.xy_max\.Y[0]" in work.vdp(rtl)
    net        RCB1.xy_max\.Y[0]
    input  pin RCB1.xy_max\.Y_en[0]/A[0]
    instance   RCB1.xy_max\.Y_en[0] (cell mux)
    output pin RCB1.xy_max\.Y_en[0]/OUT[0]
    net        N_3421
    input  pin RCB1.xy_max\.Y_xs[0]/I[0]
    instance   RCB1.xy_max\.Y_xs[0] (cell xor)
    output pin RCB1.xy_max\.Y_xs[0]/OUT
    net        RCB1.xy_max\.Y_xs_4
    input  pin RCB1.xy_max\.Y_m_4/A[0]
    instance   RCB1.xy_max\.Y_m_4 (cell mux)
    output pin RCB1.xy_max\.Y_m_4/OUT[0]
    net        RCB1.xy_max\.Y_m_10
    input  pin RCB1.xy_max\.Y_s_4_latmux/B[0]
    instance   RCB1.xy_max\.Y_s_4_latmux (cell mux)
    output pin RCB1.xy_max\.Y_s_4_latmux/OUT[0]
    net        RCB1.xy_max\.Y_s_4
    input  pin RCB1.xy_max\.Y_xo[0]/I[0]
    instance   RCB1.xy_max\.Y_xo[0] (cell xor)
    output pin RCB1.xy_max\.Y_xo[0]/OUT
    net        RCB1.xy_max\.Y[0]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.Y_s_4
14) instance RCB1.xy_max\.Y_s_4_latmux (view:work.vdp(rtl)), output net "RCB1.xy_max\.Y_s_4" in work.vdp(rtl)
    net        RCB1.xy_max\.Y_s_4
    input  pin RCB1.xy_max\.Y_xm[0]/I[0]
    instance   RCB1.xy_max\.Y_xm[0] (cell xor)
    output pin RCB1.xy_max\.Y_xm[0]/OUT
    net        RCB1.xy_max\.Y_xm_4
    input  pin RCB1.xy_max\.Y_latmux/A[0]
    instance   RCB1.xy_max\.Y_latmux (cell mux)
    output pin RCB1.xy_max\.Y_latmux/OUT[0]
    net        RCB1.xy_max\.Y_m_9
    input  pin RCB1.xy_max\.Y_xs[0]/I[1]
    instance   RCB1.xy_max\.Y_xs[0] (cell xor)
    output pin RCB1.xy_max\.Y_xs[0]/OUT
    net        RCB1.xy_max\.Y_xs_4
    input  pin RCB1.xy_max\.Y_m_4/A[0]
    instance   RCB1.xy_max\.Y_m_4 (cell mux)
    output pin RCB1.xy_max\.Y_m_4/OUT[0]
    net        RCB1.xy_max\.Y_m_10
    input  pin RCB1.xy_max\.Y_s_4_latmux/B[0]
    instance   RCB1.xy_max\.Y_s_4_latmux (cell mux)
    output pin RCB1.xy_max\.Y_s_4_latmux/OUT[0]
    net        RCB1.xy_max\.Y_s_4
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.Y[1]
15) instance RCB1.xy_max\.Y_xo[1] (view:work.vdp(rtl)), output net "RCB1.xy_max\.Y[1]" in work.vdp(rtl)
    net        RCB1.xy_max\.Y[1]
    input  pin RCB1.xy_max\.Y_en[1]/A[0]
    instance   RCB1.xy_max\.Y_en[1] (cell mux)
    output pin RCB1.xy_max\.Y_en[1]/OUT[0]
    net        N_3422
    input  pin RCB1.xy_max\.Y_xs[1]/I[0]
    instance   RCB1.xy_max\.Y_xs[1] (cell xor)
    output pin RCB1.xy_max\.Y_xs[1]/OUT
    net        RCB1.xy_max\.Y_xs_3
    input  pin RCB1.xy_max\.Y_m_3/A[0]
    instance   RCB1.xy_max\.Y_m_3 (cell mux)
    output pin RCB1.xy_max\.Y_m_3/OUT[0]
    net        RCB1.xy_max\.Y_m_8
    input  pin RCB1.xy_max\.Y_s_3_latmux/B[0]
    instance   RCB1.xy_max\.Y_s_3_latmux (cell mux)
    output pin RCB1.xy_max\.Y_s_3_latmux/OUT[0]
    net        RCB1.xy_max\.Y_s_3
    input  pin RCB1.xy_max\.Y_xo[1]/I[0]
    instance   RCB1.xy_max\.Y_xo[1] (cell xor)
    output pin RCB1.xy_max\.Y_xo[1]/OUT
    net        RCB1.xy_max\.Y[1]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.Y_s_3
16) instance RCB1.xy_max\.Y_s_3_latmux (view:work.vdp(rtl)), output net "RCB1.xy_max\.Y_s_3" in work.vdp(rtl)
    net        RCB1.xy_max\.Y_s_3
    input  pin RCB1.xy_max\.Y_xm[1]/I[0]
    instance   RCB1.xy_max\.Y_xm[1] (cell xor)
    output pin RCB1.xy_max\.Y_xm[1]/OUT
    net        RCB1.xy_max\.Y_xm_3
    input  pin RCB1.xy_max\.Y_latmux_0/A[0]
    instance   RCB1.xy_max\.Y_latmux_0 (cell mux)
    output pin RCB1.xy_max\.Y_latmux_0/OUT[0]
    net        RCB1.xy_max\.Y_m_7
    input  pin RCB1.xy_max\.Y_xs[1]/I[1]
    instance   RCB1.xy_max\.Y_xs[1] (cell xor)
    output pin RCB1.xy_max\.Y_xs[1]/OUT
    net        RCB1.xy_max\.Y_xs_3
    input  pin RCB1.xy_max\.Y_m_3/A[0]
    instance   RCB1.xy_max\.Y_m_3 (cell mux)
    output pin RCB1.xy_max\.Y_m_3/OUT[0]
    net        RCB1.xy_max\.Y_m_8
    input  pin RCB1.xy_max\.Y_s_3_latmux/B[0]
    instance   RCB1.xy_max\.Y_s_3_latmux (cell mux)
    output pin RCB1.xy_max\.Y_s_3_latmux/OUT[0]
    net        RCB1.xy_max\.Y_s_3
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.Y[2]
17) instance RCB1.xy_max\.Y_xo[2] (view:work.vdp(rtl)), output net "RCB1.xy_max\.Y[2]" in work.vdp(rtl)
    net        RCB1.xy_max\.Y[2]
    input  pin RCB1.xy_max\.Y_en[2]/A[0]
    instance   RCB1.xy_max\.Y_en[2] (cell mux)
    output pin RCB1.xy_max\.Y_en[2]/OUT[0]
    net        N_3423
    input  pin RCB1.xy_max\.Y_xs[2]/I[0]
    instance   RCB1.xy_max\.Y_xs[2] (cell xor)
    output pin RCB1.xy_max\.Y_xs[2]/OUT
    net        RCB1.xy_max\.Y_xs_2
    input  pin RCB1.xy_max\.Y_m_2/A[0]
    instance   RCB1.xy_max\.Y_m_2 (cell mux)
    output pin RCB1.xy_max\.Y_m_2/OUT[0]
    net        RCB1.xy_max\.Y_m_6
    input  pin RCB1.xy_max\.Y_s_2_latmux/B[0]
    instance   RCB1.xy_max\.Y_s_2_latmux (cell mux)
    output pin RCB1.xy_max\.Y_s_2_latmux/OUT[0]
    net        RCB1.xy_max\.Y_s_2
    input  pin RCB1.xy_max\.Y_xo[2]/I[0]
    instance   RCB1.xy_max\.Y_xo[2] (cell xor)
    output pin RCB1.xy_max\.Y_xo[2]/OUT
    net        RCB1.xy_max\.Y[2]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.Y_s_2
18) instance RCB1.xy_max\.Y_s_2_latmux (view:work.vdp(rtl)), output net "RCB1.xy_max\.Y_s_2" in work.vdp(rtl)
    net        RCB1.xy_max\.Y_s_2
    input  pin RCB1.xy_max\.Y_xm[2]/I[0]
    instance   RCB1.xy_max\.Y_xm[2] (cell xor)
    output pin RCB1.xy_max\.Y_xm[2]/OUT
    net        RCB1.xy_max\.Y_xm_2
    input  pin RCB1.xy_max\.Y_latmux_1/A[0]
    instance   RCB1.xy_max\.Y_latmux_1 (cell mux)
    output pin RCB1.xy_max\.Y_latmux_1/OUT[0]
    net        RCB1.xy_max\.Y_m_5
    input  pin RCB1.xy_max\.Y_xs[2]/I[1]
    instance   RCB1.xy_max\.Y_xs[2] (cell xor)
    output pin RCB1.xy_max\.Y_xs[2]/OUT
    net        RCB1.xy_max\.Y_xs_2
    input  pin RCB1.xy_max\.Y_m_2/A[0]
    instance   RCB1.xy_max\.Y_m_2 (cell mux)
    output pin RCB1.xy_max\.Y_m_2/OUT[0]
    net        RCB1.xy_max\.Y_m_6
    input  pin RCB1.xy_max\.Y_s_2_latmux/B[0]
    instance   RCB1.xy_max\.Y_s_2_latmux (cell mux)
    output pin RCB1.xy_max\.Y_s_2_latmux/OUT[0]
    net        RCB1.xy_max\.Y_s_2
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.Y[3]
19) instance RCB1.xy_max\.Y_xo[3] (view:work.vdp(rtl)), output net "RCB1.xy_max\.Y[3]" in work.vdp(rtl)
    net        RCB1.xy_max\.Y[3]
    input  pin RCB1.xy_max\.Y_en[3]/A[0]
    instance   RCB1.xy_max\.Y_en[3] (cell mux)
    output pin RCB1.xy_max\.Y_en[3]/OUT[0]
    net        N_3424
    input  pin RCB1.xy_max\.Y_xs[3]/I[0]
    instance   RCB1.xy_max\.Y_xs[3] (cell xor)
    output pin RCB1.xy_max\.Y_xs[3]/OUT
    net        RCB1.xy_max\.Y_xs_1
    input  pin RCB1.xy_max\.Y_m_1/A[0]
    instance   RCB1.xy_max\.Y_m_1 (cell mux)
    output pin RCB1.xy_max\.Y_m_1/OUT[0]
    net        RCB1.xy_max\.Y_m_4
    input  pin RCB1.xy_max\.Y_s_1_latmux/B[0]
    instance   RCB1.xy_max\.Y_s_1_latmux (cell mux)
    output pin RCB1.xy_max\.Y_s_1_latmux/OUT[0]
    net        RCB1.xy_max\.Y_s_1
    input  pin RCB1.xy_max\.Y_xo[3]/I[0]
    instance   RCB1.xy_max\.Y_xo[3] (cell xor)
    output pin RCB1.xy_max\.Y_xo[3]/OUT
    net        RCB1.xy_max\.Y[3]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.Y_s_1
20) instance RCB1.xy_max\.Y_s_1_latmux (view:work.vdp(rtl)), output net "RCB1.xy_max\.Y_s_1" in work.vdp(rtl)
    net        RCB1.xy_max\.Y_s_1
    input  pin RCB1.xy_max\.Y_xm[3]/I[0]
    instance   RCB1.xy_max\.Y_xm[3] (cell xor)
    output pin RCB1.xy_max\.Y_xm[3]/OUT
    net        RCB1.xy_max\.Y_xm_1
    input  pin RCB1.xy_max\.Y_latmux_2/A[0]
    instance   RCB1.xy_max\.Y_latmux_2 (cell mux)
    output pin RCB1.xy_max\.Y_latmux_2/OUT[0]
    net        RCB1.xy_max\.Y_m_3
    input  pin RCB1.xy_max\.Y_xs[3]/I[1]
    instance   RCB1.xy_max\.Y_xs[3] (cell xor)
    output pin RCB1.xy_max\.Y_xs[3]/OUT
    net        RCB1.xy_max\.Y_xs_1
    input  pin RCB1.xy_max\.Y_m_1/A[0]
    instance   RCB1.xy_max\.Y_m_1 (cell mux)
    output pin RCB1.xy_max\.Y_m_1/OUT[0]
    net        RCB1.xy_max\.Y_m_4
    input  pin RCB1.xy_max\.Y_s_1_latmux/B[0]
    instance   RCB1.xy_max\.Y_s_1_latmux (cell mux)
    output pin RCB1.xy_max\.Y_s_1_latmux/OUT[0]
    net        RCB1.xy_max\.Y_s_1
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.Y[4]
21) instance RCB1.xy_max\.Y_xo[4] (view:work.vdp(rtl)), output net "RCB1.xy_max\.Y[4]" in work.vdp(rtl)
    net        RCB1.xy_max\.Y[4]
    input  pin RCB1.xy_max\.Y_en[4]/A[0]
    instance   RCB1.xy_max\.Y_en[4] (cell mux)
    output pin RCB1.xy_max\.Y_en[4]/OUT[0]
    net        N_3425
    input  pin RCB1.xy_max\.Y_xs[4]/I[0]
    instance   RCB1.xy_max\.Y_xs[4] (cell xor)
    output pin RCB1.xy_max\.Y_xs[4]/OUT
    net        RCB1.xy_max\.Y_xs_0
    input  pin RCB1.xy_max\.Y_m_0/A[0]
    instance   RCB1.xy_max\.Y_m_0 (cell mux)
    output pin RCB1.xy_max\.Y_m_0/OUT[0]
    net        RCB1.xy_max\.Y_m_2
    input  pin RCB1.xy_max\.Y_s_0_latmux/B[0]
    instance   RCB1.xy_max\.Y_s_0_latmux (cell mux)
    output pin RCB1.xy_max\.Y_s_0_latmux/OUT[0]
    net        RCB1.xy_max\.Y_s_0
    input  pin RCB1.xy_max\.Y_xo[4]/I[0]
    instance   RCB1.xy_max\.Y_xo[4] (cell xor)
    output pin RCB1.xy_max\.Y_xo[4]/OUT
    net        RCB1.xy_max\.Y[4]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.Y_s_0
22) instance RCB1.xy_max\.Y_s_0_latmux (view:work.vdp(rtl)), output net "RCB1.xy_max\.Y_s_0" in work.vdp(rtl)
    net        RCB1.xy_max\.Y_s_0
    input  pin RCB1.xy_max\.Y_xm[4]/I[0]
    instance   RCB1.xy_max\.Y_xm[4] (cell xor)
    output pin RCB1.xy_max\.Y_xm[4]/OUT
    net        RCB1.xy_max\.Y_xm_0
    input  pin RCB1.xy_max\.Y_latmux_3/A[0]
    instance   RCB1.xy_max\.Y_latmux_3 (cell mux)
    output pin RCB1.xy_max\.Y_latmux_3/OUT[0]
    net        RCB1.xy_max\.Y_m_1
    input  pin RCB1.xy_max\.Y_xs[4]/I[1]
    instance   RCB1.xy_max\.Y_xs[4] (cell xor)
    output pin RCB1.xy_max\.Y_xs[4]/OUT
    net        RCB1.xy_max\.Y_xs_0
    input  pin RCB1.xy_max\.Y_m_0/A[0]
    instance   RCB1.xy_max\.Y_m_0 (cell mux)
    output pin RCB1.xy_max\.Y_m_0/OUT[0]
    net        RCB1.xy_max\.Y_m_2
    input  pin RCB1.xy_max\.Y_s_0_latmux/B[0]
    instance   RCB1.xy_max\.Y_s_0_latmux (cell mux)
    output pin RCB1.xy_max\.Y_s_0_latmux/OUT[0]
    net        RCB1.xy_max\.Y_s_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.Y[5]
23) instance RCB1.xy_max\.Y_xo[5] (view:work.vdp(rtl)), output net "RCB1.xy_max\.Y[5]" in work.vdp(rtl)
    net        RCB1.xy_max\.Y[5]
    input  pin RCB1.xy_max\.Y_en[5]/A[0]
    instance   RCB1.xy_max\.Y_en[5] (cell mux)
    output pin RCB1.xy_max\.Y_en[5]/OUT[0]
    net        N_3426
    input  pin RCB1.xy_max\.Y_xs[5]/I[0]
    instance   RCB1.xy_max\.Y_xs[5] (cell xor)
    output pin RCB1.xy_max\.Y_xs[5]/OUT
    net        RCB1.xy_max\.Y_xs
    input  pin RCB1.xy_max\.Y_m/A[0]
    instance   RCB1.xy_max\.Y_m (cell mux)
    output pin RCB1.xy_max\.Y_m/OUT[0]
    net        RCB1.xy_max\.Y_m_0
    input  pin RCB1.xy_max\.Y_s_latmux/B[0]
    instance   RCB1.xy_max\.Y_s_latmux (cell mux)
    output pin RCB1.xy_max\.Y_s_latmux/OUT[0]
    net        RCB1.xy_max\.Y_s
    input  pin RCB1.xy_max\.Y_xo[5]/I[0]
    instance   RCB1.xy_max\.Y_xo[5] (cell xor)
    output pin RCB1.xy_max\.Y_xo[5]/OUT
    net        RCB1.xy_max\.Y[5]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_max\.Y_s
24) instance RCB1.xy_max\.Y_s_latmux (view:work.vdp(rtl)), output net "RCB1.xy_max\.Y_s" in work.vdp(rtl)
    net        RCB1.xy_max\.Y_s
    input  pin RCB1.xy_max\.Y_xm[5]/I[0]
    instance   RCB1.xy_max\.Y_xm[5] (cell xor)
    output pin RCB1.xy_max\.Y_xm[5]/OUT
    net        RCB1.xy_max\.Y_xm
    input  pin RCB1.xy_max\.Y_latmux_4/A[0]
    instance   RCB1.xy_max\.Y_latmux_4 (cell mux)
    output pin RCB1.xy_max\.Y_latmux_4/OUT[0]
    net        RCB1.xy_max\.Y_m
    input  pin RCB1.xy_max\.Y_xs[5]/I[1]
    instance   RCB1.xy_max\.Y_xs[5] (cell xor)
    output pin RCB1.xy_max\.Y_xs[5]/OUT
    net        RCB1.xy_max\.Y_xs
    input  pin RCB1.xy_max\.Y_m/A[0]
    instance   RCB1.xy_max\.Y_m (cell mux)
    output pin RCB1.xy_max\.Y_m/OUT[0]
    net        RCB1.xy_max\.Y_m_0
    input  pin RCB1.xy_max\.Y_s_latmux/B[0]
    instance   RCB1.xy_max\.Y_s_latmux (cell mux)
    output pin RCB1.xy_max\.Y_s_latmux/OUT[0]
    net        RCB1.xy_max\.Y_s
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.X[0]
25) instance RCB1.xy_min\.X_xo[0] (view:work.vdp(rtl)), output net "RCB1.xy_min\.X[0]" in work.vdp(rtl)
    net        RCB1.xy_min\.X[0]
    input  pin RCB1.xy_min\.X_en[0]/A[0]
    instance   RCB1.xy_min\.X_en[0] (cell mux)
    output pin RCB1.xy_min\.X_en[0]/OUT[0]
    net        N_3415
    input  pin RCB1.xy_min\.X_xs[0]/I[0]
    instance   RCB1.xy_min\.X_xs[0] (cell xor)
    output pin RCB1.xy_min\.X_xs[0]/OUT
    net        RCB1.xy_min\.X_xs_4
    input  pin RCB1.xy_min\.X_m_4/A[0]
    instance   RCB1.xy_min\.X_m_4 (cell mux)
    output pin RCB1.xy_min\.X_m_4/OUT[0]
    net        RCB1.xy_min\.X_m_10
    input  pin RCB1.xy_min\.X_s_4_latmux/B[0]
    instance   RCB1.xy_min\.X_s_4_latmux (cell mux)
    output pin RCB1.xy_min\.X_s_4_latmux/OUT[0]
    net        RCB1.xy_min\.X_s_4
    input  pin RCB1.xy_min\.X_xo[0]/I[0]
    instance   RCB1.xy_min\.X_xo[0] (cell xor)
    output pin RCB1.xy_min\.X_xo[0]/OUT
    net        RCB1.xy_min\.X[0]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.X_s_4
26) instance RCB1.xy_min\.X_s_4_latmux (view:work.vdp(rtl)), output net "RCB1.xy_min\.X_s_4" in work.vdp(rtl)
    net        RCB1.xy_min\.X_s_4
    input  pin RCB1.xy_min\.X_xm[0]/I[0]
    instance   RCB1.xy_min\.X_xm[0] (cell xor)
    output pin RCB1.xy_min\.X_xm[0]/OUT
    net        RCB1.xy_min\.X_xm_4
    input  pin RCB1.xy_min\.X_latmux/A[0]
    instance   RCB1.xy_min\.X_latmux (cell mux)
    output pin RCB1.xy_min\.X_latmux/OUT[0]
    net        RCB1.xy_min\.X_m_9
    input  pin RCB1.xy_min\.X_xs[0]/I[1]
    instance   RCB1.xy_min\.X_xs[0] (cell xor)
    output pin RCB1.xy_min\.X_xs[0]/OUT
    net        RCB1.xy_min\.X_xs_4
    input  pin RCB1.xy_min\.X_m_4/A[0]
    instance   RCB1.xy_min\.X_m_4 (cell mux)
    output pin RCB1.xy_min\.X_m_4/OUT[0]
    net        RCB1.xy_min\.X_m_10
    input  pin RCB1.xy_min\.X_s_4_latmux/B[0]
    instance   RCB1.xy_min\.X_s_4_latmux (cell mux)
    output pin RCB1.xy_min\.X_s_4_latmux/OUT[0]
    net        RCB1.xy_min\.X_s_4
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.X[1]
27) instance RCB1.xy_min\.X_xo[1] (view:work.vdp(rtl)), output net "RCB1.xy_min\.X[1]" in work.vdp(rtl)
    net        RCB1.xy_min\.X[1]
    input  pin RCB1.xy_min\.X_en[1]/A[0]
    instance   RCB1.xy_min\.X_en[1] (cell mux)
    output pin RCB1.xy_min\.X_en[1]/OUT[0]
    net        N_3416
    input  pin RCB1.xy_min\.X_xs[1]/I[0]
    instance   RCB1.xy_min\.X_xs[1] (cell xor)
    output pin RCB1.xy_min\.X_xs[1]/OUT
    net        RCB1.xy_min\.X_xs_3
    input  pin RCB1.xy_min\.X_m_3/A[0]
    instance   RCB1.xy_min\.X_m_3 (cell mux)
    output pin RCB1.xy_min\.X_m_3/OUT[0]
    net        RCB1.xy_min\.X_m_8
    input  pin RCB1.xy_min\.X_s_3_latmux/B[0]
    instance   RCB1.xy_min\.X_s_3_latmux (cell mux)
    output pin RCB1.xy_min\.X_s_3_latmux/OUT[0]
    net        RCB1.xy_min\.X_s_3
    input  pin RCB1.xy_min\.X_xo[1]/I[0]
    instance   RCB1.xy_min\.X_xo[1] (cell xor)
    output pin RCB1.xy_min\.X_xo[1]/OUT
    net        RCB1.xy_min\.X[1]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.X_s_3
28) instance RCB1.xy_min\.X_s_3_latmux (view:work.vdp(rtl)), output net "RCB1.xy_min\.X_s_3" in work.vdp(rtl)
    net        RCB1.xy_min\.X_s_3
    input  pin RCB1.xy_min\.X_xm[1]/I[0]
    instance   RCB1.xy_min\.X_xm[1] (cell xor)
    output pin RCB1.xy_min\.X_xm[1]/OUT
    net        RCB1.xy_min\.X_xm_3
    input  pin RCB1.xy_min\.X_latmux_0/A[0]
    instance   RCB1.xy_min\.X_latmux_0 (cell mux)
    output pin RCB1.xy_min\.X_latmux_0/OUT[0]
    net        RCB1.xy_min\.X_m_7
    input  pin RCB1.xy_min\.X_xs[1]/I[1]
    instance   RCB1.xy_min\.X_xs[1] (cell xor)
    output pin RCB1.xy_min\.X_xs[1]/OUT
    net        RCB1.xy_min\.X_xs_3
    input  pin RCB1.xy_min\.X_m_3/A[0]
    instance   RCB1.xy_min\.X_m_3 (cell mux)
    output pin RCB1.xy_min\.X_m_3/OUT[0]
    net        RCB1.xy_min\.X_m_8
    input  pin RCB1.xy_min\.X_s_3_latmux/B[0]
    instance   RCB1.xy_min\.X_s_3_latmux (cell mux)
    output pin RCB1.xy_min\.X_s_3_latmux/OUT[0]
    net        RCB1.xy_min\.X_s_3
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.X[2]
29) instance RCB1.xy_min\.X_xo[2] (view:work.vdp(rtl)), output net "RCB1.xy_min\.X[2]" in work.vdp(rtl)
    net        RCB1.xy_min\.X[2]
    input  pin RCB1.xy_min\.X_en[2]/A[0]
    instance   RCB1.xy_min\.X_en[2] (cell mux)
    output pin RCB1.xy_min\.X_en[2]/OUT[0]
    net        N_3417
    input  pin RCB1.xy_min\.X_xs[2]/I[0]
    instance   RCB1.xy_min\.X_xs[2] (cell xor)
    output pin RCB1.xy_min\.X_xs[2]/OUT
    net        RCB1.xy_min\.X_xs_2
    input  pin RCB1.xy_min\.X_m_2/A[0]
    instance   RCB1.xy_min\.X_m_2 (cell mux)
    output pin RCB1.xy_min\.X_m_2/OUT[0]
    net        RCB1.xy_min\.X_m_6
    input  pin RCB1.xy_min\.X_s_2_latmux/B[0]
    instance   RCB1.xy_min\.X_s_2_latmux (cell mux)
    output pin RCB1.xy_min\.X_s_2_latmux/OUT[0]
    net        RCB1.xy_min\.X_s_2
    input  pin RCB1.xy_min\.X_xo[2]/I[0]
    instance   RCB1.xy_min\.X_xo[2] (cell xor)
    output pin RCB1.xy_min\.X_xo[2]/OUT
    net        RCB1.xy_min\.X[2]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.X_s_2
30) instance RCB1.xy_min\.X_s_2_latmux (view:work.vdp(rtl)), output net "RCB1.xy_min\.X_s_2" in work.vdp(rtl)
    net        RCB1.xy_min\.X_s_2
    input  pin RCB1.xy_min\.X_xm[2]/I[0]
    instance   RCB1.xy_min\.X_xm[2] (cell xor)
    output pin RCB1.xy_min\.X_xm[2]/OUT
    net        RCB1.xy_min\.X_xm_2
    input  pin RCB1.xy_min\.X_latmux_1/A[0]
    instance   RCB1.xy_min\.X_latmux_1 (cell mux)
    output pin RCB1.xy_min\.X_latmux_1/OUT[0]
    net        RCB1.xy_min\.X_m_5
    input  pin RCB1.xy_min\.X_xs[2]/I[1]
    instance   RCB1.xy_min\.X_xs[2] (cell xor)
    output pin RCB1.xy_min\.X_xs[2]/OUT
    net        RCB1.xy_min\.X_xs_2
    input  pin RCB1.xy_min\.X_m_2/A[0]
    instance   RCB1.xy_min\.X_m_2 (cell mux)
    output pin RCB1.xy_min\.X_m_2/OUT[0]
    net        RCB1.xy_min\.X_m_6
    input  pin RCB1.xy_min\.X_s_2_latmux/B[0]
    instance   RCB1.xy_min\.X_s_2_latmux (cell mux)
    output pin RCB1.xy_min\.X_s_2_latmux/OUT[0]
    net        RCB1.xy_min\.X_s_2
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.X[3]
31) instance RCB1.xy_min\.X_xo[3] (view:work.vdp(rtl)), output net "RCB1.xy_min\.X[3]" in work.vdp(rtl)
    net        RCB1.xy_min\.X[3]
    input  pin RCB1.xy_min\.X_en[3]/A[0]
    instance   RCB1.xy_min\.X_en[3] (cell mux)
    output pin RCB1.xy_min\.X_en[3]/OUT[0]
    net        N_3418
    input  pin RCB1.xy_min\.X_xs[3]/I[0]
    instance   RCB1.xy_min\.X_xs[3] (cell xor)
    output pin RCB1.xy_min\.X_xs[3]/OUT
    net        RCB1.xy_min\.X_xs_1
    input  pin RCB1.xy_min\.X_m_1/A[0]
    instance   RCB1.xy_min\.X_m_1 (cell mux)
    output pin RCB1.xy_min\.X_m_1/OUT[0]
    net        RCB1.xy_min\.X_m_4
    input  pin RCB1.xy_min\.X_s_1_latmux/B[0]
    instance   RCB1.xy_min\.X_s_1_latmux (cell mux)
    output pin RCB1.xy_min\.X_s_1_latmux/OUT[0]
    net        RCB1.xy_min\.X_s_1
    input  pin RCB1.xy_min\.X_xo[3]/I[0]
    instance   RCB1.xy_min\.X_xo[3] (cell xor)
    output pin RCB1.xy_min\.X_xo[3]/OUT
    net        RCB1.xy_min\.X[3]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.X_s_1
32) instance RCB1.xy_min\.X_s_1_latmux (view:work.vdp(rtl)), output net "RCB1.xy_min\.X_s_1" in work.vdp(rtl)
    net        RCB1.xy_min\.X_s_1
    input  pin RCB1.xy_min\.X_xm[3]/I[0]
    instance   RCB1.xy_min\.X_xm[3] (cell xor)
    output pin RCB1.xy_min\.X_xm[3]/OUT
    net        RCB1.xy_min\.X_xm_1
    input  pin RCB1.xy_min\.X_latmux_2/A[0]
    instance   RCB1.xy_min\.X_latmux_2 (cell mux)
    output pin RCB1.xy_min\.X_latmux_2/OUT[0]
    net        RCB1.xy_min\.X_m_3
    input  pin RCB1.xy_min\.X_xs[3]/I[1]
    instance   RCB1.xy_min\.X_xs[3] (cell xor)
    output pin RCB1.xy_min\.X_xs[3]/OUT
    net        RCB1.xy_min\.X_xs_1
    input  pin RCB1.xy_min\.X_m_1/A[0]
    instance   RCB1.xy_min\.X_m_1 (cell mux)
    output pin RCB1.xy_min\.X_m_1/OUT[0]
    net        RCB1.xy_min\.X_m_4
    input  pin RCB1.xy_min\.X_s_1_latmux/B[0]
    instance   RCB1.xy_min\.X_s_1_latmux (cell mux)
    output pin RCB1.xy_min\.X_s_1_latmux/OUT[0]
    net        RCB1.xy_min\.X_s_1
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.X[4]
33) instance RCB1.xy_min\.X_xo[4] (view:work.vdp(rtl)), output net "RCB1.xy_min\.X[4]" in work.vdp(rtl)
    net        RCB1.xy_min\.X[4]
    input  pin RCB1.xy_min\.X_en[4]/A[0]
    instance   RCB1.xy_min\.X_en[4] (cell mux)
    output pin RCB1.xy_min\.X_en[4]/OUT[0]
    net        N_3419
    input  pin RCB1.xy_min\.X_xs[4]/I[0]
    instance   RCB1.xy_min\.X_xs[4] (cell xor)
    output pin RCB1.xy_min\.X_xs[4]/OUT
    net        RCB1.xy_min\.X_xs_0
    input  pin RCB1.xy_min\.X_m_0/A[0]
    instance   RCB1.xy_min\.X_m_0 (cell mux)
    output pin RCB1.xy_min\.X_m_0/OUT[0]
    net        RCB1.xy_min\.X_m_2
    input  pin RCB1.xy_min\.X_s_0_latmux/B[0]
    instance   RCB1.xy_min\.X_s_0_latmux (cell mux)
    output pin RCB1.xy_min\.X_s_0_latmux/OUT[0]
    net        RCB1.xy_min\.X_s_0
    input  pin RCB1.xy_min\.X_xo[4]/I[0]
    instance   RCB1.xy_min\.X_xo[4] (cell xor)
    output pin RCB1.xy_min\.X_xo[4]/OUT
    net        RCB1.xy_min\.X[4]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.X_s_0
34) instance RCB1.xy_min\.X_s_0_latmux (view:work.vdp(rtl)), output net "RCB1.xy_min\.X_s_0" in work.vdp(rtl)
    net        RCB1.xy_min\.X_s_0
    input  pin RCB1.xy_min\.X_xm[4]/I[0]
    instance   RCB1.xy_min\.X_xm[4] (cell xor)
    output pin RCB1.xy_min\.X_xm[4]/OUT
    net        RCB1.xy_min\.X_xm_0
    input  pin RCB1.xy_min\.X_latmux_3/A[0]
    instance   RCB1.xy_min\.X_latmux_3 (cell mux)
    output pin RCB1.xy_min\.X_latmux_3/OUT[0]
    net        RCB1.xy_min\.X_m_1
    input  pin RCB1.xy_min\.X_xs[4]/I[1]
    instance   RCB1.xy_min\.X_xs[4] (cell xor)
    output pin RCB1.xy_min\.X_xs[4]/OUT
    net        RCB1.xy_min\.X_xs_0
    input  pin RCB1.xy_min\.X_m_0/A[0]
    instance   RCB1.xy_min\.X_m_0 (cell mux)
    output pin RCB1.xy_min\.X_m_0/OUT[0]
    net        RCB1.xy_min\.X_m_2
    input  pin RCB1.xy_min\.X_s_0_latmux/B[0]
    instance   RCB1.xy_min\.X_s_0_latmux (cell mux)
    output pin RCB1.xy_min\.X_s_0_latmux/OUT[0]
    net        RCB1.xy_min\.X_s_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.X[5]
35) instance RCB1.xy_min\.X_xo[5] (view:work.vdp(rtl)), output net "RCB1.xy_min\.X[5]" in work.vdp(rtl)
    net        RCB1.xy_min\.X[5]
    input  pin RCB1.xy_min\.X_en[5]/A[0]
    instance   RCB1.xy_min\.X_en[5] (cell mux)
    output pin RCB1.xy_min\.X_en[5]/OUT[0]
    net        N_3420
    input  pin RCB1.xy_min\.X_xs[5]/I[0]
    instance   RCB1.xy_min\.X_xs[5] (cell xor)
    output pin RCB1.xy_min\.X_xs[5]/OUT
    net        RCB1.xy_min\.X_xs
    input  pin RCB1.xy_min\.X_m/A[0]
    instance   RCB1.xy_min\.X_m (cell mux)
    output pin RCB1.xy_min\.X_m/OUT[0]
    net        RCB1.xy_min\.X_m_0
    input  pin RCB1.xy_min\.X_s_latmux/B[0]
    instance   RCB1.xy_min\.X_s_latmux (cell mux)
    output pin RCB1.xy_min\.X_s_latmux/OUT[0]
    net        RCB1.xy_min\.X_s
    input  pin RCB1.xy_min\.X_xo[5]/I[0]
    instance   RCB1.xy_min\.X_xo[5] (cell xor)
    output pin RCB1.xy_min\.X_xo[5]/OUT
    net        RCB1.xy_min\.X[5]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.X_s
36) instance RCB1.xy_min\.X_s_latmux (view:work.vdp(rtl)), output net "RCB1.xy_min\.X_s" in work.vdp(rtl)
    net        RCB1.xy_min\.X_s
    input  pin RCB1.xy_min\.X_xm[5]/I[0]
    instance   RCB1.xy_min\.X_xm[5] (cell xor)
    output pin RCB1.xy_min\.X_xm[5]/OUT
    net        RCB1.xy_min\.X_xm
    input  pin RCB1.xy_min\.X_latmux_4/A[0]
    instance   RCB1.xy_min\.X_latmux_4 (cell mux)
    output pin RCB1.xy_min\.X_latmux_4/OUT[0]
    net        RCB1.xy_min\.X_m
    input  pin RCB1.xy_min\.X_xs[5]/I[1]
    instance   RCB1.xy_min\.X_xs[5] (cell xor)
    output pin RCB1.xy_min\.X_xs[5]/OUT
    net        RCB1.xy_min\.X_xs
    input  pin RCB1.xy_min\.X_m/A[0]
    instance   RCB1.xy_min\.X_m (cell mux)
    output pin RCB1.xy_min\.X_m/OUT[0]
    net        RCB1.xy_min\.X_m_0
    input  pin RCB1.xy_min\.X_s_latmux/B[0]
    instance   RCB1.xy_min\.X_s_latmux (cell mux)
    output pin RCB1.xy_min\.X_s_latmux/OUT[0]
    net        RCB1.xy_min\.X_s
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.Y[0]
37) instance RCB1.xy_min\.Y_xo[0] (view:work.vdp(rtl)), output net "RCB1.xy_min\.Y[0]" in work.vdp(rtl)
    net        RCB1.xy_min\.Y[0]
    input  pin RCB1.xy_min\.Y_en[0]/A[0]
    instance   RCB1.xy_min\.Y_en[0] (cell mux)
    output pin RCB1.xy_min\.Y_en[0]/OUT[0]
    net        N_3409
    input  pin RCB1.xy_min\.Y_xs[0]/I[0]
    instance   RCB1.xy_min\.Y_xs[0] (cell xor)
    output pin RCB1.xy_min\.Y_xs[0]/OUT
    net        RCB1.xy_min\.Y_xs_4
    input  pin RCB1.xy_min\.Y_m_4/A[0]
    instance   RCB1.xy_min\.Y_m_4 (cell mux)
    output pin RCB1.xy_min\.Y_m_4/OUT[0]
    net        RCB1.xy_min\.Y_m_10
    input  pin RCB1.xy_min\.Y_s_4_latmux/B[0]
    instance   RCB1.xy_min\.Y_s_4_latmux (cell mux)
    output pin RCB1.xy_min\.Y_s_4_latmux/OUT[0]
    net        RCB1.xy_min\.Y_s_4
    input  pin RCB1.xy_min\.Y_xo[0]/I[0]
    instance   RCB1.xy_min\.Y_xo[0] (cell xor)
    output pin RCB1.xy_min\.Y_xo[0]/OUT
    net        RCB1.xy_min\.Y[0]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.Y_s_4
38) instance RCB1.xy_min\.Y_s_4_latmux (view:work.vdp(rtl)), output net "RCB1.xy_min\.Y_s_4" in work.vdp(rtl)
    net        RCB1.xy_min\.Y_s_4
    input  pin RCB1.xy_min\.Y_xm[0]/I[0]
    instance   RCB1.xy_min\.Y_xm[0] (cell xor)
    output pin RCB1.xy_min\.Y_xm[0]/OUT
    net        RCB1.xy_min\.Y_xm_4
    input  pin RCB1.xy_min\.Y_latmux/A[0]
    instance   RCB1.xy_min\.Y_latmux (cell mux)
    output pin RCB1.xy_min\.Y_latmux/OUT[0]
    net        RCB1.xy_min\.Y_m_9
    input  pin RCB1.xy_min\.Y_xs[0]/I[1]
    instance   RCB1.xy_min\.Y_xs[0] (cell xor)
    output pin RCB1.xy_min\.Y_xs[0]/OUT
    net        RCB1.xy_min\.Y_xs_4
    input  pin RCB1.xy_min\.Y_m_4/A[0]
    instance   RCB1.xy_min\.Y_m_4 (cell mux)
    output pin RCB1.xy_min\.Y_m_4/OUT[0]
    net        RCB1.xy_min\.Y_m_10
    input  pin RCB1.xy_min\.Y_s_4_latmux/B[0]
    instance   RCB1.xy_min\.Y_s_4_latmux (cell mux)
    output pin RCB1.xy_min\.Y_s_4_latmux/OUT[0]
    net        RCB1.xy_min\.Y_s_4
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.Y[1]
39) instance RCB1.xy_min\.Y_xo[1] (view:work.vdp(rtl)), output net "RCB1.xy_min\.Y[1]" in work.vdp(rtl)
    net        RCB1.xy_min\.Y[1]
    input  pin RCB1.xy_min\.Y_en[1]/A[0]
    instance   RCB1.xy_min\.Y_en[1] (cell mux)
    output pin RCB1.xy_min\.Y_en[1]/OUT[0]
    net        N_3410
    input  pin RCB1.xy_min\.Y_xs[1]/I[0]
    instance   RCB1.xy_min\.Y_xs[1] (cell xor)
    output pin RCB1.xy_min\.Y_xs[1]/OUT
    net        RCB1.xy_min\.Y_xs_3
    input  pin RCB1.xy_min\.Y_m_3/A[0]
    instance   RCB1.xy_min\.Y_m_3 (cell mux)
    output pin RCB1.xy_min\.Y_m_3/OUT[0]
    net        RCB1.xy_min\.Y_m_8
    input  pin RCB1.xy_min\.Y_s_3_latmux/B[0]
    instance   RCB1.xy_min\.Y_s_3_latmux (cell mux)
    output pin RCB1.xy_min\.Y_s_3_latmux/OUT[0]
    net        RCB1.xy_min\.Y_s_3
    input  pin RCB1.xy_min\.Y_xo[1]/I[0]
    instance   RCB1.xy_min\.Y_xo[1] (cell xor)
    output pin RCB1.xy_min\.Y_xo[1]/OUT
    net        RCB1.xy_min\.Y[1]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.Y_s_3
40) instance RCB1.xy_min\.Y_s_3_latmux (view:work.vdp(rtl)), output net "RCB1.xy_min\.Y_s_3" in work.vdp(rtl)
    net        RCB1.xy_min\.Y_s_3
    input  pin RCB1.xy_min\.Y_xm[1]/I[0]
    instance   RCB1.xy_min\.Y_xm[1] (cell xor)
    output pin RCB1.xy_min\.Y_xm[1]/OUT
    net        RCB1.xy_min\.Y_xm_3
    input  pin RCB1.xy_min\.Y_latmux_0/A[0]
    instance   RCB1.xy_min\.Y_latmux_0 (cell mux)
    output pin RCB1.xy_min\.Y_latmux_0/OUT[0]
    net        RCB1.xy_min\.Y_m_7
    input  pin RCB1.xy_min\.Y_xs[1]/I[1]
    instance   RCB1.xy_min\.Y_xs[1] (cell xor)
    output pin RCB1.xy_min\.Y_xs[1]/OUT
    net        RCB1.xy_min\.Y_xs_3
    input  pin RCB1.xy_min\.Y_m_3/A[0]
    instance   RCB1.xy_min\.Y_m_3 (cell mux)
    output pin RCB1.xy_min\.Y_m_3/OUT[0]
    net        RCB1.xy_min\.Y_m_8
    input  pin RCB1.xy_min\.Y_s_3_latmux/B[0]
    instance   RCB1.xy_min\.Y_s_3_latmux (cell mux)
    output pin RCB1.xy_min\.Y_s_3_latmux/OUT[0]
    net        RCB1.xy_min\.Y_s_3
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.Y[2]
41) instance RCB1.xy_min\.Y_xo[2] (view:work.vdp(rtl)), output net "RCB1.xy_min\.Y[2]" in work.vdp(rtl)
    net        RCB1.xy_min\.Y[2]
    input  pin RCB1.xy_min\.Y_en[2]/A[0]
    instance   RCB1.xy_min\.Y_en[2] (cell mux)
    output pin RCB1.xy_min\.Y_en[2]/OUT[0]
    net        N_3411
    input  pin RCB1.xy_min\.Y_xs[2]/I[0]
    instance   RCB1.xy_min\.Y_xs[2] (cell xor)
    output pin RCB1.xy_min\.Y_xs[2]/OUT
    net        RCB1.xy_min\.Y_xs_2
    input  pin RCB1.xy_min\.Y_m_2/A[0]
    instance   RCB1.xy_min\.Y_m_2 (cell mux)
    output pin RCB1.xy_min\.Y_m_2/OUT[0]
    net        RCB1.xy_min\.Y_m_6
    input  pin RCB1.xy_min\.Y_s_2_latmux/B[0]
    instance   RCB1.xy_min\.Y_s_2_latmux (cell mux)
    output pin RCB1.xy_min\.Y_s_2_latmux/OUT[0]
    net        RCB1.xy_min\.Y_s_2
    input  pin RCB1.xy_min\.Y_xo[2]/I[0]
    instance   RCB1.xy_min\.Y_xo[2] (cell xor)
    output pin RCB1.xy_min\.Y_xo[2]/OUT
    net        RCB1.xy_min\.Y[2]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.Y_s_2
42) instance RCB1.xy_min\.Y_s_2_latmux (view:work.vdp(rtl)), output net "RCB1.xy_min\.Y_s_2" in work.vdp(rtl)
    net        RCB1.xy_min\.Y_s_2
    input  pin RCB1.xy_min\.Y_xm[2]/I[0]
    instance   RCB1.xy_min\.Y_xm[2] (cell xor)
    output pin RCB1.xy_min\.Y_xm[2]/OUT
    net        RCB1.xy_min\.Y_xm_2
    input  pin RCB1.xy_min\.Y_latmux_1/A[0]
    instance   RCB1.xy_min\.Y_latmux_1 (cell mux)
    output pin RCB1.xy_min\.Y_latmux_1/OUT[0]
    net        RCB1.xy_min\.Y_m_5
    input  pin RCB1.xy_min\.Y_xs[2]/I[1]
    instance   RCB1.xy_min\.Y_xs[2] (cell xor)
    output pin RCB1.xy_min\.Y_xs[2]/OUT
    net        RCB1.xy_min\.Y_xs_2
    input  pin RCB1.xy_min\.Y_m_2/A[0]
    instance   RCB1.xy_min\.Y_m_2 (cell mux)
    output pin RCB1.xy_min\.Y_m_2/OUT[0]
    net        RCB1.xy_min\.Y_m_6
    input  pin RCB1.xy_min\.Y_s_2_latmux/B[0]
    instance   RCB1.xy_min\.Y_s_2_latmux (cell mux)
    output pin RCB1.xy_min\.Y_s_2_latmux/OUT[0]
    net        RCB1.xy_min\.Y_s_2
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.Y[3]
43) instance RCB1.xy_min\.Y_xo[3] (view:work.vdp(rtl)), output net "RCB1.xy_min\.Y[3]" in work.vdp(rtl)
    net        RCB1.xy_min\.Y[3]
    input  pin RCB1.xy_min\.Y_en[3]/A[0]
    instance   RCB1.xy_min\.Y_en[3] (cell mux)
    output pin RCB1.xy_min\.Y_en[3]/OUT[0]
    net        N_3412
    input  pin RCB1.xy_min\.Y_xs[3]/I[0]
    instance   RCB1.xy_min\.Y_xs[3] (cell xor)
    output pin RCB1.xy_min\.Y_xs[3]/OUT
    net        RCB1.xy_min\.Y_xs_1
    input  pin RCB1.xy_min\.Y_m_1/A[0]
    instance   RCB1.xy_min\.Y_m_1 (cell mux)
    output pin RCB1.xy_min\.Y_m_1/OUT[0]
    net        RCB1.xy_min\.Y_m_4
    input  pin RCB1.xy_min\.Y_s_1_latmux/B[0]
    instance   RCB1.xy_min\.Y_s_1_latmux (cell mux)
    output pin RCB1.xy_min\.Y_s_1_latmux/OUT[0]
    net        RCB1.xy_min\.Y_s_1
    input  pin RCB1.xy_min\.Y_xo[3]/I[0]
    instance   RCB1.xy_min\.Y_xo[3] (cell xor)
    output pin RCB1.xy_min\.Y_xo[3]/OUT
    net        RCB1.xy_min\.Y[3]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.Y_s_1
44) instance RCB1.xy_min\.Y_s_1_latmux (view:work.vdp(rtl)), output net "RCB1.xy_min\.Y_s_1" in work.vdp(rtl)
    net        RCB1.xy_min\.Y_s_1
    input  pin RCB1.xy_min\.Y_xm[3]/I[0]
    instance   RCB1.xy_min\.Y_xm[3] (cell xor)
    output pin RCB1.xy_min\.Y_xm[3]/OUT
    net        RCB1.xy_min\.Y_xm_1
    input  pin RCB1.xy_min\.Y_latmux_2/A[0]
    instance   RCB1.xy_min\.Y_latmux_2 (cell mux)
    output pin RCB1.xy_min\.Y_latmux_2/OUT[0]
    net        RCB1.xy_min\.Y_m_3
    input  pin RCB1.xy_min\.Y_xs[3]/I[1]
    instance   RCB1.xy_min\.Y_xs[3] (cell xor)
    output pin RCB1.xy_min\.Y_xs[3]/OUT
    net        RCB1.xy_min\.Y_xs_1
    input  pin RCB1.xy_min\.Y_m_1/A[0]
    instance   RCB1.xy_min\.Y_m_1 (cell mux)
    output pin RCB1.xy_min\.Y_m_1/OUT[0]
    net        RCB1.xy_min\.Y_m_4
    input  pin RCB1.xy_min\.Y_s_1_latmux/B[0]
    instance   RCB1.xy_min\.Y_s_1_latmux (cell mux)
    output pin RCB1.xy_min\.Y_s_1_latmux/OUT[0]
    net        RCB1.xy_min\.Y_s_1
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.Y[4]
45) instance RCB1.xy_min\.Y_xo[4] (view:work.vdp(rtl)), output net "RCB1.xy_min\.Y[4]" in work.vdp(rtl)
    net        RCB1.xy_min\.Y[4]
    input  pin RCB1.xy_min\.Y_en[4]/A[0]
    instance   RCB1.xy_min\.Y_en[4] (cell mux)
    output pin RCB1.xy_min\.Y_en[4]/OUT[0]
    net        N_3413
    input  pin RCB1.xy_min\.Y_xs[4]/I[0]
    instance   RCB1.xy_min\.Y_xs[4] (cell xor)
    output pin RCB1.xy_min\.Y_xs[4]/OUT
    net        RCB1.xy_min\.Y_xs_0
    input  pin RCB1.xy_min\.Y_m_0/A[0]
    instance   RCB1.xy_min\.Y_m_0 (cell mux)
    output pin RCB1.xy_min\.Y_m_0/OUT[0]
    net        RCB1.xy_min\.Y_m_2
    input  pin RCB1.xy_min\.Y_s_0_latmux/B[0]
    instance   RCB1.xy_min\.Y_s_0_latmux (cell mux)
    output pin RCB1.xy_min\.Y_s_0_latmux/OUT[0]
    net        RCB1.xy_min\.Y_s_0
    input  pin RCB1.xy_min\.Y_xo[4]/I[0]
    instance   RCB1.xy_min\.Y_xo[4] (cell xor)
    output pin RCB1.xy_min\.Y_xo[4]/OUT
    net        RCB1.xy_min\.Y[4]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.Y_s_0
46) instance RCB1.xy_min\.Y_s_0_latmux (view:work.vdp(rtl)), output net "RCB1.xy_min\.Y_s_0" in work.vdp(rtl)
    net        RCB1.xy_min\.Y_s_0
    input  pin RCB1.xy_min\.Y_xm[4]/I[0]
    instance   RCB1.xy_min\.Y_xm[4] (cell xor)
    output pin RCB1.xy_min\.Y_xm[4]/OUT
    net        RCB1.xy_min\.Y_xm_0
    input  pin RCB1.xy_min\.Y_latmux_3/A[0]
    instance   RCB1.xy_min\.Y_latmux_3 (cell mux)
    output pin RCB1.xy_min\.Y_latmux_3/OUT[0]
    net        RCB1.xy_min\.Y_m_1
    input  pin RCB1.xy_min\.Y_xs[4]/I[1]
    instance   RCB1.xy_min\.Y_xs[4] (cell xor)
    output pin RCB1.xy_min\.Y_xs[4]/OUT
    net        RCB1.xy_min\.Y_xs_0
    input  pin RCB1.xy_min\.Y_m_0/A[0]
    instance   RCB1.xy_min\.Y_m_0 (cell mux)
    output pin RCB1.xy_min\.Y_m_0/OUT[0]
    net        RCB1.xy_min\.Y_m_2
    input  pin RCB1.xy_min\.Y_s_0_latmux/B[0]
    instance   RCB1.xy_min\.Y_s_0_latmux (cell mux)
    output pin RCB1.xy_min\.Y_s_0_latmux/OUT[0]
    net        RCB1.xy_min\.Y_s_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.Y[5]
47) instance RCB1.xy_min\.Y_xo[5] (view:work.vdp(rtl)), output net "RCB1.xy_min\.Y[5]" in work.vdp(rtl)
    net        RCB1.xy_min\.Y[5]
    input  pin RCB1.xy_min\.Y_en[5]/A[0]
    instance   RCB1.xy_min\.Y_en[5] (cell mux)
    output pin RCB1.xy_min\.Y_en[5]/OUT[0]
    net        N_3414
    input  pin RCB1.xy_min\.Y_xs[5]/I[0]
    instance   RCB1.xy_min\.Y_xs[5] (cell xor)
    output pin RCB1.xy_min\.Y_xs[5]/OUT
    net        RCB1.xy_min\.Y_xs
    input  pin RCB1.xy_min\.Y_m/A[0]
    instance   RCB1.xy_min\.Y_m (cell mux)
    output pin RCB1.xy_min\.Y_m/OUT[0]
    net        RCB1.xy_min\.Y_m_0
    input  pin RCB1.xy_min\.Y_s_latmux/B[0]
    instance   RCB1.xy_min\.Y_s_latmux (cell mux)
    output pin RCB1.xy_min\.Y_s_latmux/OUT[0]
    net        RCB1.xy_min\.Y_s
    input  pin RCB1.xy_min\.Y_xo[5]/I[0]
    instance   RCB1.xy_min\.Y_xo[5] (cell xor)
    output pin RCB1.xy_min\.Y_xo[5]/OUT
    net        RCB1.xy_min\.Y[5]
@W: BN137 :|Found combinational loop during mapping at net RCB1.xy_min\.Y_s
48) instance RCB1.xy_min\.Y_s_latmux (view:work.vdp(rtl)), output net "RCB1.xy_min\.Y_s" in work.vdp(rtl)
    net        RCB1.xy_min\.Y_s
    input  pin RCB1.xy_min\.Y_xm[5]/I[0]
    instance   RCB1.xy_min\.Y_xm[5] (cell xor)
    output pin RCB1.xy_min\.Y_xm[5]/OUT
    net        RCB1.xy_min\.Y_xm
    input  pin RCB1.xy_min\.Y_latmux_4/A[0]
    instance   RCB1.xy_min\.Y_latmux_4 (cell mux)
    output pin RCB1.xy_min\.Y_latmux_4/OUT[0]
    net        RCB1.xy_min\.Y_m
    input  pin RCB1.xy_min\.Y_xs[5]/I[1]
    instance   RCB1.xy_min\.Y_xs[5] (cell xor)
    output pin RCB1.xy_min\.Y_xs[5]/OUT
    net        RCB1.xy_min\.Y_xs
    input  pin RCB1.xy_min\.Y_m/A[0]
    instance   RCB1.xy_min\.Y_m (cell mux)
    output pin RCB1.xy_min\.Y_m/OUT[0]
    net        RCB1.xy_min\.Y_m_0
    input  pin RCB1.xy_min\.Y_s_latmux/B[0]
    instance   RCB1.xy_min\.Y_s_latmux (cell mux)
    output pin RCB1.xy_min\.Y_s_latmux/OUT[0]
    net        RCB1.xy_min\.Y_s
@W: BN137 :|Found combinational loop during mapping at net RCB1.busy_s
49) instance RCB1.busy_s_latmux (view:work.vdp(rtl)), output net "RCB1.busy_s" in work.vdp(rtl)
    net        RCB1.busy_s
    input  pin RCB1.busy_xm/I[1]
    instance   RCB1.busy_xm (cell xor)
    output pin RCB1.busy_xm/OUT
    net        RCB1.busy_xm
    input  pin RCB1.busy_rst/I[1]
    instance   RCB1.busy_rst (cell and)
    output pin RCB1.busy_rst/OUT
    net        RCB1.busy_rst
    input  pin RCB1.busy_latmux/A[0]
    instance   RCB1.busy_latmux (cell mux)
    output pin RCB1.busy_latmux/OUT[0]
    net        RCB1.busy_m
    input  pin RCB1.busy_xs/I[1]
    instance   RCB1.busy_xs (cell xor)
    output pin RCB1.busy_xs/OUT
    net        RCB1.busy_xs
    input  pin RCB1.busy_m/A[0]
    instance   RCB1.busy_m (cell mux)
    output pin RCB1.busy_m/OUT[0]
    net        RCB1.busy_m_0
    input  pin RCB1.busy_s_rst/I[1]
    instance   RCB1.busy_s_rst (cell and)
    output pin RCB1.busy_s_rst/OUT
    net        RCB1.busy_s_rst
    input  pin RCB1.busy_s_latmux/B[0]
    instance   RCB1.busy_s_latmux (cell mux)
    output pin RCB1.busy_s_latmux/OUT[0]
    net        RCB1.busy_s
End of loops

Starting Early Timing Optimization (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:04s; Memory used current: 129MB peak: 130MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:04s; Memory used current: 129MB peak: 130MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:04s; Memory used current: 128MB peak: 130MB)

@W: FA160 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\vdp.vhd":38:14:38:23|Removing sequential instance DB1.mux_in_17 of view:ALTERA_APEX.S_DFFE_P(PRIM) because its output is stuck at a constant value 
@W: FA160 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\vdp.vhd":38:14:38:23|Removing sequential instance DB1.update_old_13 of view:ALTERA_APEX.S_DFFE_P(PRIM) because its output is stuck at a constant value 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:05s; Memory used current: 125MB peak: 130MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:05s; Memory used current: 125MB peak: 130MB)


Finished preparing to map (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:05s; Memory used current: 125MB peak: 130MB)


Finished technology mapping (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:06s; Memory used current: 155MB peak: 158MB)

@N: MF321 |1 registers to be packed into RAMs/DSPs blocks 
		DB1.db_fsm_state_0[2]

New registers created by packing :
		DB1.db_fsm_state_0_ret_2
		DB1.db_fsm_state_0_ret_3
		DB1.db_fsm_state_0_ret_5
		DB1.db_fsm_state_i_ret_1
		DB1.db_fsm_state_i_ret_3
		DB1.db_fsm_state_i_ret_7
		DB1.db_fsm_state_ret
		DB1.db_fsm_state_ret_0
		RCB1.E2.state_ret_0
		RCB1.E2.state_ret_2
		RCB1.E2.state_ret_4


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:06s; Memory used current: 155MB peak: 158MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:06s; Memory used current: 155MB peak: 158MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 364 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
124 @K:conv_instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance 
----------------------------------------------------------------------------------------
@K:CKID0001       clk_in              cycloneii_io           364        RCB1.nstate_0[0]
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Writing Analyst data base \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\proj_1.srm
@W: MT462 :"\\icnas4.cc.ic.ac.uk\mh1613\git\vhdl_cwk\hardware_files\db.vhd":230:2:230:3|Net DB1.un1_db_fsm_state_3_combout appears to be an unidentified clock source. Assuming default frequency. 

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:07s; Memory used current: 153MB peak: 158MB)

Writing Verilog Netlist and constraint files
@N: BW110 :|Renaming port draw_any_octant due to collision with Verilog reserved word 
    disable --> disable_Z
@N: BW110 :|Renaming port draw_octant due to collision with Verilog reserved word 
    disable --> disable_Z
Writing .vqm output for Quartus

Writing scf file... (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:07s; Memory used current: 155MB peak: 158MB)

@W: MT558 |Unable to locate source for clock db|db_fsm_state_derived_clock[5]. Clock will not be forward annotated
@W: MT558 |Unable to locate source for clock db|db_fsm_state_derived_clock[1]. Clock will not be forward annotated
@W: MT558 |Unable to locate source for clock ram_fsm|state_derived_clock[1]. Clock will not be forward annotated
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@A: BN540 |No min timing constraints supplied; adding min timing constraints

Finished Writing Verilog Netlist and constraint files (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:07s; Memory used current: 153MB peak: 158MB)

Warning: Found 49 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net RCB1.Y_xo_0[4]
1) instance xy_max\.Y_RNIFMBU[4] (view:work.rcb(netlist)), output net "Y_xo_0[4]" in work.rcb(netlist)
    net        RCB1.E2.Y_RNIFMBU_0_0
    input  pin RCB1.E2.output_value_2_i_m2_RNIQQJG[4]/dataa
    instance   RCB1.E2.output_value_2_i_m2_RNIQQJG[4] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_2_i_m2_RNIQQJG[4]/combout
    net        RCB1.E2.Y_m_0_a
    input  pin RCB1.E2.state_ret_0_RNI86R01/datad
    instance   RCB1.E2.state_ret_0_RNI86R01 (cell cycloneii_lcell_comb)
    output pin RCB1.E2.state_ret_0_RNI86R01/combout
    net        RCB1.Y_m_2
    input  pin RCB1.xy_max\.Y_s_0_RNIHTFH1/datac
    instance   RCB1.xy_max\.Y_s_0_RNIHTFH1 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_s_0_RNIHTFH1/combout
    net        RCB1.E2.Y_s_0_RNIHTFH1_0
    input  pin RCB1.E2.output_value_2_i_m2_RNIRDJ4[4]/datab
    instance   RCB1.E2.output_value_2_i_m2_RNIRDJ4[4] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_2_i_m2_RNIRDJ4[4]/combout
    net        RCB1.Y_xm[4]
    input  pin RCB1.xy_max\.Y_RNIFMBU[4]/datad
    instance   RCB1.xy_max\.Y_RNIFMBU[4] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_RNIFMBU[4]/combout
    net        RCB1.Y_xo_0[4]
@W: BN137 :|Found combinational loop during mapping at net RCB1.Y_s_0_latmux_0
2) instance xy_max\.Y_s_0_RNIHTFH1 (view:work.rcb(netlist)), output net "Y_s_0_latmux_0" in work.rcb(netlist)
    net        RCB1.E2.Y_s_0_RNIHTFH1_0
    input  pin RCB1.E2.state_ret_0_RNI86R01/dataa
    instance   RCB1.E2.state_ret_0_RNI86R01 (cell cycloneii_lcell_comb)
    output pin RCB1.E2.state_ret_0_RNI86R01/combout
    net        RCB1.Y_m_2
    input  pin RCB1.xy_max\.Y_s_0_RNIHTFH1/datac
    instance   RCB1.xy_max\.Y_s_0_RNIHTFH1 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_s_0_RNIHTFH1/combout
    net        RCB1.E2.Y_s_0_RNIHTFH1_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.Y_xo_0[5]
3) instance xy_max\.Y_RNIKBN25[5] (view:work.rcb(netlist)), output net "Y_xo_0[5]" in work.rcb(netlist)
    net        RCB1.Y_xo_0[5]
    input  pin RCB1.xy_max\.Y_RNIVFVK4[5]/dataa
    instance   RCB1.xy_max\.Y_RNIVFVK4[5] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_RNIVFVK4[5]/combout
    net        RCB1.E2.Y_m_a_0
    input  pin RCB1.E2.state_ret_0_RNIDR655/datad
    instance   RCB1.E2.state_ret_0_RNIDR655 (cell cycloneii_lcell_comb)
    output pin RCB1.E2.state_ret_0_RNIDR655/combout
    net        RCB1.Y_m_3
    input  pin RCB1.xy_max\.Y_s_RNI75NM5/datac
    instance   RCB1.xy_max\.Y_s_RNI75NM5 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_s_RNI75NM5/combout
    net        RCB1.Y_s_latmux_0
    input  pin RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_6_RNIV1V84/datab
    instance   RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_6_RNIV1V84 (cell cycloneii_lcell_comb)
    output pin RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_6_RNIV1V84/combout
    net        RCB1.Y_xm[5]
    input  pin RCB1.xy_max\.Y_RNIKBN25[5]/datad
    instance   RCB1.xy_max\.Y_RNIKBN25[5] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_RNIKBN25[5]/combout
    net        RCB1.Y_xo_0[5]
@W: BN137 :|Found combinational loop during mapping at net RCB1.Y_s_latmux_0
4) instance xy_max\.Y_s_RNI75NM5 (view:work.rcb(netlist)), output net "Y_s_latmux_0" in work.rcb(netlist)
    net        RCB1.E2.Y_s_RNI75NM5_0
    input  pin RCB1.E2.state_ret_0_RNIDR655/dataa
    instance   RCB1.E2.state_ret_0_RNIDR655 (cell cycloneii_lcell_comb)
    output pin RCB1.E2.state_ret_0_RNIDR655/combout
    net        RCB1.Y_m_3
    input  pin RCB1.xy_max\.Y_s_RNI75NM5/datac
    instance   RCB1.xy_max\.Y_s_RNI75NM5 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_s_RNI75NM5/combout
    net        RCB1.Y_s_latmux_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.Y_xo_0[2]
5) instance xy_max\.Y_RNIBIBU[2] (view:work.rcb(netlist)), output net "Y_xo_0[2]" in work.rcb(netlist)
    net        RCB1.E2.Y_RNIBIBU_0_0
    input  pin RCB1.E2.output_value_2_i_m2_RNIMMJG[2]/dataa
    instance   RCB1.E2.output_value_2_i_m2_RNIMMJG[2] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_2_i_m2_RNIMMJG[2]/combout
    net        RCB1.E2.Y_m_2_a_0
    input  pin RCB1.E2.state_ret_0_RNI42R01/datad
    instance   RCB1.E2.state_ret_0_RNI42R01 (cell cycloneii_lcell_comb)
    output pin RCB1.E2.state_ret_0_RNI42R01/combout
    net        RCB1.Y_m_6_0
    input  pin RCB1.xy_max\.Y_s_2_RNIFPFH1/datac
    instance   RCB1.xy_max\.Y_s_2_RNIFPFH1 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_s_2_RNIFPFH1/combout
    net        RCB1.E2.Y_s_2_RNIFPFH1_0
    input  pin RCB1.E2.output_value_2_i_m2_RNIPBJ4[2]/datab
    instance   RCB1.E2.output_value_2_i_m2_RNIPBJ4[2] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_2_i_m2_RNIPBJ4[2]/combout
    net        RCB1.Y_xm[2]
    input  pin RCB1.xy_max\.Y_RNIBIBU[2]/datad
    instance   RCB1.xy_max\.Y_RNIBIBU[2] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_RNIBIBU[2]/combout
    net        RCB1.E2.Y_RNIBIBU_0_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.Y_s_2_latmux_0
6) instance xy_max\.Y_s_2_RNIFPFH1 (view:work.rcb(netlist)), output net "Y_s_2_latmux_0" in work.rcb(netlist)
    net        RCB1.E2.Y_s_2_RNIFPFH1_0
    input  pin RCB1.E2.state_ret_0_RNI42R01/dataa
    instance   RCB1.E2.state_ret_0_RNI42R01 (cell cycloneii_lcell_comb)
    output pin RCB1.E2.state_ret_0_RNI42R01/combout
    net        RCB1.Y_m_6_0
    input  pin RCB1.xy_max\.Y_s_2_RNIFPFH1/datac
    instance   RCB1.xy_max\.Y_s_2_RNIFPFH1 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_s_2_RNIFPFH1/combout
    net        RCB1.E2.Y_s_2_RNIFPFH1_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.Y_xo_0[3]
7) instance xy_max\.Y_RNIDKBU[3] (view:work.rcb(netlist)), output net "Y_xo_0[3]" in work.rcb(netlist)
    net        RCB1.E2.Y_RNIDKBU_0_0
    input  pin RCB1.E2.output_value_2_i_m2_RNIOOJG[3]/dataa
    instance   RCB1.E2.output_value_2_i_m2_RNIOOJG[3] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_2_i_m2_RNIOOJG[3]/combout
    net        RCB1.E2.Y_m_1_a_0
    input  pin RCB1.E2.state_ret_0_RNI64R01/datad
    instance   RCB1.E2.state_ret_0_RNI64R01 (cell cycloneii_lcell_comb)
    output pin RCB1.E2.state_ret_0_RNI64R01/combout
    net        RCB1.Y_m_1_0
    input  pin RCB1.xy_max\.Y_s_1_RNIGRFH1/datac
    instance   RCB1.xy_max\.Y_s_1_RNIGRFH1 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_s_1_RNIGRFH1/combout
    net        RCB1.E2.Y_s_1_RNIGRFH1_0
    input  pin RCB1.E2.output_value_2_i_m2_RNIQCJ4[3]/datab
    instance   RCB1.E2.output_value_2_i_m2_RNIQCJ4[3] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_2_i_m2_RNIQCJ4[3]/combout
    net        RCB1.Y_xm[3]
    input  pin RCB1.xy_max\.Y_RNIDKBU[3]/datad
    instance   RCB1.xy_max\.Y_RNIDKBU[3] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_RNIDKBU[3]/combout
    net        RCB1.Y_xo_0[3]
@W: BN137 :|Found combinational loop during mapping at net RCB1.Y_s_1_latmux_0
8) instance xy_max\.Y_s_1_RNIGRFH1 (view:work.rcb(netlist)), output net "Y_s_1_latmux_0" in work.rcb(netlist)
    net        RCB1.E2.Y_s_1_RNIGRFH1_0
    input  pin RCB1.E2.state_ret_0_RNI64R01/dataa
    instance   RCB1.E2.state_ret_0_RNI64R01 (cell cycloneii_lcell_comb)
    output pin RCB1.E2.state_ret_0_RNI64R01/combout
    net        RCB1.Y_m_1_0
    input  pin RCB1.xy_max\.Y_s_1_RNIGRFH1/datac
    instance   RCB1.xy_max\.Y_s_1_RNIGRFH1 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_s_1_RNIGRFH1/combout
    net        RCB1.E2.Y_s_1_RNIGRFH1_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_xo_0[0]
9) instance xy_max\.X_RNI1F481[0] (view:work.rcb(netlist)), output net "X_xo_0[0]" in work.rcb(netlist)
    net        RCB1.X_xo_0[0]
    input  pin RCB1.xy_max\.X_RNICJCQ[0]/dataa
    instance   RCB1.xy_max\.X_RNICJCQ[0] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_RNICJCQ[0]/combout
    net        RCB1.E2.X_m_4_a_0
    input  pin RCB1.E2.state_ret_0_RNIQUJA1/datad
    instance   RCB1.E2.state_ret_0_RNIQUJA1 (cell cycloneii_lcell_comb)
    output pin RCB1.E2.state_ret_0_RNIQUJA1/combout
    net        RCB1.X_m_4
    input  pin RCB1.xy_max\.X_s_4_RNI6I272/datac
    instance   RCB1.xy_max\.X_s_4_RNI6I272 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_s_4_RNI6I272/combout
    net        RCB1.E2.X_s_4_RNI6I272_0
    input  pin RCB1.E2.output_value_3_RNIIDFF[0]/datab
    instance   RCB1.E2.output_value_3_RNIIDFF[0] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_3_RNIIDFF[0]/combout
    net        RCB1.X_xm[0]
    input  pin RCB1.xy_max\.X_RNI1F481[0]/datad
    instance   RCB1.xy_max\.X_RNI1F481[0] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_RNI1F481[0]/combout
    net        RCB1.X_xo_0[0]
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_s_4_latmux_0
10) instance xy_max\.X_s_4_RNI6I272 (view:work.rcb(netlist)), output net "X_s_4_latmux_0" in work.rcb(netlist)
    net        RCB1.E2.X_s_4_RNI6I272_0
    input  pin RCB1.E2.state_ret_0_RNIQUJA1/dataa
    instance   RCB1.E2.state_ret_0_RNIQUJA1 (cell cycloneii_lcell_comb)
    output pin RCB1.E2.state_ret_0_RNIQUJA1/combout
    net        RCB1.X_m_4
    input  pin RCB1.xy_max\.X_s_4_RNI6I272/datac
    instance   RCB1.xy_max\.X_s_4_RNI6I272 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_s_4_RNI6I272/combout
    net        RCB1.E2.X_s_4_RNI6I272_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_xo_0[1]
11) instance xy_max\.X_RNI3H481[1] (view:work.rcb(netlist)), output net "X_xo_0[1]" in work.rcb(netlist)
    net        RCB1.X_xo_0[1]
    input  pin RCB1.xy_max\.X_RNIELCQ[1]/dataa
    instance   RCB1.xy_max\.X_RNIELCQ[1] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_RNIELCQ[1]/combout
    net        RCB1.E2.X_m_3_a_0
    input  pin RCB1.E2.state_ret_0_RNIS0KA1/datad
    instance   RCB1.E2.state_ret_0_RNIS0KA1 (cell cycloneii_lcell_comb)
    output pin RCB1.E2.state_ret_0_RNIS0KA1/combout
    net        RCB1.X_m_3
    input  pin RCB1.xy_max\.X_s_3_RNI7K272/datac
    instance   RCB1.xy_max\.X_s_3_RNI7K272 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_s_3_RNI7K272/combout
    net        RCB1.E2.X_s_3_RNI7K272_0
    input  pin RCB1.E2.output_value_3_RNIJEFF[1]/datab
    instance   RCB1.E2.output_value_3_RNIJEFF[1] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_3_RNIJEFF[1]/combout
    net        RCB1.X_xm[1]
    input  pin RCB1.xy_max\.X_RNI3H481[1]/datad
    instance   RCB1.xy_max\.X_RNI3H481[1] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_RNI3H481[1]/combout
    net        RCB1.X_xo_0[1]
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_s_3_latmux
12) instance xy_max\.X_s_3_RNI7K272 (view:work.rcb(netlist)), output net "X_s_3_latmux" in work.rcb(netlist)
    net        RCB1.E2.X_s_3_RNI7K272_0
    input  pin RCB1.E2.state_ret_0_RNIS0KA1/dataa
    instance   RCB1.E2.state_ret_0_RNIS0KA1 (cell cycloneii_lcell_comb)
    output pin RCB1.E2.state_ret_0_RNIS0KA1/combout
    net        RCB1.X_m_3
    input  pin RCB1.xy_max\.X_s_3_RNI7K272/datac
    instance   RCB1.xy_max\.X_s_3_RNI7K272 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_s_3_RNI7K272/combout
    net        RCB1.E2.X_s_3_RNI7K272_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.Y_xo_0[0]
13) instance xy_max\.Y_RNI7EBU[0] (view:work.rcb(netlist)), output net "Y_xo_0[0]" in work.rcb(netlist)
    net        RCB1.E2.Y_RNI7EBU_0_0
    input  pin RCB1.E2.output_value_2_i_m2_RNIIIJG[0]/dataa
    instance   RCB1.E2.output_value_2_i_m2_RNIIIJG[0] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_2_i_m2_RNIIIJG[0]/combout
    net        RCB1.E2.Y_m_4_a
    input  pin RCB1.E2.state_ret_0_RNI0UQ01/datad
    instance   RCB1.E2.state_ret_0_RNI0UQ01 (cell cycloneii_lcell_comb)
    output pin RCB1.E2.state_ret_0_RNI0UQ01/combout
    net        RCB1.Y_m_10
    input  pin RCB1.xy_max\.Y_s_4_RNIDLFH1/datac
    instance   RCB1.xy_max\.Y_s_4_RNIDLFH1 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_s_4_RNIDLFH1/combout
    net        RCB1.E2.Y_s_4_RNIDLFH1_0
    input  pin RCB1.E2.output_value_2_i_m2_RNIN9J4[0]/datab
    instance   RCB1.E2.output_value_2_i_m2_RNIN9J4[0] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_2_i_m2_RNIN9J4[0]/combout
    net        RCB1.Y_xm[0]
    input  pin RCB1.xy_max\.Y_RNI7EBU[0]/datad
    instance   RCB1.xy_max\.Y_RNI7EBU[0] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_RNI7EBU[0]/combout
    net        RCB1.E2.Y_RNI7EBU_0_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.Y_s_4_latmux_0
14) instance xy_max\.Y_s_4_RNIDLFH1 (view:work.rcb(netlist)), output net "Y_s_4_latmux_0" in work.rcb(netlist)
    net        RCB1.E2.Y_s_4_RNIDLFH1_0
    input  pin RCB1.E2.state_ret_0_RNI0UQ01/dataa
    instance   RCB1.E2.state_ret_0_RNI0UQ01 (cell cycloneii_lcell_comb)
    output pin RCB1.E2.state_ret_0_RNI0UQ01/combout
    net        RCB1.Y_m_10
    input  pin RCB1.xy_max\.Y_s_4_RNIDLFH1/datac
    instance   RCB1.xy_max\.Y_s_4_RNIDLFH1 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_s_4_RNIDLFH1/combout
    net        RCB1.E2.Y_s_4_RNIDLFH1_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.Y_xo_0[1]
15) instance xy_max\.Y_RNI9GBU[1] (view:work.rcb(netlist)), output net "Y_xo_0[1]" in work.rcb(netlist)
    net        RCB1.E2.Y_RNI9GBU_0_0
    input  pin RCB1.E2.output_value_2_i_m2_RNIKKJG[1]/dataa
    instance   RCB1.E2.output_value_2_i_m2_RNIKKJG[1] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_2_i_m2_RNIKKJG[1]/combout
    net        RCB1.E2.Y_m_3_a
    input  pin RCB1.E2.state_ret_0_RNI20R01/datad
    instance   RCB1.E2.state_ret_0_RNI20R01 (cell cycloneii_lcell_comb)
    output pin RCB1.E2.state_ret_0_RNI20R01/combout
    net        RCB1.Y_m_3_0
    input  pin RCB1.xy_max\.Y_s_3_RNIENFH1/datac
    instance   RCB1.xy_max\.Y_s_3_RNIENFH1 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_s_3_RNIENFH1/combout
    net        RCB1.E2.Y_s_3_RNIENFH1_0
    input  pin RCB1.E2.output_value_2_i_m2_RNIOAJ4[1]/datab
    instance   RCB1.E2.output_value_2_i_m2_RNIOAJ4[1] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_2_i_m2_RNIOAJ4[1]/combout
    net        RCB1.Y_xm[1]
    input  pin RCB1.xy_max\.Y_RNI9GBU[1]/datad
    instance   RCB1.xy_max\.Y_RNI9GBU[1] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_RNI9GBU[1]/combout
    net        RCB1.Y_xo_0[1]
@W: BN137 :|Found combinational loop during mapping at net RCB1.Y_s_3_latmux
16) instance xy_max\.Y_s_3_RNIENFH1 (view:work.rcb(netlist)), output net "Y_s_3_latmux" in work.rcb(netlist)
    net        RCB1.E2.Y_s_3_RNIENFH1_0
    input  pin RCB1.E2.state_ret_0_RNI20R01/dataa
    instance   RCB1.E2.state_ret_0_RNI20R01 (cell cycloneii_lcell_comb)
    output pin RCB1.E2.state_ret_0_RNI20R01/combout
    net        RCB1.Y_m_3_0
    input  pin RCB1.xy_max\.Y_s_3_RNIENFH1/datac
    instance   RCB1.xy_max\.Y_s_3_RNIENFH1 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.Y_s_3_RNIENFH1/combout
    net        RCB1.E2.Y_s_3_RNIENFH1_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_xo[4]
17) instance xy_max\.X_RNI9N481[4] (view:work.rcb(netlist)), output net "X_xo[4]" in work.rcb(netlist)
    net        RCB1.X_xo[4]
    input  pin RCB1.xy_max\.X_RNIKRCQ[4]/dataa
    instance   RCB1.xy_max\.X_RNIKRCQ[4] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_RNIKRCQ[4]/combout
    net        RCB1.E2.X_m_0_a
    input  pin RCB1.E2.state_ret_0_RNI27KA1/datad
    instance   RCB1.E2.state_ret_0_RNI27KA1 (cell cycloneii_lcell_comb)
    output pin RCB1.E2.state_ret_0_RNI27KA1/combout
    net        RCB1.X_m_2
    input  pin RCB1.xy_max\.X_s_0_RNIAQ272/datac
    instance   RCB1.xy_max\.X_s_0_RNIAQ272 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_s_0_RNIAQ272/combout
    net        RCB1.E2.X_s_0_RNIAQ272_0
    input  pin RCB1.E2.output_value_3_RNIMHFF[4]/datab
    instance   RCB1.E2.output_value_3_RNIMHFF[4] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_3_RNIMHFF[4]/combout
    net        RCB1.X_xm[4]
    input  pin RCB1.xy_max\.X_RNI9N481[4]/datad
    instance   RCB1.xy_max\.X_RNI9N481[4] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_RNI9N481[4]/combout
    net        RCB1.X_xo[4]
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_s_0_latmux
18) instance xy_max\.X_s_0_RNIAQ272 (view:work.rcb(netlist)), output net "X_s_0_latmux" in work.rcb(netlist)
    net        RCB1.E2.X_s_0_RNIAQ272_0
    input  pin RCB1.E2.state_ret_0_RNI27KA1/dataa
    instance   RCB1.E2.state_ret_0_RNI27KA1 (cell cycloneii_lcell_comb)
    output pin RCB1.E2.state_ret_0_RNI27KA1/combout
    net        RCB1.X_m_2
    input  pin RCB1.xy_max\.X_s_0_RNIAQ272/datac
    instance   RCB1.xy_max\.X_s_0_RNIAQ272 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_s_0_RNIAQ272/combout
    net        RCB1.E2.X_s_0_RNIAQ272_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_xo[5]
19) instance xy_max\.X_RNIBP481[5] (view:work.rcb(netlist)), output net "X_xo[5]" in work.rcb(netlist)
    net        RCB1.X_xo[5]
    input  pin RCB1.xy_max\.X_RNIMTCQ[5]/dataa
    instance   RCB1.xy_max\.X_RNIMTCQ[5] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_RNIMTCQ[5]/combout
    net        RCB1.E2.X_m_a
    input  pin RCB1.E2.state_ret_0_RNI49KA1/datad
    instance   RCB1.E2.state_ret_0_RNI49KA1 (cell cycloneii_lcell_comb)
    output pin RCB1.E2.state_ret_0_RNI49KA1/combout
    net        RCB1.X_m
    input  pin RCB1.xy_max\.X_s_RNITG3S1/datac
    instance   RCB1.xy_max\.X_s_RNITG3S1 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_s_RNITG3S1/combout
    net        RCB1.E2.X_s_RNITG3S1_0
    input  pin RCB1.E2.output_value_3_RNINIFF[5]/datab
    instance   RCB1.E2.output_value_3_RNINIFF[5] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_3_RNINIFF[5]/combout
    net        RCB1.X_xm[5]
    input  pin RCB1.xy_max\.X_RNIBP481[5]/datad
    instance   RCB1.xy_max\.X_RNIBP481[5] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_RNIBP481[5]/combout
    net        RCB1.X_xo[5]
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_s_latmux_0
20) instance xy_max\.X_s_RNITG3S1 (view:work.rcb(netlist)), output net "X_s_latmux_0" in work.rcb(netlist)
    net        RCB1.E2.X_s_RNITG3S1_0
    input  pin RCB1.E2.state_ret_0_RNI49KA1/dataa
    instance   RCB1.E2.state_ret_0_RNI49KA1 (cell cycloneii_lcell_comb)
    output pin RCB1.E2.state_ret_0_RNI49KA1/combout
    net        RCB1.X_m
    input  pin RCB1.xy_max\.X_s_RNITG3S1/datac
    instance   RCB1.xy_max\.X_s_RNITG3S1 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_s_RNITG3S1/combout
    net        RCB1.E2.X_s_RNITG3S1_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_xo[2]
21) instance xy_max\.X_RNI5J481[2] (view:work.rcb(netlist)), output net "X_xo[2]" in work.rcb(netlist)
    net        RCB1.X_xo[2]
    input  pin RCB1.xy_max\.X_RNIGNCQ[2]/dataa
    instance   RCB1.xy_max\.X_RNIGNCQ[2] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_RNIGNCQ[2]/combout
    net        RCB1.E2.X_m_2_a
    input  pin RCB1.E2.state_ret_0_RNIU2KA1/datad
    instance   RCB1.E2.state_ret_0_RNIU2KA1 (cell cycloneii_lcell_comb)
    output pin RCB1.E2.state_ret_0_RNIU2KA1/combout
    net        RCB1.X_m_6
    input  pin RCB1.xy_max\.X_s_2_RNI8M272/datac
    instance   RCB1.xy_max\.X_s_2_RNI8M272 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_s_2_RNI8M272/combout
    net        RCB1.E2.X_s_2_RNI8M272_0
    input  pin RCB1.E2.output_value_3_RNIKFFF[2]/datab
    instance   RCB1.E2.output_value_3_RNIKFFF[2] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_3_RNIKFFF[2]/combout
    net        RCB1.X_xm[2]
    input  pin RCB1.xy_max\.X_RNI5J481[2]/datad
    instance   RCB1.xy_max\.X_RNI5J481[2] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_RNI5J481[2]/combout
    net        RCB1.X_xo[2]
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_s_2_latmux_0
22) instance xy_max\.X_s_2_RNI8M272 (view:work.rcb(netlist)), output net "X_s_2_latmux_0" in work.rcb(netlist)
    net        RCB1.E2.X_s_2_RNI8M272_0
    input  pin RCB1.E2.state_ret_0_RNIU2KA1/dataa
    instance   RCB1.E2.state_ret_0_RNIU2KA1 (cell cycloneii_lcell_comb)
    output pin RCB1.E2.state_ret_0_RNIU2KA1/combout
    net        RCB1.X_m_6
    input  pin RCB1.xy_max\.X_s_2_RNI8M272/datac
    instance   RCB1.xy_max\.X_s_2_RNI8M272 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_s_2_RNI8M272/combout
    net        RCB1.E2.X_s_2_RNI8M272_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_xo_0[3]
23) instance xy_max\.X_RNI7L481[3] (view:work.rcb(netlist)), output net "X_xo_0[3]" in work.rcb(netlist)
    net        RCB1.X_xo_0[3]
    input  pin RCB1.xy_max\.X_RNIIPCQ[3]/dataa
    instance   RCB1.xy_max\.X_RNIIPCQ[3] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_RNIIPCQ[3]/combout
    net        RCB1.E2.X_m_1_a
    input  pin RCB1.E2.state_ret_0_RNI05KA1/datad
    instance   RCB1.E2.state_ret_0_RNI05KA1 (cell cycloneii_lcell_comb)
    output pin RCB1.E2.state_ret_0_RNI05KA1/combout
    net        RCB1.X_m_1
    input  pin RCB1.xy_max\.X_s_1_RNI9O272/datac
    instance   RCB1.xy_max\.X_s_1_RNI9O272 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_s_1_RNI9O272/combout
    net        RCB1.E2.X_s_1_RNI9O272_0
    input  pin RCB1.E2.output_value_3_RNILGFF[3]/datab
    instance   RCB1.E2.output_value_3_RNILGFF[3] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_3_RNILGFF[3]/combout
    net        RCB1.X_xm[3]
    input  pin RCB1.xy_max\.X_RNI7L481[3]/datad
    instance   RCB1.xy_max\.X_RNI7L481[3] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_RNI7L481[3]/combout
    net        RCB1.X_xo_0[3]
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_s_1_latmux
24) instance xy_max\.X_s_1_RNI9O272 (view:work.rcb(netlist)), output net "X_s_1_latmux" in work.rcb(netlist)
    net        RCB1.E2.X_s_1_RNI9O272_0
    input  pin RCB1.E2.state_ret_0_RNI05KA1/dataa
    instance   RCB1.E2.state_ret_0_RNI05KA1 (cell cycloneii_lcell_comb)
    output pin RCB1.E2.state_ret_0_RNI05KA1/combout
    net        RCB1.X_m_1
    input  pin RCB1.xy_max\.X_s_1_RNI9O272/datac
    instance   RCB1.xy_max\.X_s_1_RNI9O272 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_max\.X_s_1_RNI9O272/combout
    net        RCB1.E2.X_s_1_RNI9O272_0
@W: BN137 :|Found combinational loop during mapping at net RCB1.E2.X_en[4]
25) instance output_value_1_RNI5FI21[4] (view:work.ram_fsm(netlist)), output net "X_en[4]" in work.ram_fsm(netlist)
    net        RCB1.output_value_1_RNI5FI21_0[4]
    input  pin RCB1.xy_min\.X_RNIH39L[4]/datad
    instance   RCB1.xy_min\.X_RNIH39L[4] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.X_RNIH39L[4]/combout
    net        RCB1.E2.X_xo_2
    input  pin RCB1.E2.output_value_1_RNI5FI21[4]/dataa
    instance   RCB1.E2.output_value_1_RNI5FI21[4] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_1_RNI5FI21[4]/combout
    net        RCB1.output_value_1_RNI5FI21_0[4]
@W: BN137 :|Found combinational loop during mapping at net RCB1.E2.X_s_0_latmux
26) instance state_ret_0_RNIG2PK1 (view:work.ram_fsm(netlist)), output net "X_s_0_latmux" in work.ram_fsm(netlist)
    net        RCB1.state_ret_0_RNIG2PK1_0
    input  pin RCB1.xy_min\.X_RNIH39L[4]/dataa
    instance   RCB1.xy_min\.X_RNIH39L[4] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.X_RNIH39L[4]/combout
    net        RCB1.E2.X_xo_2
    input  pin RCB1.E2.output_value_1_RNI5FI21[4]/dataa
    instance   RCB1.E2.output_value_1_RNI5FI21[4] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_1_RNI5FI21[4]/combout
    net        RCB1.output_value_1_RNI5FI21_0[4]
    input  pin RCB1.xy_min\.X_s_0_RNI2NH41/datad
    instance   RCB1.xy_min\.X_s_0_RNI2NH41 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.X_s_0_RNI2NH41/combout
    net        RCB1.E2.X_s_0_latmux_a
    input  pin RCB1.E2.state_ret_0_RNIG2PK1/datad
    instance   RCB1.E2.state_ret_0_RNIG2PK1 (cell cycloneii_lcell_comb)
    output pin RCB1.E2.state_ret_0_RNIG2PK1/combout
    net        RCB1.E2.X_s_0_latmux
@W: BN137 :|Found combinational loop during mapping at net RCB1.E2.X_m_1
27) instance state_ret_0_RNI3C222 (view:work.ram_fsm(netlist)), output net "X_m_1" in work.ram_fsm(netlist)
    net        RCB1.state_ret_0_RNI3C222_0
    input  pin RCB1.xy_min\.X_s_1_RNI7F0T/datac
    instance   RCB1.xy_min\.X_s_1_RNI7F0T (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.X_s_1_RNI7F0T/combout
    net        RCB1.E2.X_s_1_latmux
    input  pin RCB1.E2.output_value_1_RNIQP9A1[3]/datad
    instance   RCB1.E2.output_value_1_RNIQP9A1[3] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_1_RNIQP9A1[3]/combout
    net        RCB1.X_xm_0[3]
    input  pin RCB1.xy_min\.X_RNIHBJS2[3]/datad
    instance   RCB1.xy_min\.X_RNIHBJS2[3] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.X_RNIHBJS2[3]/combout
    net        RCB1.X_xo[3]
    input  pin RCB1.xy_min\.X_RNIEHQK[3]/dataa
    instance   RCB1.xy_min\.X_RNIEHQK[3] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.X_RNIEHQK[3]/combout
    net        RCB1.E2.X_m_1_a_0
    input  pin RCB1.E2.state_ret_0_RNI3C222/datad
    instance   RCB1.E2.state_ret_0_RNI3C222 (cell cycloneii_lcell_comb)
    output pin RCB1.E2.state_ret_0_RNI3C222/combout
    net        RCB1.E2.X_m_1
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_xo[3]
28) instance xy_min\.X_RNIHBJS2[3] (view:work.rcb(netlist)), output net "X_xo[3]" in work.rcb(netlist)
    net        RCB1.E2.X_RNIHBJS2_0_0
    input  pin RCB1.E2.output_value_1_RNIQP9A1[3]/datac
    instance   RCB1.E2.output_value_1_RNIQP9A1[3] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_1_RNIQP9A1[3]/combout
    net        RCB1.X_xm_0[3]
    input  pin RCB1.xy_min\.X_RNIHBJS2[3]/datad
    instance   RCB1.xy_min\.X_RNIHBJS2[3] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.X_RNIHBJS2[3]/combout
    net        RCB1.X_xo[3]
@W: BN137 :|Found combinational loop during mapping at net RCB1.E2.X_m_3
29) instance state_ret_0_RNI18222 (view:work.ram_fsm(netlist)), output net "X_m_3" in work.ram_fsm(netlist)
    net        RCB1.state_ret_0_RNI18222_0
    input  pin RCB1.xy_min\.X_s_3_RNI9F0T/datac
    instance   RCB1.xy_min\.X_s_3_RNI9F0T (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.X_s_3_RNI9F0T/combout
    net        RCB1.E2.X_s_3_latmux
    input  pin RCB1.E2.output_value_1_RNIQN9A1[1]/datad
    instance   RCB1.E2.output_value_1_RNIQN9A1[1] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_1_RNIQN9A1[1]/combout
    net        RCB1.X_xm_0[1]
    input  pin RCB1.xy_min\.X_RNIH7JS2[1]/datad
    instance   RCB1.xy_min\.X_RNIH7JS2[1] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.X_RNIH7JS2[1]/combout
    net        RCB1.X_xo[1]
    input  pin RCB1.xy_min\.X_RNIADQK[1]/dataa
    instance   RCB1.xy_min\.X_RNIADQK[1] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.X_RNIADQK[1]/combout
    net        RCB1.E2.X_m_3_a
    input  pin RCB1.E2.state_ret_0_RNI18222/datad
    instance   RCB1.E2.state_ret_0_RNI18222 (cell cycloneii_lcell_comb)
    output pin RCB1.E2.state_ret_0_RNI18222/combout
    net        RCB1.E2.X_m_3
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_xo[1]
30) instance xy_min\.X_RNIH7JS2[1] (view:work.rcb(netlist)), output net "X_xo[1]" in work.rcb(netlist)
    net        RCB1.E2.X_RNIH7JS2_0_0
    input  pin RCB1.E2.output_value_1_RNIQN9A1[1]/datac
    instance   RCB1.E2.output_value_1_RNIQN9A1[1] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_1_RNIQN9A1[1]/combout
    net        RCB1.X_xm_0[1]
    input  pin RCB1.xy_min\.X_RNIH7JS2[1]/datad
    instance   RCB1.xy_min\.X_RNIH7JS2[1] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.X_RNIH7JS2[1]/combout
    net        RCB1.X_xo[1]
@W: BN137 :|Found combinational loop during mapping at net RCB1.E2.Y_en_0
31) instance output_value_i_m2_RNI7FTD[1] (view:work.ram_fsm(netlist)), output net "Y_en_0" in work.ram_fsm(netlist)
    net        RCB1.Y_en[1]
    input  pin RCB1.xy_min\.Y_RNIMI941[1]/datad
    instance   RCB1.xy_min\.Y_RNIMI941[1] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.Y_RNIMI941[1]/combout
    net        RCB1.E2.Y_RNIMI941_0_0
    input  pin RCB1.E2.output_value_i_m2_RNI7FTD[1]/dataa
    instance   RCB1.E2.output_value_i_m2_RNI7FTD[1] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_i_m2_RNI7FTD[1]/combout
    net        RCB1.Y_en[1]
@W: BN137 :|Found combinational loop during mapping at net RCB1.E2.Y_s_3_latmux
32) instance state_ret_0_RNIPLVN1 (view:work.ram_fsm(netlist)), output net "Y_s_3_latmux" in work.ram_fsm(netlist)
    net        RCB1.state_ret_0_RNIPLVN1_0
    input  pin RCB1.xy_min\.Y_RNIMI941[1]/dataa
    instance   RCB1.xy_min\.Y_RNIMI941[1] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.Y_RNIMI941[1]/combout
    net        RCB1.E2.Y_RNIMI941_0_0
    input  pin RCB1.E2.output_value_i_m2_RNI7FTD[1]/dataa
    instance   RCB1.E2.output_value_i_m2_RNI7FTD[1] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_i_m2_RNI7FTD[1]/combout
    net        RCB1.Y_en[1]
    input  pin RCB1.xy_min\.Y_s_3_RNIBAO71/datad
    instance   RCB1.xy_min\.Y_s_3_RNIBAO71 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.Y_s_3_RNIBAO71/combout
    net        RCB1.E2.Y_s_3_latmux_a
    input  pin RCB1.E2.state_ret_0_RNIPLVN1/datad
    instance   RCB1.E2.state_ret_0_RNIPLVN1 (cell cycloneii_lcell_comb)
    output pin RCB1.E2.state_ret_0_RNIPLVN1/combout
    net        RCB1.E2.Y_s_3_latmux
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_s_4_latmux
33) instance xy_min\.X_s_4_RNI06222 (view:work.rcb(netlist)), output net "X_s_4_latmux" in work.rcb(netlist)
    net        RCB1.E2.X_s_4_RNI06222_0
    input  pin RCB1.E2.output_value_1_RNIG79D[0]/datad
    instance   RCB1.E2.output_value_1_RNIG79D[0] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_1_RNIG79D[0]/combout
    net        RCB1.X_xm_0[0]
    input  pin RCB1.xy_min\.X_RNIT6I21[0]/datad
    instance   RCB1.xy_min\.X_RNIT6I21[0] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.X_RNIT6I21[0]/combout
    net        RCB1.X_xo[0]
    input  pin RCB1.xy_min\.X_RNI8BQK[0]/dataa
    instance   RCB1.xy_min\.X_RNI8BQK[0] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.X_RNI8BQK[0]/combout
    net        RCB1.E2.X_m_4_a
    input  pin RCB1.E2.state_ret_0_RNIMM151/datad
    instance   RCB1.E2.state_ret_0_RNIMM151 (cell cycloneii_lcell_comb)
    output pin RCB1.E2.state_ret_0_RNIMM151/combout
    net        RCB1.X_m_10
    input  pin RCB1.xy_min\.X_s_4_RNI06222/datac
    instance   RCB1.xy_min\.X_s_4_RNI06222 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.X_s_4_RNI06222/combout
    net        RCB1.X_s_4_latmux
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_xo[0]
34) instance xy_min\.X_RNIT6I21[0] (view:work.rcb(netlist)), output net "X_xo[0]" in work.rcb(netlist)
    net        RCB1.E2.X_RNIT6I21_0_0
    input  pin RCB1.E2.output_value_1_RNIG79D[0]/datac
    instance   RCB1.E2.output_value_1_RNIG79D[0] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_1_RNIG79D[0]/combout
    net        RCB1.X_xm_0[0]
    input  pin RCB1.xy_min\.X_RNIT6I21[0]/datad
    instance   RCB1.xy_min\.X_RNIT6I21[0] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.X_RNIT6I21[0]/combout
    net        RCB1.X_xo[0]
@W: BN137 :|Found combinational loop during mapping at net RCB1.Y_s_latmux
35) instance xy_min\.Y_s_RNIFKT02 (view:work.rcb(netlist)), output net "Y_s_latmux" in work.rcb(netlist)
    net        RCB1.E2.Y_s_RNIFKT02_0
    input  pin RCB1.E2.output_value_i_m2_RNIBJTD[5]/datad
    instance   RCB1.E2.output_value_i_m2_RNIBJTD[5] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_i_m2_RNIBJTD[5]/combout
    net        RCB1.Y_xm_0[5]
    input  pin RCB1.xy_min\.Y_RNIUQ941[5]/datad
    instance   RCB1.xy_min\.Y_RNIUQ941[5] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.Y_RNIUQ941[5]/combout
    net        RCB1.Y_xo[5]
    input  pin RCB1.xy_min\.Y_RNI9VHM[5]/dataa
    instance   RCB1.xy_min\.Y_RNI9VHM[5] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.Y_RNI9VHM[5]/combout
    net        RCB1.E2.Y_m_a
    input  pin RCB1.E2.state_ret_0_RNINAP61/datad
    instance   RCB1.E2.state_ret_0_RNINAP61 (cell cycloneii_lcell_comb)
    output pin RCB1.E2.state_ret_0_RNINAP61/combout
    net        RCB1.Y_m
    input  pin RCB1.xy_min\.Y_s_RNIFKT02/datac
    instance   RCB1.xy_min\.Y_s_RNIFKT02 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.Y_s_RNIFKT02/combout
    net        RCB1.Y_s_latmux
@W: BN137 :|Found combinational loop during mapping at net RCB1.Y_xo[5]
36) instance xy_min\.Y_RNIUQ941[5] (view:work.rcb(netlist)), output net "Y_xo[5]" in work.rcb(netlist)
    net        RCB1.E2.Y_RNIUQ941_0_0
    input  pin RCB1.E2.output_value_i_m2_RNIBJTD[5]/datac
    instance   RCB1.E2.output_value_i_m2_RNIBJTD[5] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_i_m2_RNIBJTD[5]/combout
    net        RCB1.Y_xm_0[5]
    input  pin RCB1.xy_min\.Y_RNIUQ941[5]/datad
    instance   RCB1.xy_min\.Y_RNIUQ941[5] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.Y_RNIUQ941[5]/combout
    net        RCB1.Y_xo[5]
@W: BN137 :|Found combinational loop during mapping at net RCB1.Y_s_2_latmux
37) instance xy_min\.Y_s_2_RNIQNVN1 (view:work.rcb(netlist)), output net "Y_s_2_latmux" in work.rcb(netlist)
    net        RCB1.E2.Y_s_2_RNIQNVN1_0
    input  pin RCB1.E2.output_value_i_m2_RNI8GTD[2]/datad
    instance   RCB1.E2.output_value_i_m2_RNI8GTD[2] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_i_m2_RNI8GTD[2]/combout
    net        RCB1.Y_xm_0[2]
    input  pin RCB1.xy_min\.Y_RNIOK941[2]/datad
    instance   RCB1.xy_min\.Y_RNIOK941[2] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.Y_RNIOK941[2]/combout
    net        RCB1.Y_xo[2]
    input  pin RCB1.xy_min\.Y_RNI3PHM[2]/dataa
    instance   RCB1.xy_min\.Y_RNI3PHM[2] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.Y_RNI3PHM[2]/combout
    net        RCB1.E2.Y_m_2_a
    input  pin RCB1.E2.state_ret_0_RNIH4P61/datad
    instance   RCB1.E2.state_ret_0_RNIH4P61 (cell cycloneii_lcell_comb)
    output pin RCB1.E2.state_ret_0_RNIH4P61/combout
    net        RCB1.Y_m_6
    input  pin RCB1.xy_min\.Y_s_2_RNIQNVN1/datac
    instance   RCB1.xy_min\.Y_s_2_RNIQNVN1 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.Y_s_2_RNIQNVN1/combout
    net        RCB1.Y_s_2_latmux
@W: BN137 :|Found combinational loop during mapping at net RCB1.Y_xo[2]
38) instance xy_min\.Y_RNIOK941[2] (view:work.rcb(netlist)), output net "Y_xo[2]" in work.rcb(netlist)
    net        RCB1.E2.Y_RNIOK941_0_0
    input  pin RCB1.E2.output_value_i_m2_RNI8GTD[2]/datac
    instance   RCB1.E2.output_value_i_m2_RNI8GTD[2] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_i_m2_RNI8GTD[2]/combout
    net        RCB1.Y_xm_0[2]
    input  pin RCB1.xy_min\.Y_RNIOK941[2]/datad
    instance   RCB1.xy_min\.Y_RNIOK941[2] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.Y_RNIOK941[2]/combout
    net        RCB1.Y_xo[2]
@W: BN137 :|Found combinational loop during mapping at net RCB1.Y_s_1_latmux
39) instance xy_min\.Y_s_1_RNIRPVN1 (view:work.rcb(netlist)), output net "Y_s_1_latmux" in work.rcb(netlist)
    net        RCB1.E2.Y_s_1_RNIRPVN1_0
    input  pin RCB1.E2.output_value_i_m2_RNI9HTD[3]/datad
    instance   RCB1.E2.output_value_i_m2_RNI9HTD[3] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_i_m2_RNI9HTD[3]/combout
    net        RCB1.Y_xm_0[3]
    input  pin RCB1.xy_min\.Y_RNIQM941[3]/datad
    instance   RCB1.xy_min\.Y_RNIQM941[3] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.Y_RNIQM941[3]/combout
    net        RCB1.Y_xo[3]
    input  pin RCB1.xy_min\.Y_RNI5RHM[3]/dataa
    instance   RCB1.xy_min\.Y_RNI5RHM[3] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.Y_RNI5RHM[3]/combout
    net        RCB1.E2.Y_m_1_a
    input  pin RCB1.E2.state_ret_0_RNIJ6P61/datad
    instance   RCB1.E2.state_ret_0_RNIJ6P61 (cell cycloneii_lcell_comb)
    output pin RCB1.E2.state_ret_0_RNIJ6P61/combout
    net        RCB1.Y_m_1
    input  pin RCB1.xy_min\.Y_s_1_RNIRPVN1/datac
    instance   RCB1.xy_min\.Y_s_1_RNIRPVN1 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.Y_s_1_RNIRPVN1/combout
    net        RCB1.Y_s_1_latmux
@W: BN137 :|Found combinational loop during mapping at net RCB1.Y_xo[3]
40) instance xy_min\.Y_RNIQM941[3] (view:work.rcb(netlist)), output net "Y_xo[3]" in work.rcb(netlist)
    net        RCB1.E2.Y_RNIQM941_0_0
    input  pin RCB1.E2.output_value_i_m2_RNI9HTD[3]/datac
    instance   RCB1.E2.output_value_i_m2_RNI9HTD[3] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_i_m2_RNI9HTD[3]/combout
    net        RCB1.Y_xm_0[3]
    input  pin RCB1.xy_min\.Y_RNIQM941[3]/datad
    instance   RCB1.xy_min\.Y_RNIQM941[3] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.Y_RNIQM941[3]/combout
    net        RCB1.Y_xo[3]
@W: BN137 :|Found combinational loop during mapping at net RCB1.Y_s_4_latmux
41) instance xy_min\.Y_s_4_RNIOJVN1 (view:work.rcb(netlist)), output net "Y_s_4_latmux" in work.rcb(netlist)
    net        RCB1.E2.Y_s_4_RNIOJVN1_0
    input  pin RCB1.E2.output_value_i_m2_RNI6ETD[0]/datad
    instance   RCB1.E2.output_value_i_m2_RNI6ETD[0] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_i_m2_RNI6ETD[0]/combout
    net        RCB1.Y_xm_0[0]
    input  pin RCB1.xy_min\.Y_RNIKG941[0]/datad
    instance   RCB1.xy_min\.Y_RNIKG941[0] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.Y_RNIKG941[0]/combout
    net        RCB1.Y_xo[0]
    input  pin RCB1.xy_min\.Y_RNIVKHM[0]/dataa
    instance   RCB1.xy_min\.Y_RNIVKHM[0] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.Y_RNIVKHM[0]/combout
    net        RCB1.E2.Y_m_4_a_0
    input  pin RCB1.E2.state_ret_0_RNID0P61/datad
    instance   RCB1.E2.state_ret_0_RNID0P61 (cell cycloneii_lcell_comb)
    output pin RCB1.E2.state_ret_0_RNID0P61/combout
    net        RCB1.Y_m_4
    input  pin RCB1.xy_min\.Y_s_4_RNIOJVN1/datac
    instance   RCB1.xy_min\.Y_s_4_RNIOJVN1 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.Y_s_4_RNIOJVN1/combout
    net        RCB1.Y_s_4_latmux
@W: BN137 :|Found combinational loop during mapping at net RCB1.Y_xo[0]
42) instance xy_min\.Y_RNIKG941[0] (view:work.rcb(netlist)), output net "Y_xo[0]" in work.rcb(netlist)
    net        RCB1.E2.Y_RNIKG941_0_0
    input  pin RCB1.E2.output_value_i_m2_RNI6ETD[0]/datac
    instance   RCB1.E2.output_value_i_m2_RNI6ETD[0] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_i_m2_RNI6ETD[0]/combout
    net        RCB1.Y_xm_0[0]
    input  pin RCB1.xy_min\.Y_RNIKG941[0]/datad
    instance   RCB1.xy_min\.Y_RNIKG941[0] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.Y_RNIKG941[0]/combout
    net        RCB1.Y_xo[0]
@W: BN137 :|Found combinational loop during mapping at net RCB1.Y_s_0_latmux
43) instance xy_min\.Y_s_0_RNISRVN1 (view:work.rcb(netlist)), output net "Y_s_0_latmux" in work.rcb(netlist)
    net        RCB1.E2.Y_s_0_RNISRVN1_0
    input  pin RCB1.E2.output_value_i_m2_RNIAITD[4]/datad
    instance   RCB1.E2.output_value_i_m2_RNIAITD[4] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_i_m2_RNIAITD[4]/combout
    net        RCB1.Y_xm_0[4]
    input  pin RCB1.xy_min\.Y_RNISO941[4]/datad
    instance   RCB1.xy_min\.Y_RNISO941[4] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.Y_RNISO941[4]/combout
    net        RCB1.Y_xo[4]
    input  pin RCB1.xy_min\.Y_RNI7THM[4]/dataa
    instance   RCB1.xy_min\.Y_RNI7THM[4] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.Y_RNI7THM[4]/combout
    net        RCB1.E2.Y_m_0_a_0
    input  pin RCB1.E2.state_ret_0_RNIL8P61/datad
    instance   RCB1.E2.state_ret_0_RNIL8P61 (cell cycloneii_lcell_comb)
    output pin RCB1.E2.state_ret_0_RNIL8P61/combout
    net        RCB1.Y_m_0
    input  pin RCB1.xy_min\.Y_s_0_RNISRVN1/datac
    instance   RCB1.xy_min\.Y_s_0_RNISRVN1 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.Y_s_0_RNISRVN1/combout
    net        RCB1.Y_s_0_latmux
@W: BN137 :|Found combinational loop during mapping at net RCB1.Y_xo[4]
44) instance xy_min\.Y_RNISO941[4] (view:work.rcb(netlist)), output net "Y_xo[4]" in work.rcb(netlist)
    net        RCB1.E2.Y_RNISO941_0_0
    input  pin RCB1.E2.output_value_i_m2_RNIAITD[4]/datac
    instance   RCB1.E2.output_value_i_m2_RNIAITD[4] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_i_m2_RNIAITD[4]/combout
    net        RCB1.Y_xm_0[4]
    input  pin RCB1.xy_min\.Y_RNISO941[4]/datad
    instance   RCB1.xy_min\.Y_RNISO941[4] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.Y_RNISO941[4]/combout
    net        RCB1.Y_xo[4]
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_s_latmux
45) instance xy_min\.X_s_RNI9DEK2 (view:work.rcb(netlist)), output net "X_s_latmux" in work.rcb(netlist)
    net        RCB1.E2.X_s_RNI9DEK2_0
    input  pin RCB1.E2.output_value_1_RNI7HI21[5]/datad
    instance   RCB1.E2.output_value_1_RNI7HI21[5] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_1_RNI7HI21[5]/combout
    net        RCB1.output_value_1_RNI7HI21_0[5]
    input  pin RCB1.xy_min\.X_RNII49L[5]/datad
    instance   RCB1.xy_min\.X_RNII49L[5] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.X_RNII49L[5]/combout
    net        RCB1.X_xo_0[5]
    input  pin RCB1.xy_min\.X_RNI4Q3A1[5]/dataa
    instance   RCB1.xy_min\.X_RNI4Q3A1[5] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.X_RNI4Q3A1[5]/combout
    net        RCB1.E2.X_m_a_0
    input  pin RCB1.E2.state_ret_0_RNII5BQ1/datad
    instance   RCB1.E2.state_ret_0_RNII5BQ1 (cell cycloneii_lcell_comb)
    output pin RCB1.E2.state_ret_0_RNII5BQ1/combout
    net        RCB1.X_m_0
    input  pin RCB1.xy_min\.X_s_RNI9DEK2/datac
    instance   RCB1.xy_min\.X_s_RNI9DEK2 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.X_s_RNI9DEK2/combout
    net        RCB1.X_s_latmux
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_xo_0[5]
46) instance xy_min\.X_RNII49L[5] (view:work.rcb(netlist)), output net "X_xo_0[5]" in work.rcb(netlist)
    net        RCB1.E2.X_xo_3
    input  pin RCB1.E2.output_value_1_RNI7HI21[5]/datac
    instance   RCB1.E2.output_value_1_RNI7HI21[5] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_1_RNI7HI21[5]/combout
    net        RCB1.output_value_1_RNI7HI21_0[5]
    input  pin RCB1.xy_min\.X_RNII49L[5]/datad
    instance   RCB1.xy_min\.X_RNII49L[5] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.X_RNII49L[5]/combout
    net        RCB1.X_xo_0[5]
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_s_2_latmux
47) instance xy_min\.X_s_2_RNIHBBN2 (view:work.rcb(netlist)), output net "X_s_2_latmux" in work.rcb(netlist)
    net        RCB1.E2.X_s_2_RNIHBBN2_0
    input  pin RCB1.E2.output_value_1_RNI1BI21[2]/datad
    instance   RCB1.E2.output_value_1_RNI1BI21[2] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_1_RNI1BI21[2]/combout
    net        RCB1.output_value_1_RNI1BI21_0[2]
    input  pin RCB1.xy_min\.X_RNIF19L[2]/datad
    instance   RCB1.xy_min\.X_RNIF19L[2] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.X_RNIF19L[2]/combout
    net        RCB1.X_xo_0[2]
    input  pin RCB1.xy_min\.X_RNIRG3A1[2]/dataa
    instance   RCB1.xy_min\.X_RNIRG3A1[2] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.X_RNIRG3A1[2]/combout
    net        RCB1.E2.X_m_2_a_0
    input  pin RCB1.E2.state_ret_0_RNI9SAQ1/datad
    instance   RCB1.E2.state_ret_0_RNI9SAQ1 (cell cycloneii_lcell_comb)
    output pin RCB1.E2.state_ret_0_RNI9SAQ1/combout
    net        RCB1.X_m_2_0
    input  pin RCB1.xy_min\.X_s_2_RNIHBBN2/datac
    instance   RCB1.xy_min\.X_s_2_RNIHBBN2 (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.X_s_2_RNIHBBN2/combout
    net        RCB1.X_s_2_latmux
@W: BN137 :|Found combinational loop during mapping at net RCB1.X_xo_0[2]
48) instance xy_min\.X_RNIF19L[2] (view:work.rcb(netlist)), output net "X_xo_0[2]" in work.rcb(netlist)
    net        RCB1.E2.X_xo_0
    input  pin RCB1.E2.output_value_1_RNI1BI21[2]/datac
    instance   RCB1.E2.output_value_1_RNI1BI21[2] (cell cycloneii_lcell_comb)
    output pin RCB1.E2.output_value_1_RNI1BI21[2]/combout
    net        RCB1.output_value_1_RNI1BI21_0[2]
    input  pin RCB1.xy_min\.X_RNIF19L[2]/datad
    instance   RCB1.xy_min\.X_RNIF19L[2] (cell cycloneii_lcell_comb)
    output pin RCB1.xy_min\.X_RNIF19L[2]/combout
    net        RCB1.X_xo_0[2]
@W: BN137 :|Found combinational loop during mapping at net RCB1.E2.busy_m
49) instance VRAM\.vram_write_2_0_RNIO82I (view:work.ram_fsm(netlist)), output net "busy_m" in work.ram_fsm(netlist)
    net        RCB1.busy_m
    input  pin RCB1.busy_s_RNISBOD1/datad
    instance   RCB1.busy_s_RNISBOD1 (cell cycloneii_lcell_comb)
    output pin RCB1.busy_s_RNISBOD1/combout
    net        RCB1.busy_s_latmux
    input  pin RCB1.busy_latmux_RNO/datab
    instance   RCB1.busy_latmux_RNO (cell cycloneii_lcell_comb)
    output pin RCB1.busy_latmux_RNO/combout
    net        RCB1.busy_xm
    input  pin RCB1.busy_latmux/datad
    instance   RCB1.busy_latmux (cell cycloneii_lcell_comb)
    output pin RCB1.busy_latmux/combout
    net        RCB1.E2.busy_latmux_RNIJ4ND
    input  pin RCB1.E2.VRAM\.vram_write_2_0_RNIO82I/datad
    instance   RCB1.E2.VRAM\.vram_write_2_0_RNIO82I (cell cycloneii_lcell_comb)
    output pin RCB1.E2.VRAM\.vram_write_2_0_RNIO82I/combout
    net        RCB1.E2.busy_m
End of loops
@W: MT420 |Found inferred clock vdp|clk with period 11.98ns. Please declare a user-defined clock on object "p:clk"

Found clock ram_fsm|state_derived_clock[2] with period 11.98ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Mar 20 17:08:35 2016
#


Top view:               vdp
Requested Frequency:    83.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -5.500

                                   Requested     Estimated     Requested     Estimated                Clock                      Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack      Type                       Group                
------------------------------------------------------------------------------------------------------------------------------------------------------
ram_fsm|state_derived_clock[2]     83.5 MHz      43.5 MHz      11.979        22.978        -5.500     derived (from vdp|clk)     Autoconstr_clkgroup_0
vdp|clk                            83.5 MHz      43.5 MHz      11.979        22.978        -2.114     inferred                   Autoconstr_clkgroup_0
System                             766.3 MHz     NA            1.305         NA            9.997      system                     system_clkgroup      
======================================================================================================================================================





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise  
--------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack 
--------------------------------------------------------------------------------------------------------------------------------------------------------
System                          vdp|clk                         |  11.979      9.997   |  No paths    -      |  No paths    -      |  No paths    -     
vdp|clk                         vdp|clk                         |  11.979      -2.114  |  No paths    -      |  No paths    -      |  No paths    -     
vdp|clk                         ram_fsm|state_derived_clock[2]  |  11.979      7.278   |  No paths    -      |  5.989       False  |  No paths    -     
ram_fsm|state_derived_clock[2]  vdp|clk                         |  No paths    -       |  No paths    -      |  No paths    -      |  5.989       -5.500
ram_fsm|state_derived_clock[2]  ram_fsm|state_derived_clock[2]  |  No paths    -       |  11.979      False  |  No paths    -      |  5.989       15.871
========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ram_fsm|state_derived_clock[2]
====================================



Starting Points with Worst Slack
********************************

                    Starting                                                                   Arrival           
Instance            Reference                          Type            Pin      Net            Time        Slack 
                    Clock                                                                                        
-----------------------------------------------------------------------------------------------------------------
RCB1.vram_start     ram_fsm|state_derived_clock[2]     SYNLPM_LAT1     Q[0]     vram_start     0.250       -5.500
=================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                                  Required           
Instance                       Reference                          Type                   Pin        Net                  Time         Slack 
                               Clock                                                                                                        
--------------------------------------------------------------------------------------------------------------------------------------------
DB1.DAB.DRAW1.R1\.error[5]     ram_fsm|state_derived_clock[2]     cycloneii_lcell_ff     datain     un1_error_2_add5     5.941        -5.500
DB1.DAB.DRAW1.R1\.error[4]     ram_fsm|state_derived_clock[2]     cycloneii_lcell_ff     datain     un1_error_2_add4     5.941        -5.370
DB1.DAB.DRAW1.R1\.error[3]     ram_fsm|state_derived_clock[2]     cycloneii_lcell_ff     datain     un1_error_2_add3     5.941        -5.242
DB1.DAB.DRAW1.R1\.error[2]     ram_fsm|state_derived_clock[2]     cycloneii_lcell_ff     datain     un1_error_2_add2     5.941        -5.112
DB1.DAB.DRAW1.R1\.error[1]     ram_fsm|state_derived_clock[2]     cycloneii_lcell_ff     datain     un1_error_2_add1     5.941        -4.984
DB1.DAB.DRAW1.R1\.error[0]     ram_fsm|state_derived_clock[2]     cycloneii_lcell_ff     datain     un1_error_2_add0     5.941        -4.598
DB1.disable_26                 ram_fsm|state_derived_clock[2]     cycloneii_lcell_ff     ena        G_779                5.365        -2.968
DB1.dbb_bus\.startcmd_29       ram_fsm|state_derived_clock[2]     cycloneii_lcell_ff     ena        G_886                5.365        -2.901
DB1.dbb_bus\.startcmd_30       ram_fsm|state_derived_clock[2]     cycloneii_lcell_ff     ena        G_886                5.365        -2.901
DB1.DAB.DRAW1.R1\.xincr[0]     ram_fsm|state_derived_clock[2]     cycloneii_lcell_ff     ena        xnew_1_0_0__g0_e     5.365        -2.765
============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.989
    - Setup time:                            0.048
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.941

    - Propagation time:                      11.441
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.499

    Number of logic level(s):                19
    Starting point:                          RCB1.vram_start / Q[0]
    Ending point:                            DB1.DAB.DRAW1.R1\.error[5] / datain
    The start point is clocked by            ram_fsm|state_derived_clock[2] [falling] on pin GATE
    The end   point is clocked by            vdp|clk [rising] on pin clk

Instance / Net                                                                 Pin         Pin               Arrival     No. of    
Name                                                  Type                     Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
RCB1.vram_start                                       SYNLPM_LAT1              Q[0]        Out     0.250     0.250       -         
vram_start                                            Net                      -           -       0.882     -           93        
RCB1.vram_write_RNI3G411                              cycloneii_lcell_comb     dataa       In      -         1.132       -         
RCB1.vram_write_RNI3G411                              cycloneii_lcell_comb     combout     Out     0.438     1.570       -         
vram_write_mux                                        Net                      -           -       0.563     -           35        
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_6     cycloneii_lcell_comb     datad       In      -         2.133       -         
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_6     cycloneii_lcell_comb     combout     Out     0.150     2.283       -         
delaycmd_1_sqmuxa_6                                   Net                      -           -       0.661     -           48        
RCB1.E2.output_value_2_i_m2_RNIN9J4[0]                cycloneii_lcell_comb     datad       In      -         2.944       -         
RCB1.E2.output_value_2_i_m2_RNIN9J4[0]                cycloneii_lcell_comb     combout     Out     0.150     3.094       -         
Y_xm_0                                                Net                      -           -       0.295     -           2         
RCB1.xy_max\.Y_RNI7EBU[0]                             cycloneii_lcell_comb     datad       In      -         3.389       -         
RCB1.xy_max\.Y_RNI7EBU[0]                             cycloneii_lcell_comb     combout     Out     0.150     3.539       -         
Y_xo_0[0]                                             Net                      -           -       0.474     -           4         
RCB1.E2.RCB_LOG\.un21_vram_delay_6_0_x2               cycloneii_lcell_comb     datab       In      -         4.013       -         
RCB1.E2.RCB_LOG\.un21_vram_delay_6_0_x2               cycloneii_lcell_comb     combout     Out     0.420     4.433       -         
un21_vram_delay_6_0_x2                                Net                      -           -       0.355     -           1         
RCB1.RCB_LOG\.un21_vram_delay_NE_10_4                 cycloneii_lcell_comb     datac       In      -         4.788       -         
RCB1.RCB_LOG\.un21_vram_delay_NE_10_4                 cycloneii_lcell_comb     combout     Out     0.275     5.063       -         
un21_vram_delay_NE_10_4                               Net                      -           -       0.295     -           2         
RCB1.RCB_LOG\.un21_vram_delay_NE_10_4_RNINM0Q         cycloneii_lcell_comb     datac       In      -         5.358       -         
RCB1.RCB_LOG\.un21_vram_delay_NE_10_4_RNINM0Q         cycloneii_lcell_comb     combout     Out     0.275     5.633       -         
X_e0_0_g1_0_491_i_o4_3                                Net                      -           -       0.308     -           4         
RCB1.delaycmd.m3                                      cycloneii_lcell_comb     datac       In      -         5.941       -         
RCB1.delaycmd.m3                                      cycloneii_lcell_comb     combout     Out     0.275     6.216       -         
m3                                                    Net                      -           -       0.308     -           4         
DB1.disable_rst                                       cycloneii_lcell_comb     datad       In      -         6.524       -         
DB1.disable_rst                                       cycloneii_lcell_comb     combout     Out     0.150     6.674       -         
disable_rst                                           Net                      -           -       0.301     -           3         
DB1.disable_RNIAGFJ1                                  cycloneii_lcell_comb     datad       In      -         6.975       -         
DB1.disable_RNIAGFJ1                                  cycloneii_lcell_comb     combout     Out     0.150     7.125       -         
disable_28                                            Net                      -           -       0.416     -           17        
DB1.DAB.DRAW1.un1_error_2_v[0]                        cycloneii_lcell_comb     datac       In      -         7.542       -         
DB1.DAB.DRAW1.un1_error_2_v[0]                        cycloneii_lcell_comb     combout     Out     0.275     7.816       -         
un1_error_2_v[0]                                      Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0_start                cycloneii_lcell_comb     dataa       In      -         8.547       -         
DB1.DAB.DRAW1.un1_error_2_0_add0_start                cycloneii_lcell_comb     cout        Out     0.414     8.961       -         
un1_error_2_0_add0_start_cout                         Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0                      cycloneii_lcell_comb     cin         In      -         8.961       -         
DB1.DAB.DRAW1.un1_error_2_0_add0                      cycloneii_lcell_comb     cout        Out     0.129     9.090       -         
un1_error_2_0_carry_0                                 Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add1                      cycloneii_lcell_comb     cin         In      -         9.090       -         
DB1.DAB.DRAW1.un1_error_2_0_add1                      cycloneii_lcell_comb     cout        Out     0.129     9.219       -         
un1_error_2_0_carry_1                                 Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add2                      cycloneii_lcell_comb     cin         In      -         9.219       -         
DB1.DAB.DRAW1.un1_error_2_0_add2                      cycloneii_lcell_comb     cout        Out     0.129     9.348       -         
un1_error_2_0_carry_2                                 Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add3                      cycloneii_lcell_comb     cin         In      -         9.348       -         
DB1.DAB.DRAW1.un1_error_2_0_add3                      cycloneii_lcell_comb     cout        Out     0.129     9.477       -         
un1_error_2_0_carry_3                                 Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add4                      cycloneii_lcell_comb     cin         In      -         9.477       -         
DB1.DAB.DRAW1.un1_error_2_0_add4                      cycloneii_lcell_comb     combout     Out     0.410     9.887       -         
un1_error_2_0_add4                                    Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_add4                        cycloneii_lcell_comb     dataa       In      -         10.617      -         
DB1.DAB.DRAW1.un1_error_2_add4                        cycloneii_lcell_comb     cout        Out     0.414     11.031      -         
un1_error_2_carry_4                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add5                        cycloneii_lcell_comb     cin         In      -         11.031      -         
DB1.DAB.DRAW1.un1_error_2_add5                        cycloneii_lcell_comb     combout     Out     0.410     11.441      -         
un1_error_2_add5                                      Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.R1\.error[5]                            cycloneii_lcell_ff       datain      In      -         11.441      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 11.489 is 5.170(45.0%) logic and 6.319(55.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.989
    - Setup time:                            0.048
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.941

    - Propagation time:                      11.441
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.499

    Number of logic level(s):                19
    Starting point:                          RCB1.vram_start / Q[0]
    Ending point:                            DB1.DAB.DRAW1.R1\.error[5] / datain
    The start point is clocked by            ram_fsm|state_derived_clock[2] [falling] on pin GATE
    The end   point is clocked by            vdp|clk [rising] on pin clk

Instance / Net                                                                 Pin         Pin               Arrival     No. of    
Name                                                  Type                     Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
RCB1.vram_start                                       SYNLPM_LAT1              Q[0]        Out     0.250     0.250       -         
vram_start                                            Net                      -           -       0.882     -           93        
RCB1.vram_write_RNI3G411                              cycloneii_lcell_comb     dataa       In      -         1.132       -         
RCB1.vram_write_RNI3G411                              cycloneii_lcell_comb     combout     Out     0.438     1.570       -         
vram_write_mux                                        Net                      -           -       0.563     -           35        
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_6     cycloneii_lcell_comb     datad       In      -         2.133       -         
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_6     cycloneii_lcell_comb     combout     Out     0.150     2.283       -         
delaycmd_1_sqmuxa_6                                   Net                      -           -       0.661     -           48        
RCB1.E2.output_value_2_i_m2_RNIN9J4[0]                cycloneii_lcell_comb     datad       In      -         2.944       -         
RCB1.E2.output_value_2_i_m2_RNIN9J4[0]                cycloneii_lcell_comb     combout     Out     0.150     3.094       -         
Y_xm_0                                                Net                      -           -       0.295     -           2         
RCB1.xy_max\.Y_RNI7EBU[0]                             cycloneii_lcell_comb     datad       In      -         3.389       -         
RCB1.xy_max\.Y_RNI7EBU[0]                             cycloneii_lcell_comb     combout     Out     0.150     3.539       -         
Y_xo_0[0]                                             Net                      -           -       0.474     -           4         
RCB1.E2.RCB_LOG\.un21_vram_delay_6_0_x2               cycloneii_lcell_comb     datab       In      -         4.013       -         
RCB1.E2.RCB_LOG\.un21_vram_delay_6_0_x2               cycloneii_lcell_comb     combout     Out     0.420     4.433       -         
un21_vram_delay_6_0_x2                                Net                      -           -       0.355     -           1         
RCB1.RCB_LOG\.un21_vram_delay_NE_10_4                 cycloneii_lcell_comb     datac       In      -         4.788       -         
RCB1.RCB_LOG\.un21_vram_delay_NE_10_4                 cycloneii_lcell_comb     combout     Out     0.275     5.063       -         
un21_vram_delay_NE_10_4                               Net                      -           -       0.295     -           2         
RCB1.RCB_LOG\.un21_vram_delay_NE_10_4_RNINM0Q         cycloneii_lcell_comb     datac       In      -         5.358       -         
RCB1.RCB_LOG\.un21_vram_delay_NE_10_4_RNINM0Q         cycloneii_lcell_comb     combout     Out     0.275     5.633       -         
X_e0_0_g1_0_491_i_o4_3                                Net                      -           -       0.308     -           4         
RCB1.delaycmd.m3                                      cycloneii_lcell_comb     datac       In      -         5.941       -         
RCB1.delaycmd.m3                                      cycloneii_lcell_comb     combout     Out     0.275     6.216       -         
m3                                                    Net                      -           -       0.308     -           4         
DB1.disable_rst                                       cycloneii_lcell_comb     datad       In      -         6.524       -         
DB1.disable_rst                                       cycloneii_lcell_comb     combout     Out     0.150     6.674       -         
disable_rst                                           Net                      -           -       0.301     -           3         
DB1.disable_RNIAGFJ1                                  cycloneii_lcell_comb     datad       In      -         6.975       -         
DB1.disable_RNIAGFJ1                                  cycloneii_lcell_comb     combout     Out     0.150     7.125       -         
disable_28                                            Net                      -           -       0.416     -           17        
DB1.DAB.DRAW1.un1_error_2_v[0]                        cycloneii_lcell_comb     datac       In      -         7.542       -         
DB1.DAB.DRAW1.un1_error_2_v[0]                        cycloneii_lcell_comb     combout     Out     0.275     7.816       -         
un1_error_2_v[0]                                      Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0_start                cycloneii_lcell_comb     dataa       In      -         8.547       -         
DB1.DAB.DRAW1.un1_error_2_0_add0_start                cycloneii_lcell_comb     cout        Out     0.414     8.961       -         
un1_error_2_0_add0_start_cout                         Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0                      cycloneii_lcell_comb     cin         In      -         8.961       -         
DB1.DAB.DRAW1.un1_error_2_0_add0                      cycloneii_lcell_comb     combout     Out     0.410     9.371       -         
un1_error_2_0_add0                                    Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_add0                        cycloneii_lcell_comb     dataa       In      -         10.101      -         
DB1.DAB.DRAW1.un1_error_2_add0                        cycloneii_lcell_comb     cout        Out     0.414     10.515      -         
un1_error_2_carry_0                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add1                        cycloneii_lcell_comb     cin         In      -         10.515      -         
DB1.DAB.DRAW1.un1_error_2_add1                        cycloneii_lcell_comb     cout        Out     0.129     10.644      -         
un1_error_2_carry_1                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add2                        cycloneii_lcell_comb     cin         In      -         10.644      -         
DB1.DAB.DRAW1.un1_error_2_add2                        cycloneii_lcell_comb     cout        Out     0.129     10.773      -         
un1_error_2_carry_2                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add3                        cycloneii_lcell_comb     cin         In      -         10.773      -         
DB1.DAB.DRAW1.un1_error_2_add3                        cycloneii_lcell_comb     cout        Out     0.129     10.902      -         
un1_error_2_carry_3                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add4                        cycloneii_lcell_comb     cin         In      -         10.902      -         
DB1.DAB.DRAW1.un1_error_2_add4                        cycloneii_lcell_comb     cout        Out     0.129     11.031      -         
un1_error_2_carry_4                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add5                        cycloneii_lcell_comb     cin         In      -         11.031      -         
DB1.DAB.DRAW1.un1_error_2_add5                        cycloneii_lcell_comb     combout     Out     0.410     11.441      -         
un1_error_2_add5                                      Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.R1\.error[5]                            cycloneii_lcell_ff       datain      In      -         11.441      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 11.489 is 5.170(45.0%) logic and 6.319(55.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.989
    - Setup time:                            0.048
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.941

    - Propagation time:                      11.441
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.499

    Number of logic level(s):                19
    Starting point:                          RCB1.vram_start / Q[0]
    Ending point:                            DB1.DAB.DRAW1.R1\.error[5] / datain
    The start point is clocked by            ram_fsm|state_derived_clock[2] [falling] on pin GATE
    The end   point is clocked by            vdp|clk [rising] on pin clk

Instance / Net                                                                 Pin         Pin               Arrival     No. of    
Name                                                  Type                     Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
RCB1.vram_start                                       SYNLPM_LAT1              Q[0]        Out     0.250     0.250       -         
vram_start                                            Net                      -           -       0.882     -           93        
RCB1.vram_write_RNI3G411                              cycloneii_lcell_comb     dataa       In      -         1.132       -         
RCB1.vram_write_RNI3G411                              cycloneii_lcell_comb     combout     Out     0.438     1.570       -         
vram_write_mux                                        Net                      -           -       0.563     -           35        
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_6     cycloneii_lcell_comb     datad       In      -         2.133       -         
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_6     cycloneii_lcell_comb     combout     Out     0.150     2.283       -         
delaycmd_1_sqmuxa_6                                   Net                      -           -       0.661     -           48        
RCB1.E2.output_value_2_i_m2_RNIN9J4[0]                cycloneii_lcell_comb     datad       In      -         2.944       -         
RCB1.E2.output_value_2_i_m2_RNIN9J4[0]                cycloneii_lcell_comb     combout     Out     0.150     3.094       -         
Y_xm_0                                                Net                      -           -       0.295     -           2         
RCB1.xy_max\.Y_RNI7EBU[0]                             cycloneii_lcell_comb     datad       In      -         3.389       -         
RCB1.xy_max\.Y_RNI7EBU[0]                             cycloneii_lcell_comb     combout     Out     0.150     3.539       -         
Y_xo_0[0]                                             Net                      -           -       0.474     -           4         
RCB1.E2.RCB_LOG\.un21_vram_delay_6_0_x2               cycloneii_lcell_comb     datab       In      -         4.013       -         
RCB1.E2.RCB_LOG\.un21_vram_delay_6_0_x2               cycloneii_lcell_comb     combout     Out     0.420     4.433       -         
un21_vram_delay_6_0_x2                                Net                      -           -       0.355     -           1         
RCB1.RCB_LOG\.un21_vram_delay_NE_10_4                 cycloneii_lcell_comb     datac       In      -         4.788       -         
RCB1.RCB_LOG\.un21_vram_delay_NE_10_4                 cycloneii_lcell_comb     combout     Out     0.275     5.063       -         
un21_vram_delay_NE_10_4                               Net                      -           -       0.295     -           2         
RCB1.RCB_LOG\.un21_vram_delay_NE_10_4_RNINM0Q         cycloneii_lcell_comb     datac       In      -         5.358       -         
RCB1.RCB_LOG\.un21_vram_delay_NE_10_4_RNINM0Q         cycloneii_lcell_comb     combout     Out     0.275     5.633       -         
X_e0_0_g1_0_491_i_o4_3                                Net                      -           -       0.308     -           4         
RCB1.delaycmd.m3                                      cycloneii_lcell_comb     datac       In      -         5.941       -         
RCB1.delaycmd.m3                                      cycloneii_lcell_comb     combout     Out     0.275     6.216       -         
m3                                                    Net                      -           -       0.308     -           4         
DB1.disable_rst                                       cycloneii_lcell_comb     datad       In      -         6.524       -         
DB1.disable_rst                                       cycloneii_lcell_comb     combout     Out     0.150     6.674       -         
disable_rst                                           Net                      -           -       0.301     -           3         
DB1.disable_RNIAGFJ1                                  cycloneii_lcell_comb     datad       In      -         6.975       -         
DB1.disable_RNIAGFJ1                                  cycloneii_lcell_comb     combout     Out     0.150     7.125       -         
disable_28                                            Net                      -           -       0.416     -           17        
DB1.DAB.DRAW1.un1_error_2_v[0]                        cycloneii_lcell_comb     datac       In      -         7.542       -         
DB1.DAB.DRAW1.un1_error_2_v[0]                        cycloneii_lcell_comb     combout     Out     0.275     7.816       -         
un1_error_2_v[0]                                      Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0_start                cycloneii_lcell_comb     dataa       In      -         8.547       -         
DB1.DAB.DRAW1.un1_error_2_0_add0_start                cycloneii_lcell_comb     cout        Out     0.414     8.961       -         
un1_error_2_0_add0_start_cout                         Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0                      cycloneii_lcell_comb     cin         In      -         8.961       -         
DB1.DAB.DRAW1.un1_error_2_0_add0                      cycloneii_lcell_comb     cout        Out     0.129     9.090       -         
un1_error_2_0_carry_0                                 Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add1                      cycloneii_lcell_comb     cin         In      -         9.090       -         
DB1.DAB.DRAW1.un1_error_2_0_add1                      cycloneii_lcell_comb     combout     Out     0.410     9.500       -         
un1_error_2_0_add1                                    Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_add1                        cycloneii_lcell_comb     dataa       In      -         10.230      -         
DB1.DAB.DRAW1.un1_error_2_add1                        cycloneii_lcell_comb     cout        Out     0.414     10.644      -         
un1_error_2_carry_1                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add2                        cycloneii_lcell_comb     cin         In      -         10.644      -         
DB1.DAB.DRAW1.un1_error_2_add2                        cycloneii_lcell_comb     cout        Out     0.129     10.773      -         
un1_error_2_carry_2                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add3                        cycloneii_lcell_comb     cin         In      -         10.773      -         
DB1.DAB.DRAW1.un1_error_2_add3                        cycloneii_lcell_comb     cout        Out     0.129     10.902      -         
un1_error_2_carry_3                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add4                        cycloneii_lcell_comb     cin         In      -         10.902      -         
DB1.DAB.DRAW1.un1_error_2_add4                        cycloneii_lcell_comb     cout        Out     0.129     11.031      -         
un1_error_2_carry_4                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add5                        cycloneii_lcell_comb     cin         In      -         11.031      -         
DB1.DAB.DRAW1.un1_error_2_add5                        cycloneii_lcell_comb     combout     Out     0.410     11.441      -         
un1_error_2_add5                                      Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.R1\.error[5]                            cycloneii_lcell_ff       datain      In      -         11.441      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 11.489 is 5.170(45.0%) logic and 6.319(55.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.989
    - Setup time:                            0.048
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.941

    - Propagation time:                      11.441
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.499

    Number of logic level(s):                19
    Starting point:                          RCB1.vram_start / Q[0]
    Ending point:                            DB1.DAB.DRAW1.R1\.error[5] / datain
    The start point is clocked by            ram_fsm|state_derived_clock[2] [falling] on pin GATE
    The end   point is clocked by            vdp|clk [rising] on pin clk

Instance / Net                                                                 Pin         Pin               Arrival     No. of    
Name                                                  Type                     Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
RCB1.vram_start                                       SYNLPM_LAT1              Q[0]        Out     0.250     0.250       -         
vram_start                                            Net                      -           -       0.882     -           93        
RCB1.vram_write_RNI3G411                              cycloneii_lcell_comb     dataa       In      -         1.132       -         
RCB1.vram_write_RNI3G411                              cycloneii_lcell_comb     combout     Out     0.438     1.570       -         
vram_write_mux                                        Net                      -           -       0.563     -           35        
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_6     cycloneii_lcell_comb     datad       In      -         2.133       -         
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_6     cycloneii_lcell_comb     combout     Out     0.150     2.283       -         
delaycmd_1_sqmuxa_6                                   Net                      -           -       0.661     -           48        
RCB1.E2.output_value_2_i_m2_RNIN9J4[0]                cycloneii_lcell_comb     datad       In      -         2.944       -         
RCB1.E2.output_value_2_i_m2_RNIN9J4[0]                cycloneii_lcell_comb     combout     Out     0.150     3.094       -         
Y_xm_0                                                Net                      -           -       0.295     -           2         
RCB1.xy_max\.Y_RNI7EBU[0]                             cycloneii_lcell_comb     datad       In      -         3.389       -         
RCB1.xy_max\.Y_RNI7EBU[0]                             cycloneii_lcell_comb     combout     Out     0.150     3.539       -         
Y_xo_0[0]                                             Net                      -           -       0.474     -           4         
RCB1.E2.RCB_LOG\.un21_vram_delay_6_0_x2               cycloneii_lcell_comb     datab       In      -         4.013       -         
RCB1.E2.RCB_LOG\.un21_vram_delay_6_0_x2               cycloneii_lcell_comb     combout     Out     0.420     4.433       -         
un21_vram_delay_6_0_x2                                Net                      -           -       0.355     -           1         
RCB1.RCB_LOG\.un21_vram_delay_NE_10_4                 cycloneii_lcell_comb     datac       In      -         4.788       -         
RCB1.RCB_LOG\.un21_vram_delay_NE_10_4                 cycloneii_lcell_comb     combout     Out     0.275     5.063       -         
un21_vram_delay_NE_10_4                               Net                      -           -       0.295     -           2         
RCB1.RCB_LOG\.un21_vram_delay_NE_10_4_RNINM0Q         cycloneii_lcell_comb     datac       In      -         5.358       -         
RCB1.RCB_LOG\.un21_vram_delay_NE_10_4_RNINM0Q         cycloneii_lcell_comb     combout     Out     0.275     5.633       -         
X_e0_0_g1_0_491_i_o4_3                                Net                      -           -       0.308     -           4         
RCB1.delaycmd.m3                                      cycloneii_lcell_comb     datac       In      -         5.941       -         
RCB1.delaycmd.m3                                      cycloneii_lcell_comb     combout     Out     0.275     6.216       -         
m3                                                    Net                      -           -       0.308     -           4         
DB1.disable_rst                                       cycloneii_lcell_comb     datad       In      -         6.524       -         
DB1.disable_rst                                       cycloneii_lcell_comb     combout     Out     0.150     6.674       -         
disable_rst                                           Net                      -           -       0.301     -           3         
DB1.disable_RNIAGFJ1                                  cycloneii_lcell_comb     datad       In      -         6.975       -         
DB1.disable_RNIAGFJ1                                  cycloneii_lcell_comb     combout     Out     0.150     7.125       -         
disable_28                                            Net                      -           -       0.416     -           17        
DB1.DAB.DRAW1.un1_error_2_v[0]                        cycloneii_lcell_comb     datac       In      -         7.542       -         
DB1.DAB.DRAW1.un1_error_2_v[0]                        cycloneii_lcell_comb     combout     Out     0.275     7.816       -         
un1_error_2_v[0]                                      Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0_start                cycloneii_lcell_comb     dataa       In      -         8.547       -         
DB1.DAB.DRAW1.un1_error_2_0_add0_start                cycloneii_lcell_comb     cout        Out     0.414     8.961       -         
un1_error_2_0_add0_start_cout                         Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0                      cycloneii_lcell_comb     cin         In      -         8.961       -         
DB1.DAB.DRAW1.un1_error_2_0_add0                      cycloneii_lcell_comb     cout        Out     0.129     9.090       -         
un1_error_2_0_carry_0                                 Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add1                      cycloneii_lcell_comb     cin         In      -         9.090       -         
DB1.DAB.DRAW1.un1_error_2_0_add1                      cycloneii_lcell_comb     cout        Out     0.129     9.219       -         
un1_error_2_0_carry_1                                 Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add2                      cycloneii_lcell_comb     cin         In      -         9.219       -         
DB1.DAB.DRAW1.un1_error_2_0_add2                      cycloneii_lcell_comb     combout     Out     0.410     9.629       -         
un1_error_2_0_add2                                    Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_add2                        cycloneii_lcell_comb     dataa       In      -         10.359      -         
DB1.DAB.DRAW1.un1_error_2_add2                        cycloneii_lcell_comb     cout        Out     0.414     10.773      -         
un1_error_2_carry_2                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add3                        cycloneii_lcell_comb     cin         In      -         10.773      -         
DB1.DAB.DRAW1.un1_error_2_add3                        cycloneii_lcell_comb     cout        Out     0.129     10.902      -         
un1_error_2_carry_3                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add4                        cycloneii_lcell_comb     cin         In      -         10.902      -         
DB1.DAB.DRAW1.un1_error_2_add4                        cycloneii_lcell_comb     cout        Out     0.129     11.031      -         
un1_error_2_carry_4                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add5                        cycloneii_lcell_comb     cin         In      -         11.031      -         
DB1.DAB.DRAW1.un1_error_2_add5                        cycloneii_lcell_comb     combout     Out     0.410     11.441      -         
un1_error_2_add5                                      Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.R1\.error[5]                            cycloneii_lcell_ff       datain      In      -         11.441      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 11.489 is 5.170(45.0%) logic and 6.319(55.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.989
    - Setup time:                            0.048
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.941

    - Propagation time:                      11.441
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.499

    Number of logic level(s):                19
    Starting point:                          RCB1.vram_start / Q[0]
    Ending point:                            DB1.DAB.DRAW1.R1\.error[5] / datain
    The start point is clocked by            ram_fsm|state_derived_clock[2] [falling] on pin GATE
    The end   point is clocked by            vdp|clk [rising] on pin clk

Instance / Net                                                                 Pin         Pin               Arrival     No. of    
Name                                                  Type                     Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
RCB1.vram_start                                       SYNLPM_LAT1              Q[0]        Out     0.250     0.250       -         
vram_start                                            Net                      -           -       0.882     -           93        
RCB1.vram_write_RNI3G411                              cycloneii_lcell_comb     dataa       In      -         1.132       -         
RCB1.vram_write_RNI3G411                              cycloneii_lcell_comb     combout     Out     0.438     1.570       -         
vram_write_mux                                        Net                      -           -       0.563     -           35        
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_6     cycloneii_lcell_comb     datad       In      -         2.133       -         
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_6     cycloneii_lcell_comb     combout     Out     0.150     2.283       -         
delaycmd_1_sqmuxa_6                                   Net                      -           -       0.661     -           48        
RCB1.E2.output_value_2_i_m2_RNIN9J4[0]                cycloneii_lcell_comb     datad       In      -         2.944       -         
RCB1.E2.output_value_2_i_m2_RNIN9J4[0]                cycloneii_lcell_comb     combout     Out     0.150     3.094       -         
Y_xm_0                                                Net                      -           -       0.295     -           2         
RCB1.xy_max\.Y_RNI7EBU[0]                             cycloneii_lcell_comb     datad       In      -         3.389       -         
RCB1.xy_max\.Y_RNI7EBU[0]                             cycloneii_lcell_comb     combout     Out     0.150     3.539       -         
Y_xo_0[0]                                             Net                      -           -       0.474     -           4         
RCB1.E2.RCB_LOG\.un21_vram_delay_6_0_x2               cycloneii_lcell_comb     datab       In      -         4.013       -         
RCB1.E2.RCB_LOG\.un21_vram_delay_6_0_x2               cycloneii_lcell_comb     combout     Out     0.420     4.433       -         
un21_vram_delay_6_0_x2                                Net                      -           -       0.355     -           1         
RCB1.RCB_LOG\.un21_vram_delay_NE_10_4                 cycloneii_lcell_comb     datac       In      -         4.788       -         
RCB1.RCB_LOG\.un21_vram_delay_NE_10_4                 cycloneii_lcell_comb     combout     Out     0.275     5.063       -         
un21_vram_delay_NE_10_4                               Net                      -           -       0.295     -           2         
RCB1.RCB_LOG\.un21_vram_delay_NE_10_4_RNINM0Q         cycloneii_lcell_comb     datac       In      -         5.358       -         
RCB1.RCB_LOG\.un21_vram_delay_NE_10_4_RNINM0Q         cycloneii_lcell_comb     combout     Out     0.275     5.633       -         
X_e0_0_g1_0_491_i_o4_3                                Net                      -           -       0.308     -           4         
RCB1.delaycmd.m3                                      cycloneii_lcell_comb     datac       In      -         5.941       -         
RCB1.delaycmd.m3                                      cycloneii_lcell_comb     combout     Out     0.275     6.216       -         
m3                                                    Net                      -           -       0.308     -           4         
DB1.disable_rst                                       cycloneii_lcell_comb     datad       In      -         6.524       -         
DB1.disable_rst                                       cycloneii_lcell_comb     combout     Out     0.150     6.674       -         
disable_rst                                           Net                      -           -       0.301     -           3         
DB1.disable_RNIAGFJ1                                  cycloneii_lcell_comb     datad       In      -         6.975       -         
DB1.disable_RNIAGFJ1                                  cycloneii_lcell_comb     combout     Out     0.150     7.125       -         
disable_28                                            Net                      -           -       0.416     -           17        
DB1.DAB.DRAW1.un1_error_2_v[0]                        cycloneii_lcell_comb     datac       In      -         7.542       -         
DB1.DAB.DRAW1.un1_error_2_v[0]                        cycloneii_lcell_comb     combout     Out     0.275     7.816       -         
un1_error_2_v[0]                                      Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0_start                cycloneii_lcell_comb     dataa       In      -         8.547       -         
DB1.DAB.DRAW1.un1_error_2_0_add0_start                cycloneii_lcell_comb     cout        Out     0.414     8.961       -         
un1_error_2_0_add0_start_cout                         Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0                      cycloneii_lcell_comb     cin         In      -         8.961       -         
DB1.DAB.DRAW1.un1_error_2_0_add0                      cycloneii_lcell_comb     cout        Out     0.129     9.090       -         
un1_error_2_0_carry_0                                 Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add1                      cycloneii_lcell_comb     cin         In      -         9.090       -         
DB1.DAB.DRAW1.un1_error_2_0_add1                      cycloneii_lcell_comb     cout        Out     0.129     9.219       -         
un1_error_2_0_carry_1                                 Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add2                      cycloneii_lcell_comb     cin         In      -         9.219       -         
DB1.DAB.DRAW1.un1_error_2_0_add2                      cycloneii_lcell_comb     cout        Out     0.129     9.348       -         
un1_error_2_0_carry_2                                 Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add3                      cycloneii_lcell_comb     cin         In      -         9.348       -         
DB1.DAB.DRAW1.un1_error_2_0_add3                      cycloneii_lcell_comb     combout     Out     0.410     9.758       -         
un1_error_2_0_add3                                    Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_add3                        cycloneii_lcell_comb     dataa       In      -         10.488      -         
DB1.DAB.DRAW1.un1_error_2_add3                        cycloneii_lcell_comb     cout        Out     0.414     10.902      -         
un1_error_2_carry_3                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add4                        cycloneii_lcell_comb     cin         In      -         10.902      -         
DB1.DAB.DRAW1.un1_error_2_add4                        cycloneii_lcell_comb     cout        Out     0.129     11.031      -         
un1_error_2_carry_4                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add5                        cycloneii_lcell_comb     cin         In      -         11.031      -         
DB1.DAB.DRAW1.un1_error_2_add5                        cycloneii_lcell_comb     combout     Out     0.410     11.441      -         
un1_error_2_add5                                      Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.R1\.error[5]                            cycloneii_lcell_ff       datain      In      -         11.441      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 11.489 is 5.170(45.0%) logic and 6.319(55.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: vdp|clk
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                                 Arrival           
Instance                          Reference     Type                   Pin        Net                      Time        Slack 
                                  Clock                                                                                      
-----------------------------------------------------------------------------------------------------------------------------
RCB1.RCB_FSM\.idle_cycles[27]     vdp|clk       cycloneii_lcell_ff     regout     idle_cycles[27]          0.250       -2.114
RCB1.RCB_FSM\.idle_cycles[26]     vdp|clk       cycloneii_lcell_ff     regout     idle_cycles[26]          0.250       -2.096
RCB1.RCB_FSM\.idle_cycles[24]     vdp|clk       cycloneii_lcell_ff     regout     idle_cycles[24]          0.250       -1.989
RCB1.RCB_FSM\.idle_cycles[25]     vdp|clk       cycloneii_lcell_ff     regout     idle_cycles[25]          0.250       -1.971
DB1.db_fsm_state_0_ret_2          vdp|clk       cycloneii_lcell_ff     regout     db_fsm_state_0_ret_2     0.250       -1.963
DB1.DAB.DRAW1.R1\.x1[0]           vdp|clk       cycloneii_lcell_ff     regout     x1_0                     0.250       -1.955
DB1.DAB.RD1.R1\.negx              vdp|clk       cycloneii_lcell_ff     regout     negx                     0.250       -1.937
RCB1.RCB_FSM\.idle_cycles[8]      vdp|clk       cycloneii_lcell_ff     regout     idle_cycles[8]           0.250       -1.897
RCB1.RCB_FSM\.idle_cycles[11]     vdp|clk       cycloneii_lcell_ff     regout     idle_cycles[11]          0.250       -1.879
RCB1.RCB_FSM\.idle_cycles[12]     vdp|clk       cycloneii_lcell_ff     regout     idle_cycles[12]          0.250       -1.879
=============================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                             Required           
Instance                       Reference     Type                   Pin        Net                  Time         Slack 
                               Clock                                                                                   
-----------------------------------------------------------------------------------------------------------------------
DB1.DAB.DRAW1.R1\.error[5]     vdp|clk       cycloneii_lcell_ff     datain     un1_error_2_add5     11.931       -2.114
DB1.DAB.DRAW1.R1\.error[4]     vdp|clk       cycloneii_lcell_ff     datain     un1_error_2_add4     11.931       -1.985
DB1.DAB.DRAW1.R1\.error[3]     vdp|clk       cycloneii_lcell_ff     datain     un1_error_2_add3     11.931       -1.856
DB1.DAB.DRAW1.R1\.error[2]     vdp|clk       cycloneii_lcell_ff     datain     un1_error_2_add2     11.931       -1.727
DB1.DAB.DRAW1.R1\.error[1]     vdp|clk       cycloneii_lcell_ff     datain     un1_error_2_add1     11.931       -1.598
DB1.DAB.DRAW1.R1\.error[0]     vdp|clk       cycloneii_lcell_ff     datain     un1_error_2_add0     11.931       -1.212
DB1.disable_26                 vdp|clk       cycloneii_lcell_ff     ena        G_779                11.355       0.418 
DB1.dbb_bus\.startcmd_29       vdp|clk       cycloneii_lcell_ff     ena        G_886                11.355       0.485 
DB1.dbb_bus\.startcmd_30       vdp|clk       cycloneii_lcell_ff     ena        G_886                11.355       0.485 
DB1.DAB.DRAW1.R1\.xincr[0]     vdp|clk       cycloneii_lcell_ff     ena        xnew_1_0_0__g0_e     11.355       0.620 
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.979
    - Setup time:                            0.048
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.931

    - Propagation time:                      14.045
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.114

    Number of logic level(s):                24
    Starting point:                          RCB1.RCB_FSM\.idle_cycles[27] / regout
    Ending point:                            DB1.DAB.DRAW1.R1\.error[5] / datain
    The start point is clocked by            vdp|clk [rising] on pin clk
    The end   point is clocked by            vdp|clk [rising] on pin clk

Instance / Net                                                                 Pin         Pin               Arrival     No. of    
Name                                                  Type                     Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
RCB1.RCB_FSM\.idle_cycles[27]                         cycloneii_lcell_ff       regout      Out     0.250     0.250       -         
idle_cycles[27]                                       Net                      -           -       0.910     -           2         
RCB1.VRAM\.un1_vram_delaylto30_3                      cycloneii_lcell_comb     dataa       In      -         1.160       -         
RCB1.VRAM\.un1_vram_delaylto30_3                      cycloneii_lcell_comb     combout     Out     0.438     1.598       -         
un1_vram_delaylto30_3                                 Net                      -           -       0.355     -           1         
RCB1.VRAM\.un1_vram_delaylto30_20                     cycloneii_lcell_comb     datac       In      -         1.953       -         
RCB1.VRAM\.un1_vram_delaylto30_20                     cycloneii_lcell_comb     combout     Out     0.275     2.228       -         
un1_vram_delaylto30_20                                Net                      -           -       0.355     -           1         
RCB1.VRAM\.un1_vram_delaylto30_23                     cycloneii_lcell_comb     datad       In      -         2.583       -         
RCB1.VRAM\.un1_vram_delaylto30_23                     cycloneii_lcell_comb     combout     Out     0.150     2.733       -         
un1_vram_delaylto30_23                                Net                      -           -       0.295     -           2         
RCB1.VRAM\.un1_vram_delaylto31                        cycloneii_lcell_comb     datad       In      -         3.028       -         
RCB1.VRAM\.un1_vram_delaylto31                        cycloneii_lcell_comb     combout     Out     0.150     3.178       -         
un1_vram_delaylto31                                   Net                      -           -       0.355     -           1         
RCB1.E2.VRAM\.vram_write_2_0                          cycloneii_lcell_comb     datad       In      -         3.533       -         
RCB1.E2.VRAM\.vram_write_2_0                          cycloneii_lcell_comb     combout     Out     0.150     3.683       -         
vram_write_2_0                                        Net                      -           -       0.341     -           7         
RCB1.vram_write_RNI3G411                              cycloneii_lcell_comb     datad       In      -         4.024       -         
RCB1.vram_write_RNI3G411                              cycloneii_lcell_comb     combout     Out     0.150     4.174       -         
vram_write_mux                                        Net                      -           -       0.563     -           35        
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_6     cycloneii_lcell_comb     datad       In      -         4.737       -         
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_6     cycloneii_lcell_comb     combout     Out     0.150     4.887       -         
delaycmd_1_sqmuxa_6                                   Net                      -           -       0.661     -           48        
RCB1.E2.output_value_2_i_m2_RNIN9J4[0]                cycloneii_lcell_comb     datad       In      -         5.548       -         
RCB1.E2.output_value_2_i_m2_RNIN9J4[0]                cycloneii_lcell_comb     combout     Out     0.150     5.698       -         
Y_xm_0                                                Net                      -           -       0.295     -           2         
RCB1.xy_max\.Y_RNI7EBU[0]                             cycloneii_lcell_comb     datad       In      -         5.993       -         
RCB1.xy_max\.Y_RNI7EBU[0]                             cycloneii_lcell_comb     combout     Out     0.150     6.143       -         
Y_xo_0[0]                                             Net                      -           -       0.474     -           4         
RCB1.E2.RCB_LOG\.un21_vram_delay_6_0_x2               cycloneii_lcell_comb     datab       In      -         6.617       -         
RCB1.E2.RCB_LOG\.un21_vram_delay_6_0_x2               cycloneii_lcell_comb     combout     Out     0.420     7.037       -         
un21_vram_delay_6_0_x2                                Net                      -           -       0.355     -           1         
RCB1.RCB_LOG\.un21_vram_delay_NE_10_4                 cycloneii_lcell_comb     datac       In      -         7.392       -         
RCB1.RCB_LOG\.un21_vram_delay_NE_10_4                 cycloneii_lcell_comb     combout     Out     0.275     7.667       -         
un21_vram_delay_NE_10_4                               Net                      -           -       0.295     -           2         
RCB1.RCB_LOG\.un21_vram_delay_NE_10_4_RNINM0Q         cycloneii_lcell_comb     datac       In      -         7.962       -         
RCB1.RCB_LOG\.un21_vram_delay_NE_10_4_RNINM0Q         cycloneii_lcell_comb     combout     Out     0.275     8.237       -         
X_e0_0_g1_0_491_i_o4_3                                Net                      -           -       0.308     -           4         
RCB1.delaycmd.m3                                      cycloneii_lcell_comb     datac       In      -         8.544       -         
RCB1.delaycmd.m3                                      cycloneii_lcell_comb     combout     Out     0.275     8.819       -         
m3                                                    Net                      -           -       0.308     -           4         
DB1.disable_rst                                       cycloneii_lcell_comb     datad       In      -         9.127       -         
DB1.disable_rst                                       cycloneii_lcell_comb     combout     Out     0.150     9.277       -         
disable_rst                                           Net                      -           -       0.301     -           3         
DB1.disable_RNIAGFJ1                                  cycloneii_lcell_comb     datad       In      -         9.579       -         
DB1.disable_RNIAGFJ1                                  cycloneii_lcell_comb     combout     Out     0.150     9.729       -         
disable_28                                            Net                      -           -       0.416     -           17        
DB1.DAB.DRAW1.un1_error_2_v[0]                        cycloneii_lcell_comb     datac       In      -         10.145      -         
DB1.DAB.DRAW1.un1_error_2_v[0]                        cycloneii_lcell_comb     combout     Out     0.275     10.420      -         
un1_error_2_v[0]                                      Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0_start                cycloneii_lcell_comb     dataa       In      -         11.150      -         
DB1.DAB.DRAW1.un1_error_2_0_add0_start                cycloneii_lcell_comb     cout        Out     0.414     11.564      -         
un1_error_2_0_add0_start_cout                         Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0                      cycloneii_lcell_comb     cin         In      -         11.564      -         
DB1.DAB.DRAW1.un1_error_2_0_add0                      cycloneii_lcell_comb     cout        Out     0.129     11.693      -         
un1_error_2_0_carry_0                                 Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add1                      cycloneii_lcell_comb     cin         In      -         11.693      -         
DB1.DAB.DRAW1.un1_error_2_0_add1                      cycloneii_lcell_comb     cout        Out     0.129     11.822      -         
un1_error_2_0_carry_1                                 Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add2                      cycloneii_lcell_comb     cin         In      -         11.822      -         
DB1.DAB.DRAW1.un1_error_2_0_add2                      cycloneii_lcell_comb     cout        Out     0.129     11.951      -         
un1_error_2_0_carry_2                                 Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add3                      cycloneii_lcell_comb     cin         In      -         11.951      -         
DB1.DAB.DRAW1.un1_error_2_0_add3                      cycloneii_lcell_comb     cout        Out     0.129     12.080      -         
un1_error_2_0_carry_3                                 Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add4                      cycloneii_lcell_comb     cin         In      -         12.080      -         
DB1.DAB.DRAW1.un1_error_2_0_add4                      cycloneii_lcell_comb     combout     Out     0.410     12.490      -         
un1_error_2_0_add4                                    Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_add4                        cycloneii_lcell_comb     dataa       In      -         13.221      -         
DB1.DAB.DRAW1.un1_error_2_add4                        cycloneii_lcell_comb     cout        Out     0.414     13.635      -         
un1_error_2_carry_4                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add5                        cycloneii_lcell_comb     cin         In      -         13.635      -         
DB1.DAB.DRAW1.un1_error_2_add5                        cycloneii_lcell_comb     combout     Out     0.410     14.045      -         
un1_error_2_add5                                      Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.R1\.error[5]                            cycloneii_lcell_ff       datain      In      -         14.045      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 14.093 is 6.045(42.9%) logic and 8.048(57.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      11.979
    - Setup time:                            0.048
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.931

    - Propagation time:                      14.045
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.114

    Number of logic level(s):                24
    Starting point:                          RCB1.RCB_FSM\.idle_cycles[27] / regout
    Ending point:                            DB1.DAB.DRAW1.R1\.error[5] / datain
    The start point is clocked by            vdp|clk [rising] on pin clk
    The end   point is clocked by            vdp|clk [rising] on pin clk

Instance / Net                                                                 Pin         Pin               Arrival     No. of    
Name                                                  Type                     Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
RCB1.RCB_FSM\.idle_cycles[27]                         cycloneii_lcell_ff       regout      Out     0.250     0.250       -         
idle_cycles[27]                                       Net                      -           -       0.910     -           2         
RCB1.VRAM\.un1_vram_delaylto30_3                      cycloneii_lcell_comb     dataa       In      -         1.160       -         
RCB1.VRAM\.un1_vram_delaylto30_3                      cycloneii_lcell_comb     combout     Out     0.438     1.598       -         
un1_vram_delaylto30_3                                 Net                      -           -       0.355     -           1         
RCB1.VRAM\.un1_vram_delaylto30_20                     cycloneii_lcell_comb     datac       In      -         1.953       -         
RCB1.VRAM\.un1_vram_delaylto30_20                     cycloneii_lcell_comb     combout     Out     0.275     2.228       -         
un1_vram_delaylto30_20                                Net                      -           -       0.355     -           1         
RCB1.VRAM\.un1_vram_delaylto30_23                     cycloneii_lcell_comb     datad       In      -         2.583       -         
RCB1.VRAM\.un1_vram_delaylto30_23                     cycloneii_lcell_comb     combout     Out     0.150     2.733       -         
un1_vram_delaylto30_23                                Net                      -           -       0.295     -           2         
RCB1.VRAM\.un1_vram_delaylto31                        cycloneii_lcell_comb     datad       In      -         3.028       -         
RCB1.VRAM\.un1_vram_delaylto31                        cycloneii_lcell_comb     combout     Out     0.150     3.178       -         
un1_vram_delaylto31                                   Net                      -           -       0.355     -           1         
RCB1.E2.VRAM\.vram_write_2_0                          cycloneii_lcell_comb     datad       In      -         3.533       -         
RCB1.E2.VRAM\.vram_write_2_0                          cycloneii_lcell_comb     combout     Out     0.150     3.683       -         
vram_write_2_0                                        Net                      -           -       0.341     -           7         
RCB1.vram_write_RNI3G411                              cycloneii_lcell_comb     datad       In      -         4.024       -         
RCB1.vram_write_RNI3G411                              cycloneii_lcell_comb     combout     Out     0.150     4.174       -         
vram_write_mux                                        Net                      -           -       0.563     -           35        
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_6     cycloneii_lcell_comb     datad       In      -         4.737       -         
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_6     cycloneii_lcell_comb     combout     Out     0.150     4.887       -         
delaycmd_1_sqmuxa_6                                   Net                      -           -       0.661     -           48        
RCB1.E2.output_value_2_i_m2_RNIN9J4[0]                cycloneii_lcell_comb     datad       In      -         5.548       -         
RCB1.E2.output_value_2_i_m2_RNIN9J4[0]                cycloneii_lcell_comb     combout     Out     0.150     5.698       -         
Y_xm_0                                                Net                      -           -       0.295     -           2         
RCB1.xy_max\.Y_RNI7EBU[0]                             cycloneii_lcell_comb     datad       In      -         5.993       -         
RCB1.xy_max\.Y_RNI7EBU[0]                             cycloneii_lcell_comb     combout     Out     0.150     6.143       -         
Y_xo_0[0]                                             Net                      -           -       0.474     -           4         
RCB1.E2.RCB_LOG\.un21_vram_delay_6_0_x2               cycloneii_lcell_comb     datab       In      -         6.617       -         
RCB1.E2.RCB_LOG\.un21_vram_delay_6_0_x2               cycloneii_lcell_comb     combout     Out     0.420     7.037       -         
un21_vram_delay_6_0_x2                                Net                      -           -       0.355     -           1         
RCB1.RCB_LOG\.un21_vram_delay_NE_10_4                 cycloneii_lcell_comb     datac       In      -         7.392       -         
RCB1.RCB_LOG\.un21_vram_delay_NE_10_4                 cycloneii_lcell_comb     combout     Out     0.275     7.667       -         
un21_vram_delay_NE_10_4                               Net                      -           -       0.295     -           2         
RCB1.RCB_LOG\.un21_vram_delay_NE_10_4_RNINM0Q         cycloneii_lcell_comb     datac       In      -         7.962       -         
RCB1.RCB_LOG\.un21_vram_delay_NE_10_4_RNINM0Q         cycloneii_lcell_comb     combout     Out     0.275     8.237       -         
X_e0_0_g1_0_491_i_o4_3                                Net                      -           -       0.308     -           4         
RCB1.delaycmd.m3                                      cycloneii_lcell_comb     datac       In      -         8.544       -         
RCB1.delaycmd.m3                                      cycloneii_lcell_comb     combout     Out     0.275     8.819       -         
m3                                                    Net                      -           -       0.308     -           4         
DB1.disable_rst                                       cycloneii_lcell_comb     datad       In      -         9.127       -         
DB1.disable_rst                                       cycloneii_lcell_comb     combout     Out     0.150     9.277       -         
disable_rst                                           Net                      -           -       0.301     -           3         
DB1.disable_RNIAGFJ1                                  cycloneii_lcell_comb     datad       In      -         9.579       -         
DB1.disable_RNIAGFJ1                                  cycloneii_lcell_comb     combout     Out     0.150     9.729       -         
disable_28                                            Net                      -           -       0.416     -           17        
DB1.DAB.DRAW1.un1_error_2_v[0]                        cycloneii_lcell_comb     datac       In      -         10.145      -         
DB1.DAB.DRAW1.un1_error_2_v[0]                        cycloneii_lcell_comb     combout     Out     0.275     10.420      -         
un1_error_2_v[0]                                      Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0_start                cycloneii_lcell_comb     dataa       In      -         11.150      -         
DB1.DAB.DRAW1.un1_error_2_0_add0_start                cycloneii_lcell_comb     cout        Out     0.414     11.564      -         
un1_error_2_0_add0_start_cout                         Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0                      cycloneii_lcell_comb     cin         In      -         11.564      -         
DB1.DAB.DRAW1.un1_error_2_0_add0                      cycloneii_lcell_comb     combout     Out     0.410     11.974      -         
un1_error_2_0_add0                                    Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_add0                        cycloneii_lcell_comb     dataa       In      -         12.705      -         
DB1.DAB.DRAW1.un1_error_2_add0                        cycloneii_lcell_comb     cout        Out     0.414     13.119      -         
un1_error_2_carry_0                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add1                        cycloneii_lcell_comb     cin         In      -         13.119      -         
DB1.DAB.DRAW1.un1_error_2_add1                        cycloneii_lcell_comb     cout        Out     0.129     13.248      -         
un1_error_2_carry_1                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add2                        cycloneii_lcell_comb     cin         In      -         13.248      -         
DB1.DAB.DRAW1.un1_error_2_add2                        cycloneii_lcell_comb     cout        Out     0.129     13.377      -         
un1_error_2_carry_2                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add3                        cycloneii_lcell_comb     cin         In      -         13.377      -         
DB1.DAB.DRAW1.un1_error_2_add3                        cycloneii_lcell_comb     cout        Out     0.129     13.506      -         
un1_error_2_carry_3                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add4                        cycloneii_lcell_comb     cin         In      -         13.506      -         
DB1.DAB.DRAW1.un1_error_2_add4                        cycloneii_lcell_comb     cout        Out     0.129     13.635      -         
un1_error_2_carry_4                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add5                        cycloneii_lcell_comb     cin         In      -         13.635      -         
DB1.DAB.DRAW1.un1_error_2_add5                        cycloneii_lcell_comb     combout     Out     0.410     14.045      -         
un1_error_2_add5                                      Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.R1\.error[5]                            cycloneii_lcell_ff       datain      In      -         14.045      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 14.093 is 6.045(42.9%) logic and 8.048(57.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      11.979
    - Setup time:                            0.048
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.931

    - Propagation time:                      14.045
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.114

    Number of logic level(s):                24
    Starting point:                          RCB1.RCB_FSM\.idle_cycles[27] / regout
    Ending point:                            DB1.DAB.DRAW1.R1\.error[5] / datain
    The start point is clocked by            vdp|clk [rising] on pin clk
    The end   point is clocked by            vdp|clk [rising] on pin clk

Instance / Net                                                                 Pin         Pin               Arrival     No. of    
Name                                                  Type                     Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
RCB1.RCB_FSM\.idle_cycles[27]                         cycloneii_lcell_ff       regout      Out     0.250     0.250       -         
idle_cycles[27]                                       Net                      -           -       0.910     -           2         
RCB1.VRAM\.un1_vram_delaylto30_3                      cycloneii_lcell_comb     dataa       In      -         1.160       -         
RCB1.VRAM\.un1_vram_delaylto30_3                      cycloneii_lcell_comb     combout     Out     0.438     1.598       -         
un1_vram_delaylto30_3                                 Net                      -           -       0.355     -           1         
RCB1.VRAM\.un1_vram_delaylto30_20                     cycloneii_lcell_comb     datac       In      -         1.953       -         
RCB1.VRAM\.un1_vram_delaylto30_20                     cycloneii_lcell_comb     combout     Out     0.275     2.228       -         
un1_vram_delaylto30_20                                Net                      -           -       0.355     -           1         
RCB1.VRAM\.un1_vram_delaylto30_23                     cycloneii_lcell_comb     datad       In      -         2.583       -         
RCB1.VRAM\.un1_vram_delaylto30_23                     cycloneii_lcell_comb     combout     Out     0.150     2.733       -         
un1_vram_delaylto30_23                                Net                      -           -       0.295     -           2         
RCB1.VRAM\.un1_vram_delaylto31                        cycloneii_lcell_comb     datad       In      -         3.028       -         
RCB1.VRAM\.un1_vram_delaylto31                        cycloneii_lcell_comb     combout     Out     0.150     3.178       -         
un1_vram_delaylto31                                   Net                      -           -       0.355     -           1         
RCB1.E2.VRAM\.vram_write_2_0                          cycloneii_lcell_comb     datad       In      -         3.533       -         
RCB1.E2.VRAM\.vram_write_2_0                          cycloneii_lcell_comb     combout     Out     0.150     3.683       -         
vram_write_2_0                                        Net                      -           -       0.341     -           7         
RCB1.vram_write_RNI3G411                              cycloneii_lcell_comb     datad       In      -         4.024       -         
RCB1.vram_write_RNI3G411                              cycloneii_lcell_comb     combout     Out     0.150     4.174       -         
vram_write_mux                                        Net                      -           -       0.563     -           35        
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_6     cycloneii_lcell_comb     datad       In      -         4.737       -         
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_6     cycloneii_lcell_comb     combout     Out     0.150     4.887       -         
delaycmd_1_sqmuxa_6                                   Net                      -           -       0.661     -           48        
RCB1.E2.output_value_2_i_m2_RNIN9J4[0]                cycloneii_lcell_comb     datad       In      -         5.548       -         
RCB1.E2.output_value_2_i_m2_RNIN9J4[0]                cycloneii_lcell_comb     combout     Out     0.150     5.698       -         
Y_xm_0                                                Net                      -           -       0.295     -           2         
RCB1.xy_max\.Y_RNI7EBU[0]                             cycloneii_lcell_comb     datad       In      -         5.993       -         
RCB1.xy_max\.Y_RNI7EBU[0]                             cycloneii_lcell_comb     combout     Out     0.150     6.143       -         
Y_xo_0[0]                                             Net                      -           -       0.474     -           4         
RCB1.E2.RCB_LOG\.un21_vram_delay_6_0_x2               cycloneii_lcell_comb     datab       In      -         6.617       -         
RCB1.E2.RCB_LOG\.un21_vram_delay_6_0_x2               cycloneii_lcell_comb     combout     Out     0.420     7.037       -         
un21_vram_delay_6_0_x2                                Net                      -           -       0.355     -           1         
RCB1.RCB_LOG\.un21_vram_delay_NE_10_4                 cycloneii_lcell_comb     datac       In      -         7.392       -         
RCB1.RCB_LOG\.un21_vram_delay_NE_10_4                 cycloneii_lcell_comb     combout     Out     0.275     7.667       -         
un21_vram_delay_NE_10_4                               Net                      -           -       0.295     -           2         
RCB1.RCB_LOG\.un21_vram_delay_NE_10_4_RNINM0Q         cycloneii_lcell_comb     datac       In      -         7.962       -         
RCB1.RCB_LOG\.un21_vram_delay_NE_10_4_RNINM0Q         cycloneii_lcell_comb     combout     Out     0.275     8.237       -         
X_e0_0_g1_0_491_i_o4_3                                Net                      -           -       0.308     -           4         
RCB1.delaycmd.m3                                      cycloneii_lcell_comb     datac       In      -         8.544       -         
RCB1.delaycmd.m3                                      cycloneii_lcell_comb     combout     Out     0.275     8.819       -         
m3                                                    Net                      -           -       0.308     -           4         
DB1.disable_rst                                       cycloneii_lcell_comb     datad       In      -         9.127       -         
DB1.disable_rst                                       cycloneii_lcell_comb     combout     Out     0.150     9.277       -         
disable_rst                                           Net                      -           -       0.301     -           3         
DB1.disable_RNIAGFJ1                                  cycloneii_lcell_comb     datad       In      -         9.579       -         
DB1.disable_RNIAGFJ1                                  cycloneii_lcell_comb     combout     Out     0.150     9.729       -         
disable_28                                            Net                      -           -       0.416     -           17        
DB1.DAB.DRAW1.un1_error_2_v[0]                        cycloneii_lcell_comb     datac       In      -         10.145      -         
DB1.DAB.DRAW1.un1_error_2_v[0]                        cycloneii_lcell_comb     combout     Out     0.275     10.420      -         
un1_error_2_v[0]                                      Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0_start                cycloneii_lcell_comb     dataa       In      -         11.150      -         
DB1.DAB.DRAW1.un1_error_2_0_add0_start                cycloneii_lcell_comb     cout        Out     0.414     11.564      -         
un1_error_2_0_add0_start_cout                         Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0                      cycloneii_lcell_comb     cin         In      -         11.564      -         
DB1.DAB.DRAW1.un1_error_2_0_add0                      cycloneii_lcell_comb     cout        Out     0.129     11.693      -         
un1_error_2_0_carry_0                                 Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add1                      cycloneii_lcell_comb     cin         In      -         11.693      -         
DB1.DAB.DRAW1.un1_error_2_0_add1                      cycloneii_lcell_comb     combout     Out     0.410     12.103      -         
un1_error_2_0_add1                                    Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_add1                        cycloneii_lcell_comb     dataa       In      -         12.834      -         
DB1.DAB.DRAW1.un1_error_2_add1                        cycloneii_lcell_comb     cout        Out     0.414     13.248      -         
un1_error_2_carry_1                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add2                        cycloneii_lcell_comb     cin         In      -         13.248      -         
DB1.DAB.DRAW1.un1_error_2_add2                        cycloneii_lcell_comb     cout        Out     0.129     13.377      -         
un1_error_2_carry_2                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add3                        cycloneii_lcell_comb     cin         In      -         13.377      -         
DB1.DAB.DRAW1.un1_error_2_add3                        cycloneii_lcell_comb     cout        Out     0.129     13.506      -         
un1_error_2_carry_3                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add4                        cycloneii_lcell_comb     cin         In      -         13.506      -         
DB1.DAB.DRAW1.un1_error_2_add4                        cycloneii_lcell_comb     cout        Out     0.129     13.635      -         
un1_error_2_carry_4                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add5                        cycloneii_lcell_comb     cin         In      -         13.635      -         
DB1.DAB.DRAW1.un1_error_2_add5                        cycloneii_lcell_comb     combout     Out     0.410     14.045      -         
un1_error_2_add5                                      Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.R1\.error[5]                            cycloneii_lcell_ff       datain      In      -         14.045      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 14.093 is 6.045(42.9%) logic and 8.048(57.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      11.979
    - Setup time:                            0.048
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.931

    - Propagation time:                      14.045
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.114

    Number of logic level(s):                24
    Starting point:                          RCB1.RCB_FSM\.idle_cycles[27] / regout
    Ending point:                            DB1.DAB.DRAW1.R1\.error[5] / datain
    The start point is clocked by            vdp|clk [rising] on pin clk
    The end   point is clocked by            vdp|clk [rising] on pin clk

Instance / Net                                                                 Pin         Pin               Arrival     No. of    
Name                                                  Type                     Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
RCB1.RCB_FSM\.idle_cycles[27]                         cycloneii_lcell_ff       regout      Out     0.250     0.250       -         
idle_cycles[27]                                       Net                      -           -       0.910     -           2         
RCB1.VRAM\.un1_vram_delaylto30_3                      cycloneii_lcell_comb     dataa       In      -         1.160       -         
RCB1.VRAM\.un1_vram_delaylto30_3                      cycloneii_lcell_comb     combout     Out     0.438     1.598       -         
un1_vram_delaylto30_3                                 Net                      -           -       0.355     -           1         
RCB1.VRAM\.un1_vram_delaylto30_20                     cycloneii_lcell_comb     datac       In      -         1.953       -         
RCB1.VRAM\.un1_vram_delaylto30_20                     cycloneii_lcell_comb     combout     Out     0.275     2.228       -         
un1_vram_delaylto30_20                                Net                      -           -       0.355     -           1         
RCB1.VRAM\.un1_vram_delaylto30_23                     cycloneii_lcell_comb     datad       In      -         2.583       -         
RCB1.VRAM\.un1_vram_delaylto30_23                     cycloneii_lcell_comb     combout     Out     0.150     2.733       -         
un1_vram_delaylto30_23                                Net                      -           -       0.295     -           2         
RCB1.VRAM\.un1_vram_delaylto31                        cycloneii_lcell_comb     datad       In      -         3.028       -         
RCB1.VRAM\.un1_vram_delaylto31                        cycloneii_lcell_comb     combout     Out     0.150     3.178       -         
un1_vram_delaylto31                                   Net                      -           -       0.355     -           1         
RCB1.E2.VRAM\.vram_write_2_0                          cycloneii_lcell_comb     datad       In      -         3.533       -         
RCB1.E2.VRAM\.vram_write_2_0                          cycloneii_lcell_comb     combout     Out     0.150     3.683       -         
vram_write_2_0                                        Net                      -           -       0.341     -           7         
RCB1.vram_write_RNI3G411                              cycloneii_lcell_comb     datad       In      -         4.024       -         
RCB1.vram_write_RNI3G411                              cycloneii_lcell_comb     combout     Out     0.150     4.174       -         
vram_write_mux                                        Net                      -           -       0.563     -           35        
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_6     cycloneii_lcell_comb     datad       In      -         4.737       -         
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_6     cycloneii_lcell_comb     combout     Out     0.150     4.887       -         
delaycmd_1_sqmuxa_6                                   Net                      -           -       0.661     -           48        
RCB1.E2.output_value_2_i_m2_RNIN9J4[0]                cycloneii_lcell_comb     datad       In      -         5.548       -         
RCB1.E2.output_value_2_i_m2_RNIN9J4[0]                cycloneii_lcell_comb     combout     Out     0.150     5.698       -         
Y_xm_0                                                Net                      -           -       0.295     -           2         
RCB1.xy_max\.Y_RNI7EBU[0]                             cycloneii_lcell_comb     datad       In      -         5.993       -         
RCB1.xy_max\.Y_RNI7EBU[0]                             cycloneii_lcell_comb     combout     Out     0.150     6.143       -         
Y_xo_0[0]                                             Net                      -           -       0.474     -           4         
RCB1.E2.RCB_LOG\.un21_vram_delay_6_0_x2               cycloneii_lcell_comb     datab       In      -         6.617       -         
RCB1.E2.RCB_LOG\.un21_vram_delay_6_0_x2               cycloneii_lcell_comb     combout     Out     0.420     7.037       -         
un21_vram_delay_6_0_x2                                Net                      -           -       0.355     -           1         
RCB1.RCB_LOG\.un21_vram_delay_NE_10_4                 cycloneii_lcell_comb     datac       In      -         7.392       -         
RCB1.RCB_LOG\.un21_vram_delay_NE_10_4                 cycloneii_lcell_comb     combout     Out     0.275     7.667       -         
un21_vram_delay_NE_10_4                               Net                      -           -       0.295     -           2         
RCB1.RCB_LOG\.un21_vram_delay_NE_10_4_RNINM0Q         cycloneii_lcell_comb     datac       In      -         7.962       -         
RCB1.RCB_LOG\.un21_vram_delay_NE_10_4_RNINM0Q         cycloneii_lcell_comb     combout     Out     0.275     8.237       -         
X_e0_0_g1_0_491_i_o4_3                                Net                      -           -       0.308     -           4         
RCB1.delaycmd.m3                                      cycloneii_lcell_comb     datac       In      -         8.544       -         
RCB1.delaycmd.m3                                      cycloneii_lcell_comb     combout     Out     0.275     8.819       -         
m3                                                    Net                      -           -       0.308     -           4         
DB1.disable_rst                                       cycloneii_lcell_comb     datad       In      -         9.127       -         
DB1.disable_rst                                       cycloneii_lcell_comb     combout     Out     0.150     9.277       -         
disable_rst                                           Net                      -           -       0.301     -           3         
DB1.disable_RNIAGFJ1                                  cycloneii_lcell_comb     datad       In      -         9.579       -         
DB1.disable_RNIAGFJ1                                  cycloneii_lcell_comb     combout     Out     0.150     9.729       -         
disable_28                                            Net                      -           -       0.416     -           17        
DB1.DAB.DRAW1.un1_error_2_v[0]                        cycloneii_lcell_comb     datac       In      -         10.145      -         
DB1.DAB.DRAW1.un1_error_2_v[0]                        cycloneii_lcell_comb     combout     Out     0.275     10.420      -         
un1_error_2_v[0]                                      Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0_start                cycloneii_lcell_comb     dataa       In      -         11.150      -         
DB1.DAB.DRAW1.un1_error_2_0_add0_start                cycloneii_lcell_comb     cout        Out     0.414     11.564      -         
un1_error_2_0_add0_start_cout                         Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0                      cycloneii_lcell_comb     cin         In      -         11.564      -         
DB1.DAB.DRAW1.un1_error_2_0_add0                      cycloneii_lcell_comb     cout        Out     0.129     11.693      -         
un1_error_2_0_carry_0                                 Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add1                      cycloneii_lcell_comb     cin         In      -         11.693      -         
DB1.DAB.DRAW1.un1_error_2_0_add1                      cycloneii_lcell_comb     cout        Out     0.129     11.822      -         
un1_error_2_0_carry_1                                 Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add2                      cycloneii_lcell_comb     cin         In      -         11.822      -         
DB1.DAB.DRAW1.un1_error_2_0_add2                      cycloneii_lcell_comb     combout     Out     0.410     12.232      -         
un1_error_2_0_add2                                    Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_add2                        cycloneii_lcell_comb     dataa       In      -         12.963      -         
DB1.DAB.DRAW1.un1_error_2_add2                        cycloneii_lcell_comb     cout        Out     0.414     13.377      -         
un1_error_2_carry_2                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add3                        cycloneii_lcell_comb     cin         In      -         13.377      -         
DB1.DAB.DRAW1.un1_error_2_add3                        cycloneii_lcell_comb     cout        Out     0.129     13.506      -         
un1_error_2_carry_3                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add4                        cycloneii_lcell_comb     cin         In      -         13.506      -         
DB1.DAB.DRAW1.un1_error_2_add4                        cycloneii_lcell_comb     cout        Out     0.129     13.635      -         
un1_error_2_carry_4                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add5                        cycloneii_lcell_comb     cin         In      -         13.635      -         
DB1.DAB.DRAW1.un1_error_2_add5                        cycloneii_lcell_comb     combout     Out     0.410     14.045      -         
un1_error_2_add5                                      Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.R1\.error[5]                            cycloneii_lcell_ff       datain      In      -         14.045      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 14.093 is 6.045(42.9%) logic and 8.048(57.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      11.979
    - Setup time:                            0.048
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.931

    - Propagation time:                      14.045
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.114

    Number of logic level(s):                24
    Starting point:                          RCB1.RCB_FSM\.idle_cycles[27] / regout
    Ending point:                            DB1.DAB.DRAW1.R1\.error[5] / datain
    The start point is clocked by            vdp|clk [rising] on pin clk
    The end   point is clocked by            vdp|clk [rising] on pin clk

Instance / Net                                                                 Pin         Pin               Arrival     No. of    
Name                                                  Type                     Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
RCB1.RCB_FSM\.idle_cycles[27]                         cycloneii_lcell_ff       regout      Out     0.250     0.250       -         
idle_cycles[27]                                       Net                      -           -       0.910     -           2         
RCB1.VRAM\.un1_vram_delaylto30_3                      cycloneii_lcell_comb     dataa       In      -         1.160       -         
RCB1.VRAM\.un1_vram_delaylto30_3                      cycloneii_lcell_comb     combout     Out     0.438     1.598       -         
un1_vram_delaylto30_3                                 Net                      -           -       0.355     -           1         
RCB1.VRAM\.un1_vram_delaylto30_20                     cycloneii_lcell_comb     datac       In      -         1.953       -         
RCB1.VRAM\.un1_vram_delaylto30_20                     cycloneii_lcell_comb     combout     Out     0.275     2.228       -         
un1_vram_delaylto30_20                                Net                      -           -       0.355     -           1         
RCB1.VRAM\.un1_vram_delaylto30_23                     cycloneii_lcell_comb     datad       In      -         2.583       -         
RCB1.VRAM\.un1_vram_delaylto30_23                     cycloneii_lcell_comb     combout     Out     0.150     2.733       -         
un1_vram_delaylto30_23                                Net                      -           -       0.295     -           2         
RCB1.VRAM\.un1_vram_delaylto31                        cycloneii_lcell_comb     datad       In      -         3.028       -         
RCB1.VRAM\.un1_vram_delaylto31                        cycloneii_lcell_comb     combout     Out     0.150     3.178       -         
un1_vram_delaylto31                                   Net                      -           -       0.355     -           1         
RCB1.E2.VRAM\.vram_write_2_0                          cycloneii_lcell_comb     datad       In      -         3.533       -         
RCB1.E2.VRAM\.vram_write_2_0                          cycloneii_lcell_comb     combout     Out     0.150     3.683       -         
vram_write_2_0                                        Net                      -           -       0.341     -           7         
RCB1.vram_write_RNI3G411                              cycloneii_lcell_comb     datad       In      -         4.024       -         
RCB1.vram_write_RNI3G411                              cycloneii_lcell_comb     combout     Out     0.150     4.174       -         
vram_write_mux                                        Net                      -           -       0.563     -           35        
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_6     cycloneii_lcell_comb     datad       In      -         4.737       -         
RCB1.delaycmd_1_sqmuxa_o_RCB1.delaycmd_1_sqmuxa_6     cycloneii_lcell_comb     combout     Out     0.150     4.887       -         
delaycmd_1_sqmuxa_6                                   Net                      -           -       0.661     -           48        
RCB1.E2.output_value_2_i_m2_RNIN9J4[0]                cycloneii_lcell_comb     datad       In      -         5.548       -         
RCB1.E2.output_value_2_i_m2_RNIN9J4[0]                cycloneii_lcell_comb     combout     Out     0.150     5.698       -         
Y_xm_0                                                Net                      -           -       0.295     -           2         
RCB1.xy_max\.Y_RNI7EBU[0]                             cycloneii_lcell_comb     datad       In      -         5.993       -         
RCB1.xy_max\.Y_RNI7EBU[0]                             cycloneii_lcell_comb     combout     Out     0.150     6.143       -         
Y_xo_0[0]                                             Net                      -           -       0.474     -           4         
RCB1.E2.RCB_LOG\.un21_vram_delay_6_0_x2               cycloneii_lcell_comb     datab       In      -         6.617       -         
RCB1.E2.RCB_LOG\.un21_vram_delay_6_0_x2               cycloneii_lcell_comb     combout     Out     0.420     7.037       -         
un21_vram_delay_6_0_x2                                Net                      -           -       0.355     -           1         
RCB1.RCB_LOG\.un21_vram_delay_NE_10_4                 cycloneii_lcell_comb     datac       In      -         7.392       -         
RCB1.RCB_LOG\.un21_vram_delay_NE_10_4                 cycloneii_lcell_comb     combout     Out     0.275     7.667       -         
un21_vram_delay_NE_10_4                               Net                      -           -       0.295     -           2         
RCB1.RCB_LOG\.un21_vram_delay_NE_10_4_RNINM0Q         cycloneii_lcell_comb     datac       In      -         7.962       -         
RCB1.RCB_LOG\.un21_vram_delay_NE_10_4_RNINM0Q         cycloneii_lcell_comb     combout     Out     0.275     8.237       -         
X_e0_0_g1_0_491_i_o4_3                                Net                      -           -       0.308     -           4         
RCB1.delaycmd.m3                                      cycloneii_lcell_comb     datac       In      -         8.544       -         
RCB1.delaycmd.m3                                      cycloneii_lcell_comb     combout     Out     0.275     8.819       -         
m3                                                    Net                      -           -       0.308     -           4         
DB1.disable_rst                                       cycloneii_lcell_comb     datad       In      -         9.127       -         
DB1.disable_rst                                       cycloneii_lcell_comb     combout     Out     0.150     9.277       -         
disable_rst                                           Net                      -           -       0.301     -           3         
DB1.disable_RNIAGFJ1                                  cycloneii_lcell_comb     datad       In      -         9.579       -         
DB1.disable_RNIAGFJ1                                  cycloneii_lcell_comb     combout     Out     0.150     9.729       -         
disable_28                                            Net                      -           -       0.416     -           17        
DB1.DAB.DRAW1.un1_error_2_v[0]                        cycloneii_lcell_comb     datac       In      -         10.145      -         
DB1.DAB.DRAW1.un1_error_2_v[0]                        cycloneii_lcell_comb     combout     Out     0.275     10.420      -         
un1_error_2_v[0]                                      Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0_start                cycloneii_lcell_comb     dataa       In      -         11.150      -         
DB1.DAB.DRAW1.un1_error_2_0_add0_start                cycloneii_lcell_comb     cout        Out     0.414     11.564      -         
un1_error_2_0_add0_start_cout                         Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add0                      cycloneii_lcell_comb     cin         In      -         11.564      -         
DB1.DAB.DRAW1.un1_error_2_0_add0                      cycloneii_lcell_comb     cout        Out     0.129     11.693      -         
un1_error_2_0_carry_0                                 Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add1                      cycloneii_lcell_comb     cin         In      -         11.693      -         
DB1.DAB.DRAW1.un1_error_2_0_add1                      cycloneii_lcell_comb     cout        Out     0.129     11.822      -         
un1_error_2_0_carry_1                                 Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add2                      cycloneii_lcell_comb     cin         In      -         11.822      -         
DB1.DAB.DRAW1.un1_error_2_0_add2                      cycloneii_lcell_comb     cout        Out     0.129     11.951      -         
un1_error_2_0_carry_2                                 Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_0_add3                      cycloneii_lcell_comb     cin         In      -         11.951      -         
DB1.DAB.DRAW1.un1_error_2_0_add3                      cycloneii_lcell_comb     combout     Out     0.410     12.361      -         
un1_error_2_0_add3                                    Net                      -           -       0.730     -           1         
DB1.DAB.DRAW1.un1_error_2_add3                        cycloneii_lcell_comb     dataa       In      -         13.092      -         
DB1.DAB.DRAW1.un1_error_2_add3                        cycloneii_lcell_comb     cout        Out     0.414     13.506      -         
un1_error_2_carry_3                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add4                        cycloneii_lcell_comb     cin         In      -         13.506      -         
DB1.DAB.DRAW1.un1_error_2_add4                        cycloneii_lcell_comb     cout        Out     0.129     13.635      -         
un1_error_2_carry_4                                   Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.un1_error_2_add5                        cycloneii_lcell_comb     cin         In      -         13.635      -         
DB1.DAB.DRAW1.un1_error_2_add5                        cycloneii_lcell_comb     combout     Out     0.410     14.045      -         
un1_error_2_add5                                      Net                      -           -       0.000     -           1         
DB1.DAB.DRAW1.R1\.error[5]                            cycloneii_lcell_ff       datain      In      -         14.045      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 14.093 is 6.045(42.9%) logic and 8.048(57.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                    Starting                                           Arrival           
Instance            Reference     Type             Pin      Net        Time        Slack 
                    Clock                                                                
-----------------------------------------------------------------------------------------
DB1.hdb_busy_22     System        SYNLPM_LATR1     Q[0]     Q[0]       0.250       9.997 
DB1.hdb_busy_21     System        SYNLPM_LATR1     Q[0]     Q_0[0]     0.250       10.015
=========================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                     Required          
Instance                Reference     Type                   Pin     Net             Time         Slack
                        Clock                                                                          
-------------------------------------------------------------------------------------------------------
DB1.REG\.hdb_reg[0]     System        cycloneii_lcell_ff     ena     hdb_busy_23     11.355       9.997
DB1.REG\.hdb_reg[1]     System        cycloneii_lcell_ff     ena     hdb_busy_23     11.355       9.997
DB1.REG\.hdb_reg[2]     System        cycloneii_lcell_ff     ena     hdb_busy_23     11.355       9.997
DB1.REG\.hdb_reg[3]     System        cycloneii_lcell_ff     ena     hdb_busy_23     11.355       9.997
DB1.REG\.hdb_reg[4]     System        cycloneii_lcell_ff     ena     hdb_busy_23     11.355       9.997
DB1.REG\.hdb_reg[5]     System        cycloneii_lcell_ff     ena     hdb_busy_23     11.355       9.997
DB1.REG\.hdb_reg[6]     System        cycloneii_lcell_ff     ena     hdb_busy_23     11.355       9.997
DB1.REG\.hdb_reg[7]     System        cycloneii_lcell_ff     ena     hdb_busy_23     11.355       9.997
DB1.REG\.hdb_reg[8]     System        cycloneii_lcell_ff     ena     hdb_busy_23     11.355       9.997
DB1.REG\.hdb_reg[9]     System        cycloneii_lcell_ff     ena     hdb_busy_23     11.355       9.997
=======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.979
    - Setup time:                            0.624
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.355

    - Propagation time:                      1.358
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 9.997

    Number of logic level(s):                1
    Starting point:                          DB1.hdb_busy_22 / Q[0]
    Ending point:                            DB1.REG\.hdb_reg[0] / ena
    The start point is clocked by            System [rising] on pin GATE
    The end   point is clocked by            vdp|clk [rising] on pin clk

Instance / Net                                       Pin         Pin               Arrival     No. of    
Name                        Type                     Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
DB1.hdb_busy_22             SYNLPM_LATR1             Q[0]        Out     0.250     0.250       -         
Q[0]                        Net                      -           -       0.355     -           1         
DB1.hdb_busy_21_RNIFHTB     cycloneii_lcell_comb     dataa       In      -         0.605       -         
DB1.hdb_busy_21_RNIFHTB     cycloneii_lcell_comb     combout     Out     0.438     1.043       -         
hdb_busy_23                 Net                      -           -       0.314     -           17        
DB1.REG\.hdb_reg[0]         cycloneii_lcell_ff       ena         In      -         1.358       -         
=========================================================================================================
Total path delay (propagation time + setup) of 1.982 is 1.312(66.2%) logic and 0.670(33.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

##### START OF AREA REPORT #####[
Design view:work.vdp(rtl)
Selecting part EP2C5F256C6
@N: FA174 |The following device usage report estimates place and route data. Please look at the place and route report for final resource usage.

Total combinational functions 792 of 4608 (17%)
Logic element usage by number of inputs
		  4 input functions 	 379
		  3 input functions 	 224
		  <=2 input functions 	 189
Logic elements by mode
		  normal mode            652
		  arithmetic mode        140
Total registers 364 of 4608 ( 7%)
I/O pins 62 of 158 (39%), total I/O based on largest package of this part.

Number of I/O registers
			Input DDRs    :0
			Output DDRs   :0

DSP Blocks:     0  (0 nine-bit DSP elements).
DSP Utilization: 0.00% of available 13 blocks (26 nine-bit).
ShiftTap:       0  (0 registers)
Ena:             0
Sload:           0
Sclr:            0
Total ESB:      0 bits 

LPM latches:    3

##### END OF AREA REPORT #####]

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:08s; Memory used current: 50MB peak: 158MB)

Process took 0h:00m:18s realtime, 0h:00m:08s cputime
# Sun Mar 20 17:08:36 2016

###########################################################]
