$date
	Tue Nov  7 20:41:13 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Verilog_212_221 $end
$scope module Verilog_212_221 $end
$var wire 1 ! clk $end
$var wire 1 " enable $end
$var wire 8 # request [7:0] $end
$var reg 8 $ grant [7:0] $end
$var integer 32 % i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
bx #
0"
1!
$end
#10
0!
#20
b1000 $
b11 %
1!
b10001000 #
1"
#30
0!
#40
1!
b10000000 $
b111 %
#50
0!
#60
b1000 $
1!
b11 %
#70
0!
#80
1!
b10000000 $
b111 %
#90
0!
#100
b1000 $
1!
b11 %
#110
0!
#120
1!
b10000000 $
b111 %
#130
0!
#140
b1000 $
1!
b11 %
#150
0!
#160
1!
b10000000 $
b111 %
#170
0!
#180
b1000 $
1!
b11 %
#190
0!
#200
1!
b10000000 $
b111 %
#210
0!
#220
b0 $
1!
b0 %
0"
#230
0!
#240
b1 $
1!
b11100111 #
1"
#250
0!
#260
1!
b10 $
b1 %
#270
0!
#280
1!
b100 $
b10 %
#290
0!
#300
1!
b100000 $
b101 %
#310
0!
#320
1!
b1000000 $
b110 %
#330
0!
#340
1!
b10000000 $
b111 %
#350
0!
#360
b1 $
1!
b0 %
#370
0!
#380
1!
b10 $
b1 %
#390
0!
#400
1!
b100 $
b10 %
#410
0!
#420
1!
b100000 $
b101 %
#430
0!
#440
b0 $
1!
b0 %
0"
#450
0!
#460
b1000 $
b11 %
1!
b1000 #
1"
#470
0!
#480
1!
b11 %
#490
0!
#500
1!
b11 %
#510
0!
#520
1!
b11 %
#530
0!
#540
1!
b11 %
#550
0!
#560
1!
b11 %
#570
0!
#580
1!
b11 %
#590
0!
#600
1!
b11 %
#610
0!
#620
1!
b11 %
#630
0!
#640
1!
b11 %
#650
0!
#660
b0 $
1!
b0 %
0"
#670
0!
#680
b10 $
b1 %
1!
b100010 #
1"
#690
0!
#700
1!
b100000 $
b101 %
#710
0!
#720
b10 $
1!
b1 %
#730
0!
#740
1!
b100000 $
b101 %
#750
0!
#760
b10 $
1!
b1 %
#770
0!
#780
1!
b100000 $
b101 %
#790
0!
#800
b10 $
1!
b1 %
#810
0!
#820
1!
b100000 $
b101 %
#830
0!
#840
b10 $
1!
b1 %
#850
0!
#860
1!
b100000 $
b101 %
#870
0!
#880
b10 $
1!
b1 %
#890
0!
#900
1!
b100000 $
b101 %
#910
0!
#920
b10 $
1!
b1 %
#930
0!
#940
1!
b100000 $
b101 %
#950
0!
#960
b10 $
1!
b1 %
#970
0!
#980
1!
b100000 $
b101 %
#990
0!
#1000
b10 $
1!
b1 %
