<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [openocd-svn] Main OpenOCD repository branch, master,	updated. v0.2.0-424-ga07422c
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-svn/2009-October/index.html" >
   <LINK REL="made" HREF="mailto:openocd-svn%40lists.berlios.de?Subject=Re%3A%20%5Bopenocd-svn%5D%20Main%20OpenOCD%20repository%20branch%2C%20master%2C%0A%09updated.%20v0.2.0-424-ga07422c&In-Reply-To=%3CE1N2ARx-0002l5-0Q%40fxgxhf1.ch3.sourceforge.com%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="001680.html">
   <LINK REL="Next"  HREF="001682.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.2.0-424-ga07422c</H1>
    <B>&#216;yvind Harboe</B> 
    <A HREF="mailto:openocd-svn%40lists.berlios.de?Subject=Re%3A%20%5Bopenocd-svn%5D%20Main%20OpenOCD%20repository%20branch%2C%20master%2C%0A%09updated.%20v0.2.0-424-ga07422c&In-Reply-To=%3CE1N2ARx-0002l5-0Q%40fxgxhf1.ch3.sourceforge.com%3E"
       TITLE="[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.2.0-424-ga07422c">gowinex at users.sourceforge.net
       </A><BR>
    <I>Sun Oct 25 22:16:28 CET 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="001680.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.2.0-422-g19b84da
</A></li>
        <LI>Next message: <A HREF="001682.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.2.0-425-g0cac8b6
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#1681">[ date ]</a>
              <a href="thread.html#1681">[ thread ]</a>
              <a href="subject.html#1681">[ subject ]</a>
              <a href="author.html#1681">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>This is an automated email from the git hooks/post-receive script. It was
generated because a ref change was pushed to the repository containing
the project &quot;Main OpenOCD repository&quot;.

The branch, master has been updated
       via  a07422c26cb0a659c7615d6c0aa2cf09d8a48829 (commit)
       via  d785f552ee034aedb26aefc3e47e5c78cdcce065 (commit)
      from  19b84dafb0a9902df78aa021330cbcfae93a89a7 (commit)

Those revisions listed above that are new to this repository have
not appeared on any other notification email; so we list those
revisions in full, below.

- Log -----------------------------------------------------------------
commit a07422c26cb0a659c7615d6c0aa2cf09d8a48829
Author: &#195;&#152;yvind Harboe &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">oyvind.harboe at zylin.com</A>&gt;
Date:   Sun Oct 25 18:29:17 2009 +0100

    fix syntax of mww phys.

diff --git a/tcl/board/atmel_at91sam9260-ek.cfg b/tcl/board/atmel_at91sam9260-ek.cfg
index 06a54e2..e74ccf4 100644
--- a/tcl/board/atmel_at91sam9260-ek.cfg
+++ b/tcl/board/atmel_at91sam9260-ek.cfg
@@ -24,7 +24,7 @@ $_TARGETNAME configure -event reset-start {
         jtag_rclk 5
         halt
         # RSTC_MR : enable user reset, MMU may be enabled... use physical address
-        arm926ejs mww phys 0xfffffd08 0xa5000501
+        mww phys 0xfffffd08 0xa5000501
 }
 
 $_TARGETNAME configure -event reset-init {
diff --git a/tcl/board/mini2440.cfg b/tcl/board/mini2440.cfg
index 2981950..90acafa 100644
--- a/tcl/board/mini2440.cfg
+++ b/tcl/board/mini2440.cfg
@@ -177,10 +177,10 @@ proc init_2440 { } {
     # usb clock are off 12mHz xtal
     #-----------------------------------------------
 
-    arm920t mww phys 0x4C000014 0x00000005 #  Clock Divider control Reg
-    arm920t mww phys 0x4C000000 0xFFFFFFFF #  LOCKTIME count register
-    arm920t mww phys 0x4C000008 0x00038022 #  UPPLCON  USB clock config Reg
-    arm920t mww phys 0x4C000004 0x0007F021 #  MPPLCON  Proc clock config Reg
+    mww phys 0x4C000014 0x00000005 #  Clock Divider control Reg
+    mww phys 0x4C000000 0xFFFFFFFF #  LOCKTIME count register
+    mww phys 0x4C000008 0x00038022 #  UPPLCON  USB clock config Reg
+    mww phys 0x4C000004 0x0007F021 #  MPPLCON  Proc clock config Reg
 
     #-----------------------------------------------
     # Configure Memory controller
@@ -188,45 +188,45 @@ proc init_2440 { } {
     # DRAM - 64MB - 32 bit bus, uses BANKCON6 BANKCON7
     #-----------------------------------------------
 
-    arm920t mww phys 0x48000000 0x22111112 #  BWSCON - Bank and Bus Width
-    arm920t mww phys 0x48000010 0x00001112 #  BANKCON4 - ?
-    arm920t mww phys 0x4800001c 0x00018009 #  BANKCON6 - DRAM
-    arm920t mww phys 0x48000020 0x00018009 #  BANKCON7 - DRAM
-    arm920t mww phys 0x48000024 0x008E04EB #  REFRESH  - DRAM
-    arm920t mww phys 0x48000028 0x000000B2 #  BANKSIZE - DRAM
-    arm920t mww phys 0x4800002C 0x00000030 #  MRSRB6 - DRAM
-    arm920t mww phys 0x48000030 0x00000030 #  MRSRB7 - DRAM
+    mww phys 0x48000000 0x22111112 #  BWSCON - Bank and Bus Width
+    mww phys 0x48000010 0x00001112 #  BANKCON4 - ?
+    mww phys 0x4800001c 0x00018009 #  BANKCON6 - DRAM
+    mww phys 0x48000020 0x00018009 #  BANKCON7 - DRAM
+    mww phys 0x48000024 0x008E04EB #  REFRESH  - DRAM
+    mww phys 0x48000028 0x000000B2 #  BANKSIZE - DRAM
+    mww phys 0x4800002C 0x00000030 #  MRSRB6 - DRAM
+    mww phys 0x48000030 0x00000030 #  MRSRB7 - DRAM
 
     #-----------------------------------------------
     # Now port configuration for enables for memory
     # and other stuff.
     #-----------------------------------------------
 
-    arm920t mww phys 0x56000000	0x007FFFFF #  GPACON
+    mww phys 0x56000000	0x007FFFFF #  GPACON
 
-    arm920t mww phys 0x56000010	0x00295559 #  GPBCON
-    arm920t mww phys 0x56000018	0x000003FF #  GPBUP (PULLUP ENABLE)
-    arm920t mww phys 0x56000014	0x000007C2 #  GPBDAT
+    mww phys 0x56000010	0x00295559 #  GPBCON
+    mww phys 0x56000018	0x000003FF #  GPBUP (PULLUP ENABLE)
+    mww phys 0x56000014	0x000007C2 #  GPBDAT
 
-    arm920t mww phys 0x56000020	0xAAAAA6AA #  GPCCON
-    arm920t mww phys 0x56000028	0x0000FFFF #  GPCUP
-    arm920t mww phys 0x56000024	0x00000020 #  GPCDAT
+    mww phys 0x56000020	0xAAAAA6AA #  GPCCON
+    mww phys 0x56000028	0x0000FFFF #  GPCUP
+    mww phys 0x56000024	0x00000020 #  GPCDAT
 
-    arm920t mww phys 0x56000030	0xAAAAAAAA #  GPDCON
-    arm920t mww phys 0x56000038	0x0000FFFF #  GPDUP
+    mww phys 0x56000030	0xAAAAAAAA #  GPDCON
+    mww phys 0x56000038	0x0000FFFF #  GPDUP
 
-    arm920t mww phys 0x56000040	0xAAAAAAAA #  GPECON
-    arm920t mww phys 0x56000048	0x0000FFFF #  GPEUP
+    mww phys 0x56000040	0xAAAAAAAA #  GPECON
+    mww phys 0x56000048	0x0000FFFF #  GPEUP
 
-    arm920t mww phys 0x56000050	0x00001555 #  GPFCON
-    arm920t mww phys 0x56000058	0x0000007F #  GPFUP
-    arm920t mww phys 0x56000054	0x00000000 #  GPFDAT
+    mww phys 0x56000050	0x00001555 #  GPFCON
+    mww phys 0x56000058	0x0000007F #  GPFUP
+    mww phys 0x56000054	0x00000000 #  GPFDAT
 
-    arm920t mww phys 0x56000060	0x00150114 #  GPGCON
-    arm920t mww phys 0x56000068	0x0000007F #  GPGUP
+    mww phys 0x56000060	0x00150114 #  GPGCON
+    mww phys 0x56000068	0x0000007F #  GPGUP
 
-    arm920t mww phys 0x56000070	0x0015AAAA #  GPHCON
-    arm920t mww phys 0x56000078	0x000003FF #  GPGUP
+    mww phys 0x56000070	0x0015AAAA #  GPHCON
+    mww phys 0x56000078	0x000003FF #  GPGUP
 
 }
 
diff --git a/tcl/board/olimex_sam9_l9260.cfg b/tcl/board/olimex_sam9_l9260.cfg
index 935d7cd..5c4714e 100644
--- a/tcl/board/olimex_sam9_l9260.cfg
+++ b/tcl/board/olimex_sam9_l9260.cfg
@@ -26,7 +26,7 @@ $_TARGETNAME configure -event reset-start {
 	
 	# RSTC_MR : enable user reset, reset length is 64 slow clock cycles.  MMU may 
 	# be enabled... use physical address.
-	arm926ejs mww phys 0xfffffd08 0xa5000501
+	mww phys 0xfffffd08 0xa5000501
 }
 
 $_TARGETNAME configure -event reset-init {
diff --git a/tcl/board/unknown_at91sam9260.cfg b/tcl/board/unknown_at91sam9260.cfg
index 7286a96..2abd367 100644
--- a/tcl/board/unknown_at91sam9260.cfg
+++ b/tcl/board/unknown_at91sam9260.cfg
@@ -18,7 +18,7 @@ $_TARGETNAME configure -event reset-start {
         jtag_rclk 3
         halt
 	# RSTC_MR : enable user reset, MMU may be enabled... use physical address
-        arm926ejs mww phys 0xfffffd08 0xa5000501
+        mww phys 0xfffffd08 0xa5000501
 }
 
 
diff --git a/tcl/target/davinci.cfg b/tcl/target/davinci.cfg
index c14c98e..ee840c8 100644
--- a/tcl/target/davinci.cfg
+++ b/tcl/target/davinci.cfg
@@ -204,34 +204,34 @@ proc davinci_wdog_reset {} {
 	#
 
 	# EMUMGT_CLKSPEED: write FREE bit to run despite emulation halt
-	arm926ejs mww phys [expr $timer2_phys + 0x28] 0x00004000
+	mww phys [expr $timer2_phys + 0x28] 0x00004000
 
 	#
 	# Part II -- in case watchdog hasn't been set up
 	#
 
 	# TCR: disable, force internal clock source
-	arm926ejs mww phys [expr $timer2_phys + 0x20] 0
+	mww phys [expr $timer2_phys + 0x20] 0
 
 	# TGCR: reset, force to 64-bit wdog mode, un-reset (&quot;initial&quot; state)
-	arm926ejs mww phys [expr $timer2_phys + 0x24] 0
-	arm926ejs mww phys [expr $timer2_phys + 0x24] 0x110b
+	mww phys [expr $timer2_phys + 0x24] 0
+	mww phys [expr $timer2_phys + 0x24] 0x110b
 
 	# clear counter (TIM12, TIM34) and period (PRD12, PRD34) registers
 	# so watchdog triggers ASAP
-	arm926ejs mww phys [expr $timer2_phys + 0x10] 0
-	arm926ejs mww phys [expr $timer2_phys + 0x14] 0
-	arm926ejs mww phys [expr $timer2_phys + 0x18] 0
-	arm926ejs mww phys [expr $timer2_phys + 0x1c] 0
+	mww phys [expr $timer2_phys + 0x10] 0
+	mww phys [expr $timer2_phys + 0x14] 0
+	mww phys [expr $timer2_phys + 0x18] 0
+	mww phys [expr $timer2_phys + 0x1c] 0
 
 	# WDTCR: put into pre-active state, then active
-	arm926ejs mww phys [expr $timer2_phys + 0x28] 0xa5c64000
-	arm926ejs mww phys [expr $timer2_phys + 0x28] 0xda7e4000
+	mww phys [expr $timer2_phys + 0x28] 0xa5c64000
+	mww phys [expr $timer2_phys + 0x28] 0xda7e4000
 
 	#
 	# Part III -- it's ready to rumble
 	#
 
 	# WDTCR: write invalid WDKEY to trigger reset
-	arm926ejs mww phys [expr $timer2_phys + 0x28] 0x00004000
+	mww phys [expr $timer2_phys + 0x28] 0x00004000
 }

commit d785f552ee034aedb26aefc3e47e5c78cdcce065
Author: &#195;&#152;yvind Harboe &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">oyvind.harboe at zylin.com</A>&gt;
Date:   Sun Oct 25 18:24:18 2009 +0100

    check if mmu is enabled before using mmu code path

diff --git a/src/target/arm926ejs.c b/src/target/arm926ejs.c
index 9061174..ef9a494 100644
--- a/src/target/arm926ejs.c
+++ b/src/target/arm926ejs.c
@@ -713,7 +713,7 @@ int arm926ejs_write_memory(struct target_s *target, uint32_t address, uint32_t s
 	/* FIX!!!! this should be cleaned up and made much more general. The
 	 * plan is to write up and test on arm926ejs specifically and
 	 * then generalize and clean up afterwards. */
-	if ((count == 1) &amp;&amp; ((size==2) || (size==4)))
+	if (arm926ejs-&gt;armv4_5_mmu.mmu_enabled &amp;&amp; (count == 1) &amp;&amp; ((size==2) || (size==4)))
 	{
 		/* special case the handling of single word writes to bypass MMU
 		 * to allow implementation of breakpoints in memory marked read only

-----------------------------------------------------------------------

Summary of changes:
 src/target/arm926ejs.c             |    2 +-
 tcl/board/atmel_at91sam9260-ek.cfg |    2 +-
 tcl/board/mini2440.cfg             |   60 ++++++++++++++++++------------------
 tcl/board/olimex_sam9_l9260.cfg    |    2 +-
 tcl/board/unknown_at91sam9260.cfg  |    2 +-
 tcl/target/davinci.cfg             |   22 ++++++------
 6 files changed, 45 insertions(+), 45 deletions(-)


hooks/post-receive
-- 
Main OpenOCD repository

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="001680.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.2.0-422-g19b84da
</A></li>
	<LI>Next message: <A HREF="001682.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.2.0-425-g0cac8b6
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#1681">[ date ]</a>
              <a href="thread.html#1681">[ thread ]</a>
              <a href="subject.html#1681">[ subject ]</a>
              <a href="author.html#1681">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-svn">More information about the openocd-svn
mailing list</a><br>
</body></html>
