<!doctype html>
<html>
<head>
<title>BRIDGE_CORE_CFG_RAM_DISABLE0 (AXIPCIE_MAIN) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___axipcie_main.html")>AXIPCIE_MAIN Module</a> &gt; BRIDGE_CORE_CFG_RAM_DISABLE0 (AXIPCIE_MAIN) Register</p><h1>BRIDGE_CORE_CFG_RAM_DISABLE0 (AXIPCIE_MAIN) Register</h1>
<h2>BRIDGE_CORE_CFG_RAM_DISABLE0 (AXIPCIE_MAIN) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>BRIDGE_CORE_CFG_RAM_DISABLE0</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000014</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD0E0014 (AXIPCIE_MAIN)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>ECC RAM 1-bit Error Correction Enable/Disable (designs with ECC support only)</td></tr>
</table>
<p></p>
<h2>BRIDGE_CORE_CFG_RAM_DISABLE0 (AXIPCIE_MAIN) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:15</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback></td></tr>
<tr valign=top><td>cfg_ram_dma_sgl_dst_dis_cor</td><td class="center">14</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>DMA Channel Destination SGL Buffer (DMA Only)</td></tr>
<tr valign=top><td>cfg_ram_dma_sgl_src_dis_cor</td><td class="center">13</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>DMA Channel Source SGL Buffer (DMA Only)</td></tr>
<tr valign=top><td>cfg_ram_dma_ch_reg_dis_cor</td><td class="center">12</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>DMA Channel Registers (DMA Only)</td></tr>
<tr valign=top><td>cfg_ram_dma_msix_tab_dis_cor</td><td class="center">11</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>MSI-X Table</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">10:9</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback></td></tr>
<tr valign=top><td>cfg_ram_dma_axi_s_w_dis_cor</td><td class="center"> 8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>AXI Slave Write Data Buffer</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center"> 7</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback></td></tr>
<tr valign=top><td>cfg_ram_dma_axi_m_r_dis_cor</td><td class="center"> 6</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>AXI Master Read Reorder Queue</td></tr>
<tr valign=top><td>cfg_ram_dma_pcie_s_cd_dis_cor</td><td class="center"> 5</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>PCIe Slave Read Completion Data Buffer</td></tr>
<tr valign=top><td>cfg_ram_dma_pcie_s_ra_dis_cor</td><td class="center"> 4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>PCIe Slave Read Address Buffer</td></tr>
<tr valign=top><td>cfg_ram_dma_pcie_s_w_dis_cor</td><td class="center"> 3</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>PCIe Slave Write Data Buffer</td></tr>
<tr valign=top><td>cfg_ram_dma_pcie_s_wa_dis_cor</td><td class="center"> 2</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>PCIe Slave Write Address Buffer</td></tr>
<tr valign=top><td>cfg_ram_dma_pcie_tx_w_dis_cor</td><td class="center"> 1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>PCIe Master TLP Buffer</td></tr>
<tr valign=top><td>cfg_ram_dma_pcie_m_r_dis_cor</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>PCIe Master Read Reorder Queue</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>