/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [27:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [2:0] _00_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 3'h0;
    else _00_ <= { celloutsig_0_0z[1:0], celloutsig_0_1z };
  assign out_data[34:32] = _00_;
  assign celloutsig_0_5z = { celloutsig_0_0z[1], celloutsig_0_0z, out_data[34:32] } && in_data[94:87];
  assign celloutsig_1_5z = celloutsig_1_3z[4:2] && celloutsig_1_1z[5:3];
  assign celloutsig_1_6z = celloutsig_1_3z[14:12] && celloutsig_1_1z[6:4];
  assign celloutsig_1_9z = { celloutsig_1_3z[19:17], celloutsig_1_6z } && { celloutsig_1_1z[11], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_1_11z = { in_data[155:125], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z } && { in_data[179:148], celloutsig_1_6z, celloutsig_1_9z };
  assign celloutsig_1_12z = celloutsig_1_7z && { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_0z = in_data[119:107] < in_data[148:136];
  assign celloutsig_1_2z = { in_data[178:173], celloutsig_1_0z } < celloutsig_1_1z[7:1];
  assign celloutsig_0_1z = in_data[16:14] < celloutsig_0_0z[2:0];
  assign celloutsig_1_4z = in_data[144:138] < celloutsig_1_3z[7:1];
  assign celloutsig_1_13z = celloutsig_1_3z[6:3] < in_data[172:169];
  assign celloutsig_1_18z = celloutsig_1_1z[4:2] < { celloutsig_1_17z[2:1], celloutsig_1_11z };
  assign celloutsig_1_19z = in_data[142:136] < { celloutsig_1_1z[0], celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_7z };
  assign celloutsig_0_0z = - in_data[88:85];
  assign celloutsig_1_1z = - in_data[128:116];
  assign celloutsig_1_3z = - { in_data[188:164], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = - { celloutsig_1_1z[4:3], celloutsig_1_4z };
  assign celloutsig_1_17z = - { celloutsig_1_1z[3:2], celloutsig_1_0z };
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_5z };
endmodule
