{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717171425723 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717171425723 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 23:03:45 2024 " "Processing started: Fri May 31 23:03:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717171425723 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717171425723 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_V_Processor -c RISC_V_Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_V_Processor -c RISC_V_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717171425723 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717171425970 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717171425970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file risc_v_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_TB " "Found entity 1: RISC_V_TB" {  } { { "RISC_V_TB.v" "" { Text "D:/HUST/Nam3/Kyf2/RISC_V/RISC_V_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717171432444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717171432444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_top.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV_TOP " "Found entity 1: RISCV_TOP" {  } { { "RISCV_TOP.v" "" { Text "D:/HUST/Nam3/Kyf2/RISC_V/RISCV_TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717171432445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717171432445 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISCV_TOP " "Elaborating entity \"RISCV_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717171432465 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory RISCV_TOP.v(22) " "Verilog HDL warning at RISCV_TOP.v(22): object memory used but never assigned" {  } { { "RISCV_TOP.v" "" { Text "D:/HUST/Nam3/Kyf2/RISC_V/RISCV_TOP.v" 22 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1717171432479 "|RISCV_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_ctrl RISCV_TOP.v(34) " "Verilog HDL or VHDL warning at RISCV_TOP.v(34): object \"alu_ctrl\" assigned a value but never read" {  } { { "RISCV_TOP.v" "" { Text "D:/HUST/Nam3/Kyf2/RISC_V/RISCV_TOP.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717171432479 "|RISCV_TOP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC RISCV_TOP.v(25) " "Verilog HDL Always Construct warning at RISCV_TOP.v(25): inferring latch(es) for variable \"PC\", which holds its previous value in one or more paths through the always construct" {  } { { "RISCV_TOP.v" "" { Text "D:/HUST/Nam3/Kyf2/RISC_V/RISCV_TOP.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717171432480 "|RISCV_TOP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode RISCV_TOP.v(42) " "Verilog HDL Always Construct warning at RISCV_TOP.v(42): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RISCV_TOP.v" "" { Text "D:/HUST/Nam3/Kyf2/RISC_V/RISCV_TOP.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717171432541 "|RISCV_TOP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct3 RISCV_TOP.v(44) " "Verilog HDL Always Construct warning at RISCV_TOP.v(44): variable \"funct3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RISCV_TOP.v" "" { Text "D:/HUST/Nam3/Kyf2/RISC_V/RISCV_TOP.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717171432541 "|RISCV_TOP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode RISCV_TOP.v(64) " "Verilog HDL Always Construct warning at RISCV_TOP.v(64): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RISCV_TOP.v" "" { Text "D:/HUST/Nam3/Kyf2/RISC_V/RISCV_TOP.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717171432541 "|RISCV_TOP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct3 RISCV_TOP.v(66) " "Verilog HDL Always Construct warning at RISCV_TOP.v(66): variable \"funct3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RISCV_TOP.v" "" { Text "D:/HUST/Nam3/Kyf2/RISC_V/RISCV_TOP.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717171432541 "|RISCV_TOP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct7 RISCV_TOP.v(68) " "Verilog HDL Always Construct warning at RISCV_TOP.v(68): variable \"funct7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RISCV_TOP.v" "" { Text "D:/HUST/Nam3/Kyf2/RISC_V/RISCV_TOP.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717171432541 "|RISCV_TOP"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "RISCV_TOP.v(66) " "Verilog HDL Case Statement warning at RISCV_TOP.v(66): incomplete case statement has no default case item" {  } { { "RISCV_TOP.v" "" { Text "D:/HUST/Nam3/Kyf2/RISC_V/RISCV_TOP.v" 66 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1717171432542 "|RISCV_TOP"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "RISCV_TOP.v(64) " "Verilog HDL Case Statement warning at RISCV_TOP.v(64): incomplete case statement has no default case item" {  } { { "RISCV_TOP.v" "" { Text "D:/HUST/Nam3/Kyf2/RISC_V/RISCV_TOP.v" 64 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1717171432542 "|RISCV_TOP"}
{ "Warning" "WSGN_EMPTY_SHELL" "RISCV_TOP " "Entity \"RISCV_TOP\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1717171432565 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717171432850 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717171432850 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "RISCV_TOP.v" "" { Text "D:/HUST/Nam3/Kyf2/RISC_V/RISCV_TOP.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717171432864 "|RISCV_TOP|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n " "No output dependent on input pin \"rst_n\"" {  } { { "RISCV_TOP.v" "" { Text "D:/HUST/Nam3/Kyf2/RISC_V/RISCV_TOP.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717171432864 "|RISCV_TOP|rst_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1717171432864 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717171432865 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717171432865 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717171432865 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4736 " "Peak virtual memory: 4736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717171432872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 23:03:52 2024 " "Processing ended: Fri May 31 23:03:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717171432872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717171432872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717171432872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717171432872 ""}
