
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs ../IPC-traces//client_002.champsimtrace.xz
.xz
NUM_OF_IPS_IN_CRITICAL_IP_TRAINING: 64
NUM_OF_CRITICAL_IP_TRAINING_TABLE_WAYS: 2
NUM_OF_CRITICAL_IP_TRAINING_TABLE_SETS: 32
WOBBLY_CRITICAL_IP_CACHE_SETS: 32
WOBBLY_CRITICAL_IP_CACHE_WAYS: 4
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
CPU 0 L1I next line prefetcher
L1I has LRU replacement policy
IP Table Entries: 64
L1D has LRU replacement policy
Initialize SRRIP state for L2C
Initialize DRRIP state for LLC
Heartbeat CPU 0 instructions: 10000000 cycles: 2817139 heartbeat IPC: 3.5497 cumulative IPC: 3.5497 (Simulation time: 0 hr 3 min 8 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5652827 heartbeat IPC: 3.52648 cumulative IPC: 3.53805 (Simulation time: 0 hr 5 min 30 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 8484046 heartbeat IPC: 3.53205 cumulative IPC: 3.53605 (Simulation time: 0 hr 7 min 51 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 11319858 heartbeat IPC: 3.52633 cumulative IPC: 3.53361 (Simulation time: 0 hr 10 min 4 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 14142056 heartbeat IPC: 3.54334 cumulative IPC: 3.53555 (Simulation time: 0 hr 12 min 5 sec) 

Warmup complete CPU 0 instructions: 50000002 cycles: 14142056 (Simulation time: 0 hr 12 min 5 sec) 

% increase in all ip prefetch 275.829
% increase in all ip prefetch -2.41887
Heartbeat CPU 0 instructions: 60000001 cycles: 26934370 heartbeat IPC: 0.781719 cumulative IPC: 0.781719 (Simulation time: 0 hr 14 min 34 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 39841196 heartbeat IPC: 0.774784 cumulative IPC: 0.778236 (Simulation time: 0 hr 16 min 59 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 52507025 heartbeat IPC: 0.789526 cumulative IPC: 0.781963 (Simulation time: 0 hr 19 min 17 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 65755766 heartbeat IPC: 0.754789 cumulative IPC: 0.774988 (Simulation time: 0 hr 21 min 43 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 78400232 heartbeat IPC: 0.79086 cumulative IPC: 0.778111 (Simulation time: 0 hr 24 min 4 sec) 
Finished CPU 0 instructions: 50000001 cycles: 64258176 cumulative IPC: 0.778111 (Simulation time: 0 hr 24 min 4 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.778111 instructions: 50000001 cycles: 64258176

CPU 0 Average Load ROB stall cycles: 1.76824e+07
CPU 0 Fraction of times ROB stalled by Loads: 38.2118
CPU 0 Percentage of Load stall cycles in Total stall cycles: 2.72514e+08
Issued all: 26998538
Issued LT all: 21337413
rob_not_full_when_issued_lt_all: 20969510
Issued LT one: 15987193
rob_not_full_when_issued_lt_one: 15675392
critical_ip_candidate_identification_operations: 6054828
critical_ip_candidate_identification_operation_per_cycle: 0.0942266
 Total stall cycles: 51407488
 Total load stall cycles: 140092727335320
Unique Load IPs: 28376
CPU 0 NUM of IPS identified critical: 30
CPU 0 Num of Load IPs stalling ROB: 19167
Threshold modification factor: -1
Max PIST entries: 64
Min PIST entries: 0
Avg PIST entries: 32
Trouble in retire width: 0.87609
MaC = Marked as critical.
lt_50_percent_before_Mac: 25
gt_90_percent_before_Mac: 0
gt_75_percent_before_Mac: 2
gt_50_percent_before_Mac: 3
stall_proportion_bin_same_before_after: 0
stall_proportion_bin_lower_before_after: 0
stall_proportion_bin_upper_before_after: 0
average_stall_proportion_before: 0.0561347
average_stall_proportion_after: 0.0608958
Critical IP stalls, total frequency: 229466
Non-critical IP stalls, total frequency: 2797948
Total Freq all stalling IPs: 3027414
Critical_IP_Detector_Accuracy_70: 0.733333
Critical_IP_Detector_Accuracy_80: 0.833333
Critical_IP_Detector_Accuracy_90: 1
Critical_IP_Detector_Coverage_70: 0.04814
Critical_IP_Detector_Coverage_80: 0.0316056
Critical_IP_Detector_Coverage_90: 0.0187383
stat_90_percent_critical_ip_stalls_freq: 2724754
stat_90_percent_non_critical_ip_stalls_freq: 302660
AVERAGE_ROB_Occupancy_90_Percent_Critical_IP_Stalls: 61.0398
AVERAGE_ROB_Occupancy_90_Percent_Non_Critical_IP_Stalls: 37.0828
Critical_IP_ROB_Stalls_Bucket_0: 105048
Non-critical_IP_ROB_Stalls_Bucket_0: 1555651
Critical_IP_ROB_Stalls_Bucket_1: 62364
Non-critical_IP_ROB_Stalls_Bucket_1: 862188
Critical_IP_ROB_Stalls_Bucket_2: 26257
Non-critical_IP_ROB_Stalls_Bucket_2: 286689
Critical_IP_ROB_Stalls_Bucket_3: 11307
Non-critical_IP_ROB_Stalls_Bucket_3: 67874
Critical_IP_ROB_Stalls_Bucket_4: 6033
Non-critical_IP_ROB_Stalls_Bucket_4: 15335
Critical_IP_ROB_Stalls_Bucket_5: 3890
Non-critical_IP_ROB_Stalls_Bucket_5: 5010
Critical_IP_ROB_Stalls_Bucket_6: 14567
Non-critical_IP_ROB_Stalls_Bucket_6: 5201
0 => IPs accounting for >50 percent of stalls, 1 => 55, 2 => 60, 3 => 65 and so on till 90.
percent50: 50.0349 num IPs:  146
percent55: 55.0347 num IPs: 192
percent60: 60.007 num IPs: 254
percent65: 65.0473 num IPs: 340
percent70: 70.0139 num IPs: 457
percent75: 75.0167 num IPs: 610
percent80: 80.0016 num IPs: 791
percent85: 85.0117 num IPs: 1051
percent90: 90.0027 num IPs: 1601
Critical_ROB_Stalls_Percent_0_Bucket_0: 768026
Non-critical_ROB_Stalls_Percent_0_Bucket_0: 892673
Critical_ROB_Stalls_Percent_0_Bucket_1: 493584
Non-critical_ROB_Stalls_Percent_0_Bucket_1: 430968
Critical_ROB_Stalls_Percent_0_Bucket_2: 178941
Non-critical_ROB_Stalls_Percent_0_Bucket_2: 134005
Critical_ROB_Stalls_Percent_0_Bucket_3: 43255
Non-critical_ROB_Stalls_Percent_0_Bucket_3: 35926
Critical_ROB_Stalls_Percent_0_Bucket_4: 12839
Non-critical_ROB_Stalls_Percent_0_Bucket_4: 8529
Critical_ROB_Stalls_Percent_0_Bucket_5: 4667
Non-critical_ROB_Stalls_Percent_0_Bucket_5: 4233
Critical_ROB_Stalls_Percent_0_Bucket_6: 13450
Non-critical_ROB_Stalls_Percent_0_Bucket_6: 6318
Critical_ROB_Stalls_Percent_1_Bucket_0: 845857
Non-critical_ROB_Stalls_Percent_1_Bucket_0: 814842
Critical_ROB_Stalls_Percent_1_Bucket_1: 541734
Non-critical_ROB_Stalls_Percent_1_Bucket_1: 382818
Critical_ROB_Stalls_Percent_1_Bucket_2: 200514
Non-critical_ROB_Stalls_Percent_1_Bucket_2: 112432
Critical_ROB_Stalls_Percent_1_Bucket_3: 46068
Non-critical_ROB_Stalls_Percent_1_Bucket_3: 33113
Critical_ROB_Stalls_Percent_1_Bucket_4: 13506
Non-critical_ROB_Stalls_Percent_1_Bucket_4: 7862
Critical_ROB_Stalls_Percent_1_Bucket_5: 4946
Non-critical_ROB_Stalls_Percent_1_Bucket_5: 3954
Critical_ROB_Stalls_Percent_1_Bucket_6: 13503
Non-critical_ROB_Stalls_Percent_1_Bucket_6: 6265
Critical_ROB_Stalls_Percent_2_Bucket_0: 918974
Non-critical_ROB_Stalls_Percent_2_Bucket_0: 741725
Critical_ROB_Stalls_Percent_2_Bucket_1: 589391
Non-critical_ROB_Stalls_Percent_2_Bucket_1: 335161
Critical_ROB_Stalls_Percent_2_Bucket_2: 220786
Non-critical_ROB_Stalls_Percent_2_Bucket_2: 92160
Critical_ROB_Stalls_Percent_2_Bucket_3: 53571
Non-critical_ROB_Stalls_Percent_2_Bucket_3: 25610
Critical_ROB_Stalls_Percent_2_Bucket_4: 14724
Non-critical_ROB_Stalls_Percent_2_Bucket_4: 6644
Critical_ROB_Stalls_Percent_2_Bucket_5: 5422
Non-critical_ROB_Stalls_Percent_2_Bucket_5: 3478
Critical_ROB_Stalls_Percent_2_Bucket_6: 13793
Non-critical_ROB_Stalls_Percent_2_Bucket_6: 5975
Critical_ROB_Stalls_Percent_3_Bucket_0: 987897
Non-critical_ROB_Stalls_Percent_3_Bucket_0: 672802
Critical_ROB_Stalls_Percent_3_Bucket_1: 651342
Non-critical_ROB_Stalls_Percent_3_Bucket_1: 273210
Critical_ROB_Stalls_Percent_3_Bucket_2: 236418
Non-critical_ROB_Stalls_Percent_3_Bucket_2: 76528
Critical_ROB_Stalls_Percent_3_Bucket_3: 57580
Non-critical_ROB_Stalls_Percent_3_Bucket_3: 21601
Critical_ROB_Stalls_Percent_3_Bucket_4: 16107
Non-critical_ROB_Stalls_Percent_3_Bucket_4: 5261
Critical_ROB_Stalls_Percent_3_Bucket_5: 5961
Non-critical_ROB_Stalls_Percent_3_Bucket_5: 2939
Critical_ROB_Stalls_Percent_3_Bucket_6: 13948
Non-critical_ROB_Stalls_Percent_3_Bucket_6: 5820
Critical_ROB_Stalls_Percent_4_Bucket_0: 1067897
Non-critical_ROB_Stalls_Percent_4_Bucket_0: 592802
Critical_ROB_Stalls_Percent_4_Bucket_1: 704515
Non-critical_ROB_Stalls_Percent_4_Bucket_1: 220037
Critical_ROB_Stalls_Percent_4_Bucket_2: 249895
Non-critical_ROB_Stalls_Percent_4_Bucket_2: 63051
Critical_ROB_Stalls_Percent_4_Bucket_3: 59908
Non-critical_ROB_Stalls_Percent_4_Bucket_3: 19273
Critical_ROB_Stalls_Percent_4_Bucket_4: 16907
Non-critical_ROB_Stalls_Percent_4_Bucket_4: 4461
Critical_ROB_Stalls_Percent_4_Bucket_5: 6341
Non-critical_ROB_Stalls_Percent_4_Bucket_5: 2559
Critical_ROB_Stalls_Percent_4_Bucket_6: 14148
Non-critical_ROB_Stalls_Percent_4_Bucket_6: 5620
Critical_ROB_Stalls_Percent_5_Bucket_0: 1148460
Non-critical_ROB_Stalls_Percent_5_Bucket_0: 512239
Critical_ROB_Stalls_Percent_5_Bucket_1: 751242
Non-critical_ROB_Stalls_Percent_5_Bucket_1: 173310
Critical_ROB_Stalls_Percent_5_Bucket_2: 265115
Non-critical_ROB_Stalls_Percent_5_Bucket_2: 47831
Critical_ROB_Stalls_Percent_5_Bucket_3: 64294
Non-critical_ROB_Stalls_Percent_5_Bucket_3: 14887
Critical_ROB_Stalls_Percent_5_Bucket_4: 17817
Non-critical_ROB_Stalls_Percent_5_Bucket_4: 3551
Critical_ROB_Stalls_Percent_5_Bucket_5: 7059
Non-critical_ROB_Stalls_Percent_5_Bucket_5: 1841
Critical_ROB_Stalls_Percent_5_Bucket_6: 17078
Non-critical_ROB_Stalls_Percent_5_Bucket_6: 2690
Critical_ROB_Stalls_Percent_6_Bucket_0: 1224942
Non-critical_ROB_Stalls_Percent_6_Bucket_0: 435757
Critical_ROB_Stalls_Percent_6_Bucket_1: 800302
Non-critical_ROB_Stalls_Percent_6_Bucket_1: 124250
Critical_ROB_Stalls_Percent_6_Bucket_2: 282513
Non-critical_ROB_Stalls_Percent_6_Bucket_2: 30433
Critical_ROB_Stalls_Percent_6_Bucket_3: 70634
Non-critical_ROB_Stalls_Percent_6_Bucket_3: 8547
Critical_ROB_Stalls_Percent_6_Bucket_4: 18656
Non-critical_ROB_Stalls_Percent_6_Bucket_4: 2712
Critical_ROB_Stalls_Percent_6_Bucket_5: 7212
Non-critical_ROB_Stalls_Percent_6_Bucket_5: 1688
Critical_ROB_Stalls_Percent_6_Bucket_6: 17721
Non-critical_ROB_Stalls_Percent_6_Bucket_6: 2047
Critical_ROB_Stalls_Percent_7_Bucket_0: 1324917
Non-critical_ROB_Stalls_Percent_7_Bucket_0: 335782
Critical_ROB_Stalls_Percent_7_Bucket_1: 840066
Non-critical_ROB_Stalls_Percent_7_Bucket_1: 84486
Critical_ROB_Stalls_Percent_7_Bucket_2: 290530
Non-critical_ROB_Stalls_Percent_7_Bucket_2: 22416
Critical_ROB_Stalls_Percent_7_Bucket_3: 72733
Non-critical_ROB_Stalls_Percent_7_Bucket_3: 6448
Critical_ROB_Stalls_Percent_7_Bucket_4: 19350
Non-critical_ROB_Stalls_Percent_7_Bucket_4: 2018
Critical_ROB_Stalls_Percent_7_Bucket_5: 7803
Non-critical_ROB_Stalls_Percent_7_Bucket_5: 1097
Critical_ROB_Stalls_Percent_7_Bucket_6: 18256
Non-critical_ROB_Stalls_Percent_7_Bucket_6: 1512
Critical_ROB_Stalls_Percent_8_Bucket_0: 1427077
Non-critical_ROB_Stalls_Percent_8_Bucket_0: 233622
Critical_ROB_Stalls_Percent_8_Bucket_1: 876365
Non-critical_ROB_Stalls_Percent_8_Bucket_1: 48187
Critical_ROB_Stalls_Percent_8_Bucket_2: 298903
Non-critical_ROB_Stalls_Percent_8_Bucket_2: 14043
Critical_ROB_Stalls_Percent_8_Bucket_3: 75000
Non-critical_ROB_Stalls_Percent_8_Bucket_3: 4181
Critical_ROB_Stalls_Percent_8_Bucket_4: 20301
Non-critical_ROB_Stalls_Percent_8_Bucket_4: 1067
Critical_ROB_Stalls_Percent_8_Bucket_5: 8134
Non-critical_ROB_Stalls_Percent_8_Bucket_5: 766
Critical_ROB_Stalls_Percent_8_Bucket_6: 18974
Non-critical_ROB_Stalls_Percent_8_Bucket_6: 794
Average ROB occupancy Load Stall Begin: 49.2111
Average ROB occupancy Load Stall End: 58.6447
Min ROB occupancy Load Stall Begin: 1
Max ROB occupancy Load Stall Begin: 352
Min ROB occupancy Load Stall End: 1
Max ROB occupancy Load Stall End: 352
Average ROB occupancy Critical Load Stall Begin: 79.1836
Average ROB occupancy Critical Load Stall End: 88.3835
Min ROB occupancy Critical Load Stall Begin: 2
Max ROB occupancy Critical Load Stall Begin: 352
Min ROB occupancy Critical Load Stall End: 2
Max ROB occupancy Critical Load Stall End: 352
 ROB Load Stall Begin Bucket Count 0: 1970229
 ROB Load Stall End Bucket Count 0: 1660699
 ROB Critical Load Stall Begin Bucket Count 0: 105151
 ROB Critical Load Stall End Bucket Count 0: 89184
 ROB Load Stall Begin Bucket Count 1: 726208
 ROB Load Stall End Bucket Count 1: 924552
 ROB Critical Load Stall Begin Bucket Count 1: 42658
 ROB Critical Load Stall End Bucket Count 1: 52040
 ROB Load Stall Begin Bucket Count 2: 232548
 ROB Load Stall End Bucket Count 2: 312946
 ROB Critical Load Stall Begin Bucket Count 2: 16895
 ROB Critical Load Stall End Bucket Count 2: 21212
 ROB Load Stall Begin Bucket Count 3: 57224
 ROB Load Stall End Bucket Count 3: 79181
 ROB Critical Load Stall Begin Bucket Count 3: 8234
 ROB Critical Load Stall End Bucket Count 3: 9336
 ROB Load Stall Begin Bucket Count 4: 15711
 ROB Load Stall End Bucket Count 4: 21368
 ROB Critical Load Stall Begin Bucket Count 4: 3598
 ROB Critical Load Stall End Bucket Count 4: 4315
 ROB Load Stall Begin Bucket Count 5: 7660
 ROB Load Stall End Bucket Count 5: 8900
 ROB Critical Load Stall Begin Bucket Count 5: 2864
 ROB Critical Load Stall End Bucket Count 5: 2780
 ROB Load Stall Begin Bucket Count 6: 17834
 ROB Load Stall End Bucket Count 6: 19768
 ROB Critical Load Stall Begin Bucket Count 6: 12411
 ROB Critical Load Stall End Bucket Count 6: 12944
PIST Tag Read Accesses: 3138898
PIST Read Accesses: 1569449
PIST Tag Write Accesses: 3138898
PIST Write Accesses: 1569449
Criticality detector called times: 2835603
Max global_stall_cycles_count: 3016380
Threshold Modified: 1 times, factor: -1
Sturdy critical IP cache stats: 
 Unused entries: 0
CIC Tag Read Accesses: 0
CIC Read Accesses: 0
CIC Tag Write Accesses: 0
CIC Write Accesses: 0
Wobbly critical IP cache stats: 
 Unused entries: 98
CIC Tag Read Accesses: 82616479
CIC Read Accesses: 0
CIC Tag Write Accesses: 2782
CIC Write Accesses: 0
ITLB TOTAL     ACCESS:    9207903  HIT:    9085998  MISS:     121905  HIT %:    98.6761  MISS %:    1.32392   MPKI: 2.4381
ITLB LOAD TRANSLATION ACCESS:    8311664  HIT:    8265544  MISS:      46120  HIT %:    99.4451  MISS %:   0.554883   MPKI: 0.9224
ITLB TRANSLATION FROM L1D PREFETCHER ACCESS:     896239  HIT:     820454  MISS:      75785  HIT %:    91.5441  MISS %:    8.45589   MPKI: 1.5157
ITLBprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      64692  USELESS:      11093
ITLB USEFUL LOAD PREFETCHES:      64692 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: inf
ITLB TIMELY PREFETCHES:      64692 LATE PREFETCHES: 240 DROPPED PREFETCHES: 235
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: 93773.9 cycles
ITLB RQ	ACCESS:   12633999	FORWARD:          0	MERGED:    3406813	TO_CACHE:    9227186

DTLB TOTAL     ACCESS:   10062895  HIT:    9904441  MISS:     158454  HIT %:    98.4254  MISS %:    1.57464   MPKI: 3.16908
DTLB LOAD TRANSLATION ACCESS:   10062895  HIT:    9904441  MISS:     158454  HIT %:    98.4254  MISS %:    1.57464   MPKI: 3.16908
DTLBprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 11.0526 cycles
DTLB RQ	ACCESS:   13622342	FORWARD:          0	MERGED:    3541956	TO_CACHE:   10080386

STLB TOTAL     ACCESS:     316483  HIT:     308291  MISS:       8192  HIT %:    97.4116  MISS %:    2.58845   MPKI: 0.16384
STLB LOAD TRANSLATION ACCESS:     204334  HIT:     197021  MISS:       7313  HIT %:    96.4211  MISS %:    3.57894   MPKI: 0.14626
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:     112149  HIT:     111270  MISS:        879  HIT %:    99.2162  MISS %:   0.783779   MPKI: 0.01758
STLBprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        271  USELESS:        610
STLB USEFUL LOAD PREFETCHES:        271 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: inf
STLB TIMELY PREFETCHES:        271 LATE PREFETCHES: 0 DROPPED PREFETCHES: 235
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 46.5674 cycles
STLB RQ	ACCESS:     330872	FORWARD:          0	MERGED:      14154	TO_CACHE:     316718

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   13445133  HIT:   13197119  MISS:     248014  HIT %:    98.1554  MISS %:    1.84464   MPKI: 4.96028
L1D LOAD      ACCESS:    7019363  HIT:    6889355  MISS:     130008  HIT %:    98.1479  MISS %:    1.85213   MPKI: 2.60016
L1D RFO       ACCESS:    6376856  HIT:    6279790  MISS:      97066  HIT %:    98.4778  MISS %:    1.52216   MPKI: 1.94132
L1D PREFETCH  ACCESS:      48914  HIT:      27974  MISS:      20940  HIT %:    57.1902  MISS %:    42.8098   MPKI: 0.4188
L1Dprefetch_cycle_count: 36467 prefetches_per_prefetch_cycle: 2.75767
L1D PREFETCH  REQUESTED:     100564  ISSUED:     100564  USEFUL:      14910  USELESS:       6025
L1D USEFUL LOAD PREFETCHES:      14910 PREFETCH ISSUED TO LOWER LEVEL:      21652  ACCURACY: 68.862
L1D TIMELY PREFETCHES:      14910 LATE PREFETCHES: 662 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 21652 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 138667 cycles
L1D RQ	ACCESS:   11302819	FORWARD:          0	MERGED:    4096767	TO_CACHE:    7030581
L1D WQ	ACCESS:    6777772	FORWARD:     175479	MERGED:     186011	TO_CACHE:    6591761
L1D PQ	ACCESS:      50286	FORWARD:          0	MERGED:          0	TO_CACHE:      50278

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 52246
L1D ROI Sum of L1D PQ occupancy: 696345
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:   12547239  HIT:   11596460  MISS:     950779  HIT %:    92.4224  MISS %:     7.5776   MPKI: 19.0156
L1I LOAD      ACCESS:    9989053  HIT:    9813967  MISS:     175086  HIT %:    98.2472  MISS %:    1.75278   MPKI: 3.50172
L1I PREFETCH  ACCESS:    2558186  HIT:    1782493  MISS:     775693  HIT %:     69.678  MISS %:     30.322   MPKI: 15.5139
L1Iprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: inf
L1I PREFETCH  REQUESTED:    2742465  ISSUED:    2736059  USEFUL:     524759  USELESS:     250943
L1I USEFUL LOAD PREFETCHES:     524759 PREFETCH ISSUED TO LOWER LEVEL:     791539  ACCURACY: 66.296
L1I TIMELY PREFETCHES:     524759 LATE PREFETCHES: 15846 DROPPED PREFETCHES: 473
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 791539 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 774087 cycles
L1I RQ	ACCESS:   15031388	FORWARD:          0	MERGED:    5018860	TO_CACHE:   10012528
L1I PQ	ACCESS:    2736059	FORWARD:          0	MERGED:     114588	TO_CACHE:    2621471

BTB TOTAL     ACCESS:    6850856  HIT:    6216517  MISS:     634339  HIT %:    90.7407  MISS %:    9.25927   MPKI: 12.6868
BTB BRANCH_DIRECT_JUMP	ACCESS:     517397  HIT:     498758  MISS:      18639
BTB BRANCH_INDIRECT	ACCESS:     112347  HIT:      56826  MISS:      55521
BTB BRANCH_CONDITIONAL	ACCESS:    4051503  HIT:    3997511  MISS:      53992
BTB BRANCH_DIRECT_CALL	ACCESS:     960973  HIT:     922167  MISS:      38806
BTB BRANCH_INDIRECT_CALL	ACCESS:     123707  HIT:      94699  MISS:      29008
BTB BRANCH_RETURN	ACCESS:    1084929  HIT:     646556  MISS:     438373
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    1678672  HIT:    1436965  MISS:     241707  HIT %:    85.6013  MISS %:    14.3987   MPKI: 4.83414
L2C LOAD      ACCESS:     288582  HIT:     214843  MISS:      73739  HIT %:    74.4478  MISS %:    25.5522   MPKI: 1.47478
L2C DATA LOAD MPKI: 0.89052
L2C INSTRUCTION LOAD MPKI: 0.58426
L2C RFO       ACCESS:      97016  HIT:      29382  MISS:      67634  HIT %:    30.2857  MISS %:    69.7143   MPKI: 1.35268
L2C PREFETCH  ACCESS:    1165632  HIT:    1074111  MISS:      91521  HIT %:    92.1484  MISS %:    7.85162   MPKI: 1.83042
L2C DATA PREFETCH MPKI: 0.70208
L2C INSTRUCTION PREFETCH MPKI: 1.12834
L2C WRITEBACK ACCESS:     118738  HIT:     111782  MISS:       6956  HIT %:    94.1417  MISS %:    5.85828   MPKI: 0.13912
L2C LOAD TRANSLATION ACCESS:       7576  HIT:       5851  MISS:       1725  HIT %:    77.2307  MISS %:    22.7693   MPKI: 0.0345
L2C TRANSLATION FROM L1D PREFETCHER ACCESS:       1128  HIT:        996  MISS:        132  HIT %:    88.2979  MISS %:    11.7021   MPKI: 0.00264
L2Cprefetch_cycle_count: 719875 prefetches_per_prefetch_cycle: 1.00018
L2C PREFETCH  REQUESTED:     720006  ISSUED:     720006  USEFUL:      10551  USELESS:      80623
L2C USEFUL LOAD PREFETCHES:      10551 PREFETCH ISSUED TO LOWER LEVEL:      91690  ACCURACY: 11.5073
L2C TIMELY PREFETCHES:      10551 LATE PREFETCHES: 169 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 26442 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 62.1862 cycles
L2C RQ	ACCESS:     394306	FORWARD:          0	MERGED:          0	TO_CACHE:     394302
L2C WQ	ACCESS:     118738	FORWARD:          6	MERGED:          0	TO_CACHE:     118738
L2C PQ	ACCESS:    1533197	FORWARD:          0	MERGED:     366300	TO_CACHE:    1166895

L2C Instructions Evicting Data 55551
L2C Translations Evicting Data 1155
L2C Data Evicting Data 93559
L2C Instructions Evicting Instructions 29454
L2C Translations Evicting Instructions 662
L2C Data Evicting Instructions 52560
L2C Instructions Evicting Translations 625
L2C Translations Evicting Translations 40
L2C Data Evicting Translations 1145
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:       8427  HIT:       8427  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:       7313  HIT:       7313  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 TRANSLATION FROM L1D PREFETCHER ACCESS:       1114  HIT:       1114  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:       8427  HIT:       8427  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:       7313  HIT:       7313  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 TRANSLATION FROM L1D PREFETCHER ACCESS:       1114  HIT:       1114  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:       8419  HIT:       8410  MISS:          9  HIT %:    99.8931  MISS %:   0.106901   MPKI: 0.00018
PSCL3 LOAD TRANSLATION ACCESS:       7306  HIT:       7297  MISS:          9  HIT %:    99.8768  MISS %:   0.123186   MPKI: 0.00018
PSCL3 TRANSLATION FROM L1D PREFETCHER ACCESS:       1113  HIT:       1113  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:       8427  HIT:       8156  MISS:        271  HIT %:    96.7841  MISS %:    3.21585   MPKI: 0.00542
PSCL2 LOAD TRANSLATION ACCESS:       7327  HIT:       7056  MISS:        271  HIT %:    96.3014  MISS %:    3.69865   MPKI: 0.00542
PSCL2 TRANSLATION FROM L1D PREFETCHER ACCESS:       1100  HIT:       1100  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:     310393  HIT:     251596  MISS:      58797  HIT %:    81.0572  MISS %:    18.9428   MPKI: 1.17594
LLC LOAD      ACCESS:      73577  HIT:      61313  MISS:      12264  HIT %:    83.3317  MISS %:    16.6683   MPKI: 0.24528
LLC RFO       ACCESS:      67625  HIT:      33795  MISS:      33830  HIT %:    49.9741  MISS %:    50.0259   MPKI: 0.6766
LLC PREFETCH  ACCESS:      91690  HIT:      79883  MISS:      11807  HIT %:    87.1229  MISS %:    12.8771   MPKI: 0.23614
LLC WRITEBACK ACCESS:      75644  HIT:      75065  MISS:        579  HIT %:    99.2346  MISS %:   0.765428   MPKI: 0.01158
LLC LOAD TRANSLATION ACCESS:       1725  HIT:       1410  MISS:        315  HIT %:    81.7391  MISS %:    18.2609   MPKI: 0.0063
LLC TRANSLATION FROM L1D PREFETCHER ACCESS:        132  HIT:        130  MISS:          2  HIT %:    98.4848  MISS %:    1.51515   MPKI: 4e-05
LLCprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        381  USELESS:       7220
LLC USEFUL LOAD PREFETCHES:        381 PREFETCH ISSUED TO LOWER LEVEL:      11807  ACCURACY: 3.2269
LLC TIMELY PREFETCHES:        381 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 135.328 cycles
LLC RQ	ACCESS:     143061	FORWARD:          0	MERGED:          0	TO_CACHE:     143059
LLC WQ	ACCESS:      75645	FORWARD:          2	MERGED:          0	TO_CACHE:      75645
LLC PQ	ACCESS:      91690	FORWARD:          0	MERGED:          0	TO_CACHE:      91690

LLC Dense regions hint to LLC: 0

RAW hits: 1752545
Loads Generated: 13055366
Loads sent to L1D: 11302819
Stores Generated: 6777761
Stores sent to L1D: 6777772
Major fault: 0 Minor fault: 3152
Allocated PAGES: 3152
I-Shadow cache 408 bytes
Touched + WorthPF tables 6144 bytes 
MMA filter 174 bytes 
FNL filter 272 bytes 
TOTAL PREFETCHER STORAGE SIZE: 25174 bytes
CPU 0 L1I next line prefetcher final stats

total_pref_operate_instances_l1: 518933
dynamic_config_counter_instances_1: 163512
dynamic_config_counter_instances_2: 5759
dynamic_config_counter_instances_3: 7555
dynamic_config_counter_instances_4: 4397
dynamic_config_counter_instances_5: 337710
stream: 
stream:times selected: 131049
stream:pref_filled: 6784
stream:pref_useful: 3176
stream:pref_late: 241
stream:misses: 483
stream:misses_by_poll: 0

CS: 
CS:times selected: 33881
CS:pref_filled: 12674
CS:pref_useful: 11115
CS:pref_late: 239
CS:misses: 974
CS:misses_by_poll: 86

CPLX: 
CPLX:times selected: 96709
CPLX:pref_filled: 1550
CPLX:pref_useful: 470
CPLX:pref_late: 25
CPLX:misses: 2466
CPLX:misses_by_poll: 0

NL_L1: 
NL:times selected: 13439
NL:pref_filled: 509
NL:pref_useful: 268
NL:pref_late: 45
NL:misses: 501
NL:misses_by_poll: 0

total selections: 275078
total_filled: 20940
total_useful: 14910
total_late: 667
total_polluted: 86
total_misses_after_warmup: 12038
conflicts: 97689
Degree Incremented Times: 630
Degree Decremented Times: 5115

L1 IP Table Write Accesses: 402253
L1 IP Table Read Accesses: 304564
L1 RST Write Accesses: 129440
L1 RST Read Accesses: 258880
L1 CSPT Write Accesses: 129440
L1 CSPT Read Accesses: 226717
L1 RR Filter Tag Write Accesses: 50286
L1 RR Filter Tag Read Accesses: 10224028
L1 IP Table Tag Write Accesses: 518933
L1 IP Table Tag Read Accesses: 518933
L1 RST Tag Write Accesses: 0
L1 RST Tag Read Accesses: 1551781
L1 RR Filter Write Accesses: 0
L1 RR Filter Read Accesses: 417894
test: 10976
total_pref_operate_instances_l2: 748202
dynamic_config_counter_instances_l2_1: 734087
dynamic_config_counter_instances_l2_2: 3681
dynamic_config_counter_instances_l2_3: 10434
dynamic_config_counter_instances_l2_4: 0
dynamic_config_counter_instances_l2_5: 0
L2 IP Table Read Accesses: 773799
L2 IP Table Write Accesses: 1487955
L2 IP Table Tag Read Accesses: 748202
L2 IP Table Tag Write Accesses: 748202

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      24075  ROW_BUFFER_MISS:      34142
 DBUS_CONGESTED:         42
 WQ ROW_BUFFER_HIT:       7928  ROW_BUFFER_MISS:      30496  FULL:          0

 AVG_CONGESTED_CYCLE: 4
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 57694998
0banks busy for write cycles: 12646
1banks busy for read cycles: 2754578
1banks busy for write cycles: 1709613
2banks busy for read cycles: 479337
2banks busy for write cycles: 422072
3banks busy for read cycles: 182397
3banks busy for write cycles: 172786
4banks busy for read cycles: 98041
4banks busy for write cycles: 93308
5banks busy for read cycles: 60626
5banks busy for write cycles: 69222
6banks busy for read cycles: 56370
6banks busy for write cycles: 63525
7banks busy for read cycles: 53225
7banks busy for write cycles: 71913
8banks busy for read cycles: 82666
8banks busy for write cycles: 180854

CPU 0 Branch Prediction Accuracy: 99.2117% MPKI: 1.49752 Average ROB Occupancy at Mispredict: 47.865
Branch types
NOT_BRANCH: 40501574 81.0031%
BRANCH_DIRECT_JUMP: 517397 1.03479%
BRANCH_INDIRECT: 112347 0.224694%
BRANCH_CONDITIONAL: 6698733 13.3975%
BRANCH_DIRECT_CALL: 960973 1.92195%
BRANCH_INDIRECT_CALL: 123707 0.247414%
BRANCH_RETURN: 1084929 2.16986%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 3152
