[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  13382       tick       2699769       1215523       1168432       2699769 
      2  13382       tick       4569875       2187314       2168565       4569875 
      3  13382       tick       4557903       2179993       2163049       4557903 
      4  13382       tick       4563873       2184681       2162386       4563873 
      5  13382       tick       4573317       2187433       2171425       4573317 
      6  13382       tick       4565016       2185040       2161997       4565016 
      7  13382       tick       4565891       2184274       2165022       4565891 
      8  13382       tick       4568426       2186604       2167049       4568426 
      9  13382       tick       4553177       2180443       2163496       4553177 
     10  13382       tick       4559102       2182743       2165331       4559102 
     11  13382       tick       4569783       2186356       2169634       4569783 
     12  13382       tick       4567822       2185478       2166286       4567822 
     13  13382       tick       4559498       2182145       2165574       4559498 
     14  13382       tick       4572056       2188045       2166904       4572056 
     15  13382       tick       4566337       2184589       2169322       4566337 
     16  13382       tick       4552894       2179437       2156251       4552894 
     17  13382       tick       4564230       2184273       2167506       4564230 
     18  13382       tick       4563525       2183762       2168019       4563525 
     19  13382       tick       4559668       2182051       2164024       4559668 
     20  13382       exit       2453888       1173995       1159675       2453888 
