#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_0000022048cb4e50 .scope module, "cpu_tb" "cpu_tb" 2 7;
 .timescale 0 0;
v0000022048d50c90_0 .var "CLK", 0 0;
v0000022048d510f0_0 .var "INSTRUCTION", 31 0;
v0000022048d505b0_0 .net "PC", 31 0, v0000022048d4c700_0;  1 drivers
v0000022048d512d0_0 .var "RESET", 0 0;
v0000022048d50a10 .array "instr_mem", 0 1023, 7 0;
E_0000022048ce9730 .event anyedge, v0000022048d4c660_0;
S_0000022048ccefb0 .scope module, "mycpu" "cpu" 2 55, 3 8 0, S_0000022048cb4e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v0000022048d4cac0_0 .net "ALUIN", 7 0, v0000022048d4c7a0_0;  1 drivers
v0000022048d4c2a0_0 .net "ALUOP", 2 0, v0000022048cec5d0_0;  1 drivers
v0000022048d4b120_0 .net "ALURESULT", 7 0, v0000022048cec210_0;  1 drivers
v0000022048d4be40_0 .net "CLK", 0 0, v0000022048d50c90_0;  1 drivers
v0000022048d4cb60_0 .net "COMPOUT", 7 0, L_0000022048d51c30;  1 drivers
v0000022048d4b1c0_0 .net "COMPSELECT", 0 0, v0000022048ced250_0;  1 drivers
v0000022048d4b260_0 .net "IMMEDIATESELECT", 0 0, v0000022048ced2f0_0;  1 drivers
v0000022048d4b3a0_0 .net "INSTRUCTION", 31 0, v0000022048d510f0_0;  1 drivers
v0000022048d4b440_0 .net "MUX1", 7 0, v0000022048d4cc00_0;  1 drivers
v0000022048d4bc60_0 .net "PC", 31 0, v0000022048d4c700_0;  alias, 1 drivers
v0000022048d4bee0_0 .net "REGOUT1", 7 0, L_0000022048ce11c0;  1 drivers
v0000022048d4b4e0_0 .net "REGOUT2", 7 0, L_0000022048ce1230;  1 drivers
v0000022048d4b580_0 .net "RESET", 0 0, v0000022048d512d0_0;  1 drivers
v0000022048d50e70_0 .net "WRITEENABLE", 0 0, v0000022048cebe50_0;  1 drivers
E_0000022048cea1f0 .event anyedge, v0000022048ced2f0_0, v0000022048cec170_0, v0000022048d4b3a0_0;
L_0000022048d51f50 .part v0000022048d510f0_0, 24, 8;
L_0000022048d51370 .part v0000022048d510f0_0, 16, 3;
L_0000022048d51eb0 .part v0000022048d510f0_0, 8, 3;
L_0000022048d50650 .part v0000022048d510f0_0, 0, 3;
L_0000022048d514b0 .part v0000022048d510f0_0, 0, 8;
S_0000022048ccf140 .scope module, "Alu" "alu" 3 28, 4 21 0, S_0000022048ccefb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
v0000022048cec2b0_0 .net "DATA1", 7 0, L_0000022048ce11c0;  alias, 1 drivers
v0000022048ced070_0 .net "DATA2", 7 0, v0000022048d4c7a0_0;  alias, 1 drivers
v0000022048cec3f0_0 .net "RESULT", 7 0, v0000022048cec210_0;  alias, 1 drivers
v0000022048ceca30_0 .net "SELECT", 0 2, v0000022048cec5d0_0;  alias, 1 drivers
v0000022048ceba90_0 .net "add_result", 7 0, L_0000022048d51050;  1 drivers
v0000022048cec530_0 .net "and_result", 7 0, L_0000022048ce1460;  1 drivers
v0000022048ced390_0 .net "forward_result", 7 0, L_0000022048ce13f0;  1 drivers
v0000022048cebb30_0 .net "or_result", 7 0, L_0000022048dc8e70;  1 drivers
S_0000022048cc8570 .scope module, "alu_add" "ALU_ADD" 4 39, 4 72 0, S_0000022048ccf140;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v0000022048cebd10_0 .net "DATA1", 7 0, L_0000022048ce11c0;  alias, 1 drivers
v0000022048cec170_0 .net "DATA2", 7 0, v0000022048d4c7a0_0;  alias, 1 drivers
v0000022048cec850_0 .net "RESULT", 7 0, L_0000022048d51050;  alias, 1 drivers
L_0000022048d51050 .delay 8 (2,2,2) L_0000022048d51050/d;
L_0000022048d51050/d .arith/sum 8, L_0000022048ce11c0, v0000022048d4c7a0_0;
S_0000022048cc8700 .scope module, "alu_and" "ALU_AND" 4 40, 4 90 0, S_0000022048ccf140;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_0000022048ce1460/d .functor AND 8, L_0000022048ce11c0, v0000022048d4c7a0_0, C4<11111111>, C4<11111111>;
L_0000022048ce1460 .delay 8 (1,1,1) L_0000022048ce1460/d;
v0000022048cec490_0 .net "DATA1", 7 0, L_0000022048ce11c0;  alias, 1 drivers
v0000022048ced750_0 .net "DATA2", 7 0, v0000022048d4c7a0_0;  alias, 1 drivers
v0000022048cece90_0 .net "RESULT", 7 0, L_0000022048ce1460;  alias, 1 drivers
S_0000022048cc6210 .scope module, "alu_forward" "ALU_FORWARD" 4 38, 4 55 0, S_0000022048ccf140;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_0000022048ce13f0/d .functor BUFZ 8, v0000022048d4c7a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000022048ce13f0 .delay 8 (1,1,1) L_0000022048ce13f0/d;
v0000022048ced6b0_0 .net "DATA2", 7 0, v0000022048d4c7a0_0;  alias, 1 drivers
v0000022048cec350_0 .net "RESULT", 7 0, L_0000022048ce13f0;  alias, 1 drivers
S_0000022048cc63a0 .scope module, "alu_or" "ALU_OR" 4 41, 4 108 0, S_0000022048ccf140;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_0000022048dc8e70/d .functor OR 8, L_0000022048ce11c0, v0000022048d4c7a0_0, C4<00000000>, C4<00000000>;
L_0000022048dc8e70 .delay 8 (1,1,1) L_0000022048dc8e70/d;
v0000022048cecf30_0 .net "DATA1", 7 0, L_0000022048ce11c0;  alias, 1 drivers
v0000022048cec670_0 .net "DATA2", 7 0, v0000022048d4c7a0_0;  alias, 1 drivers
v0000022048ced7f0_0 .net "RESULT", 7 0, L_0000022048dc8e70;  alias, 1 drivers
S_0000022048cd0d00 .scope module, "mux" "MUX" 4 46, 4 127 0, S_0000022048ccf140;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "forward_result";
    .port_info 1 /INPUT 8 "add_result";
    .port_info 2 /INPUT 8 "and_result";
    .port_info 3 /INPUT 8 "or_result";
    .port_info 4 /OUTPUT 8 "RESULT";
    .port_info 5 /INPUT 3 "SELECT";
v0000022048cec210_0 .var "RESULT", 7 0;
v0000022048ced1b0_0 .net "SELECT", 2 0, v0000022048cec5d0_0;  alias, 1 drivers
v0000022048cec8f0_0 .net "add_result", 7 0, L_0000022048d51050;  alias, 1 drivers
v0000022048cecfd0_0 .net "and_result", 7 0, L_0000022048ce1460;  alias, 1 drivers
v0000022048ced930_0 .net "forward_result", 7 0, L_0000022048ce13f0;  alias, 1 drivers
v0000022048cebdb0_0 .net "or_result", 7 0, L_0000022048dc8e70;  alias, 1 drivers
E_0000022048cea0f0/0 .event anyedge, v0000022048ced1b0_0, v0000022048ced7f0_0, v0000022048cece90_0, v0000022048cec850_0;
E_0000022048cea0f0/1 .event anyedge, v0000022048cec350_0;
E_0000022048cea0f0 .event/or E_0000022048cea0f0/0, E_0000022048cea0f0/1;
S_0000022048cd0e90 .scope module, "Control_Unit" "control_unit" 3 21, 5 1 0, S_0000022048ccefb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 1 "WRITEENABLE";
    .port_info 2 /OUTPUT 1 "COMP_SELECT";
    .port_info 3 /OUTPUT 1 "IMMEDIATE_SELECT";
    .port_info 4 /OUTPUT 3 "ALUOP";
v0000022048cec5d0_0 .var "ALUOP", 2 0;
v0000022048ced250_0 .var "COMP_SELECT", 0 0;
v0000022048ced2f0_0 .var "IMMEDIATE_SELECT", 0 0;
v0000022048cebc70_0 .net "OPCODE", 7 0, L_0000022048d51f50;  1 drivers
v0000022048cebe50_0 .var "WRITEENABLE", 0 0;
E_0000022048cea270 .event anyedge, v0000022048cebc70_0;
S_0000022048cd9a30 .scope module, "Mux1" "mux" 3 25, 6 11 0, S_0000022048ccefb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v0000022048cebef0_0 .net "DATA1", 7 0, L_0000022048ce1230;  alias, 1 drivers
v0000022048d4b760_0 .net "DATA2", 7 0, L_0000022048d51c30;  alias, 1 drivers
v0000022048d4cc00_0 .var "OUTPUT", 7 0;
v0000022048d4c480_0 .net "SELECT", 0 0, v0000022048ced250_0;  alias, 1 drivers
E_0000022048cea2b0 .event anyedge, v0000022048d4cc00_0, v0000022048ced250_0, v0000022048d4b760_0, v0000022048cebef0_0;
E_0000022048ce9d30 .event anyedge, v0000022048ced250_0, v0000022048d4b760_0, v0000022048cebef0_0;
S_0000022048cd9bc0 .scope module, "Mux2" "mux" 3 26, 6 11 0, S_0000022048ccefb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v0000022048d4bda0_0 .net "DATA1", 7 0, v0000022048d4cc00_0;  alias, 1 drivers
v0000022048d4c5c0_0 .net "DATA2", 7 0, L_0000022048d514b0;  1 drivers
v0000022048d4c7a0_0 .var "OUTPUT", 7 0;
v0000022048d4c340_0 .net "SELECT", 0 0, v0000022048ced2f0_0;  alias, 1 drivers
E_0000022048cea370 .event anyedge, v0000022048cec170_0, v0000022048ced2f0_0, v0000022048d4c5c0_0, v0000022048d4cc00_0;
E_0000022048cea3b0 .event anyedge, v0000022048ced2f0_0, v0000022048d4c5c0_0, v0000022048d4cc00_0;
S_0000022048cc92b0 .scope module, "Pc" "pc" 3 20, 7 1 0, S_0000022048ccefb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RESET";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 32 "PC";
v0000022048d4c520_0 .net "CLK", 0 0, v0000022048d50c90_0;  alias, 1 drivers
v0000022048d4c700_0 .var "PC", 31 0;
v0000022048d4b8a0_0 .var "PC_NEXT", 31 0;
v0000022048d4ba80_0 .net "RESET", 0 0, v0000022048d512d0_0;  alias, 1 drivers
v0000022048d4b300_0 .net "adder_out", 31 0, L_0000022048d50510;  1 drivers
E_0000022048ce9e30 .event posedge, v0000022048d4c520_0;
E_0000022048ce9e70 .event anyedge, v0000022048d4c980_0;
S_0000022048cc9440 .scope module, "pc_adder" "pc_add" 7 9, 7 28 0, S_0000022048cc92b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "adder_out";
v0000022048d4c660_0 .net "PC", 31 0, v0000022048d4c700_0;  alias, 1 drivers
L_0000022048d80088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000022048d4b800_0 .net/2u *"_ivl_0", 31 0, L_0000022048d80088;  1 drivers
v0000022048d4c980_0 .net "adder_out", 31 0, L_0000022048d50510;  alias, 1 drivers
L_0000022048d50510 .delay 32 (1,1,1) L_0000022048d50510/d;
L_0000022048d50510/d .arith/sum 32, v0000022048d4c700_0, L_0000022048d80088;
S_0000022048c82d60 .scope module, "Reg_File" "reg_file" 3 22, 8 20 0, S_0000022048ccefb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_0000022048ce11c0/d .functor BUFZ 8, L_0000022048d51cd0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000022048ce11c0 .delay 8 (2,2,2) L_0000022048ce11c0/d;
L_0000022048ce1230/d .functor BUFZ 8, L_0000022048d51410, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000022048ce1230 .delay 8 (2,2,2) L_0000022048ce1230/d;
v0000022048d4c3e0_0 .net "CLK", 0 0, v0000022048d50c90_0;  alias, 1 drivers
v0000022048d4b620_0 .net "IN", 7 0, v0000022048cec210_0;  alias, 1 drivers
v0000022048d4c840_0 .net "INADDRESS", 2 0, L_0000022048d51370;  1 drivers
v0000022048d4cde0_0 .net "OUT1", 7 0, L_0000022048ce11c0;  alias, 1 drivers
v0000022048d4c8e0_0 .net "OUT1ADDRESS", 2 0, L_0000022048d51eb0;  1 drivers
v0000022048d4bf80_0 .net "OUT2", 7 0, L_0000022048ce1230;  alias, 1 drivers
v0000022048d4ca20_0 .net "OUT2ADDRESS", 2 0, L_0000022048d50650;  1 drivers
v0000022048d4b9e0_0 .net "RESET", 0 0, v0000022048d512d0_0;  alias, 1 drivers
v0000022048d4c160_0 .net "WRITE", 0 0, v0000022048cebe50_0;  alias, 1 drivers
v0000022048d4ce80_0 .net *"_ivl_0", 7 0, L_0000022048d51cd0;  1 drivers
v0000022048d4cf20_0 .net *"_ivl_10", 4 0, L_0000022048d50d30;  1 drivers
L_0000022048d80118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022048d4c200_0 .net *"_ivl_13", 1 0, L_0000022048d80118;  1 drivers
v0000022048d4c0c0_0 .net *"_ivl_2", 4 0, L_0000022048d519b0;  1 drivers
L_0000022048d800d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022048d4b6c0_0 .net *"_ivl_5", 1 0, L_0000022048d800d0;  1 drivers
v0000022048d4b080_0 .net *"_ivl_8", 7 0, L_0000022048d51410;  1 drivers
v0000022048d4cca0 .array "registers", 0 7, 7 0;
v0000022048d4cca0_7 .array/port v0000022048d4cca0, 7;
v0000022048d4cca0_6 .array/port v0000022048d4cca0, 6;
v0000022048d4cca0_5 .array/port v0000022048d4cca0, 5;
v0000022048d4cca0_4 .array/port v0000022048d4cca0, 4;
E_0000022048cea3f0/0 .event anyedge, v0000022048d4cca0_7, v0000022048d4cca0_6, v0000022048d4cca0_5, v0000022048d4cca0_4;
v0000022048d4cca0_3 .array/port v0000022048d4cca0, 3;
v0000022048d4cca0_2 .array/port v0000022048d4cca0, 2;
v0000022048d4cca0_1 .array/port v0000022048d4cca0, 1;
v0000022048d4cca0_0 .array/port v0000022048d4cca0, 0;
E_0000022048cea3f0/1 .event anyedge, v0000022048d4cca0_3, v0000022048d4cca0_2, v0000022048d4cca0_1, v0000022048d4cca0_0;
E_0000022048cea3f0/2 .event anyedge, v0000022048d4ba80_0, v0000022048d4c520_0, v0000022048cebe50_0, v0000022048d4ca20_0;
E_0000022048cea3f0/3 .event anyedge, v0000022048d4c8e0_0, v0000022048d4c840_0, v0000022048cebef0_0, v0000022048cebd10_0;
E_0000022048cea3f0/4 .event anyedge, v0000022048cec210_0;
E_0000022048cea3f0 .event/or E_0000022048cea3f0/0, E_0000022048cea3f0/1, E_0000022048cea3f0/2, E_0000022048cea3f0/3, E_0000022048cea3f0/4;
L_0000022048d51cd0 .array/port v0000022048d4cca0, L_0000022048d519b0;
L_0000022048d519b0 .concat [ 3 2 0 0], L_0000022048d51eb0, L_0000022048d800d0;
L_0000022048d51410 .array/port v0000022048d4cca0, L_0000022048d50d30;
L_0000022048d50d30 .concat [ 3 2 0 0], L_0000022048d50650, L_0000022048d80118;
S_0000022048c82ef0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 61, 8 61 0, S_0000022048c82d60;
 .timescale 0 0;
v0000022048d4cd40_0 .var/i "i", 31 0;
S_0000022048cbad20 .scope module, "Two_Comp" "two_comp" 3 23, 6 1 0, S_0000022048ccefb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /OUTPUT 8 "OUT";
L_0000022048ce1310 .functor NOT 8, L_0000022048ce1230, C4<00000000>, C4<00000000>, C4<00000000>;
v0000022048d4bd00_0 .net "DATA", 7 0, L_0000022048ce1230;  alias, 1 drivers
v0000022048d4b940_0 .net "OUT", 7 0, L_0000022048d51c30;  alias, 1 drivers
v0000022048d4c020_0 .net *"_ivl_0", 7 0, L_0000022048ce1310;  1 drivers
L_0000022048d80160 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000022048d4bbc0_0 .net/2u *"_ivl_2", 7 0, L_0000022048d80160;  1 drivers
L_0000022048d51c30 .delay 8 (1,1,1) L_0000022048d51c30/d;
L_0000022048d51c30/d .arith/sum 8, L_0000022048ce1310, L_0000022048d80160;
    .scope S_0000022048cc92b0;
T_0 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022048d4c700_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0000022048cc92b0;
T_1 ;
    %wait E_0000022048ce9e70;
    %load/vec4 v0000022048d4b300_0;
    %store/vec4 v0000022048d4b8a0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000022048cc92b0;
T_2 ;
    %wait E_0000022048ce9e30;
    %load/vec4 v0000022048d4ba80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %delay 1, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000022048d4c700_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %delay 1, 0;
    %load/vec4 v0000022048d4b8a0_0;
    %store/vec4 v0000022048d4c700_0, 0, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000022048cd0e90;
T_3 ;
    %wait E_0000022048cea270;
    %delay 1, 0;
    %load/vec4 v0000022048cebc70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022048cebe50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022048ced250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022048ced2f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000022048cec5d0_0, 0, 3;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022048cebe50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022048ced250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022048ced2f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000022048cec5d0_0, 0, 3;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022048cebe50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022048ced250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022048ced2f0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000022048cec5d0_0, 0, 3;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022048cebe50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022048ced250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022048ced2f0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000022048cec5d0_0, 0, 3;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022048cebe50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022048ced250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022048ced2f0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000022048cec5d0_0, 0, 3;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022048cebe50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022048ced250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022048ced2f0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000022048cec5d0_0, 0, 3;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000022048c82d60;
T_4 ;
    %wait E_0000022048ce9e30;
    %load/vec4 v0000022048d4c160_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000022048d4b9e0_0;
    %inv;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %delay 1, 0;
    %load/vec4 v0000022048d4b620_0;
    %load/vec4 v0000022048d4c840_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0000022048d4cca0, 4, 0;
T_4.0 ;
    %load/vec4 v0000022048d4b9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.3, 8;
    %delay 1, 0;
    %fork t_1, S_0000022048c82ef0;
    %jmp t_0;
    .scope S_0000022048c82ef0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022048d4cd40_0, 0, 32;
T_4.5 ;
    %load/vec4 v0000022048d4cd40_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.6, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000022048d4cd40_0;
    %store/vec4a v0000022048d4cca0, 4, 0;
    %load/vec4 v0000022048d4cd40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022048d4cd40_0, 0, 32;
    %jmp T_4.5;
T_4.6 ;
    %end;
    .scope S_0000022048c82d60;
t_0 %join;
T_4.3 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000022048c82d60;
T_5 ;
    %wait E_0000022048cea3f0;
    %vpi_call 8 70 "$display", $time, " %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d", v0000022048d4b620_0, v0000022048d4cde0_0, v0000022048d4bf80_0, v0000022048d4c840_0, v0000022048d4c8e0_0, v0000022048d4ca20_0, v0000022048d4c160_0, v0000022048d4c3e0_0, v0000022048d4b9e0_0, &A<v0000022048d4cca0, 0>, &A<v0000022048d4cca0, 1>, &A<v0000022048d4cca0, 2>, &A<v0000022048d4cca0, 3>, &A<v0000022048d4cca0, 4>, &A<v0000022048d4cca0, 5>, &A<v0000022048d4cca0, 6>, &A<v0000022048d4cca0, 7> {0 0 0};
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000022048cd9a30;
T_6 ;
    %wait E_0000022048ce9d30;
    %load/vec4 v0000022048d4c480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000022048d4b760_0;
    %store/vec4 v0000022048d4cc00_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000022048cebef0_0;
    %store/vec4 v0000022048d4cc00_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000022048cd9a30;
T_7 ;
    %wait E_0000022048cea2b0;
    %vpi_call 6 27 "$display", $time, " >> %d %d %d %d", v0000022048cebef0_0, v0000022048d4b760_0, v0000022048d4c480_0, v0000022048d4cc00_0 {0 0 0};
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000022048cd9bc0;
T_8 ;
    %wait E_0000022048cea3b0;
    %load/vec4 v0000022048d4c340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000022048d4c5c0_0;
    %store/vec4 v0000022048d4c7a0_0, 0, 8;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000022048d4bda0_0;
    %store/vec4 v0000022048d4c7a0_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000022048cd9bc0;
T_9 ;
    %wait E_0000022048cea370;
    %vpi_call 6 27 "$display", $time, " >> %d %d %d %d", v0000022048d4bda0_0, v0000022048d4c5c0_0, v0000022048d4c340_0, v0000022048d4c7a0_0 {0 0 0};
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000022048cd0d00;
T_10 ;
    %wait E_0000022048cea0f0;
    %load/vec4 v0000022048ced1b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000022048cec210_0, 0, 8;
    %jmp T_10.5;
T_10.0 ;
    %load/vec4 v0000022048ced930_0;
    %store/vec4 v0000022048cec210_0, 0, 8;
    %jmp T_10.5;
T_10.1 ;
    %load/vec4 v0000022048cec8f0_0;
    %store/vec4 v0000022048cec210_0, 0, 8;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v0000022048cecfd0_0;
    %store/vec4 v0000022048cec210_0, 0, 8;
    %jmp T_10.5;
T_10.3 ;
    %load/vec4 v0000022048cebdb0_0;
    %store/vec4 v0000022048cec210_0, 0, 8;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000022048ccefb0;
T_11 ;
    %wait E_0000022048cea1f0;
    %vpi_call 3 31 "$display", $time, " %d %d %d", &PV<v0000022048d4b3a0_0, 0, 8>, v0000022048d4cac0_0, v0000022048d4b260_0 {0 0 0};
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000022048cb4e50;
T_12 ;
    %wait E_0000022048ce9730;
    %delay 2, 0;
    %load/vec4 v0000022048d505b0_0;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000022048d50a10, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000022048d510f0_0, 4, 8;
    %load/vec4 v0000022048d505b0_0;
    %subi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000022048d50a10, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000022048d510f0_0, 4, 8;
    %load/vec4 v0000022048d505b0_0;
    %subi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000022048d50a10, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000022048d510f0_0, 4, 8;
    %load/vec4 v0000022048d505b0_0;
    %subi 4, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000022048d50a10, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000022048d510f0_0, 4, 8;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000022048cb4e50;
T_13 ;
    %vpi_call 2 47 "$readmemb", "instr_mem.mem", v0000022048d50a10 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0000022048cb4e50;
T_14 ;
    %vpi_call 2 61 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 62 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000022048cb4e50 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022048d50c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022048d512d0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 71 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0000022048cb4e50;
T_15 ;
    %delay 4, 0;
    %load/vec4 v0000022048d50c90_0;
    %inv;
    %store/vec4 v0000022048d50c90_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0000022048cb4e50;
T_16 ;
    %vpi_call 2 80 "$monitor", $time, " %b %b %b %b", v0000022048d505b0_0, v0000022048d510f0_0, v0000022048d50c90_0, v0000022048d512d0_0 {0 0 0};
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022048d512d0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022048d512d0_0, 0, 1;
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./alu.v";
    "./control_unit.v";
    "./modules.v";
    "./pc.v";
    "./reg_file.v";
