
---------- Begin Simulation Statistics ----------
final_tick                               1940776636000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 104764                       # Simulator instruction rate (inst/s)
host_mem_usage                                4564440                       # Number of bytes of host memory used
host_op_rate                                   198311                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 19567.85                       # Real time elapsed on the host
host_tick_rate                               37297200                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000007                       # Number of instructions simulated
sim_ops                                    3880515037                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.729826                       # Number of seconds simulated
sim_ticks                                729826087250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       358387                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        716763                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect        13043                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     81906085                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    619274588                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     90237840                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    391372633                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses    301134793                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     721778789                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      32520138                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted     63278927                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      1500046726                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes     1020771811                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     81906094                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        229908759                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    118172359                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls           48                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts   2266713937                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000004                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1892299055                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   1096821400                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.725257                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.667954                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    611316256     55.74%     55.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    143645789     13.10%     68.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     59637156      5.44%     74.27% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     70749341      6.45%     80.72% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     37359071      3.41%     84.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     25785681      2.35%     86.48% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     17702859      1.61%     88.09% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     12452888      1.14%     89.23% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    118172359     10.77%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   1096821400                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts             5665                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      9729214                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1885841317                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           241042934                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      6152409      0.33%      0.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu   1543783870     81.58%     81.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       177059      0.01%     81.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      4800256      0.25%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd          245      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu          536      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt          994      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc         2591      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt           10      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            1      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            1      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    241042382     12.74%     94.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     96338140      5.09%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead          552      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            9      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1892299055                       # Class of committed instruction
system.switch_cpus_1.commit.refs            337381083                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000004                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1892299055                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.459652                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.459652                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    327313523                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   5408057668                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      305920535                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       675495718                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     82031139                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     67490302                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         389520919                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses             1336778                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         134310995                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              456678                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         721778789                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       331752853                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           981083123                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes     19761144                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           71                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           3151439276                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles           49                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          130                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles     164062278                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.494487                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    395136711                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    122757978                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.159034                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   1458251223                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     4.106994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.670442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      567925808     38.95%     38.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       29109868      2.00%     40.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       47449626      3.25%     44.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       34574262      2.37%     46.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       38694522      2.65%     49.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       57072612      3.91%     53.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       60552376      4.15%     57.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       25135201      1.72%     59.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      597736948     40.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   1458251223                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads           13969                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes           6480                       # number of floating regfile writes
system.switch_cpus_1.idleCycles               1400951                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts    114985862                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      336305659                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.201526                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          523836492                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        134310805                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     279595099                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    521545466                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           97                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      1334487                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    216716880                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   4158993458                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    389525687                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts    209058484                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   3213462464                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        26183                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       464805                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     82031139                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       499500                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked         2027                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     15325939                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       955913                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation       196436                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        61009                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads    280502532                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores    120378731                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents       196436                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect    110116253                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      4869609                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      3342982271                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          3139663844                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.708210                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      2367531895                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.150967                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           3168710823                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     3733040244                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    2662722964                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.685095                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.685095                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass     50843863      1.49%      1.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu   2782480413     81.30%     82.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       637164      0.02%     82.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      5010650      0.15%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd          259      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu          604      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt         1766      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc         3425      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt           25      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            1      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            1      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    431709049     12.61%     95.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    151831470      4.44%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead         1581      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite          677      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   3422520948                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses          9623                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads        19168                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses         8743                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes        14443                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt         113343252                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.033117                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu     104069417     91.82%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu           15      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            1      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            3      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     91.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      7219082      6.37%     98.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite      2054569      1.81%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite          165      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   3485010714                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   8473400306                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   3139655101                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   6425843013                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       4158993261                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      3422520948                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded          197                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined   2266694403                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     56783103                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved          149                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined   2996432424                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   1458251223                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.347004                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.721082                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    698684846     47.91%     47.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     91453979      6.27%     54.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     83136194      5.70%     59.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     75068754      5.15%     65.03% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     99040502      6.79%     71.82% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5    116001637      7.95%     79.78% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6    153428224     10.52%     90.30% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     88647914      6.08%     96.38% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     52789173      3.62%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   1458251223                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.344751                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         331752878                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  71                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     20483992                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     15263793                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    521545466                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    216716880                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads    1398210135                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes           72                       # number of misc regfile writes
system.switch_cpus_1.numCycles             1459652174                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     327271682                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2277656991                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      1539967                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      358683920                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents      1088201                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      2590883                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups  11466266107                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   4992874367                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   5796215016                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       678773202                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents       647437                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     82031139                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     11490332                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps     3518558020                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups        15552                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   6489486561                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles          943                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts           49                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        57763217                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts           49                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         5137662007                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        8688440144                       # The number of ROB writes
system.switch_cpus_1.timesIdled                201376                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3276935                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          645                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6150407                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            645                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1194113                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops         2120                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      2134552                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops           2120                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             340950                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       271260                       # Transaction distribution
system.membus.trans_dist::CleanEvict            87115                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17426                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17426                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        340950                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      1075139                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      1075139                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1075139                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     40296704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     40296704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                40296704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            358388                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  358388    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              358388                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1881328000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1966391000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1940776636000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1940776636000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1940776636000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1940776636000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1940776636000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1940776636000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1940776636000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2288058                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1273708                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1017910                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          871162                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          403463                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         403463                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           585414                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          585414                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2288058                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3053730                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6373612                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9427342                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    130292480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    182046336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              312338816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          289308                       # Total snoops (count)
system.tol2bus.snoopTraffic                  18226944                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3566243                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000181                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013468                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3565596     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    647      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3566243                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5082025500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2985765615                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1527071586                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1940776636000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst      1015490                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       917541                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1933031                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst      1015490                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       917541                       # number of overall hits
system.l2.overall_hits::total                 1933031                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst         2420                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       938021                       # number of demand (read+write) misses
system.l2.demand_misses::total                 940441                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst         2420                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       938021                       # number of overall misses
system.l2.overall_misses::total                940441                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst    135558500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  54822116500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      54957675000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst    135558500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  54822116500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     54957675000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst      1017910                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1855562                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2873472                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst      1017910                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1855562                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2873472                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.002377                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.505519                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.327284                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.002377                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.505519                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.327284                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 56015.909091                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 58444.444741                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 58438.195485                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 56015.909091                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 58444.444741                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 58438.195485                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              284795                       # number of writebacks
system.l2.writebacks::total                    284795                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst         2420                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       938021                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            940441                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst         2420                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       938021                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           940441                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst    111358500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  45441906500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  45553265000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst    111358500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  45441906500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  45553265000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.002377                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.505519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.327284                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.002377                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.505519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.327284                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 46015.909091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 48444.444741                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48438.195485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 46015.909091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 48444.444741                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48438.195485                       # average overall mshr miss latency
system.l2.replacements                         287188                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       988912                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           988912                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       988912                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       988912                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1017910                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1017910                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1017910                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1017910                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       653286                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        653286                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data       149826                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               149826                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data       253637                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             253637                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data       403463                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           403463                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.628650                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.628650                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data       253637                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        253637                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data   4185414000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   4185414000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.628650                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.628650                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16501.590856                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16501.590856                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       554324                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                554324                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data        31090                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               31090                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   2131939000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2131939000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       585414                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            585414                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.053108                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.053108                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 68573.142490                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 68573.142490                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        31090                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          31090                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   1821039000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1821039000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.053108                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.053108                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 58573.142490                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 58573.142490                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst      1015490                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       363217                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1378707                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst         2420                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data       906931                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           909351                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst    135558500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  52690177500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  52825736000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst      1017910                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      1270148                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2288058                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.002377                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.714036                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.397434                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 56015.909091                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 58097.228455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 58091.689568                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         2420                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data       906931                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       909351                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    111358500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  43620867500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  43732226000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.002377                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.714036                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.397434                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 46015.909091                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 48097.228455                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 48091.689568                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1940776636000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3902.637468                       # Cycle average of tags in use
system.l2.tags.total_refs                     4329741                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2010760                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.153286                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3902.637468                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.952792                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.952792                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3932                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          420                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3139                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          285                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.959961                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51210062                       # Number of tag accesses
system.l2.tags.data_accesses                 51210062                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1940776636000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst         1564                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data       580501                       # number of demand (read+write) hits
system.l3.demand_hits::total                   582065                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst         1564                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data       580501                       # number of overall hits
system.l3.overall_hits::total                  582065                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          856                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       357520                       # number of demand (read+write) misses
system.l3.demand_misses::total                 358376                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          856                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       357520                       # number of overall misses
system.l3.overall_misses::total                358376                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     77172500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  32535377000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      32612549500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     77172500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  32535377000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     32612549500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst         2420                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data       938021                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               940441                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst         2420                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data       938021                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              940441                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.353719                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.381143                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.381072                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.353719                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.381143                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.381072                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 90154.789720                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 91002.956478                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 91000.930587                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 90154.789720                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 91002.956478                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 91000.930587                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              271260                       # number of writebacks
system.l3.writebacks::total                    271260                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          856                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       357520                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            358376                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          856                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       357520                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           358376                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     68612500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  28960177000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  29028789500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     68612500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  28960177000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  29028789500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.353719                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.381143                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.381072                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.353719                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.381143                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.381072                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 80154.789720                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 81002.956478                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 81000.930587                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 80154.789720                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 81002.956478                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 81000.930587                       # average overall mshr miss latency
system.l3.replacements                         360098                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       284795                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           284795                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       284795                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       284795                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          396                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           396                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data       253625                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total               253625                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data           12                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                 12                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data       253637                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total           253637                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000047                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.000047                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data           12                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total            12                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data       230000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total       230000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000047                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.000047                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 19166.666667                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 19166.666667                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data        13664                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 13664                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data        17426                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               17426                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data   1463470500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    1463470500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data        31090                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             31090                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.560502                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.560502                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 83982.009641                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 83982.009641                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data        17426                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          17426                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   1289210500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   1289210500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.560502                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.560502                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 73982.009641                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 73982.009641                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst         1564                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data       566837                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total             568401                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          856                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data       340094                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total           340950                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     77172500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data  31071906500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total  31149079000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst         2420                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data       906931                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total         909351                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.353719                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.374994                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.374938                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 90154.789720                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 91362.701194                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 91359.668573                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          856                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data       340094                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total       340950                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     68612500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  27670966500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total  27739579000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.353719                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.374994                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.374938                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 80154.789720                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 81362.701194                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 81359.668573                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1940776636000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     2900422                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    392866                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      7.382726                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     230.210111                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst         2.792517                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data       924.936635                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst     0.238698                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  1193.205135                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst   128.323646                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 30288.293259                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.007025                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000085                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.028227                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.000007                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.036414                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.003916                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.924325                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          342                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         5983                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        26403                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  34512930                       # Number of tag accesses
system.l3.tags.data_accesses                 34512930                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1940776636000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp            909351                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       556055                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          744517                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq          253637                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp         253637                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            31090                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           31090                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq        909351                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3328630                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     78415104                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          360098                       # Total snoops (count)
system.tol3bus.snoopTraffic                  17360640                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1554176                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.001364                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.036908                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1552056     99.86%     99.86% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   2120      0.14%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1554176                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1352071000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1537480000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1940776636000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        54784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     22881280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           22936064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        54784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         54784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17360640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17360640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          856                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       357520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              358376                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       271260                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             271260                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        75064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     31351688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              31426753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        75064                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            75064                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       23787366                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23787366                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       23787366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        75064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     31351688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             55214118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    271260.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       856.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    357484.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002047926500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15380                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15380                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1165386                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             256127                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      358376                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     271260                       # Number of write requests accepted
system.mem_ctrls.readBursts                    358376                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   271260                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     36                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             22331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             22602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             22409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             22231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             22655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             22667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             22077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             22203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             22120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             22613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            22346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            22435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            22195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            22533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            22219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            22704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17171                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7508696250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1791700000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14227571250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20954.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39704.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    13471                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1009                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  3.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.37                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                358376                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               271260                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  306754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   51449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  15391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  15396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  15401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  15438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       615097                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     65.506624                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    65.021702                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    11.040053                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       601345     97.76%     97.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13604      2.21%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           93      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           20      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           22      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       615097                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15380                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.298960                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.052201                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.476425                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-13             1      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15            11      0.07%      0.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17           285      1.85%      1.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19          1425      9.27%     11.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21          3310     21.52%     32.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23          3859     25.09%     57.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25          2946     19.15%     76.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27          1793     11.66%     88.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29           941      6.12%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31           459      2.98%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33           183      1.19%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35           102      0.66%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-37            40      0.26%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38-39            11      0.07%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-41            10      0.07%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::42-43             4      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15380                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15380                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.636086                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.609796                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.947417                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3550     23.08%     23.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               53      0.34%     23.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10237     66.56%     89.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1524      9.91%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               16      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15380                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               22933760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17359552                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                22936064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17360640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        31.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        23.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     31.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  729844083000                       # Total gap between requests
system.mem_ctrls.avgGap                    1159152.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        54784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     22878976                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     17359552                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 75064.458447117533                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 31348531.382604397833                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 23785874.886181659997                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          856                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       357520                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       271260                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     33338750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  14194232500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 17272561802000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     38947.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     39701.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  63675299.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     2.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2196135480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1167258510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1279238100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          707226480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     57611436480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     181768540320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     127184973120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       371914808490                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        509.593744                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 328758084250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  24370320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 376697683000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2195699940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1167034605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1279309500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          708661980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     57611436480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     181359935250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     127529061600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       371851139355                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        509.506506                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 329646523250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  24370320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 375809244000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1940776636000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1352580156                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     67386350                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    330568815                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1750535321                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1352580156                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     67386350                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    330568815                       # number of overall hits
system.cpu.icache.overall_hits::total      1750535321                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       285059                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        13320                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst      1184037                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1482416                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       285059                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        13320                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst      1184037                       # number of overall misses
system.cpu.icache.overall_misses::total       1482416                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    173856000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst  14304793499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  14478649499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    173856000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst  14304793499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  14478649499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1352865215                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     67399670                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    331752852                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1752017737                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1352865215                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     67399670                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    331752852                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1752017737                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000211                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000198                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.003569                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000846                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000211                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000198                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.003569                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000846                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13052.252252                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 12081.373723                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  9766.927434                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13052.252252                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 12081.373723                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  9766.927434                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          805                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                32                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    25.156250                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1315777                       # number of writebacks
system.cpu.icache.writebacks::total           1315777                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst       166127                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       166127                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst       166127                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       166127                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        13320                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst      1017910                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1031230                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        13320                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst      1017910                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1031230                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    160536000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst  12343822000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  12504358000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    160536000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst  12343822000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  12504358000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000198                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.003068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000589                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000198                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.003068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000589                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12052.252252                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12126.633985                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12125.673225                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12052.252252                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12126.633985                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12125.673225                       # average overall mshr miss latency
system.cpu.icache.replacements                1315777                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1352580156                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     67386350                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    330568815                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1750535321                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       285059                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        13320                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst      1184037                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1482416                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    173856000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst  14304793499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  14478649499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1352865215                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     67399670                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    331752852                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1752017737                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000211                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000198                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.003569                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13052.252252                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 12081.373723                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  9766.927434                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst       166127                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       166127                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        13320                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst      1017910                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1031230                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    160536000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst  12343822000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  12504358000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000198                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.003068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000589                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12052.252252                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12126.633985                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12125.673225                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1940776636000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.553998                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1751851610                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1316289                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1330.901960                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   357.011642                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     3.083780                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst   151.458576                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.697288                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.006023                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.295818                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999129                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          343                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        7009387237                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       7009387237                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1940776636000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1940776636000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1940776636000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1940776636000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1940776636000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1940776636000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1940776636000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    373039426                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     16423151                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    466966684                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        856429261                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    373039426                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     16423151                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    466966684                       # number of overall hits
system.cpu.dcache.overall_hits::total       856429261                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10030093                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        95726                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      2876072                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13001891                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10030093                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        95726                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      2876072                       # number of overall misses
system.cpu.dcache.overall_misses::total      13001891                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   3410101000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  91982083989                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  95392184989                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   3410101000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  91982083989                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  95392184989                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    383069519                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     16518877                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    469842756                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    869431152                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    383069519                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     16518877                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    469842756                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    869431152                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.026183                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005795                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.006121                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014954                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.026183                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005795                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.006121                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014954                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 35623.560997                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 31981.843288                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  7336.793163                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 35623.560997                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 31981.843288                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  7336.793163                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        41398                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1185                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3370                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.284273                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          237                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     10160107                       # number of writebacks
system.cpu.dcache.writebacks::total          10160107                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       625004                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       625004                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       625004                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       625004                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        95726                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      2251068                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2346794                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        95726                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      2251068                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2346794                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   3314375000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  75511772989                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  78826147989                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   3314375000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  75511772989                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  78826147989                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005795                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.004791                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002699                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005795                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.004791                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002699                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 34623.560997                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 33544.865366                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33588.865486                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 34623.560997                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 33544.865366                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33588.865486                       # average overall mshr miss latency
system.cpu.dcache.replacements               11650705                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    226395386                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11964001                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    371617412                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       609976799                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       905512                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        48838                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      1887195                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2841545                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   2512477500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  73936727000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  76449204500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    227300898                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12012839                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    373504607                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    612818344                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003984                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.004065                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.005053                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004637                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 51445.134936                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 39178.106661                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26904.097771                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       616349                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       616349                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        48838                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      1270846                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1319684                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   2463639500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  58464578500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  60928218000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.004065                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.003402                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002153                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 50445.134936                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 46004.455693                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46168.793438                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    146644040                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      4459150                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     95349272                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      246452462                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      9124581                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        46888                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       988877                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10160346                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    897623500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  18045356989                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18942980489                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    155768621                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      4506038                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     96338149                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    256612808                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.058578                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.010406                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.010265                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.039594                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 19143.992066                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 18248.333199                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  1864.403091                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         8655                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8655                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        46888                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       980222                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1027110                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    850735500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  17047194489                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17897929989                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.010406                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.010175                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 18143.992066                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 17391.156788                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17425.524032                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1940776636000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.996953                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           868815752                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          11651217                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             74.568670                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   300.566147                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    21.941764                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   189.489043                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.587043                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.042855                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.370096                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          255                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3489375825                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3489375825                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1940776636000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1123541832500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 817234803500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
