/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 192 176)
	(text "seven_seg_6" (rect 5 0 88 17)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 141 29 156)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "in0[3..0]" (rect 0 0 54 17)(font "Intel Clear" (font_size 8)))
		(text "in0[3..0]" (rect 21 27 75 44)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "in1[3..0]" (rect 0 0 54 17)(font "Intel Clear" (font_size 8)))
		(text "in1[3..0]" (rect 21 43 75 60)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "in2[3..0]" (rect 0 0 54 17)(font "Intel Clear" (font_size 8)))
		(text "in2[3..0]" (rect 21 59 75 76)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "in3[3..0]" (rect 0 0 54 17)(font "Intel Clear" (font_size 8)))
		(text "in3[3..0]" (rect 21 75 75 92)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "in4[3..0]" (rect 0 0 54 17)(font "Intel Clear" (font_size 8)))
		(text "in4[3..0]" (rect 21 91 75 108)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "in5[3..0]" (rect 0 0 54 17)(font "Intel Clear" (font_size 8)))
		(text "in5[3..0]" (rect 21 107 75 124)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 176 32)
		(output)
		(text "segs0[6..0]" (rect 0 0 70 17)(font "Intel Clear" (font_size 8)))
		(text "segs0[6..0]" (rect 85 27 155 44)(font "Intel Clear" (font_size 8)))
		(line (pt 176 32)(pt 160 32)(line_width 3))
	)
	(port
		(pt 176 48)
		(output)
		(text "segs1[6..0]" (rect 0 0 70 17)(font "Intel Clear" (font_size 8)))
		(text "segs1[6..0]" (rect 85 43 155 60)(font "Intel Clear" (font_size 8)))
		(line (pt 176 48)(pt 160 48)(line_width 3))
	)
	(port
		(pt 176 64)
		(output)
		(text "segs2[6..0]" (rect 0 0 70 17)(font "Intel Clear" (font_size 8)))
		(text "segs2[6..0]" (rect 85 59 155 76)(font "Intel Clear" (font_size 8)))
		(line (pt 176 64)(pt 160 64)(line_width 3))
	)
	(port
		(pt 176 80)
		(output)
		(text "segs3[6..0]" (rect 0 0 70 17)(font "Intel Clear" (font_size 8)))
		(text "segs3[6..0]" (rect 85 75 155 92)(font "Intel Clear" (font_size 8)))
		(line (pt 176 80)(pt 160 80)(line_width 3))
	)
	(port
		(pt 176 96)
		(output)
		(text "segs4[6..0]" (rect 0 0 70 17)(font "Intel Clear" (font_size 8)))
		(text "segs4[6..0]" (rect 85 91 155 108)(font "Intel Clear" (font_size 8)))
		(line (pt 176 96)(pt 160 96)(line_width 3))
	)
	(port
		(pt 176 112)
		(output)
		(text "segs5[6..0]" (rect 0 0 70 17)(font "Intel Clear" (font_size 8)))
		(text "segs5[6..0]" (rect 85 107 155 124)(font "Intel Clear" (font_size 8)))
		(line (pt 176 112)(pt 160 112)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 160 144))
	)
)
