Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: stopwatch.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "stopwatch.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "stopwatch"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : stopwatch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "seven_LEDS.v" in library work
Compiling verilog file "pause.v" in library work
Module <led> compiled
Compiling verilog file "mod6.vf" in library work
Module <pause> compiled
Module <counter163_MUSER_mod6> compiled
Compiling verilog file "mod10.vf" in library work
Module <mod6> compiled
Module <counter163_MUSER_mod10> compiled
Compiling verilog file "divider.v" in library work
Module <mod10> compiled
Compiling verilog file "decoder.v" in library work
Module <divider> compiled
Compiling verilog file "an_gen.v" in library work
Module <decoder> compiled
Compiling verilog file "stopwatch.vf" in library work
Module <an_gen> compiled
Module <stopwatch> compiled
No errors in compilation
Analysis of file <"stopwatch.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <stopwatch> in library <work>.

Analyzing hierarchy for module <decoder> in library <work>.

Analyzing hierarchy for module <an_gen> in library <work>.

Analyzing hierarchy for module <divider> in library <work>.

Analyzing hierarchy for module <led> in library <work>.

Analyzing hierarchy for module <pause> in library <work>.

Analyzing hierarchy for module <mod6> in library <work>.

Analyzing hierarchy for module <mod10> in library <work>.

Analyzing hierarchy for module <counter163_MUSER_mod6> in library <work>.

Analyzing hierarchy for module <counter163_MUSER_mod10> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <stopwatch>.
Module <stopwatch> is correct for synthesis.
 
Analyzing module <decoder> in library <work>.
WARNING:Xst:905 - "decoder.v" line 29: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <IN2>, <IN3>
Module <decoder> is correct for synthesis.
 
Analyzing module <an_gen> in library <work>.
Module <an_gen> is correct for synthesis.
 
Analyzing module <divider> in library <work>.
Module <divider> is correct for synthesis.
 
Analyzing module <led> in library <work>.
Module <led> is correct for synthesis.
 
Analyzing module <pause> in library <work>.
Module <pause> is correct for synthesis.
 
Analyzing module <mod6> in library <work>.
Module <mod6> is correct for synthesis.
 
Analyzing module <counter163_MUSER_mod6> in library <work>.
Module <counter163_MUSER_mod6> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_1> in unit <counter163_MUSER_mod6>.
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <counter163_MUSER_mod6>.
    Set user-defined property "INIT =  0" for instance <XLXI_3> in unit <counter163_MUSER_mod6>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <counter163_MUSER_mod6>.
Analyzing module <mod10> in library <work>.
Module <mod10> is correct for synthesis.
 
Analyzing module <counter163_MUSER_mod10> in library <work>.
Module <counter163_MUSER_mod10> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_1> in unit <counter163_MUSER_mod10>.
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <counter163_MUSER_mod10>.
    Set user-defined property "INIT =  0" for instance <XLXI_3> in unit <counter163_MUSER_mod10>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <counter163_MUSER_mod10>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <decoder>.
    Related source file is "decoder.v".
WARNING:Xst:737 - Found 4-bit latch for signal <OUTseg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <decoder> synthesized.


Synthesizing Unit <an_gen>.
    Related source file is "an_gen.v".
    Found 4-bit register for signal <an>.
    Found 17-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <an_gen> synthesized.


Synthesizing Unit <divider>.
    Related source file is "divider.v".
    Found 1-bit register for signal <CLK>.
    Found 23-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <divider> synthesized.


Synthesizing Unit <led>.
    Related source file is "seven_LEDS.v".
    Found 16x7-bit ROM for signal <seg>.
    Summary:
	inferred   1 ROM(s).
Unit <led> synthesized.


Synthesizing Unit <pause>.
    Related source file is "pause.v".
    Found 1-bit register for signal <EN>.
    Found 1-bit register for signal <now>.
    Found 1-bit register for signal <prev>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <pause> synthesized.


Synthesizing Unit <counter163_MUSER_mod6>.
    Related source file is "mod6.vf".
Unit <counter163_MUSER_mod6> synthesized.


Synthesizing Unit <counter163_MUSER_mod10>.
    Related source file is "mod10.vf".
Unit <counter163_MUSER_mod10> synthesized.


Synthesizing Unit <mod6>.
    Related source file is "mod6.vf".
Unit <mod6> synthesized.


Synthesizing Unit <mod10>.
    Related source file is "mod10.vf".
Unit <mod10> synthesized.


Synthesizing Unit <stopwatch>.
    Related source file is "stopwatch.vf".
Unit <stopwatch> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 2
 17-bit up counter                                     : 1
 23-bit up counter                                     : 1
# Registers                                            : 8
 1-bit register                                        : 8
# Latches                                              : 1
 4-bit latch                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 2
 17-bit up counter                                     : 1
 23-bit up counter                                     : 1
# Registers                                            : 24
 Flip-Flops                                            : 24
# Latches                                              : 1
 4-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <stopwatch> ...

Optimizing unit <counter163_MUSER_mod6> ...

Optimizing unit <counter163_MUSER_mod10> ...

Optimizing unit <decoder> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block stopwatch, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 64
 Flip-Flops                                            : 64

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : stopwatch.ngr
Top Level Output File Name         : stopwatch
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 208
#      AND2                        : 9
#      AND3                        : 4
#      AND4                        : 4
#      GND                         : 1
#      INV                         : 12
#      LUT1                        : 38
#      LUT2                        : 6
#      LUT3                        : 1
#      LUT4                        : 28
#      MUXCY                       : 44
#      OR2                         : 4
#      VCC                         : 1
#      XOR2                        : 16
#      XORCY                       : 40
# FlipFlops/Latches                : 68
#      FD                          : 19
#      FDC                         : 17
#      FDE                         : 1
#      FDP                         : 3
#      FDR                         : 23
#      FDRE                        : 1
#      LDCP_1                      : 4
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 3
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                       48  out of    960     5%  
 Number of Slice Flip Flops:             68  out of   1920     3%  
 Number of 4 input LUTs:                 85  out of   1920     4%  
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of     83    19%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------+-------------------------------+-------+
Clock Signal                                 | Clock buffer(FF name)         | Load  |
---------------------------------------------+-------------------------------+-------+
XLXI_4/counter_16                            | NONE(XLXI_4/an_3)             | 4     |
mclk                                         | BUFGP                         | 44    |
XLXI_19/XLXI_1/CLK1(XLXI_19/XLXI_1/XLXI_12:O)| NONE(*)(XLXI_19/XLXI_1/XLXI_4)| 4     |
XLXI_23/XLXI_1/CLK1(XLXI_23/XLXI_1/XLXI_12:O)| NONE(*)(XLXI_23/XLXI_1/XLXI_4)| 4     |
XLXI_24/XLXI_1/CLK1(XLXI_24/XLXI_1/XLXI_12:O)| NONE(*)(XLXI_24/XLXI_1/XLXI_4)| 4     |
XLXI_25/XLXI_1/CLK1(XLXI_25/XLXI_1/XLXI_12:O)| NONE(*)(XLXI_25/XLXI_1/XLXI_4)| 4     |
XLXI_4/an_0                                  | NONE(XLXI_3/OUTseg_3)         | 4     |
---------------------------------------------+-------------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------+----------------------------+-------+
Control Signal                                       | Buffer(FF name)            | Load  |
-----------------------------------------------------+----------------------------+-------+
XLXI_19/XLXN_11(XLXI_19/XLXI_5:O)                    | NONE(XLXI_19/XLXI_1/XLXI_1)| 4     |
XLXI_23/XLXN_7(XLXI_23/XLXI_6:O)                     | NONE(XLXI_23/XLXI_1/XLXI_1)| 4     |
XLXI_24/XLXN_7(XLXI_24/XLXI_6:O)                     | NONE(XLXI_24/XLXI_1/XLXI_1)| 4     |
XLXI_25/XLXN_7(XLXI_25/XLXI_6:O)                     | NONE(XLXI_25/XLXI_1/XLXI_1)| 4     |
btn3                                                 | IBUF                       | 4     |
XLXI_3/OUTseg_0__and0000(XLXI_3/OUTseg_0__and00001:O)| NONE(XLXI_3/OUTseg_0)      | 1     |
XLXI_3/OUTseg_0__and0001(XLXI_3/OUTseg_0__and00011:O)| NONE(XLXI_3/OUTseg_0)      | 1     |
XLXI_3/OUTseg_1__and0000(XLXI_3/OUTseg_1__and00001:O)| NONE(XLXI_3/OUTseg_1)      | 1     |
XLXI_3/OUTseg_1__and0001(XLXI_3/OUTseg_1__and00011:O)| NONE(XLXI_3/OUTseg_1)      | 1     |
XLXI_3/OUTseg_2__and0000(XLXI_3/OUTseg_2__and00001:O)| NONE(XLXI_3/OUTseg_2)      | 1     |
XLXI_3/OUTseg_2__and0001(XLXI_3/OUTseg_2__and00011:O)| NONE(XLXI_3/OUTseg_2)      | 1     |
XLXI_3/OUTseg_3__and0000(XLXI_3/OUTseg_3__and00001:O)| NONE(XLXI_3/OUTseg_3)      | 1     |
XLXI_3/OUTseg_3__and0001(XLXI_3/OUTseg_3__and00011:O)| NONE(XLXI_3/OUTseg_3)      | 1     |
-----------------------------------------------------+----------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.416ns (Maximum Frequency: 226.467MHz)
   Minimum input arrival time before clock: 2.439ns
   Maximum output required time after clock: 5.668ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_4/counter_16'
  Clock period: 1.690ns (frequency: 591.786MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               1.690ns (Levels of Logic = 0)
  Source:            XLXI_4/an_2 (FF)
  Destination:       XLXI_4/an_3 (FF)
  Source Clock:      XLXI_4/counter_16 rising
  Destination Clock: XLXI_4/counter_16 rising

  Data Path: XLXI_4/an_2 to XLXI_4/an_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             18   0.514   0.908  XLXI_4/an_2 (XLXI_4/an_2)
     FDP:D                     0.268          XLXI_4/an_3
    ----------------------------------------
    Total                      1.690ns (0.782ns logic, 0.908ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 4.416ns (frequency: 226.467MHz)
  Total number of paths / destination ports: 986 / 68
-------------------------------------------------------------------------
Delay:               4.416ns (Levels of Logic = 7)
  Source:            XLXI_13/count_8 (FF)
  Destination:       XLXI_13/count_0 (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: XLXI_13/count_8 to XLXI_13/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  XLXI_13/count_8 (XLXI_13/count_8)
     LUT3:I0->O            1   0.612   0.000  XLXI_13/count_cmp_eq0000_wg_lut<0> (XLXI_13/count_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.404   0.000  XLXI_13/count_cmp_eq0000_wg_cy<0> (XLXI_13/count_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_13/count_cmp_eq0000_wg_cy<1> (XLXI_13/count_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_13/count_cmp_eq0000_wg_cy<2> (XLXI_13/count_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_13/count_cmp_eq0000_wg_cy<3> (XLXI_13/count_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_13/count_cmp_eq0000_wg_cy<4> (XLXI_13/count_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O          24   0.289   1.064  XLXI_13/count_cmp_eq0000_wg_cy<5> (XLXI_13/count_cmp_eq0000)
     FDR:R                     0.795          XLXI_13/count_0
    ----------------------------------------
    Total                      4.416ns (2.820ns logic, 1.596ns route)
                                       (63.9% logic, 36.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_19/XLXI_1/CLK1'
  Clock period: 3.289ns (frequency: 304.076MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               3.289ns (Levels of Logic = 2)
  Source:            XLXI_19/XLXI_1/XLXI_1 (FF)
  Destination:       XLXI_19/XLXI_1/XLXI_4 (FF)
  Source Clock:      XLXI_19/XLXI_1/CLK1 rising
  Destination Clock: XLXI_19/XLXI_1/CLK1 rising

  Data Path: XLXI_19/XLXI_1/XLXI_1 to XLXI_19/XLXI_1/XLXI_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.514   0.569  XLXI_19/XLXI_1/XLXI_1 (IN2<0>)
     AND2:I0->O            1   0.612   0.357  XLXI_19/XLXI_1/XLXI_9 (XLXI_19/XLXI_1/XLXN_9)
     XOR2:I1->O            1   0.612   0.357  XLXI_19/XLXI_1/XLXI_7 (XLXI_19/XLXI_1/XLXN_18)
     FDC:D                     0.268          XLXI_19/XLXI_1/XLXI_3
    ----------------------------------------
    Total                      3.289ns (2.006ns logic, 1.283ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_23/XLXI_1/CLK1'
  Clock period: 3.289ns (frequency: 304.076MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               3.289ns (Levels of Logic = 2)
  Source:            XLXI_23/XLXI_1/XLXI_1 (FF)
  Destination:       XLXI_23/XLXI_1/XLXI_4 (FF)
  Source Clock:      XLXI_23/XLXI_1/CLK1 rising
  Destination Clock: XLXI_23/XLXI_1/CLK1 rising

  Data Path: XLXI_23/XLXI_1/XLXI_1 to XLXI_23/XLXI_1/XLXI_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.514   0.569  XLXI_23/XLXI_1/XLXI_1 (XLXN_73<0>)
     AND2:I0->O            1   0.612   0.357  XLXI_23/XLXI_1/XLXI_9 (XLXI_23/XLXI_1/XLXN_9)
     XOR2:I1->O            1   0.612   0.357  XLXI_23/XLXI_1/XLXI_7 (XLXI_23/XLXI_1/XLXN_18)
     FDC:D                     0.268          XLXI_23/XLXI_1/XLXI_3
    ----------------------------------------
    Total                      3.289ns (2.006ns logic, 1.283ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_24/XLXI_1/CLK1'
  Clock period: 3.289ns (frequency: 304.076MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               3.289ns (Levels of Logic = 2)
  Source:            XLXI_24/XLXI_1/XLXI_1 (FF)
  Destination:       XLXI_24/XLXI_1/XLXI_4 (FF)
  Source Clock:      XLXI_24/XLXI_1/CLK1 rising
  Destination Clock: XLXI_24/XLXI_1/CLK1 rising

  Data Path: XLXI_24/XLXI_1/XLXI_1 to XLXI_24/XLXI_1/XLXI_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.514   0.569  XLXI_24/XLXI_1/XLXI_1 (IN1<0>)
     AND2:I0->O            1   0.612   0.357  XLXI_24/XLXI_1/XLXI_9 (XLXI_24/XLXI_1/XLXN_9)
     XOR2:I1->O            1   0.612   0.357  XLXI_24/XLXI_1/XLXI_7 (XLXI_24/XLXI_1/XLXN_18)
     FDC:D                     0.268          XLXI_24/XLXI_1/XLXI_3
    ----------------------------------------
    Total                      3.289ns (2.006ns logic, 1.283ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_25/XLXI_1/CLK1'
  Clock period: 3.289ns (frequency: 304.076MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               3.289ns (Levels of Logic = 2)
  Source:            XLXI_25/XLXI_1/XLXI_1 (FF)
  Destination:       XLXI_25/XLXI_1/XLXI_4 (FF)
  Source Clock:      XLXI_25/XLXI_1/CLK1 rising
  Destination Clock: XLXI_25/XLXI_1/CLK1 rising

  Data Path: XLXI_25/XLXI_1/XLXI_1 to XLXI_25/XLXI_1/XLXI_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.514   0.569  XLXI_25/XLXI_1/XLXI_1 (IN3<0>)
     AND2:I0->O            1   0.612   0.357  XLXI_25/XLXI_1/XLXI_9 (XLXI_25/XLXI_1/XLXN_9)
     XOR2:I1->O            1   0.612   0.357  XLXI_25/XLXI_1/XLXI_7 (XLXI_25/XLXI_1/XLXN_18)
     FDC:D                     0.268          XLXI_25/XLXI_1/XLXI_3
    ----------------------------------------
    Total                      3.289ns (2.006ns logic, 1.283ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mclk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.439ns (Levels of Logic = 1)
  Source:            btn0 (PAD)
  Destination:       XLXI_18/EN (FF)
  Destination Clock: mclk rising

  Data Path: btn0 to XLXI_18/EN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.106   0.538  btn0_IBUF (btn0_IBUF)
     FDRE:R                    0.795          XLXI_18/EN
    ----------------------------------------
    Total                      2.439ns (1.901ns logic, 0.538ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_4/counter_16'
  Total number of paths / destination ports: 6 / 5
-------------------------------------------------------------------------
Offset:              5.668ns (Levels of Logic = 2)
  Source:            XLXI_4/an_3 (FF)
  Destination:       dp (PAD)
  Source Clock:      XLXI_4/counter_16 rising

  Data Path: XLXI_4/an_3 to dp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             15   0.514   1.016  XLXI_4/an_3 (XLXI_4/an_3)
     LUT2:I0->O            1   0.612   0.357  XLXI_3/dp1 (dp_OBUF)
     OBUF:I->O                 3.169          dp_OBUF (dp)
    ----------------------------------------
    Total                      5.668ns (4.295ns logic, 1.373ns route)
                                       (75.8% logic, 24.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_4/an_0'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              5.480ns (Levels of Logic = 2)
  Source:            XLXI_3/OUTseg_1 (LATCH)
  Destination:       seg<6> (PAD)
  Source Clock:      XLXI_4/an_0 rising

  Data Path: XLXI_3/OUTseg_1 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP_1:G->Q           7   0.588   0.754  XLXI_3/OUTseg_1 (XLXI_3/OUTseg_1)
     LUT4:I0->O            1   0.612   0.357  XLXI_16/Mrom_seg41 (seg_4_OBUF)
     OBUF:I->O                 3.169          seg_4_OBUF (seg<4>)
    ----------------------------------------
    Total                      5.480ns (4.369ns logic, 1.111ns route)
                                       (79.7% logic, 20.3% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.59 secs
 
--> 

Total memory usage is 306104 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

