Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Mar  3 09:27:06 2021
| Host         : sebastian-ZBook running 64-bit Linux Mint 20
| Command      : report_timing_summary -max_paths 10 -file stopwatch_timing_summary_routed.rpt -pb stopwatch_timing_summary_routed.pb -rpx stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : stopwatch
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.614        0.000                      0                   68        0.244        0.000                      0                   68        3.500        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.614        0.000                      0                   68        0.244        0.000                      0                   68        3.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.614ns  (required time - arrival time)
  Source:                 scaler_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scaler_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.802ns  (logic 2.107ns (36.315%)  route 3.695ns (63.685%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.741     5.409    clock_125M_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  scaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     5.927 r  scaler_reg[0]/Q
                         net (fo=2, routed)           0.638     6.565    scaler_reg[0]
    SLICE_X43Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.145 r  clk_1Hz_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.145    clk_1Hz_reg_i_11_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.479 r  clk_1Hz_reg_i_10/O[1]
                         net (fo=1, routed)           0.948     8.427    p_0_in[6]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.303     8.730 r  clk_1Hz_i_8/O
                         net (fo=1, routed)           0.433     9.163    clk_1Hz_i_8_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I2_O)        0.124     9.287 r  clk_1Hz_i_6/O
                         net (fo=1, routed)           0.433     9.721    clk_1Hz_i_6_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.845 r  clk_1Hz_i_3/O
                         net (fo=1, routed)           0.433    10.278    clk_1Hz_i_3_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124    10.402 r  clk_1Hz_i_1/O
                         net (fo=28, routed)          0.810    11.211    clear
    SLICE_X42Y51         FDRE                                         r  scaler_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     8.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.564    12.955    clock_125M_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  scaler_reg[4]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.349    
    SLICE_X42Y51         FDRE (Setup_fdre_C_R)       -0.524    12.825    scaler_reg[4]
  -------------------------------------------------------------------
                         required time                         12.825    
                         arrival time                         -11.211    
  -------------------------------------------------------------------
                         slack                                  1.614    

Slack (MET) :             1.614ns  (required time - arrival time)
  Source:                 scaler_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scaler_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.802ns  (logic 2.107ns (36.315%)  route 3.695ns (63.685%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.741     5.409    clock_125M_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  scaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     5.927 r  scaler_reg[0]/Q
                         net (fo=2, routed)           0.638     6.565    scaler_reg[0]
    SLICE_X43Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.145 r  clk_1Hz_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.145    clk_1Hz_reg_i_11_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.479 r  clk_1Hz_reg_i_10/O[1]
                         net (fo=1, routed)           0.948     8.427    p_0_in[6]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.303     8.730 r  clk_1Hz_i_8/O
                         net (fo=1, routed)           0.433     9.163    clk_1Hz_i_8_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I2_O)        0.124     9.287 r  clk_1Hz_i_6/O
                         net (fo=1, routed)           0.433     9.721    clk_1Hz_i_6_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.845 r  clk_1Hz_i_3/O
                         net (fo=1, routed)           0.433    10.278    clk_1Hz_i_3_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124    10.402 r  clk_1Hz_i_1/O
                         net (fo=28, routed)          0.810    11.211    clear
    SLICE_X42Y51         FDRE                                         r  scaler_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     8.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.564    12.955    clock_125M_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  scaler_reg[5]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.349    
    SLICE_X42Y51         FDRE (Setup_fdre_C_R)       -0.524    12.825    scaler_reg[5]
  -------------------------------------------------------------------
                         required time                         12.825    
                         arrival time                         -11.211    
  -------------------------------------------------------------------
                         slack                                  1.614    

Slack (MET) :             1.614ns  (required time - arrival time)
  Source:                 scaler_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scaler_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.802ns  (logic 2.107ns (36.315%)  route 3.695ns (63.685%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.741     5.409    clock_125M_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  scaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     5.927 r  scaler_reg[0]/Q
                         net (fo=2, routed)           0.638     6.565    scaler_reg[0]
    SLICE_X43Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.145 r  clk_1Hz_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.145    clk_1Hz_reg_i_11_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.479 r  clk_1Hz_reg_i_10/O[1]
                         net (fo=1, routed)           0.948     8.427    p_0_in[6]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.303     8.730 r  clk_1Hz_i_8/O
                         net (fo=1, routed)           0.433     9.163    clk_1Hz_i_8_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I2_O)        0.124     9.287 r  clk_1Hz_i_6/O
                         net (fo=1, routed)           0.433     9.721    clk_1Hz_i_6_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.845 r  clk_1Hz_i_3/O
                         net (fo=1, routed)           0.433    10.278    clk_1Hz_i_3_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124    10.402 r  clk_1Hz_i_1/O
                         net (fo=28, routed)          0.810    11.211    clear
    SLICE_X42Y51         FDRE                                         r  scaler_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     8.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.564    12.955    clock_125M_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  scaler_reg[6]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.349    
    SLICE_X42Y51         FDRE (Setup_fdre_C_R)       -0.524    12.825    scaler_reg[6]
  -------------------------------------------------------------------
                         required time                         12.825    
                         arrival time                         -11.211    
  -------------------------------------------------------------------
                         slack                                  1.614    

Slack (MET) :             1.614ns  (required time - arrival time)
  Source:                 scaler_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scaler_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.802ns  (logic 2.107ns (36.315%)  route 3.695ns (63.685%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.741     5.409    clock_125M_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  scaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     5.927 r  scaler_reg[0]/Q
                         net (fo=2, routed)           0.638     6.565    scaler_reg[0]
    SLICE_X43Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.145 r  clk_1Hz_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.145    clk_1Hz_reg_i_11_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.479 r  clk_1Hz_reg_i_10/O[1]
                         net (fo=1, routed)           0.948     8.427    p_0_in[6]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.303     8.730 r  clk_1Hz_i_8/O
                         net (fo=1, routed)           0.433     9.163    clk_1Hz_i_8_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I2_O)        0.124     9.287 r  clk_1Hz_i_6/O
                         net (fo=1, routed)           0.433     9.721    clk_1Hz_i_6_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.845 r  clk_1Hz_i_3/O
                         net (fo=1, routed)           0.433    10.278    clk_1Hz_i_3_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124    10.402 r  clk_1Hz_i_1/O
                         net (fo=28, routed)          0.810    11.211    clear
    SLICE_X42Y51         FDRE                                         r  scaler_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     8.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.564    12.955    clock_125M_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  scaler_reg[7]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.349    
    SLICE_X42Y51         FDRE (Setup_fdre_C_R)       -0.524    12.825    scaler_reg[7]
  -------------------------------------------------------------------
                         required time                         12.825    
                         arrival time                         -11.211    
  -------------------------------------------------------------------
                         slack                                  1.614    

Slack (MET) :             1.623ns  (required time - arrival time)
  Source:                 scaler_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scaler_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.792ns  (logic 2.107ns (36.380%)  route 3.685ns (63.620%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.741     5.409    clock_125M_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  scaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     5.927 r  scaler_reg[0]/Q
                         net (fo=2, routed)           0.638     6.565    scaler_reg[0]
    SLICE_X43Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.145 r  clk_1Hz_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.145    clk_1Hz_reg_i_11_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.479 r  clk_1Hz_reg_i_10/O[1]
                         net (fo=1, routed)           0.948     8.427    p_0_in[6]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.303     8.730 r  clk_1Hz_i_8/O
                         net (fo=1, routed)           0.433     9.163    clk_1Hz_i_8_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I2_O)        0.124     9.287 r  clk_1Hz_i_6/O
                         net (fo=1, routed)           0.433     9.721    clk_1Hz_i_6_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.845 r  clk_1Hz_i_3/O
                         net (fo=1, routed)           0.433    10.278    clk_1Hz_i_3_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124    10.402 r  clk_1Hz_i_1/O
                         net (fo=28, routed)          0.799    11.201    clear
    SLICE_X42Y56         FDRE                                         r  scaler_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     8.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.563    12.954    clock_125M_IBUF_BUFG
    SLICE_X42Y56         FDRE                                         r  scaler_reg[24]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X42Y56         FDRE (Setup_fdre_C_R)       -0.524    12.824    scaler_reg[24]
  -------------------------------------------------------------------
                         required time                         12.824    
                         arrival time                         -11.201    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.623ns  (required time - arrival time)
  Source:                 scaler_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scaler_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.792ns  (logic 2.107ns (36.380%)  route 3.685ns (63.620%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.741     5.409    clock_125M_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  scaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     5.927 r  scaler_reg[0]/Q
                         net (fo=2, routed)           0.638     6.565    scaler_reg[0]
    SLICE_X43Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.145 r  clk_1Hz_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.145    clk_1Hz_reg_i_11_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.479 r  clk_1Hz_reg_i_10/O[1]
                         net (fo=1, routed)           0.948     8.427    p_0_in[6]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.303     8.730 r  clk_1Hz_i_8/O
                         net (fo=1, routed)           0.433     9.163    clk_1Hz_i_8_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I2_O)        0.124     9.287 r  clk_1Hz_i_6/O
                         net (fo=1, routed)           0.433     9.721    clk_1Hz_i_6_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.845 r  clk_1Hz_i_3/O
                         net (fo=1, routed)           0.433    10.278    clk_1Hz_i_3_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124    10.402 r  clk_1Hz_i_1/O
                         net (fo=28, routed)          0.799    11.201    clear
    SLICE_X42Y56         FDRE                                         r  scaler_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     8.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.563    12.954    clock_125M_IBUF_BUFG
    SLICE_X42Y56         FDRE                                         r  scaler_reg[25]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X42Y56         FDRE (Setup_fdre_C_R)       -0.524    12.824    scaler_reg[25]
  -------------------------------------------------------------------
                         required time                         12.824    
                         arrival time                         -11.201    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.623ns  (required time - arrival time)
  Source:                 scaler_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scaler_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.792ns  (logic 2.107ns (36.380%)  route 3.685ns (63.620%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.741     5.409    clock_125M_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  scaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     5.927 r  scaler_reg[0]/Q
                         net (fo=2, routed)           0.638     6.565    scaler_reg[0]
    SLICE_X43Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.145 r  clk_1Hz_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.145    clk_1Hz_reg_i_11_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.479 r  clk_1Hz_reg_i_10/O[1]
                         net (fo=1, routed)           0.948     8.427    p_0_in[6]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.303     8.730 r  clk_1Hz_i_8/O
                         net (fo=1, routed)           0.433     9.163    clk_1Hz_i_8_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I2_O)        0.124     9.287 r  clk_1Hz_i_6/O
                         net (fo=1, routed)           0.433     9.721    clk_1Hz_i_6_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.845 r  clk_1Hz_i_3/O
                         net (fo=1, routed)           0.433    10.278    clk_1Hz_i_3_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124    10.402 r  clk_1Hz_i_1/O
                         net (fo=28, routed)          0.799    11.201    clear
    SLICE_X42Y56         FDRE                                         r  scaler_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     8.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.563    12.954    clock_125M_IBUF_BUFG
    SLICE_X42Y56         FDRE                                         r  scaler_reg[26]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X42Y56         FDRE (Setup_fdre_C_R)       -0.524    12.824    scaler_reg[26]
  -------------------------------------------------------------------
                         required time                         12.824    
                         arrival time                         -11.201    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.657ns  (required time - arrival time)
  Source:                 scaler_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scaler_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 2.107ns (36.431%)  route 3.676ns (63.569%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.741     5.409    clock_125M_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  scaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     5.927 r  scaler_reg[0]/Q
                         net (fo=2, routed)           0.638     6.565    scaler_reg[0]
    SLICE_X43Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.145 r  clk_1Hz_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.145    clk_1Hz_reg_i_11_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.479 r  clk_1Hz_reg_i_10/O[1]
                         net (fo=1, routed)           0.948     8.427    p_0_in[6]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.303     8.730 r  clk_1Hz_i_8/O
                         net (fo=1, routed)           0.433     9.163    clk_1Hz_i_8_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I2_O)        0.124     9.287 r  clk_1Hz_i_6/O
                         net (fo=1, routed)           0.433     9.721    clk_1Hz_i_6_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.845 r  clk_1Hz_i_3/O
                         net (fo=1, routed)           0.433    10.278    clk_1Hz_i_3_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124    10.402 r  clk_1Hz_i_1/O
                         net (fo=28, routed)          0.791    11.193    clear
    SLICE_X42Y50         FDRE                                         r  scaler_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     8.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.564    12.955    clock_125M_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  scaler_reg[0]/C
                         clock pessimism              0.454    13.409    
                         clock uncertainty           -0.035    13.374    
    SLICE_X42Y50         FDRE (Setup_fdre_C_R)       -0.524    12.850    scaler_reg[0]
  -------------------------------------------------------------------
                         required time                         12.850    
                         arrival time                         -11.193    
  -------------------------------------------------------------------
                         slack                                  1.657    

Slack (MET) :             1.657ns  (required time - arrival time)
  Source:                 scaler_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scaler_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 2.107ns (36.431%)  route 3.676ns (63.569%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.741     5.409    clock_125M_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  scaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     5.927 r  scaler_reg[0]/Q
                         net (fo=2, routed)           0.638     6.565    scaler_reg[0]
    SLICE_X43Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.145 r  clk_1Hz_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.145    clk_1Hz_reg_i_11_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.479 r  clk_1Hz_reg_i_10/O[1]
                         net (fo=1, routed)           0.948     8.427    p_0_in[6]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.303     8.730 r  clk_1Hz_i_8/O
                         net (fo=1, routed)           0.433     9.163    clk_1Hz_i_8_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I2_O)        0.124     9.287 r  clk_1Hz_i_6/O
                         net (fo=1, routed)           0.433     9.721    clk_1Hz_i_6_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.845 r  clk_1Hz_i_3/O
                         net (fo=1, routed)           0.433    10.278    clk_1Hz_i_3_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124    10.402 r  clk_1Hz_i_1/O
                         net (fo=28, routed)          0.791    11.193    clear
    SLICE_X42Y50         FDRE                                         r  scaler_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     8.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.564    12.955    clock_125M_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  scaler_reg[1]/C
                         clock pessimism              0.454    13.409    
                         clock uncertainty           -0.035    13.374    
    SLICE_X42Y50         FDRE (Setup_fdre_C_R)       -0.524    12.850    scaler_reg[1]
  -------------------------------------------------------------------
                         required time                         12.850    
                         arrival time                         -11.193    
  -------------------------------------------------------------------
                         slack                                  1.657    

Slack (MET) :             1.657ns  (required time - arrival time)
  Source:                 scaler_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scaler_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 2.107ns (36.431%)  route 3.676ns (63.569%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.741     5.409    clock_125M_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  scaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     5.927 r  scaler_reg[0]/Q
                         net (fo=2, routed)           0.638     6.565    scaler_reg[0]
    SLICE_X43Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.145 r  clk_1Hz_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.145    clk_1Hz_reg_i_11_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.479 r  clk_1Hz_reg_i_10/O[1]
                         net (fo=1, routed)           0.948     8.427    p_0_in[6]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.303     8.730 r  clk_1Hz_i_8/O
                         net (fo=1, routed)           0.433     9.163    clk_1Hz_i_8_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I2_O)        0.124     9.287 r  clk_1Hz_i_6/O
                         net (fo=1, routed)           0.433     9.721    clk_1Hz_i_6_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.845 r  clk_1Hz_i_3/O
                         net (fo=1, routed)           0.433    10.278    clk_1Hz_i_3_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124    10.402 r  clk_1Hz_i_1/O
                         net (fo=28, routed)          0.791    11.193    clear
    SLICE_X42Y50         FDRE                                         r  scaler_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     8.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.564    12.955    clock_125M_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  scaler_reg[2]/C
                         clock pessimism              0.454    13.409    
                         clock uncertainty           -0.035    13.374    
    SLICE_X42Y50         FDRE (Setup_fdre_C_R)       -0.524    12.850    scaler_reg[2]
  -------------------------------------------------------------------
                         required time                         12.850    
                         arrival time                         -11.193    
  -------------------------------------------------------------------
                         slack                                  1.657    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.589     1.501    clock_125M_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  counter_reg[0]/Q
                         net (fo=5, routed)           0.168     1.810    counter_reg__0[0]
    SLICE_X41Y52         LUT2 (Prop_lut2_I1_O)        0.042     1.852 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.852    plusOp[1]
    SLICE_X41Y52         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.859     2.018    clock_125M_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X41Y52         FDRE (Hold_fdre_C_D)         0.107     1.608    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            leds_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.128ns (46.637%)  route 0.146ns (53.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.589     1.501    clock_125M_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.128     1.629 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.146     1.775    counter_reg__0[3]
    SLICE_X43Y53         FDRE                                         r  leds_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.858     2.017    clock_125M_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  leds_reg[3]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X43Y53         FDRE (Hold_fdre_C_D)         0.004     1.520    leds_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.589     1.501    clock_125M_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     1.642 f  counter_reg[0]/Q
                         net (fo=5, routed)           0.168     1.810    counter_reg__0[0]
    SLICE_X41Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.855 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.855    plusOp[0]
    SLICE_X41Y52         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.859     2.018    clock_125M_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X41Y52         FDRE (Hold_fdre_C_D)         0.091     1.592    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 scaler_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scaler_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.588     1.500    clock_125M_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  scaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  scaler_reg[14]/Q
                         net (fo=2, routed)           0.125     1.789    scaler_reg[14]
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.899 r  scaler_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.899    scaler_reg[12]_i_1_n_5
    SLICE_X42Y53         FDRE                                         r  scaler_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.858     2.017    clock_125M_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  scaler_reg[14]/C
                         clock pessimism             -0.517     1.500    
    SLICE_X42Y53         FDRE (Hold_fdre_C_D)         0.134     1.634    scaler_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 scaler_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scaler_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.588     1.500    clock_125M_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  scaler_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  scaler_reg[18]/Q
                         net (fo=2, routed)           0.125     1.789    scaler_reg[18]
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.899 r  scaler_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.899    scaler_reg[16]_i_1_n_5
    SLICE_X42Y54         FDRE                                         r  scaler_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.858     2.017    clock_125M_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  scaler_reg[18]/C
                         clock pessimism             -0.517     1.500    
    SLICE_X42Y54         FDRE (Hold_fdre_C_D)         0.134     1.634    scaler_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 scaler_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scaler_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.588     1.500    clock_125M_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  scaler_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  scaler_reg[22]/Q
                         net (fo=2, routed)           0.125     1.789    scaler_reg[22]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.899 r  scaler_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.899    scaler_reg[20]_i_1_n_5
    SLICE_X42Y55         FDRE                                         r  scaler_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.858     2.017    clock_125M_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  scaler_reg[22]/C
                         clock pessimism             -0.517     1.500    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.134     1.634    scaler_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 scaler_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scaler_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.588     1.500    clock_125M_IBUF_BUFG
    SLICE_X42Y56         FDRE                                         r  scaler_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  scaler_reg[26]/Q
                         net (fo=2, routed)           0.125     1.789    scaler_reg[26]
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.899 r  scaler_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.899    scaler_reg[24]_i_1_n_5
    SLICE_X42Y56         FDRE                                         r  scaler_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.858     2.017    clock_125M_IBUF_BUFG
    SLICE_X42Y56         FDRE                                         r  scaler_reg[26]/C
                         clock pessimism             -0.517     1.500    
    SLICE_X42Y56         FDRE (Hold_fdre_C_D)         0.134     1.634    scaler_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 scaler_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scaler_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.589     1.501    clock_125M_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  scaler_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  scaler_reg[2]/Q
                         net (fo=2, routed)           0.125     1.790    scaler_reg[2]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.900 r  scaler_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.900    scaler_reg[0]_i_1_n_5
    SLICE_X42Y50         FDRE                                         r  scaler_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.859     2.018    clock_125M_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  scaler_reg[2]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.635    scaler_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 scaler_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scaler_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.589     1.501    clock_125M_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  scaler_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  scaler_reg[6]/Q
                         net (fo=2, routed)           0.125     1.790    scaler_reg[6]
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.900 r  scaler_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.900    scaler_reg[4]_i_1_n_5
    SLICE_X42Y51         FDRE                                         r  scaler_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.859     2.018    clock_125M_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  scaler_reg[6]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.134     1.635    scaler_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 scaler_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scaler_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.589     1.501    clock_125M_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  scaler_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  scaler_reg[10]/Q
                         net (fo=2, routed)           0.126     1.791    scaler_reg[10]
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.901 r  scaler_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.901    scaler_reg[8]_i_1_n_5
    SLICE_X42Y52         FDRE                                         r  scaler_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.859     2.018    clock_125M_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  scaler_reg[10]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.134     1.635    scaler_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock_125M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clock_125M_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y52    clk_1Hz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y52    counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y52    counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y52    counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y52    counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y52    leds_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y52    leds_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y52    leds_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y53    leds_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y52    clk_1Hz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y52    counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y52    counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y52    counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y52    counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y52    leds_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y52    leds_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y52    leds_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y53    leds_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y50    scaler_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y52    clk_1Hz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y52    counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y52    counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y52    counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y52    counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y52    leds_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y52    leds_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y52    leds_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y53    leds_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y50    scaler_reg[0]/C



