

================================================================
== Vivado HLS Report for 'busqueda_cam'
================================================================
* Date:           Fri Jul 24 17:43:01 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cam_simple
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.888|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2049|  2049|  2049|  2049|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  2048|  2048|         2|          -|          -|  1024|    no    |
        |- Loop 2  |  2048|  2048|         2|          -|          -|  1024|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i11* %result_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%fatherSearch_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %fatherSearch)"   --->   Operation 6 'read' 'fatherSearch_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%relationship_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %relationship_V)"   --->   Operation 7 'read' 'relationship_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%nodo_V_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %nodo_V)"   --->   Operation 8 'read' 'nodo_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "br i1 %fatherSearch_read, label %.preheader218.preheader, label %.preheader.preheader" [cam_simple/cam.cpp:16]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %.preheader" [cam_simple/cam.cpp:24]   --->   Operation 10 'br' <Predicate = (!fatherSearch_read)> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %.preheader218" [cam_simple/cam.cpp:17]   --->   Operation 11 'br' <Predicate = (fatherSearch_read)> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i1_0 = phi i11 [ %i_1, %._crit_edge224 ], [ 0, %.preheader.preheader ]"   --->   Operation 12 'phi' 'i1_0' <Predicate = (!fatherSearch_read)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.88ns)   --->   "%icmp_ln24 = icmp eq i11 %i1_0, -1024" [cam_simple/cam.cpp:24]   --->   Operation 13 'icmp' 'icmp_ln24' <Predicate = (!fatherSearch_read)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 14 'speclooptripcount' 'empty_6' <Predicate = (!fatherSearch_read)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.63ns)   --->   "%i_1 = add i11 %i1_0, 1" [cam_simple/cam.cpp:24]   --->   Operation 15 'add' 'i_1' <Predicate = (!fatherSearch_read)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %.loopexit.loopexit, label %3" [cam_simple/cam.cpp:24]   --->   Operation 16 'br' <Predicate = (!fatherSearch_read)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i11 %i1_0 to i64" [cam_simple/cam.cpp:25]   --->   Operation 17 'zext' 'zext_ln25' <Predicate = (!fatherSearch_read & !icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tree_V_addr_1 = getelementptr [1024 x i24]* %tree_V, i64 0, i64 %zext_ln25" [cam_simple/cam.cpp:25]   --->   Operation 18 'getelementptr' 'tree_V_addr_1' <Predicate = (!fatherSearch_read & !icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (3.25ns)   --->   "%valor_V_1 = load i24* %tree_V_addr_1, align 4" [cam_simple/cam.cpp:25]   --->   Operation 19 'load' 'valor_V_1' <Predicate = (!fatherSearch_read & !icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 20 'br' <Predicate = (!fatherSearch_read & icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_0 = phi i11 [ %i, %._crit_edge ], [ 0, %.preheader218.preheader ]"   --->   Operation 21 'phi' 'i_0' <Predicate = (fatherSearch_read)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.88ns)   --->   "%icmp_ln17 = icmp eq i11 %i_0, -1024" [cam_simple/cam.cpp:17]   --->   Operation 22 'icmp' 'icmp_ln17' <Predicate = (fatherSearch_read)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 23 'speclooptripcount' 'empty_5' <Predicate = (fatherSearch_read)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.63ns)   --->   "%i = add i11 %i_0, 1" [cam_simple/cam.cpp:17]   --->   Operation 24 'add' 'i' <Predicate = (fatherSearch_read)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %.loopexit.loopexit23, label %1" [cam_simple/cam.cpp:17]   --->   Operation 25 'br' <Predicate = (fatherSearch_read)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i11 %i_0 to i64" [cam_simple/cam.cpp:18]   --->   Operation 26 'zext' 'zext_ln18' <Predicate = (fatherSearch_read & !icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tree_V_addr = getelementptr [1024 x i24]* %tree_V, i64 0, i64 %zext_ln18" [cam_simple/cam.cpp:18]   --->   Operation 27 'getelementptr' 'tree_V_addr' <Predicate = (fatherSearch_read & !icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (3.25ns)   --->   "%valor_V = load i24* %tree_V_addr, align 4" [cam_simple/cam.cpp:18]   --->   Operation 28 'load' 'valor_V' <Predicate = (fatherSearch_read & !icmp_ln17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 29 'br' <Predicate = (fatherSearch_read & icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 0)" [cam_simple/cam.cpp:31]   --->   Operation 30 'write' <Predicate = (fatherSearch_read & icmp_ln17) | (!fatherSearch_read & icmp_ln24)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 0> <FIFO>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "ret void" [cam_simple/cam.cpp:32]   --->   Operation 31 'ret' <Predicate = (fatherSearch_read & icmp_ln17) | (!fatherSearch_read & icmp_ln24)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 32 [1/2] (3.25ns)   --->   "%valor_V_1 = load i24* %tree_V_addr_1, align 4" [cam_simple/cam.cpp:25]   --->   Operation 32 'load' 'valor_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%node_relation_V_1 = trunc i24 %valor_V_1 to i2" [cam_simple/cam.cpp:26]   --->   Operation 33 'trunc' 'node_relation_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%compare_node_V_1 = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor_V_1, i32 13, i32 23)" [cam_simple/cam.cpp:27]   --->   Operation 34 'partselect' 'compare_node_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.88ns)   --->   "%icmp_ln879_1 = icmp eq i11 %compare_node_V_1, %nodo_V_read" [cam_simple/cam.cpp:28]   --->   Operation 35 'icmp' 'icmp_ln879_1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.95ns)   --->   "%icmp_ln879_3 = icmp eq i2 %node_relation_V_1, %relationship_V_read" [cam_simple/cam.cpp:28]   --->   Operation 36 'icmp' 'icmp_ln879_3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.97ns)   --->   "%and_ln28 = and i1 %icmp_ln879_1, %icmp_ln879_3" [cam_simple/cam.cpp:28]   --->   Operation 37 'and' 'and_ln28' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %and_ln28, label %4, label %._crit_edge224" [cam_simple/cam.cpp:28]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor_V_1, i32 2, i32 12)" [cam_simple/cam.cpp:28]   --->   Operation 39 'partselect' 'tmp_V_1' <Predicate = (and_ln28)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 %tmp_V_1)" [cam_simple/cam.cpp:28]   --->   Operation 40 'write' <Predicate = (and_ln28)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 0> <FIFO>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br label %._crit_edge224" [cam_simple/cam.cpp:28]   --->   Operation 41 'br' <Predicate = (and_ln28)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br label %.preheader" [cam_simple/cam.cpp:24]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 6.88>
ST_4 : Operation 43 [1/2] (3.25ns)   --->   "%valor_V = load i24* %tree_V_addr, align 4" [cam_simple/cam.cpp:18]   --->   Operation 43 'load' 'valor_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%node_relation_V = trunc i24 %valor_V to i2" [cam_simple/cam.cpp:19]   --->   Operation 44 'trunc' 'node_relation_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%compare_node_V = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor_V, i32 2, i32 12)" [cam_simple/cam.cpp:20]   --->   Operation 45 'partselect' 'compare_node_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.88ns)   --->   "%icmp_ln879 = icmp eq i11 %compare_node_V, %nodo_V_read" [cam_simple/cam.cpp:21]   --->   Operation 46 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.95ns)   --->   "%icmp_ln879_2 = icmp eq i2 %node_relation_V, %relationship_V_read" [cam_simple/cam.cpp:21]   --->   Operation 47 'icmp' 'icmp_ln879_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.97ns)   --->   "%and_ln21 = and i1 %icmp_ln879, %icmp_ln879_2" [cam_simple/cam.cpp:21]   --->   Operation 48 'and' 'and_ln21' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %and_ln21, label %2, label %._crit_edge" [cam_simple/cam.cpp:21]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_V = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor_V, i32 13, i32 23)" [cam_simple/cam.cpp:21]   --->   Operation 50 'partselect' 'tmp_V' <Predicate = (and_ln21)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 %tmp_V)" [cam_simple/cam.cpp:21]   --->   Operation 51 'write' <Predicate = (and_ln21)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 0> <FIFO>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br label %._crit_edge" [cam_simple/cam.cpp:21]   --->   Operation 52 'br' <Predicate = (and_ln21)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "br label %.preheader218" [cam_simple/cam.cpp:17]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tree_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ nodo_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ relationship_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fatherSearch]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty               (specinterface    ) [ 00000]
fatherSearch_read   (read             ) [ 01111]
relationship_V_read (read             ) [ 00111]
nodo_V_read         (read             ) [ 00111]
br_ln16             (br               ) [ 00000]
br_ln24             (br               ) [ 01111]
br_ln17             (br               ) [ 01111]
i1_0                (phi              ) [ 00100]
icmp_ln24           (icmp             ) [ 00111]
empty_6             (speclooptripcount) [ 00000]
i_1                 (add              ) [ 01111]
br_ln24             (br               ) [ 00000]
zext_ln25           (zext             ) [ 00000]
tree_V_addr_1       (getelementptr    ) [ 00010]
br_ln0              (br               ) [ 00000]
i_0                 (phi              ) [ 00100]
icmp_ln17           (icmp             ) [ 00111]
empty_5             (speclooptripcount) [ 00000]
i                   (add              ) [ 01111]
br_ln17             (br               ) [ 00000]
zext_ln18           (zext             ) [ 00000]
tree_V_addr         (getelementptr    ) [ 00001]
br_ln0              (br               ) [ 00000]
write_ln31          (write            ) [ 00000]
ret_ln32            (ret              ) [ 00000]
valor_V_1           (load             ) [ 00000]
node_relation_V_1   (trunc            ) [ 00000]
compare_node_V_1    (partselect       ) [ 00000]
icmp_ln879_1        (icmp             ) [ 00000]
icmp_ln879_3        (icmp             ) [ 00000]
and_ln28            (and              ) [ 00111]
br_ln28             (br               ) [ 00000]
tmp_V_1             (partselect       ) [ 00000]
write_ln28          (write            ) [ 00000]
br_ln28             (br               ) [ 00000]
br_ln24             (br               ) [ 01111]
valor_V             (load             ) [ 00000]
node_relation_V     (trunc            ) [ 00000]
compare_node_V      (partselect       ) [ 00000]
icmp_ln879          (icmp             ) [ 00000]
icmp_ln879_2        (icmp             ) [ 00000]
and_ln21            (and              ) [ 00111]
br_ln21             (br               ) [ 00000]
tmp_V               (partselect       ) [ 00000]
write_ln21          (write            ) [ 00000]
br_ln21             (br               ) [ 00000]
br_ln17             (br               ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tree_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tree_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="nodo_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nodo_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="relationship_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relationship_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fatherSearch">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fatherSearch"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="result_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i11P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="fatherSearch_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fatherSearch_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="relationship_V_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="2" slack="0"/>
<pin id="58" dir="0" index="1" bw="2" slack="0"/>
<pin id="59" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="relationship_V_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="nodo_V_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="11" slack="0"/>
<pin id="64" dir="0" index="1" bw="11" slack="0"/>
<pin id="65" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nodo_V_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="11" slack="0"/>
<pin id="71" dir="0" index="2" bw="11" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln31/2 write_ln28/3 write_ln21/4 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tree_V_addr_1_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="24" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="11" slack="0"/>
<pin id="80" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tree_V_addr_1/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="10" slack="0"/>
<pin id="85" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="valor_V_1/2 valor_V/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="tree_V_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="24" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="11" slack="0"/>
<pin id="93" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tree_V_addr/2 "/>
</bind>
</comp>

<comp id="97" class="1005" name="i1_0_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="11" slack="1"/>
<pin id="99" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="i1_0_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="11" slack="0"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="1" slack="1"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/2 "/>
</bind>
</comp>

<comp id="108" class="1005" name="i_0_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="11" slack="1"/>
<pin id="110" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="i_0_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="11" slack="0"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="1" slack="1"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="11" slack="0"/>
<pin id="121" dir="0" index="1" bw="24" slack="0"/>
<pin id="122" dir="0" index="2" bw="5" slack="0"/>
<pin id="123" dir="0" index="3" bw="6" slack="0"/>
<pin id="124" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="compare_node_V_1/3 tmp_V/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_V_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="11" slack="0"/>
<pin id="132" dir="0" index="1" bw="24" slack="0"/>
<pin id="133" dir="0" index="2" bw="3" slack="0"/>
<pin id="134" dir="0" index="3" bw="5" slack="0"/>
<pin id="135" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_1/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="compare_node_V_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="11" slack="0"/>
<pin id="143" dir="0" index="1" bw="24" slack="0"/>
<pin id="144" dir="0" index="2" bw="3" slack="0"/>
<pin id="145" dir="0" index="3" bw="5" slack="0"/>
<pin id="146" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="compare_node_V/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="icmp_ln24_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="11" slack="0"/>
<pin id="153" dir="0" index="1" bw="11" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="i_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="11" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln25_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="11" slack="0"/>
<pin id="165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln17_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="11" slack="0"/>
<pin id="170" dir="0" index="1" bw="11" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="i_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="11" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln18_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="11" slack="0"/>
<pin id="182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="node_relation_V_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="24" slack="0"/>
<pin id="187" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="node_relation_V_1/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln879_1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="11" slack="0"/>
<pin id="191" dir="0" index="1" bw="11" slack="2"/>
<pin id="192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln879_3_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="2" slack="0"/>
<pin id="196" dir="0" index="1" bw="2" slack="2"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_3/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="and_ln28_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="node_relation_V_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="24" slack="0"/>
<pin id="207" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="node_relation_V/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln879_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="11" slack="0"/>
<pin id="211" dir="0" index="1" bw="11" slack="2"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_ln879_2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="2" slack="0"/>
<pin id="216" dir="0" index="1" bw="2" slack="2"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_2/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="and_ln21_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln21/4 "/>
</bind>
</comp>

<comp id="225" class="1005" name="fatherSearch_read_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="fatherSearch_read "/>
</bind>
</comp>

<comp id="229" class="1005" name="relationship_V_read_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="2" slack="2"/>
<pin id="231" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="relationship_V_read "/>
</bind>
</comp>

<comp id="235" class="1005" name="nodo_V_read_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="11" slack="2"/>
<pin id="237" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="nodo_V_read "/>
</bind>
</comp>

<comp id="244" class="1005" name="i_1_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="11" slack="0"/>
<pin id="246" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="249" class="1005" name="tree_V_addr_1_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="10" slack="1"/>
<pin id="251" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tree_V_addr_1 "/>
</bind>
</comp>

<comp id="257" class="1005" name="i_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="11" slack="0"/>
<pin id="259" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="262" class="1005" name="tree_V_addr_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="10" slack="1"/>
<pin id="264" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tree_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="22" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="24" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="26" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="40" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="28" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="38" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="38" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="96"><net_src comp="89" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="100"><net_src comp="28" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="125"><net_src comp="42" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="83" pin="3"/><net_sink comp="119" pin=1"/></net>

<net id="127"><net_src comp="44" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="128"><net_src comp="46" pin="0"/><net_sink comp="119" pin=3"/></net>

<net id="129"><net_src comp="119" pin="4"/><net_sink comp="68" pin=2"/></net>

<net id="136"><net_src comp="42" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="83" pin="3"/><net_sink comp="130" pin=1"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="139"><net_src comp="48" pin="0"/><net_sink comp="130" pin=3"/></net>

<net id="140"><net_src comp="130" pin="4"/><net_sink comp="68" pin=2"/></net>

<net id="147"><net_src comp="42" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="83" pin="3"/><net_sink comp="141" pin=1"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="150"><net_src comp="48" pin="0"/><net_sink comp="141" pin=3"/></net>

<net id="155"><net_src comp="101" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="30" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="101" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="36" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="101" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="172"><net_src comp="112" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="30" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="112" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="36" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="112" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="188"><net_src comp="83" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="119" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="185" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="189" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="194" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="83" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="141" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="205" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="209" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="214" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="228"><net_src comp="50" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="56" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="238"><net_src comp="62" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="247"><net_src comp="157" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="252"><net_src comp="76" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="260"><net_src comp="174" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="265"><net_src comp="89" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="83" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result_V_V | {2 3 4 }
 - Input state : 
	Port: busqueda_cam : tree_V | {2 3 4 }
	Port: busqueda_cam : nodo_V | {1 }
	Port: busqueda_cam : relationship_V | {1 }
	Port: busqueda_cam : fatherSearch | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln24 : 1
		i_1 : 1
		br_ln24 : 2
		zext_ln25 : 1
		tree_V_addr_1 : 2
		valor_V_1 : 3
		icmp_ln17 : 1
		i : 1
		br_ln17 : 2
		zext_ln18 : 1
		tree_V_addr : 2
		valor_V : 3
	State 3
		node_relation_V_1 : 1
		compare_node_V_1 : 1
		icmp_ln879_1 : 2
		icmp_ln879_3 : 2
		and_ln28 : 3
		br_ln28 : 3
		tmp_V_1 : 1
		write_ln28 : 2
	State 4
		node_relation_V : 1
		compare_node_V : 1
		icmp_ln879 : 2
		icmp_ln879_2 : 2
		and_ln21 : 3
		br_ln21 : 3
		tmp_V : 1
		write_ln21 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |        icmp_ln24_fu_151        |    0    |    13   |
|          |        icmp_ln17_fu_168        |    0    |    13   |
|   icmp   |       icmp_ln879_1_fu_189      |    0    |    13   |
|          |       icmp_ln879_3_fu_194      |    0    |    8    |
|          |        icmp_ln879_fu_209       |    0    |    13   |
|          |       icmp_ln879_2_fu_214      |    0    |    8    |
|----------|--------------------------------|---------|---------|
|    add   |           i_1_fu_157           |    0    |    13   |
|          |            i_fu_174            |    0    |    13   |
|----------|--------------------------------|---------|---------|
|    and   |         and_ln28_fu_199        |    0    |    2    |
|          |         and_ln21_fu_219        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |  fatherSearch_read_read_fu_50  |    0    |    0    |
|   read   | relationship_V_read_read_fu_56 |    0    |    0    |
|          |     nodo_V_read_read_fu_62     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |         grp_write_fu_68        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |           grp_fu_119           |    0    |    0    |
|partselect|         tmp_V_1_fu_130         |    0    |    0    |
|          |      compare_node_V_fu_141     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   zext   |        zext_ln25_fu_163        |    0    |    0    |
|          |        zext_ln18_fu_180        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |    node_relation_V_1_fu_185    |    0    |    0    |
|          |     node_relation_V_fu_205     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    98   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
| fatherSearch_read_reg_225 |    1   |
|        i1_0_reg_97        |   11   |
|        i_0_reg_108        |   11   |
|        i_1_reg_244        |   11   |
|         i_reg_257         |   11   |
|    nodo_V_read_reg_235    |   11   |
|relationship_V_read_reg_229|    2   |
|   tree_V_addr_1_reg_249   |   10   |
|    tree_V_addr_reg_262    |   10   |
+---------------------------+--------+
|           Total           |   78   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_68 |  p2  |   3  |  11  |   33   ||    15   |
| grp_access_fu_83 |  p0  |   4  |  10  |   40   ||    21   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   73   || 3.67525 ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   98   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   36   |
|  Register |    -   |   78   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   78   |   134  |
+-----------+--------+--------+--------+
