// Seed: 920315092
module module_0 (
    input uwire id_0,
    output supply0 module_0,
    input uwire id_2,
    output wire id_3,
    output uwire id_4,
    input uwire id_5,
    input tri id_6,
    input uwire id_7,
    input wand id_8,
    input tri id_9,
    input wand id_10
    , id_24,
    input tri1 id_11,
    input wire id_12,
    output uwire id_13,
    input supply0 id_14,
    output tri0 id_15,
    output supply0 id_16,
    output wire id_17,
    input wand id_18,
    input wand id_19,
    input uwire id_20,
    input wand id_21,
    output tri0 id_22
);
  wire id_25;
  ;
  logic [7:0] id_26;
  assign id_26[1 :-1] = -1 == -1 ? -1 : 1;
endmodule
module module_0 #(
    parameter id_20 = 32'd59
) (
    input supply0 id_0,
    output tri module_1,
    input supply0 id_2,
    input supply1 id_3
    , id_26,
    input tri id_4,
    output tri0 id_5,
    input wand id_6,
    output uwire id_7
    , id_27,
    input tri1 id_8,
    output supply1 id_9,
    output wor id_10,
    input supply1 id_11,
    output uwire id_12,
    output wor id_13,
    output uwire id_14,
    output supply1 id_15,
    output tri id_16,
    input tri1 id_17,
    output uwire id_18,
    input wire id_19,
    output wand _id_20,
    input tri id_21,
    input uwire id_22,
    input supply0 id_23,
    output supply0 id_24
);
  wire id_28;
  logic [1  !=?  1 : id_20] id_29;
  module_0 modCall_1 (
      id_22,
      id_12,
      id_11,
      id_12,
      id_13,
      id_2,
      id_17,
      id_3,
      id_11,
      id_22,
      id_22,
      id_21,
      id_4,
      id_10,
      id_21,
      id_9,
      id_13,
      id_18,
      id_22,
      id_19,
      id_0,
      id_21,
      id_15
  );
  assign modCall_1.id_9 = 0;
  wire [-1 : 1] id_30;
endmodule
