# VHDL JK Flip-Flop

Implementing a JK Flip-Flop using a 4:1 multiplexer and logic gates in VHDL code.

ðŸ“ƒ [Documentation](https://github.com/c0smin27/VHDL-JK-flip-flop/blob/main/Documentatie%20-%20Automat%20de%20Tranzitie%20JK%20MUX4.1%20-%20Melinte%20Cosmin.pdf)<br>
ðŸ’¾ [Project]()
