// Seed: 150816726
module module_0 (
    output tri1 id_0,
    output wand id_1,
    output tri0 id_2,
    input wor id_3,
    input tri0 module_0,
    input uwire id_5,
    input wand id_6,
    input tri1 id_7,
    input supply1 id_8,
    input supply1 id_9,
    input tri id_10,
    input tri0 id_11,
    input tri0 id_12,
    input wand id_13,
    input wire id_14,
    input supply1 id_15,
    output wand id_16,
    output uwire id_17,
    input wire id_18,
    input wor id_19,
    output wor id_20,
    input tri0 id_21,
    input supply1 id_22,
    output tri0 id_23,
    input supply0 id_24,
    output uwire id_25,
    input supply1 id_26,
    input supply0 id_27,
    input supply1 id_28,
    input supply0 id_29,
    input wand id_30,
    output wire id_31
);
  assign id_25 = 1;
endmodule
module module_1 (
    output logic id_0,
    inout wire id_1,
    input supply1 id_2,
    output uwire id_3,
    input uwire id_4,
    input wand id_5,
    input supply1 id_6
    , id_20,
    input supply1 id_7,
    input wand id_8,
    input tri0 id_9,
    input tri1 id_10,
    input wire id_11,
    input tri1 id_12,
    input tri0 id_13,
    input supply0 id_14
    , id_21,
    input tri0 id_15,
    input wor id_16,
    output tri1 id_17,
    output uwire id_18
);
  assign id_0 = -1;
  module_0 modCall_1 (
      id_18,
      id_1,
      id_18,
      id_8,
      id_2,
      id_8,
      id_14,
      id_12,
      id_14,
      id_16,
      id_12,
      id_12,
      id_9,
      id_4,
      id_10,
      id_7,
      id_18,
      id_1,
      id_1,
      id_8,
      id_3,
      id_6,
      id_7,
      id_3,
      id_4,
      id_3,
      id_6,
      id_6,
      id_8,
      id_7,
      id_9,
      id_17
  );
  assign modCall_1.id_30 = 0;
  logic id_22;
  generate
    for (id_23 = id_16; {-1 ^ -1 == id_7, id_5}; id_0#(1) = -1) begin : LABEL_0
      uwire id_24 = -1 + id_21;
    end
  endgenerate
endmodule
