#! /home/lrocarom/Documents/MASTER_HPC/Q1/PROCESSOR_ARCHITECTURE/PRACTIQUES/iverilog_v12_0/install/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-68-g1fdeb7b98)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/lrocarom/Documents/MASTER_HPC/Q1/PROCESSOR_ARCHITECTURE/PRACTIQUES/iverilog_v12_0/install/lib/ivl/system.vpi";
:vpi_module "/home/lrocarom/Documents/MASTER_HPC/Q1/PROCESSOR_ARCHITECTURE/PRACTIQUES/iverilog_v12_0/install/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/lrocarom/Documents/MASTER_HPC/Q1/PROCESSOR_ARCHITECTURE/PRACTIQUES/iverilog_v12_0/install/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/lrocarom/Documents/MASTER_HPC/Q1/PROCESSOR_ARCHITECTURE/PRACTIQUES/iverilog_v12_0/install/lib/ivl/v2005_math.vpi";
:vpi_module "/home/lrocarom/Documents/MASTER_HPC/Q1/PROCESSOR_ARCHITECTURE/PRACTIQUES/iverilog_v12_0/install/lib/ivl/va_math.vpi";
S_0x3050110 .scope module, "branch_comparision" "branch_comparision" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "branch_operation";
    .port_info 1 /INPUT 32 "data_register_a";
    .port_info 2 /INPUT 32 "data_register_b";
    .port_info 3 /OUTPUT 1 "branch";
v0x3051610_0 .var "branch", 0 0;
o0x7febf7295048 .functor BUFZ 4, c4<zzzz>; HiZ drive
v0x3051710_0 .net "branch_operation", 3 0, o0x7febf7295048;  0 drivers
o0x7febf7295078 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x3055230_0 .net "data_register_a", 31 0, o0x7febf7295078;  0 drivers
o0x7febf72950a8 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x30552d0_0 .net "data_register_b", 31 0, o0x7febf72950a8;  0 drivers
E_0x3011e70 .event anyedge, v0x3051710_0, v0x3055230_0, v0x30552d0_0;
S_0x3056a70 .scope module, "memory_stage" "memory_stage" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "alu_result_in";
    .port_info 3 /INPUT 32 "write_data_in";
    .port_info 4 /INPUT 5 "rd_in";
    .port_info 5 /INPUT 1 "is_load_in";
    .port_info 6 /INPUT 1 "is_store_in";
    .port_info 7 /INPUT 1 "is_write_in";
    .port_info 8 /OUTPUT 32 "wb_data_out";
o0x7febf7295258 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x3079d80_0 .net "alu_result_in", 31 0, o0x7febf7295258;  0 drivers
o0x7febf7295288 .functor BUFZ 1, c4<z>; HiZ drive
v0x3079e60_0 .net "clk", 0 0, o0x7febf7295288;  0 drivers
o0x7febf7295498 .functor BUFZ 1, c4<z>; HiZ drive
v0x3079f00_0 .net "is_load_in", 0 0, o0x7febf7295498;  0 drivers
o0x7febf7295348 .functor BUFZ 1, c4<z>; HiZ drive
v0x3079fa0_0 .net "is_store_in", 0 0, o0x7febf7295348;  0 drivers
o0x7febf72954c8 .functor BUFZ 1, c4<z>; HiZ drive
v0x307a040_0 .net "is_write_in", 0 0, o0x7febf72954c8;  0 drivers
o0x7febf72954f8 .functor BUFZ 5, c4<zzzzz>; HiZ drive
v0x307a0e0_0 .net "rd_in", 4 0, o0x7febf72954f8;  0 drivers
v0x307a180_0 .net "read_data_out", 31 0, L_0x3055120;  1 drivers
o0x7febf7295318 .functor BUFZ 1, c4<z>; HiZ drive
v0x307a240_0 .net "reset", 0 0, o0x7febf7295318;  0 drivers
v0x307a2e0_0 .net "wb_data_out", 31 0, L_0x30881f0;  1 drivers
o0x7febf72952b8 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x307a410_0 .net "write_data_in", 31 0, o0x7febf72952b8;  0 drivers
L_0x30881f0 .functor MUXZ 32, o0x7febf7295258, L_0x3055120, o0x7febf7295498, C4<>;
S_0x3079210 .scope module, "data_mem" "data_memory" 3 27, 4 2 0, S_0x3056a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "store_instruction";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "data_memory_in";
    .port_info 5 /OUTPUT 32 "data_memory_out";
L_0x3055120 .functor BUFZ 32, L_0x3087df0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x305cb50_0 .net *"_ivl_0", 31 0, L_0x3087df0;  1 drivers
v0x305cbf0_0 .net *"_ivl_3", 6 0, L_0x3087ef0;  1 drivers
v0x30794a0_0 .net *"_ivl_4", 13 0, L_0x3087fc0;  1 drivers
L_0x7febf724c018 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x3079560_0 .net *"_ivl_7", 6 0, L_0x7febf724c018;  1 drivers
v0x3079640_0 .net "address", 31 0, o0x7febf7295258;  alias, 0 drivers
v0x3079770_0 .net "clk", 0 0, o0x7febf7295288;  alias, 0 drivers
v0x3079830 .array "data_mem", 4096 0, 31 0;
v0x30798f0_0 .net "data_memory_in", 31 0, o0x7febf72952b8;  alias, 0 drivers
v0x30799d0_0 .net "data_memory_out", 31 0, L_0x3055120;  alias, 1 drivers
v0x3079b40_0 .net "reset", 0 0, o0x7febf7295318;  alias, 0 drivers
v0x3079c00_0 .net "store_instruction", 0 0, o0x7febf7295348;  alias, 0 drivers
E_0x3012c10 .event posedge, v0x3079770_0;
L_0x3087df0 .array/port v0x3079830, L_0x3087fc0;
L_0x3087ef0 .part o0x7febf7295258, 0, 7;
L_0x3087fc0 .concat [ 7 7 0 0], L_0x3087ef0, L_0x7febf724c018;
S_0x30504a0 .scope module, "tb_cpu" "tb_cpu" 5 3;
 .timescale -9 -12;
v0x3087160_0 .var "clk", 0 0;
v0x3087200_0 .var "reset", 0 0;
E_0x3012320 .event posedge, v0x307add0_0;
S_0x307a640 .scope module, "mycpu" "cpu" 5 9, 6 3 0, S_0x30504a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0x3085280_0 .net "alu_operation_write_register", 0 0, v0x307ee80_0;  1 drivers
v0x3085390_0 .net "alu_output", 31 0, v0x307be80_0;  1 drivers
v0x3085450_0 .net "alu_type", 3 0, v0x307ef60_0;  1 drivers
v0x30854f0_0 .net "branch", 0 0, v0x307f020_0;  1 drivers
v0x3085590_0 .net "branch_type_operation", 3 0, v0x307f0c0_0;  1 drivers
v0x30856a0_0 .net "clk", 0 0, v0x3087160_0;  1 drivers
v0x3085740_0 .net "data_register_a", 31 0, L_0x3088fc0;  1 drivers
v0x3085800_0 .net "data_register_b", 31 0, L_0x30891f0;  1 drivers
v0x30858c0_0 .net "data_register_d", 31 0, L_0x3089520;  1 drivers
v0x3085980_0 .net "ex_alu_type", 3 0, v0x307d8e0_0;  1 drivers
v0x3085a40_0 .net "ex_branch", 0 0, v0x307d9a0_0;  1 drivers
v0x3085b30_0 .net "ex_branch_type", 3 0, v0x307da40_0;  1 drivers
v0x3085bf0_0 .net "ex_data_a", 31 0, v0x307db00_0;  1 drivers
v0x3085c90_0 .net "ex_data_b", 31 0, v0x307dc10_0;  1 drivers
v0x3085d50_0 .net "ex_data_d", 31 0, v0x307dd20_0;  1 drivers
v0x3085e10_0 .net "ex_jump", 0 0, v0x307de00_0;  1 drivers
v0x3085eb0_0 .net "ex_load_mem", 0 0, v0x307dec0_0;  1 drivers
v0x3086060_0 .net "ex_panic", 0 0, v0x307dfb0_0;  1 drivers
v0x3086100_0 .net "ex_store_mem", 0 0, v0x307e070_0;  1 drivers
v0x30861a0_0 .net "ex_write_reg", 0 0, v0x307e160_0;  1 drivers
v0x3086240_0 .net "instruction", 31 0, L_0x3088690;  1 drivers
v0x30862e0_0 .net "instruction_pipeline", 31 0, v0x3081830_0;  1 drivers
v0x3086380_0 .net "jump", 0 0, v0x307f310_0;  1 drivers
v0x3086420_0 .net "m_alu_output", 31 0, v0x307acf0_0;  1 drivers
v0x30864c0_0 .net "m_load_mem", 0 0, v0x307af60_0;  1 drivers
v0x3086560_0 .net "m_store_mem", 0 0, v0x307b130_0;  1 drivers
v0x3086600_0 .net "m_write_reg", 0 0, v0x307b2b0_0;  1 drivers
v0x30866a0_0 .net "mem_read_word", 0 0, v0x307f3b0_0;  1 drivers
v0x3086740_0 .net "mem_write_word", 0 0, v0x307f5c0_0;  1 drivers
v0x30867e0_0 .var "new_register_data", 31 0;
o0x7febf72970b8 .functor BUFZ 13, c4<zzzzzzzzzzzzz>; HiZ drive
v0x3086880_0 .net "offset", 12 0, o0x7febf72970b8;  0 drivers
v0x3086970_0 .net "panic", 0 0, v0x307f4f0_0;  1 drivers
v0x3086a10_0 .net "pc_pipeline", 31 0, v0x30819b0_0;  1 drivers
v0x3086cc0_0 .net "program_counter", 31 0, L_0x30882b0;  1 drivers
v0x3086d60_0 .net "reg_a", 4 0, L_0x3088a00;  1 drivers
v0x3086e00_0 .net "reg_b", 4 0, L_0x3088b60;  1 drivers
v0x3086ea0_0 .net "reg_d", 4 0, L_0x3088830;  1 drivers
o0x7febf7297658 .functor BUFZ 1, c4<z>; HiZ drive
v0x3086f60_0 .net "reg_write", 0 0, o0x7febf7297658;  0 drivers
v0x3087000_0 .net "reset", 0 0, v0x3087200_0;  1 drivers
o0x7febf7296038 .functor BUFZ 1, c4<z>; HiZ drive
v0x30870a0_0 .net "write_reg", 0 0, o0x7febf7296038;  0 drivers
S_0x307a860 .scope module, "alu_register" "alu_register" 6 134, 7 1 0, S_0x307a640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "is_write_in";
    .port_info 3 /INPUT 1 "is_load_in";
    .port_info 4 /INPUT 1 "is_store_in";
    .port_info 5 /INPUT 32 "alu_result_in";
    .port_info 6 /OUTPUT 1 "is_write_out";
    .port_info 7 /OUTPUT 1 "is_load_out";
    .port_info 8 /OUTPUT 1 "is_store_out";
    .port_info 9 /OUTPUT 32 "alu_result_out";
v0x307abf0_0 .net "alu_result_in", 31 0, v0x307be80_0;  alias, 1 drivers
v0x307acf0_0 .var "alu_result_out", 31 0;
v0x307add0_0 .net "clk", 0 0, v0x3087160_0;  alias, 1 drivers
v0x307aea0_0 .net "is_load_in", 0 0, v0x307dec0_0;  alias, 1 drivers
v0x307af60_0 .var "is_load_out", 0 0;
v0x307b070_0 .net "is_store_in", 0 0, v0x307e070_0;  alias, 1 drivers
v0x307b130_0 .var "is_store_out", 0 0;
v0x307b1f0_0 .net "is_write_in", 0 0, v0x307e160_0;  alias, 1 drivers
v0x307b2b0_0 .var "is_write_out", 0 0;
v0x307b400_0 .net "reset", 0 0, v0x3087200_0;  alias, 1 drivers
E_0x3065940 .event posedge, v0x307b400_0, v0x307add0_0;
S_0x307b600 .scope module, "alu_stage" "alu_stage" 6 123, 8 1 0, S_0x307a640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "alu_op1";
    .port_info 3 /INPUT 32 "alu_op2";
    .port_info 4 /INPUT 4 "alu_operation";
    .port_info 5 /INPUT 1 "is_write_in";
    .port_info 6 /INPUT 1 "is_store_in";
    .port_info 7 /INPUT 1 "is_load_in";
    .port_info 8 /INPUT 1 "is_branch";
    .port_info 9 /OUTPUT 32 "alu_result";
v0x307c000_0 .net "alu_op1", 31 0, v0x307db00_0;  alias, 1 drivers
v0x307c0e0_0 .net "alu_op2", 31 0, v0x307dc10_0;  alias, 1 drivers
v0x307c1b0_0 .net "alu_operation", 3 0, v0x307d8e0_0;  alias, 1 drivers
v0x307c2b0_0 .net "alu_result", 31 0, v0x307be80_0;  alias, 1 drivers
v0x307c3a0_0 .net "clk", 0 0, v0x3087160_0;  alias, 1 drivers
v0x307c490_0 .net "is_branch", 0 0, v0x307d9a0_0;  alias, 1 drivers
v0x307c530_0 .net "is_load_in", 0 0, v0x307dec0_0;  alias, 1 drivers
v0x307c5d0_0 .net "is_store_in", 0 0, v0x307e070_0;  alias, 1 drivers
v0x307c6a0_0 .net "is_write_in", 0 0, v0x307e160_0;  alias, 1 drivers
o0x7febf7295c48 .functor BUFZ 1, c4<z>; HiZ drive
v0x307c800_0 .net "rst", 0 0, o0x7febf7295c48;  0 drivers
S_0x307b900 .scope module, "alu" "alu_module" 8 19, 9 4 0, S_0x307b600;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg_a";
    .port_info 1 /INPUT 32 "reg_b";
    .port_info 2 /INPUT 4 "alu_ctrl";
    .port_info 3 /OUTPUT 32 "result_value";
v0x307bbb0_0 .net "alu_ctrl", 3 0, v0x307d8e0_0;  alias, 1 drivers
v0x307bcb0_0 .net "reg_a", 31 0, v0x307db00_0;  alias, 1 drivers
v0x307bd90_0 .net "reg_b", 31 0, v0x307dc10_0;  alias, 1 drivers
v0x307be80_0 .var "result_value", 31 0;
E_0x3065b50 .event anyedge, v0x307bbb0_0, v0x307bcb0_0, v0x307bd90_0;
S_0x307c980 .scope module, "decoder_register" "id_register" 6 86, 10 1 0, S_0x307a640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "in_data_register_a";
    .port_info 3 /INPUT 32 "in_data_register_b";
    .port_info 4 /INPUT 32 "in_data_register_d";
    .port_info 5 /INPUT 4 "in_alu_operation_type";
    .port_info 6 /INPUT 1 "in_write_register";
    .port_info 7 /INPUT 1 "in_load_word_memory";
    .port_info 8 /INPUT 1 "in_store_word_memory";
    .port_info 9 /INPUT 1 "in_branch";
    .port_info 10 /INPUT 4 "in_branch_operation_type";
    .port_info 11 /INPUT 1 "in_jump";
    .port_info 12 /INPUT 1 "in_panic";
    .port_info 13 /OUTPUT 32 "out_data_register_a";
    .port_info 14 /OUTPUT 32 "out_data_register_b";
    .port_info 15 /OUTPUT 32 "out_data_register_d";
    .port_info 16 /OUTPUT 4 "out_alu_operation_type";
    .port_info 17 /OUTPUT 1 "out_write_register";
    .port_info 18 /OUTPUT 1 "out_load_word_memory";
    .port_info 19 /OUTPUT 1 "out_store_word_memory";
    .port_info 20 /OUTPUT 1 "out_branch";
    .port_info 21 /OUTPUT 4 "out_branch_operation_type";
    .port_info 22 /OUTPUT 1 "out_jump";
    .port_info 23 /OUTPUT 1 "out_panic";
v0x307ce50_0 .net "clk", 0 0, v0x3087160_0;  alias, 1 drivers
v0x307cf40_0 .net "in_alu_operation_type", 3 0, v0x307ef60_0;  alias, 1 drivers
v0x307d020_0 .net "in_branch", 0 0, v0x307f020_0;  alias, 1 drivers
v0x307d0c0_0 .net "in_branch_operation_type", 3 0, v0x307f0c0_0;  alias, 1 drivers
v0x307d1a0_0 .net "in_data_register_a", 31 0, L_0x3088fc0;  alias, 1 drivers
v0x307d2d0_0 .net "in_data_register_b", 31 0, L_0x30891f0;  alias, 1 drivers
v0x307d3b0_0 .net "in_data_register_d", 31 0, L_0x3089520;  alias, 1 drivers
v0x307d490_0 .net "in_jump", 0 0, v0x307f310_0;  alias, 1 drivers
v0x307d550_0 .net "in_load_word_memory", 0 0, v0x307f3b0_0;  alias, 1 drivers
v0x307d6a0_0 .net "in_panic", 0 0, v0x307f4f0_0;  alias, 1 drivers
v0x307d760_0 .net "in_store_word_memory", 0 0, v0x307f5c0_0;  alias, 1 drivers
v0x307d820_0 .net "in_write_register", 0 0, o0x7febf7296038;  alias, 0 drivers
v0x307d8e0_0 .var "out_alu_operation_type", 3 0;
v0x307d9a0_0 .var "out_branch", 0 0;
v0x307da40_0 .var "out_branch_operation_type", 3 0;
v0x307db00_0 .var "out_data_register_a", 31 0;
v0x307dc10_0 .var "out_data_register_b", 31 0;
v0x307dd20_0 .var "out_data_register_d", 31 0;
v0x307de00_0 .var "out_jump", 0 0;
v0x307dec0_0 .var "out_load_word_memory", 0 0;
v0x307dfb0_0 .var "out_panic", 0 0;
v0x307e070_0 .var "out_store_word_memory", 0 0;
v0x307e160_0 .var "out_write_register", 0 0;
v0x307e250_0 .net "reset", 0 0, v0x3087200_0;  alias, 1 drivers
S_0x307e6a0 .scope module, "decoder_stage" "decode_stage" 6 70, 11 1 0, S_0x307a640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /OUTPUT 5 "reg_a";
    .port_info 4 /OUTPUT 5 "reg_b";
    .port_info 5 /OUTPUT 5 "reg_d";
    .port_info 6 /OUTPUT 1 "alu_operation";
    .port_info 7 /OUTPUT 4 "alu_operation_type";
    .port_info 8 /OUTPUT 1 "write_register";
    .port_info 9 /OUTPUT 1 "load_word_memory";
    .port_info 10 /OUTPUT 1 "store_word_memory";
    .port_info 11 /OUTPUT 1 "branch";
    .port_info 12 /OUTPUT 4 "branch_operation_type";
    .port_info 13 /OUTPUT 1 "jump";
    .port_info 14 /OUTPUT 1 "panic";
v0x30802e0_0 .net "alu_operation", 0 0, v0x307ee80_0;  alias, 1 drivers
v0x30803a0_0 .net "alu_operation_type", 3 0, v0x307ef60_0;  alias, 1 drivers
v0x3080490_0 .net "branch", 0 0, v0x307f020_0;  alias, 1 drivers
v0x3080580_0 .net "branch_operation_type", 3 0, v0x307f0c0_0;  alias, 1 drivers
v0x3080670_0 .net "clk", 0 0, v0x3087160_0;  alias, 1 drivers
v0x3080760_0 .net "funct3", 2 0, L_0x3088960;  1 drivers
v0x3080870_0 .net "funct7", 6 0, L_0x3088da0;  1 drivers
v0x3080980_0 .net "instruction", 31 0, v0x3081830_0;  alias, 1 drivers
v0x3080a40_0 .net "jump", 0 0, v0x307f310_0;  alias, 1 drivers
v0x3080b70_0 .net "load_word_memory", 0 0, v0x307f3b0_0;  alias, 1 drivers
v0x3080c60_0 .net "opcode", 6 0, L_0x3088700;  1 drivers
v0x3080d50_0 .net "panic", 0 0, v0x307f4f0_0;  alias, 1 drivers
v0x3080e40_0 .net "reg_a", 4 0, L_0x3088a00;  alias, 1 drivers
v0x3080f00_0 .net "reg_b", 4 0, L_0x3088b60;  alias, 1 drivers
v0x3080fa0_0 .net "reg_d", 4 0, L_0x3088830;  alias, 1 drivers
v0x3081040_0 .net "reset", 0 0, v0x3087200_0;  alias, 1 drivers
v0x3081130_0 .net "store_word_memory", 0 0, v0x307f5c0_0;  alias, 1 drivers
v0x3081220_0 .net "write_register", 0 0, v0x307f690_0;  1 drivers
S_0x307ea70 .scope module, "control" "control_module" 11 31, 12 1 0, S_0x307e6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 1 "alu_operation";
    .port_info 4 /OUTPUT 4 "alu_operation_type";
    .port_info 5 /OUTPUT 1 "write_register";
    .port_info 6 /OUTPUT 1 "load_word_memory";
    .port_info 7 /OUTPUT 1 "store_word_memory";
    .port_info 8 /OUTPUT 1 "branch";
    .port_info 9 /OUTPUT 4 "branch_operation_type";
    .port_info 10 /OUTPUT 1 "jump";
    .port_info 11 /OUTPUT 1 "panic";
v0x307ee80_0 .var "alu_operation", 0 0;
v0x307ef60_0 .var "alu_operation_type", 3 0;
v0x307f020_0 .var "branch", 0 0;
v0x307f0c0_0 .var "branch_operation_type", 3 0;
v0x307f160_0 .net "funct3", 2 0, L_0x3088960;  alias, 1 drivers
v0x307f250_0 .net "funct7", 6 0, L_0x3088da0;  alias, 1 drivers
v0x307f310_0 .var "jump", 0 0;
v0x307f3b0_0 .var "load_word_memory", 0 0;
v0x307f450_0 .net "opcode", 6 0, L_0x3088700;  alias, 1 drivers
v0x307f4f0_0 .var "panic", 0 0;
v0x307f5c0_0 .var "store_word_memory", 0 0;
v0x307f690_0 .var "write_register", 0 0;
E_0x307ee00 .event anyedge, v0x307f450_0, v0x307f250_0, v0x307f160_0;
S_0x307f890 .scope module, "decoder" "decode_instruction" 11 23, 13 1 0, S_0x307e6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 5 "rs1";
    .port_info 3 /OUTPUT 5 "rs2";
    .port_info 4 /OUTPUT 5 "rd";
    .port_info 5 /OUTPUT 3 "funct3";
    .port_info 6 /OUTPUT 7 "funct7";
v0x307fb70_0 .net "funct3", 2 0, L_0x3088960;  alias, 1 drivers
v0x307fc60_0 .net "funct7", 6 0, L_0x3088da0;  alias, 1 drivers
v0x307fd30_0 .net "instruction", 31 0, v0x3081830_0;  alias, 1 drivers
v0x307fe00_0 .net "opcode", 6 0, L_0x3088700;  alias, 1 drivers
v0x307fef0_0 .net "rd", 4 0, L_0x3088830;  alias, 1 drivers
v0x3080000_0 .net "rs1", 4 0, L_0x3088a00;  alias, 1 drivers
v0x30800e0_0 .net "rs2", 4 0, L_0x3088b60;  alias, 1 drivers
L_0x3088700 .part v0x3081830_0, 0, 7;
L_0x3088830 .part v0x3081830_0, 7, 5;
L_0x3088960 .part v0x3081830_0, 12, 3;
L_0x3088a00 .part v0x3081830_0, 15, 5;
L_0x3088b60 .part v0x3081830_0, 20, 5;
L_0x3088da0 .part v0x3081830_0, 25, 7;
S_0x3081460 .scope module, "fetch_register" "if_register" 6 59, 14 1 0, S_0x307a640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /INPUT 32 "instruction_in";
    .port_info 4 /OUTPUT 32 "pc_out";
    .port_info 5 /OUTPUT 32 "instruction_out";
v0x3081690_0 .net "clk", 0 0, v0x3087160_0;  alias, 1 drivers
v0x3081750_0 .net "instruction_in", 31 0, L_0x3088690;  alias, 1 drivers
v0x3081830_0 .var "instruction_out", 31 0;
v0x30818d0_0 .net "pc_in", 31 0, L_0x30882b0;  alias, 1 drivers
v0x30819b0_0 .var "pc_out", 31 0;
v0x3081ae0_0 .net "reset", 0 0, v0x3087200_0;  alias, 1 drivers
S_0x3081c80 .scope module, "fetch_stage" "m_fetch" 6 48, 15 1 0, S_0x307a640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 13 "branch_target";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 32 "jump_target";
    .port_info 4 /INPUT 1 "jump";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 1 "panic";
    .port_info 7 /OUTPUT 32 "pc_out";
    .port_info 8 /OUTPUT 32 "instruction_out";
v0x3083340_0 .net "branch", 0 0, v0x307f020_0;  alias, 1 drivers
v0x3083490_0 .net "branch_target", 12 0, o0x7febf72970b8;  alias, 0 drivers
v0x3083550_0 .net "clk", 0 0, v0x3087160_0;  alias, 1 drivers
v0x30835f0_0 .net "instruction_out", 31 0, L_0x3088690;  alias, 1 drivers
v0x3083690_0 .net "jump", 0 0, v0x307f310_0;  alias, 1 drivers
v0x30837c0_0 .net "jump_target", 31 0, L_0x3088fc0;  alias, 1 drivers
v0x3083860_0 .net "panic", 0 0, v0x307f4f0_0;  alias, 1 drivers
v0x3083990_0 .net "pc_out", 31 0, L_0x30882b0;  alias, 1 drivers
v0x3083a50_0 .net "reset", 0 0, v0x3087200_0;  alias, 1 drivers
S_0x3081eb0 .scope module, "memory_ins" "instruction_memory" 15 23, 16 2 0, S_0x3081c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "program_counter";
    .port_info 1 /OUTPUT 32 "instruction_out";
L_0x3088690 .functor BUFZ 32, L_0x3088370, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x3082120_0 .net *"_ivl_0", 31 0, L_0x3088370;  1 drivers
v0x3082220_0 .net *"_ivl_3", 7 0, L_0x3088430;  1 drivers
v0x3082300_0 .net *"_ivl_4", 9 0, L_0x3088500;  1 drivers
L_0x7febf724c060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x30823c0_0 .net *"_ivl_7", 1 0, L_0x7febf724c060;  1 drivers
v0x30824a0 .array "instr_mem", 255 0, 31 0;
v0x30825b0_0 .net "instruction_out", 31 0, L_0x3088690;  alias, 1 drivers
v0x3082670_0 .net "program_counter", 31 0, L_0x30882b0;  alias, 1 drivers
L_0x3088370 .array/port v0x30824a0, L_0x3088500;
L_0x3088430 .part L_0x30882b0, 2, 8;
L_0x3088500 .concat [ 8 2 0 0], L_0x3088430, L_0x7febf724c060;
S_0x3082750 .scope module, "pc" "m_program_counter" 15 13, 17 1 0, S_0x3081c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 13 "branch_target";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 32 "jump_target";
    .port_info 4 /INPUT 1 "jump";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 1 "panic";
    .port_info 7 /OUTPUT 32 "pc_out";
L_0x3003c90 .functor BUFZ 32, v0x3082980_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x30882b0 .functor BUFZ 32, v0x3082980_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x3082980_0 .var "PC_reg", 31 0;
v0x3082a60_0 .net "branch", 0 0, v0x307f020_0;  alias, 1 drivers
v0x3082b20_0 .net "branch_target", 12 0, o0x7febf72970b8;  alias, 0 drivers
v0x3082bc0_0 .net "clk", 0 0, v0x3087160_0;  alias, 1 drivers
v0x3082c60_0 .net "jump", 0 0, v0x307f310_0;  alias, 1 drivers
v0x3082d50_0 .net "jump_target", 31 0, L_0x3088fc0;  alias, 1 drivers
v0x3082e10_0 .net "panic", 0 0, v0x307f4f0_0;  alias, 1 drivers
v0x3082eb0_0 .net "pc_out", 31 0, L_0x30882b0;  alias, 1 drivers
v0x3082fa0_0 .net "pc_out_2", 31 0, L_0x3003c90;  1 drivers
v0x3083110_0 .net "reset", 0 0, v0x3087200_0;  alias, 1 drivers
S_0x3083ca0 .scope module, "register_table" "register_table" 6 150, 18 2 0, S_0x307a640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "register_a";
    .port_info 3 /INPUT 5 "register_b";
    .port_info 4 /INPUT 5 "register_d";
    .port_info 5 /INPUT 32 "data_register_d_in";
    .port_info 6 /INPUT 1 "write_register_d";
    .port_info 7 /OUTPUT 32 "data_register_a";
    .port_info 8 /OUTPUT 32 "data_register_b";
    .port_info 9 /OUTPUT 32 "data_register_d_out";
L_0x3088fc0 .functor BUFZ 32, L_0x3088e80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x30891f0 .functor BUFZ 32, L_0x3089030, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x3089520 .functor BUFZ 32, L_0x30892b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x3083fc0_0 .net *"_ivl_0", 31 0, L_0x3088e80;  1 drivers
v0x30840c0_0 .net *"_ivl_10", 6 0, L_0x30890d0;  1 drivers
L_0x7febf724c0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x30841a0_0 .net *"_ivl_13", 1 0, L_0x7febf724c0f0;  1 drivers
v0x3084260_0 .net *"_ivl_16", 31 0, L_0x30892b0;  1 drivers
v0x3084340_0 .net *"_ivl_18", 6 0, L_0x3089350;  1 drivers
v0x3084420_0 .net *"_ivl_2", 6 0, L_0x3088f20;  1 drivers
L_0x7febf724c138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x3084500_0 .net *"_ivl_21", 1 0, L_0x7febf724c138;  1 drivers
L_0x7febf724c0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x30845e0_0 .net *"_ivl_5", 1 0, L_0x7febf724c0a8;  1 drivers
v0x30846c0_0 .net *"_ivl_8", 31 0, L_0x3089030;  1 drivers
v0x3084830_0 .net "clk", 0 0, v0x3087160_0;  alias, 1 drivers
v0x30848d0 .array "data_register", 31 0, 31 0;
v0x3084990_0 .net "data_register_a", 31 0, L_0x3088fc0;  alias, 1 drivers
v0x3084a50_0 .net "data_register_b", 31 0, L_0x30891f0;  alias, 1 drivers
v0x3084b10_0 .net "data_register_d_in", 31 0, v0x30867e0_0;  1 drivers
v0x3084bd0_0 .net "data_register_d_out", 31 0, L_0x3089520;  alias, 1 drivers
v0x3084c90_0 .var/i "i", 31 0;
v0x3084d50_0 .net "register_a", 4 0, L_0x3088a00;  alias, 1 drivers
v0x3084e10_0 .net "register_b", 4 0, L_0x3088b60;  alias, 1 drivers
v0x3084ed0_0 .net "register_d", 4 0, L_0x3088830;  alias, 1 drivers
v0x3084fe0_0 .net "reset", 0 0, v0x3087200_0;  alias, 1 drivers
v0x3085080_0 .net "write_register_d", 0 0, o0x7febf7297658;  alias, 0 drivers
E_0x307fa40/0 .event anyedge, v0x307b400_0;
E_0x307fa40/1 .event posedge, v0x307add0_0;
E_0x307fa40 .event/or E_0x307fa40/0, E_0x307fa40/1;
L_0x3088e80 .array/port v0x30848d0, L_0x3088f20;
L_0x3088f20 .concat [ 5 2 0 0], L_0x3088a00, L_0x7febf724c0a8;
L_0x3089030 .array/port v0x30848d0, L_0x30890d0;
L_0x30890d0 .concat [ 5 2 0 0], L_0x3088b60, L_0x7febf724c0f0;
L_0x30892b0 .array/port v0x30848d0, L_0x3089350;
L_0x3089350 .concat [ 5 2 0 0], L_0x3088830, L_0x7febf724c138;
S_0x3062040 .scope module, "wb_register" "wb_register" 19 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "new_register_data_in";
    .port_info 3 /INPUT 1 "is_write_in";
    .port_info 4 /INPUT 4 "register_d_in";
    .port_info 5 /OUTPUT 32 "new_register_data_out";
    .port_info 6 /OUTPUT 1 "is_write_out";
    .port_info 7 /OUTPUT 4 "register_d_out";
o0x7febf72978c8 .functor BUFZ 1, c4<z>; HiZ drive
v0x3087320_0 .net "clk", 0 0, o0x7febf72978c8;  0 drivers
o0x7febf72978f8 .functor BUFZ 1, c4<z>; HiZ drive
v0x3087400_0 .net "is_write_in", 0 0, o0x7febf72978f8;  0 drivers
v0x30874c0_0 .var "is_write_out", 0 0;
o0x7febf7297958 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x3087560_0 .net "new_register_data_in", 31 0, o0x7febf7297958;  0 drivers
v0x3087640_0 .var "new_register_data_out", 31 0;
o0x7febf72979b8 .functor BUFZ 4, c4<zzzz>; HiZ drive
v0x3087720_0 .net "register_d_in", 3 0, o0x7febf72979b8;  0 drivers
v0x3087800_0 .var "register_d_out", 3 0;
o0x7febf7297a18 .functor BUFZ 1, c4<z>; HiZ drive
v0x30878e0_0 .net "reset", 0 0, o0x7febf7297a18;  0 drivers
E_0x30872c0 .event posedge, v0x30878e0_0, v0x3087320_0;
S_0x30611f0 .scope module, "wb_stage" "wb_stage" 20 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "new_register_data";
    .port_info 1 /INPUT 1 "is_write";
    .port_info 2 /INPUT 4 "data_register_d";
o0x7febf7297bc8 .functor BUFZ 4, c4<zzzz>; HiZ drive
v0x3087af0_0 .net "data_register_d", 3 0, o0x7febf7297bc8;  0 drivers
o0x7febf7297bf8 .functor BUFZ 1, c4<z>; HiZ drive
v0x3087bf0_0 .net "is_write", 0 0, o0x7febf7297bf8;  0 drivers
o0x7febf7297c28 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x3087cb0_0 .net "new_register_data", 31 0, o0x7febf7297c28;  0 drivers
    .scope S_0x3050110;
T_0 ;
    %wait E_0x3011e70;
    %load/vec4 v0x3051710_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x3051610_0, 0, 1;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x3055230_0;
    %load/vec4 v0x30552d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x3051610_0, 0, 1;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x30552d0_0;
    %load/vec4 v0x3055230_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x3051610_0, 0, 1;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x30552d0_0;
    %load/vec4 v0x3055230_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x3051610_0, 0, 1;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x3079210;
T_1 ;
    %pushi/vec4 17456, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x3079830, 4, 0;
    %pushi/vec4 34320, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x3079830, 4, 0;
    %pushi/vec4 17456, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x3079830, 4, 0;
    %pushi/vec4 403, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x3079830, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x3079210;
T_2 ;
    %wait E_0x3012c10;
    %load/vec4 v0x3079c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x30798f0_0;
    %load/vec4 v0x3079640_0;
    %parti/s 7, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x3079830, 0, 4;
T_2.0 ;
    %load/vec4 v0x3079c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %vpi_call 4 26 "$display", "STORING  VALUE %h and mem[%h]", v0x30798f0_0, &PV<v0x3079640_0, 0, 7> {0 0 0};
T_2.2 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x3082750;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x3082980_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x3082750;
T_4 ;
    %wait E_0x3065940;
    %load/vec4 v0x3083110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x3082980_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x3082a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x3082980_0;
    %pad/u 34;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v0x3082b20_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %pad/u 32;
    %assign/vec4 v0x3082980_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x3082c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x3082d50_0;
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %assign/vec4 v0x3082980_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x3082e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 268435440, 0, 32;
    %assign/vec4 v0x3082980_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x3082980_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x3082980_0, 0;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x3081eb0;
T_5 ;
    %pushi/vec4 3211443, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x30824a0, 4, 0;
    %pushi/vec4 7537587, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x30824a0, 4, 0;
    %pushi/vec4 12944819, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x30824a0, 4, 0;
    %pushi/vec4 17456, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x30824a0, 4, 0;
    %pushi/vec4 34320, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x30824a0, 4, 0;
    %pushi/vec4 1073, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x30824a0, 4, 0;
    %pushi/vec4 34320, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x30824a0, 4, 0;
    %pushi/vec4 1058, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x30824a0, 4, 0;
    %pushi/vec4 1073, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x30824a0, 4, 0;
    %pushi/vec4 1073, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x30824a0, 4, 0;
    %end;
    .thread T_5;
    .scope S_0x3081460;
T_6 ;
    %wait E_0x3065940;
    %load/vec4 v0x3081ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x30819b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x3081830_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x30818d0_0;
    %assign/vec4 v0x30819b0_0, 0;
    %load/vec4 v0x3081750_0;
    %assign/vec4 v0x3081830_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x307ea70;
T_7 ;
    %wait E_0x307ee00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x307ee80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x307ef60_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x307f690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x307f3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x307f5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x307f020_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x307f0c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x307f310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x307f4f0_0, 0, 1;
    %load/vec4 v0x307f450_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x307f4f0_0, 0, 1;
    %jmp T_7.10;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x307ee80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x307f690_0, 0, 1;
    %load/vec4 v0x307f250_0;
    %load/vec4 v0x307f160_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 10;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x307f4f0_0, 0, 1;
    %jmp T_7.16;
T_7.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x307ef60_0, 0, 4;
    %jmp T_7.16;
T_7.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x307ef60_0, 0, 4;
    %jmp T_7.16;
T_7.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x307ef60_0, 0, 4;
    %jmp T_7.16;
T_7.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x307ef60_0, 0, 4;
    %jmp T_7.16;
T_7.16 ;
    %pop/vec4 1;
    %jmp T_7.10;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x307ee80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x307f690_0, 0, 1;
    %load/vec4 v0x307f160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x307f4f0_0, 0, 1;
    %jmp T_7.21;
T_7.17 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x307ef60_0, 0, 4;
    %jmp T_7.21;
T_7.18 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x307ef60_0, 0, 4;
    %jmp T_7.21;
T_7.19 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x307ef60_0, 0, 4;
    %jmp T_7.21;
T_7.21 ;
    %pop/vec4 1;
    %jmp T_7.10;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x307f3b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x307f690_0, 0, 1;
    %jmp T_7.10;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x307f5c0_0, 0, 1;
    %jmp T_7.10;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x307f020_0, 0, 1;
    %load/vec4 v0x307f160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x307f4f0_0, 0, 1;
    %jmp T_7.27;
T_7.22 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x307f0c0_0, 0, 4;
    %jmp T_7.27;
T_7.23 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x307f0c0_0, 0, 4;
    %jmp T_7.27;
T_7.24 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x307f0c0_0, 0, 4;
    %jmp T_7.27;
T_7.25 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x307f0c0_0, 0, 4;
    %jmp T_7.27;
T_7.27 ;
    %pop/vec4 1;
    %jmp T_7.10;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x307f310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x307f690_0, 0, 1;
    %jmp T_7.10;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x307f310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x307f690_0, 0, 1;
    %jmp T_7.10;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x307f690_0, 0, 1;
    %jmp T_7.10;
T_7.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x307f690_0, 0, 1;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x307c980;
T_8 ;
    %wait E_0x3065940;
    %load/vec4 v0x307e250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x307db00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x307dc10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x307dd20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x307d8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x307e160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x307dec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x307e070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x307d9a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x307da40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x307de00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x307dfb0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x307d1a0_0;
    %assign/vec4 v0x307db00_0, 0;
    %load/vec4 v0x307d2d0_0;
    %assign/vec4 v0x307dc10_0, 0;
    %load/vec4 v0x307d3b0_0;
    %assign/vec4 v0x307dd20_0, 0;
    %load/vec4 v0x307cf40_0;
    %assign/vec4 v0x307d8e0_0, 0;
    %load/vec4 v0x307d820_0;
    %assign/vec4 v0x307e160_0, 0;
    %load/vec4 v0x307d550_0;
    %assign/vec4 v0x307dec0_0, 0;
    %load/vec4 v0x307d760_0;
    %assign/vec4 v0x307e070_0, 0;
    %load/vec4 v0x307d020_0;
    %assign/vec4 v0x307d9a0_0, 0;
    %load/vec4 v0x307d0c0_0;
    %assign/vec4 v0x307da40_0, 0;
    %load/vec4 v0x307d490_0;
    %assign/vec4 v0x307de00_0, 0;
    %load/vec4 v0x307d6a0_0;
    %assign/vec4 v0x307dfb0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x307b900;
T_9 ;
    %wait E_0x3065b50;
    %load/vec4 v0x307bbb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x307be80_0, 0, 32;
    %jmp T_9.6;
T_9.0 ;
    %load/vec4 v0x307bcb0_0;
    %load/vec4 v0x307bd90_0;
    %add;
    %store/vec4 v0x307be80_0, 0, 32;
    %jmp T_9.6;
T_9.1 ;
    %load/vec4 v0x307bcb0_0;
    %load/vec4 v0x307bd90_0;
    %sub;
    %store/vec4 v0x307be80_0, 0, 32;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0x307bcb0_0;
    %load/vec4 v0x307bd90_0;
    %and;
    %store/vec4 v0x307be80_0, 0, 32;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0x307bcb0_0;
    %load/vec4 v0x307bd90_0;
    %or;
    %store/vec4 v0x307be80_0, 0, 32;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0x307bcb0_0;
    %load/vec4 v0x307bd90_0;
    %mul;
    %store/vec4 v0x307be80_0, 0, 32;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x307a860;
T_10 ;
    %wait E_0x3065940;
    %load/vec4 v0x307b400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x307b2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x307af60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x307b130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x307acf0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x307b1f0_0;
    %assign/vec4 v0x307b2b0_0, 0;
    %load/vec4 v0x307aea0_0;
    %assign/vec4 v0x307af60_0, 0;
    %load/vec4 v0x307b070_0;
    %assign/vec4 v0x307b130_0, 0;
    %load/vec4 v0x307abf0_0;
    %assign/vec4 v0x307acf0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x3083ca0;
T_11 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x30848d0, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x30848d0, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x30848d0, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x30848d0, 4, 0;
    %end;
    .thread T_11;
    .scope S_0x3083ca0;
T_12 ;
    %wait E_0x307fa40;
    %load/vec4 v0x3085080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x3084b10_0;
    %load/vec4 v0x3084ed0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x30848d0, 0, 4;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x3084fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x3084c90_0, 0, 32;
T_12.4 ; Top of for-loop
    %load/vec4 v0x3084c90_0;
    %cmpi/s 32, 0, 32;
	  %jmp/0xz T_12.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x3084c90_0;
    %store/vec4a v0x30848d0, 4, 0;
T_12.6 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x3084c90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x3084c90_0, 0, 32;
    %jmp T_12.4;
T_12.5 ; for-loop exit label
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x30504a0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x3087160_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x30504a0;
T_14 ;
    %delay 5000, 0;
    %load/vec4 v0x3087160_0;
    %inv;
    %store/vec4 v0x3087160_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x30504a0;
T_15 ;
    %vpi_call 5 20 "$dumpfile", "build/cpu_wave.vcd" {0 0 0};
    %vpi_call 5 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x30504a0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x3087200_0, 0, 1;
    %delay 0, 0;
    %delay 10000, 0;
    %delay 20000, 0;
    %delay 40000, 0;
    %delay 70000, 0;
    %pushi/vec4 20, 0, 32;
T_15.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_15.1, 5;
    %jmp/1 T_15.1, 4;
    %subi 1, 0, 32;
    %wait E_0x3012320;
    %jmp T_15.0;
T_15.1 ;
    %pop/vec4 1;
    %vpi_call 5 38 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x3062040;
T_16 ;
    %wait E_0x30872c0;
    %load/vec4 v0x30878e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x3087640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x30874c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x3087800_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x3087560_0;
    %assign/vec4 v0x3087640_0, 0;
    %load/vec4 v0x3087400_0;
    %assign/vec4 v0x30874c0_0, 0;
    %load/vec4 v0x3087720_0;
    %assign/vec4 v0x3087800_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "src/core/branch_comparison.v";
    "src/pipeline/mem_stage.v";
    "src/memory/data_memory.v";
    "tb/cpu_tb.v";
    "src/core/cpu.v";
    "src/pipeline/alu_register.v";
    "src/pipeline/alu_stage.v";
    "src/core/alu.v";
    "src/pipeline/id_register.v";
    "src/pipeline/id_stage.v";
    "src/core/control_unit.v";
    "src/core/decode.v";
    "src/pipeline/if_register.v";
    "src/pipeline/if_stage.v";
    "src/memory/instruction_memory.v";
    "src/core/program_counter.v";
    "src/core/register_table.v";
    "src/pipeline/wb_register.v";
    "src/pipeline/wb_stage.v";
