#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Sat Nov 18 10:45:08 2017
# Process ID: 60516
# Current directory: E:/code/CPU_single_cycle/CPU_single_cycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent59280 E:\code\CPU_single_cycle\CPU_single_cycle\CPU_single_cycle.xpr
# Log file: E:/code/CPU_single_cycle/CPU_single_cycle/vivado.log
# Journal file: E:/code/CPU_single_cycle/CPU_single_cycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.xpr
INFO: [Project 1-313] Project file moved from 'D:/code/CPU_single_cycle/CPU_single_cycle' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.3/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 735.797 ; gain = 126.633
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_single_cycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Memory
ERROR: [VRFC 10-529] concurrent assignment to a non-net IDataOut is not permitted [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v:21]
ERROR: [VRFC 10-529] concurrent assignment to a non-net IDataOut is not permitted [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v:22]
ERROR: [VRFC 10-529] concurrent assignment to a non-net IDataOut is not permitted [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v:23]
ERROR: [VRFC 10-529] concurrent assignment to a non-net IDataOut is not permitted [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v:24]
ERROR: [VRFC 10-91] Ins_Data is not declared [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v:27]
ERROR: [VRFC 10-91] Ins_Data is not declared [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v:28]
ERROR: [VRFC 10-91] Rt_reg is not declared [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v:29]
ERROR: [VRFC 10-91] Ins_Data is not declared [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v:30]
ERROR: [VRFC 10-91] Ins_Data is not declared [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v:31]
ERROR: [VRFC 10-91] Ins_Data is not declared [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v:32]
ERROR: [VRFC 10-1040] module Ins_Memory ignored due to previous errors [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v:3]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_single_cycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Memory
ERROR: [VRFC 10-91] Rt_reg is not declared [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v:31]
ERROR: [VRFC 10-1040] module Ins_Memory ignored due to previous errors [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v:3]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_single_cycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/RegFile/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/ALU/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single_cycle
INFO: [VRFC 10-2458] undeclared symbol PCwre, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:16]
INFO: [VRFC 10-2458] undeclared symbol RegDst, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:45]
INFO: [VRFC 10-2458] undeclared symbol RegWre, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:57]
INFO: [VRFC 10-2458] undeclared symbol Extsel, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:75]
INFO: [VRFC 10-2458] undeclared symbol Ext_Imm_number, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:77]
INFO: [VRFC 10-2458] undeclared symbol ALUSrcA, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:85]
INFO: [VRFC 10-2458] undeclared symbol ALUSrcB, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:92]
INFO: [VRFC 10-2458] undeclared symbol ALUopcode, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:103]
INFO: [VRFC 10-2458] undeclared symbol RD, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:117]
INFO: [VRFC 10-2458] undeclared symbol WR, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:118]
INFO: [VRFC 10-2458] undeclared symbol DBDataSrc, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:125]
INFO: [VRFC 10-2458] undeclared symbol PCSrc, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sim_1/new/CPU_single_cycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single_cycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 95225f249d924bd1ab09481b7e047e4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_single_cycle_tb_behav xil_defaultlib.CPU_single_cycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1233] port ReadData1 is already connected [E:/code/CPU_single_cycle/src/top.v:55]
ERROR: [VRFC 10-1233] port ReadData1 is already connected [E:/code/CPU_single_cycle/src/top.v:63]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port DataIn2 [E:/code/CPU_single_cycle/src/top.v:94]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port DataIn1 [E:/code/CPU_single_cycle/src/top.v:46]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port DataIn2 [E:/code/CPU_single_cycle/src/top.v:47]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port DataOut [E:/code/CPU_single_cycle/src/top.v:48]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port DataOut [E:/code/CPU_single_cycle/src/top.v:77]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port ALUopcode [E:/code/CPU_single_cycle/src/top.v:103]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port sel [E:/code/CPU_single_cycle/src/top.v:140]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/elaborate.log' file for more information.
set_property top Ins_memory_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Ins_memory_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj Ins_memory_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Memory
ERROR: [VRFC 10-91] Ins_Data is not declared [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v:22]
ERROR: [VRFC 10-91] Ins_Data is not declared [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v:23]
ERROR: [VRFC 10-91] Ins_Data is not declared [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v:24]
ERROR: [VRFC 10-91] Ins_Data is not declared [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v:25]
ERROR: [VRFC 10-91] Ins_Data is not declared [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v:27]
ERROR: [VRFC 10-91] Ins_Data is not declared [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v:28]
ERROR: [VRFC 10-91] Ins_Data is not declared [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v:29]
ERROR: [VRFC 10-91] Ins_Data is not declared [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v:30]
ERROR: [VRFC 10-91] Ins_Data is not declared [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v:31]
ERROR: [VRFC 10-91] Ins_Data is not declared [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v:32]
ERROR: [VRFC 10-1040] module Ins_Memory ignored due to previous errors [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v:3]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Ins_memory_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj Ins_memory_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_memory_tb
INFO: [VRFC 10-2458] undeclared symbol Addr, assumed default net type wire [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory_tb.v:15]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 95225f249d924bd1ab09481b7e047e4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Ins_memory_tb_behav xil_defaultlib.Ins_memory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port IAddr [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory_tb.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Ins_Memory
Compiling module xil_defaultlib.Ins_memory_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ins_memory_tb_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/xsim.dir/Ins_memory_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 18 11:18:40 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 769.699 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ins_memory_tb_behav -key {Behavioral:sim_1:Functional:Ins_memory_tb} -tclbatch {Ins_memory_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
source Ins_memory_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File D:/code/CPU_single_cycle/src/code.mem referenced on E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v at line 18 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ins_memory_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 769.699 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Ins_memory_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj Ins_memory_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_memory_tb
INFO: [VRFC 10-2458] undeclared symbol Addr, assumed default net type wire [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory_tb.v:15]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 95225f249d924bd1ab09481b7e047e4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Ins_memory_tb_behav xil_defaultlib.Ins_memory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port IAddr [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory_tb.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Ins_Memory
Compiling module xil_defaultlib.Ins_memory_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ins_memory_tb_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/xsim.dir/Ins_memory_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 18 11:19:50 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ins_memory_tb_behav -key {Behavioral:sim_1:Functional:Ins_memory_tb} -tclbatch {Ins_memory_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
source Ins_memory_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File D:/code/CPU_single_cycle/src/Ins_Memory/code.mem referenced on E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v at line 18 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ins_memory_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Ins_memory_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj Ins_memory_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_memory_tb
INFO: [VRFC 10-2458] undeclared symbol Addr, assumed default net type wire [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory_tb.v:15]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 95225f249d924bd1ab09481b7e047e4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Ins_memory_tb_behav xil_defaultlib.Ins_memory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port IAddr [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory_tb.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Ins_Memory
Compiling module xil_defaultlib.Ins_memory_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ins_memory_tb_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/xsim.dir/Ins_memory_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 18 11:21:30 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ins_memory_tb_behav -key {Behavioral:sim_1:Functional:Ins_memory_tb} -tclbatch {Ins_memory_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
source Ins_memory_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ins_memory_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Ins_memory_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj Ins_memory_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_memory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 95225f249d924bd1ab09481b7e047e4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Ins_memory_tb_behav xil_defaultlib.Ins_memory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Ins_Memory
Compiling module xil_defaultlib.Ins_memory_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ins_memory_tb_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/xsim.dir/Ins_memory_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 18 11:23:34 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ins_memory_tb_behav -key {Behavioral:sim_1:Functional:Ins_memory_tb} -tclbatch {Ins_memory_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
source Ins_memory_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ins_memory_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top CPU_single_cycle_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_single_cycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/RegFile/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/ALU/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single_cycle
INFO: [VRFC 10-2458] undeclared symbol PCwre, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:16]
INFO: [VRFC 10-2458] undeclared symbol RegDst, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:43]
INFO: [VRFC 10-2458] undeclared symbol RegWre, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:55]
INFO: [VRFC 10-2458] undeclared symbol Extsel, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:73]
INFO: [VRFC 10-2458] undeclared symbol Ext_Imm_number, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:75]
INFO: [VRFC 10-2458] undeclared symbol ALUSrcA, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:83]
INFO: [VRFC 10-2458] undeclared symbol ALUSrcB, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:90]
INFO: [VRFC 10-2458] undeclared symbol ALUopcode, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:101]
INFO: [VRFC 10-2458] undeclared symbol RD, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:115]
INFO: [VRFC 10-2458] undeclared symbol WR, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:116]
INFO: [VRFC 10-2458] undeclared symbol DBDataSrc, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:123]
INFO: [VRFC 10-2458] undeclared symbol PCSrc, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:138]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sim_1/new/CPU_single_cycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single_cycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 95225f249d924bd1ab09481b7e047e4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_single_cycle_tb_behav xil_defaultlib.CPU_single_cycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1233] port ReadData1 is already connected [E:/code/CPU_single_cycle/src/top.v:53]
ERROR: [VRFC 10-1233] port ReadData1 is already connected [E:/code/CPU_single_cycle/src/top.v:61]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port DataIn2 [E:/code/CPU_single_cycle/src/top.v:92]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port DataIn1 [E:/code/CPU_single_cycle/src/top.v:44]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port DataIn2 [E:/code/CPU_single_cycle/src/top.v:45]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port DataOut [E:/code/CPU_single_cycle/src/top.v:46]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port DataOut [E:/code/CPU_single_cycle/src/top.v:75]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port ALUopcode [E:/code/CPU_single_cycle/src/top.v:101]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port sel [E:/code/CPU_single_cycle/src/top.v:138]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_single_cycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/RegFile/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/ALU/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single_cycle
INFO: [VRFC 10-2458] undeclared symbol PCwre, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:16]
INFO: [VRFC 10-2458] undeclared symbol RegDst, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:43]
INFO: [VRFC 10-2458] undeclared symbol RegWre, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:55]
INFO: [VRFC 10-2458] undeclared symbol Extsel, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:73]
INFO: [VRFC 10-2458] undeclared symbol Ext_Imm_number, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:75]
INFO: [VRFC 10-2458] undeclared symbol ALUSrcA, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:83]
INFO: [VRFC 10-2458] undeclared symbol ALUSrcB, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:90]
INFO: [VRFC 10-2458] undeclared symbol ALUopcode, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:101]
INFO: [VRFC 10-2458] undeclared symbol RD, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:115]
INFO: [VRFC 10-2458] undeclared symbol WR, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:116]
INFO: [VRFC 10-2458] undeclared symbol DBDataSrc, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:123]
INFO: [VRFC 10-2458] undeclared symbol PCSrc, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:138]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sim_1/new/CPU_single_cycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single_cycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 95225f249d924bd1ab09481b7e047e4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_single_cycle_tb_behav xil_defaultlib.CPU_single_cycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port DataIn2 [E:/code/CPU_single_cycle/src/top.v:92]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port DataIn1 [E:/code/CPU_single_cycle/src/top.v:44]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port DataIn2 [E:/code/CPU_single_cycle/src/top.v:45]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port DataOut [E:/code/CPU_single_cycle/src/top.v:46]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port DataOut [E:/code/CPU_single_cycle/src/top.v:75]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port ALUopcode [E:/code/CPU_single_cycle/src/top.v:101]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port sel [E:/code/CPU_single_cycle/src/top.v:138]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Ins_Memory
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.mux4to1
Compiling module xil_defaultlib.CPU_single_cycle
Compiling module xil_defaultlib.CPU_single_cycle_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_single_cycle_tb_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/xsim.dir/CPU_single_cycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 18 11:26:32 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_single_cycle_tb_behav -key {Behavioral:sim_1:Functional:CPU_single_cycle_tb} -tclbatch {CPU_single_cycle_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
source CPU_single_cycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 no match
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_single_cycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/CPU_single_cycle_tb/My_CPU/PCData}} 
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 834.723 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
run 100 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
 no match
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_single_cycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
ERROR: [VRFC 10-1280] procedural assignment to a non-register PCWre is not permitted, left-hand side should be reg/integer/time/genvar [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:25]
ERROR: [VRFC 10-1280] procedural assignment to a non-register PCWre is not permitted, left-hand side should be reg/integer/time/genvar [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:25]
ERROR: [VRFC 10-1280] procedural assignment to a non-register RegDst is not permitted, left-hand side should be reg/integer/time/genvar [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:27]
ERROR: [VRFC 10-1280] procedural assignment to a non-register RegDst is not permitted, left-hand side should be reg/integer/time/genvar [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:27]
ERROR: [VRFC 10-1280] procedural assignment to a non-register RegWre is not permitted, left-hand side should be reg/integer/time/genvar [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:28]
ERROR: [VRFC 10-1280] procedural assignment to a non-register RegWre is not permitted, left-hand side should be reg/integer/time/genvar [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:28]
ERROR: [VRFC 10-1280] procedural assignment to a non-register ALUsrcA is not permitted, left-hand side should be reg/integer/time/genvar [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:29]
ERROR: [VRFC 10-1280] procedural assignment to a non-register ALUsrcA is not permitted, left-hand side should be reg/integer/time/genvar [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:29]
ERROR: [VRFC 10-1280] procedural assignment to a non-register ALUsrcB is not permitted, left-hand side should be reg/integer/time/genvar [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:30]
ERROR: [VRFC 10-1280] procedural assignment to a non-register ALUsrcB is not permitted, left-hand side should be reg/integer/time/genvar [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:30]
ERROR: [VRFC 10-1280] procedural assignment to a non-register ALUop is not permitted, left-hand side should be reg/integer/time/genvar [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:31]
ERROR: [VRFC 10-1280] procedural assignment to a non-register ALUop is not permitted, left-hand side should be reg/integer/time/genvar [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:31]
ERROR: [VRFC 10-1280] procedural assignment to a non-register DBDataSrc is not permitted, left-hand side should be reg/integer/time/genvar [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:32]
ERROR: [VRFC 10-1280] procedural assignment to a non-register DBDataSrc is not permitted, left-hand side should be reg/integer/time/genvar [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:32]
ERROR: [VRFC 10-91] PCSrc is not declared [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:36]
ERROR: [VRFC 10-1280] procedural assignment to a non-register PCWre is not permitted, left-hand side should be reg/integer/time/genvar [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:39]
ERROR: [VRFC 10-1280] procedural assignment to a non-register PCWre is not permitted, left-hand side should be reg/integer/time/genvar [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:39]
ERROR: [VRFC 10-1280] procedural assignment to a non-register RegDst is not permitted, left-hand side should be reg/integer/time/genvar [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:41]
ERROR: [VRFC 10-1280] procedural assignment to a non-register RegDst is not permitted, left-hand side should be reg/integer/time/genvar [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:41]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_single_cycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
ERROR: [VRFC 10-91] PCSrc is not declared [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:36]
ERROR: [VRFC 10-91] PCSrc is not declared [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:50]
ERROR: [VRFC 10-91] PCSrc is not declared [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:64]
ERROR: [VRFC 10-91] PCSrc is not declared [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:79]
ERROR: [VRFC 10-91] PCSrc is not declared [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:93]
ERROR: [VRFC 10-91] PCSrc is not declared [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:107]
ERROR: [VRFC 10-91] PCSrc is not declared [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:121]
ERROR: [VRFC 10-91] defulat is not declared [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:137]
ERROR: [VRFC 10-1040] module Control_unit ignored due to previous errors [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:3]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_single_cycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
ERROR: [VRFC 10-91] defulat is not declared [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:137]
ERROR: [VRFC 10-1040] module Control_unit ignored due to previous errors [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:3]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_single_cycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/RegFile/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/ALU/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single_cycle
INFO: [VRFC 10-2458] undeclared symbol PCwre, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:33]
INFO: [VRFC 10-2458] undeclared symbol Extsel, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:93]
INFO: [VRFC 10-2458] undeclared symbol Ext_Imm_number, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:95]
INFO: [VRFC 10-2458] undeclared symbol PCSrc, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:158]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sim_1/new/CPU_single_cycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single_cycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 95225f249d924bd1ab09481b7e047e4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_single_cycle_tb_behav xil_defaultlib.CPU_single_cycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port nWR on this module [E:/code/CPU_single_cycle/src/top.v:166]
ERROR: [VRFC 10-426] cannot find port ALUOp on this module [E:/code/CPU_single_cycle/src/top.v:170]
ERROR: [VRFC 10-426] cannot find port ALUSrcA on this module [E:/code/CPU_single_cycle/src/top.v:171]
ERROR: [VRFC 10-426] cannot find port ALUSrcB on this module [E:/code/CPU_single_cycle/src/top.v:172]
ERROR: [VRFC 10-426] cannot find port nWR on this module [E:/code/CPU_single_cycle/src/top.v:176]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port DataIn2 [E:/code/CPU_single_cycle/src/top.v:112]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port DataIn1 [E:/code/CPU_single_cycle/src/top.v:64]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port DataIn2 [E:/code/CPU_single_cycle/src/top.v:65]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port DataOut [E:/code/CPU_single_cycle/src/top.v:66]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port DataOut [E:/code/CPU_single_cycle/src/top.v:95]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port sel [E:/code/CPU_single_cycle/src/top.v:158]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port PCSrc [E:/code/CPU_single_cycle/src/top.v:174]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_single_cycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
ERROR: [VRFC 10-91] ALUop is not declared [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:31]
ERROR: [VRFC 10-91] ALUop is not declared [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:45]
ERROR: [VRFC 10-1040] module Control_unit ignored due to previous errors [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:3]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_single_cycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/RegFile/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/ALU/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single_cycle
INFO: [VRFC 10-2458] undeclared symbol PCwre, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:33]
INFO: [VRFC 10-2458] undeclared symbol Extsel, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:93]
INFO: [VRFC 10-2458] undeclared symbol Ext_Imm_number, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:95]
INFO: [VRFC 10-2458] undeclared symbol PCSrc, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:158]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sim_1/new/CPU_single_cycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single_cycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 95225f249d924bd1ab09481b7e047e4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_single_cycle_tb_behav xil_defaultlib.CPU_single_cycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port nWR on this module [E:/code/CPU_single_cycle/src/top.v:166]
ERROR: [VRFC 10-426] cannot find port nWR on this module [E:/code/CPU_single_cycle/src/top.v:176]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port DataIn2 [E:/code/CPU_single_cycle/src/top.v:112]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port DataIn1 [E:/code/CPU_single_cycle/src/top.v:64]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port DataIn2 [E:/code/CPU_single_cycle/src/top.v:65]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port DataOut [E:/code/CPU_single_cycle/src/top.v:66]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port DataOut [E:/code/CPU_single_cycle/src/top.v:95]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port sel [E:/code/CPU_single_cycle/src/top.v:158]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port PCSrc [E:/code/CPU_single_cycle/src/top.v:174]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_single_cycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/RegFile/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/ALU/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single_cycle
INFO: [VRFC 10-2458] undeclared symbol PCwre, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:33]
INFO: [VRFC 10-2458] undeclared symbol Extsel, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:93]
INFO: [VRFC 10-2458] undeclared symbol Ext_Imm_number, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:95]
INFO: [VRFC 10-2458] undeclared symbol PCSrc, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:158]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sim_1/new/CPU_single_cycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single_cycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 95225f249d924bd1ab09481b7e047e4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_single_cycle_tb_behav xil_defaultlib.CPU_single_cycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port DataIn2 [E:/code/CPU_single_cycle/src/top.v:112]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port DataIn1 [E:/code/CPU_single_cycle/src/top.v:64]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port DataIn2 [E:/code/CPU_single_cycle/src/top.v:65]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port DataOut [E:/code/CPU_single_cycle/src/top.v:66]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port DataOut [E:/code/CPU_single_cycle/src/top.v:95]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port sel [E:/code/CPU_single_cycle/src/top.v:158]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port PCSrc [E:/code/CPU_single_cycle/src/top.v:174]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Ins_Memory
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.mux4to1
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.CPU_single_cycle
Compiling module xil_defaultlib.CPU_single_cycle_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_single_cycle_tb_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/xsim.dir/CPU_single_cycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 18 12:06:26 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_single_cycle_tb_behav -key {Behavioral:sim_1:Functional:CPU_single_cycle_tb} -tclbatch {CPU_single_cycle_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
source CPU_single_cycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_single_cycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_single_cycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/RegFile/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/ALU/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single_cycle
INFO: [VRFC 10-2458] undeclared symbol PCwre, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:37]
INFO: [VRFC 10-2458] undeclared symbol Extsel, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:97]
INFO: [VRFC 10-2458] undeclared symbol Ext_Imm_number, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:99]
INFO: [VRFC 10-2458] undeclared symbol PCSrc, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:162]
ERROR: [VRFC 10-1280] procedural assignment to a non-register PCData is not permitted, left-hand side should be reg/integer/time/genvar [E:/code/CPU_single_cycle/src/top.v:30]
ERROR: [VRFC 10-1280] procedural assignment to a non-register PCData is not permitted, left-hand side should be reg/integer/time/genvar [E:/code/CPU_single_cycle/src/top.v:30]
ERROR: [VRFC 10-1040] module CPU_single_cycle ignored due to previous errors [E:/code/CPU_single_cycle/src/top.v:4]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_single_cycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/RegFile/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/ALU/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single_cycle
INFO: [VRFC 10-2458] undeclared symbol PCwre, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:37]
INFO: [VRFC 10-2458] undeclared symbol Extsel, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:97]
INFO: [VRFC 10-2458] undeclared symbol Ext_Imm_number, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:99]
INFO: [VRFC 10-2458] undeclared symbol PCSrc, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:162]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sim_1/new/CPU_single_cycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single_cycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 95225f249d924bd1ab09481b7e047e4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_single_cycle_tb_behav xil_defaultlib.CPU_single_cycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net PCData is not permitted [E:/code/CPU_single_cycle/src/top.v:166]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port DataIn2 [E:/code/CPU_single_cycle/src/top.v:116]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port DataIn1 [E:/code/CPU_single_cycle/src/top.v:68]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port DataIn2 [E:/code/CPU_single_cycle/src/top.v:69]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port DataOut [E:/code/CPU_single_cycle/src/top.v:70]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port DataOut [E:/code/CPU_single_cycle/src/top.v:99]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port sel [E:/code/CPU_single_cycle/src/top.v:162]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port PCSrc [E:/code/CPU_single_cycle/src/top.v:178]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_single_cycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/RegFile/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/ALU/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single_cycle
INFO: [VRFC 10-2458] undeclared symbol PCwre, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:37]
INFO: [VRFC 10-2458] undeclared symbol Extsel, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:97]
INFO: [VRFC 10-2458] undeclared symbol Ext_Imm_number, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:99]
INFO: [VRFC 10-2458] undeclared symbol PCSrc, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:162]
ERROR: [VRFC 10-1280] procedural assignment to a non-register PCData is not permitted, left-hand side should be reg/integer/time/genvar [E:/code/CPU_single_cycle/src/top.v:30]
ERROR: [VRFC 10-1280] procedural assignment to a non-register PCData is not permitted, left-hand side should be reg/integer/time/genvar [E:/code/CPU_single_cycle/src/top.v:30]
ERROR: [VRFC 10-1040] module CPU_single_cycle ignored due to previous errors [E:/code/CPU_single_cycle/src/top.v:4]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_single_cycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/RegFile/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/ALU/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single_cycle
INFO: [VRFC 10-2458] undeclared symbol PCwre, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:34]
INFO: [VRFC 10-2458] undeclared symbol Extsel, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:94]
INFO: [VRFC 10-2458] undeclared symbol Ext_Imm_number, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:96]
INFO: [VRFC 10-2458] undeclared symbol PCSrc, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:159]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sim_1/new/CPU_single_cycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single_cycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 95225f249d924bd1ab09481b7e047e4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_single_cycle_tb_behav xil_defaultlib.CPU_single_cycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port DataIn2 [E:/code/CPU_single_cycle/src/top.v:113]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port DataIn1 [E:/code/CPU_single_cycle/src/top.v:65]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port DataIn2 [E:/code/CPU_single_cycle/src/top.v:66]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port DataOut [E:/code/CPU_single_cycle/src/top.v:67]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port DataOut [E:/code/CPU_single_cycle/src/top.v:96]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port sel [E:/code/CPU_single_cycle/src/top.v:159]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port PCSrc [E:/code/CPU_single_cycle/src/top.v:175]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Ins_Memory
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.mux4to1
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.CPU_single_cycle
Compiling module xil_defaultlib.CPU_single_cycle_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_single_cycle_tb_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/xsim.dir/CPU_single_cycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 18 12:12:31 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_single_cycle_tb_behav -key {Behavioral:sim_1:Functional:CPU_single_cycle_tb} -tclbatch {CPU_single_cycle_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
source CPU_single_cycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 no match
 no match
 no match
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_single_cycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
 no match
 no match
 no match
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_single_cycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/RegFile/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/ALU/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single_cycle
INFO: [VRFC 10-2458] undeclared symbol PCwre, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:34]
INFO: [VRFC 10-2458] undeclared symbol Extsel, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:94]
INFO: [VRFC 10-2458] undeclared symbol Ext_Imm_number, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:96]
INFO: [VRFC 10-2458] undeclared symbol PCSrc, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:159]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sim_1/new/CPU_single_cycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single_cycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 95225f249d924bd1ab09481b7e047e4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_single_cycle_tb_behav xil_defaultlib.CPU_single_cycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port DataIn2 [E:/code/CPU_single_cycle/src/top.v:113]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port DataIn1 [E:/code/CPU_single_cycle/src/top.v:65]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port DataIn2 [E:/code/CPU_single_cycle/src/top.v:66]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port DataOut [E:/code/CPU_single_cycle/src/top.v:67]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port DataOut [E:/code/CPU_single_cycle/src/top.v:96]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port sel [E:/code/CPU_single_cycle/src/top.v:159]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port PCSrc [E:/code/CPU_single_cycle/src/top.v:175]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Ins_Memory
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.mux4to1
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.CPU_single_cycle
Compiling module xil_defaultlib.CPU_single_cycle_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_single_cycle_tb_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
 no match
 no match
 no match
add_wave {{/CPU_single_cycle_tb/My_CPU/mypc/Addr}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
 no match
 no match
 no match
add_wave {{/CPU_single_cycle_tb/My_CPU/ins/IAddr}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
 no match
 no match
 no match
add_wave {{/CPU_single_cycle_tb/My_CPU/ins}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
 no match
 no match
 no match
add_wave {{/CPU_single_cycle_tb/My_CPU/myregfile}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
 no match
 no match
 no match
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_single_cycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/RegFile/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/ALU/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single_cycle
INFO: [VRFC 10-2458] undeclared symbol PCwre, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:34]
INFO: [VRFC 10-2458] undeclared symbol Extsel, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:94]
INFO: [VRFC 10-2458] undeclared symbol Ext_Imm_number, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:96]
INFO: [VRFC 10-2458] undeclared symbol PCSrc, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:159]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sim_1/new/CPU_single_cycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single_cycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 95225f249d924bd1ab09481b7e047e4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_single_cycle_tb_behav xil_defaultlib.CPU_single_cycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port DataIn2 [E:/code/CPU_single_cycle/src/top.v:113]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port DataIn1 [E:/code/CPU_single_cycle/src/top.v:65]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port DataIn2 [E:/code/CPU_single_cycle/src/top.v:66]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port DataOut [E:/code/CPU_single_cycle/src/top.v:67]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port DataOut [E:/code/CPU_single_cycle/src/top.v:96]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port sel [E:/code/CPU_single_cycle/src/top.v:159]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port PCSrc [E:/code/CPU_single_cycle/src/top.v:175]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Ins_Memory
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.mux4to1
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.CPU_single_cycle
Compiling module xil_defaultlib.CPU_single_cycle_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_single_cycle_tb_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
add_wave {{/CPU_single_cycle_tb/My_CPU/mux2to1_1}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_single_cycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/RegFile/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/ALU/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single_cycle
INFO: [VRFC 10-2458] undeclared symbol PCwre, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:34]
INFO: [VRFC 10-2458] undeclared symbol Extsel, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:94]
INFO: [VRFC 10-2458] undeclared symbol Ext_Imm_number, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:96]
INFO: [VRFC 10-2458] undeclared symbol PCSrc, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:159]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sim_1/new/CPU_single_cycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single_cycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 95225f249d924bd1ab09481b7e047e4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_single_cycle_tb_behav xil_defaultlib.CPU_single_cycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataIn1 [E:/code/CPU_single_cycle/src/top.v:105]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataIn2 [E:/code/CPU_single_cycle/src/top.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataOut [E:/code/CPU_single_cycle/src/top.v:107]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataIn1 [E:/code/CPU_single_cycle/src/top.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port DataIn2 [E:/code/CPU_single_cycle/src/top.v:113]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataOut [E:/code/CPU_single_cycle/src/top.v:114]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataIn1 [E:/code/CPU_single_cycle/src/top.v:145]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataIn2 [E:/code/CPU_single_cycle/src/top.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataOut [E:/code/CPU_single_cycle/src/top.v:147]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port DataOut [E:/code/CPU_single_cycle/src/top.v:96]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port sel [E:/code/CPU_single_cycle/src/top.v:159]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port PCSrc [E:/code/CPU_single_cycle/src/top.v:175]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Ins_Memory
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.mux4to1
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.CPU_single_cycle
Compiling module xil_defaultlib.CPU_single_cycle_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_single_cycle_tb_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
add_wave {{/CPU_single_cycle_tb/My_CPU/my_control_unit}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
add_wave {{/CPU_single_cycle_tb/My_CPU/ins}} 
add_wave {{/CPU_single_cycle_tb/My_CPU/ins/Op_code}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_single_cycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/RegFile/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/ALU/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single_cycle
INFO: [VRFC 10-2458] undeclared symbol PCwre, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:34]
INFO: [VRFC 10-2458] undeclared symbol Extsel, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:94]
INFO: [VRFC 10-2458] undeclared symbol Ext_Imm_number, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:96]
INFO: [VRFC 10-2458] undeclared symbol PCSrc, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:159]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sim_1/new/CPU_single_cycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single_cycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 95225f249d924bd1ab09481b7e047e4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_single_cycle_tb_behav xil_defaultlib.CPU_single_cycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataIn1 [E:/code/CPU_single_cycle/src/top.v:105]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataIn2 [E:/code/CPU_single_cycle/src/top.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataOut [E:/code/CPU_single_cycle/src/top.v:107]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataIn1 [E:/code/CPU_single_cycle/src/top.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port DataIn2 [E:/code/CPU_single_cycle/src/top.v:113]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataOut [E:/code/CPU_single_cycle/src/top.v:114]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataIn1 [E:/code/CPU_single_cycle/src/top.v:145]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataIn2 [E:/code/CPU_single_cycle/src/top.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataOut [E:/code/CPU_single_cycle/src/top.v:147]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port DataOut [E:/code/CPU_single_cycle/src/top.v:96]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port sel [E:/code/CPU_single_cycle/src/top.v:159]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port PCSrc [E:/code/CPU_single_cycle/src/top.v:175]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Ins_Memory
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.mux4to1
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.CPU_single_cycle
Compiling module xil_defaultlib.CPU_single_cycle_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_single_cycle_tb_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/xsim.dir/CPU_single_cycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 18 12:27:20 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_single_cycle_tb_behav -key {Behavioral:sim_1:Functional:CPU_single_cycle_tb} -tclbatch {CPU_single_cycle_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
source CPU_single_cycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_single_cycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/CPU_single_cycle_tb/My_CPU}} 
run 1000 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_single_cycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/RegFile/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/ALU/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single_cycle
INFO: [VRFC 10-2458] undeclared symbol PCwre, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:34]
INFO: [VRFC 10-2458] undeclared symbol Extsel, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:94]
INFO: [VRFC 10-2458] undeclared symbol Ext_Imm_number, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:96]
INFO: [VRFC 10-2458] undeclared symbol PCSrc, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:159]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sim_1/new/CPU_single_cycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single_cycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 95225f249d924bd1ab09481b7e047e4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_single_cycle_tb_behav xil_defaultlib.CPU_single_cycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataIn1 [E:/code/CPU_single_cycle/src/top.v:105]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataIn2 [E:/code/CPU_single_cycle/src/top.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataOut [E:/code/CPU_single_cycle/src/top.v:107]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataIn1 [E:/code/CPU_single_cycle/src/top.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port DataIn2 [E:/code/CPU_single_cycle/src/top.v:113]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataOut [E:/code/CPU_single_cycle/src/top.v:114]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataIn1 [E:/code/CPU_single_cycle/src/top.v:145]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataIn2 [E:/code/CPU_single_cycle/src/top.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataOut [E:/code/CPU_single_cycle/src/top.v:147]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port DataOut [E:/code/CPU_single_cycle/src/top.v:96]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port sel [E:/code/CPU_single_cycle/src/top.v:159]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port PCSrc [E:/code/CPU_single_cycle/src/top.v:175]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Ins_Memory
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.mux4to1
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.CPU_single_cycle
Compiling module xil_defaultlib.CPU_single_cycle_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_single_cycle_tb_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_single_cycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/RegFile/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/ALU/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single_cycle
INFO: [VRFC 10-2458] undeclared symbol PCwre, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:34]
INFO: [VRFC 10-2458] undeclared symbol Extsel, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:94]
INFO: [VRFC 10-2458] undeclared symbol Ext_Imm_number, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:96]
INFO: [VRFC 10-2458] undeclared symbol PCSrc, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:159]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sim_1/new/CPU_single_cycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single_cycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 95225f249d924bd1ab09481b7e047e4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_single_cycle_tb_behav xil_defaultlib.CPU_single_cycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataIn1 [E:/code/CPU_single_cycle/src/top.v:105]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataIn2 [E:/code/CPU_single_cycle/src/top.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataOut [E:/code/CPU_single_cycle/src/top.v:107]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataIn1 [E:/code/CPU_single_cycle/src/top.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port DataIn2 [E:/code/CPU_single_cycle/src/top.v:113]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataOut [E:/code/CPU_single_cycle/src/top.v:114]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataIn1 [E:/code/CPU_single_cycle/src/top.v:145]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataIn2 [E:/code/CPU_single_cycle/src/top.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataOut [E:/code/CPU_single_cycle/src/top.v:147]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port DataOut [E:/code/CPU_single_cycle/src/top.v:96]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port sel [E:/code/CPU_single_cycle/src/top.v:159]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port PCSrc [E:/code/CPU_single_cycle/src/top.v:178]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Ins_Memory
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.mux4to1
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.CPU_single_cycle
Compiling module xil_defaultlib.CPU_single_cycle_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_single_cycle_tb_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
add_wave {{/CPU_single_cycle_tb/My_CPU/My_mux4to1}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
add_wave {{/CPU_single_cycle_tb/My_CPU/my_control_unit/PCSrc}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
add_wave {{/CPU_single_cycle_tb/My_CPU/PCSrc}} 
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_single_cycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/RegFile/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/ALU/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single_cycle
INFO: [VRFC 10-2458] undeclared symbol PCwre, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:34]
INFO: [VRFC 10-2458] undeclared symbol Extsel, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:94]
INFO: [VRFC 10-2458] undeclared symbol Ext_Imm_number, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:96]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sim_1/new/CPU_single_cycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single_cycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 95225f249d924bd1ab09481b7e047e4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_single_cycle_tb_behav xil_defaultlib.CPU_single_cycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataIn1 [E:/code/CPU_single_cycle/src/top.v:105]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataIn2 [E:/code/CPU_single_cycle/src/top.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataOut [E:/code/CPU_single_cycle/src/top.v:107]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataIn1 [E:/code/CPU_single_cycle/src/top.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port DataIn2 [E:/code/CPU_single_cycle/src/top.v:113]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataOut [E:/code/CPU_single_cycle/src/top.v:114]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataIn1 [E:/code/CPU_single_cycle/src/top.v:145]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataIn2 [E:/code/CPU_single_cycle/src/top.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataOut [E:/code/CPU_single_cycle/src/top.v:147]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port DataOut [E:/code/CPU_single_cycle/src/top.v:96]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Ins_Memory
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.mux4to1
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.CPU_single_cycle
Compiling module xil_defaultlib.CPU_single_cycle_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_single_cycle_tb_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
add_wave {{/CPU_single_cycle_tb/My_CPU/mypc}} 
add_wave {{/CPU_single_cycle_tb/My_CPU/mypc}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
add_wave {{/CPU_single_cycle_tb/My_CPU/my_control_unit}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_single_cycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/RegFile/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/ALU/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single_cycle
INFO: [VRFC 10-2458] undeclared symbol Extsel, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sim_1/new/CPU_single_cycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single_cycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 95225f249d924bd1ab09481b7e047e4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_single_cycle_tb_behav xil_defaultlib.CPU_single_cycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataIn1 [E:/code/CPU_single_cycle/src/top.v:105]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataIn2 [E:/code/CPU_single_cycle/src/top.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataOut [E:/code/CPU_single_cycle/src/top.v:107]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataIn1 [E:/code/CPU_single_cycle/src/top.v:112]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataIn2 [E:/code/CPU_single_cycle/src/top.v:113]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataOut [E:/code/CPU_single_cycle/src/top.v:114]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataIn1 [E:/code/CPU_single_cycle/src/top.v:145]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataIn2 [E:/code/CPU_single_cycle/src/top.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataOut [E:/code/CPU_single_cycle/src/top.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Ins_Memory
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.mux4to1
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.CPU_single_cycle
Compiling module xil_defaultlib.CPU_single_cycle_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_single_cycle_tb_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_single_cycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/RegFile/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/ALU/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sim_1/new/CPU_single_cycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single_cycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 95225f249d924bd1ab09481b7e047e4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_single_cycle_tb_behav xil_defaultlib.CPU_single_cycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataIn1 [E:/code/CPU_single_cycle/src/top.v:105]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataIn2 [E:/code/CPU_single_cycle/src/top.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataOut [E:/code/CPU_single_cycle/src/top.v:107]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataIn1 [E:/code/CPU_single_cycle/src/top.v:112]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataIn2 [E:/code/CPU_single_cycle/src/top.v:113]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataOut [E:/code/CPU_single_cycle/src/top.v:114]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataIn1 [E:/code/CPU_single_cycle/src/top.v:145]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataIn2 [E:/code/CPU_single_cycle/src/top.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port DataOut [E:/code/CPU_single_cycle/src/top.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Ins_Memory
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.mux4to1
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.CPU_single_cycle
Compiling module xil_defaultlib.CPU_single_cycle_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_single_cycle_tb_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
update_compile_order -fileset sources_1
import_files -norecurse {E:/code/CPU_single_cycle/src/mux2to1_5.v E:/code/CPU_single_cycle/src/mux2to1_32.v}
update_compile_order -fileset sources_1
remove_files E:/code/CPU_single_cycle/src/mux2to1.v
update_compile_order -fileset sources_1
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_single_cycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/src/mux2to1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/src/mux2to1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/RegFile/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/ALU/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sim_1/new/CPU_single_cycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single_cycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 95225f249d924bd1ab09481b7e047e4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_single_cycle_tb_behav xil_defaultlib.CPU_single_cycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Ins_Memory
Compiling module xil_defaultlib.mux2to1_5
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.mux2to1_32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.mux4to1
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.CPU_single_cycle
Compiling module xil_defaultlib.CPU_single_cycle_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_single_cycle_tb_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
add_wave {{/CPU_single_cycle_tb/My_CPU/Select_Wre_back_data}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
add_wave {{/CPU_single_cycle_tb/My_CPU/Select_ALU_srcB}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
run 1000 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_single_cycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/src/mux2to1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sources_1/imports/src/mux2to1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/RegFile/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/ALU/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sim_1/new/CPU_single_cycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single_cycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 95225f249d924bd1ab09481b7e047e4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_single_cycle_tb_behav xil_defaultlib.CPU_single_cycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Ins_Memory
Compiling module xil_defaultlib.mux2to1_5
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.mux2to1_32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.mux4to1
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.CPU_single_cycle
Compiling module xil_defaultlib.CPU_single_cycle_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_single_cycle_tb_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
save_wave_config {E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle_tb_behav.wcfg
set_property xsim.view E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle_tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 18 13:01:10 2017...
