Library {
  Name			  "discretizedSecondOrderIntegrator"
  Version		  7.6
  MdlSubVersion		  0
  SavedCharacterEncoding  "US-ASCII"
  LibraryType		  "BlockLibrary"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  MaxMDLFileLineLength	  120
  Created		  "Mon Nov 16 08:25:52 2009"
  Creator		  "aselot"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "aselot"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Thu Apr 01 16:45:08 2010"
  RTWModifiedTimeStamp	  192041030
  ModelVersionFormat	  "1.%<AutoIncrement:208>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  RecordCoverage	  off
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.10.0"
      Array {
	Type			"Handle"
	Dimension		9
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.10.0"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  ConcurrentTasks	  off
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.10.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    6
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.10.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "Warning"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.10.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.10.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.10.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    6
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		17
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"PortableWordSizes"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTCodeCoverageTool     "None"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	hdlcoderui.hdlcc {
	  $ObjectID		  12
	  Version		  "1.10.0"
	  Description		  "HDL Coder custom configuration component"
	  Name			  "HDL Coder"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    ""
	    PropName		    "HDLConfigFile"
	  }
	  HDLCActiveTab		  "0"
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 520, 285, 1400, 915 ] "
    }
    PropName		    "ConfigurationSets"
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "fixdt(1,16,0)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      DataTypeConversion
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit via back propagation"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit via back propagation"
      LockScale		      off
      ConvertRealWorld	      "Real World Value (RWV)"
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Demux
      Outputs		      "4"
      DisplayOption	      "none"
      BusSelectionMode	      off
    }
    Block {
      BlockType		      DigitalClock
      SampleTime	      "1"
    }
    Block {
      BlockType		      DiscreteIntegrator
      IntegratorMethod	      "Integration: Forward Euler"
      gainval		      "1.0"
      ExternalReset	      "none"
      InitialConditionSource  "internal"
      InitialCondition	      "0"
      InitialConditionMode    "State and output"
      SampleTime	      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit via internal rule"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
      LimitOutput	      off
      UpperSaturationLimit    "inf"
      LowerSaturationLimit    "-inf"
      ShowSaturationPort      off
      ShowStatePort	      off
      IgnoreLimit	      off
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
    }
    Block {
      BlockType		      HitCross
      HitCrossingOffset	      "0"
      HitCrossingDirection    "either"
      ShowOutputPort	      on
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      IconShape		      "rectangular"
      AllPortsSameDT	      on
      OutDataTypeMode	      "Logical (see Configuration Parameters: Optimization)"
      LogicDataType	      "uint(8)"
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Mux
      Inputs		      "4"
      DisplayOption	      "none"
      UseBusObject	      off
      BusObject		      "BusObject"
      NonVirtualBus	      off
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Switch
      Criteria		      "u2 >= Threshold"
      Threshold		      "0"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit via internal rule"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      ZeroCross		      on
      SampleTime	      "-1"
      AllowDiffInputSizes     off
    }
  }
  System {
    Name		    "discretizedSecondOrderIntegrator"
    Location		    [20, 84, 745, 654]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    1962
    Block {
      BlockType		      SubSystem
      Name		      "CombineResetsAndICs"
      SID		      1873
      Ports		      [6, 3]
      Position		      [455, 221, 550, 339]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"CombineResetsAndICs"
	Location		[129, 135, 819, 668]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Reset "
	  SID			  1874
	  Position		  [15, 43, 45, 57]
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Sat"
	  SID			  1875
	  Position		  [15, 118, 45, 132]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "xr0"
	  SID			  1876
	  Position		  [15, 208, 45, 222]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "xi0"
	  SID			  1877
	  Position		  [15, 238, 45, 252]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "dxr0"
	  SID			  1878
	  Position		  [15, 303, 45, 317]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "dxi0"
	  SID			  1879
	  Position		  [15, 343, 45, 357]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Zero"
	  SID			  1900
	  Ports			  [1, 1]
	  Position		  [300, 325, 330, 355]
	  ShowName		  off
	  LibraryVersion	  "1.224"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
	  SourceType		  "Compare To Zero"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals "off"
	  relop			  "<"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Zero1"
	  SID			  1901
	  Ports			  [1, 1]
	  Position		  [300, 455, 330, 485]
	  ShowName		  off
	  LibraryVersion	  "1.224"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
	  SourceType		  "Compare To Zero"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals "off"
	  relop			  ">"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "on"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ExternalResetModifier"
	  SID			  1880
	  Ports			  [1, 1]
	  Position		  [175, 26, 255, 74]
	  AttributesFormatString  "%<BlockChoice>"
	  BlockChoice		  "risingE"
	  TemplateBlock		  "discretizedSecondOrderIntegrator/External Reset Modifier"
	  MemberBlocks		  "eitherE,fallingE,risingE"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "ExternalResetModifier"
	    Location		    [148, 182, 646, 482]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    1962
	    SIDPrevWatermark	    1962
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      SID		      1714
	      Position		      [20, 40, 40, 60]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "risingE"
	      SID		      1752
	      Ports		      [1, 1]
	      Position		      [100, 40, 140, 80]
	      LibraryVersion	      "1.191"
	      SourceBlock	      "discretizedSecondOrderIntegrator/risingE"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      SID		      1715
	      Position		      [200, 40, 220, 60]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "risingE"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "risingE"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "InternalResetModifier"
	  SID			  1881
	  Ports			  [1, 1]
	  Position		  [145, 104, 245, 146]
	  AttributesFormatString  "%<BlockChoice>"
	  BlockChoice		  "risingI"
	  TemplateBlock		  "discretizedSecondOrderIntegrator/Internal Reset Modifer"
	  MemberBlocks		  "eitherI,fallingI,risingI"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "InternalResetModifier"
	    Location		    [148, 182, 646, 482]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    1962
	    SIDPrevWatermark	    1962
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      SID		      1628
	      Position		      [20, 40, 40, 60]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "risingI"
	      SID		      1717
	      Ports		      [1, 1]
	      Position		      [100, 40, 140, 80]
	      LibraryVersion	      "1.191"
	      SourceBlock	      "discretizedSecondOrderIntegrator/risingI"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      SID		      1629
	      Position		      [200, 40, 220, 60]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "risingI"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "risingI"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator"
	  SID			  1897
	  Ports			  [2, 1]
	  Position		  [515, 341, 545, 374]
	  ShowName		  off
	  Operator		  "OR"
	  AllPortsSameDT	  off
	  OutDataTypeMode	  "boolean"
	  LogicDataType		  "fixdt(0, 8)"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "LogicalCombine"
	  SID			  1882
	  Ports			  [2, 1]
	  Position		  [325, 42, 355, 73]
	  Operator		  "OR"
	  AllPortsSameDT	  off
	  OutDataTypeMode	  "boolean"
	  LogicDataType		  "fixdt(0, 8)"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Lower Sat \nAnd dx Negativer"
	  SID			  1894
	  Ports			  [2, 1]
	  Position		  [430, 272, 460, 303]
	  AllPortsSameDT	  off
	  OutDataTypeMode	  "boolean"
	  LogicDataType		  "fixdt(0, 8)"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Reset convert"
	  SID			  1883
	  Position		  [75, 33, 150, 67]
	  OutDataTypeMode	  "double"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "double"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch"
	  SID			  1884
	  Position		  [165, 206, 195, 254]
	  ShowName		  off
	  Criteria		  "u2 ~= 0"
	  InputSameDT		  off
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch1"
	  SID			  1885
	  Position		  [165, 301, 195, 359]
	  ShowName		  off
	  Criteria		  "u2 ~= 0"
	  InputSameDT		  off
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch2"
	  SID			  1895
	  Position		  [570, 296, 630, 424]
	  ShowName		  off
	  Criteria		  "u2 ~= 0"
	  InputSameDT		  off
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Logic
	  Name			  "Upper Sat \nAnd dx positive"
	  SID			  1892
	  Ports			  [2, 1]
	  Position		  [415, 402, 445, 433]
	  AllPortsSameDT	  off
	  OutDataTypeMode	  "boolean"
	  LogicDataType		  "fixdt(0, 8)"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Constant
	  Name			  "dxCIC"
	  SID			  1896
	  Position		  [510, 270, 540, 300]
	  Value			  "0"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "x greater than xU"
	  SID			  1899
	  Ports			  [1, 1]
	  Position		  [260, 392, 370, 428]
	  LibraryVersion	  "1.224"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals "off"
	  relop			  ">="
	  const			  "UpperLimitX"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "x less than xL"
	  SID			  1898
	  Ports			  [1, 1]
	  Position		  [270, 265, 390, 295]
	  LibraryVersion	  "1.224"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals "off"
	  relop			  "<="
	  const			  "LowerLimitX"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "on"
	}
	Block {
	  BlockType		  Outport
	  Name			  "combined reset"
	  SID			  1886
	  Position		  [470, 53, 500, 67]
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "xC"
	  SID			  1887
	  Position		  [640, 223, 670, 237]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dxC"
	  SID			  1888
	  Position		  [655, 353, 685, 367]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Sat"
	  SrcPort		  1
	  DstBlock		  "InternalResetModifier"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dxi0"
	  SrcPort		  1
	  DstBlock		  "Switch1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "dxr0"
	  SrcPort		  1
	  DstBlock		  "Switch1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "LogicalCombine"
	  SrcPort		  1
	  DstBlock		  "combined reset"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reset "
	  SrcPort		  1
	  DstBlock		  "Reset convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ExternalResetModifier"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, 125; -210, 0; 0, 55; 85, 0]
	    Branch {
	      Points		      [-85, 0; 0, 100]
	      DstBlock		      "Switch1"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "Switch"
	      DstPort		      2
	    }
	  }
	  Branch {
	    DstBlock		    "LogicalCombine"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reset convert"
	  SrcPort		  1
	  DstBlock		  "ExternalResetModifier"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xr0"
	  SrcPort		  1
	  DstBlock		  "Switch"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xi0"
	  SrcPort		  1
	  DstBlock		  "Switch"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Logical\nOperator"
	  SrcPort		  1
	  DstBlock		  "Switch2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Switch2"
	  SrcPort		  1
	  DstBlock		  "dxC"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Switch1"
	  SrcPort		  1
	  Points		  [20, 0; 0, 10]
	  Branch {
	    Points		    [0, 130]
	    Branch {
	      Points		      [0, 50; 335, 0]
	      DstBlock		      "Switch2"
	      DstPort		      3
	    }
	    Branch {
	      DstBlock		      "Compare\nTo Zero1"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "Compare\nTo Zero"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Switch"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    DstBlock		    "xC"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 50]
	    Branch {
	      DstBlock		      "x less than xL"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 130]
	      DstBlock		      "x greater than xU"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "dxCIC"
	  SrcPort		  1
	  Points		  [0, 35]
	  DstBlock		  "Switch2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Lower Sat \nAnd dx Negativer"
	  SrcPort		  1
	  Points		  [30, 0; 0, 60]
	  DstBlock		  "Logical\nOperator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Upper Sat \nAnd dx positive"
	  SrcPort		  1
	  Points		  [15, 0; 0, -55]
	  DstBlock		  "Logical\nOperator"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "x less than xL"
	  SrcPort		  1
	  DstBlock		  "Lower Sat \nAnd dx Negativer"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "x greater than xU"
	  SrcPort		  1
	  DstBlock		  "Upper Sat \nAnd dx positive"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Zero1"
	  SrcPort		  1
	  Points		  [45, 0; 0, -45]
	  DstBlock		  "Upper Sat \nAnd dx positive"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Compare\nTo Zero"
	  SrcPort		  1
	  Points		  [65, 0; 0, -45]
	  DstBlock		  "Lower Sat \nAnd dx Negativer"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "InternalResetModifier"
	  SrcPort		  1
	  Points		  [45, 0; 0, -60]
	  DstBlock		  "LogicalCombine"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "External Reset Modifier"
      SID		      1710
      Ports		      [1, 1]
      Position		      [535, 454, 635, 496]
      BlockChoice	      "risingE"
      TemplateBlock	      "self"
      MemberBlocks	      "eitherE,fallingE,risingE"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"External Reset Modifier"
	Location		[148, 182, 646, 482]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  1714
	  Position		  [20, 40, 40, 60]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "risingE"
	  SID			  1752
	  Ports			  [1, 1]
	  Position		  [100, 40, 140, 80]
	  LibraryVersion	  "1.91"
	  SourceBlock		  "discretizedSecondOrderIntegrator/risingE"
	  SourceType		  "SubSystem"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  1715
	  Position		  [200, 40, 220, 60]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "risingE"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "risingE"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Integration Logic"
      SID		      1637
      Ports		      [3, 4]
      Position		      [25, 221, 125, 339]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Integration Logic"
	Location		[43, 113, 958, 702]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "u"
	  SID			  1638
	  Position		  [35, 23, 65, 37]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "state x"
	  SID			  1639
	  Position		  [35, 195, 50, 225]
	  NamePlacement		  "alternate"
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "state dx"
	  SID			  1640
	  Position		  [45, 445, 60, 475]
	  NamePlacement		  "alternate"
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Zero"
	  SID			  1641
	  Ports			  [1, 1]
	  Position		  [285, 370, 315, 400]
	  ShowName		  off
	  LibraryVersion	  "1.224"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
	  SourceType		  "Compare To Zero"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals "off"
	  relop			  "<"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Zero1"
	  SID			  1642
	  Ports			  [1, 1]
	  Position		  [320, 15, 350, 45]
	  ShowName		  off
	  LibraryVersion	  "1.224"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
	  SourceType		  "Compare To Zero"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals "off"
	  relop			  ">"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Zero2"
	  SID			  1643
	  Ports			  [1, 1]
	  Position		  [285, 445, 315, 475]
	  ShowName		  off
	  LibraryVersion	  "1.224"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
	  SourceType		  "Compare To Zero"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals "off"
	  relop			  "<"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Zero3"
	  SID			  1644
	  Ports			  [1, 1]
	  Position		  [285, 520, 315, 550]
	  ShowName		  off
	  LibraryVersion	  "1.224"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
	  SourceType		  "Compare To Zero"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals "off"
	  relop			  ">"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "on"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  SID			  1645
	  Position		  [710, 185, 740, 215]
	  ShowName		  off
	  Value			  "0"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator"
	  SID			  1646
	  Ports			  [5, 1]
	  Position		  [655, 144, 685, 176]
	  ShowName		  off
	  Operator		  "OR"
	  Inputs		  "5"
	  AllPortsSameDT	  off
	  OutDataTypeMode	  "boolean"
	  LogicDataType		  "fixdt(0, 8)"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator1"
	  SID			  1647
	  Ports			  [2, 1]
	  Position		  [530, 177, 560, 208]
	  ShowName		  off
	  AllPortsSameDT	  off
	  OutDataTypeMode	  "boolean"
	  LogicDataType		  "fixdt(0, 8)"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator3"
	  SID			  1648
	  Ports			  [1, 1]
	  Position		  [425, 224, 455, 256]
	  ShowName		  off
	  Operator		  "NOT"
	  AllPortsSameDT	  off
	  OutDataTypeMode	  "boolean"
	  LogicDataType		  "fixdt(0, 8)"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator4"
	  SID			  1649
	  Ports			  [1, 1]
	  Position		  [430, 154, 460, 186]
	  ShowName		  off
	  Operator		  "NOT"
	  AllPortsSameDT	  off
	  OutDataTypeMode	  "boolean"
	  LogicDataType		  "fixdt(0, 8)"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator6"
	  SID			  1650
	  Ports			  [2, 1]
	  Position		  [320, 176, 350, 209]
	  ShowName		  off
	  Operator		  "OR"
	  AllPortsSameDT	  off
	  OutDataTypeMode	  "boolean"
	  LogicDataType		  "fixdt(0, 8)"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Low Sat \nAnd u positive"
	  SID			  1651
	  Ports			  [2, 1]
	  Position		  [385, 22, 415, 53]
	  AllPortsSameDT	  off
	  OutDataTypeMode	  "boolean"
	  LogicDataType		  "fixdt(0, 8)"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Lower Sat \nAnd v positive"
	  SID			  1652
	  Ports			  [2, 1]
	  Position		  [445, 522, 475, 553]
	  AllPortsSameDT	  off
	  OutDataTypeMode	  "boolean"
	  LogicDataType		  "fixdt(0, 8)"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch"
	  SID			  1653
	  Position		  [770, 96, 830, 224]
	  ShowName		  off
	  Criteria		  "u2 ~= 0"
	  InputSameDT		  off
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Logic
	  Name			  "Upper Sat \nAnd u negative"
	  SID			  1654
	  Ports			  [2, 1]
	  Position		  [445, 362, 475, 393]
	  AllPortsSameDT	  off
	  OutDataTypeMode	  "boolean"
	  LogicDataType		  "fixdt(0, 8)"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Upper Sat \nAnd v negative"
	  SID			  1655
	  Ports			  [2, 1]
	  Position		  [445, 442, 475, 473]
	  AllPortsSameDT	  off
	  OutDataTypeMode	  "boolean"
	  LogicDataType		  "fixdt(0, 8)"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Reference
	  Name			  "x greater than xU"
	  SID			  1656
	  Ports			  [1, 1]
	  Position		  [165, 222, 275, 258]
	  LibraryVersion	  "1.224"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals "off"
	  relop			  ">="
	  const			  "UpperLimitX"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "x less than xL"
	  SID			  1657
	  Ports			  [1, 1]
	  Position		  [160, 155, 280, 185]
	  LibraryVersion	  "1.224"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals "off"
	  relop			  "<="
	  const			  "LowerLimitX"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "on"
	}
	Block {
	  BlockType		  Outport
	  Name			  "integrand"
	  SID			  1658
	  Position		  [860, 153, 890, 167]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sat"
	  SID			  1659
	  Position		  [385, 188, 415, 202]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "lower sat"
	  SID			  1660
	  Position		  [675, 313, 705, 327]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "upper sat"
	  SID			  1661
	  Position		  [675, 348, 705, 362]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Logical\nOperator6"
	  SrcPort		  1
	  DstBlock		  "sat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "state x"
	  SrcPort		  1
	  Points		  [40, 0]
	  Branch {
	    Points		    [0, -40]
	    DstBlock		    "x less than xL"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 30]
	    DstBlock		    "x greater than xU"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "u"
	  SrcPort		  1
	  Points		  [50, 0]
	  Branch {
	    Points		    [0, 355]
	    DstBlock		    "Compare\nTo Zero"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [145, 0]
	    Branch {
	      DstBlock		      "Compare\nTo Zero1"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 90]
	      DstBlock		      "Switch"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Switch"
	  SrcPort		  1
	  DstBlock		  "integrand"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical\nOperator"
	  SrcPort		  1
	  DstBlock		  "Switch"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "Switch"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Logical\nOperator4"
	  SrcPort		  1
	  Points		  [50, 0]
	  DstBlock		  "Logical\nOperator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical\nOperator3"
	  SrcPort		  1
	  Points		  [55, 0]
	  DstBlock		  "Logical\nOperator1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Compare\nTo Zero1"
	  SrcPort		  1
	  DstBlock		  "Low Sat \nAnd u positive"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "x less than xL"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [65, 0]
	    Branch {
	      Points		      [5, 0; 0, -125]
	      DstBlock		      "Low Sat \nAnd u positive"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "Logical\nOperator4"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, 15]
	    Branch {
	      DstBlock		      "Logical\nOperator6"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 135; 60, 0]
	      Branch {
		DstBlock		"lower sat"
		DstPort			1
	      }
	      Branch {
		Points			[0, 210]
		DstBlock		"Lower Sat \nAnd v positive"
		DstPort			1
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Low Sat \nAnd u positive"
	  SrcPort		  1
	  Points		  [110, 0; 0, 110]
	  DstBlock		  "Logical\nOperator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "x greater than xU"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [10, 0]
	    Branch {
	      Points		      [0, -40]
	      DstBlock		      "Logical\nOperator6"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [80, 0]
	      Branch {
		DstBlock		"Logical\nOperator3"
		DstPort			1
	      }
	      Branch {
		Points			[5, 0; 0, 130]
		Branch {
		  DstBlock		  "Upper Sat \nAnd u negative"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 80]
		  DstBlock		  "Upper Sat \nAnd v negative"
		  DstPort		  1
		}
	      }
	    }
	  }
	  Branch {
	    Points		    [0, 115]
	    DstBlock		    "upper sat"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Compare\nTo Zero"
	  SrcPort		  1
	  DstBlock		  "Upper Sat \nAnd u negative"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Upper Sat \nAnd u negative"
	  SrcPort		  1
	  Points		  [100, 0; 0, -225]
	  DstBlock		  "Logical\nOperator"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical\nOperator1"
	  SrcPort		  1
	  Points		  [0, -35]
	  DstBlock		  "Logical\nOperator"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "state dx"
	  SrcPort		  1
	  Points		  [140, 0]
	  Branch {
	    DstBlock		    "Compare\nTo Zero2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 75]
	    DstBlock		    "Compare\nTo Zero3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Compare\nTo Zero2"
	  SrcPort		  1
	  Points		  [55, 0; 0, 5]
	  DstBlock		  "Upper Sat \nAnd v negative"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Compare\nTo Zero3"
	  SrcPort		  1
	  Points		  [25, 0; 0, 10]
	  DstBlock		  "Lower Sat \nAnd v positive"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Upper Sat \nAnd v negative"
	  SrcPort		  1
	  Points		  [135, 0; 0, -295]
	  DstBlock		  "Logical\nOperator"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Lower Sat \nAnd v positive"
	  SrcPort		  1
	  Points		  [160, 0]
	  DstBlock		  "Logical\nOperator"
	  DstPort		  5
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Internal Reset Modifer"
      SID		      1627
      Ports		      [1, 1]
      Position		      [535, 379, 635, 421]
      BlockChoice	      "risingI"
      TemplateBlock	      "self"
      MemberBlocks	      "eitherI,fallingI,risingI"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Internal Reset Modifer"
	Location		[148, 182, 646, 482]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  1628
	  Position		  [20, 40, 40, 60]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "risingI"
	  SID			  1717
	  Ports			  [1, 1]
	  Position		  [100, 40, 140, 80]
	  LibraryVersion	  "1.132"
	  SourceBlock		  "discretizedSecondOrderIntegrator/risingI"
	  SourceType		  "SubSystem"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  1629
	  Position		  [200, 40, 220, 60]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "risingI"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "risingI"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "InternalICDXDT"
      SID		      1937
      Ports		      [4, 1]
      Position		      [315, 221, 405, 339]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Reinitialize dx/dt when x reaches saturation"
      MaskStyleString	      "checkbox"
      MaskVariables	      "ReinitDXDTwhenXreachesSaturation=&1;"
      MaskTunableValueString  "off"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskInitialization      "if strcmp(get_param(gcb, 'ReinitDXDTwhenXreachesSaturation'), 'on')\n     set_param([gc"
      "b '/ReinitializationFlag'], 'Value','1');\nelse\n    set_param([gcb '/ReinitializationFlag'], 'Value','0');\nend"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "off"
      System {
	Name			"InternalICDXDT"
	Location		[5, 118, 994, 574]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	1950
	Block {
	  BlockType		  Inport
	  Name			  "dx0ExternalIC"
	  SID			  4
	  Position		  [20, 38, 50, 52]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "LowerSat"
	  SID			  2
	  Position		  [15, 118, 45, 132]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "UpperSat"
	  SID			  1
	  Position		  [15, 218, 45, 232]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "ICSelector"
	  SID			  1941
	  Position		  [755, 173, 785, 187]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Zero"
	  SID			  5
	  Ports			  [1, 1]
	  Position		  [300, 55, 330, 85]
	  ShowName		  off
	  LibraryVersion	  "1.224"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
	  SourceType		  "Compare To Zero"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals "off"
	  relop			  ">"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Zero2"
	  SID			  8
	  Ports			  [1, 1]
	  Position		  [165, 190, 195, 220]
	  ShowName		  off
	  LibraryVersion	  "1.224"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
	  SourceType		  "Compare To Zero"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals "off"
	  relop			  "<"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "on"
	}
	Block {
	  BlockType		  Constant
	  Name			  "ICDXDT_Consistent"
	  SID			  1948
	  Position		  [580, 165, 610, 195]
	  Value			  "0"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Logic
	  Name			  "LowerSat And\n dx Pos."
	  SID			  6
	  Ports			  [2, 1]
	  Position		  [405, 62, 435, 93]
	  AllPortsSameDT	  off
	  OutDataTypeMode	  "boolean"
	  LogicDataType		  "fixdt(0, 8)"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Not Upper Sat \nand Not Lower Sat"
	  SID			  1950
	  Ports			  [2, 1]
	  Position		  [165, 337, 195, 368]
	  Operator		  "NOR"
	  AllPortsSameDT	  off
	  OutDataTypeMode	  "boolean"
	  LogicDataType		  "fixdt(0, 8)"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Constant
	  Name			  "ReinitializationFlag"
	  SID			  1946
	  Position		  [580, 115, 610, 145]
	  Value			  "0"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch1"
	  SID			  3
	  Position		  [470, 29, 530, 131]
	  ShowName		  off
	  Criteria		  "u2 ~= 0"
	  InputSameDT		  off
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch2"
	  SID			  7
	  Position		  [310, 151, 370, 279]
	  ShowName		  off
	  Criteria		  "u2 ~= 0"
	  InputSameDT		  off
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch3"
	  SID			  1944
	  Position		  [820, 101, 900, 259]
	  ShowName		  off
	  Criteria		  "u2 ~= 0"
	  InputSameDT		  off
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch4"
	  SID			  1947
	  Position		  [655, 51, 735, 209]
	  ShowName		  off
	  Criteria		  "u2 ~= 0"
	  InputSameDT		  off
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch5"
	  SID			  1949
	  Position		  [220, 282, 280, 428]
	  ShowName		  off
	  Criteria		  "u2 ~= 0"
	  InputSameDT		  off
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Logic
	  Name			  "Upper Sat \nand dx Neg"
	  SID			  9
	  Ports			  [2, 1]
	  Position		  [235, 194, 265, 236]
	  AllPortsSameDT	  off
	  OutDataTypeMode	  "boolean"
	  LogicDataType		  "fixdt(0, 8)"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Zero"
	  SID			  10
	  Position		  [65, 390, 95, 420]
	  ShowName		  off
	  Value			  "0"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dx0Internal"
	  SID			  1946
	  Position		  [935, 173, 965, 187]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "ICSelector"
	  SrcPort		  1
	  DstBlock		  "Switch3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Upper Sat \nand dx Neg"
	  SrcPort		  1
	  DstBlock		  "Switch2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "LowerSat And\n dx Pos."
	  SrcPort		  1
	  DstBlock		  "Switch1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Compare\nTo Zero"
	  SrcPort		  1
	  DstBlock		  "LowerSat And\n dx Pos."
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "LowerSat"
	  SrcPort		  1
	  Points		  [45, 0]
	  Branch {
	    Points		    [270, 0; 0, -40]
	    DstBlock		    "LowerSat And\n dx Pos."
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 220]
	    DstBlock		    "Not Upper Sat \nand Not Lower Sat"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Switch2"
	  SrcPort		  1
	  Points		  [65, 0; 0, -100]
	  DstBlock		  "Switch1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "UpperSat"
	  SrcPort		  1
	  Points		  [65, 0]
	  Branch {
	    DstBlock		    "Upper Sat \nand dx Neg"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 135]
	    DstBlock		    "Not Upper Sat \nand Not Lower Sat"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Compare\nTo Zero2"
	  SrcPort		  1
	  DstBlock		  "Upper Sat \nand dx Neg"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Switch1"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Switch4"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [5, 0; 0, 150]
	    DstBlock		    "Switch3"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Switch3"
	  SrcPort		  1
	  DstBlock		  "dx0Internal"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ReinitializationFlag"
	  SrcPort		  1
	  DstBlock		  "Switch4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ICDXDT_Consistent"
	  SrcPort		  1
	  DstBlock		  "Switch4"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "dx0ExternalIC"
	  SrcPort		  1
	  Points		  [75, 0]
	  Branch {
	    Points		    [0, 135; 0, -5]
	    Branch {
	      Labels		      [1, 0]
	      DstBlock		      "Switch2"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 30]
	      Branch {
		Points			[0, 100]
		DstBlock		"Switch5"
		DstPort			1
	      }
	      Branch {
		Labels			[1, 0]
		DstBlock		"Compare\nTo Zero2"
		DstPort			1
	      }
	    }
	  }
	  Branch {
	    Points		    [125, 0]
	    Branch {
	      Points		      [0, 25]
	      DstBlock		      "Compare\nTo Zero"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Switch1"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Switch4"
	  SrcPort		  1
	  DstBlock		  "Switch3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Zero"
	  SrcPort		  1
	  DstBlock		  "Switch5"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Switch5"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "Switch2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Not Upper Sat \nand Not Lower Sat"
	  SrcPort		  1
	  DstBlock		  "Switch5"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "InternalICX"
      SID		      1662
      Ports		      [5, 1]
      Position		      [170, 221, 265, 339]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"InternalICX"
	Location		[205, 251, 800, 534]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "LowerSat"
	  SID			  1664
	  Position		  [170, 73, 200, 87]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "UpperSat"
	  SID			  1665
	  Position		  [20, 178, 50, 192]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "State"
	  SID			  1666
	  Position		  [20, 218, 50, 232]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "XIC"
	  SID			  1667
	  Position		  [330, 248, 360, 262]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "ICSelector"
	  SID			  1668
	  Position		  [280, 198, 310, 212]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Constant
	  Name			  "LowerLimitX"
	  SID			  1669
	  Position		  [25, 30, 55, 60]
	  Value			  "LowerLimitX"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch"
	  SID			  1670
	  Position		  [270, 29, 330, 131]
	  ShowName		  off
	  Criteria		  "u2 ~= 0"
	  InputSameDT		  off
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch1"
	  SID			  1671
	  Position		  [90, 121, 150, 249]
	  ShowName		  off
	  Criteria		  "u2 ~= 0"
	  InputSameDT		  off
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch3"
	  SID			  1672
	  Position		  [420, 51, 500, 209]
	  ShowName		  off
	  Criteria		  "u2 ~= 0"
	  InputSameDT		  off
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Constant
	  Name			  "UpperLimitX"
	  SID			  1673
	  Position		  [25, 130, 55, 160]
	  Value			  "UpperLimitX"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "x0Internal"
	  SID			  1674
	  Position		  [545, 123, 575, 137]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "ICSelector"
	  SrcPort		  1
	  Points		  [45, 0; 0, -75]
	  DstBlock		  "Switch3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "XIC"
	  SrcPort		  1
	  Points		  [20, 0; 0, -75]
	  DstBlock		  "Switch3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Switch3"
	  SrcPort		  1
	  DstBlock		  "x0Internal"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "UpperLimitX"
	  SrcPort		  1
	  DstBlock		  "Switch1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Switch"
	  SrcPort		  1
	  DstBlock		  "Switch3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "LowerLimitX"
	  SrcPort		  1
	  DstBlock		  "Switch"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "LowerSat"
	  SrcPort		  1
	  DstBlock		  "Switch"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "UpperSat"
	  SrcPort		  1
	  DstBlock		  "Switch1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Switch1"
	  SrcPort		  1
	  Points		  [50, 0; 0, -70]
	  DstBlock		  "Switch"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "State"
	  SrcPort		  1
	  DstBlock		  "Switch1"
	  DstPort		  3
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "StateValueAtInitialization"
      SID		      1947
      Ports		      [5, 2]
      Position		      [600, 221, 695, 339]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"StateValueAtInitialization"
	Location		[157, 271, 603, 503]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "x In"
	  SID			  1948
	  Position		  [45, 23, 75, 37]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "xIC"
	  SID			  1949
	  Position		  [45, 148, 75, 162]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "dx In"
	  SID			  1950
	  Position		  [45, 58, 75, 72]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "dxIC"
	  SID			  1951
	  Position		  [45, 178, 75, 192]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Time"
	  SID			  1952
	  Position		  [45, 103, 75, 117]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Demux
	  Name			  "Demux"
	  SID			  1962
	  Ports			  [1, 2]
	  Position		  [330, 80, 335, 140]
	  ShowName		  off
	  Outputs		  "2"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux"
	  SID			  1960
	  Ports			  [2, 1]
	  Position		  [150, 13, 155, 82]
	  ShowName		  off
	  Inputs		  "2"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux1"
	  SID			  1961
	  Ports			  [2, 1]
	  Position		  [150, 141, 155, 199]
	  ShowName		  off
	  Inputs		  "2"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch"
	  SID			  1956
	  Position		  [210, 18, 295, 202]
	  Criteria		  "u2 ~= 0"
	  InputSameDT		  off
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "state x"
	  SID			  1958
	  Position		  [385, 88, 415, 102]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "state dx/dt"
	  SID			  1959
	  Position		  [385, 118, 415, 132]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Time"
	  SrcPort		  1
	  DstBlock		  "Switch"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "x In"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dx In"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "Switch"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xIC"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dxIC"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  DstBlock		  "Switch"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Switch"
	  SrcPort		  1
	  DstBlock		  "Demux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  1
	  DstBlock		  "state x"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  2
	  DstBlock		  "state dx/dt"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "eitherE"
      SID		      1720
      Ports		      [1, 1]
      Position		      [245, 454, 345, 496]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"eitherE"
	Location		[497, 623, 995, 923]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  1725
	  Position		  [70, 148, 100, 162]
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Detect\nChange"
	  SID			  1928
	  Ports			  [1, 1]
	  Position		  [325, 140, 385, 170]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Detect\nChange"
	  SourceType		  "Detect Change"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  vinit			  "0"
	}
	Block {
	  BlockType		  HitCross
	  Name			  "Hit \nCrossing"
	  SID			  1927
	  Ports			  [1, 1]
	  Position		  [210, 118, 270, 192]
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  1727
	  Position		  [440, 148, 470, 162]
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Hit \nCrossing"
	  SrcPort		  1
	  DstBlock		  "Detect\nChange"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Hit \nCrossing"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Detect\nChange"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "eitherI"
      SID		      68
      Ports		      [1, 1]
      Position		      [245, 379, 345, 421]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"eitherI"
	Location		[433, 403, 931, 703]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  1621
	  Position		  [110, 103, 140, 117]
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "either"
	  SID			  1622
	  Ports			  [1, 1]
	  Position		  [220, 85, 280, 135]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Detect Rise\nPositive"
	  SourceType		  "Detect Rise Positive"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  vinit			  "0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  1623
	  Position		  [360, 103, 390, 117]
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "either"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "either"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "fallingE"
      SID		      1721
      Ports		      [1, 1]
      Position		      [390, 454, 490, 496]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"fallingE"
	Location		[914, 868, 1412, 1168]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  1728
	  Position		  [110, 103, 140, 117]
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Zero"
	  SID			  1903
	  Ports			  [1, 1]
	  Position		  [160, 95, 190, 125]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
	  SourceType		  "Compare To Zero"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  ">="
	  LogicOutDataTypeMode	  "uint8"
	  ZeroCross		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Detect\nDecrease"
	  SID			  1743
	  Ports			  [1, 1]
	  Position		  [225, 95, 285, 125]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Detect\nDecrease"
	  SourceType		  "Detect Decrease"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  vinit			  "0.0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  1730
	  Position		  [360, 103, 390, 117]
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Compare\nTo Zero"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Detect\nDecrease"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Zero"
	  SrcPort		  1
	  DstBlock		  "Detect\nDecrease"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "fallingI"
      SID		      69
      Ports		      [1, 1]
      Position		      [390, 379, 490, 421]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"fallingI"
	Location		[1151, 736, 1649, 1036]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  1624
	  Position		  [40, 103, 70, 117]
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Detect\nDecrease"
	  SID			  1872
	  Ports			  [1, 1]
	  Position		  [260, 95, 320, 125]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Detect\nDecrease"
	  SourceType		  "Detect Decrease"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  vinit			  "0.0"
	}
	Block {
	  BlockType		  Logic
	  Name			  "falling"
	  SID			  1625
	  Ports			  [1, 1]
	  Position		  [165, 94, 195, 126]
	  Operator		  "NOT"
	  AllPortsSameDT	  off
	  OutDataTypeMode	  "boolean"
	  LogicDataType		  "fixdt(0, 8)"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  1626
	  Position		  [360, 103, 390, 117]
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "falling"
	  SrcPort		  1
	  DstBlock		  "Detect\nDecrease"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "falling"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Detect\nDecrease"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "risingE"
      SID		      1722
      Ports		      [1, 1]
      Position		      [100, 454, 200, 496]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"risingE"
	Location		[591, 329, 1089, 629]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  1723
	  Position		  [110, 103, 140, 117]
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Zero"
	  SID			  1902
	  Ports			  [1, 1]
	  Position		  [160, 95, 190, 125]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
	  SourceType		  "Compare To Zero"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  ">="
	  LogicOutDataTypeMode	  "uint8"
	  ZeroCross		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Detect\nIncrease"
	  SID			  1741
	  Ports			  [1, 1]
	  Position		  [220, 94, 280, 126]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Detect\nIncrease"
	  SourceType		  "Detect Increase"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  vinit			  "0.0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  1724
	  Position		  [360, 103, 390, 117]
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Compare\nTo Zero"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Detect\nIncrease"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Zero"
	  SrcPort		  1
	  DstBlock		  "Detect\nIncrease"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "risingI"
      SID		      70
      Ports		      [1, 1]
      Position		      [100, 374, 200, 416]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"risingI"
	Location		[717, 470, 1215, 770]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  1619
	  Position		  [110, 103, 140, 117]
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Detect\nIncrease"
	  SID			  1870
	  Ports			  [1, 1]
	  Position		  [220, 94, 280, 126]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Detect\nIncrease"
	  SourceType		  "Detect Increase"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  vinit			  "0.0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  1620
	  Position		  [360, 103, 390, 117]
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Detect\nIncrease"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Detect\nIncrease"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "xFree"
      SID		      1556
      Ports		      [1, 2]
      Position		      [410, 53, 510, 137]
      BlockChoice	      "rising"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "DiscretizedSecondOrderIntegrator"
      MaskDescription	      "A discrete approximation of the continuous Second-Order Integrator block when the states "
      "have no limits."
      MaskPromptString	      "Initial condition source x:|Initial condition x:|Limit x|Upper limit x:|Lower limit x:|I"
      "nitial condition source dx/dt:|Initial condition dx/dt:|Limit dx/dt|Upper limit dx/dt:|Lower limit dx/dt:|Extern"
      "al reset|Ignore state limits and the reset during linearization|Reinitialize dx/dt when x reaches saturation|Sho"
      "w output:|Gain value:|Sample time:|Integrator method:"
      MaskStyleString	      "popup(internal|external),edit,checkbox,edit,edit,popup(internal|external),edit,checkbox,e"
      "dit,edit,popup(none),checkbox,checkbox,popup(both|x|dxdt),edit,edit,popup(Integration: Forward Euler|Integration"
      ": Backward Euler|Integration: Trapezoidal)"
      MaskVariables	      "ICSourceX=&1;ICX=@2;LimitX=&3;UpperLimitX=@4;LowerLimitX=@5;ICSourceDXDT=&6;ICDXDT=@7;Limit"
      "DXDT=&8;UpperLimitDXDT=@9;LowerLimitDXDT=@10;ExternalReset=&11;IgnoreStateLimitsAndResetForLinearization=&12;Rei"
      "nitDXDTwhenXreachesSaturation=&13;ShowOutput=&14;GainValue=@15;SampleTime=@16;IntegratorMethod=&17;"
      MaskTunableValueString  "off,on,off,on,on,off,on,off,on,on,off,off,off,off,off,off,off"
      MaskCallbackString      "||||||||||||||||"
      MaskEnableString	      "on,on,off,off,off,on,on,on,on,on,off,on,off,on,on,on,on"
      MaskVisibilityString    "on,on,off,off,off,on,on,on,off,off,off,on,off,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskInitialization      "configureDiscretizedSecondOrderIntegrator(gcb, 'xFree');\n\n"
      MaskSelfModifiable      on
      MaskDisplay	      "% Draw the icon and label ports for the discretized Second-Order Integrator\nsIntVariant = 'x"
      "Free';\n\nintegratorMethod = get_param(gcb, 'IntegratorMethod');\n\nswitch(integratorMethod)\n    case{'Integrat"
      "ion: Trapezoidal'}\n        numerator = 'K^2 Ts^2 (z+1)^2';\n        text(0.2, 0.6, numerator,'interpreter','tex"
      "');\n        y_line = 0.45;\n        plot([0.2, 0.8], [y_line,y_line]);\n        denominator = '4(z-1)^2';\n    "
      "    text(0.35, 0.3, denominator,'interpreter','tex');\n    case{'Integration: Backward Euler'}\n        numerato"
      "r = 'K^2 Ts^2 z^2';\n        text(0.3, 0.63, numerator,'interpreter','tex');\n        y_line = 0.48;\n        pl"
      "ot([0.2, 0.8], [y_line,y_line]);\n        denominator = '(z-1)^2';\n        text(0.35, 0.33, denominator,'interp"
      "reter','tex');\n    case{'Integration: Forward Euler'}\n        numerator = 'K^2 Ts^2';\n        text(0.35, 0.6,"
      " numerator,'interpreter','tex');\n        y_line = 0.45;\n        plot([0.3, 0.7], [y_line,y_line]);\n        de"
      "nominator = '(z-1)^2';\n        text(0.35, 0.3, denominator,'interpreter','tex');      \nend\n\nportIndex = 1;\n"
      "port_label('input',portIndex,'u');\nportIndex = portIndex + 1;\n\nif strcmp(sIntVariant, 'xLimitedWithReset') ||"
      " strcmp(sIntVariant, 'xFreeWithReset')\n    switch get_param(gcb, 'ExternalReset')\n        case 'rising'\n     "
      "     port_label('input',portIndex,'r');\n        case 'falling'\n            port_label('input',portIndex,'f');\n"
      "        case 'either'\n            port_label('input',portIndex,'e');\n    end\n    portIndex = portIndex + 1;\n"
      "end\n\nif strcmp(get_param(gcb,'ICSourceX'),'external')\n    port_label('input',portIndex,'x_0','texmode','on');"
      "\n    portIndex = portIndex+1;\nend\n\nif strcmp(get_param(gcb,'ICSourceDXDT'),'external')\n    port_label('inpu"
      "t',portIndex,'dx_0','texmode','on');\nend\n\nShowOutput = get_param(gcb,'ShowOutput');\n\nswitch ShowOutput\n   "
      " case 'x'\n        port_label('output',1,'x');\n    case 'dxdt'\n        port_label('output',1,'dx');\n    case "
      "'both'\n        port_label('output',1,'x');\n        port_label('output',2,'dx');\nend"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "normalized"
      MaskValueString	      "internal|0|on|1|0|internal|0|off|1|0|none|off|off|both|1.0|0.1|Integration: Forward Euler"
      MaskTabNameString	      "x,x,x,x,x,dx/dt,dx/dt,dx/dt,dx/dt,dx/dt,Attributes,Attributes,Attributes,Attributes,Att"
      "ributes,Attributes,Attributes"
      System {
	Name			"xFree"
	Location		[117, 205, 633, 438]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	59
	Block {
	  BlockType		  Inport
	  Name			  "u"
	  SID			  1557
	  Position		  [15, 88, 45, 102]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Constant
	  Name			  "dx0"
	  SID			  59
	  Position		  [15, 136, 70, 164]
	  Value			  "ICDXDT"
	}
	Block {
	  BlockType		  DiscreteIntegrator
	  Name			  "dxdt"
	  SID			  1606
	  Ports			  [2, 1]
	  Position		  [120, 66, 205, 179]
	  NamePlacement		  "alternate"
	  IntegratorMethod	  "Integration: Forward Euler"
	  gainval		  "GainValue"
	  ExternalReset		  "none"
	  InitialConditionSource  "external"
	  InitialCondition	  "ICDXDT"
	  SampleTime		  "SampleTime"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  UpperSaturationLimit	  "UpperLimitDXDT"
	  LowerSaturationLimit	  "LowerLimitDXDT"
	  ICPrevOutput		  "DiscIntNeverNeededParam"
	  ICPrevScaledInput	  "DiscIntNeverNeededParam"
	}
	Block {
	  BlockType		  DiscreteIntegrator
	  Name			  "x"
	  SID			  1607
	  Ports			  [2, 1]
	  Position		  [315, 98, 410, 207]
	  NamePlacement		  "alternate"
	  IntegratorMethod	  "Integration: Forward Euler"
	  gainval		  "GainValue"
	  ExternalReset		  "none"
	  InitialConditionSource  "external"
	  InitialCondition	  "ICX"
	  SampleTime		  "SampleTime"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  UpperSaturationLimit	  "UpperLimitX"
	  LowerSaturationLimit	  "LowerLimitX"
	  ICPrevOutput		  "DiscIntNeverNeededParam"
	  ICPrevScaledInput	  "DiscIntNeverNeededParam"
	}
	Block {
	  BlockType		  Constant
	  Name			  "x0"
	  SID			  58
	  Position		  [235, 173, 265, 187]
	  Value			  "ICX"
	}
	Block {
	  BlockType		  Outport
	  Name			  "xOut"
	  SID			  56
	  Position		  [460, 148, 490, 162]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dxOut"
	  SID			  57
	  Position		  [350, 18, 380, 32]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "u"
	  SrcPort		  1
	  DstBlock		  "dxdt"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "x"
	  SrcPort		  1
	  DstBlock		  "xOut"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "x0"
	  SrcPort		  1
	  DstBlock		  "x"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "dx0"
	  SrcPort		  1
	  DstBlock		  "dxdt"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "dxdt"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    DstBlock		    "x"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -100]
	    DstBlock		    "dxOut"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "xFreeWithReset"
      SID		      1611
      Ports		      [2, 2]
      Position		      [590, 53, 695, 137]
      BlockChoice	      "rising"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "DiscretizedSecondOrderIntegrator"
      MaskDescription	      "A discrete approximation of the continuous Second-Order Integrator block when the block h"
      "as an external reset and the states have no limits."
      MaskPromptString	      "Initial condition source x:|Initial condition x:|Limit x|Upper limit x:|Lower limit x:|I"
      "nitial condition source dx/dt:|Initial condition dx/dt:|Limit dx/dt|Upper limit dx/dt:|Lower limit dx/dt:|Extern"
      "al reset|Ignore state limits and the reset during linearization|Reinitialize dx/dt when x reaches saturation|Sho"
      "w output:|Gain value:|Sample time:|Integrator method:"
      MaskStyleString	      "popup(internal|external),edit,checkbox,edit,edit,popup(internal|external),edit,checkbox,e"
      "dit,edit,popup(rising|falling|either),checkbox,checkbox,popup(both|x|dxdt),edit,edit,popup(Integration: Forward "
      "Euler|Integration: Backward Euler|Integration: Trapezoidal)"
      MaskVariables	      "ICSourceX=&1;ICX=@2;LimitX=&3;UpperLimitX=@4;LowerLimitX=@5;ICSourceDXDT=&6;ICDXDT=@7;Limit"
      "DXDT=&8;UpperLimitDXDT=@9;LowerLimitDXDT=@10;ExternalReset=&11;IgnoreStateLimitsAndResetForLinearization=&12;Rei"
      "nitDXDTwhenXreachesSaturation=&13;ShowOutput=&14;GainValue=@15;SampleTime=@16;IntegratorMethod=&17;"
      MaskTunableValueString  "off,on,off,on,on,off,on,off,on,on,off,off,off,off,off,off,off"
      MaskCallbackString      "||||||||||||||||"
      MaskEnableString	      "on,on,off,off,off,on,on,on,on,on,on,on,off,on,on,on,on"
      MaskVisibilityString    "on,on,off,off,off,on,on,on,off,off,on,on,off,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskInitialization      "configureDiscretizedSecondOrderIntegrator(gcb, 'xFreeWithReset');\n"
      MaskSelfModifiable      on
      MaskDisplay	      "% Draw the icon and label port for the discretized Second-Order Integrator\nsIntVariant = 'xF"
      "reeWithReset';\n\nintegratorMethod = get_param(gcb, 'IntegratorMethod');\nswitch(integratorMethod)\n    case{'In"
      "tegration: Trapezoidal'}\n        numerator = 'K^2 Ts^2 (z+1)^2';\n        text(0.2, 0.6, numerator,'interpreter"
      "','tex');\n        y_line = 0.45;\n        plot([0.2, 0.8], [y_line,y_line]);\n        denominator = '4(z-1)^2';"
      "\n        text(0.35, 0.3, denominator,'interpreter','tex');\n    case{'Integration: Backward Euler'}\n        nu"
      "merator = 'K^2 Ts^2 z^2';\n        text(0.3, 0.63, numerator,'interpreter','tex');\n        y_line = 0.48;\n    "
      "    plot([0.2, 0.8], [y_line,y_line]);\n        denominator = '(z-1)^2';\n        text(0.35, 0.33, denominator,'"
      "interpreter','tex');\n    case{'Integration: Forward Euler'}\n        numerator = 'K^2 Ts^2';\n        text(0.35"
      ", 0.6, numerator,'interpreter','tex');\n        y_line = 0.45;\n        plot([0.3, 0.7], [y_line,y_line]);\n    "
      "    denominator = '(z-1)^2';\n        text(0.35, 0.3, denominator,'interpreter','tex');      \nend\n\nportIndex "
      "= 1;\nport_label('input',portIndex,'u');\nportIndex = portIndex + 1;\n\nif strcmp(sIntVariant, 'xLimitedWithRese"
      "t') || strcmp(sIntVariant, 'xFreeWithReset')\n    switch get_param(gcb, 'ExternalReset')\n        case 'rising'\n"
      "          port_label('input',portIndex,'r');\n        case 'falling'\n            port_label('input',portIndex,'"
      "f');\n        case 'either'\n            port_label('input',portIndex,'e');\n    end\n    portIndex = portIndex "
      "+ 1;\nend\n\nif strcmp(get_param(gcb,'ICSourceX'),'external')\n    port_label('input',portIndex,'x_0','texmode',"
      "'on');\n    portIndex = portIndex+1;\nend\n\nif strcmp(get_param(gcb,'ICSourceDXDT'),'external')\n    port_label"
      "('input',portIndex,'dx_0','texmode','on');\nend\n\nShowOutput = get_param(gcb,'ShowOutput');\n\nswitch ShowOutpu"
      "t\n    case 'x'\n        port_label('output',1,'x');\n    case 'dxdt'\n        port_label('output',1,'dx');\n   "
      " case 'both'\n        port_label('output',1,'x');\n        port_label('output',2,'dx');\nend"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "normalized"
      MaskValueString	      "internal|0|on|0|0|internal|0|off|1|0|rising|off|off|both|1.0|0.1|Integration: Forward Eul"
      "er"
      MaskTabNameString	      "x,x,x,x,x,dx/dt,dx/dt,dx/dt,dx/dt,dx/dt,Attributes,Attributes,Attributes,Attributes,Att"
      "ributes,Attributes,Attributes"
      System {
	Name			"xFreeWithReset"
	Location		[134, 192, 707, 455]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	8437
	Block {
	  BlockType		  Inport
	  Name			  "u"
	  SID			  1612
	  Position		  [15, 78, 45, 92]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "u1"
	  SID			  2221
	  Position		  [15, 228, 45, 242]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Constant
	  Name			  "dx0"
	  SID			  8437
	  Position		  [20, 156, 70, 174]
	  Value			  "ICDXDT"
	}
	Block {
	  BlockType		  DiscreteIntegrator
	  Name			  "dxdt"
	  SID			  1614
	  Ports			  [3, 1]
	  Position		  [165, 68, 250, 182]
	  NamePlacement		  "alternate"
	  IntegratorMethod	  "Integration: Forward Euler"
	  gainval		  "GainValue"
	  ExternalReset		  "rising"
	  InitialConditionSource  "external"
	  InitialCondition	  "ICDXDT"
	  SampleTime		  "SampleTime"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  UpperSaturationLimit	  "UpperLimitDXDT"
	  LowerSaturationLimit	  "LowerLimitDXDT"
	  ICPrevOutput		  "DiscIntNeverNeededParam"
	  ICPrevScaledInput	  "DiscIntNeverNeededParam"
	}
	Block {
	  BlockType		  DiscreteIntegrator
	  Name			  "x"
	  SID			  1615
	  Ports			  [3, 1]
	  Position		  [355, 105, 450, 215]
	  NamePlacement		  "alternate"
	  IntegratorMethod	  "Integration: Forward Euler"
	  gainval		  "GainValue"
	  ExternalReset		  "rising"
	  InitialConditionSource  "external"
	  InitialCondition	  "ICX"
	  SampleTime		  "SampleTime"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  UpperSaturationLimit	  "UpperLimitX"
	  LowerSaturationLimit	  "LowerLimitX"
	  ICPrevOutput		  "DiscIntNeverNeededParam"
	  ICPrevScaledInput	  "DiscIntNeverNeededParam"
	}
	Block {
	  BlockType		  Constant
	  Name			  "x0"
	  SID			  8436
	  Position		  [300, 188, 330, 202]
	  Value			  "ICX"
	}
	Block {
	  BlockType		  Outport
	  Name			  "xOut"
	  SID			  8434
	  Position		  [525, 153, 555, 167]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dxOut"
	  SID			  8435
	  Position		  [350, 18, 380, 32]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "dxdt"
	  SrcPort		  1
	  Points		  [45, 0]
	  Branch {
	    Points		    [0, -100]
	    DstBlock		    "dxOut"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "x"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "dx0"
	  SrcPort		  1
	  DstBlock		  "dxdt"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "x0"
	  SrcPort		  1
	  DstBlock		  "x"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "x"
	  SrcPort		  1
	  DstBlock		  "xOut"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "u"
	  SrcPort		  1
	  DstBlock		  "dxdt"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "u1"
	  SrcPort		  1
	  Points		  [50, 0]
	  Branch {
	    Points		    [0, -110]
	    DstBlock		    "dxdt"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [185, 0; 0, -75]
	    DstBlock		    "x"
	    DstPort		    2
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "xLimited"
      SID		      1807
      Ports		      [1, 2]
      Position		      [45, 53, 145, 137]
      BlockChoice	      "rising"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "DiscretizedSecondOrderIntegrator"
      MaskDescription	      "A discrete approximation of the continuous Second-Order Integrator block when the state x"
      " has limits."
      MaskPromptString	      "Initial condition source x:|Initial condition x:|Limit x|Upper limit x:|Lower limit x:|I"
      "nitial condition source dx/dt:|Initial condition dx/dt:|Limit dx/dt|Upper limit dx/dt:|Lower limit dx/dt:|Extern"
      "al reset|Ignore state limits and the reset during linearization|Reinitialize dx/dt when x reaches saturation|Sho"
      "w output:|Gain value:|Sample time:|Integrator method:"
      MaskStyleString	      "popup(internal|external),edit,checkbox,edit,edit,popup(internal|external),edit,checkbox,e"
      "dit,edit,popup(none),checkbox,checkbox,popup(both|x|dxdt),edit,edit,popup(Integration: Forward Euler|Integration"
      ": Backward Euler|Integration: Trapezoidal)"
      MaskVariables	      "ICSourceX=&1;ICX=@2;LimitX=&3;UpperLimitX=@4;LowerLimitX=@5;ICSourceDXDT=&6;ICDXDT=@7;Limit"
      "DXDT=&8;UpperLimitDXDT=@9;LowerLimitDXDT=@10;ExternalReset=&11;IgnoreStateLimitsAndResetForLinearization=&12;Rei"
      "nitDXDTwhenXreachesSaturation=&13;ShowOutput=&14;GainValue=@15;SampleTime=@16;IntegratorMethod=&17;"
      MaskTunableValueString  "off,on,off,on,on,off,on,off,on,on,off,off,off,off,off,off,off"
      MaskCallbackString      "||||||||||||||||"
      MaskEnableString	      "on,on,off,on,on,on,on,on,on,on,off,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,off,on,on,on,on,on,off,off,off,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskInitialization      "configureDiscretizedSecondOrderIntegrator(gcb, 'xLimited');\n\n"
      MaskSelfModifiable      on
      MaskDisplay	      "% Draw the icon and label ports for the discretized Second-Order Integrator\nsIntVariant = 'x"
      "Limited';\nnumerator = 'K^2 Ts^2';\ntext(0.35, 0.6, numerator,'interpreter','tex');\ny_line = 0.45;\nplot([0.3, "
      "0.7], [y_line,y_line]);\ndenominator = '(z-1)^2';\ntext(0.35, 0.3, denominator,'interpreter','tex');\n\n\nportIn"
      "dex = 1;\nport_label('input',portIndex,'u');\nportIndex = portIndex + 1;\n\nif strcmp(sIntVariant, 'xLimitedWith"
      "Reset') || strcmp(sIntVariant, 'xFreeWithReset')\n    switch get_param(gcb, 'ExternalReset')\n        case 'risi"
      "ng'\n          port_label('input',portIndex,'r');\n        case 'falling'\n            port_label('input',portIn"
      "dex,'f');\n        case 'either'\n            port_label('input',portIndex,'e');\n    end\n    portIndex = portI"
      "ndex + 1;\nend\n\nif strcmp(get_param(gcb,'ICSourceX'),'external')\n    port_label('input',portIndex,'x_0','texm"
      "ode','on');\n    portIndex = portIndex+1;\nend\n\nif strcmp(get_param(gcb,'ICSourceDXDT'),'external')\n    port_"
      "label('input',portIndex,'dx_0','texmode','on');\nend\n\nShowOutput = get_param(gcb,'ShowOutput');\n\nswitch Show"
      "Output\n    case 'x'\n        port_label('output',1,'x');\n    case 'dxdt'\n        port_label('output',1,'dx');"
      "\n    case 'both'\n        port_label('output',1,'x');\n        port_label('output',2,'dx');\nend"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "normalized"
      MaskValueString	      "internal|0|on|1|0|internal|0|off|1|0|none|off|off|both|1.0|0.1|Integration: Forward Euler"
      MaskTabNameString	      "x,x,x,x,x,dx/dt,dx/dt,dx/dt,dx/dt,dx/dt,Attributes,Attributes,Attributes,Attributes,Att"
      "ributes,Attributes,Attributes"
      System {
	Name			"xLimited"
	Location		[20, 209, 972, 709]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	1988
	Block {
	  BlockType		  Inport
	  Name			  "u"
	  SID			  1837
	  Position		  [15, 38, 45, 52]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integration Logic"
	  SID			  1839
	  Ports			  [3, 4]
	  Position		  [75, 17, 200, 158]
	  LibraryVersion	  "1.206"
	  SourceBlock		  "discretizedSecondOrderIntegrator/Integration Logic"
	  SourceType		  "SubSystem"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "InternalICDXDT"
	  SID			  1970
	  Ports			  [4, 1]
	  Position		  [475, 81, 565, 199]
	  LibraryVersion	  "1.204"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskPromptString	  "Reinitialize dx/dt when x reaches saturation"
	  MaskStyleString	  "checkbox"
	  MaskVariables		  "ReinitDXDTwhenXreachesSaturation=&1;"
	  MaskTunableValueString  "off"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskInitialization	  "if strcmp(get_param(gcb, 'ReinitDXDTwhenXreachesSaturation'), 'on')\n     set_param([gcb '/Re"
	  "initializationFlag'], 'Value','1');\nelse\n    set_param([gcb '/ReinitializationFlag'], 'Value','0');\nend"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "off"
	  System {
	    Name		    "InternalICDXDT"
	    Location		    [5, 118, 994, 574]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "dx0ExternalIC"
	      SID		      1971
	      Position		      [20, 38, 50, 52]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "LowerSat"
	      SID		      1972
	      Position		      [15, 118, 45, 132]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "UpperSat"
	      SID		      1973
	      Position		      [15, 218, 45, 232]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ICSelector"
	      SID		      1974
	      Position		      [755, 173, 785, 187]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Compare\nTo Zero"
	      SID		      1975
	      Ports		      [1, 1]
	      Position		      [300, 55, 330, 85]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
	      SourceType	      "Compare To Zero"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals "off"
	      relop		      ">"
	      LogicOutDataTypeMode    "boolean"
	      ZeroCross		      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Compare\nTo Zero2"
	      SID		      1976
	      Ports		      [1, 1]
	      Position		      [165, 190, 195, 220]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
	      SourceType	      "Compare To Zero"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals "off"
	      relop		      "<"
	      LogicOutDataTypeMode    "boolean"
	      ZeroCross		      "on"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "ICDXDT_Consistent"
	      SID		      1977
	      Position		      [580, 165, 610, 195]
	      Value		      "0"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "LowerSat And\n dx Pos."
	      SID		      1978
	      Ports		      [2, 1]
	      Position		      [405, 62, 435, 93]
	      AllPortsSameDT	      off
	      OutDataTypeMode	      "boolean"
	      LogicDataType	      "fixdt(0, 8)"
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Not Upper Sat \nand Not Lower Sat"
	      SID		      1979
	      Ports		      [2, 1]
	      Position		      [165, 337, 195, 368]
	      Operator		      "NOR"
	      AllPortsSameDT	      off
	      OutDataTypeMode	      "boolean"
	      LogicDataType	      "fixdt(0, 8)"
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "ReinitializationFlag"
	      SID		      1980
	      Position		      [580, 115, 610, 145]
	      Value		      "0"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch1"
	      SID		      1981
	      Position		      [470, 29, 530, 131]
	      ShowName		      off
	      Criteria		      "u2 ~= 0"
	      InputSameDT	      off
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch2"
	      SID		      1982
	      Position		      [310, 151, 370, 279]
	      ShowName		      off
	      Criteria		      "u2 ~= 0"
	      InputSameDT	      off
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch3"
	      SID		      1983
	      Position		      [820, 101, 900, 259]
	      ShowName		      off
	      Criteria		      "u2 ~= 0"
	      InputSameDT	      off
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch4"
	      SID		      1984
	      Position		      [655, 51, 735, 209]
	      ShowName		      off
	      Criteria		      "u2 ~= 0"
	      InputSameDT	      off
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch5"
	      SID		      1985
	      Position		      [220, 282, 280, 428]
	      ShowName		      off
	      Criteria		      "u2 ~= 0"
	      InputSameDT	      off
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Upper Sat \nand dx Neg"
	      SID		      1986
	      Ports		      [2, 1]
	      Position		      [235, 194, 265, 236]
	      AllPortsSameDT	      off
	      OutDataTypeMode	      "boolean"
	      LogicDataType	      "fixdt(0, 8)"
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Zero"
	      SID		      1987
	      Position		      [65, 390, 95, 420]
	      ShowName		      off
	      Value		      "0"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dx0Internal"
	      SID		      1988
	      Position		      [935, 173, 965, 187]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Not Upper Sat \nand Not Lower Sat"
	      SrcPort		      1
	      DstBlock		      "Switch5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Switch5"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "Switch2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Zero"
	      SrcPort		      1
	      DstBlock		      "Switch5"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Switch4"
	      SrcPort		      1
	      DstBlock		      "Switch3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dx0ExternalIC"
	      SrcPort		      1
	      Points		      [75, 0]
	      Branch {
		Points			[125, 0]
		Branch {
		  DstBlock		  "Switch1"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 25]
		  DstBlock		  "Compare\nTo Zero"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, 135; 0, -5]
		Branch {
		  Points		  [0, 30]
		  Branch {
		    Labels		    [1, 0]
		    DstBlock		    "Compare\nTo Zero2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 100]
		    DstBlock		    "Switch5"
		    DstPort		    1
		  }
		}
		Branch {
		  Labels		  [1, 0]
		  DstBlock		  "Switch2"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "ICDXDT_Consistent"
	      SrcPort		      1
	      DstBlock		      "Switch4"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "ReinitializationFlag"
	      SrcPort		      1
	      DstBlock		      "Switch4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Switch3"
	      SrcPort		      1
	      DstBlock		      "dx0Internal"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Switch1"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[5, 0; 0, 150]
		DstBlock		"Switch3"
		DstPort			3
	      }
	      Branch {
		DstBlock		"Switch4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Compare\nTo Zero2"
	      SrcPort		      1
	      DstBlock		      "Upper Sat \nand dx Neg"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "UpperSat"
	      SrcPort		      1
	      Points		      [65, 0]
	      Branch {
		Points			[0, 135]
		DstBlock		"Not Upper Sat \nand Not Lower Sat"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Upper Sat \nand dx Neg"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Switch2"
	      SrcPort		      1
	      Points		      [65, 0; 0, -100]
	      DstBlock		      "Switch1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "LowerSat"
	      SrcPort		      1
	      Points		      [45, 0]
	      Branch {
		Points			[0, 220]
		DstBlock		"Not Upper Sat \nand Not Lower Sat"
		DstPort			1
	      }
	      Branch {
		Points			[270, 0; 0, -40]
		DstBlock		"LowerSat And\n dx Pos."
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Compare\nTo Zero"
	      SrcPort		      1
	      DstBlock		      "LowerSat And\n dx Pos."
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "LowerSat And\n dx Pos."
	      SrcPort		      1
	      DstBlock		      "Switch1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Upper Sat \nand dx Neg"
	      SrcPort		      1
	      DstBlock		      "Switch2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ICSelector"
	      SrcPort		      1
	      DstBlock		      "Switch3"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "InternalICX"
	  SID			  1841
	  Ports			  [5, 1]
	  Position		  [285, 311, 385, 409]
	  LibraryVersion	  "1.206"
	  SourceBlock		  "discretizedSecondOrderIntegrator/InternalICX"
	  SourceType		  "SubSystem"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	}
	Block {
	  BlockType		  Reference
	  Name			  "StateValueAtInitialization"
	  SID			  1969
	  Ports			  [5, 2]
	  Position		  [75, 216, 170, 334]
	  BlockMirror		  on
	  LibraryVersion	  "1.206"
	  SourceBlock		  "discretizedSecondOrderIntegrator/StateValueAtInitialization"
	  SourceType		  "SubSystem"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	}
	Block {
	  BlockType		  DigitalClock
	  Name			  "Time"
	  SID			  1911
	  Position		  [50, 418, 115, 442]
	  SampleTime		  "SampleTime"
	}
	Block {
	  BlockType		  Constant
	  Name			  "dx0"
	  SID			  1842
	  Position		  [350, 80, 410, 110]
	  Value			  "ICDXDT"
	}
	Block {
	  BlockType		  DiscreteIntegrator
	  Name			  "dxdt"
	  SID			  1843
	  Ports			  [3, 1, 0, 0, 1]
	  Position		  [605, 14, 690, 126]
	  NamePlacement		  "alternate"
	  IntegratorMethod	  "Integration: Forward Euler"
	  gainval		  "GainValue"
	  ExternalReset		  "rising"
	  InitialConditionSource  "external"
	  InitialCondition	  "ICDXDT"
	  SampleTime		  "SampleTime"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  UpperSaturationLimit	  "UpperLimitDXDT"
	  LowerSaturationLimit	  "LowerLimitDXDT"
	  ShowStatePort		  on
	  ICPrevOutput		  "DiscIntNeverNeededParam"
	  ICPrevScaledInput	  "DiscIntNeverNeededParam"
	}
	Block {
	  BlockType		  DiscreteIntegrator
	  Name			  "x"
	  SID			  1845
	  Ports			  [3, 1, 0, 0, 1]
	  Position		  [730, 245, 835, 385]
	  NamePlacement		  "alternate"
	  IntegratorMethod	  "Integration: Forward Euler"
	  gainval		  "GainValue"
	  ExternalReset		  "rising"
	  InitialConditionSource  "external"
	  InitialCondition	  "ICX"
	  SampleTime		  "SampleTime"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  LimitOutput		  on
	  UpperSaturationLimit	  "UpperLimitX"
	  LowerSaturationLimit	  "LowerLimitX"
	  ShowStatePort		  on
	  StateIdentifier	  "StateNameX"
	  ICPrevOutput		  "DiscIntNeverNeededParam"
	  ICPrevScaledInput	  "DiscIntNeverNeededParam"
	}
	Block {
	  BlockType		  Constant
	  Name			  "x0"
	  SID			  1846
	  Position		  [70, 365, 105, 395]
	  Value			  "ICX"
	}
	Block {
	  BlockType		  Outport
	  Name			  "xOut"
	  SID			  1847
	  Position		  [870, 308, 900, 322]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dxOut"
	  SID			  1848
	  Position		  [780, 63, 810, 77]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Integration Logic"
	  SrcPort		  1
	  DstBlock		  "dxdt"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "u"
	  SrcPort		  1
	  DstBlock		  "Integration Logic"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Time"
	  SrcPort		  1
	  Points		  [70, 0]
	  Branch {
	    Points		    [20, 0]
	    Branch {
	      Points		      [0, -30]
	      DstBlock		      "InternalICX"
	      DstPort		      5
	    }
	    Branch {
	      Points		      [240, 0; 0, -245]
	      DstBlock		      "InternalICDXDT"
	      DstPort		      4
	    }
	  }
	  Branch {
	    Points		    [0, -105]
	    DstBlock		    "StateValueAtInitialization"
	    DstPort		    5
	  }
	}
	Line {
	  SrcBlock		  "InternalICX"
	  SrcPort		  1
	  DstBlock		  "x"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Integration Logic"
	  SrcPort		  2
	  Points		  [230, 0]
	  Branch {
	    Points		    [0, 245]
	    DstBlock		    "x"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "dxdt"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Integration Logic"
	  SrcPort		  4
	  Points		  [25, 0; 0, 15]
	  Branch {
	    Points		    [0, 185]
	    DstBlock		    "InternalICX"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "InternalICDXDT"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Integration Logic"
	  SrcPort		  3
	  Points		  [50, 0; 0, 20]
	  Branch {
	    Points		    [0, 195]
	    DstBlock		    "InternalICX"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "InternalICDXDT"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "x"
	  SrcPort		  state
	  Points		  [0, 77; -765, 0; 0, -107; 205, 0]
	  Branch {
	    DstBlock		    "InternalICX"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, -135]
	    DstBlock		    "StateValueAtInitialization"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "x0"
	  SrcPort		  1
	  Points		  [95, 0]
	  Branch {
	    DstBlock		    "InternalICX"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [0, -130]
	    DstBlock		    "StateValueAtInitialization"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "dxdt"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "dxOut"
	    DstPort		    1
	  }
	  Branch {
	    Labels		    [1, 0]
	    Points		    [0, 200]
	    DstBlock		    "x"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "x"
	  SrcPort		  1
	  DstBlock		  "xOut"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dx0"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, 205]
	    DstBlock		    "StateValueAtInitialization"
	    DstPort		    4
	  }
	  Branch {
	    DstBlock		    "InternalICDXDT"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "StateValueAtInitialization"
	  SrcPort		  1
	  Points		  [-20, 0; 0, -155]
	  DstBlock		  "Integration Logic"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "StateValueAtInitialization"
	  SrcPort		  2
	  Points		  [-35, 0; 0, -170]
	  DstBlock		  "Integration Logic"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "dxdt"
	  SrcPort		  state
	  Points		  [0, 144]
	  DstBlock		  "StateValueAtInitialization"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "InternalICDXDT"
	  SrcPort		  1
	  Points		  [20, 0]
	  DstBlock		  "dxdt"
	  DstPort		  3
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "xLimitedWithReset"
      SID		      1806
      Ports		      [2, 2]
      Position		      [230, 53, 325, 137]
      BlockChoice	      "rising"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "DiscretizedSecondOrderIntegrator"
      MaskDescription	      "A discrete approximation of the continuous Second-Order Integrator block when the block h"
      "as an external reset and the state x has limits."
      MaskPromptString	      "Initial condition source x:|Initial condition x:|Limit x|Upper limit x:|Lower limit x:|I"
      "nitial condition source dx/dt|Initial condition dx/dt:|Limit dx/dt|Upper limit dx/dt:|Lower limit dx/dt:|Externa"
      "l reset|Ignore state limits and the reset during linearization|Reinitialize dx/dt when x reaches saturation|Show"
      " output:|Gain value:|Sample time:|Integrator method:"
      MaskStyleString	      "popup(internal|external),edit,checkbox,edit,edit,popup(internal|external),edit,checkbox,e"
      "dit,edit,popup(rising|falling|either),checkbox,checkbox,popup(both|x|dxdt),edit,edit,popup(Integration: Forward "
      "Euler|Integration: Backward Euler|Integration: Trapezoidal)"
      MaskVariables	      "ICSourceX=&1;ICX=@2;LimitX=@3;UpperLimitX=@4;LowerLimitX=@5;ICSourceDXDT=&6;ICDXDT=@7;Limit"
      "DXDT=&8;UpperLimitDXDT=@9;LowerLimitDXDT=@10;ExternalReset=&11;IgnoreStateLimitsAndResetForLinearization=&12;Rei"
      "nitDXDTwhenXreachesSaturation=&13;ShowOutput=&14;GainValue=@15;SampleTime=@16;IntegratorMethod=&17;"
      MaskTunableValueString  "off,on,off,on,on,off,on,off,on,on,off,off,off,off,off,off,off"
      MaskCallbackString      "||||||||||||||||"
      MaskEnableString	      "on,on,off,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,off,on,on,on,on,on,off,off,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskInitialization      "configureDiscretizedSecondOrderIntegrator(gcb, 'xLimitedWithReset');\n\n"
      MaskSelfModifiable      on
      MaskDisplay	      "% Draw the icon and label ports for the discretized Second-Order Integrator\nsIntVariant = 'x"
      "LimitedWithReset';\n\nnumerator = 'K^2 Ts^2';\ntext(0.35, 0.6, numerator,'interpreter','tex');\ny_line = 0.45;\n"
      "plot([0.3, 0.7], [y_line,y_line]);\ndenominator = '(z-1)^2';\ntext(0.35, 0.3, denominator,'interpreter','tex');\n"
      "\n\nportIndex = 1;\nport_label('input',portIndex,'u');\nportIndex = portIndex + 1;\n\nif strcmp(sIntVariant, 'xL"
      "imitedWithReset') || strcmp(sIntVariant, 'xFreeWithReset')\n    switch get_param(gcb, 'ExternalReset')\n        "
      "case 'rising'\n            port_label('input',portIndex,'r');\n        case 'falling'\n            port_label('i"
      "nput',portIndex,'f');\n        case 'either'\n            port_label('input',portIndex,'e');\n    end\n    portI"
      "ndex = portIndex + 1;\nend\n\nif strcmp(get_param(gcb,'ICSourceX'),'external')\n    port_label('input',portIndex"
      ",'x_0','texmode','on');\n    portIndex = portIndex+1;\nend\n\nif strcmp(get_param(gcb,'ICSourceDXDT'),'external'"
      ")\n    port_label('input',portIndex,'dx_0','texmode','on');\nend\n\nShowOutput = get_param(gcb,'ShowOutput');\n\n"
      "switch ShowOutput\n    case 'x'\n        port_label('output',1,'x');\n    case 'dxdt'\n        port_label('outpu"
      "t',1,'dx');\n    case 'both'\n        port_label('output',1,'x');\n        port_label('output',2,'dx');\nend"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "normalized"
      MaskValueString	      "internal|0|on|1|0|internal|0|off|1|0|rising|off|off|both|1.0|0.1|Integration: Forward Eul"
      "er"
      MaskTabNameString	      "x,x,x,x,x,dx/dt,dx/dt,dx/dt,dx/dt,dx/dt,Attributes,Attributes,Attributes,Attributes,Att"
      "ributes,Attributes,Attributes"
      System {
	Name			"xLimitedWithReset"
	Location		[53, 84, 958, 696]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	2095
	Block {
	  BlockType		  Inport
	  Name			  "u"
	  SID			  1808
	  Position		  [15, 38, 45, 52]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "external \nreset"
	  SID			  1809
	  Position		  [340, 198, 370, 212]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "CombineResetsAndICs"
	  SID			  2032
	  Ports			  [6, 3]
	  Position		  [420, 173, 520, 537]
	  LibraryVersion	  "1.195"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "CombineResetsAndICs"
	    Location		    [129, 135, 819, 668]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Reset "
	      SID		      2052
	      Position		      [15, 43, 45, 57]
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Sat"
	      SID		      2053
	      Position		      [15, 118, 45, 132]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "xr0"
	      SID		      2054
	      Position		      [15, 208, 45, 222]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "xi0"
	      SID		      2055
	      Position		      [15, 238, 45, 252]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "dxr0"
	      SID		      2056
	      Position		      [15, 303, 45, 317]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "dxi0"
	      SID		      2057
	      Position		      [15, 343, 45, 357]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Compare\nTo Zero"
	      SID		      2058
	      Ports		      [1, 1]
	      Position		      [300, 325, 330, 355]
	      ShowName		      off
	      LibraryVersion	      "1.224"
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
	      SourceType	      "Compare To Zero"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals "off"
	      relop		      "<"
	      LogicOutDataTypeMode    "boolean"
	      ZeroCross		      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Compare\nTo Zero1"
	      SID		      2059
	      Ports		      [1, 1]
	      Position		      [300, 455, 330, 485]
	      ShowName		      off
	      LibraryVersion	      "1.224"
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
	      SourceType	      "Compare To Zero"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals "off"
	      relop		      ">"
	      LogicOutDataTypeMode    "boolean"
	      ZeroCross		      "on"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ExternalResetModifier"
	      SID		      2060
	      Ports		      [1, 1]
	      Position		      [175, 26, 255, 74]
	      AttributesFormatString  "%<BlockChoice>"
	      BlockChoice	      "risingE"
	      TemplateBlock	      "discretizedSecondOrderIntegrator/External Reset Modifier"
	      MemberBlocks	      "eitherE,fallingE,risingE"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"ExternalResetModifier"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	1962
		SIDPrevWatermark	1962
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  1714
		  Position		  [20, 40, 40, 60]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "risingE"
		  SID			  1752
		  Ports			  [1, 1]
		  Position		  [100, 40, 140, 80]
		  LibraryVersion	  "1.207"
		  SourceBlock		  "discretizedSecondOrderIntegrator/risingE"
		  SourceType		  "SubSystem"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  1715
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "risingE"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "risingE"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "InternalResetModifier"
	      SID		      2061
	      Ports		      [1, 1]
	      Position		      [145, 104, 245, 146]
	      AttributesFormatString  "%<BlockChoice>"
	      BlockChoice	      "risingI"
	      TemplateBlock	      "discretizedSecondOrderIntegrator/Internal Reset Modifer"
	      MemberBlocks	      "eitherI,fallingI,risingI"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"InternalResetModifier"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	1962
		SIDPrevWatermark	1962
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  1628
		  Position		  [20, 40, 40, 60]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "risingI"
		  SID			  1717
		  Ports			  [1, 1]
		  Position		  [100, 40, 140, 80]
		  LibraryVersion	  "1.207"
		  SourceBlock		  "discretizedSecondOrderIntegrator/risingI"
		  SourceType		  "SubSystem"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  1629
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "risingI"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "risingI"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator"
	      SID		      2062
	      Ports		      [2, 1]
	      Position		      [515, 341, 545, 374]
	      ShowName		      off
	      Operator		      "OR"
	      AllPortsSameDT	      off
	      OutDataTypeMode	      "boolean"
	      LogicDataType	      "fixdt(0, 8)"
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "LogicalCombine"
	      SID		      2063
	      Ports		      [2, 1]
	      Position		      [325, 42, 355, 73]
	      Operator		      "OR"
	      AllPortsSameDT	      off
	      OutDataTypeMode	      "boolean"
	      LogicDataType	      "fixdt(0, 8)"
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Lower Sat \nAnd dx Negativer"
	      SID		      2064
	      Ports		      [2, 1]
	      Position		      [430, 272, 460, 303]
	      AllPortsSameDT	      off
	      OutDataTypeMode	      "boolean"
	      LogicDataType	      "fixdt(0, 8)"
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Reset convert"
	      SID		      2065
	      Position		      [75, 33, 150, 67]
	      OutDataTypeMode	      "double"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "double"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch"
	      SID		      2066
	      Position		      [165, 206, 195, 254]
	      ShowName		      off
	      Criteria		      "u2 ~= 0"
	      InputSameDT	      off
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch1"
	      SID		      2067
	      Position		      [165, 301, 195, 359]
	      ShowName		      off
	      Criteria		      "u2 ~= 0"
	      InputSameDT	      off
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch2"
	      SID		      2068
	      Position		      [570, 296, 630, 424]
	      ShowName		      off
	      Criteria		      "u2 ~= 0"
	      InputSameDT	      off
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Upper Sat \nAnd dx positive"
	      SID		      2069
	      Ports		      [2, 1]
	      Position		      [415, 402, 445, 433]
	      AllPortsSameDT	      off
	      OutDataTypeMode	      "boolean"
	      LogicDataType	      "fixdt(0, 8)"
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "dxCIC"
	      SID		      2070
	      Position		      [510, 270, 540, 300]
	      Value		      "0"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "x greater than xU"
	      SID		      2071
	      Ports		      [1, 1]
	      Position		      [260, 392, 370, 428]
	      LibraryVersion	      "1.224"
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	      SourceType	      "Compare To Constant"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals "off"
	      relop		      ">="
	      const		      "UpperLimitX"
	      LogicOutDataTypeMode    "boolean"
	      ZeroCross		      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "x less than xL"
	      SID		      2072
	      Ports		      [1, 1]
	      Position		      [270, 265, 390, 295]
	      LibraryVersion	      "1.224"
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	      SourceType	      "Compare To Constant"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals "off"
	      relop		      "<="
	      const		      "LowerLimitX"
	      LogicOutDataTypeMode    "boolean"
	      ZeroCross		      "on"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "combined reset"
	      SID		      2073
	      Position		      [470, 53, 500, 67]
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "xC"
	      SID		      2074
	      Position		      [640, 223, 670, 237]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dxC"
	      SID		      2075
	      Position		      [655, 353, 685, 367]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "InternalResetModifier"
	      SrcPort		      1
	      Points		      [45, 0; 0, -60]
	      DstBlock		      "LogicalCombine"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Compare\nTo Zero"
	      SrcPort		      1
	      Points		      [65, 0; 0, -45]
	      DstBlock		      "Lower Sat \nAnd dx Negativer"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Compare\nTo Zero1"
	      SrcPort		      1
	      Points		      [45, 0; 0, -45]
	      DstBlock		      "Upper Sat \nAnd dx positive"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "x greater than xU"
	      SrcPort		      1
	      DstBlock		      "Upper Sat \nAnd dx positive"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "x less than xL"
	      SrcPort		      1
	      DstBlock		      "Lower Sat \nAnd dx Negativer"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Upper Sat \nAnd dx positive"
	      SrcPort		      1
	      Points		      [15, 0; 0, -55]
	      DstBlock		      "Logical\nOperator"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Lower Sat \nAnd dx Negativer"
	      SrcPort		      1
	      Points		      [30, 0; 0, 60]
	      DstBlock		      "Logical\nOperator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dxCIC"
	      SrcPort		      1
	      Points		      [0, 35]
	      DstBlock		      "Switch2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Switch"
	      SrcPort		      1
	      Points		      [35, 0]
	      Branch {
		Points			[0, 50]
		Branch {
		  Points		  [0, 130]
		  DstBlock		  "x greater than xU"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "x less than xL"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"xC"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Switch1"
	      SrcPort		      1
	      Points		      [20, 0; 0, 10]
	      Branch {
		DstBlock		"Compare\nTo Zero"
		DstPort			1
	      }
	      Branch {
		Points			[0, 130]
		Branch {
		  DstBlock		  "Compare\nTo Zero1"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 50; 335, 0]
		  DstBlock		  "Switch2"
		  DstPort		  3
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Switch2"
	      SrcPort		      1
	      DstBlock		      "dxC"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator"
	      SrcPort		      1
	      DstBlock		      "Switch2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "xi0"
	      SrcPort		      1
	      DstBlock		      "Switch"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "xr0"
	      SrcPort		      1
	      DstBlock		      "Switch"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reset convert"
	      SrcPort		      1
	      DstBlock		      "ExternalResetModifier"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ExternalResetModifier"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		DstBlock		"LogicalCombine"
		DstPort			1
	      }
	      Branch {
		Points			[0, 125; -210, 0; 0, 55; 85, 0]
		Branch {
		  DstBlock		  "Switch"
		  DstPort		  2
		}
		Branch {
		  Points		  [-85, 0; 0, 100]
		  DstBlock		  "Switch1"
		  DstPort		  2
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Reset "
	      SrcPort		      1
	      DstBlock		      "Reset convert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "LogicalCombine"
	      SrcPort		      1
	      DstBlock		      "combined reset"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dxr0"
	      SrcPort		      1
	      DstBlock		      "Switch1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dxi0"
	      SrcPort		      1
	      DstBlock		      "Switch1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Sat"
	      SrcPort		      1
	      DstBlock		      "InternalResetModifier"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integration Logic"
	  SID			  1827
	  Ports			  [3, 4]
	  Position		  [70, 20, 200, 155]
	  NamePlacement		  "alternate"
	  LibraryVersion	  "1.205"
	  SourceBlock		  "discretizedSecondOrderIntegrator/Integration Logic"
	  SourceType		  "SubSystem"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals "off"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "InternalICDXDT"
	  SID			  2077
	  Ports			  [4, 1]
	  Position		  [295, 461, 385, 579]
	  LibraryVersion	  "1.204"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskPromptString	  "Reinitialize dx/dt when x reaches saturation"
	  MaskStyleString	  "checkbox"
	  MaskVariables		  "ReinitDXDTwhenXreachesSaturation=&1;"
	  MaskTunableValueString  "off"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskInitialization	  "if strcmp(get_param(gcb, 'ReinitDXDTwhenXreachesSaturation'), 'on')\n     set_param([gcb '/Re"
	  "initializationFlag'], 'Value','1');\nelse\n    set_param([gcb '/ReinitializationFlag'], 'Value','0');\nend"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "off"
	  System {
	    Name		    "InternalICDXDT"
	    Location		    [5, 118, 994, 574]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "dx0ExternalIC"
	      SID		      2078
	      Position		      [20, 38, 50, 52]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "LowerSat"
	      SID		      2079
	      Position		      [15, 118, 45, 132]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "UpperSat"
	      SID		      2080
	      Position		      [15, 218, 45, 232]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ICSelector"
	      SID		      2081
	      Position		      [755, 173, 785, 187]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Compare\nTo Zero"
	      SID		      2082
	      Ports		      [1, 1]
	      Position		      [300, 55, 330, 85]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
	      SourceType	      "Compare To Zero"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals "off"
	      relop		      ">"
	      LogicOutDataTypeMode    "boolean"
	      ZeroCross		      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Compare\nTo Zero2"
	      SID		      2083
	      Ports		      [1, 1]
	      Position		      [165, 190, 195, 220]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
	      SourceType	      "Compare To Zero"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals "off"
	      relop		      "<"
	      LogicOutDataTypeMode    "boolean"
	      ZeroCross		      "on"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "ICDXDT_Consistent"
	      SID		      2084
	      Position		      [580, 165, 610, 195]
	      Value		      "0"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "LowerSat And\n dx Pos."
	      SID		      2085
	      Ports		      [2, 1]
	      Position		      [405, 62, 435, 93]
	      AllPortsSameDT	      off
	      OutDataTypeMode	      "boolean"
	      LogicDataType	      "fixdt(0, 8)"
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Not Upper Sat \nand Not Lower Sat"
	      SID		      2086
	      Ports		      [2, 1]
	      Position		      [165, 337, 195, 368]
	      Operator		      "NOR"
	      AllPortsSameDT	      off
	      OutDataTypeMode	      "boolean"
	      LogicDataType	      "fixdt(0, 8)"
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "ReinitializationFlag"
	      SID		      2087
	      Position		      [580, 115, 610, 145]
	      Value		      "0"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch1"
	      SID		      2088
	      Position		      [470, 29, 530, 131]
	      ShowName		      off
	      Criteria		      "u2 ~= 0"
	      InputSameDT	      off
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch2"
	      SID		      2089
	      Position		      [310, 151, 370, 279]
	      ShowName		      off
	      Criteria		      "u2 ~= 0"
	      InputSameDT	      off
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch3"
	      SID		      2090
	      Position		      [820, 101, 900, 259]
	      ShowName		      off
	      Criteria		      "u2 ~= 0"
	      InputSameDT	      off
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch4"
	      SID		      2091
	      Position		      [655, 51, 735, 209]
	      ShowName		      off
	      Criteria		      "u2 ~= 0"
	      InputSameDT	      off
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch5"
	      SID		      2092
	      Position		      [220, 282, 280, 428]
	      ShowName		      off
	      Criteria		      "u2 ~= 0"
	      InputSameDT	      off
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Upper Sat \nand dx Neg"
	      SID		      2093
	      Ports		      [2, 1]
	      Position		      [235, 194, 265, 236]
	      AllPortsSameDT	      off
	      OutDataTypeMode	      "boolean"
	      LogicDataType	      "fixdt(0, 8)"
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Zero"
	      SID		      2094
	      Position		      [65, 390, 95, 420]
	      ShowName		      off
	      Value		      "0"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dx0Internal"
	      SID		      2095
	      Position		      [935, 173, 965, 187]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Not Upper Sat \nand Not Lower Sat"
	      SrcPort		      1
	      DstBlock		      "Switch5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Switch5"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "Switch2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Zero"
	      SrcPort		      1
	      DstBlock		      "Switch5"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Switch4"
	      SrcPort		      1
	      DstBlock		      "Switch3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dx0ExternalIC"
	      SrcPort		      1
	      Points		      [75, 0]
	      Branch {
		Points			[125, 0]
		Branch {
		  DstBlock		  "Switch1"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 25]
		  DstBlock		  "Compare\nTo Zero"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, 135; 0, -5]
		Branch {
		  Points		  [0, 30]
		  Branch {
		    Labels		    [1, 0]
		    DstBlock		    "Compare\nTo Zero2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 100]
		    DstBlock		    "Switch5"
		    DstPort		    1
		  }
		}
		Branch {
		  Labels		  [1, 0]
		  DstBlock		  "Switch2"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "ICDXDT_Consistent"
	      SrcPort		      1
	      DstBlock		      "Switch4"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "ReinitializationFlag"
	      SrcPort		      1
	      DstBlock		      "Switch4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Switch3"
	      SrcPort		      1
	      DstBlock		      "dx0Internal"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Switch1"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[5, 0; 0, 150]
		DstBlock		"Switch3"
		DstPort			3
	      }
	      Branch {
		DstBlock		"Switch4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Compare\nTo Zero2"
	      SrcPort		      1
	      DstBlock		      "Upper Sat \nand dx Neg"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "UpperSat"
	      SrcPort		      1
	      Points		      [65, 0]
	      Branch {
		Points			[0, 135]
		DstBlock		"Not Upper Sat \nand Not Lower Sat"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Upper Sat \nand dx Neg"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Switch2"
	      SrcPort		      1
	      Points		      [65, 0; 0, -100]
	      DstBlock		      "Switch1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "LowerSat"
	      SrcPort		      1
	      Points		      [45, 0]
	      Branch {
		Points			[0, 220]
		DstBlock		"Not Upper Sat \nand Not Lower Sat"
		DstPort			1
	      }
	      Branch {
		Points			[270, 0; 0, -40]
		DstBlock		"LowerSat And\n dx Pos."
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Compare\nTo Zero"
	      SrcPort		      1
	      DstBlock		      "LowerSat And\n dx Pos."
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "LowerSat And\n dx Pos."
	      SrcPort		      1
	      DstBlock		      "Switch1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Upper Sat \nand dx Neg"
	      SrcPort		      1
	      DstBlock		      "Switch2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ICSelector"
	      SrcPort		      1
	      DstBlock		      "Switch3"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "InternalICX"
	  SID			  1829
	  Ports			  [5, 1]
	  Position		  [290, 336, 390, 434]
	  NamePlacement		  "alternate"
	  LibraryVersion	  "1.205"
	  SourceBlock		  "discretizedSecondOrderIntegrator/InternalICX"
	  SourceType		  "SubSystem"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "StateValueAtInitialization"
	  SID			  2076
	  Ports			  [5, 2]
	  Position		  [30, 211, 125, 329]
	  BlockMirror		  on
	  LibraryVersion	  "1.205"
	  SourceBlock		  "discretizedSecondOrderIntegrator/StateValueAtInitialization"
	  SourceType		  "SubSystem"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals "off"
	}
	Block {
	  BlockType		  DigitalClock
	  Name			  "Time"
	  SID			  1994
	  Position		  [30, 413, 95, 437]
	  SampleTime		  "SampleTime"
	}
	Block {
	  BlockType		  Constant
	  Name			  "dx0"
	  SID			  1830
	  Position		  [30, 464, 80, 486]
	  Value			  "ICDXDT"
	}
	Block {
	  BlockType		  DiscreteIntegrator
	  Name			  "dxdt"
	  SID			  1831
	  Ports			  [3, 1, 0, 0, 1]
	  Position		  [605, 15, 690, 135]
	  NamePlacement		  "alternate"
	  IntegratorMethod	  "Integration: Forward Euler"
	  gainval		  "GainValue"
	  ExternalReset		  "rising"
	  InitialConditionSource  "external"
	  InitialCondition	  "ICDXDT"
	  SampleTime		  "SampleTime"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  UpperSaturationLimit	  "UpperLimitDXDT"
	  LowerSaturationLimit	  "LowerLimitDXDT"
	  ShowStatePort		  on
	  ICPrevOutput		  "DiscIntNeverNeededParam"
	  ICPrevScaledInput	  "DiscIntNeverNeededParam"
	}
	Block {
	  BlockType		  DiscreteIntegrator
	  Name			  "x"
	  SID			  1833
	  Ports			  [3, 1, 0, 0, 1]
	  Position		  [720, 207, 825, 383]
	  NamePlacement		  "alternate"
	  IntegratorMethod	  "Integration: Forward Euler"
	  gainval		  "GainValue"
	  ExternalReset		  "rising"
	  InitialConditionSource  "external"
	  InitialCondition	  "ICX"
	  SampleTime		  "SampleTime"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  LimitOutput		  on
	  UpperSaturationLimit	  "UpperLimitX"
	  LowerSaturationLimit	  "LowerLimitX"
	  ShowStatePort		  on
	  ICPrevOutput		  "DiscIntNeverNeededParam"
	  ICPrevScaledInput	  "DiscIntNeverNeededParam"
	}
	Block {
	  BlockType		  Constant
	  Name			  "x0"
	  SID			  1834
	  Position		  [280, 234, 320, 256]
	  BlockMirror		  on
	  Value			  "ICX"
	}
	Block {
	  BlockType		  Outport
	  Name			  "xOut"
	  SID			  1835
	  Position		  [855, 288, 885, 302]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dxOut"
	  SID			  1836
	  Position		  [760, 68, 790, 82]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Integration Logic"
	  SrcPort		  1
	  DstBlock		  "dxdt"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "u"
	  SrcPort		  1
	  DstBlock		  "Integration Logic"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "x"
	  SrcPort		  1
	  DstBlock		  "xOut"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dxdt"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "dxOut"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 160]
	    DstBlock		    "x"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "x"
	  SrcPort		  state
	  Points		  [0, 207; -755, 0; 0, -212; 185, 2]
	  Branch {
	    DstBlock		    "InternalICX"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, -165]
	    DstBlock		    "StateValueAtInitialization"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Integration Logic"
	  SrcPort		  3
	  Points		  [35, 0; 0, 240]
	  Branch {
	    DstBlock		    "InternalICX"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 160]
	    DstBlock		    "InternalICDXDT"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Integration Logic"
	  SrcPort		  4
	  Points		  [10, 0; 0, 225]
	  Branch {
	    DstBlock		    "InternalICX"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 170]
	    DstBlock		    "InternalICDXDT"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "external \nreset"
	  SrcPort		  1
	  DstBlock		  "CombineResetsAndICs"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Integration Logic"
	  SrcPort		  2
	  Points		  [120, 0; 0, 195]
	  DstBlock		  "CombineResetsAndICs"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "dx0"
	  SrcPort		  1
	  Points		  [100, 0]
	  Branch {
	    Points		    [75, 0]
	    Branch {
	      Points		      [0, -30]
	      DstBlock		      "CombineResetsAndICs"
	      DstPort		      5
	    }
	    Branch {
	      DstBlock		      "InternalICDXDT"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, -180]
	    DstBlock		    "StateValueAtInitialization"
	    DstPort		    4
	  }
	}
	Line {
	  SrcBlock		  "InternalICX"
	  SrcPort		  1
	  DstBlock		  "CombineResetsAndICs"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "CombineResetsAndICs"
	  SrcPort		  2
	  DstBlock		  "x"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "CombineResetsAndICs"
	  SrcPort		  1
	  Points		  [45, 0]
	  Branch {
	    Points		    [0, -160]
	    DstBlock		    "dxdt"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 60]
	    DstBlock		    "x"
	    DstPort		    2
	  }
	}
	Line {
	  Labels		  [1, 0]
	  SrcBlock		  "Time"
	  SrcPort		  1
	  Points		  [45, 0; 0, 0]
	  Branch {
	    Points		    [10, 0; 0, 0]
	    Branch {
	      DstBlock		      "InternalICX"
	      DstPort		      5
	    }
	    Branch {
	      Points		      [0, -105]
	      DstBlock		      "StateValueAtInitialization"
	      DstPort		      5
	    }
	  }
	  Branch {
	    Points		    [10, 0; 0, 140]
	    DstBlock		    "InternalICDXDT"
	    DstPort		    4
	  }
	}
	Line {
	  SrcBlock		  "StateValueAtInitialization"
	  SrcPort		  1
	  Points		  [-15, 0; 0, -150]
	  DstBlock		  "Integration Logic"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "StateValueAtInitialization"
	  SrcPort		  2
	  Points		  [0, -165]
	  DstBlock		  "Integration Logic"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "dxdt"
	  SrcPort		  state
	  Points		  [0, 29; -495, 0; 0, 100]
	  DstBlock		  "StateValueAtInitialization"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "x0"
	  SrcPort		  1
	  Points		  [-5, 0]
	  Branch {
	    Points		    [-45, 0]
	    Branch {
	      DstBlock		      "StateValueAtInitialization"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, 160]
	      DstBlock		      "InternalICX"
	      DstPort		      4
	    }
	  }
	  Branch {
	    Points		    [0, 55; 115, 0; 0, 25]
	    DstBlock		    "CombineResetsAndICs"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "CombineResetsAndICs"
	  SrcPort		  3
	  Points		  [55, 0; 0, -360]
	  DstBlock		  "dxdt"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "InternalICDXDT"
	  SrcPort		  1
	  Points		  [5, 0; 0, -15]
	  DstBlock		  "CombineResetsAndICs"
	  DstPort		  6
	}
      }
    }
    Annotation {
      Name		      "Second-Order Integrator Discretizations"
      Position		      [355, 23]
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
    }
    Annotation {
      Name		      "Second-Order Integrator Discretization Utilities"
      Position		      [360, 198]
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
    }
    Annotation {
      Name		      "Copyright 2010 The MathWorks, Inc."
      Position		      [365, 543]
    }
  }
}
