{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1410488988121 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1410488988121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 12 12:29:48 2014 " "Processing started: Fri Sep 12 12:29:48 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1410488988121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1410488988121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS32 -c MIPS32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS32 -c MIPS32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1410488988121 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1410488988561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_memtoreg_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_memtoreg_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_MemtoReg_Mux " "Found entity 1: WB_MemtoReg_Mux" {  } { { "WB_MemtoReg_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/WB_MemtoReg_Mux.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410488988601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410488988601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips32.v 1 1 " "Found 1 design units, including 1 entities, in source file mips32.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS32 " "Found entity 1: MIPS32" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410488988611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410488988611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_top.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Top " "Found entity 1: MIPS_Top" {  } { { "MIPS_Top.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS_Top.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410488988611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410488988611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb_pipeline_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb_pipeline_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_Pipeline_Stage " "Found entity 1: MEM_WB_Pipeline_Stage" {  } { { "MEM_WB_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_WB_Pipeline_Stage.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410488988621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410488988621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_Data_Memory " "Found entity 1: MEM_Data_Memory" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410488988621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410488988621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_branch_and.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_branch_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_Branch_AND " "Found entity 1: MEM_Branch_AND" {  } { { "MEM_Branch_AND.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Branch_AND.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410488988621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410488988621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file if_pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_PC_Reg " "Found entity 1: IF_PC_Reg" {  } { { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410488988631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410488988631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_pc_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file if_pc_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_PC_Mux " "Found entity 1: IF_PC_Mux" {  } { { "IF_PC_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Mux.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410488988631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410488988631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_pc_add.v 1 1 " "Found 1 design units, including 1 entities, in source file if_pc_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_PC_Add " "Found entity 1: IF_PC_Add" {  } { { "IF_PC_Add.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Add.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410488988631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410488988631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file if_instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_Instruction_Memory " "Found entity 1: IF_Instruction_Memory" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410488988641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410488988641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id_pipeline_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id_pipeline_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_Pipeline_Stage " "Found entity 1: IF_ID_Pipeline_Stage" {  } { { "IF_ID_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_ID_Pipeline_Stage.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410488988641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410488988641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_sign_extension.v 1 1 " "Found 1 design units, including 1 entities, in source file id_sign_extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Sign_Extension " "Found entity 1: ID_Sign_Extension" {  } { { "ID_Sign_Extension.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Sign_Extension.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410488988641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410488988641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file id_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Registers " "Found entity 1: ID_Registers" {  } { { "ID_Registers.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Registers.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410488988641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410488988641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex_pipeline_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex_pipeline_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_Pipeline_Stage " "Found entity 1: ID_EX_Pipeline_Stage" {  } { { "ID_EX_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_EX_Pipeline_Stage.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410488988651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410488988651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_control.v 1 1 " "Found 1 design units, including 1 entities, in source file id_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Control " "Found entity 1: ID_Control" {  } { { "ID_Control.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Control.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410488988651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410488988651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_Shift_Left_2 " "Found entity 1: EX_Shift_Left_2" {  } { { "EX_Shift_Left_2.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_Shift_Left_2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410488988651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410488988651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_pc_add.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_pc_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_PC_Add " "Found entity 1: EX_PC_Add" {  } { { "EX_PC_Add.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_PC_Add.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410488988661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410488988661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem_pipeline_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem_pipeline_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM_Pipeline_Stage " "Found entity 1: EX_MEM_Pipeline_Stage" {  } { { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410488988661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410488988661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_dest_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_dest_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_Dest_Mux " "Found entity 1: EX_Dest_Mux" {  } { { "EX_Dest_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_Dest_Mux.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410488988661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410488988661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_alu_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_alu_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_ALU_Mux " "Found entity 1: EX_ALU_Mux" {  } { { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410488988671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410488988671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_ALU_Control " "Found entity 1: EX_ALU_Control" {  } { { "EX_ALU_Control.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU_Control.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410488988671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410488988671 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "EX_ALU.v(39) " "Verilog HDL warning at EX_ALU.v(39): extended using \"x\" or \"z\"" {  } { { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1410488988671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_ALU " "Found entity 1: EX_ALU" {  } { { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410488988671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410488988671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_forward_a.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_forward_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_Forward_A " "Found entity 1: EX_Forward_A" {  } { { "EX_Forward_A.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_Forward_A.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410488988671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410488988671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_forward_b.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_forward_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_Forward_B " "Found entity 1: EX_Forward_B" {  } { { "EX_Forward_B.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_Forward_B.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410488988681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410488988681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_to_mem_forward.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_to_mem_forward.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_to_MEM_Forward " "Found entity 1: MEM_to_MEM_Forward" {  } { { "MEM_to_MEM_Forward.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_to_MEM_Forward.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410488988681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410488988681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_read_data_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file id_read_data_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Read_data_Mux " "Found entity 1: ID_Read_data_Mux" {  } { { "ID_Read_data_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Read_data_Mux.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410488988681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410488988681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_jump.v 1 1 " "Found 1 design units, including 1 entities, in source file id_jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Jump " "Found entity 1: ID_Jump" {  } { { "ID_Jump.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Jump.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410488988691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410488988691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/modelsim/testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "simulation/modelsim/testbench.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/simulation/modelsim/testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410488988691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410488988691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_handling_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_handling_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Handling_Unit " "Found entity 1: Hazard_Handling_Unit" {  } { { "Hazard_Handling_Unit.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Hazard_Handling_Unit.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410488988691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410488988691 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Clk MIPS_Top.v(26) " "Verilog HDL Implicit Net warning at MIPS_Top.v(26): created implicit net for \"Clk\"" {  } { { "MIPS_Top.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS_Top.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1410488988691 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS32 " "Elaborating entity \"MIPS32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1410488988861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_PC_Mux IF_PC_Mux:IF_PC_Mux " "Elaborating entity \"IF_PC_Mux\" for hierarchy \"IF_PC_Mux:IF_PC_Mux\"" {  } { { "MIPS32.v" "IF_PC_Mux" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410488988911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_PC_Reg IF_PC_Reg:IF_PC_Reg " "Elaborating entity \"IF_PC_Reg\" for hierarchy \"IF_PC_Reg:IF_PC_Reg\"" {  } { { "MIPS32.v" "IF_PC_Reg" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410488988921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_PC_Add IF_PC_Add:IF_PC_Add " "Elaborating entity \"IF_PC_Add\" for hierarchy \"IF_PC_Add:IF_PC_Add\"" {  } { { "MIPS32.v" "IF_PC_Add" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410488988921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_Instruction_Memory IF_Instruction_Memory:IF_Instruction_Memory " "Elaborating entity \"IF_Instruction_Memory\" for hierarchy \"IF_Instruction_Memory:IF_Instruction_Memory\"" {  } { { "MIPS32.v" "IF_Instruction_Memory" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410488988921 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "104 0 1023 IF_Instruction_Memory.v(16) " "Verilog HDL warning at IF_Instruction_Memory.v(16): number of words (104) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 16 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1410488988921 "|MIPS32|IF_Instruction_Memory:IF_Instruction_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instruction_Memory.data_a 0 IF_Instruction_Memory.v(13) " "Net \"Instruction_Memory.data_a\" at IF_Instruction_Memory.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1410488988921 "|MIPS32|IF_Instruction_Memory:IF_Instruction_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instruction_Memory.waddr_a 0 IF_Instruction_Memory.v(13) " "Net \"Instruction_Memory.waddr_a\" at IF_Instruction_Memory.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1410488988921 "|MIPS32|IF_Instruction_Memory:IF_Instruction_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instruction_Memory.we_a 0 IF_Instruction_Memory.v(13) " "Net \"Instruction_Memory.we_a\" at IF_Instruction_Memory.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1410488988921 "|MIPS32|IF_Instruction_Memory:IF_Instruction_Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_Pipeline_Stage IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage " "Elaborating entity \"IF_ID_Pipeline_Stage\" for hierarchy \"IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage\"" {  } { { "MIPS32.v" "IF_ID_Pipeline_Stage" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410488988921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Jump ID_Jump:ID_Jump " "Elaborating entity \"ID_Jump\" for hierarchy \"ID_Jump:ID_Jump\"" {  } { { "MIPS32.v" "ID_Jump" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410488988931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Read_data_Mux ID_Read_data_Mux:ID_Read_data_Mux " "Elaborating entity \"ID_Read_data_Mux\" for hierarchy \"ID_Read_data_Mux:ID_Read_data_Mux\"" {  } { { "MIPS32.v" "ID_Read_data_Mux" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410488988931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Registers ID_Registers:ID_Registers " "Elaborating entity \"ID_Registers\" for hierarchy \"ID_Registers:ID_Registers\"" {  } { { "MIPS32.v" "ID_Registers" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410488988931 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "33 0 31 ID_Registers.v(22) " "Verilog HDL warning at ID_Registers.v(22): number of words (33) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "ID_Registers.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Registers.v" 22 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1410488988931 "|MIPS32|ID_Registers:ID_Registers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Write_Data_WB ID_Registers.v(37) " "Verilog HDL Always Construct warning at ID_Registers.v(37): variable \"Write_Data_WB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ID_Registers.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Registers.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1410488988931 "|MIPS32|ID_Registers:ID_Registers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Write_Data_WB ID_Registers.v(56) " "Verilog HDL Always Construct warning at ID_Registers.v(56): variable \"Write_Data_WB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ID_Registers.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Registers.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1410488988931 "|MIPS32|ID_Registers:ID_Registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Sign_Extension ID_Sign_Extension:ID_Sign_Extension " "Elaborating entity \"ID_Sign_Extension\" for hierarchy \"ID_Sign_Extension:ID_Sign_Extension\"" {  } { { "MIPS32.v" "ID_Sign_Extension" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410488988931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Control ID_Control:ID_Control " "Elaborating entity \"ID_Control\" for hierarchy \"ID_Control:ID_Control\"" {  } { { "MIPS32.v" "ID_Control" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410488988941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX_Pipeline_Stage ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage " "Elaborating entity \"ID_EX_Pipeline_Stage\" for hierarchy \"ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage\"" {  } { { "MIPS32.v" "ID_EX_Pipeline_Stage" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410488988941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_Handling_Unit Hazard_Handling_Unit:Hazard_Handling_Unit " "Elaborating entity \"Hazard_Handling_Unit\" for hierarchy \"Hazard_Handling_Unit:Hazard_Handling_Unit\"" {  } { { "MIPS32.v" "Hazard_Handling_Unit" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410488988941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_Forward_A EX_Forward_A:EX_Forward_A " "Elaborating entity \"EX_Forward_A\" for hierarchy \"EX_Forward_A:EX_Forward_A\"" {  } { { "MIPS32.v" "EX_Forward_A" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410488988951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_Shift_Left_2 EX_Shift_Left_2:EX_Shift_Left_2 " "Elaborating entity \"EX_Shift_Left_2\" for hierarchy \"EX_Shift_Left_2:EX_Shift_Left_2\"" {  } { { "MIPS32.v" "EX_Shift_Left_2" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410488988951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_PC_Add EX_PC_Add:EX_PC_Add " "Elaborating entity \"EX_PC_Add\" for hierarchy \"EX_PC_Add:EX_PC_Add\"" {  } { { "MIPS32.v" "EX_PC_Add" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410488988951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_ALU_Mux EX_ALU_Mux:EX_ALU_Mux " "Elaborating entity \"EX_ALU_Mux\" for hierarchy \"EX_ALU_Mux:EX_ALU_Mux\"" {  } { { "MIPS32.v" "EX_ALU_Mux" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410488988951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_ALU EX_ALU:EX_ALU " "Elaborating entity \"EX_ALU\" for hierarchy \"EX_ALU:EX_ALU\"" {  } { { "MIPS32.v" "EX_ALU" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410488988961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_ALU_Control EX_ALU_Control:EX_ALU_Control " "Elaborating entity \"EX_ALU_Control\" for hierarchy \"EX_ALU_Control:EX_ALU_Control\"" {  } { { "MIPS32.v" "EX_ALU_Control" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410488988961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_Dest_Mux EX_Dest_Mux:EX_Dest_Mux " "Elaborating entity \"EX_Dest_Mux\" for hierarchy \"EX_Dest_Mux:EX_Dest_Mux\"" {  } { { "MIPS32.v" "EX_Dest_Mux" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410488988961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM_Pipeline_Stage EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage " "Elaborating entity \"EX_MEM_Pipeline_Stage\" for hierarchy \"EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\"" {  } { { "MIPS32.v" "EX_MEM_Pipeline_Stage" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410488988971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_to_MEM_Forward MEM_to_MEM_Forward:MEM_to_MEM_Forward " "Elaborating entity \"MEM_to_MEM_Forward\" for hierarchy \"MEM_to_MEM_Forward:MEM_to_MEM_Forward\"" {  } { { "MIPS32.v" "MEM_to_MEM_Forward" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410488988971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_Branch_AND MEM_Branch_AND:MEM_Branch_AND " "Elaborating entity \"MEM_Branch_AND\" for hierarchy \"MEM_Branch_AND:MEM_Branch_AND\"" {  } { { "MIPS32.v" "MEM_Branch_AND" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410488988971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_Data_Memory MEM_Data_Memory:MEM_Data_Memory " "Elaborating entity \"MEM_Data_Memory\" for hierarchy \"MEM_Data_Memory:MEM_Data_Memory\"" {  } { { "MIPS32.v" "MEM_Data_Memory" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410488988971 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "450 0 511 MEM_Data_Memory.v(16) " "Verilog HDL warning at MEM_Data_Memory.v(16): number of words (450) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 16 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1410488988971 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[0\] MEM_Data_Memory.v(19) " "Inferred latch for \"Read_Data_MEM\[0\]\" at MEM_Data_Memory.v(19)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410488988971 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[1\] MEM_Data_Memory.v(19) " "Inferred latch for \"Read_Data_MEM\[1\]\" at MEM_Data_Memory.v(19)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410488988971 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[2\] MEM_Data_Memory.v(19) " "Inferred latch for \"Read_Data_MEM\[2\]\" at MEM_Data_Memory.v(19)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410488988971 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[3\] MEM_Data_Memory.v(19) " "Inferred latch for \"Read_Data_MEM\[3\]\" at MEM_Data_Memory.v(19)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410488988971 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[4\] MEM_Data_Memory.v(19) " "Inferred latch for \"Read_Data_MEM\[4\]\" at MEM_Data_Memory.v(19)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410488988971 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[5\] MEM_Data_Memory.v(19) " "Inferred latch for \"Read_Data_MEM\[5\]\" at MEM_Data_Memory.v(19)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410488988971 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[6\] MEM_Data_Memory.v(19) " "Inferred latch for \"Read_Data_MEM\[6\]\" at MEM_Data_Memory.v(19)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410488988971 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[7\] MEM_Data_Memory.v(19) " "Inferred latch for \"Read_Data_MEM\[7\]\" at MEM_Data_Memory.v(19)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410488988971 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[8\] MEM_Data_Memory.v(19) " "Inferred latch for \"Read_Data_MEM\[8\]\" at MEM_Data_Memory.v(19)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410488988971 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[9\] MEM_Data_Memory.v(19) " "Inferred latch for \"Read_Data_MEM\[9\]\" at MEM_Data_Memory.v(19)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410488988971 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[10\] MEM_Data_Memory.v(19) " "Inferred latch for \"Read_Data_MEM\[10\]\" at MEM_Data_Memory.v(19)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410488988971 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[11\] MEM_Data_Memory.v(19) " "Inferred latch for \"Read_Data_MEM\[11\]\" at MEM_Data_Memory.v(19)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410488988971 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[12\] MEM_Data_Memory.v(19) " "Inferred latch for \"Read_Data_MEM\[12\]\" at MEM_Data_Memory.v(19)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410488988971 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[13\] MEM_Data_Memory.v(19) " "Inferred latch for \"Read_Data_MEM\[13\]\" at MEM_Data_Memory.v(19)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410488988971 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[14\] MEM_Data_Memory.v(19) " "Inferred latch for \"Read_Data_MEM\[14\]\" at MEM_Data_Memory.v(19)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410488988971 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[15\] MEM_Data_Memory.v(19) " "Inferred latch for \"Read_Data_MEM\[15\]\" at MEM_Data_Memory.v(19)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410488988971 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[16\] MEM_Data_Memory.v(19) " "Inferred latch for \"Read_Data_MEM\[16\]\" at MEM_Data_Memory.v(19)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410488988971 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[17\] MEM_Data_Memory.v(19) " "Inferred latch for \"Read_Data_MEM\[17\]\" at MEM_Data_Memory.v(19)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410488988971 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[18\] MEM_Data_Memory.v(19) " "Inferred latch for \"Read_Data_MEM\[18\]\" at MEM_Data_Memory.v(19)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410488988971 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[19\] MEM_Data_Memory.v(19) " "Inferred latch for \"Read_Data_MEM\[19\]\" at MEM_Data_Memory.v(19)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410488988971 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[20\] MEM_Data_Memory.v(19) " "Inferred latch for \"Read_Data_MEM\[20\]\" at MEM_Data_Memory.v(19)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410488988971 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[21\] MEM_Data_Memory.v(19) " "Inferred latch for \"Read_Data_MEM\[21\]\" at MEM_Data_Memory.v(19)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410488988971 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[22\] MEM_Data_Memory.v(19) " "Inferred latch for \"Read_Data_MEM\[22\]\" at MEM_Data_Memory.v(19)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410488988971 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[23\] MEM_Data_Memory.v(19) " "Inferred latch for \"Read_Data_MEM\[23\]\" at MEM_Data_Memory.v(19)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410488988971 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[24\] MEM_Data_Memory.v(19) " "Inferred latch for \"Read_Data_MEM\[24\]\" at MEM_Data_Memory.v(19)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410488988971 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[25\] MEM_Data_Memory.v(19) " "Inferred latch for \"Read_Data_MEM\[25\]\" at MEM_Data_Memory.v(19)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410488988971 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[26\] MEM_Data_Memory.v(19) " "Inferred latch for \"Read_Data_MEM\[26\]\" at MEM_Data_Memory.v(19)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410488988971 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[27\] MEM_Data_Memory.v(19) " "Inferred latch for \"Read_Data_MEM\[27\]\" at MEM_Data_Memory.v(19)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410488988971 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[28\] MEM_Data_Memory.v(19) " "Inferred latch for \"Read_Data_MEM\[28\]\" at MEM_Data_Memory.v(19)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410488988981 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[29\] MEM_Data_Memory.v(19) " "Inferred latch for \"Read_Data_MEM\[29\]\" at MEM_Data_Memory.v(19)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410488988981 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[30\] MEM_Data_Memory.v(19) " "Inferred latch for \"Read_Data_MEM\[30\]\" at MEM_Data_Memory.v(19)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410488988981 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[31\] MEM_Data_Memory.v(19) " "Inferred latch for \"Read_Data_MEM\[31\]\" at MEM_Data_Memory.v(19)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410488988981 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB_Pipeline_Stage MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage " "Elaborating entity \"MEM_WB_Pipeline_Stage\" for hierarchy \"MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\"" {  } { { "MIPS32.v" "MEM_WB_Pipeline_Stage" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410488988981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_MemtoReg_Mux WB_MemtoReg_Mux:WB_MemtoReg_Mux " "Elaborating entity \"WB_MemtoReg_Mux\" for hierarchy \"WB_MemtoReg_Mux:WB_MemtoReg_Mux\"" {  } { { "MIPS32.v" "WB_MemtoReg_Mux" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410488988981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qp14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qp14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qp14 " "Found entity 1: altsyncram_qp14" {  } { { "db/altsyncram_qp14.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/altsyncram_qp14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410488990351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410488990351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/mux_aoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410488990461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410488990461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410488990541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410488990541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ubi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ubi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ubi " "Found entity 1: cntr_ubi" {  } { { "db/cntr_ubi.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/cntr_ubi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410488990631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410488990631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_acc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_acc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_acc " "Found entity 1: cmpr_acc" {  } { { "db/cmpr_acc.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/cmpr_acc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410488990691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410488990691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/cntr_02j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410488990761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410488990761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tbi " "Found entity 1: cntr_tbi" {  } { { "db/cntr_tbi.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/cntr_tbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410488990831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410488990831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410488990891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410488990891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410488990961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410488990961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410488991031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410488991031 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1 1410488991111 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ID_Registers:ID_Registers\|Register_File_rtl_0 " "Inferred RAM node \"ID_Registers:ID_Registers\|Register_File_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1410488991821 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ID_Registers:ID_Registers\|Register_File_rtl_1 " "Inferred RAM node \"ID_Registers:ID_Registers\|Register_File_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1410488991821 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/MIPS32.ram0_MEM_Data_Memory_3250c012.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/MIPS32.ram0_MEM_Data_Memory_3250c012.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1410488991851 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MEM_Data_Memory:MEM_Data_Memory\|Data_Memory_rtl_0 " "Inferred RAM node \"MEM_Data_Memory:MEM_Data_Memory\|Data_Memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1410488991851 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/MIPS32.ram0_IF_Instruction_Memory_5cd28467.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/MIPS32.ram0_IF_Instruction_Memory_5cd28467.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1410488991911 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1410488992141 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ID_Registers:ID_Registers\|Register_File_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ID_Registers:ID_Registers\|Register_File_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif " "Parameter INIT_FILE set to db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1410488992811 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ID_Registers:ID_Registers\|Register_File_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"ID_Registers:ID_Registers\|Register_File_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif " "Parameter INIT_FILE set to db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1410488992811 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MEM_Data_Memory:MEM_Data_Memory\|Data_Memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MEM_Data_Memory:MEM_Data_Memory\|Data_Memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPS32.ram0_MEM_Data_Memory_3250c012.hdl.mif " "Parameter INIT_FILE set to db/MIPS32.ram0_MEM_Data_Memory_3250c012.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410488992811 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1410488992811 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1 1410488992811 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "EX_ALU:EX_ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"EX_ALU:EX_ALU\|Mult0\"" {  } { { "EX_ALU.v" "Mult0" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 38 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1410488992811 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1410488992811 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0 " "Elaborated megafunction instantiation \"ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1410488992841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0 " "Instantiated megafunction \"ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410488992841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410488992841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410488992841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410488992841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410488992841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410488992841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410488992841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410488992841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410488992841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410488992841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410488992841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410488992841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410488992841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410488992841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410488992841 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1410488992841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_boi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_boi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_boi1 " "Found entity 1: altsyncram_boi1" {  } { { "db/altsyncram_boi1.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/altsyncram_boi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410488992911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410488992911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0 " "Elaborated megafunction instantiation \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1410488992921 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0 " "Instantiated megafunction \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410488992921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410488992921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410488992921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410488992921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410488992921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410488992921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410488992921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410488992921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410488992921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410488992921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410488992921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410488992921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410488992921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410488992921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPS32.ram0_MEM_Data_Memory_3250c012.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPS32.ram0_MEM_Data_Memory_3250c012.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410488992921 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1410488992921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lfh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lfh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lfh1 " "Found entity 1: altsyncram_lfh1" {  } { { "db/altsyncram_lfh1.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/altsyncram_lfh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410488992991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410488992991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "EX_ALU:EX_ALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"EX_ALU:EX_ALU\|lpm_mult:Mult0\"" {  } { { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1410488993021 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "EX_ALU:EX_ALU\|lpm_mult:Mult0 " "Instantiated megafunction \"EX_ALU:EX_ALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410488993021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410488993021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410488993021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410488993021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410488993021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410488993021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410488993021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410488993021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410488993021 ""}  } { { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1410488993021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_i1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_i1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_i1t " "Found entity 1: mult_i1t" {  } { { "db/mult_i1t.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/mult_i1t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410488993081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410488993081 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "EX_ALU:EX_ALU\|lpm_mult:Mult0\|mult_i1t:auto_generated\|mac_mult7 " "Synthesized away node \"EX_ALU:EX_ALU\|lpm_mult:Mult0\|mult_i1t:auto_generated\|mac_mult7\"" {  } { { "db/mult_i1t.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/mult_i1t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 38 -1 0 } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 398 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1410488993141 "|MIPS32|EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "EX_ALU:EX_ALU\|lpm_mult:Mult0\|mult_i1t:auto_generated\|mac_out8 " "Synthesized away node \"EX_ALU:EX_ALU\|lpm_mult:Mult0\|mult_i1t:auto_generated\|mac_out8\"" {  } { { "db/mult_i1t.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/mult_i1t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 38 -1 0 } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 398 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1410488993141 "|MIPS32|EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1410488993141 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1410488993141 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1 1410488993641 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1 1410488993641 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_IF\[30\] GND " "Pin \"Instruction_IF\[30\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410488994541 "|MIPS32|Instruction_IF[30]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1410488994541 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/output_files/MIPS32.map.smsg " "Generated suppressed messages file C:/Users/Frank-Laptop/Documents/MIPS32_verilog/output_files/MIPS32.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1410488996001 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 64 67 0 0 3 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 64 of its 67 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 3 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "" 0 -1 1410488996561 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1410488996631 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1410488996631 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2771 " "Implemented 2771 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1410488996971 ""} { "Info" "ICUT_CUT_TM_OPINS" "130 " "Implemented 130 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1410488996971 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2501 " "Implemented 2501 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1410488996971 ""} { "Info" "ICUT_CUT_TM_RAMS" "129 " "Implemented 129 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1410488996971 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1410488996971 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1410488996971 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "517 " "Peak virtual memory: 517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1410488997001 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 12 12:29:57 2014 " "Processing ended: Fri Sep 12 12:29:57 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1410488997001 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1410488997001 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1410488997001 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1410488997001 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1410488997841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1410488997841 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 12 12:29:57 2014 " "Processing started: Fri Sep 12 12:29:57 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1410488997841 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1410488997841 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MIPS32 -c MIPS32 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MIPS32 -c MIPS32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1410488997841 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1410488998081 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MIPS32 EP2C70F896I8 " "Selected device EP2C70F896I8 for design \"MIPS32\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1410488998151 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1410488998181 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1410488998181 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1 1410488998311 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F896C8 " "Device EP2C70F896C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1410488999351 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1410488999351 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 6760 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1410488999351 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 6761 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1410488999351 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 6762 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1410488999351 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1410488999351 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1410488999381 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "130 130 " "No exact pin location assignment(s) for 130 pins of 130 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[0\] " "Pin Instruction_IF\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[0] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 34 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[1\] " "Pin Instruction_IF\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[1] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 35 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[2\] " "Pin Instruction_IF\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[2] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 36 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[3\] " "Pin Instruction_IF\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[3] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 37 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[4\] " "Pin Instruction_IF\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[4] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 38 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[5\] " "Pin Instruction_IF\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[5] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 39 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[6\] " "Pin Instruction_IF\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[6] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 40 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[7\] " "Pin Instruction_IF\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[7] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 41 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[8\] " "Pin Instruction_IF\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[8] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 42 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[9\] " "Pin Instruction_IF\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[9] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 43 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[10\] " "Pin Instruction_IF\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[10] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 44 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[11\] " "Pin Instruction_IF\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[11] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 45 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[12\] " "Pin Instruction_IF\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[12] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 46 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[13\] " "Pin Instruction_IF\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[13] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 47 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[14\] " "Pin Instruction_IF\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[14] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 48 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[15\] " "Pin Instruction_IF\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[15] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 49 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[16\] " "Pin Instruction_IF\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[16] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 50 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[17\] " "Pin Instruction_IF\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[17] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 51 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[18\] " "Pin Instruction_IF\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[18] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 52 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[19\] " "Pin Instruction_IF\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[19] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 53 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[20\] " "Pin Instruction_IF\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[20] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 54 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[21\] " "Pin Instruction_IF\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[21] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 55 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[22\] " "Pin Instruction_IF\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[22] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 56 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[23\] " "Pin Instruction_IF\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[23] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 57 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[24\] " "Pin Instruction_IF\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[24] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 58 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[25\] " "Pin Instruction_IF\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[25] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 59 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[26\] " "Pin Instruction_IF\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[26] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 60 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[27\] " "Pin Instruction_IF\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[27] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 61 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[28\] " "Pin Instruction_IF\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[28] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 62 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[29\] " "Pin Instruction_IF\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[29] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 63 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[30\] " "Pin Instruction_IF\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[30] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 64 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[31\] " "Pin Instruction_IF\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[31] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 65 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[0\] " "Pin Next_PC_IF\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[0] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[0\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 66 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[1\] " "Pin Next_PC_IF\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[1] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[1\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 67 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[2\] " "Pin Next_PC_IF\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[2] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[2\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 68 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[3\] " "Pin Next_PC_IF\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[3] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[3\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 69 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[4\] " "Pin Next_PC_IF\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[4] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[4\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 70 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[5\] " "Pin Next_PC_IF\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[5] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[5\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 71 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[6\] " "Pin Next_PC_IF\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[6] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[6\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 72 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[7\] " "Pin Next_PC_IF\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[7] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[7\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 73 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[8\] " "Pin Next_PC_IF\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[8] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[8\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 74 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[9\] " "Pin Next_PC_IF\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[9] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[9\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 75 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[10\] " "Pin Next_PC_IF\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[10] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[10\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 76 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[11\] " "Pin Next_PC_IF\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[11] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[11\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 77 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[12\] " "Pin Next_PC_IF\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[12] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[12\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 78 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[13\] " "Pin Next_PC_IF\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[13] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[13\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 79 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[14\] " "Pin Next_PC_IF\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[14] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[14\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 80 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[15\] " "Pin Next_PC_IF\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[15] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[15\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 81 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[16\] " "Pin Next_PC_IF\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[16] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[16\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 82 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[17\] " "Pin Next_PC_IF\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[17] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[17\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 83 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[18\] " "Pin Next_PC_IF\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[18] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[18\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 84 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[19\] " "Pin Next_PC_IF\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[19] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[19\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 85 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[20\] " "Pin Next_PC_IF\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[20] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[20\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 86 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[21\] " "Pin Next_PC_IF\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[21] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[21\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 87 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[22\] " "Pin Next_PC_IF\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[22] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[22\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 88 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[23\] " "Pin Next_PC_IF\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[23] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[23\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 89 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[24\] " "Pin Next_PC_IF\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[24] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[24\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 90 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[25\] " "Pin Next_PC_IF\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[25] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[25\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 91 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[26\] " "Pin Next_PC_IF\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[26] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[26\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 92 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[27\] " "Pin Next_PC_IF\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[27] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[27\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 93 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[28\] " "Pin Next_PC_IF\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[28] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[28\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 94 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[29\] " "Pin Next_PC_IF\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[29] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[29\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 95 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[30\] " "Pin Next_PC_IF\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[30] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[30\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 96 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[31\] " "Pin Next_PC_IF\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[31] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[31\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 97 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[0\] " "Pin ALU_Result_EX\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[0] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 98 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[1\] " "Pin ALU_Result_EX\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[1] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 99 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[2\] " "Pin ALU_Result_EX\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[2] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 100 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[3\] " "Pin ALU_Result_EX\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[3] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 101 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[4\] " "Pin ALU_Result_EX\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[4] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 102 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[5\] " "Pin ALU_Result_EX\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[5] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 103 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[6\] " "Pin ALU_Result_EX\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[6] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 104 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[7\] " "Pin ALU_Result_EX\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[7] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 105 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[8\] " "Pin ALU_Result_EX\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[8] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 106 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[9\] " "Pin ALU_Result_EX\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[9] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 107 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[10\] " "Pin ALU_Result_EX\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[10] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 108 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[11\] " "Pin ALU_Result_EX\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[11] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 109 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[12\] " "Pin ALU_Result_EX\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[12] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 110 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[13\] " "Pin ALU_Result_EX\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[13] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 111 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[14\] " "Pin ALU_Result_EX\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[14] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 112 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[15\] " "Pin ALU_Result_EX\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[15] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 113 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[16\] " "Pin ALU_Result_EX\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[16] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 114 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[17\] " "Pin ALU_Result_EX\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[17] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 115 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[18\] " "Pin ALU_Result_EX\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[18] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 116 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[19\] " "Pin ALU_Result_EX\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[19] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 117 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[20\] " "Pin ALU_Result_EX\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[20] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 118 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[21\] " "Pin ALU_Result_EX\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[21] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 119 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[22\] " "Pin ALU_Result_EX\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[22] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 120 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[23\] " "Pin ALU_Result_EX\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[23] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 121 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[24\] " "Pin ALU_Result_EX\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[24] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 122 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[25\] " "Pin ALU_Result_EX\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[25] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 123 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[26\] " "Pin ALU_Result_EX\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[26] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 124 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[27\] " "Pin ALU_Result_EX\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[27] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 125 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[28\] " "Pin ALU_Result_EX\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[28] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 126 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[29\] " "Pin ALU_Result_EX\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[29] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 127 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[30\] " "Pin ALU_Result_EX\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[30] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 128 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[31\] " "Pin ALU_Result_EX\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[31] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 129 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemWrite_MEM " "Pin MemWrite_MEM not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { MemWrite_MEM } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 58 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemWrite_MEM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 163 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[0\] " "Pin Write_Data_MUX_MEM\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[0] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 130 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[1\] " "Pin Write_Data_MUX_MEM\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[1] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 131 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[2\] " "Pin Write_Data_MUX_MEM\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[2] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 132 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[3\] " "Pin Write_Data_MUX_MEM\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[3] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 133 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[4\] " "Pin Write_Data_MUX_MEM\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[4] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 134 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[5\] " "Pin Write_Data_MUX_MEM\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[5] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 135 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[6\] " "Pin Write_Data_MUX_MEM\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[6] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 136 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[7\] " "Pin Write_Data_MUX_MEM\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[7] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 137 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[8\] " "Pin Write_Data_MUX_MEM\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[8] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 138 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[9\] " "Pin Write_Data_MUX_MEM\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[9] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 139 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[10\] " "Pin Write_Data_MUX_MEM\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[10] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 140 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[11\] " "Pin Write_Data_MUX_MEM\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[11] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 141 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[12\] " "Pin Write_Data_MUX_MEM\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[12] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 142 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[13\] " "Pin Write_Data_MUX_MEM\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[13] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 143 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[14\] " "Pin Write_Data_MUX_MEM\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[14] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 144 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[15\] " "Pin Write_Data_MUX_MEM\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[15] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 145 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[16\] " "Pin Write_Data_MUX_MEM\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[16] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 146 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[17\] " "Pin Write_Data_MUX_MEM\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[17] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 147 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[18\] " "Pin Write_Data_MUX_MEM\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[18] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 148 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[19\] " "Pin Write_Data_MUX_MEM\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[19] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 149 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[20\] " "Pin Write_Data_MUX_MEM\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[20] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 150 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[21\] " "Pin Write_Data_MUX_MEM\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[21] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 151 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[22\] " "Pin Write_Data_MUX_MEM\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[22] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 152 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[23\] " "Pin Write_Data_MUX_MEM\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[23] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 153 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[24\] " "Pin Write_Data_MUX_MEM\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[24] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 154 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[25\] " "Pin Write_Data_MUX_MEM\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[25] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 155 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[26\] " "Pin Write_Data_MUX_MEM\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[26] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 156 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[27\] " "Pin Write_Data_MUX_MEM\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[27] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 157 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[28\] " "Pin Write_Data_MUX_MEM\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[28] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 158 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[29\] " "Pin Write_Data_MUX_MEM\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[29] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 159 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[30\] " "Pin Write_Data_MUX_MEM\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[30] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 160 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[31\] " "Pin Write_Data_MUX_MEM\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[31] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 161 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk " "Pin Clk not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Clk } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 16 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 162 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410488999651 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1410488999651 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1410488999931 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1410488999941 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1410488999941 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1410488999941 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1410488999941 ""}
{ "Info" "ISTA_SDC_FOUND" "MIPS32.sdc " "Reading SDC File: 'MIPS32.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1410488999951 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM " "Node: EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1410488999971 "|MIPS32|EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1410489000011 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1410489000011 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1410489000011 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1410489000011 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  80.000       clock1 " "  80.000       clock1" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1410489000011 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1410489000011 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node Clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1410489000171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM " "Destination node EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM" {  } { { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 23 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 513 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1410489000171 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1410489000171 ""}  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Clk } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 16 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 162 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1410489000171 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1410489000171 ""}  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 4521 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1410489000171 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM  " "Automatically promoted node EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1410489000171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|MemtoReg_WB " "Destination node MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|MemtoReg_WB" {  } { { "MEM_WB_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_WB_Pipeline_Stage.v" 15 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|MemtoReg_WB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 359 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1410489000171 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1410489000171 ""}  } { { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 23 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 513 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1410489000171 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1410489000171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:status_read_pointer_counter\|cntr_gui:auto_generated\|counter_reg_bit1a\[0\]~1 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:status_read_pointer_counter\|cntr_gui:auto_generated\|counter_reg_bit1a\[0\]~1" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/cntr_gui.tdf" 43 19 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated|counter_reg_bit1a[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 5997 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1410489000171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 4974 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1410489000171 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1410489000171 ""}  } { { "sld_signaltap.vhd" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 5537 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1410489000171 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1410489000171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|clr_reg~_wirecell" {  } { { "sld_hub.vhd" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 4789 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1410489000171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 5882 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1410489000171 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1410489000171 ""}  } { { "sld_hub.vhd" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|clr_reg" } } } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 4645 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1410489000171 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1410489000171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_hub.vhd" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd" 1030 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 4713 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1410489000171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_hub.vhd" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd" 1030 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 4714 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1410489000171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_hub.vhd" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd" 1045 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 4790 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1410489000171 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1410489000171 ""}  } { { "sld_hub.vhd" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd" 1045 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 4545 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1410489000171 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1410489000561 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1410489000561 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1410489000561 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1410489000571 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1410489000581 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1410489000581 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1410489000681 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1410489000691 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1410489000691 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "129 unused 3.3V 0 129 0 " "Number of I/O pins in group: 129 (unused VREF, 3.3V VCCIO, 0 input, 129 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1410489000691 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1410489000691 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1410489000691 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 84 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  84 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1410489000701 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 6 77 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  77 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1410489000701 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1410489000701 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1410489000701 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1410489000701 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1410489000701 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1410489000701 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1410489000701 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1410489000701 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1410489000701 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1410489000881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1410489003119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1410489003949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1410489003979 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1410489010969 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1410489010969 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1410489012269 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X24_Y39 X35_Y51 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X24_Y39 to location X35_Y51" {  } { { "loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X24_Y39 to location X35_Y51"} { { 11 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X24_Y39 to location X35_Y51"} 24 39 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1410489015379 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1410489015379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1410489018679 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1410489018789 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "129 " "Found 129 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[0\] 0 " "Pin \"Instruction_IF\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[1\] 0 " "Pin \"Instruction_IF\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[2\] 0 " "Pin \"Instruction_IF\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[3\] 0 " "Pin \"Instruction_IF\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[4\] 0 " "Pin \"Instruction_IF\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[5\] 0 " "Pin \"Instruction_IF\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[6\] 0 " "Pin \"Instruction_IF\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[7\] 0 " "Pin \"Instruction_IF\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[8\] 0 " "Pin \"Instruction_IF\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[9\] 0 " "Pin \"Instruction_IF\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[10\] 0 " "Pin \"Instruction_IF\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[11\] 0 " "Pin \"Instruction_IF\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[12\] 0 " "Pin \"Instruction_IF\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[13\] 0 " "Pin \"Instruction_IF\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[14\] 0 " "Pin \"Instruction_IF\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[15\] 0 " "Pin \"Instruction_IF\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[16\] 0 " "Pin \"Instruction_IF\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[17\] 0 " "Pin \"Instruction_IF\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[18\] 0 " "Pin \"Instruction_IF\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[19\] 0 " "Pin \"Instruction_IF\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[20\] 0 " "Pin \"Instruction_IF\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[21\] 0 " "Pin \"Instruction_IF\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[22\] 0 " "Pin \"Instruction_IF\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[23\] 0 " "Pin \"Instruction_IF\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[24\] 0 " "Pin \"Instruction_IF\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[25\] 0 " "Pin \"Instruction_IF\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[26\] 0 " "Pin \"Instruction_IF\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[27\] 0 " "Pin \"Instruction_IF\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[28\] 0 " "Pin \"Instruction_IF\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[29\] 0 " "Pin \"Instruction_IF\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[30\] 0 " "Pin \"Instruction_IF\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[31\] 0 " "Pin \"Instruction_IF\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[0\] 0 " "Pin \"Next_PC_IF\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[1\] 0 " "Pin \"Next_PC_IF\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[2\] 0 " "Pin \"Next_PC_IF\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[3\] 0 " "Pin \"Next_PC_IF\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[4\] 0 " "Pin \"Next_PC_IF\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[5\] 0 " "Pin \"Next_PC_IF\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[6\] 0 " "Pin \"Next_PC_IF\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[7\] 0 " "Pin \"Next_PC_IF\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[8\] 0 " "Pin \"Next_PC_IF\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[9\] 0 " "Pin \"Next_PC_IF\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[10\] 0 " "Pin \"Next_PC_IF\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[11\] 0 " "Pin \"Next_PC_IF\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[12\] 0 " "Pin \"Next_PC_IF\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[13\] 0 " "Pin \"Next_PC_IF\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[14\] 0 " "Pin \"Next_PC_IF\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[15\] 0 " "Pin \"Next_PC_IF\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[16\] 0 " "Pin \"Next_PC_IF\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[17\] 0 " "Pin \"Next_PC_IF\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[18\] 0 " "Pin \"Next_PC_IF\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[19\] 0 " "Pin \"Next_PC_IF\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[20\] 0 " "Pin \"Next_PC_IF\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[21\] 0 " "Pin \"Next_PC_IF\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[22\] 0 " "Pin \"Next_PC_IF\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[23\] 0 " "Pin \"Next_PC_IF\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[24\] 0 " "Pin \"Next_PC_IF\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[25\] 0 " "Pin \"Next_PC_IF\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[26\] 0 " "Pin \"Next_PC_IF\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[27\] 0 " "Pin \"Next_PC_IF\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[28\] 0 " "Pin \"Next_PC_IF\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[29\] 0 " "Pin \"Next_PC_IF\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[30\] 0 " "Pin \"Next_PC_IF\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[31\] 0 " "Pin \"Next_PC_IF\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[0\] 0 " "Pin \"ALU_Result_EX\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[1\] 0 " "Pin \"ALU_Result_EX\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[2\] 0 " "Pin \"ALU_Result_EX\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[3\] 0 " "Pin \"ALU_Result_EX\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[4\] 0 " "Pin \"ALU_Result_EX\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[5\] 0 " "Pin \"ALU_Result_EX\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[6\] 0 " "Pin \"ALU_Result_EX\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[7\] 0 " "Pin \"ALU_Result_EX\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[8\] 0 " "Pin \"ALU_Result_EX\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[9\] 0 " "Pin \"ALU_Result_EX\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[10\] 0 " "Pin \"ALU_Result_EX\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[11\] 0 " "Pin \"ALU_Result_EX\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[12\] 0 " "Pin \"ALU_Result_EX\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[13\] 0 " "Pin \"ALU_Result_EX\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[14\] 0 " "Pin \"ALU_Result_EX\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[15\] 0 " "Pin \"ALU_Result_EX\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[16\] 0 " "Pin \"ALU_Result_EX\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[17\] 0 " "Pin \"ALU_Result_EX\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[18\] 0 " "Pin \"ALU_Result_EX\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[19\] 0 " "Pin \"ALU_Result_EX\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[20\] 0 " "Pin \"ALU_Result_EX\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[21\] 0 " "Pin \"ALU_Result_EX\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[22\] 0 " "Pin \"ALU_Result_EX\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[23\] 0 " "Pin \"ALU_Result_EX\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[24\] 0 " "Pin \"ALU_Result_EX\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[25\] 0 " "Pin \"ALU_Result_EX\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[26\] 0 " "Pin \"ALU_Result_EX\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[27\] 0 " "Pin \"ALU_Result_EX\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[28\] 0 " "Pin \"ALU_Result_EX\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[29\] 0 " "Pin \"ALU_Result_EX\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[30\] 0 " "Pin \"ALU_Result_EX\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[31\] 0 " "Pin \"ALU_Result_EX\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemWrite_MEM 0 " "Pin \"MemWrite_MEM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[0\] 0 " "Pin \"Write_Data_MUX_MEM\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[1\] 0 " "Pin \"Write_Data_MUX_MEM\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[2\] 0 " "Pin \"Write_Data_MUX_MEM\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[3\] 0 " "Pin \"Write_Data_MUX_MEM\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[4\] 0 " "Pin \"Write_Data_MUX_MEM\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[5\] 0 " "Pin \"Write_Data_MUX_MEM\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[6\] 0 " "Pin \"Write_Data_MUX_MEM\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[7\] 0 " "Pin \"Write_Data_MUX_MEM\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[8\] 0 " "Pin \"Write_Data_MUX_MEM\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[9\] 0 " "Pin \"Write_Data_MUX_MEM\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[10\] 0 " "Pin \"Write_Data_MUX_MEM\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[11\] 0 " "Pin \"Write_Data_MUX_MEM\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[12\] 0 " "Pin \"Write_Data_MUX_MEM\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[13\] 0 " "Pin \"Write_Data_MUX_MEM\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[14\] 0 " "Pin \"Write_Data_MUX_MEM\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[15\] 0 " "Pin \"Write_Data_MUX_MEM\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[16\] 0 " "Pin \"Write_Data_MUX_MEM\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[17\] 0 " "Pin \"Write_Data_MUX_MEM\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[18\] 0 " "Pin \"Write_Data_MUX_MEM\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[19\] 0 " "Pin \"Write_Data_MUX_MEM\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[20\] 0 " "Pin \"Write_Data_MUX_MEM\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[21\] 0 " "Pin \"Write_Data_MUX_MEM\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[22\] 0 " "Pin \"Write_Data_MUX_MEM\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[23\] 0 " "Pin \"Write_Data_MUX_MEM\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[24\] 0 " "Pin \"Write_Data_MUX_MEM\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[25\] 0 " "Pin \"Write_Data_MUX_MEM\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[26\] 0 " "Pin \"Write_Data_MUX_MEM\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[27\] 0 " "Pin \"Write_Data_MUX_MEM\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[28\] 0 " "Pin \"Write_Data_MUX_MEM\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[29\] 0 " "Pin \"Write_Data_MUX_MEM\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[30\] 0 " "Pin \"Write_Data_MUX_MEM\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[31\] 0 " "Pin \"Write_Data_MUX_MEM\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489018859 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1410489018859 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1410489019429 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1410489019649 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1410489020269 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1410489021159 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1410489021459 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/output_files/MIPS32.fit.smsg " "Generated suppressed messages file C:/Users/Frank-Laptop/Documents/MIPS32_verilog/output_files/MIPS32.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1410489021789 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "700 " "Peak virtual memory: 700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1410489022479 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 12 12:30:22 2014 " "Processing ended: Fri Sep 12 12:30:22 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1410489022479 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1410489022479 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1410489022479 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1410489022479 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1410489023421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1410489023421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 12 12:30:23 2014 " "Processing started: Fri Sep 12 12:30:23 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1410489023421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1410489023421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MIPS32 -c MIPS32 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MIPS32 -c MIPS32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1410489023421 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1410489023571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1410489023571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 12 12:30:23 2014 " "Processing started: Fri Sep 12 12:30:23 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1410489023571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1410489023571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIPS32 -c MIPS32 " "Command: quartus_sta MIPS32 -c MIPS32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1410489023571 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1410489023671 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1410489023881 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1410489023921 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1410489023921 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1410489024181 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1410489024271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1410489024271 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1410489024271 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1410489024271 ""}
{ "Info" "ISTA_SDC_FOUND" "MIPS32.sdc " "Reading SDC File: 'MIPS32.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1410489024271 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM " "Node: EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1410489024291 "|MIPS32|EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1410489024331 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1410489024351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 59.193 " "Worst-case setup slack is 59.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410489024391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410489024391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   59.193         0.000 clock1  " "   59.193         0.000 clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410489024391 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410489024391 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.499 " "Worst-case hold slack is 0.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410489024401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410489024401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 clock1  " "    0.499         0.000 clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410489024401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410489024401 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1410489024401 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1410489024411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 36.933 " "Worst-case minimum pulse width slack is 36.933" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410489024411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410489024411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.933         0.000 clock1  " "   36.933         0.000 clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410489024411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.223         0.000 altera_reserved_tck  " "   97.223         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410489024411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410489024411 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1410489024591 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 59.193 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 59.193" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clock1\}\] " "-to_clock \[get_clocks \{clock1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 59.193  " "Path #1: Setup slack is 59.193 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Instruction_MEM\[13\] " "From Node    : EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Instruction_MEM\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|ALU_Result_MEM\[26\] " "To Node      : EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|ALU_Result_MEM\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clock1 " "Launch Clock : clock1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clock1 " "Latch Clock  : clock1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.265      3.265  R        clock network delay " "     3.265      3.265  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.569      0.304     uTco  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Instruction_MEM\[13\] " "     3.569      0.304     uTco  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Instruction_MEM\[13\]" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[13] } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.569      0.000 FF  CELL  EX_MEM_Pipeline_Stage\|Instruction_MEM\[13\]\|regout " "     3.569      0.000 FF  CELL  EX_MEM_Pipeline_Stage\|Instruction_MEM\[13\]\|regout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[13] } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.331      0.762 FF    IC  Hazard_Handling_Unit\|ForwardC~0\|datab " "     4.331      0.762 FF    IC  Hazard_Handling_Unit\|ForwardC~0\|datab" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hazard_Handling_Unit:Hazard_Handling_Unit|ForwardC~0 } "NODE_NAME" } } { "Hazard_Handling_Unit.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Hazard_Handling_Unit.v" 41 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.955      0.624 FF  CELL  Hazard_Handling_Unit\|ForwardC~0\|combout " "     4.955      0.624 FF  CELL  Hazard_Handling_Unit\|ForwardC~0\|combout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hazard_Handling_Unit:Hazard_Handling_Unit|ForwardC~0 } "NODE_NAME" } } { "Hazard_Handling_Unit.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Hazard_Handling_Unit.v" 41 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.746      1.791 FF    IC  Hazard_Handling_Unit\|ForwardB_EX\[1\]\|dataa " "     6.746      1.791 FF    IC  Hazard_Handling_Unit\|ForwardB_EX\[1\]\|dataa" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hazard_Handling_Unit:Hazard_Handling_Unit|ForwardB_EX[1] } "NODE_NAME" } } { "Hazard_Handling_Unit.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Hazard_Handling_Unit.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.360      0.614 FF  CELL  Hazard_Handling_Unit\|ForwardB_EX\[1\]\|combout " "     7.360      0.614 FF  CELL  Hazard_Handling_Unit\|ForwardB_EX\[1\]\|combout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hazard_Handling_Unit:Hazard_Handling_Unit|ForwardB_EX[1] } "NODE_NAME" } } { "Hazard_Handling_Unit.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Hazard_Handling_Unit.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.739      0.379 FF    IC  EX_ALU_Mux\|ALU_Data_2_EX\[28\]~1\|datab " "     7.739      0.379 FF    IC  EX_ALU_Mux\|ALU_Data_2_EX\[28\]~1\|datab" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[28]~1 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.363      0.624 FF  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[28\]~1\|combout " "     8.363      0.624 FF  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[28\]~1\|combout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[28]~1 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.497      1.134 FF    IC  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~62\|datab " "     9.497      1.134 FF    IC  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~62\|datab" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[2]~62 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.121      0.624 FF  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~62\|combout " "    10.121      0.624 FF  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~62\|combout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[2]~62 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.483      0.362 FF    IC  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~63\|datac " "    10.483      0.362 FF    IC  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~63\|datac" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[2]~63 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.853      0.370 FF  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~63\|combout " "    10.853      0.370 FF  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~63\|combout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[2]~63 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.869      1.016 FF    IC  EX_ALU\|Mult0\|auto_generated\|mac_mult5\|dataa\[2\] " "    11.869      1.016 FF    IC  EX_ALU\|Mult0\|auto_generated\|mac_mult5\|dataa\[2\]" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult5 } "NODE_NAME" } } { "db/mult_i1t.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/mult_i1t.tdf" 57 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.581      4.712 FF  CELL  EX_ALU\|Mult0\|auto_generated\|mac_mult5\|dataout\[10\] " "    16.581      4.712 FF  CELL  EX_ALU\|Mult0\|auto_generated\|mac_mult5\|dataout\[10\]" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult5~DATAOUT6 } "NODE_NAME" } } { "db/mult_i1t.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/mult_i1t.tdf" 57 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.581      0.000 FF    IC  EX_ALU\|Mult0\|auto_generated\|mac_out6\|dataa\[10\] " "    16.581      0.000 FF    IC  EX_ALU\|Mult0\|auto_generated\|mac_out6\|dataa\[10\]" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|mac_out6 } "NODE_NAME" } } { "db/mult_i1t.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/mult_i1t.tdf" 85 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.977      0.396 FF  CELL  EX_ALU\|Mult0\|auto_generated\|mac_out6\|dataout\[10\] " "    16.977      0.396 FF  CELL  EX_ALU\|Mult0\|auto_generated\|mac_out6\|dataout\[10\]" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|mac_out6~DATAOUT6 } "NODE_NAME" } } { "db/mult_i1t.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/mult_i1t.tdf" 85 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.826      1.849 FF    IC  EX_ALU\|Mult0\|auto_generated\|op_2~12\|dataa " "    18.826      1.849 FF    IC  EX_ALU\|Mult0\|auto_generated\|op_2~12\|dataa" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_2~12 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.447      0.621 FF  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~12\|cout " "    19.447      0.621 FF  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~12\|cout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_2~13 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.447      0.000 FF    IC  EX_ALU\|Mult0\|auto_generated\|op_2~14\|cin " "    19.447      0.000 FF    IC  EX_ALU\|Mult0\|auto_generated\|op_2~14\|cin" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_2~14 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.953      0.506 FF  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~14\|combout " "    19.953      0.506 FF  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~14\|combout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_2~14 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.563      0.610 FF    IC  EX_ALU\|Mult0\|auto_generated\|op_1~14\|dataa " "    20.563      0.610 FF    IC  EX_ALU\|Mult0\|auto_generated\|op_1~14\|dataa" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_1~14 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.298      0.735 FR  CELL  EX_ALU\|Mult0\|auto_generated\|op_1~14\|cout " "    21.298      0.735 FR  CELL  EX_ALU\|Mult0\|auto_generated\|op_1~14\|cout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_1~15 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.298      0.000 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_1~16\|cin " "    21.298      0.000 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_1~16\|cin" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_1~16 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.804      0.506 RR  CELL  EX_ALU\|Mult0\|auto_generated\|op_1~16\|combout " "    21.804      0.506 RR  CELL  EX_ALU\|Mult0\|auto_generated\|op_1~16\|combout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_1~16 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.237      1.433 RR    IC  EX_ALU\|Mux5~2\|datad " "    23.237      1.433 RR    IC  EX_ALU\|Mux5~2\|datad" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux5~2 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.443      0.206 RR  CELL  EX_ALU\|Mux5~2\|combout " "    23.443      0.206 RR  CELL  EX_ALU\|Mux5~2\|combout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux5~2 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.819      0.376 RR    IC  EX_MEM_Pipeline_Stage\|ALU_Result_MEM\[26\]~feeder\|datad " "    23.819      0.376 RR    IC  EX_MEM_Pipeline_Stage\|ALU_Result_MEM\[26\]~feeder\|datad" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[26]~feeder } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.025      0.206 RR  CELL  EX_MEM_Pipeline_Stage\|ALU_Result_MEM\[26\]~feeder\|combout " "    24.025      0.206 RR  CELL  EX_MEM_Pipeline_Stage\|ALU_Result_MEM\[26\]~feeder\|combout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[26]~feeder } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.025      0.000 RR    IC  EX_MEM_Pipeline_Stage\|ALU_Result_MEM\[26\]\|datain " "    24.025      0.000 RR    IC  EX_MEM_Pipeline_Stage\|ALU_Result_MEM\[26\]\|datain" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[26] } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.133      0.108 RR  CELL  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|ALU_Result_MEM\[26\] " "    24.133      0.108 RR  CELL  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|ALU_Result_MEM\[26\]" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[26] } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    80.000     80.000           latch edge time " "    80.000     80.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    83.286      3.286  R        clock network delay " "    83.286      3.286  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    83.326      0.040     uTsu  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|ALU_Result_MEM\[26\] " "    83.326      0.040     uTsu  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|ALU_Result_MEM\[26\]" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[26] } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    24.133 " "Data Arrival Time  :    24.133" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    83.326 " "Data Required Time :    83.326" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    59.193  " "Slack              :    59.193 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024611 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.499 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.499" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clock1\}\] " "-to_clock \[get_clocks \{clock1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024631 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024631 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.499  " "Path #1: Hold slack is 0.499 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "From Node    : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "To Node      : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clock1 " "Launch Clock : clock1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clock1 " "Latch Clock  : clock1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.294      3.294  R        clock network delay " "     3.294      3.294  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.598      0.304     uTco  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "     3.598      0.304     uTco  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.598      0.000 RR  CELL  IF_PC_Reg\|PC_IF\[0\]\|regout " "     3.598      0.000 RR  CELL  IF_PC_Reg\|PC_IF\[0\]\|regout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.598      0.000 RR    IC  IF_PC_Mux\|Next_PC_IF\[0\]~0\|datac " "     3.598      0.000 RR    IC  IF_PC_Mux\|Next_PC_IF\[0\]~0\|datac" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Mux:IF_PC_Mux|Next_PC_IF[0]~0 } "NODE_NAME" } } { "IF_PC_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.991      0.393 RR  CELL  IF_PC_Mux\|Next_PC_IF\[0\]~0\|combout " "     3.991      0.393 RR  CELL  IF_PC_Mux\|Next_PC_IF\[0\]~0\|combout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Mux:IF_PC_Mux|Next_PC_IF[0]~0 } "NODE_NAME" } } { "IF_PC_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.991      0.000 RR    IC  IF_PC_Reg\|PC_IF\[0\]\|datain " "     3.991      0.000 RR    IC  IF_PC_Reg\|PC_IF\[0\]\|datain" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.099      0.108 RR  CELL  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "     4.099      0.108 RR  CELL  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.294      3.294  R        clock network delay " "     3.294      3.294  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.600      0.306      uTh  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "     3.600      0.306      uTh  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.099 " "Data Arrival Time  :     4.099" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.600 " "Data Required Time :     3.600" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.499  " "Slack              :     0.499 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024631 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024631 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 36.933 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 36.933" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{clock1\}\] " "Targets: \[get_clocks \{clock1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 36.933  " "Path #1: slack is 36.933 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : clock1 " "Clock            : clock1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           Clk " "     0.000      0.000           Clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.100      1.100 RR  CELL  Clk\|combout " "     1.100      1.100 RR  CELL  Clk\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.235      0.135 RR    IC  Clk~clkctrl\|inclk\[0\] " "     1.235      0.135 RR    IC  Clk~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.235      0.000 RR  CELL  Clk~clkctrl\|outclk " "     1.235      0.000 RR  CELL  Clk~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.519      1.284 RR    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "     2.519      1.284 RR    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.354      0.835 RR  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ram_block1a0~porta_address_reg0 " "     3.354      0.835 RR  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           Clk " "    40.000      0.000           Clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.100      1.100 FF  CELL  Clk\|combout " "    41.100      1.100 FF  CELL  Clk\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.235      0.135 FF    IC  Clk~clkctrl\|inclk\[0\] " "    41.235      0.135 FF    IC  Clk~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.235      0.000 FF  CELL  Clk~clkctrl\|outclk " "    41.235      0.000 FF  CELL  Clk~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    42.519      1.284 FF    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "    42.519      1.284 FF    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    43.354      0.835 FF  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ram_block1a0~porta_address_reg0 " "    43.354      0.835 FF  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     3.067 " "Required Width   :     3.067" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    40.000 " "Actual Width     :    40.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    36.933 " "Slack            :    36.933" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 97.223 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 97.223" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{altera_reserved_tck\}\] " "Targets: \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 97.223  " "Path #1: slack is 97.223 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : altera_reserved_tck " "Node             : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : altera_reserved_tck " "Clock            : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Port Rate " "Type             : Port Rate" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.777 " "Required Width   :     2.777" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   100.000 " "Actual Width     :   100.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    97.223 " "Slack            :    97.223" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489024641 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1410489024641 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM " "Node: EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1410489024761 "|MIPS32|EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 74.195 " "Worst-case setup slack is 74.195" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410489024801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410489024801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   74.195         0.000 clock1  " "   74.195         0.000 clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410489024801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410489024801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.203 " "Worst-case hold slack is 0.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410489024811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410489024811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203         0.000 clock1  " "    0.203         0.000 clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410489024811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410489024811 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1410489024811 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1410489024821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 37.873 " "Worst-case minimum pulse width slack is 37.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410489024821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410489024821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.873         0.000 clock1  " "   37.873         0.000 clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410489024821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410489024821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410489024821 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1410489024971 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 74.195 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 74.195" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clock1\}\] " "-to_clock \[get_clocks \{clock1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 74.195  " "Path #1: Setup slack is 74.195 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Instruction_MEM\[13\] " "From Node    : EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Instruction_MEM\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_lfh1:auto_generated\|ram_block1a0~portb_address_reg0 " "To Node      : MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_lfh1:auto_generated\|ram_block1a0~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clock1 " "Launch Clock : clock1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clock1 " "Latch Clock  : clock1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.650      1.650  R        clock network delay " "     1.650      1.650  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.785      0.135     uTco  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Instruction_MEM\[13\] " "     1.785      0.135     uTco  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Instruction_MEM\[13\]" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[13] } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.785      0.000 RR  CELL  EX_MEM_Pipeline_Stage\|Instruction_MEM\[13\]\|regout " "     1.785      0.000 RR  CELL  EX_MEM_Pipeline_Stage\|Instruction_MEM\[13\]\|regout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[13] } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.018      0.233 RR    IC  Hazard_Handling_Unit\|ForwardC~0\|datab " "     2.018      0.233 RR    IC  Hazard_Handling_Unit\|ForwardC~0\|datab" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hazard_Handling_Unit:Hazard_Handling_Unit|ForwardC~0 } "NODE_NAME" } } { "Hazard_Handling_Unit.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Hazard_Handling_Unit.v" 41 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.185      0.167 RR  CELL  Hazard_Handling_Unit\|ForwardC~0\|combout " "     2.185      0.167 RR  CELL  Hazard_Handling_Unit\|ForwardC~0\|combout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hazard_Handling_Unit:Hazard_Handling_Unit|ForwardC~0 } "NODE_NAME" } } { "Hazard_Handling_Unit.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Hazard_Handling_Unit.v" 41 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.675      0.490 RR    IC  Hazard_Handling_Unit\|ForwardB_EX\[1\]\|dataa " "     2.675      0.490 RR    IC  Hazard_Handling_Unit\|ForwardB_EX\[1\]\|dataa" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hazard_Handling_Unit:Hazard_Handling_Unit|ForwardB_EX[1] } "NODE_NAME" } } { "Hazard_Handling_Unit.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Hazard_Handling_Unit.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.847      0.172 RR  CELL  Hazard_Handling_Unit\|ForwardB_EX\[1\]\|combout " "     2.847      0.172 RR  CELL  Hazard_Handling_Unit\|ForwardB_EX\[1\]\|combout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hazard_Handling_Unit:Hazard_Handling_Unit|ForwardB_EX[1] } "NODE_NAME" } } { "Hazard_Handling_Unit.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Hazard_Handling_Unit.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.954      0.107 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[28\]~0\|datab " "     2.954      0.107 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[28\]~0\|datab" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[28]~0 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.121      0.167 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[28\]~0\|combout " "     3.121      0.167 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[28\]~0\|combout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[28]~0 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.466      0.345 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[3\]~60\|datab " "     3.466      0.345 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[3\]~60\|datab" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[3]~60 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.638      0.172 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[3\]~60\|combout " "     3.638      0.172 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[3\]~60\|combout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[3]~60 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.739      0.101 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[3\]~61\|datad " "     3.739      0.101 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[3\]~61\|datad" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[3]~61 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.796      0.057 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[3\]~61\|combout " "     3.796      0.057 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[3\]~61\|combout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[3]~61 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.501      0.705 RR    IC  EX_ALU\|LessThan0~7\|dataa " "     4.501      0.705 RR    IC  EX_ALU\|LessThan0~7\|dataa" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~7 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.644      0.143 RF  CELL  EX_ALU\|LessThan0~7\|cout " "     4.644      0.143 RF  CELL  EX_ALU\|LessThan0~7\|cout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~7 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.644      0.000 FF    IC  EX_ALU\|LessThan0~9\|cin " "     4.644      0.000 FF    IC  EX_ALU\|LessThan0~9\|cin" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~9 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.678      0.034 FR  CELL  EX_ALU\|LessThan0~9\|cout " "     4.678      0.034 FR  CELL  EX_ALU\|LessThan0~9\|cout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~9 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.678      0.000 RR    IC  EX_ALU\|LessThan0~11\|cin " "     4.678      0.000 RR    IC  EX_ALU\|LessThan0~11\|cin" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~11 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.712      0.034 RF  CELL  EX_ALU\|LessThan0~11\|cout " "     4.712      0.034 RF  CELL  EX_ALU\|LessThan0~11\|cout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~11 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.712      0.000 FF    IC  EX_ALU\|LessThan0~13\|cin " "     4.712      0.000 FF    IC  EX_ALU\|LessThan0~13\|cin" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~13 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.746      0.034 FR  CELL  EX_ALU\|LessThan0~13\|cout " "     4.746      0.034 FR  CELL  EX_ALU\|LessThan0~13\|cout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~13 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.746      0.000 RR    IC  EX_ALU\|LessThan0~15\|cin " "     4.746      0.000 RR    IC  EX_ALU\|LessThan0~15\|cin" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~15 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.837      0.091 RF  CELL  EX_ALU\|LessThan0~15\|cout " "     4.837      0.091 RF  CELL  EX_ALU\|LessThan0~15\|cout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~15 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.837      0.000 FF    IC  EX_ALU\|LessThan0~17\|cin " "     4.837      0.000 FF    IC  EX_ALU\|LessThan0~17\|cin" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~17 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.871      0.034 FR  CELL  EX_ALU\|LessThan0~17\|cout " "     4.871      0.034 FR  CELL  EX_ALU\|LessThan0~17\|cout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~17 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.871      0.000 RR    IC  EX_ALU\|LessThan0~19\|cin " "     4.871      0.000 RR    IC  EX_ALU\|LessThan0~19\|cin" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~19 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.905      0.034 RF  CELL  EX_ALU\|LessThan0~19\|cout " "     4.905      0.034 RF  CELL  EX_ALU\|LessThan0~19\|cout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~19 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.905      0.000 FF    IC  EX_ALU\|LessThan0~21\|cin " "     4.905      0.000 FF    IC  EX_ALU\|LessThan0~21\|cin" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~21 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.939      0.034 FR  CELL  EX_ALU\|LessThan0~21\|cout " "     4.939      0.034 FR  CELL  EX_ALU\|LessThan0~21\|cout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~21 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.939      0.000 RR    IC  EX_ALU\|LessThan0~23\|cin " "     4.939      0.000 RR    IC  EX_ALU\|LessThan0~23\|cin" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~23 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.973      0.034 RF  CELL  EX_ALU\|LessThan0~23\|cout " "     4.973      0.034 RF  CELL  EX_ALU\|LessThan0~23\|cout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~23 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.973      0.000 FF    IC  EX_ALU\|LessThan0~25\|cin " "     4.973      0.000 FF    IC  EX_ALU\|LessThan0~25\|cin" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~25 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.007      0.034 FR  CELL  EX_ALU\|LessThan0~25\|cout " "     5.007      0.034 FR  CELL  EX_ALU\|LessThan0~25\|cout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~25 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.007      0.000 RR    IC  EX_ALU\|LessThan0~27\|cin " "     5.007      0.000 RR    IC  EX_ALU\|LessThan0~27\|cin" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~27 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.041      0.034 RF  CELL  EX_ALU\|LessThan0~27\|cout " "     5.041      0.034 RF  CELL  EX_ALU\|LessThan0~27\|cout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~27 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.041      0.000 FF    IC  EX_ALU\|LessThan0~29\|cin " "     5.041      0.000 FF    IC  EX_ALU\|LessThan0~29\|cin" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~29 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.075      0.034 FR  CELL  EX_ALU\|LessThan0~29\|cout " "     5.075      0.034 FR  CELL  EX_ALU\|LessThan0~29\|cout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~29 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.075      0.000 RR    IC  EX_ALU\|LessThan0~31\|cin " "     5.075      0.000 RR    IC  EX_ALU\|LessThan0~31\|cin" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~31 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.159      0.084 RF  CELL  EX_ALU\|LessThan0~31\|cout " "     5.159      0.084 RF  CELL  EX_ALU\|LessThan0~31\|cout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~31 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.159      0.000 FF    IC  EX_ALU\|LessThan0~33\|cin " "     5.159      0.000 FF    IC  EX_ALU\|LessThan0~33\|cin" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~33 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.193      0.034 FR  CELL  EX_ALU\|LessThan0~33\|cout " "     5.193      0.034 FR  CELL  EX_ALU\|LessThan0~33\|cout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~33 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.193      0.000 RR    IC  EX_ALU\|LessThan0~35\|cin " "     5.193      0.000 RR    IC  EX_ALU\|LessThan0~35\|cin" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~35 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.227      0.034 RF  CELL  EX_ALU\|LessThan0~35\|cout " "     5.227      0.034 RF  CELL  EX_ALU\|LessThan0~35\|cout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~35 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.227      0.000 FF    IC  EX_ALU\|LessThan0~37\|cin " "     5.227      0.000 FF    IC  EX_ALU\|LessThan0~37\|cin" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~37 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.261      0.034 FR  CELL  EX_ALU\|LessThan0~37\|cout " "     5.261      0.034 FR  CELL  EX_ALU\|LessThan0~37\|cout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~37 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.261      0.000 RR    IC  EX_ALU\|LessThan0~39\|cin " "     5.261      0.000 RR    IC  EX_ALU\|LessThan0~39\|cin" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~39 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.295      0.034 RF  CELL  EX_ALU\|LessThan0~39\|cout " "     5.295      0.034 RF  CELL  EX_ALU\|LessThan0~39\|cout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~39 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.295      0.000 FF    IC  EX_ALU\|LessThan0~41\|cin " "     5.295      0.000 FF    IC  EX_ALU\|LessThan0~41\|cin" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~41 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.329      0.034 FR  CELL  EX_ALU\|LessThan0~41\|cout " "     5.329      0.034 FR  CELL  EX_ALU\|LessThan0~41\|cout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~41 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.329      0.000 RR    IC  EX_ALU\|LessThan0~43\|cin " "     5.329      0.000 RR    IC  EX_ALU\|LessThan0~43\|cin" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~43 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.363      0.034 RF  CELL  EX_ALU\|LessThan0~43\|cout " "     5.363      0.034 RF  CELL  EX_ALU\|LessThan0~43\|cout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~43 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.363      0.000 FF    IC  EX_ALU\|LessThan0~45\|cin " "     5.363      0.000 FF    IC  EX_ALU\|LessThan0~45\|cin" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~45 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.397      0.034 FR  CELL  EX_ALU\|LessThan0~45\|cout " "     5.397      0.034 FR  CELL  EX_ALU\|LessThan0~45\|cout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~45 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.397      0.000 RR    IC  EX_ALU\|LessThan0~47\|cin " "     5.397      0.000 RR    IC  EX_ALU\|LessThan0~47\|cin" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~47 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.488      0.091 RF  CELL  EX_ALU\|LessThan0~47\|cout " "     5.488      0.091 RF  CELL  EX_ALU\|LessThan0~47\|cout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~47 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.488      0.000 FF    IC  EX_ALU\|LessThan0~49\|cin " "     5.488      0.000 FF    IC  EX_ALU\|LessThan0~49\|cin" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~49 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.522      0.034 FR  CELL  EX_ALU\|LessThan0~49\|cout " "     5.522      0.034 FR  CELL  EX_ALU\|LessThan0~49\|cout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~49 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.522      0.000 RR    IC  EX_ALU\|LessThan0~51\|cin " "     5.522      0.000 RR    IC  EX_ALU\|LessThan0~51\|cin" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~51 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.556      0.034 RF  CELL  EX_ALU\|LessThan0~51\|cout " "     5.556      0.034 RF  CELL  EX_ALU\|LessThan0~51\|cout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~51 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.556      0.000 FF    IC  EX_ALU\|LessThan0~53\|cin " "     5.556      0.000 FF    IC  EX_ALU\|LessThan0~53\|cin" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~53 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.590      0.034 FR  CELL  EX_ALU\|LessThan0~53\|cout " "     5.590      0.034 FR  CELL  EX_ALU\|LessThan0~53\|cout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~53 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.590      0.000 RR    IC  EX_ALU\|LessThan0~55\|cin " "     5.590      0.000 RR    IC  EX_ALU\|LessThan0~55\|cin" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~55 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.624      0.034 RF  CELL  EX_ALU\|LessThan0~55\|cout " "     5.624      0.034 RF  CELL  EX_ALU\|LessThan0~55\|cout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~55 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.624      0.000 FF    IC  EX_ALU\|LessThan0~57\|cin " "     5.624      0.000 FF    IC  EX_ALU\|LessThan0~57\|cin" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~57 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.658      0.034 FR  CELL  EX_ALU\|LessThan0~57\|cout " "     5.658      0.034 FR  CELL  EX_ALU\|LessThan0~57\|cout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~57 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.658      0.000 RR    IC  EX_ALU\|LessThan0~59\|cin " "     5.658      0.000 RR    IC  EX_ALU\|LessThan0~59\|cin" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~59 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.692      0.034 RF  CELL  EX_ALU\|LessThan0~59\|cout " "     5.692      0.034 RF  CELL  EX_ALU\|LessThan0~59\|cout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~59 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.692      0.000 FF    IC  EX_ALU\|LessThan0~61\|cin " "     5.692      0.000 FF    IC  EX_ALU\|LessThan0~61\|cin" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~61 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.726      0.034 FR  CELL  EX_ALU\|LessThan0~61\|cout " "     5.726      0.034 FR  CELL  EX_ALU\|LessThan0~61\|cout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~61 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.726      0.000 RR    IC  EX_ALU\|LessThan0~62\|cin " "     5.726      0.000 RR    IC  EX_ALU\|LessThan0~62\|cin" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~62 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.888      0.162 RR  CELL  EX_ALU\|LessThan0~62\|combout " "     5.888      0.162 RR  CELL  EX_ALU\|LessThan0~62\|combout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~62 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.620      0.732 RR    IC  EX_ALU\|Mux31~4\|datad " "     6.620      0.732 RR    IC  EX_ALU\|Mux31~4\|datad" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux31~4 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.677      0.057 RR  CELL  EX_ALU\|Mux31~4\|combout " "     6.677      0.057 RR  CELL  EX_ALU\|Mux31~4\|combout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux31~4 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.778      0.101 RR    IC  EX_ALU\|Mux31~8\|datac " "     6.778      0.101 RR    IC  EX_ALU\|Mux31~8\|datac" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux31~8 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.880      0.102 RR  CELL  EX_ALU\|Mux31~8\|combout " "     6.880      0.102 RR  CELL  EX_ALU\|Mux31~8\|combout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux31~8 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.444      0.564 RR    IC  MEM_Data_Memory\|Data_Memory_rtl_0\|auto_generated\|ram_block1a0\|portbaddr\[0\] " "     7.444      0.564 RR    IC  MEM_Data_Memory\|Data_Memory_rtl_0\|auto_generated\|ram_block1a0\|portbaddr\[0\]" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_lfh1:auto_generated|ram_block1a0 } "NODE_NAME" } } { "db/altsyncram_lfh1.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/altsyncram_lfh1.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.526      0.082 RR  CELL  MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_lfh1:auto_generated\|ram_block1a0~portb_address_reg0 " "     7.526      0.082 RR  CELL  MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_lfh1:auto_generated\|ram_block1a0~portb_address_reg0" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_lfh1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_lfh1.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/altsyncram_lfh1.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    80.000     80.000           latch edge time " "    80.000     80.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    81.722      1.722  R        clock network delay " "    81.722      1.722  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    81.721     -0.001     uTsu  MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_lfh1:auto_generated\|ram_block1a0~portb_address_reg0 " "    81.721     -0.001     uTsu  MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_lfh1:auto_generated\|ram_block1a0~portb_address_reg0" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_lfh1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_lfh1.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/altsyncram_lfh1.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.526 " "Data Arrival Time  :     7.526" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    81.721 " "Data Required Time :    81.721" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    74.195  " "Slack              :    74.195 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489024991 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.203 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.203" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clock1\}\] " "-to_clock \[get_clocks \{clock1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489025021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489025021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489025021 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489025021 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.203  " "Path #1: Hold slack is 0.203 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489025021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "From Node    : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489025021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "To Node      : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489025021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clock1 " "Launch Clock : clock1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489025021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clock1 " "Latch Clock  : clock1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489025021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489025021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489025021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489025021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489025021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489025021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489025021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.677      1.677  R        clock network delay " "     1.677      1.677  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489025021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.812      0.135     uTco  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "     1.812      0.135     uTco  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489025021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.812      0.000 RR  CELL  IF_PC_Reg\|PC_IF\[0\]\|regout " "     1.812      0.000 RR  CELL  IF_PC_Reg\|PC_IF\[0\]\|regout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489025021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.812      0.000 RR    IC  IF_PC_Mux\|Next_PC_IF\[0\]~0\|datac " "     1.812      0.000 RR    IC  IF_PC_Mux\|Next_PC_IF\[0\]~0\|datac" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Mux:IF_PC_Mux|Next_PC_IF[0]~0 } "NODE_NAME" } } { "IF_PC_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489025021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.988      0.176 RR  CELL  IF_PC_Mux\|Next_PC_IF\[0\]~0\|combout " "     1.988      0.176 RR  CELL  IF_PC_Mux\|Next_PC_IF\[0\]~0\|combout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Mux:IF_PC_Mux|Next_PC_IF[0]~0 } "NODE_NAME" } } { "IF_PC_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489025021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.988      0.000 RR    IC  IF_PC_Reg\|PC_IF\[0\]\|datain " "     1.988      0.000 RR    IC  IF_PC_Reg\|PC_IF\[0\]\|datain" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489025021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.028      0.040 RR  CELL  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "     2.028      0.040 RR  CELL  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489025021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489025021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489025021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489025021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489025021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489025021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489025021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.677      1.677  R        clock network delay " "     1.677      1.677  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489025021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.825      0.148      uTh  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "     1.825      0.148      uTh  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489025021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489025021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.028 " "Data Arrival Time  :     2.028" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489025021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.825 " "Data Required Time :     1.825" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489025021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.203  " "Slack              :     0.203 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489025021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489025021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489025021 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410489025021 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.873 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.873" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{clock1\}\] " "Targets: \[get_clocks \{clock1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 37.873  " "Path #1: slack is 37.873 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : clock1 " "Clock            : clock1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           Clk " "     0.000      0.000           Clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.548      0.548 RR  CELL  Clk\|combout " "     0.548      0.548 RR  CELL  Clk\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.614      0.066 RR    IC  Clk~clkctrl\|inclk\[0\] " "     0.614      0.066 RR    IC  Clk~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.614      0.000 RR  CELL  Clk~clkctrl\|outclk " "     0.614      0.000 RR  CELL  Clk~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.297      0.683 RR    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "     1.297      0.683 RR    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.704      0.407 RR  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ram_block1a0~porta_address_reg0 " "     1.704      0.407 RR  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           Clk " "    40.000      0.000           Clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.548      0.548 FF  CELL  Clk\|combout " "    40.548      0.548 FF  CELL  Clk\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.614      0.066 FF    IC  Clk~clkctrl\|inclk\[0\] " "    40.614      0.066 FF    IC  Clk~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.614      0.000 FF  CELL  Clk~clkctrl\|outclk " "    40.614      0.000 FF  CELL  Clk~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.297      0.683 FF    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "    41.297      0.683 FF    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.704      0.407 FF  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ram_block1a0~porta_address_reg0 " "    41.704      0.407 FF  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.127 " "Required Width   :     2.127" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    40.000 " "Actual Width     :    40.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    37.873 " "Slack            :    37.873" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 97.778 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 97.778" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{altera_reserved_tck\}\] " "Targets: \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 97.778  " "Path #1: slack is 97.778 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : altera_reserved_tck " "Node             : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : altera_reserved_tck " "Clock            : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Port Rate " "Type             : Port Rate" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.222 " "Required Width   :     2.222" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   100.000 " "Actual Width     :   100.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    97.778 " "Slack            :    97.778" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410489025031 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1410489025161 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1410489025221 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "428 " "Peak virtual memory: 428 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1410489025381 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 12 12:30:25 2014 " "Processing ended: Fri Sep 12 12:30:25 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1410489025381 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1410489025381 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1410489025381 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1410489025381 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1410489026551 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1410489026641 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "411 " "Peak virtual memory: 411 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1410489027511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 12 12:30:27 2014 " "Processing ended: Fri Sep 12 12:30:27 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1410489027511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1410489027511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1410489027511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1410489027511 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1410489028421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1410489028421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 12 12:30:28 2014 " "Processing started: Fri Sep 12 12:30:28 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1410489028421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1410489028421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MIPS32 -c MIPS32 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MIPS32 -c MIPS32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1410489028421 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "" 0 -1 1410489029081 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS32.vo C:/Users/Frank-Laptop/Documents/MIPS32_verilog/simulation/modelsim/ simulation " "Generated file MIPS32.vo in folder \"C:/Users/Frank-Laptop/Documents/MIPS32_verilog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1410489029411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "394 " "Peak virtual memory: 394 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1410489029621 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 12 12:30:29 2014 " "Processing ended: Fri Sep 12 12:30:29 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1410489029621 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1410489029621 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1410489029621 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1410489029621 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1410489030211 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 30 s " "Quartus II Full Compilation was successful. 0 errors, 30 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1410489030211 ""}
