

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Thu Apr 29 00:20:58 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       23|  0.230 us|  0.230 us|   24|   24|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.28>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p" [dfg_199.c:7]   --->   Operation 25 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i8 %p_read" [dfg_199.c:24]   --->   Operation 26 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [6/6] (6.28ns)   --->   "%conv6 = uitodp i32 %zext_ln24" [dfg_199.c:24]   --->   Operation 27 'uitodp' 'conv6' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.28>
ST_2 : Operation 28 [5/6] (6.28ns)   --->   "%conv6 = uitodp i32 %zext_ln24" [dfg_199.c:24]   --->   Operation 28 'uitodp' 'conv6' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.28>
ST_3 : Operation 29 [4/6] (6.28ns)   --->   "%conv6 = uitodp i32 %zext_ln24" [dfg_199.c:24]   --->   Operation 29 'uitodp' 'conv6' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.28>
ST_4 : Operation 30 [3/6] (6.28ns)   --->   "%conv6 = uitodp i32 %zext_ln24" [dfg_199.c:24]   --->   Operation 30 'uitodp' 'conv6' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.28>
ST_5 : Operation 31 [2/6] (6.28ns)   --->   "%conv6 = uitodp i32 %zext_ln24" [dfg_199.c:24]   --->   Operation 31 'uitodp' 'conv6' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 32 [1/6] (6.28ns)   --->   "%conv6 = uitodp i32 %zext_ln24" [dfg_199.c:24]   --->   Operation 32 'uitodp' 'conv6' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i8 %p_read" [dfg_199.c:9]   --->   Operation 33 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln9_1 = zext i8 %p_read" [dfg_199.c:9]   --->   Operation 34 'zext' 'zext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (4.17ns)   --->   "%mul_ln23 = mul i11 %zext_ln9, i11 %zext_ln9" [dfg_199.c:23]   --->   Operation 35 'mul' 'mul_ln23' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %mul_ln23, i32 10" [dfg_199.c:23]   --->   Operation 36 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %mul_ln23, i32 5, i32 7" [dfg_199.c:23]   --->   Operation 37 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i11 %mul_ln23" [dfg_199.c:23]   --->   Operation 38 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i2.i3.i1.i4, i1 %tmp_2, i2 0, i3 %tmp_5, i1 0, i4 %trunc_ln23" [dfg_199.c:23]   --->   Operation 39 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i11 %and_ln" [dfg_199.c:23]   --->   Operation 40 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (1.63ns)   --->   "%sub_ln23 = sub i12 %zext_ln9_1, i12 %zext_ln23" [dfg_199.c:23]   --->   Operation 41 'sub' 'sub_ln23' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 42 [7/7] (7.29ns)   --->   "%add = dadd i64 %conv6, i64 5.75618e+37" [dfg_199.c:24]   --->   Operation 42 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i12 %sub_ln23" [dfg_199.c:23]   --->   Operation 43 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [6/6] (6.28ns)   --->   "%conv5 = sitodp i32 %sext_ln23" [dfg_199.c:23]   --->   Operation 44 'sitodp' 'conv5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 45 [6/7] (7.29ns)   --->   "%add = dadd i64 %conv6, i64 5.75618e+37" [dfg_199.c:24]   --->   Operation 45 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.29>
ST_9 : Operation 46 [5/6] (6.28ns)   --->   "%conv5 = sitodp i32 %sext_ln23" [dfg_199.c:23]   --->   Operation 46 'sitodp' 'conv5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 47 [5/7] (7.29ns)   --->   "%add = dadd i64 %conv6, i64 5.75618e+37" [dfg_199.c:24]   --->   Operation 47 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 48 [1/1] (1.63ns)   --->   "%add_ln26 = add i11 %zext_ln9, i11 970" [dfg_199.c:26]   --->   Operation 48 'add' 'add_ln26' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 49 [12/12] (3.50ns)   --->   "%urem_ln25 = urem i11 %zext_ln9, i11 %add_ln26" [dfg_199.c:25]   --->   Operation 49 'urem' 'urem_ln25' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.29>
ST_10 : Operation 50 [4/6] (6.28ns)   --->   "%conv5 = sitodp i32 %sext_ln23" [dfg_199.c:23]   --->   Operation 50 'sitodp' 'conv5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 51 [4/7] (7.29ns)   --->   "%add = dadd i64 %conv6, i64 5.75618e+37" [dfg_199.c:24]   --->   Operation 51 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 52 [11/12] (3.50ns)   --->   "%urem_ln25 = urem i11 %zext_ln9, i11 %add_ln26" [dfg_199.c:25]   --->   Operation 52 'urem' 'urem_ln25' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.29>
ST_11 : Operation 53 [3/6] (6.28ns)   --->   "%conv5 = sitodp i32 %sext_ln23" [dfg_199.c:23]   --->   Operation 53 'sitodp' 'conv5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 54 [3/7] (7.29ns)   --->   "%add = dadd i64 %conv6, i64 5.75618e+37" [dfg_199.c:24]   --->   Operation 54 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 55 [10/12] (3.50ns)   --->   "%urem_ln25 = urem i11 %zext_ln9, i11 %add_ln26" [dfg_199.c:25]   --->   Operation 55 'urem' 'urem_ln25' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.29>
ST_12 : Operation 56 [2/6] (6.28ns)   --->   "%conv5 = sitodp i32 %sext_ln23" [dfg_199.c:23]   --->   Operation 56 'sitodp' 'conv5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 57 [2/7] (7.29ns)   --->   "%add = dadd i64 %conv6, i64 5.75618e+37" [dfg_199.c:24]   --->   Operation 57 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 58 [9/12] (3.50ns)   --->   "%urem_ln25 = urem i11 %zext_ln9, i11 %add_ln26" [dfg_199.c:25]   --->   Operation 58 'urem' 'urem_ln25' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.29>
ST_13 : Operation 59 [1/6] (6.28ns)   --->   "%conv5 = sitodp i32 %sext_ln23" [dfg_199.c:23]   --->   Operation 59 'sitodp' 'conv5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 60 [1/7] (7.29ns)   --->   "%add = dadd i64 %conv6, i64 5.75618e+37" [dfg_199.c:24]   --->   Operation 60 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 61 [8/12] (3.50ns)   --->   "%urem_ln25 = urem i11 %zext_ln9, i11 %add_ln26" [dfg_199.c:25]   --->   Operation 61 'urem' 'urem_ln25' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.29>
ST_14 : Operation 62 [7/7] (7.29ns)   --->   "%dc = dsub i64 %conv5, i64 %add" [dfg_199.c:23]   --->   Operation 62 'dsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 63 [7/12] (3.50ns)   --->   "%urem_ln25 = urem i11 %zext_ln9, i11 %add_ln26" [dfg_199.c:25]   --->   Operation 63 'urem' 'urem_ln25' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.29>
ST_15 : Operation 64 [6/7] (7.29ns)   --->   "%dc = dsub i64 %conv5, i64 %add" [dfg_199.c:23]   --->   Operation 64 'dsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 65 [6/12] (3.50ns)   --->   "%urem_ln25 = urem i11 %zext_ln9, i11 %add_ln26" [dfg_199.c:25]   --->   Operation 65 'urem' 'urem_ln25' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.29>
ST_16 : Operation 66 [5/7] (7.29ns)   --->   "%dc = dsub i64 %conv5, i64 %add" [dfg_199.c:23]   --->   Operation 66 'dsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 67 [5/12] (3.50ns)   --->   "%urem_ln25 = urem i11 %zext_ln9, i11 %add_ln26" [dfg_199.c:25]   --->   Operation 67 'urem' 'urem_ln25' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.29>
ST_17 : Operation 68 [4/7] (7.29ns)   --->   "%dc = dsub i64 %conv5, i64 %add" [dfg_199.c:23]   --->   Operation 68 'dsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 69 [4/12] (3.50ns)   --->   "%urem_ln25 = urem i11 %zext_ln9, i11 %add_ln26" [dfg_199.c:25]   --->   Operation 69 'urem' 'urem_ln25' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.29>
ST_18 : Operation 70 [3/7] (7.29ns)   --->   "%dc = dsub i64 %conv5, i64 %add" [dfg_199.c:23]   --->   Operation 70 'dsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 71 [3/12] (3.50ns)   --->   "%urem_ln25 = urem i11 %zext_ln9, i11 %add_ln26" [dfg_199.c:25]   --->   Operation 71 'urem' 'urem_ln25' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.29>
ST_19 : Operation 72 [2/7] (7.29ns)   --->   "%dc = dsub i64 %conv5, i64 %add" [dfg_199.c:23]   --->   Operation 72 'dsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 73 [2/12] (3.50ns)   --->   "%urem_ln25 = urem i11 %zext_ln9, i11 %add_ln26" [dfg_199.c:25]   --->   Operation 73 'urem' 'urem_ln25' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.29>
ST_20 : Operation 74 [1/7] (7.29ns)   --->   "%dc = dsub i64 %conv5, i64 %add" [dfg_199.c:23]   --->   Operation 74 'dsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 75 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 75 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 76 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i64 %data_V"   --->   Operation 77 'trunc' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 78 [1/12] (3.50ns)   --->   "%urem_ln25 = urem i11 %zext_ln9, i11 %add_ln26" [dfg_199.c:25]   --->   Operation 78 'urem' 'urem_ln25' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 79 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %urem_ln25, i32 8, i32 10" [dfg_199.c:26]   --->   Operation 79 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 6.94>
ST_21 : Operation 80 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_11, i1 0"   --->   Operation 80 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i54 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 81 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_10" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 82 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 83 [1/1] (1.63ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 83 'add' 'add_ln510' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 84 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 84 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 85 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_10"   --->   Operation 85 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 86 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 87 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 87 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 88 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush"   --->   Operation 88 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 89 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 89 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln26)   --->   "%r_V = lshr i113 %zext_ln68, i113 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 90 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln26)   --->   "%r_V_1 = shl i113 %zext_ln68, i113 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 91 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln26)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i113.i32, i113 %r_V, i32 53"   --->   Operation 92 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln26)   --->   "%zext_ln662 = zext i1 %tmp_8"   --->   Operation 93 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node or_ln26)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i113.i32.i32, i113 %r_V_1, i32 53, i32 60"   --->   Operation 94 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node or_ln26)   --->   "%val = select i1 %isNeg, i8 %zext_ln662, i8 %tmp_9"   --->   Operation 95 'select' 'val' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln26)   --->   "%trunc_ln26 = trunc i11 %urem_ln25" [dfg_199.c:26]   --->   Operation 96 'trunc' 'trunc_ln26' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 97 [1/1] (4.61ns) (out node of the LUT)   --->   "%or_ln26 = or i8 %trunc_ln26, i8 %val" [dfg_199.c:26]   --->   Operation 97 'or' 'or_ln26' <Predicate = true> <Delay = 4.61> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.91>
ST_22 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %tmp, i8 %or_ln26" [dfg_199.c:26]   --->   Operation 98 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i11 %tmp_1" [dfg_199.c:27]   --->   Operation 99 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 100 [2/2] (6.91ns)   --->   "%mul_ln27 = mul i43 %zext_ln27, i43 8794332887363" [dfg_199.c:27]   --->   Operation 100 'mul' 'mul_ln27' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.91>
ST_23 : Operation 101 [1/2] (6.91ns)   --->   "%mul_ln27 = mul i43 %zext_ln27, i43 8794332887363" [dfg_199.c:27]   --->   Operation 101 'mul' 'mul_ln27' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.00>
ST_24 : Operation 102 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 102 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 103 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 103 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 104 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p"   --->   Operation 104 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 106 [1/1] (1.00ns)   --->   "%result = xor i43 %mul_ln27, i43 8796092986502" [dfg_199.c:25]   --->   Operation 106 'xor' 'result' <Predicate = true> <Delay = 1.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i43 %result" [dfg_199.c:16]   --->   Operation 107 'sext' 'sext_ln16' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 108 [1/1] (0.00ns)   --->   "%ret_ln30 = ret i64 %sext_ln16" [dfg_199.c:30]   --->   Operation 108 'ret' 'ret_ln30' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.28ns
The critical path consists of the following:
	wire read on port 'p' (dfg_199.c:7) [6]  (0 ns)
	'uitodp' operation ('conv6', dfg_199.c:24) [19]  (6.28 ns)

 <State 2>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv6', dfg_199.c:24) [19]  (6.28 ns)

 <State 3>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv6', dfg_199.c:24) [19]  (6.28 ns)

 <State 4>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv6', dfg_199.c:24) [19]  (6.28 ns)

 <State 5>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv6', dfg_199.c:24) [19]  (6.28 ns)

 <State 6>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv6', dfg_199.c:24) [19]  (6.28 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', dfg_199.c:24) [20]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', dfg_199.c:24) [20]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', dfg_199.c:24) [20]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', dfg_199.c:24) [20]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', dfg_199.c:24) [20]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', dfg_199.c:24) [20]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', dfg_199.c:24) [20]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('x', dfg_199.c:23) [21]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('x', dfg_199.c:23) [21]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('x', dfg_199.c:23) [21]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('x', dfg_199.c:23) [21]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('x', dfg_199.c:23) [21]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('x', dfg_199.c:23) [21]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('x', dfg_199.c:23) [21]  (7.3 ns)

 <State 21>: 6.95ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) [28]  (1.64 ns)
	'select' operation ('ush') [32]  (0.697 ns)
	'lshr' operation ('r.V') [35]  (0 ns)
	'select' operation ('val') [40]  (0 ns)
	'or' operation ('or_ln26', dfg_199.c:26) [44]  (4.61 ns)

 <State 22>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln27', dfg_199.c:27) [48]  (6.91 ns)

 <State 23>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln27', dfg_199.c:27) [48]  (6.91 ns)

 <State 24>: 1.01ns
The critical path consists of the following:
	'xor' operation ('result', dfg_199.c:25) [49]  (1.01 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
