<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>WPILib for FRC: Member List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">WPILib for FRC
   &#160;<span id="projectnumber">2.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><b>nFPGA</b></li><li class="navelem"><b>nAD9A5591CC64E4DF756D77D1B57A549E</b></li><li class="navelem"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">tDIO</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO Member List</div>  </div>
</div><!--header-->
<div class="contents">

<p>This is the complete list of members for <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>, including all inherited members.</p>
<table class="directory">
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>_configuredDmaDescriptors</b> (defined in <a class="el" href="classn_f_p_g_a_1_1t_system.html">nFPGA::tSystem</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1t_system.html">nFPGA::tSystem</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">static</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>_DeviceHandle</b> (defined in <a class="el" href="classn_f_p_g_a_1_1t_system.html">nFPGA::tSystem</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1t_system.html">nFPGA::tSystem</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">static</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>_LVDeviceHandle</b> (defined in <a class="el" href="classn_f_p_g_a_1_1t_system.html">nFPGA::tSystem</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1t_system.html">nFPGA::tSystem</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>_numDmaDescriptors</b> (defined in <a class="el" href="classn_f_p_g_a_1_1t_system.html">nFPGA::tSystem</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1t_system.html">nFPGA::tSystem</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">static</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>configDMA</b>(const tDMAChannelDescriptor *descriptors, int numChannels, unsigned int dmaVersion, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1t_system.html">nFPGA::tSystem</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1t_system.html">nFPGA::tSystem</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>downloadFPGAImage</b>(const char *imageFileName, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1t_system.html">nFPGA::tSystem</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1t_system.html">nFPGA::tSystem</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>getFpgaGuid</b>(unsigned *guid_ptr, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1t_system.html">nFPGA::tSystem</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1t_system.html">nFPGA::tSystem</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>getFPGAReconfigured</b>() (defined in <a class="el" href="classn_f_p_g_a_1_1t_system.html">nFPGA::tSystem</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1t_system.html">nFPGA::tSystem</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>getHandleOpened</b>() (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_scoped_system.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tScopedSystem</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_scoped_system.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tScopedSystem</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>getSystemIndex</b>() (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kBFLAddresses</b> (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kDIAddresses</b> (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kDIO0_BFLAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kDIO0_DIAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kDIO0_DOAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kDIO0_FilterPeriodAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kDIO0_FilterSelectAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kDIO0_I2CConfigAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kDIO0_I2CDataReceivedAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kDIO0_I2CDataToSendAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kDIO0_I2CStartAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kDIO0_I2CStatusAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kDIO0_OutputEnableAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kDIO0_PulseAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kDIO0_PulseLengthAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kDIO0_PWMPeriodScaleAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kDIO0_PWMValue0Address</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kDIO0_PWMValue1Address</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kDIO0_PWMValue2Address</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kDIO0_PWMValue3Address</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kDIO0_PWMValue4Address</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kDIO0_PWMValue5Address</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kDIO0_PWMValue6Address</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kDIO0_PWMValue7Address</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kDIO0_PWMValue8Address</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kDIO0_PWMValue9Address</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kDIO0_SlowValueAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kDIO1_BFLAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kDIO1_DIAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kDIO1_DOAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kDIO1_FilterPeriodAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kDIO1_FilterSelectAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kDIO1_I2CConfigAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kDIO1_I2CDataReceivedAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kDIO1_I2CDataToSendAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kDIO1_I2CStartAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kDIO1_I2CStatusAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kDIO1_OutputEnableAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kDIO1_PulseAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kDIO1_PulseLengthAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kDIO1_PWMPeriodScaleAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kDIO1_PWMValue0Address</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kDIO1_PWMValue1Address</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kDIO1_PWMValue2Address</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kDIO1_PWMValue3Address</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kDIO1_PWMValue4Address</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kDIO1_PWMValue5Address</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kDIO1_PWMValue6Address</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kDIO1_PWMValue7Address</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kDIO1_PWMValue8Address</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kDIO1_PWMValue9Address</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kDIO1_SlowValueAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kDIO_LoopTimingAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kDIO_PWMConfigAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kDOAddresses</b> (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kFilterPeriod_ElementMask</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kFilterPeriod_ElementSize</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kFilterPeriodAddresses</b> (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kFilterSelect_ElementMask</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kFilterSelect_ElementSize</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kFilterSelectAddresses</b> (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kI2CConfigAddresses</b> (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kI2CDataReceivedAddresses</b> (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kI2CDataToSendAddresses</b> (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kI2CStartAddresses</b> (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kI2CStatusAddresses</b> (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kNumFilterPeriodElements</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kNumFilterSelectElements</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kNumPWMPeriodScaleElements</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kNumPWMValueRegisters</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kNumSystems</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kOutputEnableAddresses</b> (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kPulseAddresses</b> (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kPulseLengthAddresses</b> (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kPWMPeriodScale_ElementMask</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kPWMPeriodScale_ElementSize</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kPWMPeriodScaleAddresses</b> (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kPWMValueAddresses</b> (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kSlowValueAddresses</b> (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readBFL</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readDI</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readDO</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readFilterPeriod</b>(unsigned char bitfield_index, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readFilterSelect</b>(unsigned char bitfield_index, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readI2CConfig</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readI2CConfig_Address</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readI2CConfig_BytesToRead</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readI2CConfig_BytesToWrite</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readI2CConfig_DataToSendHigh</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readI2CDataReceived</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readI2CDataToSend</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readI2CStatus</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readI2CStatus_Aborted</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readI2CStatus_DataReceivedHigh</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readI2CStatus_Done</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readI2CStatus_Transaction</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readLoopTiming</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readOutputEnable</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readPulse</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readPulseLength</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readPWMConfig</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readPWMConfig_MinHigh</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readPWMConfig_Period</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readPWMPeriodScale</b>(unsigned char bitfield_index, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readPWMValue</b>(unsigned char reg_index, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readSlowValue</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readSlowValue_I2CHeader</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readSlowValue_RelayFwd</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readSlowValue_RelayRev</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>strobeI2CStart</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>tBFL_Constants</b> enum name (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>tConstants</b> enum name (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>tDI_Constants</b> enum name (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>tDIO</b>(unsigned char sys_index, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>tDO_Constants</b> enum name (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>tFilterPeriod_Constants</b> enum name (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>tFilterSelect_Constants</b> enum name (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>tI2CConfig_Constants</b> enum name (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>tI2CDataReceived_Constants</b> enum name (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>tI2CDataToSend_Constants</b> enum name (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>tI2CStart_Constants</b> enum name (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>tI2CStatus_Constants</b> enum name (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>tLoopTiming_Constants</b> enum name (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>tOutputEnable_Constants</b> enum name (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>tPulse_Constants</b> enum name (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>tPulseLength_Constants</b> enum name (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>tPWMConfig_Constants</b> enum name (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>tPWMPeriodScale_Constants</b> enum name (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>tPWMValue_Constants</b> enum name (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>tScopedSystem</b>(tRioStatusCode *status, bool getLVHandle=false) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_scoped_system.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tScopedSystem</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_scoped_system.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tScopedSystem</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>tSlowValue_Constants</b> enum name (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>tSystem</b>(tRioStatusCode *status, bool getLVHandle=false) (defined in <a class="el" href="classn_f_p_g_a_1_1t_system.html">nFPGA::tSystem</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1t_system.html">nFPGA::tSystem</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>writeBFL</b>(bool value, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>writeDO</b>(unsigned short value, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>writeFilterPeriod</b>(unsigned char bitfield_index, unsigned char value, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>writeFilterSelect</b>(unsigned char bitfield_index, unsigned char value, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>writeI2CConfig</b>(tI2CConfig value, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>writeI2CConfig_Address</b>(unsigned char value, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>writeI2CConfig_BytesToRead</b>(unsigned char value, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>writeI2CConfig_BytesToWrite</b>(unsigned char value, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>writeI2CConfig_DataToSendHigh</b>(unsigned short value, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>writeI2CDataToSend</b>(unsigned int value, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>writeOutputEnable</b>(unsigned short value, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>writePulse</b>(unsigned short value, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>writePulseLength</b>(unsigned char value, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>writePWMConfig</b>(tPWMConfig value, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>writePWMConfig_MinHigh</b>(unsigned short value, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>writePWMConfig_Period</b>(unsigned short value, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>writePWMPeriodScale</b>(unsigned char bitfield_index, unsigned char value, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>writePWMValue</b>(unsigned char reg_index, unsigned char value, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>writeSlowValue</b>(tSlowValue value, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>writeSlowValue_I2CHeader</b>(unsigned char value, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>writeSlowValue_RelayFwd</b>(unsigned char value, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>writeSlowValue_RelayRev</b>(unsigned char value, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>~tDIO</b>() (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_d_i_o.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tDIO</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>~tScopedSystem</b>() (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_scoped_system.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tScopedSystem</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_scoped_system.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tScopedSystem</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>~tSystem</b>() (defined in <a class="el" href="classn_f_p_g_a_1_1t_system.html">nFPGA::tSystem</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1t_system.html">nFPGA::tSystem</a></td><td class="entry"></td></tr>
</table></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
