#-----------------------------------------------------------
# Vivado v2017.2.1 (64-bit)
# SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
# IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
# Start of session at: Tue May  5 16:32:23 2020
# Process ID: 4728
# Current directory: C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.runs/synth_1/top.vds
# Journal file: C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50-csga324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50-csga324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9384 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 314.461 ; gain = 81.148
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/ProgramCounter.v:23]
WARNING: [Synth 8-5788] Register tempcurrent_reg in module ProgramCounter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/ProgramCounter.v:28]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/ProgramCounter.v:23]
INFO: [Synth 8-638] synthesizing module 'PCAdder' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/PCAdder.v:23]
INFO: [Synth 8-256] done synthesizing module 'PCAdder' (2#1) [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/PCAdder.v:23]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:23]
WARNING: [Synth 8-567] referenced signal 'debug_we' should be on the sensitivity list [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:31]
WARNING: [Synth 8-567] referenced signal 'debug_datain' should be on the sensitivity list [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:31]
WARNING: [Synth 8-567] referenced signal 'debug_address' should be on the sensitivity list [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:31]
WARNING: [Synth 8-567] referenced signal 'we' should be on the sensitivity list [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:31]
WARNING: [Synth 8-567] referenced signal 'wdata' should be on the sensitivity list [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:31]
WARNING: [Synth 8-567] referenced signal 're' should be on the sensitivity list [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:31]
WARNING: [Synth 8-567] referenced signal 'rst' should be on the sensitivity list [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:31]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (3#1) [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:23]
INFO: [Synth 8-638] synthesizing module 'IFID' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/IFID.v:23]
INFO: [Synth 8-256] done synthesizing module 'IFID' (4#1) [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/IFID.v:23]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/Control.v:23]
WARNING: [Synth 8-567] referenced signal 'rst' should be on the sensitivity list [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/Control.v:40]
WARNING: [Synth 8-567] referenced signal 'func' should be on the sensitivity list [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/Control.v:40]
INFO: [Synth 8-256] done synthesizing module 'Control' (5#1) [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-638] synthesizing module 'Registers' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/Registers.v:23]
WARNING: [Synth 8-567] referenced signal 'rst' should be on the sensitivity list [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/Registers.v:35]
WARNING: [Synth 8-567] referenced signal 'we' should be on the sensitivity list [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/Registers.v:35]
WARNING: [Synth 8-567] referenced signal 'wdata' should be on the sensitivity list [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/Registers.v:35]
WARNING: [Synth 8-567] referenced signal 'wreg' should be on the sensitivity list [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/Registers.v:35]
INFO: [Synth 8-256] done synthesizing module 'Registers' (6#1) [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/Registers.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'reg2' does not match port width (4) of module 'Registers' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/top.v:116]
INFO: [Synth 8-638] synthesizing module 'SignExtender' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/SignExtender.v:22]
INFO: [Synth 8-256] done synthesizing module 'SignExtender' (7#1) [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/SignExtender.v:22]
WARNING: [Synth 8-689] width (13) of port connection 'extend' does not match port width (12) of module 'SignExtender' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/top.v:117]
INFO: [Synth 8-638] synthesizing module 'IDEX' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/IDEX.v:23]
INFO: [Synth 8-256] done synthesizing module 'IDEX' (8#1) [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/IDEX.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-6014] Unused sequential element rotatereg_reg was removed.  [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/ALU.v:55]
WARNING: [Synth 8-6014] Unused sequential element opmax_reg was removed.  [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/ALU.v:57]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/ALU.v:39]
INFO: [Synth 8-256] done synthesizing module 'ALU' (9#1) [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'mux16' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/mux16.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux16' (10#1) [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/mux16.v:23]
INFO: [Synth 8-638] synthesizing module 'ALUControl' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/ALUControl.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALUControl' (11#1) [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/ALUControl.v:23]
INFO: [Synth 8-638] synthesizing module 'SignShift' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/SignShift.v:23]
INFO: [Synth 8-256] done synthesizing module 'SignShift' (12#1) [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/SignShift.v:23]
INFO: [Synth 8-638] synthesizing module 'BranchAdder' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/BranchAdder.v:23]
INFO: [Synth 8-256] done synthesizing module 'BranchAdder' (13#1) [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/BranchAdder.v:23]
INFO: [Synth 8-638] synthesizing module 'exmem' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/exmem.v:23]
WARNING: [Synth 8-3848] Net rdata2outtemp in module/entity exmem does not have driver. [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/exmem.v:42]
INFO: [Synth 8-256] done synthesizing module 'exmem' (14#1) [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/exmem.v:23]
WARNING: [Synth 8-689] width (3) of port connection 'mout' does not match port width (1) of module 'exmem' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/top.v:128]
WARNING: [Synth 8-689] width (4) of port connection 'wregout' does not match port width (16) of module 'exmem' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/top.v:129]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (15#1) [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/DataMemory.v:23]
WARNING: [Synth 8-350] instance 'dm' of module 'DataMemory' requires 10 connections, but only 9 given [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/top.v:133]
INFO: [Synth 8-638] synthesizing module 'MEMWB' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/MEMWB.v:23]
WARNING: [Synth 8-6014] Unused sequential element zerohold_reg was removed.  [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/MEMWB.v:74]
INFO: [Synth 8-256] done synthesizing module 'MEMWB' (16#1) [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/MEMWB.v:23]
WARNING: [Synth 8-3848] Net clkcontrol in module/entity top does not have driver. [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/top.v:55]
INFO: [Synth 8-256] done synthesizing module 'top' (17#1) [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design exmem has unconnected port rdata2out[15]
WARNING: [Synth 8-3331] design exmem has unconnected port rdata2out[14]
WARNING: [Synth 8-3331] design exmem has unconnected port rdata2out[13]
WARNING: [Synth 8-3331] design exmem has unconnected port rdata2out[12]
WARNING: [Synth 8-3331] design exmem has unconnected port rdata2out[11]
WARNING: [Synth 8-3331] design exmem has unconnected port rdata2out[10]
WARNING: [Synth 8-3331] design exmem has unconnected port rdata2out[9]
WARNING: [Synth 8-3331] design exmem has unconnected port rdata2out[8]
WARNING: [Synth 8-3331] design exmem has unconnected port rdata2out[7]
WARNING: [Synth 8-3331] design exmem has unconnected port rdata2out[6]
WARNING: [Synth 8-3331] design exmem has unconnected port rdata2out[5]
WARNING: [Synth 8-3331] design exmem has unconnected port rdata2out[4]
WARNING: [Synth 8-3331] design exmem has unconnected port rdata2out[3]
WARNING: [Synth 8-3331] design exmem has unconnected port rdata2out[2]
WARNING: [Synth 8-3331] design exmem has unconnected port rdata2out[1]
WARNING: [Synth 8-3331] design exmem has unconnected port rdata2out[0]
WARNING: [Synth 8-3331] design exmem has unconnected port rdata2[15]
WARNING: [Synth 8-3331] design exmem has unconnected port rdata2[14]
WARNING: [Synth 8-3331] design exmem has unconnected port rdata2[13]
WARNING: [Synth 8-3331] design exmem has unconnected port rdata2[12]
WARNING: [Synth 8-3331] design exmem has unconnected port rdata2[11]
WARNING: [Synth 8-3331] design exmem has unconnected port rdata2[10]
WARNING: [Synth 8-3331] design exmem has unconnected port rdata2[9]
WARNING: [Synth 8-3331] design exmem has unconnected port rdata2[8]
WARNING: [Synth 8-3331] design exmem has unconnected port rdata2[7]
WARNING: [Synth 8-3331] design exmem has unconnected port rdata2[6]
WARNING: [Synth 8-3331] design exmem has unconnected port rdata2[5]
WARNING: [Synth 8-3331] design exmem has unconnected port rdata2[4]
WARNING: [Synth 8-3331] design exmem has unconnected port rdata2[3]
WARNING: [Synth 8-3331] design exmem has unconnected port rdata2[2]
WARNING: [Synth 8-3331] design exmem has unconnected port rdata2[1]
WARNING: [Synth 8-3331] design exmem has unconnected port rdata2[0]
WARNING: [Synth 8-3331] design ALUControl has unconnected port clk
WARNING: [Synth 8-3331] design ALU has unconnected port clk
WARNING: [Synth 8-3331] design SignExtender has unconnected port clk
WARNING: [Synth 8-3331] design Registers has unconnected port clk
WARNING: [Synth 8-3331] design Control has unconnected port clk
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port clk
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 388.605 ; gain = 155.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 388.605 ; gain = 155.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 388.605 ; gain = 155.293
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-5546] ROM "memory_reg[256]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[256]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[255]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[255]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[254]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[254]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[253]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[253]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[252]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[252]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[251]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[251]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[250]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[250]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[249]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[249]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[248]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[248]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[247]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[247]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[246]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[246]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[245]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[245]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[244]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[244]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[243]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[243]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[242]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[242]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[241]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[241]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[240]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[240]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[239]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[239]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[238]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[238]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[237]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[237]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[236]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[236]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[235]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[235]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[234]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[234]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[233]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[233]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[232]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[232]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[231]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[231]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[230]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[230]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[229]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[229]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[228]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[228]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[227]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[227]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[226]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[226]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[225]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[225]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[224]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[224]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[223]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[223]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[222]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[222]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[221]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[221]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[220]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[220]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[219]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[219]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[218]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[218]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[217]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[217]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[216]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[216]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[215]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[215]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[214]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[214]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[213]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[213]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[212]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[212]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[211]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[211]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[210]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[210]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[209]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[209]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[208]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[208]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[207]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[207]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "register_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "rreg2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rreg20" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rreg21" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "signexin0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "signexin1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "signexin2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "signexin3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "signexin4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "signexin5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "signexin6" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'tempread_reg' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[256]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[255]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[254]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[253]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[252]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[251]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[250]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[249]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[248]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[247]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[246]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[245]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[244]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[243]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[242]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[241]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[240]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[239]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[238]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[237]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[236]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[235]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[234]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[233]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[232]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[231]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[230]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[229]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[228]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[227]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[226]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[225]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[224]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[223]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[222]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[221]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[220]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[219]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[218]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[217]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[216]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[215]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[214]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[213]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[212]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[211]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[210]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[209]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[208]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[207]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[206]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[205]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[204]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[203]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[202]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[201]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[200]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[199]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[198]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[197]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[196]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[195]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[194]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[193]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[192]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[191]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[190]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[189]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[188]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[187]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[186]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[185]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[184]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[183]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[182]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[181]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[180]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[179]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[178]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[177]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[176]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[175]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[174]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[173]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[172]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[171]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[170]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[169]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[168]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[167]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[166]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[165]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[164]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[163]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[162]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[161]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[160]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[159]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[158]' [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/InstructionMemory.v:35]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 500.641 ; gain = 267.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 16    
	   2 Input      4 Bit       Adders := 15    
+---XORs : 
	   2 Input     32 Bit         XORs := 8     
+---Registers : 
	               16 Bit    Registers := 36    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	  15 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 340   
	   3 Input     16 Bit        Muxes := 8     
	   8 Input     13 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   9 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 562   
	   3 Input      1 Bit        Muxes := 281   
	   9 Input      1 Bit        Muxes := 4     
	  14 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 7     
+---Muxes : 
	   8 Input     13 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module PCAdder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 257   
	   3 Input      1 Bit        Muxes := 257   
Module IFID 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Control 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module Registers 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 16    
	   2 Input      4 Bit       Adders := 15    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 292   
	   3 Input     16 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 288   
	   3 Input      1 Bit        Muxes := 8     
Module IDEX 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 8     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  15 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 32    
	  14 Input      1 Bit        Muxes := 4     
Module mux16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ALUControl 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module BranchAdder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module exmem 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module DataMemory 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 17    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 16    
Module MEMWB 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/Registers.v:43]
DSP Report: Generating DSP tempout0, operation Mode is: A*B.
DSP Report: operator tempout0 is absorbed into DSP tempout0.
WARNING: [Synth 8-3917] design top has port debug_signshiftout[1] driven by constant 0
WARNING: [Synth 8-3917] design top has port debug_signshiftout[0] driven by constant 0
WARNING: [Synth 8-3331] design ALU has unconnected port clk
WARNING: [Synth 8-3331] design Registers has unconnected port clk
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port clk
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[15][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[14][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[13][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[12][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[11][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[10][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[9][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[8][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[7][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[6][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[5][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[4][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dm/memory_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[15][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[14][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[13][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[12][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[11][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[10][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[9][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[8][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[7][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[6][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[5][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[4][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[15][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[14][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[13][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[12][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[11][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[10][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[9][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[8][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[7][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[6][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[5][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[4][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[3][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dm/memory_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[15][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[14][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[13][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[12][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[11][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[10][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[9][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[8][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[7][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[6][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[5][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[4][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dm/memory_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[15][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[14][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[13][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[12][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[11][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[10][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[9][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[8][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[7][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[6][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[5][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[4][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[3][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[15][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[14][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[13][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[12][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[11][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[10][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[9][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[8][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[7][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[6][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[5][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[4][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[3][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[15][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[14][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[13][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dm/memory_reg[12][6] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'im/memory_reg[50][0]' (LDC) to 'im/memory_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[48][0]' (LDP) to 'im/memory_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[46][0]' (LDC) to 'im/memory_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[44][0]' (LDP) to 'im/memory_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[42][0]' (LDC) to 'im/memory_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[40][0]' (LDC) to 'im/memory_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[38][0]' (LDP) to 'im/memory_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[36][0]' (LDC) to 'im/memory_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[34][0]' (LDP) to 'im/memory_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[32][0]' (LDP) to 'im/memory_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[30][0]' (LDC) to 'im/memory_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[28][0]' (LDP) to 'im/memory_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[26][0]' (LDP) to 'im/memory_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[24][0]' (LDP) to 'im/memory_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[22][0]' (LDC) to 'im/memory_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[20][0]' (LDC) to 'im/memory_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[18][0]' (LDP) to 'im/memory_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[16][0]' (LDP) to 'im/memory_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[14][0]' (LDC) to 'im/memory_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[12][0]' (LDC) to 'im/memory_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[10][0]' (LDC) to 'im/memory_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[8][0]' (LDP) to 'im/memory_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[6][0]' (LDP) to 'im/memory_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[4][0]' (LDC) to 'im/memory_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[2][0]' (LDC) to 'im/memory_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[0][0]' (LDP) to 'im/memory_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[50][1]' (LDC) to 'im/memory_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[48][1]' (LDP) to 'im/memory_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[46][1]' (LDP) to 'im/memory_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[44][1]' (LDP) to 'im/memory_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[42][1]' (LDP) to 'im/memory_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[40][1]' (LDP) to 'im/memory_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[38][1]' (LDP) to 'im/memory_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[36][1]' (LDC) to 'im/memory_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[34][1]' (LDP) to 'im/memory_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[32][1]' (LDP) to 'im/memory_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[30][1]' (LDP) to 'im/memory_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[28][1]' (LDP) to 'im/memory_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[26][1]' (LDC) to 'im/memory_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[24][1]' (LDP) to 'im/memory_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[22][1]' (LDC) to 'im/memory_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[20][1]' (LDC) to 'im/memory_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[18][1]' (LDC) to 'im/memory_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[16][1]' (LDP) to 'im/memory_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[14][1]' (LDP) to 'im/memory_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[12][1]' (LDP) to 'im/memory_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[10][1]' (LDP) to 'im/memory_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[8][1]' (LDC) to 'im/memory_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[6][1]' (LDC) to 'im/memory_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[4][1]' (LDC) to 'im/memory_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[2][1]' (LDP) to 'im/memory_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[0][1]' (LDP) to 'im/memory_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[50][2]' (LDC) to 'im/memory_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[48][2]' (LDP) to 'im/memory_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[46][2]' (LDP) to 'im/memory_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[44][2]' (LDP) to 'im/memory_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[42][2]' (LDC) to 'im/memory_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[40][2]' (LDC) to 'im/memory_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[38][2]' (LDP) to 'im/memory_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[36][2]' (LDC) to 'im/memory_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[34][2]' (LDP) to 'im/memory_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[32][2]' (LDP) to 'im/memory_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[30][2]' (LDC) to 'im/memory_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[28][2]' (LDP) to 'im/memory_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[26][2]' (LDP) to 'im/memory_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[24][2]' (LDP) to 'im/memory_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[22][2]' (LDP) to 'im/memory_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[20][2]' (LDC) to 'im/memory_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[18][2]' (LDC) to 'im/memory_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[16][2]' (LDC) to 'im/memory_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[14][2]' (LDC) to 'im/memory_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[12][2]' (LDP) to 'im/memory_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[10][2]' (LDC) to 'im/memory_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[8][2]' (LDC) to 'im/memory_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[6][2]' (LDP) to 'im/memory_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[4][2]' (LDP) to 'im/memory_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[2][2]' (LDP) to 'im/memory_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[0][2]' (LDP) to 'im/memory_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[50][3]' (LDC) to 'im/memory_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[48][3]' (LDP) to 'im/memory_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[46][3]' (LDP) to 'im/memory_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[44][3]' (LDP) to 'im/memory_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[42][3]' (LDC) to 'im/memory_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[40][3]' (LDC) to 'im/memory_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[38][3]' (LDP) to 'im/memory_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[36][3]' (LDC) to 'im/memory_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[34][3]' (LDP) to 'im/memory_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[32][3]' (LDP) to 'im/memory_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[30][3]' (LDC) to 'im/memory_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[28][3]' (LDP) to 'im/memory_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[26][3]' (LDC) to 'im/memory_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[24][3]' (LDP) to 'im/memory_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[22][3]' (LDC) to 'im/memory_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[20][3]' (LDP) to 'im/memory_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[18][3]' (LDP) to 'im/memory_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[16][3]' (LDP) to 'im/memory_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[14][3]' (LDP) to 'im/memory_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[12][3]' (LDP) to 'im/memory_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[10][3]' (LDC) to 'im/memory_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'im/memory_reg[8][3]' (LDC) to 'im/memory_reg[2][4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (memory_reg[256][15]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[256][14]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[256][13]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[256][12]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[256][11]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[256][10]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[256][9]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[256][8]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[256][7]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[256][6]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[256][5]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[256][4]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[256][3]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[256][2]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[256][1]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[256][0]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[255][15]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[255][14]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[255][13]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[255][12]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[255][11]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[255][10]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[255][9]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[255][8]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[255][7]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[255][6]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[255][5]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[255][4]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[255][3]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[255][2]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[255][1]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[255][0]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[254][15]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[254][14]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[254][13]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[254][12]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[254][11]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[254][10]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[254][9]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[254][8]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[254][7]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[254][6]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[254][5]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[254][4]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[254][3]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[254][2]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[254][1]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[254][0]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[253][15]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[253][14]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[253][13]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[253][12]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[253][11]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[253][10]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[253][9]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[253][8]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[253][7]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[253][6]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[253][5]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[253][4]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[253][3]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[253][2]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[253][1]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[253][0]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[252][15]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[252][14]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[252][13]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[252][12]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[252][11]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[252][10]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[252][9]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[252][8]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[252][7]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[252][6]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[252][5]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[252][4]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[252][3]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[252][2]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[252][1]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[252][0]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[251][15]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[251][14]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[251][13]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[251][12]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[251][11]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[251][10]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[251][9]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[251][8]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[251][7]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[251][6]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[251][5]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[251][4]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[251][3]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[251][2]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[251][1]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[251][0]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[250][15]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[250][14]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[250][13]) is unused and will be removed from module InstructionMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[250][12]) is unused and will be removed from module InstructionMemory.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 575.918 ; gain = 342.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 575.918 ; gain = 342.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 575.918 ; gain = 342.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 575.918 ; gain = 342.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 575.918 ; gain = 342.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 575.918 ; gain = 342.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 575.918 ; gain = 342.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 575.918 ; gain = 342.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 575.918 ; gain = 342.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | s3/branchaddouttemp_reg[0]  | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | s2/pcouttemp_reg[15]        | 4      | 15    | YES          | NO                 | YES               | 15     | 0       | 
|top         | s3/mouttemp_reg[0]          | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | s3/wregouttemp_reg[0]       | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | s4/wbouttemp_reg            | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | s4/wregouttemp_reg[3]       | 6      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|top         | s4/aluresultouttemp_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
+------------+-----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |   132|
|3     |DSP48E1 |     1|
|4     |LUT1    |    34|
|5     |LUT2    |   464|
|6     |LUT3    |   324|
|7     |LUT4    |   235|
|8     |LUT5    |   410|
|9     |LUT6    |   362|
|10    |MUXF7   |    71|
|11    |MUXF8   |    16|
|12    |SRL16E  |    38|
|13    |FDPE    |    16|
|14    |FDRE    |   257|
|15    |LD      |   282|
|16    |LDC     |    36|
|17    |IBUF    |     2|
|18    |OBUF    |   138|
|19    |OBUFT   |    32|
+------+--------+------+

Report Instance Areas: 
+------+----------+------------------+------+
|      |Instance  |Module            |Cells |
+------+----------+------------------+------+
|1     |top       |                  |  2852|
|2     |  alumux  |mux16             |    62|
|3     |  ba      |BranchAdder       |     4|
|4     |  alu     |ALU               |    34|
|5     |  aluc    |ALUControl        |    44|
|6     |  c       |Control           |     9|
|7     |  datamux |mux16_0           |    16|
|8     |  im      |InstructionMemory |    40|
|9     |  pc      |ProgramCounter    |    67|
|10    |  pcadder |PCAdder           |     4|
|11    |  r       |Registers         |   576|
|12    |  s1      |IFID              |   119|
|13    |  s2      |IDEX              |  1309|
|14    |  s3      |exmem             |    96|
|15    |  s4      |MEMWB             |   281|
+------+----------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 575.918 ; gain = 342.605
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4349 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 575.918 ; gain = 342.605
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 575.918 ; gain = 342.605
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 453 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 16 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 318 instances were transformed.
  LD => LDCE: 266 instances
  LD => LDCE (inverted pins: G): 16 instances
  LDC => LDCE: 36 instances

364 Infos, 268 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 593.219 ; gain = 366.871
INFO: [Common 17-1381] The checkpoint 'C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.runs/synth_1/top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 593.219 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May  5 16:33:02 2020...
