<stg><name>sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7</name>


<trans_list>

<trans id="283" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten58 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten58"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i5 0, i5 %indvar_flatten58

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i2 0, i2 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %VITIS_LOOP_101_8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_101_8:0 %i_1 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_101_8:1 %indvar_flatten58_load = load i5 %indvar_flatten58

]]></Node>
<StgValue><ssdm name="indvar_flatten58_load"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="4">
<![CDATA[
VITIS_LOOP_101_8:3 %empty = trunc i4 %i_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_101_8:8 %icmp_ln98 = icmp_eq  i5 %indvar_flatten58_load, i5 24

]]></Node>
<StgValue><ssdm name="icmp_ln98"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_101_8:9 %add_ln98 = add i5 %indvar_flatten58_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln98"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_101_8:10 %br_ln98 = br i1 %icmp_ln98, void %for.inc117, void %for.inc129.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc117:0 %j_load = load i2 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc117:3 %icmp_ln99 = icmp_eq  i2 %j_load, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln99"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc117:4 %select_ln98 = select i1 %icmp_ln99, i2 0, i2 %j_load

]]></Node>
<StgValue><ssdm name="select_ln98"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc117:5 %add_ln98_9 = add i4 %i_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln98_9"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="4">
<![CDATA[
for.inc117:7 %empty_26 = trunc i4 %add_ln98_9

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc117:35 %or_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 2, i2 %select_ln98

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="4">
<![CDATA[
for.inc117:36 %sext_ln100 = sext i4 %or_ln

]]></Node>
<StgValue><ssdm name="sext_ln100"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="6">
<![CDATA[
for.inc117:37 %zext_ln100 = zext i6 %sext_ln100

]]></Node>
<StgValue><ssdm name="zext_ln100"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc117:38 %w_addr = getelementptr i11 %w, i64 0, i64 %zext_ln100

]]></Node>
<StgValue><ssdm name="w_addr"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="6">
<![CDATA[
for.inc117:39 %w_load = load i6 %w_addr

]]></Node>
<StgValue><ssdm name="w_load"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc117:138 %store_ln99 = store i5 %add_ln98, i5 %indvar_flatten58

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="4">
<![CDATA[
VITIS_LOOP_101_8:2 %zext_ln98 = zext i4 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
VITIS_LOOP_101_8:4 %p_shl = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty, i2 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="5">
<![CDATA[
VITIS_LOOP_101_8:5 %p_shl_cast = zext i5 %p_shl

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_101_8:6 %empty_24 = sub i6 %p_shl_cast, i6 %zext_ln98

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_101_8:7 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="4">
<![CDATA[
for.inc117:6 %zext_ln98_1 = zext i4 %add_ln98_9

]]></Node>
<StgValue><ssdm name="zext_ln98_1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
for.inc117:8 %p_shl_mid1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty_26, i2 0

]]></Node>
<StgValue><ssdm name="p_shl_mid1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="5">
<![CDATA[
for.inc117:9 %p_shl_cast_mid1 = zext i5 %p_shl_mid1

]]></Node>
<StgValue><ssdm name="p_shl_cast_mid1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc117:10 %p_mid154 = sub i6 %p_shl_cast_mid1, i6 %zext_ln98_1

]]></Node>
<StgValue><ssdm name="p_mid154"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc117:11 %select_ln98_1 = select i1 %icmp_ln99, i6 %p_mid154, i6 %empty_24

]]></Node>
<StgValue><ssdm name="select_ln98_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="6">
<![CDATA[
for.inc117:12 %sext_ln98 = sext i6 %select_ln98_1

]]></Node>
<StgValue><ssdm name="sext_ln98"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc117:13 %select_ln98_2 = select i1 %icmp_ln99, i3 %empty_26, i3 %empty

]]></Node>
<StgValue><ssdm name="select_ln98_2"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="6">
<![CDATA[
for.inc117:39 %w_load = load i6 %w_addr

]]></Node>
<StgValue><ssdm name="w_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
for.inc117:40 %or_ln100_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 8, i2 %select_ln98

]]></Node>
<StgValue><ssdm name="or_ln100_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="6">
<![CDATA[
for.inc117:41 %sext_ln100_1 = sext i6 %or_ln100_1

]]></Node>
<StgValue><ssdm name="sext_ln100_1"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc117:42 %add_ln100 = add i7 %sext_ln100_1, i7 %sext_ln98

]]></Node>
<StgValue><ssdm name="add_ln100"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="7">
<![CDATA[
for.inc117:43 %zext_ln100_1 = zext i7 %add_ln100

]]></Node>
<StgValue><ssdm name="zext_ln100_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc117:44 %acc_addr = getelementptr i32 %acc, i64 0, i64 %zext_ln100_1

]]></Node>
<StgValue><ssdm name="acc_addr"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="7">
<![CDATA[
for.inc117:45 %acc_load = load i7 %acc_addr

]]></Node>
<StgValue><ssdm name="acc_load"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="2" op_3_bw="3">
<![CDATA[
for.inc117:52 %zext_ln102_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i2.i3, i1 1, i2 %select_ln98, i3 0

]]></Node>
<StgValue><ssdm name="zext_ln102_cast"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="6">
<![CDATA[
for.inc117:53 %zext_ln102 = zext i6 %zext_ln102_cast

]]></Node>
<StgValue><ssdm name="zext_ln102"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc117:54 %w_addr_1 = getelementptr i11 %w, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="w_addr_1"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="6">
<![CDATA[
for.inc117:55 %w_load_1 = load i6 %w_addr_1

]]></Node>
<StgValue><ssdm name="w_load_1"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0">
<![CDATA[
for.inc129.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="94" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="7">
<![CDATA[
for.inc117:45 %acc_load = load i7 %acc_addr

]]></Node>
<StgValue><ssdm name="acc_load"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
for.inc117:49 %tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %select_ln98, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="6">
<![CDATA[
for.inc117:55 %w_load_1 = load i6 %w_addr_1

]]></Node>
<StgValue><ssdm name="w_load_1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc117:62 %or_ln102 = or i5 %tmp_s, i5 1

]]></Node>
<StgValue><ssdm name="or_ln102"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
for.inc117:63 %zext_ln102_1_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %or_ln102

]]></Node>
<StgValue><ssdm name="zext_ln102_1_cast"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="6">
<![CDATA[
for.inc117:64 %zext_ln102_1 = zext i6 %zext_ln102_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln102_1"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc117:65 %w_addr_2 = getelementptr i11 %w, i64 0, i64 %zext_ln102_1

]]></Node>
<StgValue><ssdm name="w_addr_2"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="6">
<![CDATA[
for.inc117:66 %w_load_2 = load i6 %w_addr_2

]]></Node>
<StgValue><ssdm name="w_load_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="11">
<![CDATA[
for.inc117:46 %sext_ln100_2 = sext i11 %w_load

]]></Node>
<StgValue><ssdm name="sext_ln100_2"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc117:47 %add_ln100_1 = add i32 %acc_load, i32 %sext_ln100_2

]]></Node>
<StgValue><ssdm name="add_ln100_1"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.inc117:48 %store_ln100 = store i32 %add_ln100_1, i7 %acc_addr

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="6">
<![CDATA[
for.inc117:66 %w_load_2 = load i6 %w_addr_2

]]></Node>
<StgValue><ssdm name="w_load_2"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc117:73 %or_ln102_1 = or i5 %tmp_s, i5 2

]]></Node>
<StgValue><ssdm name="or_ln102_1"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
for.inc117:74 %zext_ln102_2_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %or_ln102_1

]]></Node>
<StgValue><ssdm name="zext_ln102_2_cast"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="6">
<![CDATA[
for.inc117:75 %zext_ln102_2 = zext i6 %zext_ln102_2_cast

]]></Node>
<StgValue><ssdm name="zext_ln102_2"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc117:76 %w_addr_3 = getelementptr i11 %w, i64 0, i64 %zext_ln102_2

]]></Node>
<StgValue><ssdm name="w_addr_3"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="11" op_0_bw="6">
<![CDATA[
for.inc117:77 %w_load_3 = load i6 %w_addr_3

]]></Node>
<StgValue><ssdm name="w_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc117:14 %zext_ln102_1_mid2_v_v_v = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln98_2, i3 0

]]></Node>
<StgValue><ssdm name="zext_ln102_1_mid2_v_v_v"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="6">
<![CDATA[
for.inc117:15 %zext_ln98_2 = zext i6 %zext_ln102_1_mid2_v_v_v

]]></Node>
<StgValue><ssdm name="zext_ln98_2"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc117:16 %add_ln98_1 = add i7 %zext_ln98_2, i7 32

]]></Node>
<StgValue><ssdm name="add_ln98_1"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="7">
<![CDATA[
for.inc117:17 %zext_ln98_3 = zext i7 %add_ln98_1

]]></Node>
<StgValue><ssdm name="zext_ln98_3"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc117:50 %acc_addr_1 = getelementptr i32 %acc, i64 0, i64 %zext_ln98_3

]]></Node>
<StgValue><ssdm name="acc_addr_1"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc117:51 %acc_load_1 = load i7 %acc_addr_1

]]></Node>
<StgValue><ssdm name="acc_load_1"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="11" op_0_bw="6">
<![CDATA[
for.inc117:77 %w_load_3 = load i6 %w_addr_3

]]></Node>
<StgValue><ssdm name="w_load_3"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc117:84 %or_ln102_2 = or i5 %tmp_s, i5 3

]]></Node>
<StgValue><ssdm name="or_ln102_2"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
for.inc117:85 %zext_ln102_3_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %or_ln102_2

]]></Node>
<StgValue><ssdm name="zext_ln102_3_cast"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="6">
<![CDATA[
for.inc117:86 %zext_ln102_3 = zext i6 %zext_ln102_3_cast

]]></Node>
<StgValue><ssdm name="zext_ln102_3"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc117:87 %w_addr_4 = getelementptr i11 %w, i64 0, i64 %zext_ln102_3

]]></Node>
<StgValue><ssdm name="w_addr_4"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="11" op_0_bw="6">
<![CDATA[
for.inc117:88 %w_load_4 = load i6 %w_addr_4

]]></Node>
<StgValue><ssdm name="w_load_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="123" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc117:51 %acc_load_1 = load i7 %acc_addr_1

]]></Node>
<StgValue><ssdm name="acc_load_1"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="11" op_0_bw="6">
<![CDATA[
for.inc117:88 %w_load_4 = load i6 %w_addr_4

]]></Node>
<StgValue><ssdm name="w_load_4"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc117:95 %or_ln102_3 = or i5 %tmp_s, i5 4

]]></Node>
<StgValue><ssdm name="or_ln102_3"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
for.inc117:96 %zext_ln102_4_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %or_ln102_3

]]></Node>
<StgValue><ssdm name="zext_ln102_4_cast"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="6">
<![CDATA[
for.inc117:97 %zext_ln102_4 = zext i6 %zext_ln102_4_cast

]]></Node>
<StgValue><ssdm name="zext_ln102_4"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc117:98 %w_addr_5 = getelementptr i11 %w, i64 0, i64 %zext_ln102_4

]]></Node>
<StgValue><ssdm name="w_addr_5"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="6">
<![CDATA[
for.inc117:99 %w_load_5 = load i6 %w_addr_5

]]></Node>
<StgValue><ssdm name="w_load_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="11">
<![CDATA[
for.inc117:56 %sext_ln102 = sext i11 %w_load_1

]]></Node>
<StgValue><ssdm name="sext_ln102"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc117:57 %mul_ln102 = mul i32 %acc_load_1, i32 %sext_ln102

]]></Node>
<StgValue><ssdm name="mul_ln102"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="6">
<![CDATA[
for.inc117:99 %w_load_5 = load i6 %w_addr_5

]]></Node>
<StgValue><ssdm name="w_load_5"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc117:106 %or_ln102_4 = or i5 %tmp_s, i5 5

]]></Node>
<StgValue><ssdm name="or_ln102_4"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
for.inc117:107 %zext_ln102_5_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %or_ln102_4

]]></Node>
<StgValue><ssdm name="zext_ln102_5_cast"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="6">
<![CDATA[
for.inc117:108 %zext_ln102_5 = zext i6 %zext_ln102_5_cast

]]></Node>
<StgValue><ssdm name="zext_ln102_5"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc117:109 %w_addr_6 = getelementptr i11 %w, i64 0, i64 %zext_ln102_5

]]></Node>
<StgValue><ssdm name="w_addr_6"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="11" op_0_bw="6">
<![CDATA[
for.inc117:110 %w_load_6 = load i6 %w_addr_6

]]></Node>
<StgValue><ssdm name="w_load_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="138" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc117:57 %mul_ln102 = mul i32 %acc_load_1, i32 %sext_ln102

]]></Node>
<StgValue><ssdm name="mul_ln102"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="11" op_0_bw="6">
<![CDATA[
for.inc117:110 %w_load_6 = load i6 %w_addr_6

]]></Node>
<StgValue><ssdm name="w_load_6"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc117:117 %or_ln102_5 = or i5 %tmp_s, i5 6

]]></Node>
<StgValue><ssdm name="or_ln102_5"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
for.inc117:118 %zext_ln102_6_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %or_ln102_5

]]></Node>
<StgValue><ssdm name="zext_ln102_6_cast"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="6">
<![CDATA[
for.inc117:119 %zext_ln102_6 = zext i6 %zext_ln102_6_cast

]]></Node>
<StgValue><ssdm name="zext_ln102_6"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc117:120 %w_addr_7 = getelementptr i11 %w, i64 0, i64 %zext_ln102_6

]]></Node>
<StgValue><ssdm name="w_addr_7"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="6">
<![CDATA[
for.inc117:121 %w_load_7 = load i6 %w_addr_7

]]></Node>
<StgValue><ssdm name="w_load_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="145" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc117:58 %add_ln102 = add i32 %add_ln100_1, i32 %mul_ln102

]]></Node>
<StgValue><ssdm name="add_ln102"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.inc117:59 %store_ln102 = store i32 %add_ln102, i7 %acc_addr

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="6">
<![CDATA[
for.inc117:121 %w_load_7 = load i6 %w_addr_7

]]></Node>
<StgValue><ssdm name="w_load_7"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc117:128 %or_ln102_6 = or i5 %tmp_s, i5 7

]]></Node>
<StgValue><ssdm name="or_ln102_6"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
for.inc117:129 %zext_ln102_7_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %or_ln102_6

]]></Node>
<StgValue><ssdm name="zext_ln102_7_cast"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="6">
<![CDATA[
for.inc117:130 %zext_ln102_7 = zext i6 %zext_ln102_7_cast

]]></Node>
<StgValue><ssdm name="zext_ln102_7"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc117:131 %w_addr_8 = getelementptr i11 %w, i64 0, i64 %zext_ln102_7

]]></Node>
<StgValue><ssdm name="w_addr_8"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="11" op_0_bw="6">
<![CDATA[
for.inc117:132 %w_load_8 = load i6 %w_addr_8

]]></Node>
<StgValue><ssdm name="w_load_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="153" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc117:18 %add_ln98_2 = add i7 %zext_ln98_2, i7 33

]]></Node>
<StgValue><ssdm name="add_ln98_2"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="7">
<![CDATA[
for.inc117:19 %zext_ln98_4 = zext i7 %add_ln98_2

]]></Node>
<StgValue><ssdm name="zext_ln98_4"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc117:60 %acc_addr_2 = getelementptr i32 %acc, i64 0, i64 %zext_ln98_4

]]></Node>
<StgValue><ssdm name="acc_addr_2"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc117:61 %acc_load_2 = load i7 %acc_addr_2

]]></Node>
<StgValue><ssdm name="acc_load_2"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="11" op_0_bw="6">
<![CDATA[
for.inc117:132 %w_load_8 = load i6 %w_addr_8

]]></Node>
<StgValue><ssdm name="w_load_8"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="158" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc117:61 %acc_load_2 = load i7 %acc_addr_2

]]></Node>
<StgValue><ssdm name="acc_load_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="159" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="11">
<![CDATA[
for.inc117:67 %sext_ln102_1 = sext i11 %w_load_2

]]></Node>
<StgValue><ssdm name="sext_ln102_1"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc117:68 %mul_ln102_1 = mul i32 %acc_load_2, i32 %sext_ln102_1

]]></Node>
<StgValue><ssdm name="mul_ln102_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="161" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc117:68 %mul_ln102_1 = mul i32 %acc_load_2, i32 %sext_ln102_1

]]></Node>
<StgValue><ssdm name="mul_ln102_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="162" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc117:69 %add_ln102_1 = add i32 %add_ln102, i32 %mul_ln102_1

]]></Node>
<StgValue><ssdm name="add_ln102_1"/></StgValue>
</operation>

<operation id="163" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.inc117:70 %store_ln102 = store i32 %add_ln102_1, i7 %acc_addr

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="164" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc117:20 %add_ln98_3 = add i7 %zext_ln98_2, i7 34

]]></Node>
<StgValue><ssdm name="add_ln98_3"/></StgValue>
</operation>

<operation id="165" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="7">
<![CDATA[
for.inc117:21 %zext_ln98_5 = zext i7 %add_ln98_3

]]></Node>
<StgValue><ssdm name="zext_ln98_5"/></StgValue>
</operation>

<operation id="166" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc117:71 %acc_addr_3 = getelementptr i32 %acc, i64 0, i64 %zext_ln98_5

]]></Node>
<StgValue><ssdm name="acc_addr_3"/></StgValue>
</operation>

<operation id="167" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc117:72 %acc_load_3 = load i7 %acc_addr_3

]]></Node>
<StgValue><ssdm name="acc_load_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="168" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc117:72 %acc_load_3 = load i7 %acc_addr_3

]]></Node>
<StgValue><ssdm name="acc_load_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="169" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="11">
<![CDATA[
for.inc117:78 %sext_ln102_2 = sext i11 %w_load_3

]]></Node>
<StgValue><ssdm name="sext_ln102_2"/></StgValue>
</operation>

<operation id="170" st_id="17" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc117:79 %mul_ln102_2 = mul i32 %acc_load_3, i32 %sext_ln102_2

]]></Node>
<StgValue><ssdm name="mul_ln102_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="171" st_id="18" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc117:79 %mul_ln102_2 = mul i32 %acc_load_3, i32 %sext_ln102_2

]]></Node>
<StgValue><ssdm name="mul_ln102_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="172" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc117:80 %add_ln102_2 = add i32 %add_ln102_1, i32 %mul_ln102_2

]]></Node>
<StgValue><ssdm name="add_ln102_2"/></StgValue>
</operation>

<operation id="173" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.inc117:81 %store_ln102 = store i32 %add_ln102_2, i7 %acc_addr

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="174" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc117:22 %add_ln98_4 = add i7 %zext_ln98_2, i7 35

]]></Node>
<StgValue><ssdm name="add_ln98_4"/></StgValue>
</operation>

<operation id="175" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="7">
<![CDATA[
for.inc117:23 %zext_ln98_6 = zext i7 %add_ln98_4

]]></Node>
<StgValue><ssdm name="zext_ln98_6"/></StgValue>
</operation>

<operation id="176" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc117:82 %acc_addr_4 = getelementptr i32 %acc, i64 0, i64 %zext_ln98_6

]]></Node>
<StgValue><ssdm name="acc_addr_4"/></StgValue>
</operation>

<operation id="177" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc117:83 %acc_load_4 = load i7 %acc_addr_4

]]></Node>
<StgValue><ssdm name="acc_load_4"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="178" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc117:83 %acc_load_4 = load i7 %acc_addr_4

]]></Node>
<StgValue><ssdm name="acc_load_4"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="179" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="11">
<![CDATA[
for.inc117:89 %sext_ln102_3 = sext i11 %w_load_4

]]></Node>
<StgValue><ssdm name="sext_ln102_3"/></StgValue>
</operation>

<operation id="180" st_id="22" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc117:90 %mul_ln102_3 = mul i32 %acc_load_4, i32 %sext_ln102_3

]]></Node>
<StgValue><ssdm name="mul_ln102_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="181" st_id="23" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc117:90 %mul_ln102_3 = mul i32 %acc_load_4, i32 %sext_ln102_3

]]></Node>
<StgValue><ssdm name="mul_ln102_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="182" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc117:91 %add_ln102_3 = add i32 %add_ln102_2, i32 %mul_ln102_3

]]></Node>
<StgValue><ssdm name="add_ln102_3"/></StgValue>
</operation>

<operation id="183" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.inc117:92 %store_ln102 = store i32 %add_ln102_3, i7 %acc_addr

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="184" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc117:24 %add_ln98_5 = add i7 %zext_ln98_2, i7 36

]]></Node>
<StgValue><ssdm name="add_ln98_5"/></StgValue>
</operation>

<operation id="185" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="7">
<![CDATA[
for.inc117:25 %zext_ln98_7 = zext i7 %add_ln98_5

]]></Node>
<StgValue><ssdm name="zext_ln98_7"/></StgValue>
</operation>

<operation id="186" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc117:93 %acc_addr_5 = getelementptr i32 %acc, i64 0, i64 %zext_ln98_7

]]></Node>
<StgValue><ssdm name="acc_addr_5"/></StgValue>
</operation>

<operation id="187" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc117:94 %acc_load_5 = load i7 %acc_addr_5

]]></Node>
<StgValue><ssdm name="acc_load_5"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="188" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc117:94 %acc_load_5 = load i7 %acc_addr_5

]]></Node>
<StgValue><ssdm name="acc_load_5"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="189" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="11">
<![CDATA[
for.inc117:100 %sext_ln102_4 = sext i11 %w_load_5

]]></Node>
<StgValue><ssdm name="sext_ln102_4"/></StgValue>
</operation>

<operation id="190" st_id="27" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc117:101 %mul_ln102_4 = mul i32 %acc_load_5, i32 %sext_ln102_4

]]></Node>
<StgValue><ssdm name="mul_ln102_4"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="191" st_id="28" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc117:101 %mul_ln102_4 = mul i32 %acc_load_5, i32 %sext_ln102_4

]]></Node>
<StgValue><ssdm name="mul_ln102_4"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="192" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc117:102 %add_ln102_4 = add i32 %add_ln102_3, i32 %mul_ln102_4

]]></Node>
<StgValue><ssdm name="add_ln102_4"/></StgValue>
</operation>

<operation id="193" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.inc117:103 %store_ln102 = store i32 %add_ln102_4, i7 %acc_addr

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="194" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc117:26 %add_ln98_6 = add i7 %zext_ln98_2, i7 37

]]></Node>
<StgValue><ssdm name="add_ln98_6"/></StgValue>
</operation>

<operation id="195" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="7">
<![CDATA[
for.inc117:27 %zext_ln98_8 = zext i7 %add_ln98_6

]]></Node>
<StgValue><ssdm name="zext_ln98_8"/></StgValue>
</operation>

<operation id="196" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc117:104 %acc_addr_6 = getelementptr i32 %acc, i64 0, i64 %zext_ln98_8

]]></Node>
<StgValue><ssdm name="acc_addr_6"/></StgValue>
</operation>

<operation id="197" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc117:105 %acc_load_6 = load i7 %acc_addr_6

]]></Node>
<StgValue><ssdm name="acc_load_6"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="198" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc117:105 %acc_load_6 = load i7 %acc_addr_6

]]></Node>
<StgValue><ssdm name="acc_load_6"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="199" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="11">
<![CDATA[
for.inc117:111 %sext_ln102_5 = sext i11 %w_load_6

]]></Node>
<StgValue><ssdm name="sext_ln102_5"/></StgValue>
</operation>

<operation id="200" st_id="32" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc117:112 %mul_ln102_5 = mul i32 %acc_load_6, i32 %sext_ln102_5

]]></Node>
<StgValue><ssdm name="mul_ln102_5"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="201" st_id="33" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc117:112 %mul_ln102_5 = mul i32 %acc_load_6, i32 %sext_ln102_5

]]></Node>
<StgValue><ssdm name="mul_ln102_5"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="202" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc117:113 %add_ln102_5 = add i32 %add_ln102_4, i32 %mul_ln102_5

]]></Node>
<StgValue><ssdm name="add_ln102_5"/></StgValue>
</operation>

<operation id="203" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.inc117:114 %store_ln102 = store i32 %add_ln102_5, i7 %acc_addr

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="204" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc117:28 %add_ln98_7 = add i7 %zext_ln98_2, i7 38

]]></Node>
<StgValue><ssdm name="add_ln98_7"/></StgValue>
</operation>

<operation id="205" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="7">
<![CDATA[
for.inc117:29 %zext_ln98_9 = zext i7 %add_ln98_7

]]></Node>
<StgValue><ssdm name="zext_ln98_9"/></StgValue>
</operation>

<operation id="206" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc117:115 %acc_addr_7 = getelementptr i32 %acc, i64 0, i64 %zext_ln98_9

]]></Node>
<StgValue><ssdm name="acc_addr_7"/></StgValue>
</operation>

<operation id="207" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc117:116 %acc_load_7 = load i7 %acc_addr_7

]]></Node>
<StgValue><ssdm name="acc_load_7"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="208" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc117:116 %acc_load_7 = load i7 %acc_addr_7

]]></Node>
<StgValue><ssdm name="acc_load_7"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="209" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="11">
<![CDATA[
for.inc117:122 %sext_ln102_6 = sext i11 %w_load_7

]]></Node>
<StgValue><ssdm name="sext_ln102_6"/></StgValue>
</operation>

<operation id="210" st_id="37" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc117:123 %mul_ln102_6 = mul i32 %acc_load_7, i32 %sext_ln102_6

]]></Node>
<StgValue><ssdm name="mul_ln102_6"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="211" st_id="38" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc117:123 %mul_ln102_6 = mul i32 %acc_load_7, i32 %sext_ln102_6

]]></Node>
<StgValue><ssdm name="mul_ln102_6"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="212" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc117:124 %add_ln102_6 = add i32 %add_ln102_5, i32 %mul_ln102_6

]]></Node>
<StgValue><ssdm name="add_ln102_6"/></StgValue>
</operation>

<operation id="213" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.inc117:125 %store_ln102 = store i32 %add_ln102_6, i7 %acc_addr

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="214" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc117:30 %add_ln98_8 = add i7 %zext_ln98_2, i7 39

]]></Node>
<StgValue><ssdm name="add_ln98_8"/></StgValue>
</operation>

<operation id="215" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="7">
<![CDATA[
for.inc117:31 %zext_ln98_10 = zext i7 %add_ln98_8

]]></Node>
<StgValue><ssdm name="zext_ln98_10"/></StgValue>
</operation>

<operation id="216" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc117:126 %acc_addr_8 = getelementptr i32 %acc, i64 0, i64 %zext_ln98_10

]]></Node>
<StgValue><ssdm name="acc_addr_8"/></StgValue>
</operation>

<operation id="217" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc117:127 %acc_load_8 = load i7 %acc_addr_8

]]></Node>
<StgValue><ssdm name="acc_load_8"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="218" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc117:127 %acc_load_8 = load i7 %acc_addr_8

]]></Node>
<StgValue><ssdm name="acc_load_8"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="219" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="11">
<![CDATA[
for.inc117:133 %sext_ln102_7 = sext i11 %w_load_8

]]></Node>
<StgValue><ssdm name="sext_ln102_7"/></StgValue>
</operation>

<operation id="220" st_id="42" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc117:134 %mul_ln102_7 = mul i32 %acc_load_8, i32 %sext_ln102_7

]]></Node>
<StgValue><ssdm name="mul_ln102_7"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="221" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc117:33 %select_ln98_3 = select i1 %icmp_ln99, i4 %add_ln98_9, i4 %i_1

]]></Node>
<StgValue><ssdm name="select_ln98_3"/></StgValue>
</operation>

<operation id="222" st_id="43" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc117:134 %mul_ln102_7 = mul i32 %acc_load_8, i32 %sext_ln102_7

]]></Node>
<StgValue><ssdm name="mul_ln102_7"/></StgValue>
</operation>

<operation id="223" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc117:137 %add_ln99 = add i2 %select_ln98, i2 1

]]></Node>
<StgValue><ssdm name="add_ln99"/></StgValue>
</operation>

<operation id="224" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc117:139 %store_ln99 = store i4 %select_ln98_3, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="225" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc117:140 %store_ln99 = store i2 %add_ln99, i2 %j

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="226" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc117:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_98_6_VITIS_LOOP_99_7_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="227" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc117:2 %empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="228" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc117:32 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="229" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc117:34 %specloopname_ln99 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln99"/></StgValue>
</operation>

<operation id="230" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc117:135 %add_ln102_7 = add i32 %add_ln102_6, i32 %mul_ln102_7

]]></Node>
<StgValue><ssdm name="add_ln102_7"/></StgValue>
</operation>

<operation id="231" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.inc117:136 %store_ln102 = store i32 %add_ln102_7, i7 %acc_addr

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="232" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
for.inc117:141 %br_ln99 = br void %VITIS_LOOP_101_8

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
