#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Oct 30 00:45:08 2021
# Process ID: 171352
# Current directory: C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_240_ES_AXI_CDMA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent266796 C:\Users\mi\Desktop\Programma\ZYNQ\XC7Z020_240_ES_AXI_CDMA\XC7Z020_240_ES_AXI_CDMA.xpr
# Log file: C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_240_ES_AXI_CDMA/vivado.log
# Journal file: C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_240_ES_AXI_CDMA\vivado.jou
#-----------------------------------------------------------
start_gui
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct 30 01:09:52 2021...
_AXI_CDMA/XC7Z020_240_ES_AXI_CDMA.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1663] The design 'design_axi_cdma.bd' cannot be modified due to following reason(s):
* Project is read-only. Please run 'save_project_as' before making any change to the bd-design. 

WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_axi_cdma.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_axi_cdma_axi_mem_intercon_0
design_axi_cdma_auto_pc_2
design_axi_cdma_processing_system7_0_0
design_axi_cdma_auto_pc_0
design_axi_cdma_ps7_0_axi_periph_0
design_axi_cdma_xbar_0
design_axi_cdma_axi_cdma_0_0
design_axi_cdma_axi_timer_0_0
design_axi_cdma_xlconcat_0_0
design_axi_cdma_xbar_1
design_axi_cdma_rst_ps7_0_50M_0
design_axi_cdma_auto_ds_0
design_axi_cdma_auto_ds_1
design_axi_cdma_auto_pc_1

WARNING: [Project 1-229] Project 'XC7Z020_240_ES_AXI_CDMA.xpr' is read-only and therefore could not be upgraded for this version of Vivado.  Use 'File | Save Project As...' if you wish to save an upgraded copy.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 756.863 ; gain = 145.613
update_compile_order -fileset sources_1
open_bd_design {C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_240_ES_AXI_CDMA/XC7Z020_240_ES_AXI_CDMA.srcs/sources_1/bd/design_axi_cdma/design_axi_cdma.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_cdma:4.1 - axi_cdma_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_axi_cdma> from BD file <C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_240_ES_AXI_CDMA/XC7Z020_240_ES_AXI_CDMA.srcs/sources_1/bd/design_axi_cdma/design_axi_cdma.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct 30 01:09:55 2021...
