INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Digital_Circuit/Exercise/Exercise.srcs/sources_1/new/Matrix_Multiplication_AGU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Multiplication_AGU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Digital_Circuit/Exercise/Exercise.srcs/sources_1/new/Memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Digital_Circuit/Exercise/Exercise.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Digital_Circuit/Exercise/Exercise.srcs/sources_1/new/PE_Array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Digital_Circuit/Exercise/Exercise.srcs/sources_1/new/top_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Digital_Circuit/Exercise/Exercise.srcs/sources_1/new/Output_Reg_Array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Reg_Array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Digital_Circuit/Exercise/Exercise.srcs/sim_1/new/tb_Matrix_Multiplication_AGU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Matrix_Multiplication_AGU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Digital_Circuit/Exercise/Exercise.srcs/sim_1/new/tb_Memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Digital_Circuit/Exercise/Exercise.srcs/sim_1/new/tb_PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Digital_Circuit/Exercise/Exercise.srcs/sim_1/new/tb_top_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_test
INFO: [VRFC 10-2458] undeclared symbol next_agu, assumed default net type wire [D:/Digital_Circuit/Exercise/Exercise.srcs/sim_1/new/tb_top_test.sv:268]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Digital_Circuit/Exercise/Exercise.srcs/sim_1/new/tb_PE_Array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PE_Array
INFO: [VRFC 10-2458] undeclared symbol next_, assumed default net type wire [D:/Digital_Circuit/Exercise/Exercise.srcs/sim_1/new/tb_PE_Array.sv:147]
