# 1 "arch/arm/boot/dts/omap5-igep0050.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/omap5-igep0050.dts"







/dts-v1/;

# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 11 "arch/arm/boot/dts/omap5-igep0050.dts" 2
# 1 "arch/arm/boot/dts/omap5-board-common.dtsi" 1







# 1 "arch/arm/boot/dts/omap5.dtsi" 1
# 10 "arch/arm/boot/dts/omap5.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 11 "arch/arm/boot/dts/omap5.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 12 "arch/arm/boot/dts/omap5.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h" 1
# 13 "arch/arm/boot/dts/omap5.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/omap5.h" 1
# 14 "arch/arm/boot/dts/omap5.dtsi" 2

/ {
 #address-cells = <2>;
 #size-cells = <2>;

 compatible = "ti,omap5";
 interrupt-parent = <&wakeupgen>;
 chosen { };

 aliases {
  i2c0 = &i2c1;
  i2c1 = &i2c2;
  i2c2 = &i2c3;
  i2c3 = &i2c4;
  i2c4 = &i2c5;
  serial0 = &uart1;
  serial1 = &uart2;
  serial2 = &uart3;
  serial3 = &uart4;
  serial4 = &uart5;
  serial5 = &uart6;
  rproc0 = &dsp;
  rproc1 = &ipu;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a15";
   reg = <0x0>;

   operating-points = <

    1000000 1060000
    1500000 1250000
   >;

   clocks = <&dpll_mpu_ck>;
   clock-names = "cpu";

   clock-latency = <300000>;


   #cooling-cells = <2>;
  };
  cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a15";
   reg = <0x1>;

   operating-points = <

    1000000 1060000
    1500000 1250000
   >;

   clocks = <&dpll_mpu_ck>;
   clock-names = "cpu";

   clock-latency = <300000>;


   #cooling-cells = <2>;
  };
 };

 thermal-zones {
# 1 "arch/arm/boot/dts/omap4-cpu-thermal.dtsi" 1
# 12 "arch/arm/boot/dts/omap4-cpu-thermal.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 13 "arch/arm/boot/dts/omap4-cpu-thermal.dtsi" 2

cpu_thermal: cpu_thermal {
 polling-delay-passive = <250>;
 polling-delay = <1000>;


        thermal-sensors = <&bandgap 0>;

 cpu_trips: trips {
                cpu_alert0: cpu_alert {
                        temperature = <100000>;
                        hysteresis = <2000>;
                        type = "passive";
                };
                cpu_crit: cpu_crit {
                        temperature = <125000>;
                        hysteresis = <2000>;
                        type = "critical";
                };
        };

 cpu_cooling_maps: cooling-maps {
  map0 {
   trip = <&cpu_alert0>;
   cooling-device =
    <&cpu0 (~0) (~0)>;
  };
 };
};
# 85 "arch/arm/boot/dts/omap5.dtsi" 2
# 1 "arch/arm/boot/dts/omap5-gpu-thermal.dtsi" 1
# 14 "arch/arm/boot/dts/omap5-gpu-thermal.dtsi"
gpu_thermal: gpu_thermal {
 polling-delay-passive = <250>;
 polling-delay = <500>;


 thermal-sensors = <&bandgap 1>;

 trips {
  gpu_crit: gpu_crit {
   temperature = <125000>;
   hysteresis = <2000>;
   type = "critical";
  };
 };
};
# 86 "arch/arm/boot/dts/omap5.dtsi" 2
# 1 "arch/arm/boot/dts/omap5-core-thermal.dtsi" 1
# 14 "arch/arm/boot/dts/omap5-core-thermal.dtsi"
core_thermal: core_thermal {
 polling-delay-passive = <250>;
 polling-delay = <500>;


 thermal-sensors = <&bandgap 2>;

 trips {
  core_crit: core_crit {
   temperature = <125000>;
   hysteresis = <2000>;
   type = "critical";
  };
 };
};
# 87 "arch/arm/boot/dts/omap5.dtsi" 2
 };

 timer {
  compatible = "arm,armv7-timer";

  interrupts = <1 13 (((3) << 8) | 8)>,
        <1 14 (((3) << 8) | 8)>,
        <1 11 (((3) << 8) | 8)>,
        <1 10 (((3) << 8) | 8)>;
  interrupt-parent = <&gic>;
 };

 pmu {
  compatible = "arm,cortex-a15-pmu";
  interrupts = <0 131 4>,
        <0 132 4>;
 };

 gic: interrupt-controller@48211000 {
  compatible = "arm,cortex-a15-gic";
  interrupt-controller;
  #interrupt-cells = <3>;
  reg = <0 0x48211000 0 0x1000>,
        <0 0x48212000 0 0x2000>,
        <0 0x48214000 0 0x2000>,
        <0 0x48216000 0 0x2000>;
  interrupt-parent = <&gic>;
 };

 wakeupgen: interrupt-controller@48281000 {
  compatible = "ti,omap5-wugen-mpu", "ti,omap4-wugen-mpu";
  interrupt-controller;
  #interrupt-cells = <3>;
  reg = <0 0x48281000 0 0x1000>;
  interrupt-parent = <&gic>;
 };





 soc {
  compatible = "ti,omap-infra";
  mpu {
   compatible = "ti,omap4-mpu";
   ti,hwmods = "mpu";
   sram = <&ocmcram>;
  };
 };
# 144 "arch/arm/boot/dts/omap5.dtsi"
 ocp {
  compatible = "ti,omap5-l3-noc", "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0 0 0xc0000000>;
  ti,hwmods = "l3_main_1", "l3_main_2", "l3_main_3";
  reg = <0 0x44000000 0 0x2000>,
        <0 0x44800000 0 0x3000>,
        <0 0x45000000 0 0x4000>;
  interrupts = <0 9 4>,
        <0 10 4>;

  l4_cfg: l4@4a000000 {
   compatible = "ti,omap5-l4-cfg", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x4a000000 0x22a000>;

   scm_core: scm@2000 {
    compatible = "ti,omap5-scm-core", "simple-bus";
    reg = <0x2000 0x1000>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0x2000 0x800>;

    scm_conf: scm_conf@0 {
     compatible = "syscon";
     reg = <0x0 0x800>;
     #address-cells = <1>;
     #size-cells = <1>;
    };
   };

   scm_padconf_core: scm@2800 {
    compatible = "ti,omap5-scm-padconf-core",
          "simple-bus";
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0x2800 0x800>;

    omap5_pmx_core: pinmux@40 {
     compatible = "ti,omap5-padconf",
           "pinctrl-single";
     reg = <0x40 0x01b6>;
     #address-cells = <1>;
     #size-cells = <0>;
     #pinctrl-cells = <1>;
     #interrupt-cells = <1>;
     interrupt-controller;
     pinctrl-single,register-width = <16>;
     pinctrl-single,function-mask = <0x7fff>;
    };

    omap5_padconf_global: omap5_padconf_global@5a0 {
     compatible = "syscon",
           "simple-bus";
     reg = <0x5a0 0xec>;
     #address-cells = <1>;
     #size-cells = <1>;
     ranges = <0 0x5a0 0xec>;

     pbias_regulator: pbias_regulator@60 {
      compatible = "ti,pbias-omap5", "ti,pbias-omap";
      reg = <0x60 0x4>;
      syscon = <&omap5_padconf_global>;
      pbias_mmc_reg: pbias_mmc_omap5 {
       regulator-name = "pbias_mmc_omap5";
       regulator-min-microvolt = <1800000>;
       regulator-max-microvolt = <3300000>;
      };
     };
    };
   };

   cm_core_aon: cm_core_aon@4000 {
    compatible = "ti,omap5-cm-core-aon",
          "simple-bus";
    reg = <0x4000 0x2000>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0x4000 0x2000>;

    cm_core_aon_clocks: clocks {
     #address-cells = <1>;
     #size-cells = <0>;
    };

    cm_core_aon_clockdomains: clockdomains {
    };
   };

   cm_core: cm_core@8000 {
    compatible = "ti,omap5-cm-core", "simple-bus";
    reg = <0x8000 0x3000>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0x8000 0x3000>;

    cm_core_clocks: clocks {
     #address-cells = <1>;
     #size-cells = <0>;
    };

    cm_core_clockdomains: clockdomains {
    };
   };
  };

  l4_wkup: l4@4ae00000 {
   compatible = "ti,omap5-l4-wkup", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x4ae00000 0x2b000>;

   counter32k: counter@4000 {
    compatible = "ti,omap-counter32k";
    reg = <0x4000 0x40>;
    ti,hwmods = "counter_32k";
   };

   prm: prm@6000 {
    compatible = "ti,omap5-prm", "simple-bus";
    reg = <0x6000 0x3000>;
    interrupts = <0 11 4>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0x6000 0x3000>;

    prm_clocks: clocks {
     #address-cells = <1>;
     #size-cells = <0>;
    };

    prm_clockdomains: clockdomains {
    };
   };

   scrm: scrm@a000 {
    compatible = "ti,omap5-scrm";
    reg = <0xa000 0x2000>;

    scrm_clocks: clocks {
     #address-cells = <1>;
     #size-cells = <0>;
    };

    scrm_clockdomains: clockdomains {
    };
   };

   omap5_pmx_wkup: pinmux@c840 {
    compatible = "ti,omap5-padconf",
          "pinctrl-single";
    reg = <0xc840 0x003c>;
    #address-cells = <1>;
    #size-cells = <0>;
    #pinctrl-cells = <1>;
    #interrupt-cells = <1>;
    interrupt-controller;
    pinctrl-single,register-width = <16>;
    pinctrl-single,function-mask = <0x7fff>;
   };

   omap5_scm_wkup_pad_conf: omap5_scm_wkup_pad_conf@cda0 {
    compatible = "ti,omap5-scm-wkup-pad-conf",
          "simple-bus";
    reg = <0xcda0 0x60>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0xcda0 0x60>;

    scm_wkup_pad_conf: scm_conf@0 {
     compatible = "syscon", "simple-bus";
     reg = <0x0 0x60>;
     #address-cells = <1>;
     #size-cells = <1>;
     ranges = <0 0x0 0x60>;

     scm_wkup_pad_conf_clocks: clocks@0 {
      #address-cells = <1>;
      #size-cells = <0>;
     };
    };
   };
  };

  ocmcram: ocmcram@40300000 {
   compatible = "mmio-sram";
   reg = <0x40300000 0x20000>;
  };

  sdma: dma-controller@4a056000 {
   compatible = "ti,omap4430-sdma";
   reg = <0x4a056000 0x1000>;
   interrupts = <0 12 4>,
         <0 13 4>,
         <0 14 4>,
         <0 15 4>;
   #dma-cells = <1>;
   dma-channels = <32>;
   dma-requests = <127>;
   ti,hwmods = "dma_system";
  };

  gpio1: gpio@4ae10000 {
   compatible = "ti,omap4-gpio";
   reg = <0x4ae10000 0x200>;
   interrupts = <0 29 4>;
   ti,hwmods = "gpio1";
   ti,gpio-always-on;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio2: gpio@48055000 {
   compatible = "ti,omap4-gpio";
   reg = <0x48055000 0x200>;
   interrupts = <0 30 4>;
   ti,hwmods = "gpio2";
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio3: gpio@48057000 {
   compatible = "ti,omap4-gpio";
   reg = <0x48057000 0x200>;
   interrupts = <0 31 4>;
   ti,hwmods = "gpio3";
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio4: gpio@48059000 {
   compatible = "ti,omap4-gpio";
   reg = <0x48059000 0x200>;
   interrupts = <0 32 4>;
   ti,hwmods = "gpio4";
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio5: gpio@4805b000 {
   compatible = "ti,omap4-gpio";
   reg = <0x4805b000 0x200>;
   interrupts = <0 33 4>;
   ti,hwmods = "gpio5";
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio6: gpio@4805d000 {
   compatible = "ti,omap4-gpio";
   reg = <0x4805d000 0x200>;
   interrupts = <0 34 4>;
   ti,hwmods = "gpio6";
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio7: gpio@48051000 {
   compatible = "ti,omap4-gpio";
   reg = <0x48051000 0x200>;
   interrupts = <0 35 4>;
   ti,hwmods = "gpio7";
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio8: gpio@48053000 {
   compatible = "ti,omap4-gpio";
   reg = <0x48053000 0x200>;
   interrupts = <0 121 4>;
   ti,hwmods = "gpio8";
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpmc: gpmc@50000000 {
   compatible = "ti,omap4430-gpmc";
   reg = <0x50000000 0x1000>;
   #address-cells = <2>;
   #size-cells = <1>;
   interrupts = <0 20 4>;
   dmas = <&sdma 4>;
   dma-names = "rxtx";
   gpmc,num-cs = <8>;
   gpmc,num-waitpins = <4>;
   ti,hwmods = "gpmc";
   clocks = <&l3_iclk_div>;
   clock-names = "fck";
   interrupt-controller;
   #interrupt-cells = <2>;
   gpio-controller;
   #gpio-cells = <2>;
  };

  i2c1: i2c@48070000 {
   compatible = "ti,omap4-i2c";
   reg = <0x48070000 0x100>;
   interrupts = <0 56 4>;
   #address-cells = <1>;
   #size-cells = <0>;
   ti,hwmods = "i2c1";
  };

  i2c2: i2c@48072000 {
   compatible = "ti,omap4-i2c";
   reg = <0x48072000 0x100>;
   interrupts = <0 57 4>;
   #address-cells = <1>;
   #size-cells = <0>;
   ti,hwmods = "i2c2";
  };

  i2c3: i2c@48060000 {
   compatible = "ti,omap4-i2c";
   reg = <0x48060000 0x100>;
   interrupts = <0 61 4>;
   #address-cells = <1>;
   #size-cells = <0>;
   ti,hwmods = "i2c3";
  };

  i2c4: i2c@4807a000 {
   compatible = "ti,omap4-i2c";
   reg = <0x4807a000 0x100>;
   interrupts = <0 62 4>;
   #address-cells = <1>;
   #size-cells = <0>;
   ti,hwmods = "i2c4";
  };

  i2c5: i2c@4807c000 {
   compatible = "ti,omap4-i2c";
   reg = <0x4807c000 0x100>;
   interrupts = <0 60 4>;
   #address-cells = <1>;
   #size-cells = <0>;
   ti,hwmods = "i2c5";
  };

  hwspinlock: spinlock@4a0f6000 {
   compatible = "ti,omap4-hwspinlock";
   reg = <0x4a0f6000 0x1000>;
   ti,hwmods = "spinlock";
   #hwlock-cells = <1>;
  };

  mcspi1: spi@48098000 {
   compatible = "ti,omap4-mcspi";
   reg = <0x48098000 0x200>;
   interrupts = <0 65 4>;
   #address-cells = <1>;
   #size-cells = <0>;
   ti,hwmods = "mcspi1";
   ti,spi-num-cs = <4>;
   dmas = <&sdma 35>,
          <&sdma 36>,
          <&sdma 37>,
          <&sdma 38>,
          <&sdma 39>,
          <&sdma 40>,
          <&sdma 41>,
          <&sdma 42>;
   dma-names = "tx0", "rx0", "tx1", "rx1",
        "tx2", "rx2", "tx3", "rx3";
  };

  mcspi2: spi@4809a000 {
   compatible = "ti,omap4-mcspi";
   reg = <0x4809a000 0x200>;
   interrupts = <0 66 4>;
   #address-cells = <1>;
   #size-cells = <0>;
   ti,hwmods = "mcspi2";
   ti,spi-num-cs = <2>;
   dmas = <&sdma 43>,
          <&sdma 44>,
          <&sdma 45>,
          <&sdma 46>;
   dma-names = "tx0", "rx0", "tx1", "rx1";
  };

  mcspi3: spi@480b8000 {
   compatible = "ti,omap4-mcspi";
   reg = <0x480b8000 0x200>;
   interrupts = <0 91 4>;
   #address-cells = <1>;
   #size-cells = <0>;
   ti,hwmods = "mcspi3";
   ti,spi-num-cs = <2>;
   dmas = <&sdma 15>, <&sdma 16>;
   dma-names = "tx0", "rx0";
  };

  mcspi4: spi@480ba000 {
   compatible = "ti,omap4-mcspi";
   reg = <0x480ba000 0x200>;
   interrupts = <0 48 4>;
   #address-cells = <1>;
   #size-cells = <0>;
   ti,hwmods = "mcspi4";
   ti,spi-num-cs = <1>;
   dmas = <&sdma 70>, <&sdma 71>;
   dma-names = "tx0", "rx0";
  };

  uart1: serial@4806a000 {
   compatible = "ti,omap4-uart";
   reg = <0x4806a000 0x100>;
   interrupts = <0 72 4>;
   ti,hwmods = "uart1";
   clock-frequency = <48000000>;
  };

  uart2: serial@4806c000 {
   compatible = "ti,omap4-uart";
   reg = <0x4806c000 0x100>;
   interrupts = <0 73 4>;
   ti,hwmods = "uart2";
   clock-frequency = <48000000>;
  };

  uart3: serial@48020000 {
   compatible = "ti,omap4-uart";
   reg = <0x48020000 0x100>;
   interrupts = <0 74 4>;
   ti,hwmods = "uart3";
   clock-frequency = <48000000>;
  };

  uart4: serial@4806e000 {
   compatible = "ti,omap4-uart";
   reg = <0x4806e000 0x100>;
   interrupts = <0 70 4>;
   ti,hwmods = "uart4";
   clock-frequency = <48000000>;
  };

  uart5: serial@48066000 {
   compatible = "ti,omap4-uart";
   reg = <0x48066000 0x100>;
   interrupts = <0 105 4>;
   ti,hwmods = "uart5";
   clock-frequency = <48000000>;
  };

  uart6: serial@48068000 {
   compatible = "ti,omap4-uart";
   reg = <0x48068000 0x100>;
   interrupts = <0 106 4>;
   ti,hwmods = "uart6";
   clock-frequency = <48000000>;
  };

  mmc1: mmc@4809c000 {
   compatible = "ti,omap4-hsmmc";
   reg = <0x4809c000 0x400>;
   interrupts = <0 83 4>;
   ti,hwmods = "mmc1";
   ti,dual-volt;
   ti,needs-special-reset;
   dmas = <&sdma 61>, <&sdma 62>;
   dma-names = "tx", "rx";
   pbias-supply = <&pbias_mmc_reg>;
  };

  mmc2: mmc@480b4000 {
   compatible = "ti,omap4-hsmmc";
   reg = <0x480b4000 0x400>;
   interrupts = <0 86 4>;
   ti,hwmods = "mmc2";
   ti,needs-special-reset;
   dmas = <&sdma 47>, <&sdma 48>;
   dma-names = "tx", "rx";
  };

  mmc3: mmc@480ad000 {
   compatible = "ti,omap4-hsmmc";
   reg = <0x480ad000 0x400>;
   interrupts = <0 94 4>;
   ti,hwmods = "mmc3";
   ti,needs-special-reset;
   dmas = <&sdma 77>, <&sdma 78>;
   dma-names = "tx", "rx";
  };

  mmc4: mmc@480d1000 {
   compatible = "ti,omap4-hsmmc";
   reg = <0x480d1000 0x400>;
   interrupts = <0 96 4>;
   ti,hwmods = "mmc4";
   ti,needs-special-reset;
   dmas = <&sdma 57>, <&sdma 58>;
   dma-names = "tx", "rx";
  };

  mmc5: mmc@480d5000 {
   compatible = "ti,omap4-hsmmc";
   reg = <0x480d5000 0x400>;
   interrupts = <0 59 4>;
   ti,hwmods = "mmc5";
   ti,needs-special-reset;
   dmas = <&sdma 59>, <&sdma 60>;
   dma-names = "tx", "rx";
  };

  mmu_dsp: mmu@4a066000 {
   compatible = "ti,omap4-iommu";
   reg = <0x4a066000 0x100>;
   interrupts = <0 28 4>;
   ti,hwmods = "mmu_dsp";
   #iommu-cells = <0>;
  };

  mmu_ipu: mmu@55082000 {
   compatible = "ti,omap4-iommu";
   reg = <0x55082000 0x100>;
   interrupts = <0 100 4>;
   ti,hwmods = "mmu_ipu";
   #iommu-cells = <0>;
   ti,iommu-bus-err-back;
  };

  keypad: keypad@4ae1c000 {
   compatible = "ti,omap4-keypad";
   reg = <0x4ae1c000 0x400>;
   ti,hwmods = "kbd";
  };

  mcpdm: mcpdm@40132000 {
   compatible = "ti,omap4-mcpdm";
   reg = <0x40132000 0x7f>,
         <0x49032000 0x7f>;
   reg-names = "mpu", "dma";
   interrupts = <0 112 4>;
   ti,hwmods = "mcpdm";
   dmas = <&sdma 65>,
          <&sdma 66>;
   dma-names = "up_link", "dn_link";
   status = "disabled";
  };

  dmic: dmic@4012e000 {
   compatible = "ti,omap4-dmic";
   reg = <0x4012e000 0x7f>,
         <0x4902e000 0x7f>;
   reg-names = "mpu", "dma";
   interrupts = <0 114 4>;
   ti,hwmods = "dmic";
   dmas = <&sdma 67>;
   dma-names = "up_link";
   status = "disabled";
  };

  mcbsp1: mcbsp@40122000 {
   compatible = "ti,omap4-mcbsp";
   reg = <0x40122000 0xff>,
         <0x49022000 0xff>;
   reg-names = "mpu", "dma";
   interrupts = <0 17 4>;
   interrupt-names = "common";
   ti,buffer-size = <128>;
   ti,hwmods = "mcbsp1";
   dmas = <&sdma 33>,
          <&sdma 34>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  mcbsp2: mcbsp@40124000 {
   compatible = "ti,omap4-mcbsp";
   reg = <0x40124000 0xff>,
         <0x49024000 0xff>;
   reg-names = "mpu", "dma";
   interrupts = <0 22 4>;
   interrupt-names = "common";
   ti,buffer-size = <128>;
   ti,hwmods = "mcbsp2";
   dmas = <&sdma 17>,
          <&sdma 18>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  mcbsp3: mcbsp@40126000 {
   compatible = "ti,omap4-mcbsp";
   reg = <0x40126000 0xff>,
         <0x49026000 0xff>;
   reg-names = "mpu", "dma";
   interrupts = <0 23 4>;
   interrupt-names = "common";
   ti,buffer-size = <128>;
   ti,hwmods = "mcbsp3";
   dmas = <&sdma 19>,
          <&sdma 20>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  mailbox: mailbox@4a0f4000 {
   compatible = "ti,omap4-mailbox";
   reg = <0x4a0f4000 0x200>;
   interrupts = <0 26 4>;
   ti,hwmods = "mailbox";
   #mbox-cells = <1>;
   ti,mbox-num-users = <3>;
   ti,mbox-num-fifos = <8>;
   mbox_ipu: mbox_ipu {
    ti,mbox-tx = <0 0 0>;
    ti,mbox-rx = <1 0 0>;
   };
   mbox_dsp: mbox_dsp {
    ti,mbox-tx = <3 0 0>;
    ti,mbox-rx = <2 0 0>;
   };
  };

  timer1: timer@4ae18000 {
   compatible = "ti,omap5430-timer";
   reg = <0x4ae18000 0x80>;
   interrupts = <0 37 4>;
   ti,hwmods = "timer1";
   ti,timer-alwon;
   clocks = <&wkupaon_clkctrl ((0x40) - 0x20) 24>;
   clock-names = "fck";
  };

  timer2: timer@48032000 {
   compatible = "ti,omap5430-timer";
   reg = <0x48032000 0x80>;
   interrupts = <0 38 4>;
   ti,hwmods = "timer2";
   clocks = <&l4per_clkctrl ((0x38) - 0x20) 24>;
   clock-names = "fck";
  };

  timer3: timer@48034000 {
   compatible = "ti,omap5430-timer";
   reg = <0x48034000 0x80>;
   interrupts = <0 39 4>;
   ti,hwmods = "timer3";
   clocks = <&l4per_clkctrl ((0x40) - 0x20) 24>;
   clock-names = "fck";
  };

  timer4: timer@48036000 {
   compatible = "ti,omap5430-timer";
   reg = <0x48036000 0x80>;
   interrupts = <0 40 4>;
   ti,hwmods = "timer4";
   clocks = <&l4per_clkctrl ((0x48) - 0x20) 24>;
   clock-names = "fck";
  };

  timer5: timer@40138000 {
   compatible = "ti,omap5430-timer";
   reg = <0x40138000 0x80>,
         <0x49038000 0x80>;
   interrupts = <0 41 4>;
   ti,hwmods = "timer5";
   ti,timer-dsp;
   ti,timer-pwm;
   clocks = <&abe_clkctrl ((0x68) - 0x20) 24>;
   clock-names = "fck";
  };

  timer6: timer@4013a000 {
   compatible = "ti,omap5430-timer";
   reg = <0x4013a000 0x80>,
         <0x4903a000 0x80>;
   interrupts = <0 42 4>;
   ti,hwmods = "timer6";
   ti,timer-dsp;
   ti,timer-pwm;
   clocks = <&abe_clkctrl ((0x70) - 0x20) 24>;
   clock-names = "fck";
  };

  timer7: timer@4013c000 {
   compatible = "ti,omap5430-timer";
   reg = <0x4013c000 0x80>,
         <0x4903c000 0x80>;
   interrupts = <0 43 4>;
   ti,hwmods = "timer7";
   ti,timer-dsp;
   clocks = <&abe_clkctrl ((0x78) - 0x20) 24>;
   clock-names = "fck";
  };

  timer8: timer@4013e000 {
   compatible = "ti,omap5430-timer";
   reg = <0x4013e000 0x80>,
         <0x4903e000 0x80>;
   interrupts = <0 44 4>;
   ti,hwmods = "timer8";
   ti,timer-dsp;
   ti,timer-pwm;
   clocks = <&abe_clkctrl ((0x80) - 0x20) 24>;
   clock-names = "fck";
  };

  timer9: timer@4803e000 {
   compatible = "ti,omap5430-timer";
   reg = <0x4803e000 0x80>;
   interrupts = <0 45 4>;
   ti,hwmods = "timer9";
   ti,timer-pwm;
   clocks = <&l4per_clkctrl ((0x50) - 0x20) 24>;
   clock-names = "fck";
  };

  timer10: timer@48086000 {
   compatible = "ti,omap5430-timer";
   reg = <0x48086000 0x80>;
   interrupts = <0 46 4>;
   ti,hwmods = "timer10";
   ti,timer-pwm;
   clocks = <&l4per_clkctrl ((0x28) - 0x20) 24>;
   clock-names = "fck";
  };

  timer11: timer@48088000 {
   compatible = "ti,omap5430-timer";
   reg = <0x48088000 0x80>;
   interrupts = <0 47 4>;
   ti,hwmods = "timer11";
   ti,timer-pwm;
   clocks = <&l4per_clkctrl ((0x30) - 0x20) 24>;
   clock-names = "fck";
  };

  wdt2: wdt@4ae14000 {
   compatible = "ti,omap5-wdt", "ti,omap3-wdt";
   reg = <0x4ae14000 0x80>;
   interrupts = <0 80 4>;
   ti,hwmods = "wd_timer2";
  };

  dsp: dsp {
   compatible = "ti,omap5-dsp";
   ti,hwmods = "dsp";
   syscon-bootreg = <&scm_conf 0x304>;
   iommus = <&mmu_dsp>;
   ti,rproc-standby-info = <0x4a004420>;
   mboxes = <&mailbox &mbox_dsp>;
   status = "disabled";
  };

  ipu: ipu@55020000 {
   compatible = "ti,omap5-ipu";
   reg = <0x55020000 0x10000>;
   reg-names = "l2ram";
   ti,hwmods = "ipu";
   iommus = <&mmu_ipu>;
   ti,rproc-standby-info = <0x4a008920>;
   mboxes = <&mailbox &mbox_ipu>;
   status = "disabled";
  };

  dmm@4e000000 {
   compatible = "ti,omap5-dmm";
   reg = <0x4e000000 0x800>;
   interrupts = <0 113 0x4>;
   ti,hwmods = "dmm";
  };

  emif1: emif@4c000000 {
   compatible = "ti,emif-4d5";
   ti,hwmods = "emif1";
   ti,no-idle-on-init;
   phy-type = <2>;
   reg = <0x4c000000 0x400>;
   interrupts = <0 110 4>;
   hw-caps-read-idle-ctrl;
   hw-caps-ll-interface;
   hw-caps-temp-alert;
  };

  emif2: emif@4d000000 {
   compatible = "ti,emif-4d5";
   ti,hwmods = "emif2";
   ti,no-idle-on-init;
   phy-type = <2>;
   reg = <0x4d000000 0x400>;
   interrupts = <0 111 4>;
   hw-caps-read-idle-ctrl;
   hw-caps-ll-interface;
   hw-caps-temp-alert;
  };

  usb3: omap_dwc3@4a020000 {
   compatible = "ti,dwc3";
   ti,hwmods = "usb_otg_ss";
   reg = <0x4a020000 0x10000>;
   interrupts = <0 93 4>;
   #address-cells = <1>;
   #size-cells = <1>;
   utmi-mode = <2>;
   ranges;
   dwc3: dwc3@4a030000 {
    compatible = "snps,dwc3";
    reg = <0x4a030000 0x10000>;
    interrupts = <0 92 4>,
          <0 92 4>,
          <0 93 4>;
    interrupt-names = "peripheral",
        "host",
        "otg";
    phys = <&usb2_phy>, <&usb3_phy>;
    phy-names = "usb2-phy", "usb3-phy";
    dr_mode = "peripheral";
   };
  };

  ocp2scp@4a080000 {
   compatible = "ti,omap-ocp2scp";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x4a080000 0x20>;
   ranges;
   ti,hwmods = "ocp2scp1";
   usb2_phy: usb2phy@4a084000 {
    compatible = "ti,omap-usb2";
    reg = <0x4a084000 0x7c>;
    syscon-phy-power = <&scm_conf 0x300>;
    clocks = <&usb_phy_cm_clk32k>,
      <&l3init_clkctrl ((0xf0) - 0x20) 8>;
    clock-names = "wkupclk", "refclk";
    #phy-cells = <0>;
   };

   usb3_phy: usb3phy@4a084400 {
    compatible = "ti,omap-usb3";
    reg = <0x4a084400 0x80>,
          <0x4a084800 0x64>,
          <0x4a084c00 0x40>;
    reg-names = "phy_rx", "phy_tx", "pll_ctrl";
    syscon-phy-power = <&scm_conf 0x370>;
    clocks = <&usb_phy_cm_clk32k>,
      <&sys_clkin>,
      <&l3init_clkctrl ((0xf0) - 0x20) 8>;
    clock-names = "wkupclk",
      "sysclk",
      "refclk";
    #phy-cells = <0>;
   };
  };

  usbhstll: usbhstll@4a062000 {
   compatible = "ti,usbhs-tll";
   reg = <0x4a062000 0x1000>;
   interrupts = <0 78 4>;
   ti,hwmods = "usb_tll_hs";
  };

  usbhshost: usbhshost@4a064000 {
   compatible = "ti,usbhs-host";
   reg = <0x4a064000 0x800>;
   ti,hwmods = "usb_host_hs";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   clocks = <&l3init_60m_fclk>,
     <&xclk60mhsp1_ck>,
     <&xclk60mhsp2_ck>;
   clock-names = "refclk_60m_int",
          "refclk_60m_ext_p1",
          "refclk_60m_ext_p2";

   usbhsohci: ohci@4a064800 {
    compatible = "ti,ohci-omap3";
    reg = <0x4a064800 0x400>;
    interrupts = <0 76 4>;
    remote-wakeup-connected;
   };

   usbhsehci: ehci@4a064c00 {
    compatible = "ti,ehci-omap";
    reg = <0x4a064c00 0x400>;
    interrupts = <0 77 4>;
   };
  };

  bandgap: bandgap@4a0021e0 {
   reg = <0x4a0021e0 0xc
          0x4a00232c 0xc
          0x4a002380 0x2c
          0x4a0023C0 0x3c>;
   interrupts = <0 126 4>;
   compatible = "ti,omap5430-bandgap";

   #thermal-sensor-cells = <1>;
  };


  ocp2scp@4a090000 {
   compatible = "ti,omap-ocp2scp";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x4a090000 0x20>;
   ranges;
   ti,hwmods = "ocp2scp3";
   sata_phy: phy@4a096000 {
    compatible = "ti,phy-pipe3-sata";
    reg = <0x4A096000 0x80>,
          <0x4A096400 0x64>,
          <0x4A096800 0x40>;
    reg-names = "phy_rx", "phy_tx", "pll_ctrl";
    syscon-phy-power = <&scm_conf 0x374>;
    clocks = <&sys_clkin>,
      <&l3init_clkctrl ((0x88) - 0x20) 8>;
    clock-names = "sysclk", "refclk";
    #phy-cells = <0>;
   };
  };

  sata: sata@4a141100 {
   compatible = "snps,dwc-ahci";
   reg = <0x4a140000 0x1100>, <0x4a141100 0x7>;
   interrupts = <0 54 4>;
   phys = <&sata_phy>;
   phy-names = "sata-phy";
   clocks = <&l3init_clkctrl ((0x88) - 0x20) 8>;
   ti,hwmods = "sata";
   ports-implemented = <0x1>;
  };

  dss: dss@58000000 {
   compatible = "ti,omap5-dss";
   reg = <0x58000000 0x80>;
   status = "disabled";
   ti,hwmods = "dss_core";
   clocks = <&dss_clkctrl ((0x20) - 0x20) 8>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   dispc@58001000 {
    compatible = "ti,omap5-dispc";
    reg = <0x58001000 0x1000>;
    interrupts = <0 25 4>;
    ti,hwmods = "dss_dispc";
    clocks = <&dss_clkctrl ((0x20) - 0x20) 8>;
    clock-names = "fck";
   };

   rfbi: encoder@58002000 {
    compatible = "ti,omap5-rfbi";
    reg = <0x58002000 0x100>;
    status = "disabled";
    ti,hwmods = "dss_rfbi";
    clocks = <&dss_clkctrl ((0x20) - 0x20) 8>, <&l3_iclk_div>;
    clock-names = "fck", "ick";
   };

   dsi1: encoder@58004000 {
    compatible = "ti,omap5-dsi";
    reg = <0x58004000 0x200>,
          <0x58004200 0x40>,
          <0x58004300 0x40>;
    reg-names = "proto", "phy", "pll";
    interrupts = <0 53 4>;
    status = "disabled";
    ti,hwmods = "dss_dsi1";
    clocks = <&dss_clkctrl ((0x20) - 0x20) 8>,
      <&dss_clkctrl ((0x20) - 0x20) 10>;
    clock-names = "fck", "sys_clk";
   };

   dsi2: encoder@58005000 {
    compatible = "ti,omap5-dsi";
    reg = <0x58009000 0x200>,
          <0x58009200 0x40>,
          <0x58009300 0x40>;
    reg-names = "proto", "phy", "pll";
    interrupts = <0 55 4>;
    status = "disabled";
    ti,hwmods = "dss_dsi2";
    clocks = <&dss_clkctrl ((0x20) - 0x20) 8>,
      <&dss_clkctrl ((0x20) - 0x20) 10>;
    clock-names = "fck", "sys_clk";
   };

   hdmi: encoder@58060000 {
    compatible = "ti,omap5-hdmi";
    reg = <0x58040000 0x200>,
          <0x58040200 0x80>,
          <0x58040300 0x80>,
          <0x58060000 0x19000>;
    reg-names = "wp", "pll", "phy", "core";
    interrupts = <0 101 4>;
    status = "disabled";
    ti,hwmods = "dss_hdmi";
    clocks = <&dss_clkctrl ((0x20) - 0x20) 9>,
      <&dss_clkctrl ((0x20) - 0x20) 10>;
    clock-names = "fck", "sys_clk";
    dmas = <&sdma 76>;
    dma-names = "audio_tx";
   };
  };

  abb_mpu: regulator-abb-mpu {
   compatible = "ti,abb-v2";
   regulator-name = "abb_mpu";
   #address-cells = <0>;
   #size-cells = <0>;
   clocks = <&sys_clkin>;
   ti,settling-time = <50>;
   ti,clock-cycles = <16>;

   reg = <0x4ae07cdc 0x8>, <0x4ae06014 0x4>,
         <0x4a0021c4 0x8>, <0x4ae0c318 0x4>;
   reg-names = "base-address", "int-address",
        "efuse-address", "ldo-address";
   ti,tranxdone-status-mask = <0x80>;

   ti,ldovbb-override-mask = <0x400>;

   ti,ldovbb-vset-mask = <0x1F>;





   ti,abb_info = <

   1060000 0 0x0 0 0x02000000 0x01F00000
   1250000 0 0x4 0 0x02000000 0x01F00000
   >;
  };

  abb_mm: regulator-abb-mm {
   compatible = "ti,abb-v2";
   regulator-name = "abb_mm";
   #address-cells = <0>;
   #size-cells = <0>;
   clocks = <&sys_clkin>;
   ti,settling-time = <50>;
   ti,clock-cycles = <16>;

   reg = <0x4ae07ce4 0x8>, <0x4ae06010 0x4>,
         <0x4a0021a4 0x8>, <0x4ae0c314 0x4>;
   reg-names = "base-address", "int-address",
        "efuse-address", "ldo-address";
   ti,tranxdone-status-mask = <0x80000000>;

   ti,ldovbb-override-mask = <0x400>;

   ti,ldovbb-vset-mask = <0x1F>;





   ti,abb_info = <

   1025000 0 0x0 0 0x02000000 0x01F00000
   1120000 0 0x4 0 0x02000000 0x01F00000
   >;
  };
 };
};

&cpu_thermal {
 polling-delay = <500>;
 coefficients = <65 (-1791)>;
};

# 1 "arch/arm/boot/dts/omap54xx-clocks.dtsi" 1
# 10 "arch/arm/boot/dts/omap54xx-clocks.dtsi"
&cm_core_aon_clocks {
 pad_clks_src_ck: pad_clks_src_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <12000000>;
 };

 pad_clks_ck: pad_clks_ck@108 {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clocks = <&pad_clks_src_ck>;
  ti,bit-shift = <8>;
  reg = <0x0108>;
 };

 secure_32k_clk_src_ck: secure_32k_clk_src_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <32768>;
 };

 slimbus_src_clk: slimbus_src_clk {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <12000000>;
 };

 slimbus_clk: slimbus_clk@108 {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clocks = <&slimbus_src_clk>;
  ti,bit-shift = <10>;
  reg = <0x0108>;
 };

 sys_32k_ck: sys_32k_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <32768>;
 };

 virt_12000000_ck: virt_12000000_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <12000000>;
 };

 virt_13000000_ck: virt_13000000_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <13000000>;
 };

 virt_16800000_ck: virt_16800000_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <16800000>;
 };

 virt_19200000_ck: virt_19200000_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <19200000>;
 };

 virt_26000000_ck: virt_26000000_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <26000000>;
 };

 virt_27000000_ck: virt_27000000_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <27000000>;
 };

 virt_38400000_ck: virt_38400000_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <38400000>;
 };

 xclk60mhsp1_ck: xclk60mhsp1_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <60000000>;
 };

 xclk60mhsp2_ck: xclk60mhsp2_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <60000000>;
 };

 dpll_abe_ck: dpll_abe_ck@1e0 {
  #clock-cells = <0>;
  compatible = "ti,omap4-dpll-m4xen-clock";
  clocks = <&abe_dpll_clk_mux>, <&abe_dpll_bypass_clk_mux>;
  reg = <0x01e0>, <0x01e4>, <0x01ec>, <0x01e8>;
 };

 dpll_abe_x2_ck: dpll_abe_x2_ck {
  #clock-cells = <0>;
  compatible = "ti,omap4-dpll-x2-clock";
  clocks = <&dpll_abe_ck>;
 };

 dpll_abe_m2x2_ck: dpll_abe_m2x2_ck@1f0 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_abe_x2_ck>;
  ti,max-div = <31>;
  reg = <0x01f0>;
  ti,index-starts-at-one;
 };

 abe_24m_fclk: abe_24m_fclk {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll_abe_m2x2_ck>;
  clock-mult = <1>;
  clock-div = <8>;
 };

 abe_clk: abe_clk@108 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_abe_m2x2_ck>;
  ti,max-div = <4>;
  reg = <0x0108>;
  ti,index-power-of-two;
 };

 abe_iclk: abe_iclk@528 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&aess_fclk>;
  ti,bit-shift = <24>;
  reg = <0x0528>;
  ti,dividers = <2>, <1>;
 };

 abe_lp_clk_div: abe_lp_clk_div {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll_abe_m2x2_ck>;
  clock-mult = <1>;
  clock-div = <16>;
 };

 dpll_abe_m3x2_ck: dpll_abe_m3x2_ck@1f4 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_abe_x2_ck>;
  ti,max-div = <31>;
  reg = <0x01f4>;
  ti,index-starts-at-one;
 };

 dpll_core_byp_mux: dpll_core_byp_mux@12c {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&sys_clkin>, <&dpll_abe_m3x2_ck>;
  ti,bit-shift = <23>;
  reg = <0x012c>;
 };

 dpll_core_ck: dpll_core_ck@120 {
  #clock-cells = <0>;
  compatible = "ti,omap4-dpll-core-clock";
  clocks = <&sys_clkin>, <&dpll_core_byp_mux>;
  reg = <0x0120>, <0x0124>, <0x012c>, <0x0128>;
 };

 dpll_core_x2_ck: dpll_core_x2_ck {
  #clock-cells = <0>;
  compatible = "ti,omap4-dpll-x2-clock";
  clocks = <&dpll_core_ck>;
 };

 dpll_core_h21x2_ck: dpll_core_h21x2_ck@150 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_core_x2_ck>;
  ti,max-div = <63>;
  reg = <0x0150>;
  ti,index-starts-at-one;
 };

 c2c_fclk: c2c_fclk {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll_core_h21x2_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 c2c_iclk: c2c_iclk {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&c2c_fclk>;
  clock-mult = <1>;
  clock-div = <2>;
 };

 dpll_core_h11x2_ck: dpll_core_h11x2_ck@138 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_core_x2_ck>;
  ti,max-div = <63>;
  reg = <0x0138>;
  ti,index-starts-at-one;
 };

 dpll_core_h12x2_ck: dpll_core_h12x2_ck@13c {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_core_x2_ck>;
  ti,max-div = <63>;
  reg = <0x013c>;
  ti,index-starts-at-one;
 };

 dpll_core_h13x2_ck: dpll_core_h13x2_ck@140 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_core_x2_ck>;
  ti,max-div = <63>;
  reg = <0x0140>;
  ti,index-starts-at-one;
 };

 dpll_core_h14x2_ck: dpll_core_h14x2_ck@144 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_core_x2_ck>;
  ti,max-div = <63>;
  reg = <0x0144>;
  ti,index-starts-at-one;
 };

 dpll_core_h22x2_ck: dpll_core_h22x2_ck@154 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_core_x2_ck>;
  ti,max-div = <63>;
  reg = <0x0154>;
  ti,index-starts-at-one;
 };

 dpll_core_h23x2_ck: dpll_core_h23x2_ck@158 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_core_x2_ck>;
  ti,max-div = <63>;
  reg = <0x0158>;
  ti,index-starts-at-one;
 };

 dpll_core_h24x2_ck: dpll_core_h24x2_ck@15c {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_core_x2_ck>;
  ti,max-div = <63>;
  reg = <0x015c>;
  ti,index-starts-at-one;
 };

 dpll_core_m2_ck: dpll_core_m2_ck@130 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_core_ck>;
  ti,max-div = <31>;
  reg = <0x0130>;
  ti,index-starts-at-one;
 };

 dpll_core_m3x2_ck: dpll_core_m3x2_ck@134 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_core_x2_ck>;
  ti,max-div = <31>;
  reg = <0x0134>;
  ti,index-starts-at-one;
 };

 iva_dpll_hs_clk_div: iva_dpll_hs_clk_div {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll_core_h12x2_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 dpll_iva_byp_mux: dpll_iva_byp_mux@1ac {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&sys_clkin>, <&iva_dpll_hs_clk_div>;
  ti,bit-shift = <23>;
  reg = <0x01ac>;
 };

 dpll_iva_ck: dpll_iva_ck@1a0 {
  #clock-cells = <0>;
  compatible = "ti,omap4-dpll-clock";
  clocks = <&sys_clkin>, <&dpll_iva_byp_mux>;
  reg = <0x01a0>, <0x01a4>, <0x01ac>, <0x01a8>;
  assigned-clocks = <&dpll_iva_ck>;
  assigned-clock-rates = <1165000000>;
 };

 dpll_iva_x2_ck: dpll_iva_x2_ck {
  #clock-cells = <0>;
  compatible = "ti,omap4-dpll-x2-clock";
  clocks = <&dpll_iva_ck>;
 };

 dpll_iva_h11x2_ck: dpll_iva_h11x2_ck@1b8 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_iva_x2_ck>;
  ti,max-div = <63>;
  reg = <0x01b8>;
  ti,index-starts-at-one;
  assigned-clocks = <&dpll_iva_h11x2_ck>;
  assigned-clock-rates = <465920000>;
 };

 dpll_iva_h12x2_ck: dpll_iva_h12x2_ck@1bc {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_iva_x2_ck>;
  ti,max-div = <63>;
  reg = <0x01bc>;
  ti,index-starts-at-one;
  assigned-clocks = <&dpll_iva_h12x2_ck>;
  assigned-clock-rates = <388300000>;
 };

 mpu_dpll_hs_clk_div: mpu_dpll_hs_clk_div {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll_core_h12x2_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 dpll_mpu_ck: dpll_mpu_ck@160 {
  #clock-cells = <0>;
  compatible = "ti,omap5-mpu-dpll-clock";
  clocks = <&sys_clkin>, <&mpu_dpll_hs_clk_div>;
  reg = <0x0160>, <0x0164>, <0x016c>, <0x0168>;
 };

 dpll_mpu_m2_ck: dpll_mpu_m2_ck@170 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_mpu_ck>;
  ti,max-div = <31>;
  reg = <0x0170>;
  ti,index-starts-at-one;
 };

 per_dpll_hs_clk_div: per_dpll_hs_clk_div {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll_abe_m3x2_ck>;
  clock-mult = <1>;
  clock-div = <2>;
 };

 usb_dpll_hs_clk_div: usb_dpll_hs_clk_div {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll_abe_m3x2_ck>;
  clock-mult = <1>;
  clock-div = <3>;
 };

 l3_iclk_div: l3_iclk_div@100 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  ti,max-div = <2>;
  ti,bit-shift = <4>;
  reg = <0x100>;
  clocks = <&dpll_core_h12x2_ck>;
  ti,index-power-of-two;
 };

 gpu_l3_iclk: gpu_l3_iclk {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&l3_iclk_div>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 l4_root_clk_div: l4_root_clk_div@100 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  ti,max-div = <2>;
  ti,bit-shift = <8>;
  reg = <0x100>;
  clocks = <&l3_iclk_div>;
  ti,index-power-of-two;
 };

 slimbus1_slimbus_clk: slimbus1_slimbus_clk@560 {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clocks = <&slimbus_clk>;
  ti,bit-shift = <11>;
  reg = <0x0560>;
 };

 aess_fclk: aess_fclk@528 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&abe_clk>;
  ti,bit-shift = <24>;
  ti,max-div = <2>;
  reg = <0x0528>;
 };

 mcasp_sync_mux_ck: mcasp_sync_mux_ck@540 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&abe_24m_fclk>, <&dss_syc_gfclk_div>, <&func_24m_clk>;
  ti,bit-shift = <26>;
  reg = <0x0540>;
 };

 mcasp_gfclk: mcasp_gfclk@540 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&mcasp_sync_mux_ck>, <&pad_clks_ck>, <&slimbus_clk>;
  ti,bit-shift = <24>;
  reg = <0x0540>;
 };

 dummy_ck: dummy_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <0>;
 };
};
&prm_clocks {
 sys_clkin: sys_clkin@110 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&virt_12000000_ck>, <&virt_13000000_ck>, <&virt_16800000_ck>, <&virt_19200000_ck>, <&virt_26000000_ck>, <&virt_27000000_ck>, <&virt_38400000_ck>;
  reg = <0x0110>;
  ti,index-starts-at-one;
 };

 abe_dpll_bypass_clk_mux: abe_dpll_bypass_clk_mux@108 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&sys_clkin>, <&sys_32k_ck>;
  reg = <0x0108>;
 };

 abe_dpll_clk_mux: abe_dpll_clk_mux@10c {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&sys_clkin>, <&sys_32k_ck>;
  reg = <0x010c>;
 };

 custefuse_sys_gfclk_div: custefuse_sys_gfclk_div {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&sys_clkin>;
  clock-mult = <1>;
  clock-div = <2>;
 };

 dss_syc_gfclk_div: dss_syc_gfclk_div {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&sys_clkin>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 wkupaon_iclk_mux: wkupaon_iclk_mux@108 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&sys_clkin>, <&abe_lp_clk_div>;
  reg = <0x0108>;
 };

 l3instr_ts_gclk_div: l3instr_ts_gclk_div {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&wkupaon_iclk_mux>;
  clock-mult = <1>;
  clock-div = <1>;
 };
};

&cm_core_clocks {

 dpll_per_byp_mux: dpll_per_byp_mux@14c {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&sys_clkin>, <&per_dpll_hs_clk_div>;
  ti,bit-shift = <23>;
  reg = <0x014c>;
 };

 dpll_per_ck: dpll_per_ck@140 {
  #clock-cells = <0>;
  compatible = "ti,omap4-dpll-clock";
  clocks = <&sys_clkin>, <&dpll_per_byp_mux>;
  reg = <0x0140>, <0x0144>, <0x014c>, <0x0148>;
 };

 dpll_per_x2_ck: dpll_per_x2_ck {
  #clock-cells = <0>;
  compatible = "ti,omap4-dpll-x2-clock";
  clocks = <&dpll_per_ck>;
 };

 dpll_per_h11x2_ck: dpll_per_h11x2_ck@158 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_per_x2_ck>;
  ti,max-div = <63>;
  reg = <0x0158>;
  ti,index-starts-at-one;
 };

 dpll_per_h12x2_ck: dpll_per_h12x2_ck@15c {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_per_x2_ck>;
  ti,max-div = <63>;
  reg = <0x015c>;
  ti,index-starts-at-one;
 };

 dpll_per_h14x2_ck: dpll_per_h14x2_ck@164 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_per_x2_ck>;
  ti,max-div = <63>;
  reg = <0x0164>;
  ti,index-starts-at-one;
 };

 dpll_per_m2_ck: dpll_per_m2_ck@150 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_per_ck>;
  ti,max-div = <31>;
  reg = <0x0150>;
  ti,index-starts-at-one;
 };

 dpll_per_m2x2_ck: dpll_per_m2x2_ck@150 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_per_x2_ck>;
  ti,max-div = <31>;
  reg = <0x0150>;
  ti,index-starts-at-one;
 };

 dpll_per_m3x2_ck: dpll_per_m3x2_ck@154 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_per_x2_ck>;
  ti,max-div = <31>;
  reg = <0x0154>;
  ti,index-starts-at-one;
 };

 dpll_unipro1_ck: dpll_unipro1_ck@200 {
  #clock-cells = <0>;
  compatible = "ti,omap4-dpll-clock";
  clocks = <&sys_clkin>, <&sys_clkin>;
  reg = <0x0200>, <0x0204>, <0x020c>, <0x0208>;
 };

 dpll_unipro1_clkdcoldo: dpll_unipro1_clkdcoldo {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll_unipro1_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 dpll_unipro1_m2_ck: dpll_unipro1_m2_ck@210 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_unipro1_ck>;
  ti,max-div = <127>;
  reg = <0x0210>;
  ti,index-starts-at-one;
 };

 dpll_unipro2_ck: dpll_unipro2_ck@1c0 {
  #clock-cells = <0>;
  compatible = "ti,omap4-dpll-clock";
  clocks = <&sys_clkin>, <&sys_clkin>;
  reg = <0x01c0>, <0x01c4>, <0x01cc>, <0x01c8>;
 };

 dpll_unipro2_clkdcoldo: dpll_unipro2_clkdcoldo {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll_unipro2_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 dpll_unipro2_m2_ck: dpll_unipro2_m2_ck@1d0 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_unipro2_ck>;
  ti,max-div = <127>;
  reg = <0x01d0>;
  ti,index-starts-at-one;
 };

 dpll_usb_byp_mux: dpll_usb_byp_mux@18c {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&sys_clkin>, <&usb_dpll_hs_clk_div>;
  ti,bit-shift = <23>;
  reg = <0x018c>;
 };

 dpll_usb_ck: dpll_usb_ck@180 {
  #clock-cells = <0>;
  compatible = "ti,omap4-dpll-j-type-clock";
  clocks = <&sys_clkin>, <&dpll_usb_byp_mux>;
  reg = <0x0180>, <0x0184>, <0x018c>, <0x0188>;
 };

 dpll_usb_clkdcoldo: dpll_usb_clkdcoldo {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll_usb_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 dpll_usb_m2_ck: dpll_usb_m2_ck@190 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_usb_ck>;
  ti,max-div = <127>;
  reg = <0x0190>;
  ti,index-starts-at-one;
 };

 func_128m_clk: func_128m_clk {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll_per_h11x2_ck>;
  clock-mult = <1>;
  clock-div = <2>;
 };

 func_12m_fclk: func_12m_fclk {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll_per_m2x2_ck>;
  clock-mult = <1>;
  clock-div = <16>;
 };

 func_24m_clk: func_24m_clk {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll_per_m2_ck>;
  clock-mult = <1>;
  clock-div = <4>;
 };

 func_48m_fclk: func_48m_fclk {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll_per_m2x2_ck>;
  clock-mult = <1>;
  clock-div = <4>;
 };

 func_96m_fclk: func_96m_fclk {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll_per_m2x2_ck>;
  clock-mult = <1>;
  clock-div = <2>;
 };

 l3init_60m_fclk: l3init_60m_fclk@104 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_usb_m2_ck>;
  reg = <0x0104>;
  ti,dividers = <1>, <8>;
 };

 iss_ctrlclk: iss_ctrlclk@1320 {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clocks = <&func_96m_fclk>;
  ti,bit-shift = <8>;
  reg = <0x1320>;
 };

 lli_txphy_clk: lli_txphy_clk@f20 {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clocks = <&dpll_unipro1_clkdcoldo>;
  ti,bit-shift = <8>;
  reg = <0x0f20>;
 };

 lli_txphy_ls_clk: lli_txphy_ls_clk@f20 {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clocks = <&dpll_unipro1_m2_ck>;
  ti,bit-shift = <9>;
  reg = <0x0f20>;
 };

 usb_phy_cm_clk32k: usb_phy_cm_clk32k@640 {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clocks = <&sys_32k_ck>;
  ti,bit-shift = <8>;
  reg = <0x0640>;
 };

 fdif_fclk: fdif_fclk@1328 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_per_h11x2_ck>;
  ti,bit-shift = <24>;
  ti,max-div = <2>;
  reg = <0x1328>;
 };

 gpu_core_gclk_mux: gpu_core_gclk_mux@1520 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&dpll_core_h14x2_ck>, <&dpll_per_h14x2_ck>;
  ti,bit-shift = <24>;
  reg = <0x1520>;
 };

 gpu_hyd_gclk_mux: gpu_hyd_gclk_mux@1520 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&dpll_core_h14x2_ck>, <&dpll_per_h14x2_ck>;
  ti,bit-shift = <25>;
  reg = <0x1520>;
 };

 hsi_fclk: hsi_fclk@1638 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll_per_m2x2_ck>;
  ti,bit-shift = <24>;
  ti,max-div = <2>;
  reg = <0x1638>;
 };
};

&cm_core_clockdomains {
 l3init_clkdm: l3init_clkdm {
  compatible = "ti,clockdomain";
  clocks = <&dpll_usb_ck>;
 };
};

&scrm_clocks {
 auxclk0_src_gate_ck: auxclk0_src_gate_ck@310 {
  #clock-cells = <0>;
  compatible = "ti,composite-no-wait-gate-clock";
  clocks = <&dpll_core_m3x2_ck>;
  ti,bit-shift = <8>;
  reg = <0x0310>;
 };

 auxclk0_src_mux_ck: auxclk0_src_mux_ck@310 {
  #clock-cells = <0>;
  compatible = "ti,composite-mux-clock";
  clocks = <&sys_clkin>, <&dpll_core_m3x2_ck>, <&dpll_per_m3x2_ck>;
  ti,bit-shift = <1>;
  reg = <0x0310>;
 };

 auxclk0_src_ck: auxclk0_src_ck {
  #clock-cells = <0>;
  compatible = "ti,composite-clock";
  clocks = <&auxclk0_src_gate_ck>, <&auxclk0_src_mux_ck>;
 };

 auxclk0_ck: auxclk0_ck@310 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&auxclk0_src_ck>;
  ti,bit-shift = <16>;
  ti,max-div = <16>;
  reg = <0x0310>;
 };

 auxclk1_src_gate_ck: auxclk1_src_gate_ck@314 {
  #clock-cells = <0>;
  compatible = "ti,composite-no-wait-gate-clock";
  clocks = <&dpll_core_m3x2_ck>;
  ti,bit-shift = <8>;
  reg = <0x0314>;
 };

 auxclk1_src_mux_ck: auxclk1_src_mux_ck@314 {
  #clock-cells = <0>;
  compatible = "ti,composite-mux-clock";
  clocks = <&sys_clkin>, <&dpll_core_m3x2_ck>, <&dpll_per_m3x2_ck>;
  ti,bit-shift = <1>;
  reg = <0x0314>;
 };

 auxclk1_src_ck: auxclk1_src_ck {
  #clock-cells = <0>;
  compatible = "ti,composite-clock";
  clocks = <&auxclk1_src_gate_ck>, <&auxclk1_src_mux_ck>;
 };

 auxclk1_ck: auxclk1_ck@314 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&auxclk1_src_ck>;
  ti,bit-shift = <16>;
  ti,max-div = <16>;
  reg = <0x0314>;
 };

 auxclk2_src_gate_ck: auxclk2_src_gate_ck@318 {
  #clock-cells = <0>;
  compatible = "ti,composite-no-wait-gate-clock";
  clocks = <&dpll_core_m3x2_ck>;
  ti,bit-shift = <8>;
  reg = <0x0318>;
 };

 auxclk2_src_mux_ck: auxclk2_src_mux_ck@318 {
  #clock-cells = <0>;
  compatible = "ti,composite-mux-clock";
  clocks = <&sys_clkin>, <&dpll_core_m3x2_ck>, <&dpll_per_m3x2_ck>;
  ti,bit-shift = <1>;
  reg = <0x0318>;
 };

 auxclk2_src_ck: auxclk2_src_ck {
  #clock-cells = <0>;
  compatible = "ti,composite-clock";
  clocks = <&auxclk2_src_gate_ck>, <&auxclk2_src_mux_ck>;
 };

 auxclk2_ck: auxclk2_ck@318 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&auxclk2_src_ck>;
  ti,bit-shift = <16>;
  ti,max-div = <16>;
  reg = <0x0318>;
 };

 auxclk3_src_gate_ck: auxclk3_src_gate_ck@31c {
  #clock-cells = <0>;
  compatible = "ti,composite-no-wait-gate-clock";
  clocks = <&dpll_core_m3x2_ck>;
  ti,bit-shift = <8>;
  reg = <0x031c>;
 };

 auxclk3_src_mux_ck: auxclk3_src_mux_ck@31c {
  #clock-cells = <0>;
  compatible = "ti,composite-mux-clock";
  clocks = <&sys_clkin>, <&dpll_core_m3x2_ck>, <&dpll_per_m3x2_ck>;
  ti,bit-shift = <1>;
  reg = <0x031c>;
 };

 auxclk3_src_ck: auxclk3_src_ck {
  #clock-cells = <0>;
  compatible = "ti,composite-clock";
  clocks = <&auxclk3_src_gate_ck>, <&auxclk3_src_mux_ck>;
 };

 auxclk3_ck: auxclk3_ck@31c {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&auxclk3_src_ck>;
  ti,bit-shift = <16>;
  ti,max-div = <16>;
  reg = <0x031c>;
 };

 auxclk4_src_gate_ck: auxclk4_src_gate_ck@320 {
  #clock-cells = <0>;
  compatible = "ti,composite-no-wait-gate-clock";
  clocks = <&dpll_core_m3x2_ck>;
  ti,bit-shift = <8>;
  reg = <0x0320>;
 };

 auxclk4_src_mux_ck: auxclk4_src_mux_ck@320 {
  #clock-cells = <0>;
  compatible = "ti,composite-mux-clock";
  clocks = <&sys_clkin>, <&dpll_core_m3x2_ck>, <&dpll_per_m3x2_ck>;
  ti,bit-shift = <1>;
  reg = <0x0320>;
 };

 auxclk4_src_ck: auxclk4_src_ck {
  #clock-cells = <0>;
  compatible = "ti,composite-clock";
  clocks = <&auxclk4_src_gate_ck>, <&auxclk4_src_mux_ck>;
 };

 auxclk4_ck: auxclk4_ck@320 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&auxclk4_src_ck>;
  ti,bit-shift = <16>;
  ti,max-div = <16>;
  reg = <0x0320>;
 };

 auxclkreq0_ck: auxclkreq0_ck@210 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&auxclk0_ck>, <&auxclk1_ck>, <&auxclk2_ck>, <&auxclk3_ck>, <&auxclk4_ck>;
  ti,bit-shift = <2>;
  reg = <0x0210>;
 };

 auxclkreq1_ck: auxclkreq1_ck@214 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&auxclk0_ck>, <&auxclk1_ck>, <&auxclk2_ck>, <&auxclk3_ck>, <&auxclk4_ck>;
  ti,bit-shift = <2>;
  reg = <0x0214>;
 };

 auxclkreq2_ck: auxclkreq2_ck@218 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&auxclk0_ck>, <&auxclk1_ck>, <&auxclk2_ck>, <&auxclk3_ck>, <&auxclk4_ck>;
  ti,bit-shift = <2>;
  reg = <0x0218>;
 };

 auxclkreq3_ck: auxclkreq3_ck@21c {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&auxclk0_ck>, <&auxclk1_ck>, <&auxclk2_ck>, <&auxclk3_ck>, <&auxclk4_ck>;
  ti,bit-shift = <2>;
  reg = <0x021c>;
 };
};

&cm_core_aon {
 mpu_cm: mpu_cm@300 {
  compatible = "ti,omap4-cm";
  reg = <0x300 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x300 0x100>;

  mpu_clkctrl: clk@20 {
   compatible = "ti,clkctrl";
   reg = <0x20 0x4>;
   #clock-cells = <2>;
  };
 };

 dsp_cm: dsp_cm@400 {
  compatible = "ti,omap4-cm";
  reg = <0x400 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x400 0x100>;

  dsp_clkctrl: clk@20 {
   compatible = "ti,clkctrl";
   reg = <0x20 0x4>;
   #clock-cells = <2>;
  };
 };

 abe_cm: abe_cm@500 {
  compatible = "ti,omap4-cm";
  reg = <0x500 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x500 0x100>;

  abe_clkctrl: clk@20 {
   compatible = "ti,clkctrl";
   reg = <0x20 0x64>;
   #clock-cells = <2>;
  };
 };

};

&cm_core {
 l3main1_cm: l3main1_cm@700 {
  compatible = "ti,omap4-cm";
  reg = <0x700 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x700 0x100>;

  l3main1_clkctrl: clk@20 {
   compatible = "ti,clkctrl";
   reg = <0x20 0x4>;
   #clock-cells = <2>;
  };
 };

 l3main2_cm: l3main2_cm@800 {
  compatible = "ti,omap4-cm";
  reg = <0x800 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x800 0x100>;

  l3main2_clkctrl: clk@20 {
   compatible = "ti,clkctrl";
   reg = <0x20 0x4>;
   #clock-cells = <2>;
  };
 };

 ipu_cm: ipu_cm@900 {
  compatible = "ti,omap4-cm";
  reg = <0x900 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x900 0x100>;

  ipu_clkctrl: clk@20 {
   compatible = "ti,clkctrl";
   reg = <0x20 0x4>;
   #clock-cells = <2>;
  };
 };

 dma_cm: dma_cm@a00 {
  compatible = "ti,omap4-cm";
  reg = <0xa00 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0xa00 0x100>;

  dma_clkctrl: clk@20 {
   compatible = "ti,clkctrl";
   reg = <0x20 0x4>;
   #clock-cells = <2>;
  };
 };

 emif_cm: emif_cm@b00 {
  compatible = "ti,omap4-cm";
  reg = <0xb00 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0xb00 0x100>;

  emif_clkctrl: clk@20 {
   compatible = "ti,clkctrl";
   reg = <0x20 0x1c>;
   #clock-cells = <2>;
  };
 };

 l4cfg_cm: l4cfg_cm@d00 {
  compatible = "ti,omap4-cm";
  reg = <0xd00 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0xd00 0x100>;

  l4cfg_clkctrl: clk@20 {
   compatible = "ti,clkctrl";
   reg = <0x20 0x14>;
   #clock-cells = <2>;
  };
 };

 l3instr_cm: l3instr_cm@e00 {
  compatible = "ti,omap4-cm";
  reg = <0xe00 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0xe00 0x100>;

  l3instr_clkctrl: clk@20 {
   compatible = "ti,clkctrl";
   reg = <0x20 0xc>;
   #clock-cells = <2>;
  };
 };

 l4per_cm: l4per_cm@1000 {
  compatible = "ti,omap4-cm";
  reg = <0x1000 0x200>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x1000 0x200>;

  l4per_clkctrl: clk@20 {
   compatible = "ti,clkctrl";
   reg = <0x20 0x15c>;
   #clock-cells = <2>;
  };
 };

 dss_cm: dss_cm@1400 {
  compatible = "ti,omap4-cm";
  reg = <0x1400 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x1400 0x100>;

  dss_clkctrl: clk@20 {
   compatible = "ti,clkctrl";
   reg = <0x20 0x4>;
   #clock-cells = <2>;
  };
 };

 l3init_cm: l3init_cm@1600 {
  compatible = "ti,omap4-cm";
  reg = <0x1600 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x1600 0x100>;

  l3init_clkctrl: clk@20 {
   compatible = "ti,clkctrl";
   reg = <0x20 0xd4>;
   #clock-cells = <2>;
  };
 };
};

&prm {
 wkupaon_cm: wkupaon_cm@1900 {
  compatible = "ti,omap4-cm";
  reg = <0x1900 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x1900 0x100>;

  wkupaon_clkctrl: clk@20 {
   compatible = "ti,clkctrl";
   reg = <0x20 0x5c>;
   #clock-cells = <2>;
  };
 };
};

&scm_wkup_pad_conf_clocks {
 fref_xtal_ck: fref_xtal_ck {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clocks = <&sys_clkin>;
  ti,bit-shift = <28>;
  reg = <0x14>;
 };
};
# 1231 "arch/arm/boot/dts/omap5.dtsi" 2

&gpu_thermal {
 coefficients = <117 (-2992)>;
};

&core_thermal {
 coefficients = <0 2000>;
};
# 9 "arch/arm/boot/dts/omap5-board-common.dtsi" 2



/ {
 aliases {
  display0 = &hdmi0;

  sound0 = &sound;
  sound1 = &hdmi;
 };

 chosen {
  stdout-path = &uart3;
 };

 vmain: fixedregulator-vmain {
  compatible = "regulator-fixed";
  regulator-name = "vmain";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
 };

 vsys_cobra: fixedregulator-vsys_cobra {
  compatible = "regulator-fixed";
  regulator-name = "vsys_cobra";
  vin-supply = <&vmain>;
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
 };

 vdds_1v8_main: fixedregulator-vdds_1v8_main {
  compatible = "regulator-fixed";
  regulator-name = "vdds_1v8_main";
  vin-supply = <&smps7_reg>;
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
 };

 vmmcsd_fixed: fixedregulator-mmcsd {
  compatible = "regulator-fixed";
  regulator-name = "vmmcsd_fixed";
  regulator-min-microvolt = <3000000>;
  regulator-max-microvolt = <3000000>;
 };

 mmc3_pwrseq: sdhci0_pwrseq {
  compatible = "mmc-pwrseq-simple";
  clocks = <&clk32kgaudio>;
  clock-names = "ext_clock";
 };

 vmmcsdio_fixed: fixedregulator-mmcsdio {
  compatible = "regulator-fixed";
  regulator-name = "vmmcsdio_fixed";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
  gpio = <&gpio5 12 0>;
  enable-active-high;
  startup-delay-us = <70000>;
  pinctrl-names = "default";
  pinctrl-0 = <&wlan_pins>;
 };


 hsusb2_phy: hsusb2_phy {
  compatible = "usb-nop-xceiv";
  reset-gpios = <&gpio3 16 1>;
  clocks = <&auxclk1_ck>;
  clock-names = "main_clk";
  clock-frequency = <19200000>;
  #phy-cells = <0>;
 };


 hsusb3_phy: hsusb3_phy {
  compatible = "usb-nop-xceiv";
  reset-gpios = <&gpio3 15 1>;
  #phy-cells = <0>;
 };

 tpd12s015: encoder {
  compatible = "ti,tpd12s015";

  pinctrl-names = "default";
  pinctrl-0 = <&tpd12s015_pins>;



  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;

    tpd12s015_in: endpoint {
     remote-endpoint = <&hdmi_out>;
    };
   };

   port@1 {
    reg = <1>;

    tpd12s015_out: endpoint {
     remote-endpoint = <&hdmi_connector_in>;
    };
   };
  };
 };

 hdmi0: connector {
  compatible = "hdmi-connector";
  label = "hdmi";

  type = "b";

  port {
   hdmi_connector_in: endpoint {
    remote-endpoint = <&tpd12s015_out>;
   };
  };
 };

 sound: sound {
  compatible = "ti,abe-twl6040";
  ti,model = "omap5-uevm";

  ti,jack-detection;
  ti,mclk-freq = <19200000>;

  ti,mcpdm = <&mcpdm>;

  ti,twl6040 = <&twl6040>;


  ti,audio-routing =
   "Headset Stereophone", "HSOL",
   "Headset Stereophone", "HSOR",
   "Line Out", "AUXL",
   "Line Out", "AUXR",
   "HSMIC", "Headset Mic",
   "Headset Mic", "Headset Mic Bias",
   "AFML", "Line In",
   "AFMR", "Line In";
 };
};

&gpio8 {

 p234 {
  gpio-hog;
  gpios = <10 0>;
  output-high;
  line-name = "gpio8_234/msecure";
 };
};

&omap5_pmx_core {
 pinctrl-names = "default";
 pinctrl-0 = <
   &usbhost_pins
   &led_gpio_pins
 >;

 twl6040_pins: pinmux_twl6040_pins {
  pinctrl-single,pins = <
   (((0x1be)) - (0x0040)) (0 | 6)
  >;
 };

 mcpdm_pins: pinmux_mcpdm_pins {
  pinctrl-single,pins = <
   (((0x182)) - (0x0040)) (((1 << 3) | (1 << 8)) | 0)
   (((0x19c)) - (0x0040)) (((1 << 3) | (1 << 8)) | 0)
   (((0x19e)) - (0x0040)) (((1 << 3) | (1 << 8)) | 0)
   (((0x1a0)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   (((0x1a2)) - (0x0040)) (((1 << 3) | (1 << 8)) | 0)
  >;
 };

 mcbsp1_pins: pinmux_mcbsp1_pins {
  pinctrl-single,pins = <
   (((0x18c)) - (0x0040)) ((1 << 8) | 1)
   (((0x18e)) - (0x0040)) ((0 | (1 << 3)) | 1)
   (((0x190)) - (0x0040)) ((1 << 8) | 1)
   (((0x192)) - (0x0040)) (((1 << 3) | (1 << 8)) | 1)
  >;
 };

 mcbsp2_pins: pinmux_mcbsp2_pins {
  pinctrl-single,pins = <
   (((0x194)) - (0x0040)) (((1 << 3) | (1 << 8)) | 0)
   (((0x196)) - (0x0040)) ((0 | (1 << 3)) | 0)
   (((0x198)) - (0x0040)) ((1 << 8) | 0)
   (((0x19a)) - (0x0040)) ((1 << 8) | 0)
  >;
 };

 i2c1_pins: pinmux_i2c1_pins {
  pinctrl-single,pins = <
   (((0x1f2)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   (((0x1f4)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
  >;
 };

 mcspi2_pins: pinmux_mcspi2_pins {
  pinctrl-single,pins = <
   (((0x0fc)) - (0x0040)) ((1 << 8) | 0)
   (((0x0fe)) - (0x0040)) ((1 << 8) | 0)
   (((0x100)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   (((0x102)) - (0x0040)) (0 | 0)
  >;
 };

 mcspi3_pins: pinmux_mcspi3_pins {
  pinctrl-single,pins = <
   (((0x0b8)) - (0x0040)) ((1 << 8) | 1)
   (((0x0ba)) - (0x0040)) ((1 << 8) | 1)
   (((0x0bc)) - (0x0040)) ((1 << 8) | 1)
   (((0x0be)) - (0x0040)) ((1 << 8) | 1)
  >;
 };

 mmc3_pins: pinmux_mmc3_pins {
  pinctrl-single,pins = <
   (((0x01a4)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   (((0x01a6)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   (((0x01a8)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   (((0x01aa)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   (((0x01ac)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   (((0x01ae)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
  >;
 };

 wlan_pins: pinmux_wlan_pins {
  pinctrl-single,pins = <
   (((0x1bc)) - (0x0040)) (0 | 6)
  >;
 };


 palmas_msecure_pins: palmas_msecure_pins {
  pinctrl-single,pins = <
   (((0x180)) - (0x0040)) (0 | 6)
  >;
 };

 usbhost_pins: pinmux_usbhost_pins {
  pinctrl-single,pins = <
   (((0x0c4)) - (0x0040)) ((1 << 8) | 0)
   (((0x0c6)) - (0x0040)) ((1 << 8) | 0)

   (((0x1de)) - (0x0040)) ((1 << 8) | 0)
   (((0x1e0)) - (0x0040)) ((1 << 8) | 0)

   (((0x0b0)) - (0x0040)) (0 | 6)
   (((0x0ae)) - (0x0040)) (0 | 6)
  >;
 };

 led_gpio_pins: pinmux_led_gpio_pins {
  pinctrl-single,pins = <
   (((0x1d6)) - (0x0040)) (0 | 6)
  >;
 };

 uart1_pins: pinmux_uart1_pins {
  pinctrl-single,pins = <
   (((0x0a0)) - (0x0040)) (0 | 0)
   (((0x0a2)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   (((0x0a4)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   (((0x0a6)) - (0x0040)) (0 | 0)
  >;
 };

 uart3_pins: pinmux_uart3_pins {
  pinctrl-single,pins = <
   (((0x1da)) - (0x0040)) (0 | 0)
   (((0x1dc)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
  >;
 };

 uart5_pins: pinmux_uart5_pins {
  pinctrl-single,pins = <
   (((0x1b0)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   (((0x1b2)) - (0x0040)) (0 | 0)
   (((0x1b4)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   (((0x1b6)) - (0x0040)) (0 | 0)
  >;
 };

 dss_hdmi_pins: pinmux_dss_hdmi_pins {
  pinctrl-single,pins = <
   (((0x13c)) - (0x0040)) ((1 << 8) | 0)
   (((0x140)) - (0x0040)) ((1 << 8) | 0)
   (((0x142)) - (0x0040)) ((1 << 8) | 0)
  >;
 };

 tpd12s015_pins: pinmux_tpd12s015_pins {
  pinctrl-single,pins = <
   (((0x13e)) - (0x0040)) (((1 << 3) | (1 << 8)) | 6)
  >;
 };
};

&omap5_pmx_wkup {
 pinctrl-names = "default";
 pinctrl-0 = <
   &usbhost_wkup_pins
 >;

 palmas_sys_nirq_pins: pinmux_palmas_sys_nirq_pins {
  pinctrl-single,pins = <

   (((0x068)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
  >;
 };

 usbhost_wkup_pins: pinmux_usbhost_wkup_pins {
  pinctrl-single,pins = <
   (((0x05a)) - (0x0040)) (0 | 0)
  >;
 };

 wlcore_irq_pin: pinmux_wlcore_irq_pin {
  pinctrl-single,pins = <
   (((0x40)) - (0x0040)) ((1 << 8) | 6)
  >;
 };
};

&mmc1 {
 vmmc-supply = <&ldo9_reg>;
 bus-width = <4>;
};

&mmc2 {
 vmmc-supply = <&vmmcsd_fixed>;
 bus-width = <8>;
 ti,non-removable;
};

&mmc3 {
 vmmc-supply = <&vmmcsdio_fixed>;
 mmc-pwrseq = <&mmc3_pwrseq>;
 bus-width = <4>;
 non-removable;
 cap-power-off-card;
 pinctrl-names = "default";
 pinctrl-0 = <&mmc3_pins>;
 interrupts-extended = <&wakeupgen 0 94 4
          &omap5_pmx_core 0x16a>;

 #address-cells = <1>;
 #size-cells = <0>;
 wlcore: wlcore@2 {
  compatible = "ti,wl1271";
  reg = <2>;
  pinctrl-names = "default";
  pinctrl-0 = <&wlcore_irq_pin>;
  interrupt-parent = <&gpio1>;
  interrupts = <14 1>;
  ref-clock-frequency = <26000000>;
 };
};

&mmc4 {
 status = "disabled";
};

&mmc5 {
 status = "disabled";
};

&i2c1 {
 pinctrl-names = "default";
 pinctrl-0 = <&i2c1_pins>;

 clock-frequency = <400000>;

 palmas: palmas@48 {
  compatible = "ti,palmas";

  interrupts = <0 7 8>;
  reg = <0x48>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,system-power-controller;
  ti,mux-pad1 = <0xa1>;
  ti,mux-pad2 = <0x1b>;
  pinctrl-names = "default";
  pinctrl-0 = <&palmas_sys_nirq_pins &palmas_msecure_pins>;

  palmas_gpio: gpio {
   compatible = "ti,palmas-gpio";
   gpio-controller;
   #gpio-cells = <2>;
  };

  extcon_usb3: palmas_usb {
   compatible = "ti,palmas-usb-vid";
   ti,enable-vbus-detection;
   ti,enable-id-detection;
   ti,wakeup;
   id-gpios = <&palmas_gpio 0 0>;
  };

  clk32kgaudio: palmas_clk32k@1 {
   compatible = "ti,palmas-clk32kgaudio";
   #clock-cells = <0>;
  };

  rtc {
   compatible = "ti,palmas-rtc";
   interrupt-parent = <&palmas>;
   interrupts = <8 0>;
   ti,backup-battery-chargeable;
   ti,backup-battery-charge-high-current;
  };

  gpadc: gpadc {
   compatible = "ti,palmas-gpadc";
   interrupts = <18 0
          16 0
          17 0>;
   #io-channel-cells = <1>;
   ti,channel0-current-microamp = <5>;
   ti,channel3-current-microamp = <10>;
  };

  palmas_pmic {
   compatible = "ti,palmas-pmic";
   interrupt-parent = <&palmas>;
   interrupts = <14 0>;
   interrupt-names = "short-irq";

   ti,ldo6-vibrator;

   smps123-in-supply = <&vsys_cobra>;
   smps45-in-supply = <&vsys_cobra>;
   smps6-in-supply = <&vsys_cobra>;
   smps7-in-supply = <&vsys_cobra>;
   smps8-in-supply = <&vsys_cobra>;
   smps9-in-supply = <&vsys_cobra>;
   smps10_out2-in-supply = <&vsys_cobra>;
   smps10_out1-in-supply = <&vsys_cobra>;
   ldo1-in-supply = <&vsys_cobra>;
   ldo2-in-supply = <&vsys_cobra>;
   ldo3-in-supply = <&vdds_1v8_main>;
   ldo4-in-supply = <&vdds_1v8_main>;
   ldo5-in-supply = <&vsys_cobra>;
   ldo6-in-supply = <&vdds_1v8_main>;
   ldo7-in-supply = <&vsys_cobra>;
   ldo8-in-supply = <&vsys_cobra>;
   ldo9-in-supply = <&vmmcsd_fixed>;
   ldoln-in-supply = <&vsys_cobra>;
   ldousb-in-supply = <&vsys_cobra>;

   regulators {
    smps123_reg: smps123 {

     regulator-name = "smps123";
     regulator-min-microvolt = < 600000>;
     regulator-max-microvolt = <1500000>;
     regulator-always-on;
     regulator-boot-on;
    };

    smps45_reg: smps45 {

     regulator-name = "smps45";
     regulator-min-microvolt = < 600000>;
     regulator-max-microvolt = <1310000>;
     regulator-always-on;
     regulator-boot-on;
    };

    smps6_reg: smps6 {

     regulator-name = "smps6";
     regulator-min-microvolt = <1350000>;
     regulator-max-microvolt = <1350000>;
     regulator-always-on;
     regulator-boot-on;
    };

    smps7_reg: smps7 {

     regulator-name = "smps7";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
     regulator-always-on;
     regulator-boot-on;
    };

    smps8_reg: smps8 {

     regulator-name = "smps8";
     regulator-min-microvolt = < 600000>;
     regulator-max-microvolt = <1310000>;
     regulator-always-on;
     regulator-boot-on;
    };

    smps9_reg: smps9 {

     regulator-name = "smps9";
     regulator-min-microvolt = <2100000>;
     regulator-max-microvolt = <2100000>;
     ti,smps-range = <0x80>;
    };

    smps10_out2_reg: smps10_out2 {

     regulator-name = "smps10_out2";
     regulator-min-microvolt = <5000000>;
     regulator-max-microvolt = <5000000>;
     regulator-always-on;
     regulator-boot-on;
    };

    smps10_out1_reg: smps10_out1 {

     regulator-name = "smps10_out1";
     regulator-min-microvolt = <5000000>;
     regulator-max-microvolt = <5000000>;
    };

    ldo1_reg: ldo1 {

     regulator-name = "ldo1";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
    };

    ldo2_reg: ldo2 {

     regulator-name = "ldo2";
     regulator-min-microvolt = <2800000>;
     regulator-max-microvolt = <2800000>;

     status = "disabled";
    };

    ldo3_reg: ldo3 {

     regulator-name = "ldo3";
     regulator-min-microvolt = <1500000>;
     regulator-max-microvolt = <1500000>;
     regulator-boot-on;

     status = "disabled";
    };

    ldo4_reg: ldo4 {

     regulator-name = "ldo4";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
    };

    ldo5_reg: ldo5 {

     regulator-name = "ldo5";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
     regulator-always-on;
     regulator-boot-on;
    };

    ldo6_reg: ldo6 {

     regulator-name = "ldo6";
     regulator-min-microvolt = <1200000>;
     regulator-max-microvolt = <1200000>;
     regulator-always-on;
     regulator-boot-on;
    };

    ldo7_reg: ldo7 {

     regulator-name = "ldo7";
     regulator-min-microvolt = <2000000>;
     regulator-max-microvolt = <2000000>;

     status = "disabled";
    };

    ldo8_reg: ldo8 {

     regulator-name = "ldo8";
     regulator-min-microvolt = <3000000>;
     regulator-max-microvolt = <3000000>;
     regulator-boot-on;

     status = "disabled";
    };

    ldo9_reg: ldo9 {

     regulator-name = "ldo9";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <3000000>;
     regulator-boot-on;
    };

    ldoln_reg: ldoln {

     regulator-name = "ldoln";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
     regulator-always-on;
     regulator-boot-on;
    };

    ldousb_reg: ldousb {

     regulator-name = "ldousb";
     regulator-min-microvolt = <3250000>;
     regulator-max-microvolt = <3250000>;
     regulator-always-on;
     regulator-boot-on;
    };

    regen3_reg: regen3 {

     regulator-name = "regen3";
     regulator-always-on;
     regulator-boot-on;
    };
   };
  };

  palmas_power_button: palmas_power_button {
   compatible = "ti,palmas-pwrbutton";
   interrupt-parent = <&palmas>;
   interrupts = <1 2>;
   wakeup-source;
  };
 };

 twl6040: twl@4b {
  compatible = "ti,twl6040";
  #clock-cells = <0>;
  reg = <0x4b>;

  pinctrl-names = "default";
  pinctrl-0 = <&twl6040_pins>;


  interrupts = <0 119 8>;



  vio-supply = <&smps7_reg>;
  v2v1-supply = <&smps9_reg>;
  enable-active-high;

  clocks = <&clk32kgaudio>, <&fref_xtal_ck>;
  clock-names = "clk32k", "mclk";
 };
};

&mcpdm {
 pinctrl-names = "default";
 pinctrl-0 = <&mcpdm_pins>;

 clocks = <&twl6040>;
 clock-names = "pdmclk";

 status = "okay";
};

&mcbsp1 {
 pinctrl-names = "default";
 pinctrl-0 = <&mcbsp1_pins>;
 status = "okay";
};

&mcbsp2 {
 pinctrl-names = "default";
 pinctrl-0 = <&mcbsp2_pins>;
 status = "okay";
};

&usbhshost {
 port2-mode = "ehci-hsic";
 port3-mode = "ehci-hsic";
};

&usbhsehci {
 phys = <0 &hsusb2_phy &hsusb3_phy>;
};

&usb3 {
 extcon = <&extcon_usb3>;
 vbus-supply = <&smps10_out1_reg>;
};

&mcspi1 {

};

&mcspi2 {
 pinctrl-names = "default";
 pinctrl-0 = <&mcspi2_pins>;
};

&mcspi3 {
 pinctrl-names = "default";
 pinctrl-0 = <&mcspi3_pins>;
};

&uart1 {
 pinctrl-names = "default";
 pinctrl-0 = <&uart1_pins>;
};

&uart3 {
 pinctrl-names = "default";
 pinctrl-0 = <&uart3_pins>;
 interrupts-extended = <&wakeupgen 0 74 4>,
         <&omap5_pmx_core 0x19c>;
};

&uart5 {
 pinctrl-names = "default";
 pinctrl-0 = <&uart5_pins>;
};

&cpu0 {
 cpu0-supply = <&smps123_reg>;
};

&dss {
 status = "ok";
};

&hdmi {
 status = "ok";



 pinctrl-names = "default";
 pinctrl-0 = <&dss_hdmi_pins>;

 port {
  hdmi_out: endpoint {
   remote-endpoint = <&tpd12s015_in>;
  };
 };
};
# 12 "arch/arm/boot/dts/omap5-igep0050.dts" 2

/ {
 model = "IGEPv5";
 compatible = "isee,omap5-igep0050", "ti,omap5";

 memory@80000000 {
  device_type = "memory";
  reg = <0x0 0x80000000 0 0x7f000000>;
 };

 aliases {
  ethernet = &ethernet;
 };

 gpio_keys {
  compatible = "gpio-keys";
  pinctrl-0 = <&power_button_pin>;
  pinctrl-names = "default";

  power-button {
   label = "Power Button";
   linux,code = <116>;
   gpios = <&gpio4 22 1>;
  };
 };

 leds {
  compatible = "gpio-leds";
  led@1 {
   label = "board:green:usr0";
   gpios = <&tca6416 1 0>;
   default-state = "off";
  };
  led@2 {
   label = "board:red:usr1";
   gpios = <&tca6416 2 0>;
   default-state = "off";
  };
  led@3 {
   label = "board:blue:usr1";
   gpios = <&tca6416 3 0>;
   default-state = "off";
  };
 };
};

&hdmi {
 vdda-supply = <&ldo7_reg>;
};

&i2c4 {
 pinctrl-names = "default";
 pinctrl-0 = <&i2c4_pins>;

 tca6416: tca6416@21 {
  compatible = "ti,tca6416";
  reg = <0x21>;
  gpio-controller;
  #gpio-cells = <2>;
 };
};


&ldo4_reg {
 regulator-min-microvolt = <2000000>;
 regulator-max-microvolt = <2000000>;
};





&ldo7_reg {
 status = "okay";
 regulator-min-microvolt = <1800000>;
 regulator-max-microvolt = <1800000>;
};

&omap5_pmx_core {
 i2c4_pins: pinmux_i2c4_pins {
  pinctrl-single,pins = <
   (((0x0f8)) - (0x0040)) ((1 << 8) | 0)
   (((0x0fa)) - (0x0040)) ((1 << 8) | 0)
  >;
 };

 power_button_pin: pinctrl_power_button_pin {
  pinctrl-single,pins = <
   (((0x086)) - (0x0040)) ((1 << 8) | 6)
  >;
 };
};

&tpd12s015 {
 gpios = <&tca6416 11 0>,
  <&tca6416 12 0>,
  <&gpio7 1 0>,
  <&gpio7 2 0>,
  <&gpio7 3 0>;
};

&twl6040 {
 ti,audpwron-gpio = <&gpio5 16 0>;
};

&twl6040_pins {
 pinctrl-single,pins = <
  (((0x1c4)) - (0x0040)) (0 | 6)
  (((0x1ca)) - (0x0040)) (0 | 6)
 >;
};

&usbhsehci {
 #address-cells = <1>;
 #size-cells = <0>;

 hub@2 {
  compatible = "usb424,3503";
  reg = <2>;
  #address-cells = <1>;
  #size-cells = <0>;

  ethernet: usbether@3 {
   compatible = "usb424,7500";
   reg = <3>;
  };
 };
};
