

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Tue Aug  6 22:46:33 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       OPT_LP1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.781|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10181|  10181|  10181|  10181|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                                  |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |  10179|  10179|        45|          5|          1|  2028|    yes   |
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    754|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     20|    1486|   3131|    -|
|Memory           |        4|      -|      32|      3|    -|
|Multiplexer      |        -|      -|       -|    689|    -|
|Register         |        0|      -|    2855|    704|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|     21|    4373|   5281|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      9|       4|      9|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_fadd_32ns_32ncud_U1  |cnn_fadd_32ns_32ncud  |        0|      2|  227|  403|    0|
    |cnn_fadd_32ns_32ncud_U2  |cnn_fadd_32ns_32ncud  |        0|      2|  227|  403|    0|
    |cnn_fadd_32ns_32ncud_U3  |cnn_fadd_32ns_32ncud  |        0|      2|  227|  403|    0|
    |cnn_fadd_32ns_32ncud_U4  |cnn_fadd_32ns_32ncud  |        0|      2|  227|  403|    0|
    |cnn_fcmp_32ns_32neOg_U9  |cnn_fcmp_32ns_32neOg  |        0|      0|   66|  239|    0|
    |cnn_fmul_32ns_32ndEe_U5  |cnn_fmul_32ns_32ndEe  |        0|      3|  128|  320|    0|
    |cnn_fmul_32ns_32ndEe_U6  |cnn_fmul_32ns_32ndEe  |        0|      3|  128|  320|    0|
    |cnn_fmul_32ns_32ndEe_U7  |cnn_fmul_32ns_32ndEe  |        0|      3|  128|  320|    0|
    |cnn_fmul_32ns_32ndEe_U8  |cnn_fmul_32ns_32ndEe  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|     20| 1486| 3131|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |cnn_mac_muladd_6nfYi_U10  |cnn_mac_muladd_6nfYi  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_1_bias_U     |conv_1_conv_1_bias    |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_U  |conv_1_conv_1_weibkb  |        4|   0|   0|    0|    54|   32|     1|         1728|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                      |        4|  32|   3|    0|    60|   64|     2|         1920|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_fu_854_p2        |     +    |      0|  0|  15|           7|           1|
    |add_ln14_fu_1134_p2       |     +    |      0|  0|  12|           3|           2|
    |add_ln23_10_fu_1003_p2    |     +    |      0|  0|  13|          11|          11|
    |add_ln23_11_fu_794_p2     |     +    |      0|  0|  15|           2|           5|
    |add_ln23_12_fu_901_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln23_13_fu_1008_p2    |     +    |      0|  0|  13|          11|          11|
    |add_ln23_14_fu_1017_p2    |     +    |      0|  0|  13|          11|          11|
    |add_ln23_15_fu_817_p2     |     +    |      0|  0|  13|           3|           4|
    |add_ln23_16_fu_914_p2     |     +    |      0|  0|  15|           4|           5|
    |add_ln23_17_fu_925_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln23_18_fu_1033_p2    |     +    |      0|  0|  15|           5|           6|
    |add_ln23_19_fu_1074_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln23_1_fu_576_p2      |     +    |      0|  0|  15|           5|           2|
    |add_ln23_20_fu_1084_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln23_21_fu_843_p2     |     +    |      0|  0|  13|           3|           4|
    |add_ln23_22_fu_939_p2     |     +    |      0|  0|  15|           4|           5|
    |add_ln23_23_fu_950_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln23_24_fu_1055_p2    |     +    |      0|  0|  15|           5|           6|
    |add_ln23_25_fu_1094_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln23_26_fu_1104_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln23_3_fu_722_p2      |     +    |      0|  0|  15|           1|           5|
    |add_ln23_4_fu_754_p2      |     +    |      0|  0|  13|          11|          11|
    |add_ln23_5_fu_888_p2      |     +    |      0|  0|  13|          11|          11|
    |add_ln23_6_fu_989_p2      |     +    |      0|  0|  13|          11|          11|
    |add_ln23_7_fu_765_p2      |     +    |      0|  0|  15|           2|           5|
    |add_ln23_8_fu_783_p2      |     +    |      0|  0|  13|          11|          11|
    |add_ln23_9_fu_994_p2      |     +    |      0|  0|  13|          11|          11|
    |add_ln23_fu_646_p2        |     +    |      0|  0|  15|           2|           5|
    |add_ln30_2_fu_1178_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln30_3_fu_1245_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln30_fu_668_p2        |     +    |      0|  0|  15|           5|           5|
    |add_ln8_fu_588_p2         |     +    |      0|  0|  13|          11|           1|
    |c_fu_570_p2               |     +    |      0|  0|  15|           5|           1|
    |r_fu_564_p2               |     +    |      0|  0|  15|           5|           1|
    |sub_ln23_1_fu_882_p2      |     -    |      0|  0|  13|          11|          11|
    |sub_ln23_2_fu_983_p2      |     -    |      0|  0|  13|          11|          11|
    |sub_ln23_fu_640_p2        |     -    |      0|  0|  13|          11|          11|
    |sub_ln30_fu_1169_p2       |     -    |      0|  0|  12|          12|          12|
    |and_ln29_13_fu_1291_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln29_fu_1226_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln30_fu_716_p2        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_594_p2       |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln14_fu_710_p2       |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln29_27_fu_1214_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_28_fu_1273_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_29_fu_1279_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_fu_1208_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_582_p2        |   icmp   |      0|  0|  13|          11|           6|
    |or_ln14_fu_828_p2         |    or    |      0|  0|   3|           3|           1|
    |or_ln29_13_fu_1285_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln29_fu_1220_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln30_fu_728_p2         |    or    |      0|  0|   2|           1|           1|
    |select_ln11_fu_1139_p3    |  select  |      0|  0|   7|           1|           1|
    |select_ln29_1_fu_1297_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln29_fu_1232_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln30_1_fu_608_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln30_2_fu_652_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln30_3_fu_660_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln30_4_fu_688_p3   |  select  |      0|  0|   5|           1|           1|
    |select_ln30_5_fu_696_p3   |  select  |      0|  0|   5|           1|           2|
    |select_ln30_6_fu_734_p3   |  select  |      0|  0|   3|           1|           1|
    |select_ln30_7_fu_742_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln30_8_fu_771_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln30_9_fu_800_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln30_fu_600_p3     |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln30_fu_704_p2        |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 754|         381|         395|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter8                    |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_458_p4               |   9|          2|    5|         10|
    |ap_phi_mux_f_0_0_phi_fu_469_p4             |   9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten30_phi_fu_425_p4  |   9|          2|   11|         22|
    |ap_phi_mux_indvar_flatten_phi_fu_447_p4    |   9|          2|    7|         14|
    |ap_phi_mux_r_0_phi_fu_436_p4               |   9|          2|    5|         10|
    |c_0_reg_454                                |   9|          2|    5|         10|
    |conv_1_bias_address0                       |  15|          3|    3|          9|
    |conv_1_weights_address0                    |  33|          6|    6|         36|
    |conv_1_weights_address1                    |  33|          6|    6|         36|
    |conv_1_weights_address2                    |  27|          5|    6|         30|
    |conv_1_weights_address3                    |  27|          5|    6|         30|
    |conv_out_0_address0                        |  15|          3|   11|         33|
    |conv_out_0_d0                              |  15|          3|   32|         96|
    |conv_out_1_address0                        |  15|          3|   11|         33|
    |conv_out_1_d0                              |  15|          3|   32|         96|
    |f_0_0_reg_465                              |   9|          2|    3|          6|
    |grp_fu_476_p0                              |  33|          6|   32|        192|
    |grp_fu_476_p1                              |  33|          6|   32|        192|
    |grp_fu_481_p0                              |  33|          6|   32|        192|
    |grp_fu_481_p1                              |  33|          6|   32|        192|
    |grp_fu_486_p0                              |  33|          6|   32|        192|
    |grp_fu_486_p1                              |  33|          6|   32|        192|
    |grp_fu_490_p0                              |  33|          6|   32|        192|
    |grp_fu_490_p1                              |  33|          6|   32|        192|
    |grp_fu_500_p1                              |  15|          3|   32|         96|
    |grp_fu_519_p0                              |  15|          3|   32|         96|
    |indvar_flatten30_reg_421                   |   9|          2|   11|         22|
    |indvar_flatten_reg_443                     |   9|          2|    7|         14|
    |input_r_address0                           |  33|          6|   10|         60|
    |input_r_address1                           |  27|          5|   10|         50|
    |r_0_reg_432                                |   9|          2|    5|         10|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 689|        132|  517|       2371|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln11_reg_1443            |   7|   0|    7|          0|
    |add_ln14_reg_1652            |   3|   0|    3|          0|
    |add_ln23_10_reg_1500         |  11|   0|   11|          0|
    |add_ln23_14_reg_1510         |  11|   0|   11|          0|
    |add_ln23_6_reg_1490          |  11|   0|   11|          0|
    |add_ln30_3_reg_1804          |  11|   0|   12|          1|
    |add_ln30_reg_1346            |   5|   0|    5|          0|
    |add_ln8_reg_1320             |  11|   0|   11|          0|
    |ap_CS_fsm                    |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8      |   1|   0|    1|          0|
    |c_0_reg_454                  |   5|   0|    5|          0|
    |conv_1_bias_load_1_reg_1787  |  32|   0|   32|          0|
    |conv_1_bias_load_reg_1777    |  32|   0|   32|          0|
    |f_0_0_reg_465                |   3|   0|    3|          0|
    |icmp_ln11_reg_1325           |   1|   0|    1|          0|
    |icmp_ln8_reg_1316            |   1|   0|    1|          0|
    |indvar_flatten30_reg_421     |  11|   0|   11|          0|
    |indvar_flatten_reg_443       |   7|   0|    7|          0|
    |or_ln14_reg_1419             |   2|   0|    3|          1|
    |r_0_reg_432                  |   5|   0|    5|          0|
    |reg_558                      |  32|   0|   32|          0|
    |select_ln11_reg_1657         |   7|   0|    7|          0|
    |select_ln30_1_reg_1330       |   5|   0|    5|          0|
    |select_ln30_2_reg_1340       |   5|   0|    5|          0|
    |select_ln30_6_reg_1361       |   3|   0|    3|          0|
    |select_ln30_7_reg_1371       |   5|   0|    5|          0|
    |select_ln30_9_reg_1399       |   5|   0|    5|          0|
    |sub_ln23_1_reg_1448          |   9|   0|   11|          2|
    |sub_ln23_reg_1335            |   9|   0|   11|          2|
    |tmp_0_0_1_reg_1536           |  32|   0|   32|          0|
    |tmp_0_0_2_reg_1587           |  32|   0|   32|          0|
    |tmp_0_1_1_reg_1627           |  32|   0|   32|          0|
    |tmp_0_1_2_reg_1632           |  32|   0|   32|          0|
    |tmp_0_1_reg_1592             |  32|   0|   32|          0|
    |tmp_0_2_1_reg_1667           |  32|   0|   32|          0|
    |tmp_0_2_2_reg_1687           |  32|   0|   32|          0|
    |tmp_0_2_reg_1662             |  32|   0|   32|          0|
    |tmp_1_0_1_reg_1562           |  32|   0|   32|          0|
    |tmp_1_0_2_reg_1607           |  32|   0|   32|          0|
    |tmp_1_1_1_reg_1642           |  32|   0|   32|          0|
    |tmp_1_1_2_reg_1647           |  32|   0|   32|          0|
    |tmp_1_1_reg_1612             |  32|   0|   32|          0|
    |tmp_1_2_1_reg_1677           |  32|   0|   32|          0|
    |tmp_1_2_2_reg_1697           |  32|   0|   32|          0|
    |tmp_1_2_reg_1672             |  32|   0|   32|          0|
    |tmp_1_reg_1557               |  32|   0|   32|          0|
    |tmp_2_reg_1531               |  32|   0|   32|          0|
    |tmp_31_reg_1356              |   4|   0|    4|          0|
    |trunc_ln30_reg_1352          |   1|   0|    1|          0|
    |w_sum_1_reg_1797             |  32|   0|   32|          0|
    |w_sum_4_0_0_1_reg_1702       |  32|   0|   32|          0|
    |w_sum_4_0_0_2_reg_1712       |  32|   0|   32|          0|
    |w_sum_4_0_1_1_reg_1732       |  32|   0|   32|          0|
    |w_sum_4_0_1_2_reg_1742       |  32|   0|   32|          0|
    |w_sum_4_0_1_reg_1722         |  32|   0|   32|          0|
    |w_sum_4_0_2_1_reg_1762       |  32|   0|   32|          0|
    |w_sum_4_0_2_reg_1752         |  32|   0|   32|          0|
    |w_sum_4_1_0_1_reg_1707       |  32|   0|   32|          0|
    |w_sum_4_1_0_2_reg_1717       |  32|   0|   32|          0|
    |w_sum_4_1_1_1_reg_1737       |  32|   0|   32|          0|
    |w_sum_4_1_1_2_reg_1747       |  32|   0|   32|          0|
    |w_sum_4_1_1_reg_1727         |  32|   0|   32|          0|
    |w_sum_4_1_2_1_reg_1767       |  32|   0|   32|          0|
    |w_sum_4_1_2_2_reg_1792       |  32|   0|   32|          0|
    |w_sum_4_1_2_reg_1757         |  32|   0|   32|          0|
    |w_sum_4_1_reg_1692           |  32|   0|   32|          0|
    |w_sum_4_reg_1682             |  32|   0|   32|          0|
    |zext_ln23_16_reg_1515        |   3|   0|    6|          3|
    |zext_ln23_26_reg_1541        |   2|   0|    6|          4|
    |zext_ln23_5_reg_1428         |   2|   0|   64|         62|
    |zext_ln23_reg_1404           |   3|   0|   64|         61|
    |zext_ln30_2_reg_1377         |   5|   0|   11|          6|
    |zext_ln30_4_reg_1388         |   5|   0|   11|          6|
    |zext_ln30_5_reg_1459         |   5|   0|   11|          6|
    |icmp_ln8_reg_1316            |  64|  32|    1|          0|
    |or_ln14_reg_1419             |  64|  32|    3|          1|
    |select_ln30_6_reg_1361       |  64|  32|    3|          0|
    |select_ln30_7_reg_1371       |  64|  32|    5|          0|
    |tmp_0_0_2_reg_1587           |  64|  32|   32|          0|
    |tmp_0_1_1_reg_1627           |  64|  32|   32|          0|
    |tmp_0_1_2_reg_1632           |  64|  32|   32|          0|
    |tmp_0_1_reg_1592             |  64|  32|   32|          0|
    |tmp_0_2_1_reg_1667           |  64|  32|   32|          0|
    |tmp_0_2_2_reg_1687           |  64|  32|   32|          0|
    |tmp_0_2_reg_1662             |  64|  32|   32|          0|
    |tmp_1_0_2_reg_1607           |  64|  32|   32|          0|
    |tmp_1_1_1_reg_1642           |  64|  32|   32|          0|
    |tmp_1_1_2_reg_1647           |  64|  32|   32|          0|
    |tmp_1_1_reg_1612             |  64|  32|   32|          0|
    |tmp_1_2_1_reg_1677           |  64|  32|   32|          0|
    |tmp_1_2_2_reg_1697           |  64|  32|   32|          0|
    |tmp_1_2_reg_1672             |  64|  32|   32|          0|
    |tmp_31_reg_1356              |  64|  32|    4|          0|
    |trunc_ln30_reg_1352          |  64|  32|    1|          0|
    |zext_ln23_5_reg_1428         |  64|  32|   64|         62|
    |zext_ln23_reg_1404           |  64|  32|   64|         61|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |2855| 704| 2194|        278|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_r_address0     | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce0          | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0           |  in |   32|  ap_memory |    input_r   |     array    |
|input_r_address1     | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce1          | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q1           |  in |   32|  ap_memory |    input_r   |     array    |
|conv_out_0_address0  | out |   11|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_ce0       | out |    1|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_we0       | out |    1|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_d0        | out |   32|  ap_memory |  conv_out_0  |     array    |
|conv_out_1_address0  | out |   11|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_ce0       | out |    1|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_we0       | out |    1|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_d0        | out |   32|  ap_memory |  conv_out_1  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 45


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 1
  Pipeline-0 : II = 5, D = 45, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 47 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 2 
47 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 48 [1/1] (1.76ns)   --->   "br label %1" [cnn/conv_1.cpp:8]   --->   Operation 48 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 10.5>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_flatten30 = phi i11 [ 0, %0 ], [ %add_ln8, %2 ]" [cnn/conv_1.cpp:8]   --->   Operation 49 'phi' 'indvar_flatten30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %select_ln30_1, %2 ]" [cnn/conv_1.cpp:30]   --->   Operation 50 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %0 ], [ %select_ln11, %2 ]" [cnn/conv_1.cpp:11]   --->   Operation 51 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %0 ], [ %select_ln30_7, %2 ]" [cnn/conv_1.cpp:30]   --->   Operation 52 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%f_0_0 = phi i3 [ 0, %0 ], [ %add_ln14, %2 ]" [cnn/conv_1.cpp:14]   --->   Operation 53 'phi' 'f_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [cnn/conv_1.cpp:23]   --->   Operation 54 'add' 'r' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.78ns)   --->   "%c = add i5 %c_0, 1" [cnn/conv_1.cpp:23]   --->   Operation 55 'add' 'c' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.78ns)   --->   "%add_ln23_1 = add i5 %c_0, 2" [cnn/conv_1.cpp:23]   --->   Operation 56 'add' 'add_ln23_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.88ns)   --->   "%icmp_ln8 = icmp eq i11 %indvar_flatten30, -20" [cnn/conv_1.cpp:8]   --->   Operation 57 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.63ns)   --->   "%add_ln8 = add i11 %indvar_flatten30, 1" [cnn/conv_1.cpp:8]   --->   Operation 58 'add' 'add_ln8' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %3, label %Filter1_Loop_begin" [cnn/conv_1.cpp:8]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.48ns)   --->   "%icmp_ln11 = icmp eq i7 %indvar_flatten, -50" [cnn/conv_1.cpp:11]   --->   Operation 60 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.21ns)   --->   "%select_ln30 = select i1 %icmp_ln11, i5 0, i5 %c_0" [cnn/conv_1.cpp:30]   --->   Operation 61 'select' 'select_ln30' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.21ns)   --->   "%select_ln30_1 = select i1 %icmp_ln11, i5 %r, i5 %r_0" [cnn/conv_1.cpp:30]   --->   Operation 62 'select' 'select_ln30_1' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln30_1, i5 0)" [cnn/conv_1.cpp:23]   --->   Operation 63 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i10 %tmp to i11" [cnn/conv_1.cpp:23]   --->   Operation 64 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_28 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln30_1, i2 0)" [cnn/conv_1.cpp:23]   --->   Operation 65 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i7 %tmp_28 to i11" [cnn/conv_1.cpp:23]   --->   Operation 66 'zext' 'zext_ln23_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.73ns)   --->   "%sub_ln23 = sub i11 %zext_ln23_1, %zext_ln23_2" [cnn/conv_1.cpp:23]   --->   Operation 67 'sub' 'sub_ln23' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.78ns)   --->   "%add_ln23 = add i5 2, %r_0" [cnn/conv_1.cpp:23]   --->   Operation 68 'add' 'add_ln23' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.21ns)   --->   "%select_ln30_2 = select i1 %icmp_ln11, i5 %add_ln23, i5 %r" [cnn/conv_1.cpp:30]   --->   Operation 69 'select' 'select_ln30_2' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%select_ln30_3 = select i1 %icmp_ln11, i5 3, i5 2" [cnn/conv_1.cpp:30]   --->   Operation 70 'select' 'select_ln30_3' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln30 = add i5 %r_0, %select_ln30_3" [cnn/conv_1.cpp:30]   --->   Operation 71 'add' 'add_ln30' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i5 %select_ln30_1 to i1" [cnn/conv_1.cpp:30]   --->   Operation 72 'trunc' 'trunc_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_31 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %select_ln30_1, i32 1, i32 4)" [cnn/conv_1.cpp:30]   --->   Operation 73 'partselect' 'tmp_31' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_8)   --->   "%select_ln30_4 = select i1 %icmp_ln11, i5 1, i5 %c" [cnn/conv_1.cpp:30]   --->   Operation 74 'select' 'select_ln30_4' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_9)   --->   "%select_ln30_5 = select i1 %icmp_ln11, i5 2, i5 %add_ln23_1" [cnn/conv_1.cpp:30]   --->   Operation 75 'select' 'select_ln30_5' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln30)   --->   "%xor_ln30 = xor i1 %icmp_ln11, true" [cnn/conv_1.cpp:30]   --->   Operation 76 'xor' 'xor_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (1.13ns)   --->   "%icmp_ln14 = icmp eq i3 %f_0_0, -2" [cnn/conv_1.cpp:14]   --->   Operation 77 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln30 = and i1 %icmp_ln14, %xor_ln30" [cnn/conv_1.cpp:30]   --->   Operation 78 'and' 'and_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (1.78ns)   --->   "%add_ln23_3 = add i5 1, %select_ln30" [cnn/conv_1.cpp:23]   --->   Operation 79 'add' 'add_ln23_3' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_6)   --->   "%or_ln30 = or i1 %and_ln30, %icmp_ln11" [cnn/conv_1.cpp:30]   --->   Operation 80 'or' 'or_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln30_6 = select i1 %or_ln30, i3 0, i3 %f_0_0" [cnn/conv_1.cpp:30]   --->   Operation 81 'select' 'select_ln30_6' <Predicate = (!icmp_ln8)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (1.21ns)   --->   "%select_ln30_7 = select i1 %and_ln30, i5 %add_ln23_3, i5 %select_ln30" [cnn/conv_1.cpp:30]   --->   Operation 82 'select' 'select_ln30_7' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i5 %select_ln30_7 to i11" [cnn/conv_1.cpp:30]   --->   Operation 83 'zext' 'zext_ln30_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.63ns)   --->   "%add_ln23_4 = add i11 %sub_ln23, %zext_ln30_2" [cnn/conv_1.cpp:23]   --->   Operation 84 'add' 'add_ln23_4' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln23_8 = zext i11 %add_ln23_4 to i64" [cnn/conv_1.cpp:23]   --->   Operation 85 'zext' 'zext_ln23_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [784 x float]* %input_r, i64 0, i64 %zext_ln23_8" [cnn/conv_1.cpp:23]   --->   Operation 86 'getelementptr' 'input_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (1.78ns)   --->   "%add_ln23_7 = add i5 2, %select_ln30" [cnn/conv_1.cpp:23]   --->   Operation 87 'add' 'add_ln23_7' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln30_8 = select i1 %and_ln30, i5 %add_ln23_7, i5 %select_ln30_4" [cnn/conv_1.cpp:30]   --->   Operation 88 'select' 'select_ln30_8' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln30_4 = zext i5 %select_ln30_8 to i11" [cnn/conv_1.cpp:30]   --->   Operation 89 'zext' 'zext_ln30_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (1.63ns)   --->   "%add_ln23_8 = add i11 %sub_ln23, %zext_ln30_4" [cnn/conv_1.cpp:23]   --->   Operation 90 'add' 'add_ln23_8' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln23_10 = zext i11 %add_ln23_8 to i64" [cnn/conv_1.cpp:23]   --->   Operation 91 'zext' 'zext_ln23_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr [784 x float]* %input_r, i64 0, i64 %zext_ln23_10" [cnn/conv_1.cpp:23]   --->   Operation 92 'getelementptr' 'input_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (1.78ns)   --->   "%add_ln23_11 = add i5 3, %select_ln30" [cnn/conv_1.cpp:23]   --->   Operation 93 'add' 'add_ln23_11' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln30_9 = select i1 %and_ln30, i5 %add_ln23_11, i5 %select_ln30_5" [cnn/conv_1.cpp:30]   --->   Operation 94 'select' 'select_ln30_9' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i3 %select_ln30_6 to i64" [cnn/conv_1.cpp:23]   --->   Operation 95 'zext' 'zext_ln23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln23_18 = zext i3 %select_ln30_6 to i4" [cnn/conv_1.cpp:23]   --->   Operation 96 'zext' 'zext_ln23_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%conv_1_weights_addr = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23" [cnn/conv_1.cpp:23]   --->   Operation 97 'getelementptr' 'conv_1_weights_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (1.73ns)   --->   "%add_ln23_15 = add i4 6, %zext_ln23_18" [cnn/conv_1.cpp:23]   --->   Operation 98 'add' 'add_ln23_15' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln23_19 = zext i4 %add_ln23_15 to i64" [cnn/conv_1.cpp:23]   --->   Operation 99 'zext' 'zext_ln23_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_1 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_19" [cnn/conv_1.cpp:23]   --->   Operation 100 'getelementptr' 'conv_1_weights_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 101 [2/2] (3.25ns)   --->   "%conv_1_weights_load = load float* %conv_1_weights_addr, align 8" [cnn/conv_1.cpp:23]   --->   Operation 101 'load' 'conv_1_weights_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_2 : Operation 102 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [cnn/conv_1.cpp:23]   --->   Operation 102 'load' 'input_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_2 : Operation 103 [2/2] (3.25ns)   --->   "%conv_1_weights_load_1 = load float* %conv_1_weights_addr_1, align 8" [cnn/conv_1.cpp:23]   --->   Operation 103 'load' 'conv_1_weights_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_2 : Operation 104 [2/2] (3.25ns)   --->   "%input_load_1 = load float* %input_addr_3, align 4" [cnn/conv_1.cpp:23]   --->   Operation 104 'load' 'input_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %trunc_ln30, label %branch3, label %branch2" [cnn/conv_1.cpp:30]   --->   Operation 105 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%or_ln14 = or i3 %select_ln30_6, 1" [cnn/conv_1.cpp:14]   --->   Operation 106 'or' 'or_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln23_5 = zext i3 %or_ln14 to i64" [cnn/conv_1.cpp:23]   --->   Operation 107 'zext' 'zext_ln23_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln23_28 = zext i3 %or_ln14 to i4" [cnn/conv_1.cpp:23]   --->   Operation 108 'zext' 'zext_ln23_28' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_9 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_5" [cnn/conv_1.cpp:23]   --->   Operation 109 'getelementptr' 'conv_1_weights_addr_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (1.73ns)   --->   "%add_ln23_21 = add i4 6, %zext_ln23_28" [cnn/conv_1.cpp:23]   --->   Operation 110 'add' 'add_ln23_21' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln23_29 = zext i4 %add_ln23_21 to i64" [cnn/conv_1.cpp:23]   --->   Operation 111 'zext' 'zext_ln23_29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_10 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_29" [cnn/conv_1.cpp:23]   --->   Operation 112 'getelementptr' 'conv_1_weights_addr_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 113 [2/2] (3.25ns)   --->   "%conv_1_weights_load_9 = load float* %conv_1_weights_addr_9, align 4" [cnn/conv_1.cpp:23]   --->   Operation 113 'load' 'conv_1_weights_load_9' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_2 : Operation 114 [2/2] (3.25ns)   --->   "%conv_1_weights_load_10 = load float* %conv_1_weights_addr_10, align 4" [cnn/conv_1.cpp:23]   --->   Operation 114 'load' 'conv_1_weights_load_10' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "br i1 %trunc_ln30, label %branch1, label %branch0" [cnn/conv_1.cpp:30]   --->   Operation 115 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (1.87ns)   --->   "%add_ln11 = add i7 %indvar_flatten, 1" [cnn/conv_1.cpp:11]   --->   Operation 116 'add' 'add_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 16.7>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_29 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln30_2, i5 0)" [cnn/conv_1.cpp:23]   --->   Operation 117 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i10 %tmp_29 to i11" [cnn/conv_1.cpp:23]   --->   Operation 118 'zext' 'zext_ln23_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_30 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln30_2, i2 0)" [cnn/conv_1.cpp:23]   --->   Operation 119 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln23_4 = zext i7 %tmp_30 to i11" [cnn/conv_1.cpp:23]   --->   Operation 120 'zext' 'zext_ln23_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (1.73ns)   --->   "%sub_ln23_1 = sub i11 %zext_ln23_3, %zext_ln23_4" [cnn/conv_1.cpp:23]   --->   Operation 121 'sub' 'sub_ln23_1' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (1.63ns)   --->   "%add_ln23_5 = add i11 %sub_ln23_1, %zext_ln30_2" [cnn/conv_1.cpp:23]   --->   Operation 122 'add' 'add_ln23_5' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln23_9 = zext i11 %add_ln23_5 to i64" [cnn/conv_1.cpp:23]   --->   Operation 123 'zext' 'zext_ln23_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [784 x float]* %input_r, i64 0, i64 %zext_ln23_9" [cnn/conv_1.cpp:23]   --->   Operation 124 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln30_5 = zext i5 %select_ln30_9 to i11" [cnn/conv_1.cpp:30]   --->   Operation 125 'zext' 'zext_ln30_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (1.63ns)   --->   "%add_ln23_12 = add i11 %sub_ln23, %zext_ln30_5" [cnn/conv_1.cpp:23]   --->   Operation 126 'add' 'add_ln23_12' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln23_12 = zext i11 %add_ln23_12 to i64" [cnn/conv_1.cpp:23]   --->   Operation 127 'zext' 'zext_ln23_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%input_addr_6 = getelementptr [784 x float]* %input_r, i64 0, i64 %zext_ln23_12" [cnn/conv_1.cpp:23]   --->   Operation 128 'getelementptr' 'input_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln23_17 = zext i3 %select_ln30_6 to i5" [cnn/conv_1.cpp:23]   --->   Operation 129 'zext' 'zext_ln23_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (1.78ns)   --->   "%add_ln23_16 = add i5 12, %zext_ln23_17" [cnn/conv_1.cpp:23]   --->   Operation 130 'add' 'add_ln23_16' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln23_20 = zext i5 %add_ln23_16 to i64" [cnn/conv_1.cpp:23]   --->   Operation 131 'zext' 'zext_ln23_20' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_2 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_20" [cnn/conv_1.cpp:23]   --->   Operation 132 'getelementptr' 'conv_1_weights_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (1.78ns)   --->   "%add_ln23_17 = add i5 -14, %zext_ln23_17" [cnn/conv_1.cpp:23]   --->   Operation 133 'add' 'add_ln23_17' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln23_21 = zext i5 %add_ln23_17 to i64" [cnn/conv_1.cpp:23]   --->   Operation 134 'zext' 'zext_ln23_21' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_3 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_21" [cnn/conv_1.cpp:23]   --->   Operation 135 'getelementptr' 'conv_1_weights_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 136 [1/2] (3.25ns)   --->   "%conv_1_weights_load = load float* %conv_1_weights_addr, align 8" [cnn/conv_1.cpp:23]   --->   Operation 136 'load' 'conv_1_weights_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 137 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [cnn/conv_1.cpp:23]   --->   Operation 137 'load' 'input_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_3 : Operation 138 [2/2] (13.5ns)   --->   "%tmp_2 = fmul float %conv_1_weights_load, %input_load" [cnn/conv_1.cpp:23]   --->   Operation 138 'fmul' 'tmp_2' <Predicate = (!icmp_ln8)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/2] (3.25ns)   --->   "%conv_1_weights_load_1 = load float* %conv_1_weights_addr_1, align 8" [cnn/conv_1.cpp:23]   --->   Operation 139 'load' 'conv_1_weights_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 140 [1/2] (3.25ns)   --->   "%input_load_1 = load float* %input_addr_3, align 4" [cnn/conv_1.cpp:23]   --->   Operation 140 'load' 'input_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_3 : Operation 141 [2/2] (13.5ns)   --->   "%tmp_0_0_1 = fmul float %conv_1_weights_load_1, %input_load_1" [cnn/conv_1.cpp:23]   --->   Operation 141 'fmul' 'tmp_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [2/2] (3.25ns)   --->   "%conv_1_weights_load_2 = load float* %conv_1_weights_addr_2, align 8" [cnn/conv_1.cpp:23]   --->   Operation 142 'load' 'conv_1_weights_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 143 [2/2] (3.25ns)   --->   "%input_load_2 = load float* %input_addr_6, align 4" [cnn/conv_1.cpp:23]   --->   Operation 143 'load' 'input_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_3 : Operation 144 [2/2] (3.25ns)   --->   "%conv_1_weights_load_3 = load float* %conv_1_weights_addr_3, align 8" [cnn/conv_1.cpp:23]   --->   Operation 144 'load' 'conv_1_weights_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 145 [2/2] (3.25ns)   --->   "%input_load_3 = load float* %input_addr_1, align 4" [cnn/conv_1.cpp:23]   --->   Operation 145 'load' 'input_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln23_27 = zext i3 %or_ln14 to i5" [cnn/conv_1.cpp:23]   --->   Operation 146 'zext' 'zext_ln23_27' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (1.78ns)   --->   "%add_ln23_22 = add i5 12, %zext_ln23_27" [cnn/conv_1.cpp:23]   --->   Operation 147 'add' 'add_ln23_22' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln23_30 = zext i5 %add_ln23_22 to i64" [cnn/conv_1.cpp:23]   --->   Operation 148 'zext' 'zext_ln23_30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_11 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_30" [cnn/conv_1.cpp:23]   --->   Operation 149 'getelementptr' 'conv_1_weights_addr_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (1.78ns)   --->   "%add_ln23_23 = add i5 -14, %zext_ln23_27" [cnn/conv_1.cpp:23]   --->   Operation 150 'add' 'add_ln23_23' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln23_31 = zext i5 %add_ln23_23 to i64" [cnn/conv_1.cpp:23]   --->   Operation 151 'zext' 'zext_ln23_31' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_12 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_31" [cnn/conv_1.cpp:23]   --->   Operation 152 'getelementptr' 'conv_1_weights_addr_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 153 [1/2] (3.25ns)   --->   "%conv_1_weights_load_9 = load float* %conv_1_weights_addr_9, align 4" [cnn/conv_1.cpp:23]   --->   Operation 153 'load' 'conv_1_weights_load_9' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 154 [2/2] (12.3ns)   --->   "%tmp_1 = fmul float %conv_1_weights_load_9, %input_load" [cnn/conv_1.cpp:23]   --->   Operation 154 'fmul' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/2] (3.25ns)   --->   "%conv_1_weights_load_10 = load float* %conv_1_weights_addr_10, align 4" [cnn/conv_1.cpp:23]   --->   Operation 155 'load' 'conv_1_weights_load_10' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 156 [2/2] (12.3ns)   --->   "%tmp_1_0_1 = fmul float %conv_1_weights_load_10, %input_load_1" [cnn/conv_1.cpp:23]   --->   Operation 156 'fmul' 'tmp_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [2/2] (3.25ns)   --->   "%conv_1_weights_load_11 = load float* %conv_1_weights_addr_11, align 4" [cnn/conv_1.cpp:23]   --->   Operation 157 'load' 'conv_1_weights_load_11' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 158 [2/2] (3.25ns)   --->   "%conv_1_weights_load_12 = load float* %conv_1_weights_addr_12, align 4" [cnn/conv_1.cpp:23]   --->   Operation 158 'load' 'conv_1_weights_load_12' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>

State 4 <SV = 3> <Delay = 16.7>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_37 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln30, i5 0)" [cnn/conv_1.cpp:23]   --->   Operation 159 'bitconcatenate' 'tmp_37' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln23_6 = zext i10 %tmp_37 to i11" [cnn/conv_1.cpp:23]   --->   Operation 160 'zext' 'zext_ln23_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_38 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln30, i2 0)" [cnn/conv_1.cpp:23]   --->   Operation 161 'bitconcatenate' 'tmp_38' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln23_7 = zext i7 %tmp_38 to i11" [cnn/conv_1.cpp:23]   --->   Operation 162 'zext' 'zext_ln23_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (1.73ns)   --->   "%sub_ln23_2 = sub i11 %zext_ln23_6, %zext_ln23_7" [cnn/conv_1.cpp:23]   --->   Operation 163 'sub' 'sub_ln23_2' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (1.63ns)   --->   "%add_ln23_6 = add i11 %sub_ln23_2, %zext_ln30_2" [cnn/conv_1.cpp:23]   --->   Operation 164 'add' 'add_ln23_6' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (1.63ns)   --->   "%add_ln23_9 = add i11 %sub_ln23_1, %zext_ln30_4" [cnn/conv_1.cpp:23]   --->   Operation 165 'add' 'add_ln23_9' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln23_11 = zext i11 %add_ln23_9 to i64" [cnn/conv_1.cpp:23]   --->   Operation 166 'zext' 'zext_ln23_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr [784 x float]* %input_r, i64 0, i64 %zext_ln23_11" [cnn/conv_1.cpp:23]   --->   Operation 167 'getelementptr' 'input_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (1.63ns)   --->   "%add_ln23_10 = add i11 %sub_ln23_2, %zext_ln30_4" [cnn/conv_1.cpp:23]   --->   Operation 168 'add' 'add_ln23_10' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (1.63ns)   --->   "%add_ln23_13 = add i11 %sub_ln23_1, %zext_ln30_5" [cnn/conv_1.cpp:23]   --->   Operation 169 'add' 'add_ln23_13' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln23_13 = zext i11 %add_ln23_13 to i64" [cnn/conv_1.cpp:23]   --->   Operation 170 'zext' 'zext_ln23_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr [784 x float]* %input_r, i64 0, i64 %zext_ln23_13" [cnn/conv_1.cpp:23]   --->   Operation 171 'getelementptr' 'input_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (1.63ns)   --->   "%add_ln23_14 = add i11 %sub_ln23_2, %zext_ln30_5" [cnn/conv_1.cpp:23]   --->   Operation 172 'add' 'add_ln23_14' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln23_16 = zext i3 %select_ln30_6 to i6" [cnn/conv_1.cpp:23]   --->   Operation 173 'zext' 'zext_ln23_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_39 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 3, i3 %select_ln30_6)" [cnn/conv_1.cpp:23]   --->   Operation 174 'bitconcatenate' 'tmp_39' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_4 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %tmp_39" [cnn/conv_1.cpp:23]   --->   Operation 175 'getelementptr' 'conv_1_weights_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (1.82ns)   --->   "%add_ln23_18 = add i6 30, %zext_ln23_16" [cnn/conv_1.cpp:23]   --->   Operation 176 'add' 'add_ln23_18' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln23_22 = zext i6 %add_ln23_18 to i64" [cnn/conv_1.cpp:23]   --->   Operation 177 'zext' 'zext_ln23_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_5 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_22" [cnn/conv_1.cpp:23]   --->   Operation 178 'getelementptr' 'conv_1_weights_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 179 [1/2] (12.3ns)   --->   "%tmp_2 = fmul float %conv_1_weights_load, %input_load" [cnn/conv_1.cpp:23]   --->   Operation 179 'fmul' 'tmp_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 180 [1/2] (12.3ns)   --->   "%tmp_0_0_1 = fmul float %conv_1_weights_load_1, %input_load_1" [cnn/conv_1.cpp:23]   --->   Operation 180 'fmul' 'tmp_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [1/2] (3.25ns)   --->   "%conv_1_weights_load_2 = load float* %conv_1_weights_addr_2, align 8" [cnn/conv_1.cpp:23]   --->   Operation 181 'load' 'conv_1_weights_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_4 : Operation 182 [1/2] (3.25ns)   --->   "%input_load_2 = load float* %input_addr_6, align 4" [cnn/conv_1.cpp:23]   --->   Operation 182 'load' 'input_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 183 [2/2] (13.5ns)   --->   "%tmp_0_0_2 = fmul float %conv_1_weights_load_2, %input_load_2" [cnn/conv_1.cpp:23]   --->   Operation 183 'fmul' 'tmp_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/2] (3.25ns)   --->   "%conv_1_weights_load_3 = load float* %conv_1_weights_addr_3, align 8" [cnn/conv_1.cpp:23]   --->   Operation 184 'load' 'conv_1_weights_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_4 : Operation 185 [1/2] (3.25ns)   --->   "%input_load_3 = load float* %input_addr_1, align 4" [cnn/conv_1.cpp:23]   --->   Operation 185 'load' 'input_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 186 [2/2] (13.5ns)   --->   "%tmp_0_1 = fmul float %conv_1_weights_load_3, %input_load_3" [cnn/conv_1.cpp:23]   --->   Operation 186 'fmul' 'tmp_0_1' <Predicate = (!icmp_ln8)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [2/2] (3.25ns)   --->   "%conv_1_weights_load_4 = load float* %conv_1_weights_addr_4, align 8" [cnn/conv_1.cpp:23]   --->   Operation 187 'load' 'conv_1_weights_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_4 : Operation 188 [2/2] (3.25ns)   --->   "%input_load_4 = load float* %input_addr_4, align 4" [cnn/conv_1.cpp:23]   --->   Operation 188 'load' 'input_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 189 [2/2] (3.25ns)   --->   "%conv_1_weights_load_5 = load float* %conv_1_weights_addr_5, align 8" [cnn/conv_1.cpp:23]   --->   Operation 189 'load' 'conv_1_weights_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_4 : Operation 190 [2/2] (3.25ns)   --->   "%input_load_5 = load float* %input_addr_7, align 4" [cnn/conv_1.cpp:23]   --->   Operation 190 'load' 'input_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln23_26 = zext i3 %or_ln14 to i6" [cnn/conv_1.cpp:23]   --->   Operation 191 'zext' 'zext_ln23_26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_41 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 3, i3 %or_ln14)" [cnn/conv_1.cpp:23]   --->   Operation 192 'bitconcatenate' 'tmp_41' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_13 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %tmp_41" [cnn/conv_1.cpp:23]   --->   Operation 193 'getelementptr' 'conv_1_weights_addr_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (1.82ns)   --->   "%add_ln23_24 = add i6 30, %zext_ln23_26" [cnn/conv_1.cpp:23]   --->   Operation 194 'add' 'add_ln23_24' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln23_32 = zext i6 %add_ln23_24 to i64" [cnn/conv_1.cpp:23]   --->   Operation 195 'zext' 'zext_ln23_32' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_14 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_32" [cnn/conv_1.cpp:23]   --->   Operation 196 'getelementptr' 'conv_1_weights_addr_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 197 [1/2] (12.3ns)   --->   "%tmp_1 = fmul float %conv_1_weights_load_9, %input_load" [cnn/conv_1.cpp:23]   --->   Operation 197 'fmul' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 198 [1/2] (12.3ns)   --->   "%tmp_1_0_1 = fmul float %conv_1_weights_load_10, %input_load_1" [cnn/conv_1.cpp:23]   --->   Operation 198 'fmul' 'tmp_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 199 [1/2] (3.25ns)   --->   "%conv_1_weights_load_11 = load float* %conv_1_weights_addr_11, align 4" [cnn/conv_1.cpp:23]   --->   Operation 199 'load' 'conv_1_weights_load_11' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_4 : Operation 200 [2/2] (12.3ns)   --->   "%tmp_1_0_2 = fmul float %conv_1_weights_load_11, %input_load_2" [cnn/conv_1.cpp:23]   --->   Operation 200 'fmul' 'tmp_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/2] (3.25ns)   --->   "%conv_1_weights_load_12 = load float* %conv_1_weights_addr_12, align 4" [cnn/conv_1.cpp:23]   --->   Operation 201 'load' 'conv_1_weights_load_12' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_4 : Operation 202 [2/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_load_12, %input_load_3" [cnn/conv_1.cpp:23]   --->   Operation 202 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [2/2] (3.25ns)   --->   "%conv_1_weights_load_13 = load float* %conv_1_weights_addr_13, align 4" [cnn/conv_1.cpp:23]   --->   Operation 203 'load' 'conv_1_weights_load_13' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_4 : Operation 204 [2/2] (3.25ns)   --->   "%conv_1_weights_load_14 = load float* %conv_1_weights_addr_14, align 4" [cnn/conv_1.cpp:23]   --->   Operation 204 'load' 'conv_1_weights_load_14' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>

State 5 <SV = 4> <Delay = 16.7>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i11 %add_ln23_6 to i64" [cnn/conv_1.cpp:23]   --->   Operation 205 'sext' 'sext_ln23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr [784 x float]* %input_r, i64 0, i64 %sext_ln23" [cnn/conv_1.cpp:23]   --->   Operation 206 'getelementptr' 'input_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln23_1 = sext i11 %add_ln23_10 to i64" [cnn/conv_1.cpp:23]   --->   Operation 207 'sext' 'sext_ln23_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr [784 x float]* %input_r, i64 0, i64 %sext_ln23_1" [cnn/conv_1.cpp:23]   --->   Operation 208 'getelementptr' 'input_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (1.82ns)   --->   "%add_ln23_19 = add i6 -28, %zext_ln23_16" [cnn/conv_1.cpp:23]   --->   Operation 209 'add' 'add_ln23_19' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln23_23 = zext i6 %add_ln23_19 to i64" [cnn/conv_1.cpp:23]   --->   Operation 210 'zext' 'zext_ln23_23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_6 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_23" [cnn/conv_1.cpp:23]   --->   Operation 211 'getelementptr' 'conv_1_weights_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (1.82ns)   --->   "%add_ln23_20 = add i6 -22, %zext_ln23_16" [cnn/conv_1.cpp:23]   --->   Operation 212 'add' 'add_ln23_20' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln23_24 = zext i6 %add_ln23_20 to i64" [cnn/conv_1.cpp:23]   --->   Operation 213 'zext' 'zext_ln23_24' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_7 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_24" [cnn/conv_1.cpp:23]   --->   Operation 214 'getelementptr' 'conv_1_weights_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 215 [4/4] (11.6ns)   --->   "%w_sum_4 = fadd float %tmp_2, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 215 'fadd' 'w_sum_4' <Predicate = (!icmp_ln8)> <Delay = 11.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 216 [1/2] (12.3ns)   --->   "%tmp_0_0_2 = fmul float %conv_1_weights_load_2, %input_load_2" [cnn/conv_1.cpp:23]   --->   Operation 216 'fmul' 'tmp_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 217 [1/2] (12.3ns)   --->   "%tmp_0_1 = fmul float %conv_1_weights_load_3, %input_load_3" [cnn/conv_1.cpp:23]   --->   Operation 217 'fmul' 'tmp_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 218 [1/2] (3.25ns)   --->   "%conv_1_weights_load_4 = load float* %conv_1_weights_addr_4, align 8" [cnn/conv_1.cpp:23]   --->   Operation 218 'load' 'conv_1_weights_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_5 : Operation 219 [1/2] (3.25ns)   --->   "%input_load_4 = load float* %input_addr_4, align 4" [cnn/conv_1.cpp:23]   --->   Operation 219 'load' 'input_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_5 : Operation 220 [2/2] (13.5ns)   --->   "%tmp_0_1_1 = fmul float %conv_1_weights_load_4, %input_load_4" [cnn/conv_1.cpp:23]   --->   Operation 220 'fmul' 'tmp_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 221 [1/2] (3.25ns)   --->   "%conv_1_weights_load_5 = load float* %conv_1_weights_addr_5, align 8" [cnn/conv_1.cpp:23]   --->   Operation 221 'load' 'conv_1_weights_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_5 : Operation 222 [1/2] (3.25ns)   --->   "%input_load_5 = load float* %input_addr_7, align 4" [cnn/conv_1.cpp:23]   --->   Operation 222 'load' 'input_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_5 : Operation 223 [2/2] (13.5ns)   --->   "%tmp_0_1_2 = fmul float %conv_1_weights_load_5, %input_load_5" [cnn/conv_1.cpp:23]   --->   Operation 223 'fmul' 'tmp_0_1_2' <Predicate = (!icmp_ln8)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 224 [2/2] (3.25ns)   --->   "%conv_1_weights_load_6 = load float* %conv_1_weights_addr_6, align 8" [cnn/conv_1.cpp:23]   --->   Operation 224 'load' 'conv_1_weights_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_5 : Operation 225 [2/2] (3.25ns)   --->   "%input_load_6 = load float* %input_addr_2, align 4" [cnn/conv_1.cpp:23]   --->   Operation 225 'load' 'input_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_5 : Operation 226 [2/2] (3.25ns)   --->   "%conv_1_weights_load_7 = load float* %conv_1_weights_addr_7, align 8" [cnn/conv_1.cpp:23]   --->   Operation 226 'load' 'conv_1_weights_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_5 : Operation 227 [2/2] (3.25ns)   --->   "%input_load_7 = load float* %input_addr_5, align 4" [cnn/conv_1.cpp:23]   --->   Operation 227 'load' 'input_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_5 : Operation 228 [1/1] (1.82ns)   --->   "%add_ln23_25 = add i6 -28, %zext_ln23_26" [cnn/conv_1.cpp:23]   --->   Operation 228 'add' 'add_ln23_25' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln23_33 = zext i6 %add_ln23_25 to i64" [cnn/conv_1.cpp:23]   --->   Operation 229 'zext' 'zext_ln23_33' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_15 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_33" [cnn/conv_1.cpp:23]   --->   Operation 230 'getelementptr' 'conv_1_weights_addr_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (1.82ns)   --->   "%add_ln23_26 = add i6 -22, %zext_ln23_26" [cnn/conv_1.cpp:23]   --->   Operation 231 'add' 'add_ln23_26' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln23_34 = zext i6 %add_ln23_26 to i64" [cnn/conv_1.cpp:23]   --->   Operation 232 'zext' 'zext_ln23_34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_16 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_34" [cnn/conv_1.cpp:23]   --->   Operation 233 'getelementptr' 'conv_1_weights_addr_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 234 [4/4] (11.6ns)   --->   "%w_sum_4_1 = fadd float %tmp_1, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 234 'fadd' 'w_sum_4_1' <Predicate = (!icmp_ln8)> <Delay = 11.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 235 [1/2] (12.3ns)   --->   "%tmp_1_0_2 = fmul float %conv_1_weights_load_11, %input_load_2" [cnn/conv_1.cpp:23]   --->   Operation 235 'fmul' 'tmp_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 236 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_load_12, %input_load_3" [cnn/conv_1.cpp:23]   --->   Operation 236 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 237 [1/2] (3.25ns)   --->   "%conv_1_weights_load_13 = load float* %conv_1_weights_addr_13, align 4" [cnn/conv_1.cpp:23]   --->   Operation 237 'load' 'conv_1_weights_load_13' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_5 : Operation 238 [2/2] (12.3ns)   --->   "%tmp_1_1_1 = fmul float %conv_1_weights_load_13, %input_load_4" [cnn/conv_1.cpp:23]   --->   Operation 238 'fmul' 'tmp_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 239 [1/2] (3.25ns)   --->   "%conv_1_weights_load_14 = load float* %conv_1_weights_addr_14, align 4" [cnn/conv_1.cpp:23]   --->   Operation 239 'load' 'conv_1_weights_load_14' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_5 : Operation 240 [2/2] (12.3ns)   --->   "%tmp_1_1_2 = fmul float %conv_1_weights_load_14, %input_load_5" [cnn/conv_1.cpp:23]   --->   Operation 240 'fmul' 'tmp_1_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 241 [2/2] (3.25ns)   --->   "%conv_1_weights_load_15 = load float* %conv_1_weights_addr_15, align 4" [cnn/conv_1.cpp:23]   --->   Operation 241 'load' 'conv_1_weights_load_15' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_5 : Operation 242 [2/2] (3.25ns)   --->   "%conv_1_weights_load_16 = load float* %conv_1_weights_addr_16, align 4" [cnn/conv_1.cpp:23]   --->   Operation 242 'load' 'conv_1_weights_load_16' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>

State 6 <SV = 5> <Delay = 16.7>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln23_14 = zext i11 %add_ln23_14 to i64" [cnn/conv_1.cpp:23]   --->   Operation 243 'zext' 'zext_ln23_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr [784 x float]* %input_r, i64 0, i64 %zext_ln23_14" [cnn/conv_1.cpp:23]   --->   Operation 244 'getelementptr' 'input_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_40 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 6, i3 %select_ln30_6)" [cnn/conv_1.cpp:23]   --->   Operation 245 'bitconcatenate' 'tmp_40' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_8 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %tmp_40" [cnn/conv_1.cpp:23]   --->   Operation 246 'getelementptr' 'conv_1_weights_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 247 [3/4] (10.5ns)   --->   "%w_sum_4 = fadd float %tmp_2, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 247 'fadd' 'w_sum_4' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 248 [1/2] (12.3ns)   --->   "%tmp_0_1_1 = fmul float %conv_1_weights_load_4, %input_load_4" [cnn/conv_1.cpp:23]   --->   Operation 248 'fmul' 'tmp_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 249 [1/2] (12.3ns)   --->   "%tmp_0_1_2 = fmul float %conv_1_weights_load_5, %input_load_5" [cnn/conv_1.cpp:23]   --->   Operation 249 'fmul' 'tmp_0_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 250 [1/2] (3.25ns)   --->   "%conv_1_weights_load_6 = load float* %conv_1_weights_addr_6, align 8" [cnn/conv_1.cpp:23]   --->   Operation 250 'load' 'conv_1_weights_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_6 : Operation 251 [1/2] (3.25ns)   --->   "%input_load_6 = load float* %input_addr_2, align 4" [cnn/conv_1.cpp:23]   --->   Operation 251 'load' 'input_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_6 : Operation 252 [2/2] (13.5ns)   --->   "%tmp_0_2 = fmul float %conv_1_weights_load_6, %input_load_6" [cnn/conv_1.cpp:23]   --->   Operation 252 'fmul' 'tmp_0_2' <Predicate = (!icmp_ln8)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 253 [1/2] (3.25ns)   --->   "%conv_1_weights_load_7 = load float* %conv_1_weights_addr_7, align 8" [cnn/conv_1.cpp:23]   --->   Operation 253 'load' 'conv_1_weights_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_6 : Operation 254 [1/2] (3.25ns)   --->   "%input_load_7 = load float* %input_addr_5, align 4" [cnn/conv_1.cpp:23]   --->   Operation 254 'load' 'input_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_6 : Operation 255 [2/2] (13.5ns)   --->   "%tmp_0_2_1 = fmul float %conv_1_weights_load_7, %input_load_7" [cnn/conv_1.cpp:23]   --->   Operation 255 'fmul' 'tmp_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 256 [2/2] (3.25ns)   --->   "%conv_1_weights_load_8 = load float* %conv_1_weights_addr_8, align 8" [cnn/conv_1.cpp:23]   --->   Operation 256 'load' 'conv_1_weights_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_6 : Operation 257 [2/2] (3.25ns)   --->   "%input_load_8 = load float* %input_addr_8, align 4" [cnn/conv_1.cpp:23]   --->   Operation 257 'load' 'input_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_42 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 6, i3 %or_ln14)" [cnn/conv_1.cpp:23]   --->   Operation 258 'bitconcatenate' 'tmp_42' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_17 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %tmp_42" [cnn/conv_1.cpp:23]   --->   Operation 259 'getelementptr' 'conv_1_weights_addr_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 260 [3/4] (10.5ns)   --->   "%w_sum_4_1 = fadd float %tmp_1, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 260 'fadd' 'w_sum_4_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 261 [1/2] (12.3ns)   --->   "%tmp_1_1_1 = fmul float %conv_1_weights_load_13, %input_load_4" [cnn/conv_1.cpp:23]   --->   Operation 261 'fmul' 'tmp_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 262 [1/2] (12.3ns)   --->   "%tmp_1_1_2 = fmul float %conv_1_weights_load_14, %input_load_5" [cnn/conv_1.cpp:23]   --->   Operation 262 'fmul' 'tmp_1_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 263 [1/2] (3.25ns)   --->   "%conv_1_weights_load_15 = load float* %conv_1_weights_addr_15, align 4" [cnn/conv_1.cpp:23]   --->   Operation 263 'load' 'conv_1_weights_load_15' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_6 : Operation 264 [2/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_load_15, %input_load_6" [cnn/conv_1.cpp:23]   --->   Operation 264 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 265 [1/2] (3.25ns)   --->   "%conv_1_weights_load_16 = load float* %conv_1_weights_addr_16, align 4" [cnn/conv_1.cpp:23]   --->   Operation 265 'load' 'conv_1_weights_load_16' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_6 : Operation 266 [2/2] (12.3ns)   --->   "%tmp_1_2_1 = fmul float %conv_1_weights_load_16, %input_load_7" [cnn/conv_1.cpp:23]   --->   Operation 266 'fmul' 'tmp_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 267 [2/2] (3.25ns)   --->   "%conv_1_weights_load_17 = load float* %conv_1_weights_addr_17, align 4" [cnn/conv_1.cpp:23]   --->   Operation 267 'load' 'conv_1_weights_load_17' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_6 : Operation 268 [1/1] (1.65ns)   --->   "%add_ln14 = add i3 %select_ln30_6, 2" [cnn/conv_1.cpp:14]   --->   Operation 268 'add' 'add_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 269 [1/1] (0.99ns)   --->   "%select_ln11 = select i1 %icmp_ln11, i7 1, i7 %add_ln11" [cnn/conv_1.cpp:11]   --->   Operation 269 'select' 'select_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 270 [1/1] (0.00ns)   --->   "br label %1" [cnn/conv_1.cpp:14]   --->   Operation 270 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 16.7>
ST_7 : Operation 271 [2/4] (10.5ns)   --->   "%w_sum_4 = fadd float %tmp_2, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 271 'fadd' 'w_sum_4' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 272 [1/2] (12.3ns)   --->   "%tmp_0_2 = fmul float %conv_1_weights_load_6, %input_load_6" [cnn/conv_1.cpp:23]   --->   Operation 272 'fmul' 'tmp_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 273 [1/2] (12.3ns)   --->   "%tmp_0_2_1 = fmul float %conv_1_weights_load_7, %input_load_7" [cnn/conv_1.cpp:23]   --->   Operation 273 'fmul' 'tmp_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 274 [1/2] (3.25ns)   --->   "%conv_1_weights_load_8 = load float* %conv_1_weights_addr_8, align 8" [cnn/conv_1.cpp:23]   --->   Operation 274 'load' 'conv_1_weights_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_7 : Operation 275 [1/2] (3.25ns)   --->   "%input_load_8 = load float* %input_addr_8, align 4" [cnn/conv_1.cpp:23]   --->   Operation 275 'load' 'input_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_7 : Operation 276 [2/2] (13.5ns)   --->   "%tmp_0_2_2 = fmul float %conv_1_weights_load_8, %input_load_8" [cnn/conv_1.cpp:23]   --->   Operation 276 'fmul' 'tmp_0_2_2' <Predicate = (!icmp_ln8)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 277 [2/4] (10.5ns)   --->   "%w_sum_4_1 = fadd float %tmp_1, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 277 'fadd' 'w_sum_4_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 278 [1/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_load_15, %input_load_6" [cnn/conv_1.cpp:23]   --->   Operation 278 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 279 [1/2] (12.3ns)   --->   "%tmp_1_2_1 = fmul float %conv_1_weights_load_16, %input_load_7" [cnn/conv_1.cpp:23]   --->   Operation 279 'fmul' 'tmp_1_2_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 280 [1/2] (3.25ns)   --->   "%conv_1_weights_load_17 = load float* %conv_1_weights_addr_17, align 4" [cnn/conv_1.cpp:23]   --->   Operation 280 'load' 'conv_1_weights_load_17' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_7 : Operation 281 [2/2] (13.5ns)   --->   "%tmp_1_2_2 = fmul float %conv_1_weights_load_17, %input_load_8" [cnn/conv_1.cpp:23]   --->   Operation 281 'fmul' 'tmp_1_2_2' <Predicate = true> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 12.3>
ST_8 : Operation 282 [1/4] (10.5ns)   --->   "%w_sum_4 = fadd float %tmp_2, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 282 'fadd' 'w_sum_4' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 283 [1/2] (12.3ns)   --->   "%tmp_0_2_2 = fmul float %conv_1_weights_load_8, %input_load_8" [cnn/conv_1.cpp:23]   --->   Operation 283 'fmul' 'tmp_0_2_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 284 [1/4] (10.5ns)   --->   "%w_sum_4_1 = fadd float %tmp_1, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 284 'fadd' 'w_sum_4_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 285 [1/2] (12.3ns)   --->   "%tmp_1_2_2 = fmul float %conv_1_weights_load_17, %input_load_8" [cnn/conv_1.cpp:23]   --->   Operation 285 'fmul' 'tmp_1_2_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 11.6>
ST_9 : Operation 286 [4/4] (11.6ns)   --->   "%w_sum_4_0_0_1 = fadd float %w_sum_4, %tmp_0_0_1" [cnn/conv_1.cpp:23]   --->   Operation 286 'fadd' 'w_sum_4_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 11.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 287 [4/4] (11.6ns)   --->   "%w_sum_4_1_0_1 = fadd float %w_sum_4_1, %tmp_1_0_1" [cnn/conv_1.cpp:23]   --->   Operation 287 'fadd' 'w_sum_4_1_0_1' <Predicate = true> <Delay = 11.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 10.5>
ST_10 : Operation 288 [3/4] (10.5ns)   --->   "%w_sum_4_0_0_1 = fadd float %w_sum_4, %tmp_0_0_1" [cnn/conv_1.cpp:23]   --->   Operation 288 'fadd' 'w_sum_4_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 289 [3/4] (10.5ns)   --->   "%w_sum_4_1_0_1 = fadd float %w_sum_4_1, %tmp_1_0_1" [cnn/conv_1.cpp:23]   --->   Operation 289 'fadd' 'w_sum_4_1_0_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 10.5>
ST_11 : Operation 290 [2/4] (10.5ns)   --->   "%w_sum_4_0_0_1 = fadd float %w_sum_4, %tmp_0_0_1" [cnn/conv_1.cpp:23]   --->   Operation 290 'fadd' 'w_sum_4_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 291 [2/4] (10.5ns)   --->   "%w_sum_4_1_0_1 = fadd float %w_sum_4_1, %tmp_1_0_1" [cnn/conv_1.cpp:23]   --->   Operation 291 'fadd' 'w_sum_4_1_0_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 10.5>
ST_12 : Operation 292 [1/4] (10.5ns)   --->   "%w_sum_4_0_0_1 = fadd float %w_sum_4, %tmp_0_0_1" [cnn/conv_1.cpp:23]   --->   Operation 292 'fadd' 'w_sum_4_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 293 [1/4] (10.5ns)   --->   "%w_sum_4_1_0_1 = fadd float %w_sum_4_1, %tmp_1_0_1" [cnn/conv_1.cpp:23]   --->   Operation 293 'fadd' 'w_sum_4_1_0_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 11.6>
ST_13 : Operation 294 [4/4] (11.6ns)   --->   "%w_sum_4_0_0_2 = fadd float %w_sum_4_0_0_1, %tmp_0_0_2" [cnn/conv_1.cpp:23]   --->   Operation 294 'fadd' 'w_sum_4_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 11.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 295 [4/4] (11.6ns)   --->   "%w_sum_4_1_0_2 = fadd float %w_sum_4_1_0_1, %tmp_1_0_2" [cnn/conv_1.cpp:23]   --->   Operation 295 'fadd' 'w_sum_4_1_0_2' <Predicate = true> <Delay = 11.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 10.5>
ST_14 : Operation 296 [3/4] (10.5ns)   --->   "%w_sum_4_0_0_2 = fadd float %w_sum_4_0_0_1, %tmp_0_0_2" [cnn/conv_1.cpp:23]   --->   Operation 296 'fadd' 'w_sum_4_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 297 [3/4] (10.5ns)   --->   "%w_sum_4_1_0_2 = fadd float %w_sum_4_1_0_1, %tmp_1_0_2" [cnn/conv_1.cpp:23]   --->   Operation 297 'fadd' 'w_sum_4_1_0_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 10.5>
ST_15 : Operation 298 [2/4] (10.5ns)   --->   "%w_sum_4_0_0_2 = fadd float %w_sum_4_0_0_1, %tmp_0_0_2" [cnn/conv_1.cpp:23]   --->   Operation 298 'fadd' 'w_sum_4_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 299 [2/4] (10.5ns)   --->   "%w_sum_4_1_0_2 = fadd float %w_sum_4_1_0_1, %tmp_1_0_2" [cnn/conv_1.cpp:23]   --->   Operation 299 'fadd' 'w_sum_4_1_0_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 10.5>
ST_16 : Operation 300 [1/4] (10.5ns)   --->   "%w_sum_4_0_0_2 = fadd float %w_sum_4_0_0_1, %tmp_0_0_2" [cnn/conv_1.cpp:23]   --->   Operation 300 'fadd' 'w_sum_4_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 301 [1/4] (10.5ns)   --->   "%w_sum_4_1_0_2 = fadd float %w_sum_4_1_0_1, %tmp_1_0_2" [cnn/conv_1.cpp:23]   --->   Operation 301 'fadd' 'w_sum_4_1_0_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 11.6>
ST_17 : Operation 302 [4/4] (11.6ns)   --->   "%w_sum_4_0_1 = fadd float %w_sum_4_0_0_2, %tmp_0_1" [cnn/conv_1.cpp:23]   --->   Operation 302 'fadd' 'w_sum_4_0_1' <Predicate = (!icmp_ln8)> <Delay = 11.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 303 [4/4] (11.6ns)   --->   "%w_sum_4_1_1 = fadd float %w_sum_4_1_0_2, %tmp_1_1" [cnn/conv_1.cpp:23]   --->   Operation 303 'fadd' 'w_sum_4_1_1' <Predicate = true> <Delay = 11.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 10.5>
ST_18 : Operation 304 [3/4] (10.5ns)   --->   "%w_sum_4_0_1 = fadd float %w_sum_4_0_0_2, %tmp_0_1" [cnn/conv_1.cpp:23]   --->   Operation 304 'fadd' 'w_sum_4_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 305 [3/4] (10.5ns)   --->   "%w_sum_4_1_1 = fadd float %w_sum_4_1_0_2, %tmp_1_1" [cnn/conv_1.cpp:23]   --->   Operation 305 'fadd' 'w_sum_4_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 10.5>
ST_19 : Operation 306 [2/4] (10.5ns)   --->   "%w_sum_4_0_1 = fadd float %w_sum_4_0_0_2, %tmp_0_1" [cnn/conv_1.cpp:23]   --->   Operation 306 'fadd' 'w_sum_4_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 307 [2/4] (10.5ns)   --->   "%w_sum_4_1_1 = fadd float %w_sum_4_1_0_2, %tmp_1_1" [cnn/conv_1.cpp:23]   --->   Operation 307 'fadd' 'w_sum_4_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 10.5>
ST_20 : Operation 308 [1/4] (10.5ns)   --->   "%w_sum_4_0_1 = fadd float %w_sum_4_0_0_2, %tmp_0_1" [cnn/conv_1.cpp:23]   --->   Operation 308 'fadd' 'w_sum_4_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 309 [1/4] (10.5ns)   --->   "%w_sum_4_1_1 = fadd float %w_sum_4_1_0_2, %tmp_1_1" [cnn/conv_1.cpp:23]   --->   Operation 309 'fadd' 'w_sum_4_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 11.6>
ST_21 : Operation 310 [4/4] (11.6ns)   --->   "%w_sum_4_0_1_1 = fadd float %w_sum_4_0_1, %tmp_0_1_1" [cnn/conv_1.cpp:23]   --->   Operation 310 'fadd' 'w_sum_4_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 11.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 311 [4/4] (11.6ns)   --->   "%w_sum_4_1_1_1 = fadd float %w_sum_4_1_1, %tmp_1_1_1" [cnn/conv_1.cpp:23]   --->   Operation 311 'fadd' 'w_sum_4_1_1_1' <Predicate = true> <Delay = 11.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 10.5>
ST_22 : Operation 312 [3/4] (10.5ns)   --->   "%w_sum_4_0_1_1 = fadd float %w_sum_4_0_1, %tmp_0_1_1" [cnn/conv_1.cpp:23]   --->   Operation 312 'fadd' 'w_sum_4_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 313 [3/4] (10.5ns)   --->   "%w_sum_4_1_1_1 = fadd float %w_sum_4_1_1, %tmp_1_1_1" [cnn/conv_1.cpp:23]   --->   Operation 313 'fadd' 'w_sum_4_1_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 10.5>
ST_23 : Operation 314 [2/4] (10.5ns)   --->   "%w_sum_4_0_1_1 = fadd float %w_sum_4_0_1, %tmp_0_1_1" [cnn/conv_1.cpp:23]   --->   Operation 314 'fadd' 'w_sum_4_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 315 [2/4] (10.5ns)   --->   "%w_sum_4_1_1_1 = fadd float %w_sum_4_1_1, %tmp_1_1_1" [cnn/conv_1.cpp:23]   --->   Operation 315 'fadd' 'w_sum_4_1_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 10.5>
ST_24 : Operation 316 [1/4] (10.5ns)   --->   "%w_sum_4_0_1_1 = fadd float %w_sum_4_0_1, %tmp_0_1_1" [cnn/conv_1.cpp:23]   --->   Operation 316 'fadd' 'w_sum_4_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 317 [1/4] (10.5ns)   --->   "%w_sum_4_1_1_1 = fadd float %w_sum_4_1_1, %tmp_1_1_1" [cnn/conv_1.cpp:23]   --->   Operation 317 'fadd' 'w_sum_4_1_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 11.6>
ST_25 : Operation 318 [4/4] (11.6ns)   --->   "%w_sum_4_0_1_2 = fadd float %w_sum_4_0_1_1, %tmp_0_1_2" [cnn/conv_1.cpp:23]   --->   Operation 318 'fadd' 'w_sum_4_0_1_2' <Predicate = (!icmp_ln8)> <Delay = 11.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 319 [4/4] (11.6ns)   --->   "%w_sum_4_1_1_2 = fadd float %w_sum_4_1_1_1, %tmp_1_1_2" [cnn/conv_1.cpp:23]   --->   Operation 319 'fadd' 'w_sum_4_1_1_2' <Predicate = true> <Delay = 11.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 10.5>
ST_26 : Operation 320 [3/4] (10.5ns)   --->   "%w_sum_4_0_1_2 = fadd float %w_sum_4_0_1_1, %tmp_0_1_2" [cnn/conv_1.cpp:23]   --->   Operation 320 'fadd' 'w_sum_4_0_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 321 [3/4] (10.5ns)   --->   "%w_sum_4_1_1_2 = fadd float %w_sum_4_1_1_1, %tmp_1_1_2" [cnn/conv_1.cpp:23]   --->   Operation 321 'fadd' 'w_sum_4_1_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 10.5>
ST_27 : Operation 322 [2/4] (10.5ns)   --->   "%w_sum_4_0_1_2 = fadd float %w_sum_4_0_1_1, %tmp_0_1_2" [cnn/conv_1.cpp:23]   --->   Operation 322 'fadd' 'w_sum_4_0_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 323 [2/4] (10.5ns)   --->   "%w_sum_4_1_1_2 = fadd float %w_sum_4_1_1_1, %tmp_1_1_2" [cnn/conv_1.cpp:23]   --->   Operation 323 'fadd' 'w_sum_4_1_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 10.5>
ST_28 : Operation 324 [1/4] (10.5ns)   --->   "%w_sum_4_0_1_2 = fadd float %w_sum_4_0_1_1, %tmp_0_1_2" [cnn/conv_1.cpp:23]   --->   Operation 324 'fadd' 'w_sum_4_0_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 325 [1/4] (10.5ns)   --->   "%w_sum_4_1_1_2 = fadd float %w_sum_4_1_1_1, %tmp_1_1_2" [cnn/conv_1.cpp:23]   --->   Operation 325 'fadd' 'w_sum_4_1_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 11.6>
ST_29 : Operation 326 [4/4] (11.6ns)   --->   "%w_sum_4_0_2 = fadd float %w_sum_4_0_1_2, %tmp_0_2" [cnn/conv_1.cpp:23]   --->   Operation 326 'fadd' 'w_sum_4_0_2' <Predicate = (!icmp_ln8)> <Delay = 11.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 327 [4/4] (11.6ns)   --->   "%w_sum_4_1_2 = fadd float %w_sum_4_1_1_2, %tmp_1_2" [cnn/conv_1.cpp:23]   --->   Operation 327 'fadd' 'w_sum_4_1_2' <Predicate = true> <Delay = 11.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 10.5>
ST_30 : Operation 328 [3/4] (10.5ns)   --->   "%w_sum_4_0_2 = fadd float %w_sum_4_0_1_2, %tmp_0_2" [cnn/conv_1.cpp:23]   --->   Operation 328 'fadd' 'w_sum_4_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 329 [3/4] (10.5ns)   --->   "%w_sum_4_1_2 = fadd float %w_sum_4_1_1_2, %tmp_1_2" [cnn/conv_1.cpp:23]   --->   Operation 329 'fadd' 'w_sum_4_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 10.5>
ST_31 : Operation 330 [2/4] (10.5ns)   --->   "%w_sum_4_0_2 = fadd float %w_sum_4_0_1_2, %tmp_0_2" [cnn/conv_1.cpp:23]   --->   Operation 330 'fadd' 'w_sum_4_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 331 [2/4] (10.5ns)   --->   "%w_sum_4_1_2 = fadd float %w_sum_4_1_1_2, %tmp_1_2" [cnn/conv_1.cpp:23]   --->   Operation 331 'fadd' 'w_sum_4_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 10.5>
ST_32 : Operation 332 [1/4] (10.5ns)   --->   "%w_sum_4_0_2 = fadd float %w_sum_4_0_1_2, %tmp_0_2" [cnn/conv_1.cpp:23]   --->   Operation 332 'fadd' 'w_sum_4_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 333 [1/4] (10.5ns)   --->   "%w_sum_4_1_2 = fadd float %w_sum_4_1_1_2, %tmp_1_2" [cnn/conv_1.cpp:23]   --->   Operation 333 'fadd' 'w_sum_4_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 11.6>
ST_33 : Operation 334 [4/4] (11.6ns)   --->   "%w_sum_4_0_2_1 = fadd float %w_sum_4_0_2, %tmp_0_2_1" [cnn/conv_1.cpp:23]   --->   Operation 334 'fadd' 'w_sum_4_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 11.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 335 [4/4] (11.6ns)   --->   "%w_sum_4_1_2_1 = fadd float %w_sum_4_1_2, %tmp_1_2_1" [cnn/conv_1.cpp:23]   --->   Operation 335 'fadd' 'w_sum_4_1_2_1' <Predicate = true> <Delay = 11.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 10.5>
ST_34 : Operation 336 [3/4] (10.5ns)   --->   "%w_sum_4_0_2_1 = fadd float %w_sum_4_0_2, %tmp_0_2_1" [cnn/conv_1.cpp:23]   --->   Operation 336 'fadd' 'w_sum_4_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 337 [3/4] (10.5ns)   --->   "%w_sum_4_1_2_1 = fadd float %w_sum_4_1_2, %tmp_1_2_1" [cnn/conv_1.cpp:23]   --->   Operation 337 'fadd' 'w_sum_4_1_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 10.5>
ST_35 : Operation 338 [2/4] (10.5ns)   --->   "%w_sum_4_0_2_1 = fadd float %w_sum_4_0_2, %tmp_0_2_1" [cnn/conv_1.cpp:23]   --->   Operation 338 'fadd' 'w_sum_4_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 339 [2/4] (10.5ns)   --->   "%w_sum_4_1_2_1 = fadd float %w_sum_4_1_2, %tmp_1_2_1" [cnn/conv_1.cpp:23]   --->   Operation 339 'fadd' 'w_sum_4_1_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 10.5>
ST_36 : Operation 340 [1/4] (10.5ns)   --->   "%w_sum_4_0_2_1 = fadd float %w_sum_4_0_2, %tmp_0_2_1" [cnn/conv_1.cpp:23]   --->   Operation 340 'fadd' 'w_sum_4_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 341 [1/4] (10.5ns)   --->   "%w_sum_4_1_2_1 = fadd float %w_sum_4_1_2, %tmp_1_2_1" [cnn/conv_1.cpp:23]   --->   Operation 341 'fadd' 'w_sum_4_1_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 11.6>
ST_37 : Operation 342 [4/4] (11.6ns)   --->   "%w_sum_4_0_2_2 = fadd float %w_sum_4_0_2_1, %tmp_0_2_2" [cnn/conv_1.cpp:23]   --->   Operation 342 'fadd' 'w_sum_4_0_2_2' <Predicate = (!icmp_ln8)> <Delay = 11.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 343 [1/1] (0.00ns)   --->   "%conv_1_bias_addr = getelementptr inbounds [6 x float]* @conv_1_bias, i64 0, i64 %zext_ln23" [cnn/conv_1.cpp:26]   --->   Operation 343 'getelementptr' 'conv_1_bias_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_37 : Operation 344 [2/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 8" [cnn/conv_1.cpp:26]   --->   Operation 344 'load' 'conv_1_bias_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_37 : Operation 345 [4/4] (11.6ns)   --->   "%w_sum_4_1_2_2 = fadd float %w_sum_4_1_2_1, %tmp_1_2_2" [cnn/conv_1.cpp:23]   --->   Operation 345 'fadd' 'w_sum_4_1_2_2' <Predicate = true> <Delay = 11.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 10.5>
ST_38 : Operation 346 [3/4] (10.5ns)   --->   "%w_sum_4_0_2_2 = fadd float %w_sum_4_0_2_1, %tmp_0_2_2" [cnn/conv_1.cpp:23]   --->   Operation 346 'fadd' 'w_sum_4_0_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 347 [1/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 8" [cnn/conv_1.cpp:26]   --->   Operation 347 'load' 'conv_1_bias_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_38 : Operation 348 [3/4] (10.5ns)   --->   "%w_sum_4_1_2_2 = fadd float %w_sum_4_1_2_1, %tmp_1_2_2" [cnn/conv_1.cpp:23]   --->   Operation 348 'fadd' 'w_sum_4_1_2_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 349 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_1 = getelementptr inbounds [6 x float]* @conv_1_bias, i64 0, i64 %zext_ln23_5" [cnn/conv_1.cpp:26]   --->   Operation 349 'getelementptr' 'conv_1_bias_addr_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 350 [2/2] (3.25ns)   --->   "%conv_1_bias_load_1 = load float* %conv_1_bias_addr_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 350 'load' 'conv_1_bias_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>

State 39 <SV = 38> <Delay = 10.5>
ST_39 : Operation 351 [2/4] (10.5ns)   --->   "%w_sum_4_0_2_2 = fadd float %w_sum_4_0_2_1, %tmp_0_2_2" [cnn/conv_1.cpp:23]   --->   Operation 351 'fadd' 'w_sum_4_0_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 352 [2/4] (10.5ns)   --->   "%w_sum_4_1_2_2 = fadd float %w_sum_4_1_2_1, %tmp_1_2_2" [cnn/conv_1.cpp:23]   --->   Operation 352 'fadd' 'w_sum_4_1_2_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 353 [1/2] (3.25ns)   --->   "%conv_1_bias_load_1 = load float* %conv_1_bias_addr_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 353 'load' 'conv_1_bias_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>

State 40 <SV = 39> <Delay = 10.5>
ST_40 : Operation 354 [1/4] (10.5ns)   --->   "%w_sum_4_0_2_2 = fadd float %w_sum_4_0_2_1, %tmp_0_2_2" [cnn/conv_1.cpp:23]   --->   Operation 354 'fadd' 'w_sum_4_0_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 355 [1/4] (10.5ns)   --->   "%w_sum_4_1_2_2 = fadd float %w_sum_4_1_2_1, %tmp_1_2_2" [cnn/conv_1.cpp:23]   --->   Operation 355 'fadd' 'w_sum_4_1_2_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 11.6>
ST_41 : Operation 356 [4/4] (11.6ns)   --->   "%w_sum_s = fadd float %w_sum_4_0_2_2, %conv_1_bias_load" [cnn/conv_1.cpp:26]   --->   Operation 356 'fadd' 'w_sum_s' <Predicate = (!icmp_ln8)> <Delay = 11.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 357 [4/4] (11.6ns)   --->   "%w_sum_1 = fadd float %w_sum_4_1_2_2, %conv_1_bias_load_1" [cnn/conv_1.cpp:26]   --->   Operation 357 'fadd' 'w_sum_1' <Predicate = true> <Delay = 11.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 10.5>
ST_42 : Operation 358 [3/4] (10.5ns)   --->   "%w_sum_s = fadd float %w_sum_4_0_2_2, %conv_1_bias_load" [cnn/conv_1.cpp:26]   --->   Operation 358 'fadd' 'w_sum_s' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 359 [3/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_4_1_2_2, %conv_1_bias_load_1" [cnn/conv_1.cpp:26]   --->   Operation 359 'fadd' 'w_sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 10.5>
ST_43 : Operation 360 [2/4] (10.5ns)   --->   "%w_sum_s = fadd float %w_sum_4_0_2_2, %conv_1_bias_load" [cnn/conv_1.cpp:26]   --->   Operation 360 'fadd' 'w_sum_s' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 361 [2/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_4_1_2_2, %conv_1_bias_load_1" [cnn/conv_1.cpp:26]   --->   Operation 361 'fadd' 'w_sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 15.9>
ST_44 : Operation 362 [1/4] (10.5ns)   --->   "%w_sum_s = fadd float %w_sum_4_0_2_2, %conv_1_bias_load" [cnn/conv_1.cpp:26]   --->   Operation 362 'fadd' 'w_sum_s' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 363 [2/2] (5.43ns)   --->   "%tmp_25 = fcmp ogt float %w_sum_s, 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 363 'fcmp' 'tmp_25' <Predicate = (!icmp_ln8)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 364 [1/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_4_1_2_2, %conv_1_bias_load_1" [cnn/conv_1.cpp:26]   --->   Operation 364 'fadd' 'w_sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 12.7>
ST_45 : Operation 365 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi_2)"   --->   Operation 365 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 366 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2028, i64 2028, i64 2028)"   --->   Operation 366 'speclooptripcount' 'empty_35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i4 %tmp_31 to i9" [cnn/conv_1.cpp:30]   --->   Operation 367 'zext' 'zext_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 368 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_1)   --->   "%mul_ln30 = mul i9 26, %zext_ln30" [cnn/conv_1.cpp:30]   --->   Operation 368 'mul' 'mul_ln30' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 369 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter1_Loo)"   --->   Operation 369 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i5 %select_ln30_7 to i9" [cnn/conv_1.cpp:30]   --->   Operation 370 'zext' 'zext_ln30_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 371 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_1 = add i9 %mul_ln30, %zext_ln30_1" [cnn/conv_1.cpp:30]   --->   Operation 371 'add' 'add_ln30_1' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 372 [1/1] (0.00ns)   --->   "%p_shl_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %add_ln30_1, i3 0)" [cnn/conv_1.cpp:30]   --->   Operation 372 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_32 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln30_1, i1 false)" [cnn/conv_1.cpp:30]   --->   Operation 373 'bitconcatenate' 'tmp_32' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i10 %tmp_32 to i12" [cnn/conv_1.cpp:30]   --->   Operation 374 'zext' 'zext_ln30_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 375 [1/1] (1.54ns)   --->   "%sub_ln30 = sub i12 %p_shl_cast, %zext_ln30_3" [cnn/conv_1.cpp:30]   --->   Operation 375 'sub' 'sub_ln30' <Predicate = (!icmp_ln8)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 376 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str236) nounwind" [cnn/conv_1.cpp:15]   --->   Operation 376 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str236)" [cnn/conv_1.cpp:15]   --->   Operation 377 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 378 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str337) nounwind" [cnn/conv_1.cpp:16]   --->   Operation 378 'specpipeline' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln23_15 = zext i3 %select_ln30_6 to i12" [cnn/conv_1.cpp:23]   --->   Operation 379 'zext' 'zext_ln23_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 380 [1/1] (1.54ns)   --->   "%add_ln30_2 = add i12 %sub_ln30, %zext_ln23_15" [cnn/conv_1.cpp:30]   --->   Operation 380 'add' 'add_ln30_2' <Predicate = (!icmp_ln8)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln30_6 = zext i12 %add_ln30_2 to i64" [cnn/conv_1.cpp:30]   --->   Operation 381 'zext' 'zext_ln30_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 382 [1/1] (0.00ns)   --->   "%conv_out_0_addr = getelementptr [2028 x float]* %conv_out_0, i64 0, i64 %zext_ln30_6" [cnn/conv_1.cpp:30]   --->   Operation 382 'getelementptr' 'conv_out_0_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 383 [1/1] (0.00ns)   --->   "%conv_out_1_addr = getelementptr [2028 x float]* %conv_out_1, i64 0, i64 %zext_ln30_6" [cnn/conv_1.cpp:30]   --->   Operation 383 'getelementptr' 'conv_out_1_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 384 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast float %w_sum_s to i32" [cnn/conv_1.cpp:29]   --->   Operation 384 'bitcast' 'bitcast_ln29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29, i32 23, i32 30)" [cnn/conv_1.cpp:29]   --->   Operation 385 'partselect' 'tmp_s' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 386 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %bitcast_ln29 to i23" [cnn/conv_1.cpp:29]   --->   Operation 386 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 387 [1/1] (1.55ns)   --->   "%icmp_ln29 = icmp ne i8 %tmp_s, -1" [cnn/conv_1.cpp:29]   --->   Operation 387 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln8)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 388 [1/1] (2.44ns)   --->   "%icmp_ln29_27 = icmp eq i23 %trunc_ln29, 0" [cnn/conv_1.cpp:29]   --->   Operation 388 'icmp' 'icmp_ln29_27' <Predicate = (!icmp_ln8)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node select_ln29)   --->   "%or_ln29 = or i1 %icmp_ln29_27, %icmp_ln29" [cnn/conv_1.cpp:29]   --->   Operation 389 'or' 'or_ln29' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 390 [1/2] (5.43ns)   --->   "%tmp_25 = fcmp ogt float %w_sum_s, 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 390 'fcmp' 'tmp_25' <Predicate = (!icmp_ln8)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node select_ln29)   --->   "%and_ln29 = and i1 %or_ln29, %tmp_25" [cnn/conv_1.cpp:29]   --->   Operation 391 'and' 'and_ln29' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 392 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29 = select i1 %and_ln29, float %w_sum_s, float 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 392 'select' 'select_ln29' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 393 [1/1] (3.25ns)   --->   "store float %select_ln29, float* %conv_out_0_addr, align 4" [cnn/conv_1.cpp:30]   --->   Operation 393 'store' <Predicate = (!trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_45 : Operation 394 [1/1] (0.00ns)   --->   "br label %Filter1_Loop_end" [cnn/conv_1.cpp:30]   --->   Operation 394 'br' <Predicate = (!trunc_ln30)> <Delay = 0.00>
ST_45 : Operation 395 [1/1] (3.25ns)   --->   "store float %select_ln29, float* %conv_out_1_addr, align 4" [cnn/conv_1.cpp:30]   --->   Operation 395 'store' <Predicate = (trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_45 : Operation 396 [1/1] (0.00ns)   --->   "br label %Filter1_Loop_end" [cnn/conv_1.cpp:30]   --->   Operation 396 'br' <Predicate = (trunc_ln30)> <Delay = 0.00>
ST_45 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln23_25 = zext i3 %or_ln14 to i12" [cnn/conv_1.cpp:23]   --->   Operation 397 'zext' 'zext_ln23_25' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 398 [1/1] (1.54ns)   --->   "%add_ln30_3 = add i12 %zext_ln23_25, %sub_ln30" [cnn/conv_1.cpp:30]   --->   Operation 398 'add' 'add_ln30_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 399 [2/2] (5.43ns)   --->   "%tmp_27 = fcmp ogt float %w_sum_1, 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 399 'fcmp' 'tmp_27' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 9.66>
ST_46 : Operation 400 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str236, i32 %tmp_5)" [cnn/conv_1.cpp:34]   --->   Operation 400 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln30_7 = zext i12 %add_ln30_3 to i64" [cnn/conv_1.cpp:30]   --->   Operation 401 'zext' 'zext_ln30_7' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 402 [1/1] (0.00ns)   --->   "%conv_out_0_addr_1 = getelementptr [2028 x float]* %conv_out_0, i64 0, i64 %zext_ln30_7" [cnn/conv_1.cpp:30]   --->   Operation 402 'getelementptr' 'conv_out_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 403 [1/1] (0.00ns)   --->   "%conv_out_1_addr_1 = getelementptr [2028 x float]* %conv_out_1, i64 0, i64 %zext_ln30_7" [cnn/conv_1.cpp:30]   --->   Operation 403 'getelementptr' 'conv_out_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 404 [1/1] (0.00ns)   --->   "%bitcast_ln29_13 = bitcast float %w_sum_1 to i32" [cnn/conv_1.cpp:29]   --->   Operation 404 'bitcast' 'bitcast_ln29_13' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_13, i32 23, i32 30)" [cnn/conv_1.cpp:29]   --->   Operation 405 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln29_13 = trunc i32 %bitcast_ln29_13 to i23" [cnn/conv_1.cpp:29]   --->   Operation 406 'trunc' 'trunc_ln29_13' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 407 [1/1] (1.55ns)   --->   "%icmp_ln29_28 = icmp ne i8 %tmp_26, -1" [cnn/conv_1.cpp:29]   --->   Operation 407 'icmp' 'icmp_ln29_28' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 408 [1/1] (2.44ns)   --->   "%icmp_ln29_29 = icmp eq i23 %trunc_ln29_13, 0" [cnn/conv_1.cpp:29]   --->   Operation 408 'icmp' 'icmp_ln29_29' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_1)   --->   "%or_ln29_13 = or i1 %icmp_ln29_29, %icmp_ln29_28" [cnn/conv_1.cpp:29]   --->   Operation 409 'or' 'or_ln29_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 410 [1/2] (5.43ns)   --->   "%tmp_27 = fcmp ogt float %w_sum_1, 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 410 'fcmp' 'tmp_27' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_1)   --->   "%and_ln29_13 = and i1 %or_ln29_13, %tmp_27" [cnn/conv_1.cpp:29]   --->   Operation 411 'and' 'and_ln29_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 412 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_1 = select i1 %and_ln29_13, float %w_sum_1, float 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 412 'select' 'select_ln29_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 413 [1/1] (3.25ns)   --->   "store float %select_ln29_1, float* %conv_out_0_addr_1, align 4" [cnn/conv_1.cpp:30]   --->   Operation 413 'store' <Predicate = (!trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_46 : Operation 414 [1/1] (0.00ns)   --->   "br label %2" [cnn/conv_1.cpp:30]   --->   Operation 414 'br' <Predicate = (!trunc_ln30)> <Delay = 0.00>
ST_46 : Operation 415 [1/1] (3.25ns)   --->   "store float %select_ln29_1, float* %conv_out_1_addr_1, align 4" [cnn/conv_1.cpp:30]   --->   Operation 415 'store' <Predicate = (trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_46 : Operation 416 [1/1] (0.00ns)   --->   "br label %2" [cnn/conv_1.cpp:30]   --->   Operation 416 'br' <Predicate = (trunc_ln30)> <Delay = 0.00>

State 47 <SV = 2> <Delay = 0.00>
ST_47 : Operation 417 [1/1] (0.00ns)   --->   "ret void" [cnn/conv_1.cpp:37]   --->   Operation 417 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1111]; IO mode=ap_memory:ce=0
Port [ conv_1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln8                 (br               ) [ 011111111111111111111111111111111111111111111110]
indvar_flatten30       (phi              ) [ 001111111111111111111111111111111111111111111110]
r_0                    (phi              ) [ 001111111111111111111111111111111111111111111110]
indvar_flatten         (phi              ) [ 001111111111111111111111111111111111111111111110]
c_0                    (phi              ) [ 001111111111111111111111111111111111111111111110]
f_0_0                  (phi              ) [ 001111111111111111111111111111111111111111111110]
r                      (add              ) [ 000000000000000000000000000000000000000000000000]
c                      (add              ) [ 000000000000000000000000000000000000000000000000]
add_ln23_1             (add              ) [ 000000000000000000000000000000000000000000000000]
icmp_ln8               (icmp             ) [ 001111111111111111111111111111111111111111111110]
add_ln8                (add              ) [ 011111111111111111111111111111111111111111111110]
br_ln8                 (br               ) [ 000000000000000000000000000000000000000000000000]
icmp_ln11              (icmp             ) [ 000111100000000000000000000000000000000000000000]
select_ln30            (select           ) [ 000000000000000000000000000000000000000000000000]
select_ln30_1          (select           ) [ 011111111111111111111111111111111111111111111110]
tmp                    (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
zext_ln23_1            (zext             ) [ 000000000000000000000000000000000000000000000000]
tmp_28                 (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
zext_ln23_2            (zext             ) [ 000000000000000000000000000000000000000000000000]
sub_ln23               (sub              ) [ 000100000000000000000000000000000000000000000000]
add_ln23               (add              ) [ 000000000000000000000000000000000000000000000000]
select_ln30_2          (select           ) [ 000100000000000000000000000000000000000000000000]
select_ln30_3          (select           ) [ 000000000000000000000000000000000000000000000000]
add_ln30               (add              ) [ 000110000000000000000000000000000000000000000000]
trunc_ln30             (trunc            ) [ 001111111111111111111111111111111111111111111110]
tmp_31                 (partselect       ) [ 001111111111111111111111111111111111111111111100]
select_ln30_4          (select           ) [ 000000000000000000000000000000000000000000000000]
select_ln30_5          (select           ) [ 000000000000000000000000000000000000000000000000]
xor_ln30               (xor              ) [ 000000000000000000000000000000000000000000000000]
icmp_ln14              (icmp             ) [ 000000000000000000000000000000000000000000000000]
and_ln30               (and              ) [ 000000000000000000000000000000000000000000000000]
add_ln23_3             (add              ) [ 000000000000000000000000000000000000000000000000]
or_ln30                (or               ) [ 000000000000000000000000000000000000000000000000]
select_ln30_6          (select           ) [ 001111111111111111111111111111111111111111111100]
select_ln30_7          (select           ) [ 011111111111111111111111111111111111111111111110]
zext_ln30_2            (zext             ) [ 000110000000000000000000000000000000000000000000]
add_ln23_4             (add              ) [ 000000000000000000000000000000000000000000000000]
zext_ln23_8            (zext             ) [ 000000000000000000000000000000000000000000000000]
input_addr             (getelementptr    ) [ 000100000000000000000000000000000000000000000000]
add_ln23_7             (add              ) [ 000000000000000000000000000000000000000000000000]
select_ln30_8          (select           ) [ 000000000000000000000000000000000000000000000000]
zext_ln30_4            (zext             ) [ 000110000000000000000000000000000000000000000000]
add_ln23_8             (add              ) [ 000000000000000000000000000000000000000000000000]
zext_ln23_10           (zext             ) [ 000000000000000000000000000000000000000000000000]
input_addr_3           (getelementptr    ) [ 000100000000000000000000000000000000000000000000]
add_ln23_11            (add              ) [ 000000000000000000000000000000000000000000000000]
select_ln30_9          (select           ) [ 000100000000000000000000000000000000000000000000]
zext_ln23              (zext             ) [ 001111111111111111111111111111111111110000000000]
zext_ln23_18           (zext             ) [ 000000000000000000000000000000000000000000000000]
conv_1_weights_addr    (getelementptr    ) [ 000100000000000000000000000000000000000000000000]
add_ln23_15            (add              ) [ 000000000000000000000000000000000000000000000000]
zext_ln23_19           (zext             ) [ 000000000000000000000000000000000000000000000000]
conv_1_weights_addr_1  (getelementptr    ) [ 000100000000000000000000000000000000000000000000]
br_ln30                (br               ) [ 000000000000000000000000000000000000000000000000]
or_ln14                (or               ) [ 001111111111111111111111111111111111111111111100]
zext_ln23_5            (zext             ) [ 001111111111111111111111111111111111111000000000]
zext_ln23_28           (zext             ) [ 000000000000000000000000000000000000000000000000]
conv_1_weights_addr_9  (getelementptr    ) [ 000100000000000000000000000000000000000000000000]
add_ln23_21            (add              ) [ 000000000000000000000000000000000000000000000000]
zext_ln23_29           (zext             ) [ 000000000000000000000000000000000000000000000000]
conv_1_weights_addr_10 (getelementptr    ) [ 000100000000000000000000000000000000000000000000]
br_ln30                (br               ) [ 000000000000000000000000000000000000000000000000]
add_ln11               (add              ) [ 000111100000000000000000000000000000000000000000]
tmp_29                 (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
zext_ln23_3            (zext             ) [ 000000000000000000000000000000000000000000000000]
tmp_30                 (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
zext_ln23_4            (zext             ) [ 000000000000000000000000000000000000000000000000]
sub_ln23_1             (sub              ) [ 000010000000000000000000000000000000000000000000]
add_ln23_5             (add              ) [ 000000000000000000000000000000000000000000000000]
zext_ln23_9            (zext             ) [ 000000000000000000000000000000000000000000000000]
input_addr_1           (getelementptr    ) [ 000010000000000000000000000000000000000000000000]
zext_ln30_5            (zext             ) [ 000010000000000000000000000000000000000000000000]
add_ln23_12            (add              ) [ 000000000000000000000000000000000000000000000000]
zext_ln23_12           (zext             ) [ 000000000000000000000000000000000000000000000000]
input_addr_6           (getelementptr    ) [ 000010000000000000000000000000000000000000000000]
zext_ln23_17           (zext             ) [ 000000000000000000000000000000000000000000000000]
add_ln23_16            (add              ) [ 000000000000000000000000000000000000000000000000]
zext_ln23_20           (zext             ) [ 000000000000000000000000000000000000000000000000]
conv_1_weights_addr_2  (getelementptr    ) [ 000010000000000000000000000000000000000000000000]
add_ln23_17            (add              ) [ 000000000000000000000000000000000000000000000000]
zext_ln23_21           (zext             ) [ 000000000000000000000000000000000000000000000000]
conv_1_weights_addr_3  (getelementptr    ) [ 000010000000000000000000000000000000000000000000]
conv_1_weights_load    (load             ) [ 000010000000000000000000000000000000000000000000]
input_load             (load             ) [ 000010000000000000000000000000000000000000000000]
conv_1_weights_load_1  (load             ) [ 000010000000000000000000000000000000000000000000]
input_load_1           (load             ) [ 000010000000000000000000000000000000000000000000]
zext_ln23_27           (zext             ) [ 000000000000000000000000000000000000000000000000]
add_ln23_22            (add              ) [ 000000000000000000000000000000000000000000000000]
zext_ln23_30           (zext             ) [ 000000000000000000000000000000000000000000000000]
conv_1_weights_addr_11 (getelementptr    ) [ 000010000000000000000000000000000000000000000000]
add_ln23_23            (add              ) [ 000000000000000000000000000000000000000000000000]
zext_ln23_31           (zext             ) [ 000000000000000000000000000000000000000000000000]
conv_1_weights_addr_12 (getelementptr    ) [ 000010000000000000000000000000000000000000000000]
conv_1_weights_load_9  (load             ) [ 000010000000000000000000000000000000000000000000]
conv_1_weights_load_10 (load             ) [ 000010000000000000000000000000000000000000000000]
tmp_37                 (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
zext_ln23_6            (zext             ) [ 000000000000000000000000000000000000000000000000]
tmp_38                 (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
zext_ln23_7            (zext             ) [ 000000000000000000000000000000000000000000000000]
sub_ln23_2             (sub              ) [ 000000000000000000000000000000000000000000000000]
add_ln23_6             (add              ) [ 000001000000000000000000000000000000000000000000]
add_ln23_9             (add              ) [ 000000000000000000000000000000000000000000000000]
zext_ln23_11           (zext             ) [ 000000000000000000000000000000000000000000000000]
input_addr_4           (getelementptr    ) [ 000001000000000000000000000000000000000000000000]
add_ln23_10            (add              ) [ 000001000000000000000000000000000000000000000000]
add_ln23_13            (add              ) [ 000000000000000000000000000000000000000000000000]
zext_ln23_13           (zext             ) [ 000000000000000000000000000000000000000000000000]
input_addr_7           (getelementptr    ) [ 000001000000000000000000000000000000000000000000]
add_ln23_14            (add              ) [ 000001100000000000000000000000000000000000000000]
zext_ln23_16           (zext             ) [ 000001000000000000000000000000000000000000000000]
tmp_39                 (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
conv_1_weights_addr_4  (getelementptr    ) [ 000001000000000000000000000000000000000000000000]
add_ln23_18            (add              ) [ 000000000000000000000000000000000000000000000000]
zext_ln23_22           (zext             ) [ 000000000000000000000000000000000000000000000000]
conv_1_weights_addr_5  (getelementptr    ) [ 000001000000000000000000000000000000000000000000]
tmp_2                  (fmul             ) [ 001101111000000000000000000000000000000000000000]
tmp_0_0_1              (fmul             ) [ 001111111111100000000000000000000000000000000000]
conv_1_weights_load_2  (load             ) [ 000001000000000000000000000000000000000000000000]
input_load_2           (load             ) [ 000001000000000000000000000000000000000000000000]
conv_1_weights_load_3  (load             ) [ 000001000000000000000000000000000000000000000000]
input_load_3           (load             ) [ 000001000000000000000000000000000000000000000000]
zext_ln23_26           (zext             ) [ 000001000000000000000000000000000000000000000000]
tmp_41                 (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
conv_1_weights_addr_13 (getelementptr    ) [ 000001000000000000000000000000000000000000000000]
add_ln23_24            (add              ) [ 000000000000000000000000000000000000000000000000]
zext_ln23_32           (zext             ) [ 000000000000000000000000000000000000000000000000]
conv_1_weights_addr_14 (getelementptr    ) [ 000001000000000000000000000000000000000000000000]
tmp_1                  (fmul             ) [ 001101111000000000000000000000000000000000000000]
tmp_1_0_1              (fmul             ) [ 001111111111100000000000000000000000000000000000]
conv_1_weights_load_11 (load             ) [ 000001000000000000000000000000000000000000000000]
conv_1_weights_load_12 (load             ) [ 000001000000000000000000000000000000000000000000]
sext_ln23              (sext             ) [ 000000000000000000000000000000000000000000000000]
input_addr_2           (getelementptr    ) [ 000000100000000000000000000000000000000000000000]
sext_ln23_1            (sext             ) [ 000000000000000000000000000000000000000000000000]
input_addr_5           (getelementptr    ) [ 000000100000000000000000000000000000000000000000]
add_ln23_19            (add              ) [ 000000000000000000000000000000000000000000000000]
zext_ln23_23           (zext             ) [ 000000000000000000000000000000000000000000000000]
conv_1_weights_addr_6  (getelementptr    ) [ 000000100000000000000000000000000000000000000000]
add_ln23_20            (add              ) [ 000000000000000000000000000000000000000000000000]
zext_ln23_24           (zext             ) [ 000000000000000000000000000000000000000000000000]
conv_1_weights_addr_7  (getelementptr    ) [ 000000100000000000000000000000000000000000000000]
tmp_0_0_2              (fmul             ) [ 001111111111111110000000000000000000000000000000]
tmp_0_1                (fmul             ) [ 001111111111111111111000000000000000000000000000]
conv_1_weights_load_4  (load             ) [ 000000100000000000000000000000000000000000000000]
input_load_4           (load             ) [ 000000100000000000000000000000000000000000000000]
conv_1_weights_load_5  (load             ) [ 000000100000000000000000000000000000000000000000]
input_load_5           (load             ) [ 000000100000000000000000000000000000000000000000]
add_ln23_25            (add              ) [ 000000000000000000000000000000000000000000000000]
zext_ln23_33           (zext             ) [ 000000000000000000000000000000000000000000000000]
conv_1_weights_addr_15 (getelementptr    ) [ 000000100000000000000000000000000000000000000000]
add_ln23_26            (add              ) [ 000000000000000000000000000000000000000000000000]
zext_ln23_34           (zext             ) [ 000000000000000000000000000000000000000000000000]
conv_1_weights_addr_16 (getelementptr    ) [ 000000100000000000000000000000000000000000000000]
tmp_1_0_2              (fmul             ) [ 001111111111111110000000000000000000000000000000]
tmp_1_1                (fmul             ) [ 001111111111111111111000000000000000000000000000]
conv_1_weights_load_13 (load             ) [ 000000100000000000000000000000000000000000000000]
conv_1_weights_load_14 (load             ) [ 000000100000000000000000000000000000000000000000]
zext_ln23_14           (zext             ) [ 000000000000000000000000000000000000000000000000]
input_addr_8           (getelementptr    ) [ 001000010000000000000000000000000000000000000000]
tmp_40                 (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
conv_1_weights_addr_8  (getelementptr    ) [ 001000010000000000000000000000000000000000000000]
tmp_0_1_1              (fmul             ) [ 001111111111111111111111100000000000000000000000]
tmp_0_1_2              (fmul             ) [ 001111111111111111111111111110000000000000000000]
conv_1_weights_load_6  (load             ) [ 001000010000000000000000000000000000000000000000]
input_load_6           (load             ) [ 001000010000000000000000000000000000000000000000]
conv_1_weights_load_7  (load             ) [ 001000010000000000000000000000000000000000000000]
input_load_7           (load             ) [ 001000010000000000000000000000000000000000000000]
tmp_42                 (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
conv_1_weights_addr_17 (getelementptr    ) [ 001000010000000000000000000000000000000000000000]
tmp_1_1_1              (fmul             ) [ 001111111111111111111111100000000000000000000000]
tmp_1_1_2              (fmul             ) [ 001111111111111111111111111110000000000000000000]
conv_1_weights_load_15 (load             ) [ 001000010000000000000000000000000000000000000000]
conv_1_weights_load_16 (load             ) [ 001000010000000000000000000000000000000000000000]
add_ln14               (add              ) [ 011111111111111111111111111111111111111111111110]
select_ln11            (select           ) [ 011111111111111111111111111111111111111111111110]
br_ln14                (br               ) [ 011111111111111111111111111111111111111111111110]
tmp_0_2                (fmul             ) [ 001111101111111111111111111111111000000000000000]
tmp_0_2_1              (fmul             ) [ 001111101111111111111111111111111111100000000000]
conv_1_weights_load_8  (load             ) [ 000100001000000000000000000000000000000000000000]
input_load_8           (load             ) [ 000100001000000000000000000000000000000000000000]
tmp_1_2                (fmul             ) [ 001111101111111111111111111111111000000000000000]
tmp_1_2_1              (fmul             ) [ 001111101111111111111111111111111111100000000000]
conv_1_weights_load_17 (load             ) [ 000100001000000000000000000000000000000000000000]
w_sum_4                (fadd             ) [ 001011100111100000000000000000000000000000000000]
tmp_0_2_2              (fmul             ) [ 001111100111111111111111111111111111111110000000]
w_sum_4_1              (fadd             ) [ 001011100111100000000000000000000000000000000000]
tmp_1_2_2              (fmul             ) [ 001111100111111111111111111111111111111110000000]
w_sum_4_0_0_1          (fadd             ) [ 000111100000011110000000000000000000000000000000]
w_sum_4_1_0_1          (fadd             ) [ 000111100000011110000000000000000000000000000000]
w_sum_4_0_0_2          (fadd             ) [ 001111000000000001111000000000000000000000000000]
w_sum_4_1_0_2          (fadd             ) [ 001111000000000001111000000000000000000000000000]
w_sum_4_0_1            (fadd             ) [ 001110100000000000000111100000000000000000000000]
w_sum_4_1_1            (fadd             ) [ 001110100000000000000111100000000000000000000000]
w_sum_4_0_1_1          (fadd             ) [ 001101100000000000000000011110000000000000000000]
w_sum_4_1_1_1          (fadd             ) [ 001101100000000000000000011110000000000000000000]
w_sum_4_0_1_2          (fadd             ) [ 001011100000000000000000000001111000000000000000]
w_sum_4_1_1_2          (fadd             ) [ 001011100000000000000000000001111000000000000000]
w_sum_4_0_2            (fadd             ) [ 000111100000000000000000000000000111100000000000]
w_sum_4_1_2            (fadd             ) [ 000111100000000000000000000000000111100000000000]
w_sum_4_0_2_1          (fadd             ) [ 001111000000000000000000000000000000011110000000]
w_sum_4_1_2_1          (fadd             ) [ 001111000000000000000000000000000000011110000000]
conv_1_bias_addr       (getelementptr    ) [ 000100000000000000000000000000000000001000000000]
conv_1_bias_load       (load             ) [ 001111100000000000000000000000000000000111111000]
conv_1_bias_addr_1     (getelementptr    ) [ 000010000000000000000000000000000000000100000000]
conv_1_bias_load_1     (load             ) [ 001111100000000000000000000000000000000011111000]
w_sum_4_0_2_2          (fadd             ) [ 001110100000000000000000000000000000000001111000]
w_sum_4_1_2_2          (fadd             ) [ 001110100000000000000000000000000000000001111000]
w_sum_s                (fadd             ) [ 000001000000000000000000000000000000000000000100]
w_sum_1                (fadd             ) [ 000001100000000000000000000000000000000000000110]
specloopname_ln0       (specloopname     ) [ 000000000000000000000000000000000000000000000000]
empty_35               (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
zext_ln30              (zext             ) [ 000000000000000000000000000000000000000000000000]
mul_ln30               (mul              ) [ 000000000000000000000000000000000000000000000000]
specloopname_ln0       (specloopname     ) [ 000000000000000000000000000000000000000000000000]
zext_ln30_1            (zext             ) [ 000000000000000000000000000000000000000000000000]
add_ln30_1             (add              ) [ 000000000000000000000000000000000000000000000000]
p_shl_cast             (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
tmp_32                 (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
zext_ln30_3            (zext             ) [ 000000000000000000000000000000000000000000000000]
sub_ln30               (sub              ) [ 000000000000000000000000000000000000000000000000]
specloopname_ln15      (specloopname     ) [ 000000000000000000000000000000000000000000000000]
tmp_5                  (specregionbegin  ) [ 000000100000000000000000000000000000000000000010]
specpipeline_ln16      (specpipeline     ) [ 000000000000000000000000000000000000000000000000]
zext_ln23_15           (zext             ) [ 000000000000000000000000000000000000000000000000]
add_ln30_2             (add              ) [ 000000000000000000000000000000000000000000000000]
zext_ln30_6            (zext             ) [ 000000000000000000000000000000000000000000000000]
conv_out_0_addr        (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
conv_out_1_addr        (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
bitcast_ln29           (bitcast          ) [ 000000000000000000000000000000000000000000000000]
tmp_s                  (partselect       ) [ 000000000000000000000000000000000000000000000000]
trunc_ln29             (trunc            ) [ 000000000000000000000000000000000000000000000000]
icmp_ln29              (icmp             ) [ 000000000000000000000000000000000000000000000000]
icmp_ln29_27           (icmp             ) [ 000000000000000000000000000000000000000000000000]
or_ln29                (or               ) [ 000000000000000000000000000000000000000000000000]
tmp_25                 (fcmp             ) [ 000000000000000000000000000000000000000000000000]
and_ln29               (and              ) [ 000000000000000000000000000000000000000000000000]
select_ln29            (select           ) [ 000000000000000000000000000000000000000000000000]
store_ln30             (store            ) [ 000000000000000000000000000000000000000000000000]
br_ln30                (br               ) [ 000000000000000000000000000000000000000000000000]
store_ln30             (store            ) [ 000000000000000000000000000000000000000000000000]
br_ln30                (br               ) [ 000000000000000000000000000000000000000000000000]
zext_ln23_25           (zext             ) [ 000000000000000000000000000000000000000000000000]
add_ln30_3             (add              ) [ 000000100000000000000000000000000000000000000010]
empty                  (specregionend    ) [ 000000000000000000000000000000000000000000000000]
zext_ln30_7            (zext             ) [ 000000000000000000000000000000000000000000000000]
conv_out_0_addr_1      (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
conv_out_1_addr_1      (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
bitcast_ln29_13        (bitcast          ) [ 000000000000000000000000000000000000000000000000]
tmp_26                 (partselect       ) [ 000000000000000000000000000000000000000000000000]
trunc_ln29_13          (trunc            ) [ 000000000000000000000000000000000000000000000000]
icmp_ln29_28           (icmp             ) [ 000000000000000000000000000000000000000000000000]
icmp_ln29_29           (icmp             ) [ 000000000000000000000000000000000000000000000000]
or_ln29_13             (or               ) [ 000000000000000000000000000000000000000000000000]
tmp_27                 (fcmp             ) [ 000000000000000000000000000000000000000000000000]
and_ln29_13            (and              ) [ 000000000000000000000000000000000000000000000000]
select_ln29_1          (select           ) [ 000000000000000000000000000000000000000000000000]
store_ln30             (store            ) [ 000000000000000000000000000000000000000000000000]
br_ln30                (br               ) [ 000000000000000000000000000000000000000000000000]
store_ln30             (store            ) [ 000000000000000000000000000000000000000000000000]
br_ln30                (br               ) [ 000000000000000000000000000000000000000000000000]
ret_ln37               (ret              ) [ 000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_out_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_1_bias">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i61.i3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_Fi_2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Loop_Filter1_Loo"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str236"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str337"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="input_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="11" slack="0"/>
<pin id="120" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="input_addr_3_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="11" slack="0"/>
<pin id="127" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_3/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="conv_1_weights_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="3" slack="0"/>
<pin id="134" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_addr/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="conv_1_weights_addr_1_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="4" slack="0"/>
<pin id="141" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_addr_1/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="0" slack="0"/>
<pin id="156" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="157" dir="0" index="5" bw="32" slack="0"/>
<pin id="158" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="8" bw="6" slack="0"/>
<pin id="181" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="12" bw="6" slack="2147483647"/>
<pin id="186" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="187" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="32" slack="0"/>
<pin id="159" dir="1" index="7" bw="32" slack="0"/>
<pin id="183" dir="1" index="11" bw="32" slack="0"/>
<pin id="188" dir="1" index="15" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_load/2 conv_1_weights_load_1/2 conv_1_weights_load_9/2 conv_1_weights_load_10/2 conv_1_weights_load_2/3 conv_1_weights_load_3/3 conv_1_weights_load_11/3 conv_1_weights_load_12/3 conv_1_weights_load_4/4 conv_1_weights_load_5/4 conv_1_weights_load_13/4 conv_1_weights_load_14/4 conv_1_weights_load_6/5 conv_1_weights_load_7/5 conv_1_weights_load_15/5 conv_1_weights_load_16/5 conv_1_weights_load_8/6 conv_1_weights_load_17/6 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="10" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="0" slack="0"/>
<pin id="161" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="162" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="32" slack="0"/>
<pin id="164" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/2 input_load_1/2 input_load_2/3 input_load_3/3 input_load_4/4 input_load_5/4 input_load_6/5 input_load_7/5 input_load_8/6 "/>
</bind>
</comp>

<comp id="166" class="1004" name="conv_1_weights_addr_9_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="3" slack="0"/>
<pin id="170" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_addr_9/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="conv_1_weights_addr_10_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="4" slack="0"/>
<pin id="177" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_addr_10/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="input_addr_1_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="11" slack="0"/>
<pin id="194" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_1/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="input_addr_6_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="11" slack="0"/>
<pin id="201" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_6/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="conv_1_weights_addr_2_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="5" slack="0"/>
<pin id="208" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_addr_2/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="conv_1_weights_addr_3_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="5" slack="0"/>
<pin id="215" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_addr_3/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="conv_1_weights_addr_11_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="5" slack="0"/>
<pin id="226" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_addr_11/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="conv_1_weights_addr_12_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="5" slack="0"/>
<pin id="233" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_addr_12/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="input_addr_4_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="11" slack="0"/>
<pin id="242" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_4/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="input_addr_7_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="11" slack="0"/>
<pin id="249" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_7/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="conv_1_weights_addr_4_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="64" slack="0"/>
<pin id="256" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_addr_4/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="conv_1_weights_addr_5_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="6" slack="0"/>
<pin id="263" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_addr_5/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="conv_1_weights_addr_13_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="64" slack="0"/>
<pin id="274" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_addr_13/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="conv_1_weights_addr_14_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="6" slack="0"/>
<pin id="281" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_addr_14/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="input_addr_2_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="11" slack="0"/>
<pin id="290" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_2/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="input_addr_5_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="11" slack="0"/>
<pin id="297" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_5/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="conv_1_weights_addr_6_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="6" slack="0"/>
<pin id="304" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_addr_6/5 "/>
</bind>
</comp>

<comp id="307" class="1004" name="conv_1_weights_addr_7_gep_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="0" index="2" bw="6" slack="0"/>
<pin id="311" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_addr_7/5 "/>
</bind>
</comp>

<comp id="318" class="1004" name="conv_1_weights_addr_15_gep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="6" slack="0"/>
<pin id="322" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_addr_15/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="conv_1_weights_addr_16_gep_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="0" index="2" bw="6" slack="0"/>
<pin id="329" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_addr_16/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="input_addr_8_gep_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="11" slack="0"/>
<pin id="338" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_8/6 "/>
</bind>
</comp>

<comp id="341" class="1004" name="conv_1_weights_addr_8_gep_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="64" slack="0"/>
<pin id="345" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_addr_8/6 "/>
</bind>
</comp>

<comp id="350" class="1004" name="conv_1_weights_addr_17_gep_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="64" slack="0"/>
<pin id="354" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_addr_17/6 "/>
</bind>
</comp>

<comp id="358" class="1004" name="conv_1_bias_addr_gep_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="0" index="2" bw="3" slack="35"/>
<pin id="362" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_bias_addr/37 "/>
</bind>
</comp>

<comp id="365" class="1004" name="grp_access_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="3" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="368" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_bias_load/37 conv_1_bias_load_1/38 "/>
</bind>
</comp>

<comp id="371" class="1004" name="conv_1_bias_addr_1_gep_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="0" index="2" bw="3" slack="36"/>
<pin id="375" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_bias_addr_1/38 "/>
</bind>
</comp>

<comp id="379" class="1004" name="conv_out_0_addr_gep_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="0" index="2" bw="12" slack="0"/>
<pin id="383" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_0_addr/45 "/>
</bind>
</comp>

<comp id="386" class="1004" name="conv_out_1_addr_gep_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="0" index="2" bw="12" slack="0"/>
<pin id="390" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_1_addr/45 "/>
</bind>
</comp>

<comp id="393" class="1004" name="grp_access_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="11" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/45 store_ln30/46 "/>
</bind>
</comp>

<comp id="399" class="1004" name="grp_access_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="11" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="403" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/45 store_ln30/46 "/>
</bind>
</comp>

<comp id="405" class="1004" name="conv_out_0_addr_1_gep_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="0" index="2" bw="12" slack="0"/>
<pin id="409" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_0_addr_1/46 "/>
</bind>
</comp>

<comp id="412" class="1004" name="conv_out_1_addr_1_gep_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="0" index="2" bw="12" slack="0"/>
<pin id="416" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_1_addr_1/46 "/>
</bind>
</comp>

<comp id="421" class="1005" name="indvar_flatten30_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="11" slack="1"/>
<pin id="423" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten30 (phireg) "/>
</bind>
</comp>

<comp id="425" class="1004" name="indvar_flatten30_phi_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="1"/>
<pin id="427" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="428" dir="0" index="2" bw="11" slack="0"/>
<pin id="429" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="430" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten30/2 "/>
</bind>
</comp>

<comp id="432" class="1005" name="r_0_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="5" slack="1"/>
<pin id="434" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="436" class="1004" name="r_0_phi_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="1"/>
<pin id="438" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="439" dir="0" index="2" bw="5" slack="0"/>
<pin id="440" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="441" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="443" class="1005" name="indvar_flatten_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="7" slack="1"/>
<pin id="445" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="447" class="1004" name="indvar_flatten_phi_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="1"/>
<pin id="449" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="450" dir="0" index="2" bw="7" slack="1"/>
<pin id="451" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="452" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="454" class="1005" name="c_0_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="5" slack="1"/>
<pin id="456" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="458" class="1004" name="c_0_phi_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="1"/>
<pin id="460" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="461" dir="0" index="2" bw="5" slack="0"/>
<pin id="462" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="463" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="465" class="1005" name="f_0_0_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="3" slack="1"/>
<pin id="467" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_0_0 (phireg) "/>
</bind>
</comp>

<comp id="469" class="1004" name="f_0_0_phi_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="1"/>
<pin id="471" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="472" dir="0" index="2" bw="3" slack="1"/>
<pin id="473" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="474" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0_0/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="grp_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="1"/>
<pin id="478" dir="0" index="1" bw="32" slack="0"/>
<pin id="479" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_4/5 w_sum_4_0_0_1/9 w_sum_4_0_0_2/13 w_sum_4_0_1/17 w_sum_4_0_1_1/21 "/>
</bind>
</comp>

<comp id="481" class="1004" name="grp_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="0" index="1" bw="32" slack="0"/>
<pin id="484" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_4_1/5 w_sum_4_1_0_1/9 w_sum_4_1_0_2/13 w_sum_4_1_1/17 w_sum_4_1_1_1/21 "/>
</bind>
</comp>

<comp id="486" class="1004" name="grp_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="1"/>
<pin id="488" dir="0" index="1" bw="32" slack="3"/>
<pin id="489" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_4_0_1_2/25 w_sum_4_0_2/29 w_sum_4_0_2_1/33 w_sum_4_0_2_2/37 w_sum_s/41 "/>
</bind>
</comp>

<comp id="490" class="1004" name="grp_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="1"/>
<pin id="492" dir="0" index="1" bw="32" slack="2"/>
<pin id="493" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_4_1_1_2/25 w_sum_4_1_2/29 w_sum_4_1_2_1/33 w_sum_4_1_2_2/37 w_sum_1/41 "/>
</bind>
</comp>

<comp id="494" class="1004" name="grp_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="0" index="1" bw="32" slack="0"/>
<pin id="497" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2/3 tmp_0_0_2/4 tmp_0_1_1/5 tmp_0_2/6 tmp_0_2_2/7 "/>
</bind>
</comp>

<comp id="500" class="1004" name="grp_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="0" index="1" bw="32" slack="0"/>
<pin id="503" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_0_0_1/3 tmp_0_1/4 tmp_0_1_2/5 tmp_0_2_1/6 tmp_1_2_2/7 "/>
</bind>
</comp>

<comp id="506" class="1004" name="grp_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="0"/>
<pin id="509" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1/3 tmp_1_0_2/4 tmp_1_1_1/5 tmp_1_2/6 "/>
</bind>
</comp>

<comp id="512" class="1004" name="grp_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="0"/>
<pin id="514" dir="0" index="1" bw="32" slack="0"/>
<pin id="515" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1_0_1/3 tmp_1_1/4 tmp_1_1_2/5 tmp_1_2_1/6 "/>
</bind>
</comp>

<comp id="519" class="1004" name="grp_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="0"/>
<pin id="521" dir="0" index="1" bw="32" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_25/44 tmp_27/45 "/>
</bind>
</comp>

<comp id="525" class="1005" name="reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="1"/>
<pin id="527" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_load conv_1_weights_load_2 conv_1_weights_load_4 conv_1_weights_load_6 conv_1_weights_load_8 "/>
</bind>
</comp>

<comp id="530" class="1005" name="reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="1"/>
<pin id="532" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load input_load_2 input_load_4 input_load_6 input_load_8 "/>
</bind>
</comp>

<comp id="537" class="1005" name="reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="1"/>
<pin id="539" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_load_1 conv_1_weights_load_3 conv_1_weights_load_5 conv_1_weights_load_7 conv_1_weights_load_17 "/>
</bind>
</comp>

<comp id="542" class="1005" name="reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load_1 input_load_3 input_load_5 input_load_7 "/>
</bind>
</comp>

<comp id="548" class="1005" name="reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="1"/>
<pin id="550" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_load_9 conv_1_weights_load_11 conv_1_weights_load_13 conv_1_weights_load_15 "/>
</bind>
</comp>

<comp id="553" class="1005" name="reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="1"/>
<pin id="555" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_load_10 conv_1_weights_load_12 conv_1_weights_load_14 conv_1_weights_load_16 "/>
</bind>
</comp>

<comp id="558" class="1005" name="reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="1"/>
<pin id="560" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_4_0_2_2 w_sum_s "/>
</bind>
</comp>

<comp id="564" class="1004" name="r_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="5" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="c_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="5" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="add_ln23_1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="5" slack="0"/>
<pin id="578" dir="0" index="1" bw="3" slack="0"/>
<pin id="579" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="icmp_ln8_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="11" slack="0"/>
<pin id="584" dir="0" index="1" bw="11" slack="0"/>
<pin id="585" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="588" class="1004" name="add_ln8_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="11" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="0"/>
<pin id="591" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="icmp_ln11_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="7" slack="0"/>
<pin id="596" dir="0" index="1" bw="7" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="select_ln30_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="5" slack="0"/>
<pin id="603" dir="0" index="2" bw="5" slack="0"/>
<pin id="604" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="select_ln30_1_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="5" slack="0"/>
<pin id="611" dir="0" index="2" bw="5" slack="0"/>
<pin id="612" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_1/2 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="10" slack="0"/>
<pin id="618" dir="0" index="1" bw="5" slack="0"/>
<pin id="619" dir="0" index="2" bw="1" slack="0"/>
<pin id="620" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="zext_ln23_1_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="10" slack="0"/>
<pin id="626" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_1/2 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_28_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="7" slack="0"/>
<pin id="630" dir="0" index="1" bw="5" slack="0"/>
<pin id="631" dir="0" index="2" bw="1" slack="0"/>
<pin id="632" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_28/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="zext_ln23_2_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="7" slack="0"/>
<pin id="638" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_2/2 "/>
</bind>
</comp>

<comp id="640" class="1004" name="sub_ln23_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="10" slack="0"/>
<pin id="642" dir="0" index="1" bw="7" slack="0"/>
<pin id="643" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23/2 "/>
</bind>
</comp>

<comp id="646" class="1004" name="add_ln23_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="3" slack="0"/>
<pin id="648" dir="0" index="1" bw="5" slack="0"/>
<pin id="649" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/2 "/>
</bind>
</comp>

<comp id="652" class="1004" name="select_ln30_2_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="5" slack="0"/>
<pin id="655" dir="0" index="2" bw="5" slack="0"/>
<pin id="656" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_2/2 "/>
</bind>
</comp>

<comp id="660" class="1004" name="select_ln30_3_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="5" slack="0"/>
<pin id="663" dir="0" index="2" bw="5" slack="0"/>
<pin id="664" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_3/2 "/>
</bind>
</comp>

<comp id="668" class="1004" name="add_ln30_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="5" slack="0"/>
<pin id="670" dir="0" index="1" bw="3" slack="0"/>
<pin id="671" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/2 "/>
</bind>
</comp>

<comp id="674" class="1004" name="trunc_ln30_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="5" slack="0"/>
<pin id="676" dir="1" index="1" bw="1" slack="43"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30/2 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_31_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="4" slack="0"/>
<pin id="680" dir="0" index="1" bw="5" slack="0"/>
<pin id="681" dir="0" index="2" bw="1" slack="0"/>
<pin id="682" dir="0" index="3" bw="4" slack="0"/>
<pin id="683" dir="1" index="4" bw="4" slack="43"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_31/2 "/>
</bind>
</comp>

<comp id="688" class="1004" name="select_ln30_4_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="5" slack="0"/>
<pin id="691" dir="0" index="2" bw="5" slack="0"/>
<pin id="692" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_4/2 "/>
</bind>
</comp>

<comp id="696" class="1004" name="select_ln30_5_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="5" slack="0"/>
<pin id="699" dir="0" index="2" bw="5" slack="0"/>
<pin id="700" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_5/2 "/>
</bind>
</comp>

<comp id="704" class="1004" name="xor_ln30_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="1" slack="0"/>
<pin id="707" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln30/2 "/>
</bind>
</comp>

<comp id="710" class="1004" name="icmp_ln14_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="3" slack="0"/>
<pin id="712" dir="0" index="1" bw="3" slack="0"/>
<pin id="713" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="716" class="1004" name="and_ln30_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln30/2 "/>
</bind>
</comp>

<comp id="722" class="1004" name="add_ln23_3_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="0" index="1" bw="5" slack="0"/>
<pin id="725" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_3/2 "/>
</bind>
</comp>

<comp id="728" class="1004" name="or_ln30_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="0" index="1" bw="1" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln30/2 "/>
</bind>
</comp>

<comp id="734" class="1004" name="select_ln30_6_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="3" slack="0"/>
<pin id="737" dir="0" index="2" bw="3" slack="0"/>
<pin id="738" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_6/2 "/>
</bind>
</comp>

<comp id="742" class="1004" name="select_ln30_7_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="0"/>
<pin id="744" dir="0" index="1" bw="5" slack="0"/>
<pin id="745" dir="0" index="2" bw="5" slack="0"/>
<pin id="746" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_7/2 "/>
</bind>
</comp>

<comp id="750" class="1004" name="zext_ln30_2_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="5" slack="0"/>
<pin id="752" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_2/2 "/>
</bind>
</comp>

<comp id="754" class="1004" name="add_ln23_4_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="11" slack="0"/>
<pin id="756" dir="0" index="1" bw="5" slack="0"/>
<pin id="757" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_4/2 "/>
</bind>
</comp>

<comp id="760" class="1004" name="zext_ln23_8_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="11" slack="0"/>
<pin id="762" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_8/2 "/>
</bind>
</comp>

<comp id="765" class="1004" name="add_ln23_7_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="3" slack="0"/>
<pin id="767" dir="0" index="1" bw="5" slack="0"/>
<pin id="768" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_7/2 "/>
</bind>
</comp>

<comp id="771" class="1004" name="select_ln30_8_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="0"/>
<pin id="773" dir="0" index="1" bw="5" slack="0"/>
<pin id="774" dir="0" index="2" bw="5" slack="0"/>
<pin id="775" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_8/2 "/>
</bind>
</comp>

<comp id="779" class="1004" name="zext_ln30_4_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="5" slack="0"/>
<pin id="781" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_4/2 "/>
</bind>
</comp>

<comp id="783" class="1004" name="add_ln23_8_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="11" slack="0"/>
<pin id="785" dir="0" index="1" bw="5" slack="0"/>
<pin id="786" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_8/2 "/>
</bind>
</comp>

<comp id="789" class="1004" name="zext_ln23_10_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="11" slack="0"/>
<pin id="791" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_10/2 "/>
</bind>
</comp>

<comp id="794" class="1004" name="add_ln23_11_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="3" slack="0"/>
<pin id="796" dir="0" index="1" bw="5" slack="0"/>
<pin id="797" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_11/2 "/>
</bind>
</comp>

<comp id="800" class="1004" name="select_ln30_9_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="0"/>
<pin id="802" dir="0" index="1" bw="5" slack="0"/>
<pin id="803" dir="0" index="2" bw="5" slack="0"/>
<pin id="804" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_9/2 "/>
</bind>
</comp>

<comp id="808" class="1004" name="zext_ln23_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="3" slack="0"/>
<pin id="810" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/2 "/>
</bind>
</comp>

<comp id="813" class="1004" name="zext_ln23_18_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="3" slack="0"/>
<pin id="815" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_18/2 "/>
</bind>
</comp>

<comp id="817" class="1004" name="add_ln23_15_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="4" slack="0"/>
<pin id="819" dir="0" index="1" bw="3" slack="0"/>
<pin id="820" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_15/2 "/>
</bind>
</comp>

<comp id="823" class="1004" name="zext_ln23_19_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="4" slack="0"/>
<pin id="825" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_19/2 "/>
</bind>
</comp>

<comp id="828" class="1004" name="or_ln14_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="3" slack="0"/>
<pin id="830" dir="0" index="1" bw="3" slack="0"/>
<pin id="831" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14/2 "/>
</bind>
</comp>

<comp id="834" class="1004" name="zext_ln23_5_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="3" slack="0"/>
<pin id="836" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_5/2 "/>
</bind>
</comp>

<comp id="839" class="1004" name="zext_ln23_28_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="3" slack="0"/>
<pin id="841" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_28/2 "/>
</bind>
</comp>

<comp id="843" class="1004" name="add_ln23_21_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="4" slack="0"/>
<pin id="845" dir="0" index="1" bw="3" slack="0"/>
<pin id="846" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_21/2 "/>
</bind>
</comp>

<comp id="849" class="1004" name="zext_ln23_29_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="4" slack="0"/>
<pin id="851" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_29/2 "/>
</bind>
</comp>

<comp id="854" class="1004" name="add_ln11_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="7" slack="0"/>
<pin id="856" dir="0" index="1" bw="1" slack="0"/>
<pin id="857" dir="1" index="2" bw="7" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/2 "/>
</bind>
</comp>

<comp id="860" class="1004" name="tmp_29_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="10" slack="0"/>
<pin id="862" dir="0" index="1" bw="5" slack="1"/>
<pin id="863" dir="0" index="2" bw="1" slack="0"/>
<pin id="864" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_29/3 "/>
</bind>
</comp>

<comp id="867" class="1004" name="zext_ln23_3_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="10" slack="0"/>
<pin id="869" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_3/3 "/>
</bind>
</comp>

<comp id="871" class="1004" name="tmp_30_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="7" slack="0"/>
<pin id="873" dir="0" index="1" bw="5" slack="1"/>
<pin id="874" dir="0" index="2" bw="1" slack="0"/>
<pin id="875" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_30/3 "/>
</bind>
</comp>

<comp id="878" class="1004" name="zext_ln23_4_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="7" slack="0"/>
<pin id="880" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_4/3 "/>
</bind>
</comp>

<comp id="882" class="1004" name="sub_ln23_1_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="10" slack="0"/>
<pin id="884" dir="0" index="1" bw="7" slack="0"/>
<pin id="885" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23_1/3 "/>
</bind>
</comp>

<comp id="888" class="1004" name="add_ln23_5_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="11" slack="0"/>
<pin id="890" dir="0" index="1" bw="5" slack="1"/>
<pin id="891" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_5/3 "/>
</bind>
</comp>

<comp id="893" class="1004" name="zext_ln23_9_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="11" slack="0"/>
<pin id="895" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_9/3 "/>
</bind>
</comp>

<comp id="898" class="1004" name="zext_ln30_5_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="5" slack="1"/>
<pin id="900" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_5/3 "/>
</bind>
</comp>

<comp id="901" class="1004" name="add_ln23_12_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="11" slack="1"/>
<pin id="903" dir="0" index="1" bw="5" slack="0"/>
<pin id="904" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_12/3 "/>
</bind>
</comp>

<comp id="906" class="1004" name="zext_ln23_12_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="11" slack="0"/>
<pin id="908" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_12/3 "/>
</bind>
</comp>

<comp id="911" class="1004" name="zext_ln23_17_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="3" slack="1"/>
<pin id="913" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_17/3 "/>
</bind>
</comp>

<comp id="914" class="1004" name="add_ln23_16_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="5" slack="0"/>
<pin id="916" dir="0" index="1" bw="3" slack="0"/>
<pin id="917" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_16/3 "/>
</bind>
</comp>

<comp id="920" class="1004" name="zext_ln23_20_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="5" slack="0"/>
<pin id="922" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_20/3 "/>
</bind>
</comp>

<comp id="925" class="1004" name="add_ln23_17_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="5" slack="0"/>
<pin id="927" dir="0" index="1" bw="3" slack="0"/>
<pin id="928" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_17/3 "/>
</bind>
</comp>

<comp id="931" class="1004" name="zext_ln23_21_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="5" slack="0"/>
<pin id="933" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_21/3 "/>
</bind>
</comp>

<comp id="936" class="1004" name="zext_ln23_27_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="3" slack="1"/>
<pin id="938" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_27/3 "/>
</bind>
</comp>

<comp id="939" class="1004" name="add_ln23_22_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="5" slack="0"/>
<pin id="941" dir="0" index="1" bw="3" slack="0"/>
<pin id="942" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_22/3 "/>
</bind>
</comp>

<comp id="945" class="1004" name="zext_ln23_30_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="5" slack="0"/>
<pin id="947" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_30/3 "/>
</bind>
</comp>

<comp id="950" class="1004" name="add_ln23_23_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="5" slack="0"/>
<pin id="952" dir="0" index="1" bw="3" slack="0"/>
<pin id="953" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_23/3 "/>
</bind>
</comp>

<comp id="956" class="1004" name="zext_ln23_31_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="5" slack="0"/>
<pin id="958" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_31/3 "/>
</bind>
</comp>

<comp id="961" class="1004" name="tmp_37_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="10" slack="0"/>
<pin id="963" dir="0" index="1" bw="5" slack="2"/>
<pin id="964" dir="0" index="2" bw="1" slack="0"/>
<pin id="965" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_37/4 "/>
</bind>
</comp>

<comp id="968" class="1004" name="zext_ln23_6_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="10" slack="0"/>
<pin id="970" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_6/4 "/>
</bind>
</comp>

<comp id="972" class="1004" name="tmp_38_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="7" slack="0"/>
<pin id="974" dir="0" index="1" bw="5" slack="2"/>
<pin id="975" dir="0" index="2" bw="1" slack="0"/>
<pin id="976" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_38/4 "/>
</bind>
</comp>

<comp id="979" class="1004" name="zext_ln23_7_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="7" slack="0"/>
<pin id="981" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_7/4 "/>
</bind>
</comp>

<comp id="983" class="1004" name="sub_ln23_2_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="10" slack="0"/>
<pin id="985" dir="0" index="1" bw="7" slack="0"/>
<pin id="986" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23_2/4 "/>
</bind>
</comp>

<comp id="989" class="1004" name="add_ln23_6_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="11" slack="0"/>
<pin id="991" dir="0" index="1" bw="5" slack="2"/>
<pin id="992" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_6/4 "/>
</bind>
</comp>

<comp id="994" class="1004" name="add_ln23_9_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="11" slack="1"/>
<pin id="996" dir="0" index="1" bw="5" slack="2"/>
<pin id="997" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_9/4 "/>
</bind>
</comp>

<comp id="998" class="1004" name="zext_ln23_11_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="11" slack="0"/>
<pin id="1000" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_11/4 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="add_ln23_10_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="11" slack="0"/>
<pin id="1005" dir="0" index="1" bw="5" slack="2"/>
<pin id="1006" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_10/4 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="add_ln23_13_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="11" slack="1"/>
<pin id="1010" dir="0" index="1" bw="5" slack="1"/>
<pin id="1011" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_13/4 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="zext_ln23_13_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="11" slack="0"/>
<pin id="1014" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_13/4 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="add_ln23_14_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="11" slack="0"/>
<pin id="1019" dir="0" index="1" bw="5" slack="1"/>
<pin id="1020" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_14/4 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="zext_ln23_16_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="3" slack="2"/>
<pin id="1024" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_16/4 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="tmp_39_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="64" slack="0"/>
<pin id="1027" dir="0" index="1" bw="3" slack="0"/>
<pin id="1028" dir="0" index="2" bw="3" slack="2"/>
<pin id="1029" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_39/4 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="add_ln23_18_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="6" slack="0"/>
<pin id="1035" dir="0" index="1" bw="3" slack="0"/>
<pin id="1036" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_18/4 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="zext_ln23_22_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="6" slack="0"/>
<pin id="1041" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_22/4 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="zext_ln23_26_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="3" slack="2"/>
<pin id="1046" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_26/4 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="tmp_41_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="64" slack="0"/>
<pin id="1049" dir="0" index="1" bw="3" slack="0"/>
<pin id="1050" dir="0" index="2" bw="3" slack="2"/>
<pin id="1051" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_41/4 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="add_ln23_24_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="6" slack="0"/>
<pin id="1057" dir="0" index="1" bw="3" slack="0"/>
<pin id="1058" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_24/4 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="zext_ln23_32_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="6" slack="0"/>
<pin id="1063" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_32/4 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="sext_ln23_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="11" slack="1"/>
<pin id="1068" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23/5 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="sext_ln23_1_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="11" slack="1"/>
<pin id="1072" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23_1/5 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="add_ln23_19_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="6" slack="0"/>
<pin id="1076" dir="0" index="1" bw="3" slack="1"/>
<pin id="1077" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_19/5 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="zext_ln23_23_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="6" slack="0"/>
<pin id="1081" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_23/5 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="add_ln23_20_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="6" slack="0"/>
<pin id="1086" dir="0" index="1" bw="3" slack="1"/>
<pin id="1087" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_20/5 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="zext_ln23_24_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="6" slack="0"/>
<pin id="1091" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_24/5 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="add_ln23_25_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="6" slack="0"/>
<pin id="1096" dir="0" index="1" bw="3" slack="1"/>
<pin id="1097" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_25/5 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="zext_ln23_33_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="6" slack="0"/>
<pin id="1101" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_33/5 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="add_ln23_26_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="6" slack="0"/>
<pin id="1106" dir="0" index="1" bw="3" slack="1"/>
<pin id="1107" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_26/5 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="zext_ln23_34_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="6" slack="0"/>
<pin id="1111" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_34/5 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="zext_ln23_14_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="11" slack="2"/>
<pin id="1116" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_14/6 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="tmp_40_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="64" slack="0"/>
<pin id="1120" dir="0" index="1" bw="4" slack="0"/>
<pin id="1121" dir="0" index="2" bw="3" slack="4"/>
<pin id="1122" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_40/6 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="tmp_42_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="64" slack="0"/>
<pin id="1128" dir="0" index="1" bw="4" slack="0"/>
<pin id="1129" dir="0" index="2" bw="3" slack="4"/>
<pin id="1130" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_42/6 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="add_ln14_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="3" slack="4"/>
<pin id="1136" dir="0" index="1" bw="3" slack="0"/>
<pin id="1137" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/6 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="select_ln11_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="1" slack="4"/>
<pin id="1141" dir="0" index="1" bw="7" slack="0"/>
<pin id="1142" dir="0" index="2" bw="7" slack="4"/>
<pin id="1143" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11/6 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="zext_ln30_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="4" slack="43"/>
<pin id="1147" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/45 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="zext_ln30_1_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="5" slack="43"/>
<pin id="1150" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1/45 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="p_shl_cast_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="12" slack="0"/>
<pin id="1153" dir="0" index="1" bw="9" slack="0"/>
<pin id="1154" dir="0" index="2" bw="1" slack="0"/>
<pin id="1155" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/45 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="tmp_32_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="10" slack="0"/>
<pin id="1160" dir="0" index="1" bw="9" slack="0"/>
<pin id="1161" dir="0" index="2" bw="1" slack="0"/>
<pin id="1162" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_32/45 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="zext_ln30_3_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="10" slack="0"/>
<pin id="1167" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_3/45 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="sub_ln30_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="12" slack="0"/>
<pin id="1171" dir="0" index="1" bw="10" slack="0"/>
<pin id="1172" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln30/45 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="zext_ln23_15_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="3" slack="43"/>
<pin id="1177" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_15/45 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="add_ln30_2_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="12" slack="0"/>
<pin id="1180" dir="0" index="1" bw="3" slack="0"/>
<pin id="1181" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_2/45 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="zext_ln30_6_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="12" slack="0"/>
<pin id="1186" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_6/45 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="bitcast_ln29_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="32" slack="1"/>
<pin id="1192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29/45 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="tmp_s_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="8" slack="0"/>
<pin id="1196" dir="0" index="1" bw="32" slack="0"/>
<pin id="1197" dir="0" index="2" bw="6" slack="0"/>
<pin id="1198" dir="0" index="3" bw="6" slack="0"/>
<pin id="1199" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/45 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="trunc_ln29_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="32" slack="0"/>
<pin id="1206" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/45 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="icmp_ln29_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="8" slack="0"/>
<pin id="1210" dir="0" index="1" bw="8" slack="0"/>
<pin id="1211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/45 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="icmp_ln29_27_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="23" slack="0"/>
<pin id="1216" dir="0" index="1" bw="23" slack="0"/>
<pin id="1217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_27/45 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="or_ln29_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="1" slack="0"/>
<pin id="1222" dir="0" index="1" bw="1" slack="0"/>
<pin id="1223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29/45 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="and_ln29_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="1" slack="0"/>
<pin id="1228" dir="0" index="1" bw="1" slack="0"/>
<pin id="1229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29/45 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="select_ln29_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="1" slack="0"/>
<pin id="1234" dir="0" index="1" bw="32" slack="1"/>
<pin id="1235" dir="0" index="2" bw="32" slack="0"/>
<pin id="1236" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/45 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="zext_ln23_25_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="3" slack="43"/>
<pin id="1244" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_25/45 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="add_ln30_3_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="3" slack="0"/>
<pin id="1247" dir="0" index="1" bw="12" slack="0"/>
<pin id="1248" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_3/45 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="zext_ln30_7_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="12" slack="1"/>
<pin id="1253" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_7/46 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="bitcast_ln29_13_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="32" slack="2"/>
<pin id="1258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_13/46 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="tmp_26_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="8" slack="0"/>
<pin id="1261" dir="0" index="1" bw="32" slack="0"/>
<pin id="1262" dir="0" index="2" bw="6" slack="0"/>
<pin id="1263" dir="0" index="3" bw="6" slack="0"/>
<pin id="1264" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/46 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="trunc_ln29_13_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="32" slack="0"/>
<pin id="1271" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_13/46 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="icmp_ln29_28_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="8" slack="0"/>
<pin id="1275" dir="0" index="1" bw="8" slack="0"/>
<pin id="1276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_28/46 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="icmp_ln29_29_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="23" slack="0"/>
<pin id="1281" dir="0" index="1" bw="23" slack="0"/>
<pin id="1282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_29/46 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="or_ln29_13_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="1" slack="0"/>
<pin id="1287" dir="0" index="1" bw="1" slack="0"/>
<pin id="1288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_13/46 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="and_ln29_13_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="1" slack="0"/>
<pin id="1293" dir="0" index="1" bw="1" slack="0"/>
<pin id="1294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_13/46 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="select_ln29_1_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="1" slack="0"/>
<pin id="1299" dir="0" index="1" bw="32" slack="2"/>
<pin id="1300" dir="0" index="2" bw="32" slack="0"/>
<pin id="1301" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_1/46 "/>
</bind>
</comp>

<comp id="1306" class="1007" name="grp_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="9" slack="0"/>
<pin id="1308" dir="0" index="1" bw="4" slack="0"/>
<pin id="1309" dir="0" index="2" bw="5" slack="0"/>
<pin id="1310" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln30/45 add_ln30_1/45 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="icmp_ln8_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="1" slack="1"/>
<pin id="1318" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="add_ln8_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="11" slack="0"/>
<pin id="1322" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="icmp_ln11_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="1" slack="4"/>
<pin id="1327" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln11 "/>
</bind>
</comp>

<comp id="1330" class="1005" name="select_ln30_1_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="5" slack="0"/>
<pin id="1332" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln30_1 "/>
</bind>
</comp>

<comp id="1335" class="1005" name="sub_ln23_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="11" slack="1"/>
<pin id="1337" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln23 "/>
</bind>
</comp>

<comp id="1340" class="1005" name="select_ln30_2_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="5" slack="1"/>
<pin id="1342" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln30_2 "/>
</bind>
</comp>

<comp id="1346" class="1005" name="add_ln30_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="5" slack="2"/>
<pin id="1348" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="add_ln30 "/>
</bind>
</comp>

<comp id="1352" class="1005" name="trunc_ln30_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="1" slack="43"/>
<pin id="1354" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln30 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="tmp_31_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="4" slack="43"/>
<pin id="1358" dir="1" index="1" bw="4" slack="43"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="select_ln30_6_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="3" slack="1"/>
<pin id="1363" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln30_6 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="select_ln30_7_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="5" slack="0"/>
<pin id="1373" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln30_7 "/>
</bind>
</comp>

<comp id="1377" class="1005" name="zext_ln30_2_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="11" slack="1"/>
<pin id="1379" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln30_2 "/>
</bind>
</comp>

<comp id="1383" class="1005" name="input_addr_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="10" slack="1"/>
<pin id="1385" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1388" class="1005" name="zext_ln30_4_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="11" slack="2"/>
<pin id="1390" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln30_4 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="input_addr_3_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="10" slack="1"/>
<pin id="1396" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_3 "/>
</bind>
</comp>

<comp id="1399" class="1005" name="select_ln30_9_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="5" slack="1"/>
<pin id="1401" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln30_9 "/>
</bind>
</comp>

<comp id="1404" class="1005" name="zext_ln23_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="64" slack="35"/>
<pin id="1406" dir="1" index="1" bw="64" slack="35"/>
</pin_list>
<bind>
<opset="zext_ln23 "/>
</bind>
</comp>

<comp id="1409" class="1005" name="conv_1_weights_addr_reg_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="6" slack="1"/>
<pin id="1411" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_addr "/>
</bind>
</comp>

<comp id="1414" class="1005" name="conv_1_weights_addr_1_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="6" slack="1"/>
<pin id="1416" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_addr_1 "/>
</bind>
</comp>

<comp id="1419" class="1005" name="or_ln14_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="3" slack="1"/>
<pin id="1421" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="or_ln14 "/>
</bind>
</comp>

<comp id="1428" class="1005" name="zext_ln23_5_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="64" slack="36"/>
<pin id="1430" dir="1" index="1" bw="64" slack="36"/>
</pin_list>
<bind>
<opset="zext_ln23_5 "/>
</bind>
</comp>

<comp id="1433" class="1005" name="conv_1_weights_addr_9_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="6" slack="1"/>
<pin id="1435" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_addr_9 "/>
</bind>
</comp>

<comp id="1438" class="1005" name="conv_1_weights_addr_10_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="6" slack="1"/>
<pin id="1440" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_addr_10 "/>
</bind>
</comp>

<comp id="1443" class="1005" name="add_ln11_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="7" slack="4"/>
<pin id="1445" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="add_ln11 "/>
</bind>
</comp>

<comp id="1448" class="1005" name="sub_ln23_1_reg_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="11" slack="1"/>
<pin id="1450" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln23_1 "/>
</bind>
</comp>

<comp id="1454" class="1005" name="input_addr_1_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="10" slack="1"/>
<pin id="1456" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_1 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="zext_ln30_5_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="11" slack="1"/>
<pin id="1461" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln30_5 "/>
</bind>
</comp>

<comp id="1465" class="1005" name="input_addr_6_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="10" slack="1"/>
<pin id="1467" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_6 "/>
</bind>
</comp>

<comp id="1470" class="1005" name="conv_1_weights_addr_2_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="6" slack="1"/>
<pin id="1472" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_addr_2 "/>
</bind>
</comp>

<comp id="1475" class="1005" name="conv_1_weights_addr_3_reg_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="6" slack="1"/>
<pin id="1477" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_addr_3 "/>
</bind>
</comp>

<comp id="1480" class="1005" name="conv_1_weights_addr_11_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="6" slack="1"/>
<pin id="1482" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_addr_11 "/>
</bind>
</comp>

<comp id="1485" class="1005" name="conv_1_weights_addr_12_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="6" slack="1"/>
<pin id="1487" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_addr_12 "/>
</bind>
</comp>

<comp id="1490" class="1005" name="add_ln23_6_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="11" slack="1"/>
<pin id="1492" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln23_6 "/>
</bind>
</comp>

<comp id="1495" class="1005" name="input_addr_4_reg_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="10" slack="1"/>
<pin id="1497" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_4 "/>
</bind>
</comp>

<comp id="1500" class="1005" name="add_ln23_10_reg_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="11" slack="1"/>
<pin id="1502" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln23_10 "/>
</bind>
</comp>

<comp id="1505" class="1005" name="input_addr_7_reg_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="10" slack="1"/>
<pin id="1507" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_7 "/>
</bind>
</comp>

<comp id="1510" class="1005" name="add_ln23_14_reg_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="11" slack="2"/>
<pin id="1512" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="add_ln23_14 "/>
</bind>
</comp>

<comp id="1515" class="1005" name="zext_ln23_16_reg_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="6" slack="1"/>
<pin id="1517" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln23_16 "/>
</bind>
</comp>

<comp id="1521" class="1005" name="conv_1_weights_addr_4_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="6" slack="1"/>
<pin id="1523" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_addr_4 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="conv_1_weights_addr_5_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="6" slack="1"/>
<pin id="1528" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_addr_5 "/>
</bind>
</comp>

<comp id="1531" class="1005" name="tmp_2_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="32" slack="1"/>
<pin id="1533" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1536" class="1005" name="tmp_0_0_1_reg_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="32" slack="5"/>
<pin id="1538" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_0_0_1 "/>
</bind>
</comp>

<comp id="1541" class="1005" name="zext_ln23_26_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="6" slack="1"/>
<pin id="1543" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln23_26 "/>
</bind>
</comp>

<comp id="1547" class="1005" name="conv_1_weights_addr_13_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="6" slack="1"/>
<pin id="1549" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_addr_13 "/>
</bind>
</comp>

<comp id="1552" class="1005" name="conv_1_weights_addr_14_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="6" slack="1"/>
<pin id="1554" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_addr_14 "/>
</bind>
</comp>

<comp id="1557" class="1005" name="tmp_1_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="32" slack="1"/>
<pin id="1559" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1562" class="1005" name="tmp_1_0_1_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="32" slack="5"/>
<pin id="1564" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_1_0_1 "/>
</bind>
</comp>

<comp id="1567" class="1005" name="input_addr_2_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="10" slack="1"/>
<pin id="1569" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_2 "/>
</bind>
</comp>

<comp id="1572" class="1005" name="input_addr_5_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="10" slack="1"/>
<pin id="1574" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_5 "/>
</bind>
</comp>

<comp id="1577" class="1005" name="conv_1_weights_addr_6_reg_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="6" slack="1"/>
<pin id="1579" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_addr_6 "/>
</bind>
</comp>

<comp id="1582" class="1005" name="conv_1_weights_addr_7_reg_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="6" slack="1"/>
<pin id="1584" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_addr_7 "/>
</bind>
</comp>

<comp id="1587" class="1005" name="tmp_0_0_2_reg_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="32" slack="8"/>
<pin id="1589" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp_0_0_2 "/>
</bind>
</comp>

<comp id="1592" class="1005" name="tmp_0_1_reg_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="32" slack="12"/>
<pin id="1594" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="tmp_0_1 "/>
</bind>
</comp>

<comp id="1597" class="1005" name="conv_1_weights_addr_15_reg_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="6" slack="1"/>
<pin id="1599" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_addr_15 "/>
</bind>
</comp>

<comp id="1602" class="1005" name="conv_1_weights_addr_16_reg_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="6" slack="1"/>
<pin id="1604" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_addr_16 "/>
</bind>
</comp>

<comp id="1607" class="1005" name="tmp_1_0_2_reg_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="32" slack="8"/>
<pin id="1609" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp_1_0_2 "/>
</bind>
</comp>

<comp id="1612" class="1005" name="tmp_1_1_reg_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="32" slack="12"/>
<pin id="1614" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="tmp_1_1 "/>
</bind>
</comp>

<comp id="1617" class="1005" name="input_addr_8_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="10" slack="1"/>
<pin id="1619" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_8 "/>
</bind>
</comp>

<comp id="1622" class="1005" name="conv_1_weights_addr_8_reg_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="6" slack="1"/>
<pin id="1624" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_addr_8 "/>
</bind>
</comp>

<comp id="1627" class="1005" name="tmp_0_1_1_reg_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="32" slack="15"/>
<pin id="1629" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="tmp_0_1_1 "/>
</bind>
</comp>

<comp id="1632" class="1005" name="tmp_0_1_2_reg_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="32" slack="19"/>
<pin id="1634" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="tmp_0_1_2 "/>
</bind>
</comp>

<comp id="1637" class="1005" name="conv_1_weights_addr_17_reg_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="6" slack="1"/>
<pin id="1639" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_addr_17 "/>
</bind>
</comp>

<comp id="1642" class="1005" name="tmp_1_1_1_reg_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="32" slack="15"/>
<pin id="1644" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="tmp_1_1_1 "/>
</bind>
</comp>

<comp id="1647" class="1005" name="tmp_1_1_2_reg_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="32" slack="19"/>
<pin id="1649" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="tmp_1_1_2 "/>
</bind>
</comp>

<comp id="1652" class="1005" name="add_ln14_reg_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="3" slack="1"/>
<pin id="1654" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln14 "/>
</bind>
</comp>

<comp id="1657" class="1005" name="select_ln11_reg_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="7" slack="1"/>
<pin id="1659" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln11 "/>
</bind>
</comp>

<comp id="1662" class="1005" name="tmp_0_2_reg_1662">
<pin_list>
<pin id="1663" dir="0" index="0" bw="32" slack="22"/>
<pin id="1664" dir="1" index="1" bw="32" slack="22"/>
</pin_list>
<bind>
<opset="tmp_0_2 "/>
</bind>
</comp>

<comp id="1667" class="1005" name="tmp_0_2_1_reg_1667">
<pin_list>
<pin id="1668" dir="0" index="0" bw="32" slack="26"/>
<pin id="1669" dir="1" index="1" bw="32" slack="26"/>
</pin_list>
<bind>
<opset="tmp_0_2_1 "/>
</bind>
</comp>

<comp id="1672" class="1005" name="tmp_1_2_reg_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="32" slack="22"/>
<pin id="1674" dir="1" index="1" bw="32" slack="22"/>
</pin_list>
<bind>
<opset="tmp_1_2 "/>
</bind>
</comp>

<comp id="1677" class="1005" name="tmp_1_2_1_reg_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="32" slack="26"/>
<pin id="1679" dir="1" index="1" bw="32" slack="26"/>
</pin_list>
<bind>
<opset="tmp_1_2_1 "/>
</bind>
</comp>

<comp id="1682" class="1005" name="w_sum_4_reg_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="32" slack="1"/>
<pin id="1684" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_4 "/>
</bind>
</comp>

<comp id="1687" class="1005" name="tmp_0_2_2_reg_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="32" slack="29"/>
<pin id="1689" dir="1" index="1" bw="32" slack="29"/>
</pin_list>
<bind>
<opset="tmp_0_2_2 "/>
</bind>
</comp>

<comp id="1692" class="1005" name="w_sum_4_1_reg_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="32" slack="1"/>
<pin id="1694" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_4_1 "/>
</bind>
</comp>

<comp id="1697" class="1005" name="tmp_1_2_2_reg_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="32" slack="29"/>
<pin id="1699" dir="1" index="1" bw="32" slack="29"/>
</pin_list>
<bind>
<opset="tmp_1_2_2 "/>
</bind>
</comp>

<comp id="1702" class="1005" name="w_sum_4_0_0_1_reg_1702">
<pin_list>
<pin id="1703" dir="0" index="0" bw="32" slack="1"/>
<pin id="1704" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_4_0_0_1 "/>
</bind>
</comp>

<comp id="1707" class="1005" name="w_sum_4_1_0_1_reg_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="32" slack="1"/>
<pin id="1709" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_4_1_0_1 "/>
</bind>
</comp>

<comp id="1712" class="1005" name="w_sum_4_0_0_2_reg_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="32" slack="1"/>
<pin id="1714" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_4_0_0_2 "/>
</bind>
</comp>

<comp id="1717" class="1005" name="w_sum_4_1_0_2_reg_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="32" slack="1"/>
<pin id="1719" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_4_1_0_2 "/>
</bind>
</comp>

<comp id="1722" class="1005" name="w_sum_4_0_1_reg_1722">
<pin_list>
<pin id="1723" dir="0" index="0" bw="32" slack="1"/>
<pin id="1724" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_4_0_1 "/>
</bind>
</comp>

<comp id="1727" class="1005" name="w_sum_4_1_1_reg_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="32" slack="1"/>
<pin id="1729" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_4_1_1 "/>
</bind>
</comp>

<comp id="1732" class="1005" name="w_sum_4_0_1_1_reg_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="32" slack="1"/>
<pin id="1734" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_4_0_1_1 "/>
</bind>
</comp>

<comp id="1737" class="1005" name="w_sum_4_1_1_1_reg_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="32" slack="1"/>
<pin id="1739" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_4_1_1_1 "/>
</bind>
</comp>

<comp id="1742" class="1005" name="w_sum_4_0_1_2_reg_1742">
<pin_list>
<pin id="1743" dir="0" index="0" bw="32" slack="1"/>
<pin id="1744" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_4_0_1_2 "/>
</bind>
</comp>

<comp id="1747" class="1005" name="w_sum_4_1_1_2_reg_1747">
<pin_list>
<pin id="1748" dir="0" index="0" bw="32" slack="1"/>
<pin id="1749" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_4_1_1_2 "/>
</bind>
</comp>

<comp id="1752" class="1005" name="w_sum_4_0_2_reg_1752">
<pin_list>
<pin id="1753" dir="0" index="0" bw="32" slack="1"/>
<pin id="1754" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_4_0_2 "/>
</bind>
</comp>

<comp id="1757" class="1005" name="w_sum_4_1_2_reg_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="32" slack="1"/>
<pin id="1759" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_4_1_2 "/>
</bind>
</comp>

<comp id="1762" class="1005" name="w_sum_4_0_2_1_reg_1762">
<pin_list>
<pin id="1763" dir="0" index="0" bw="32" slack="1"/>
<pin id="1764" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_4_0_2_1 "/>
</bind>
</comp>

<comp id="1767" class="1005" name="w_sum_4_1_2_1_reg_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="32" slack="1"/>
<pin id="1769" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_4_1_2_1 "/>
</bind>
</comp>

<comp id="1772" class="1005" name="conv_1_bias_addr_reg_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="3" slack="1"/>
<pin id="1774" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_addr "/>
</bind>
</comp>

<comp id="1777" class="1005" name="conv_1_bias_load_reg_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="32" slack="3"/>
<pin id="1779" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv_1_bias_load "/>
</bind>
</comp>

<comp id="1782" class="1005" name="conv_1_bias_addr_1_reg_1782">
<pin_list>
<pin id="1783" dir="0" index="0" bw="3" slack="1"/>
<pin id="1784" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_addr_1 "/>
</bind>
</comp>

<comp id="1787" class="1005" name="conv_1_bias_load_1_reg_1787">
<pin_list>
<pin id="1788" dir="0" index="0" bw="32" slack="2"/>
<pin id="1789" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv_1_bias_load_1 "/>
</bind>
</comp>

<comp id="1792" class="1005" name="w_sum_4_1_2_2_reg_1792">
<pin_list>
<pin id="1793" dir="0" index="0" bw="32" slack="1"/>
<pin id="1794" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_4_1_2_2 "/>
</bind>
</comp>

<comp id="1797" class="1005" name="w_sum_1_reg_1797">
<pin_list>
<pin id="1798" dir="0" index="0" bw="32" slack="1"/>
<pin id="1799" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1 "/>
</bind>
</comp>

<comp id="1804" class="1005" name="add_ln30_3_reg_1804">
<pin_list>
<pin id="1805" dir="0" index="0" bw="12" slack="1"/>
<pin id="1806" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="46" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="46" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="46" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="6" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="46" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="130" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="116" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="137" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="165"><net_src comp="123" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="46" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="6" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="46" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="166" pin="3"/><net_sink comp="144" pin=5"/></net>

<net id="189"><net_src comp="173" pin="3"/><net_sink comp="144" pin=8"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="46" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="0" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="46" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="6" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="46" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="6" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="46" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="204" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="219"><net_src comp="197" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="220"><net_src comp="211" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="221"><net_src comp="190" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="227"><net_src comp="6" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="46" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="6" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="46" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="222" pin="3"/><net_sink comp="144" pin=5"/></net>

<net id="237"><net_src comp="229" pin="3"/><net_sink comp="144" pin=8"/></net>

<net id="243"><net_src comp="0" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="46" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="0" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="46" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="6" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="46" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="6" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="46" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="252" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="267"><net_src comp="238" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="268"><net_src comp="259" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="269"><net_src comp="245" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="275"><net_src comp="6" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="46" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="6" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="46" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="270" pin="3"/><net_sink comp="144" pin=5"/></net>

<net id="285"><net_src comp="277" pin="3"/><net_sink comp="144" pin=8"/></net>

<net id="291"><net_src comp="0" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="46" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="0" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="46" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="305"><net_src comp="6" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="46" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="312"><net_src comp="6" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="46" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="300" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="315"><net_src comp="286" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="316"><net_src comp="307" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="317"><net_src comp="293" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="323"><net_src comp="6" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="46" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="330"><net_src comp="6" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="46" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="318" pin="3"/><net_sink comp="144" pin=5"/></net>

<net id="333"><net_src comp="325" pin="3"/><net_sink comp="144" pin=8"/></net>

<net id="339"><net_src comp="0" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="46" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="346"><net_src comp="6" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="46" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="341" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="349"><net_src comp="334" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="355"><net_src comp="6" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="46" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="350" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="363"><net_src comp="8" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="46" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="370"><net_src comp="358" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="376"><net_src comp="8" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="46" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="371" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="384"><net_src comp="2" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="46" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="391"><net_src comp="4" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="46" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="398"><net_src comp="379" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="404"><net_src comp="386" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="410"><net_src comp="2" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="46" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="417"><net_src comp="4" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="46" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="405" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="420"><net_src comp="412" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="424"><net_src comp="10" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="431"><net_src comp="421" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="435"><net_src comp="12" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="442"><net_src comp="432" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="446"><net_src comp="14" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="453"><net_src comp="443" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="457"><net_src comp="12" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="464"><net_src comp="454" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="468"><net_src comp="16" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="475"><net_src comp="465" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="480"><net_src comp="68" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="68" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="498"><net_src comp="144" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="150" pin="3"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="144" pin="7"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="150" pin="7"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="144" pin="11"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="150" pin="3"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="144" pin="15"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="150" pin="7"/><net_sink comp="512" pin=1"/></net>

<net id="518"><net_src comp="150" pin="3"/><net_sink comp="500" pin=1"/></net>

<net id="523"><net_src comp="486" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="68" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="528"><net_src comp="144" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="533"><net_src comp="150" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="535"><net_src comp="530" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="536"><net_src comp="530" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="540"><net_src comp="144" pin="7"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="545"><net_src comp="150" pin="7"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="547"><net_src comp="542" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="551"><net_src comp="144" pin="11"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="556"><net_src comp="144" pin="15"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="561"><net_src comp="486" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="563"><net_src comp="558" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="568"><net_src comp="436" pin="4"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="18" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="458" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="18" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="458" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="20" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="425" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="22" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="425" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="24" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="447" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="26" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="605"><net_src comp="594" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="12" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="607"><net_src comp="458" pin="4"/><net_sink comp="600" pin=2"/></net>

<net id="613"><net_src comp="594" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="564" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="436" pin="4"/><net_sink comp="608" pin=2"/></net>

<net id="621"><net_src comp="28" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="608" pin="3"/><net_sink comp="616" pin=1"/></net>

<net id="623"><net_src comp="12" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="627"><net_src comp="616" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="633"><net_src comp="30" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="608" pin="3"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="32" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="639"><net_src comp="628" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="644"><net_src comp="624" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="636" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="20" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="436" pin="4"/><net_sink comp="646" pin=1"/></net>

<net id="657"><net_src comp="594" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="646" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="659"><net_src comp="564" pin="2"/><net_sink comp="652" pin=2"/></net>

<net id="665"><net_src comp="594" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="34" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="667"><net_src comp="20" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="672"><net_src comp="436" pin="4"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="660" pin="3"/><net_sink comp="668" pin=1"/></net>

<net id="677"><net_src comp="608" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="684"><net_src comp="36" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="608" pin="3"/><net_sink comp="678" pin=1"/></net>

<net id="686"><net_src comp="38" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="687"><net_src comp="40" pin="0"/><net_sink comp="678" pin=3"/></net>

<net id="693"><net_src comp="594" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="694"><net_src comp="18" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="695"><net_src comp="570" pin="2"/><net_sink comp="688" pin=2"/></net>

<net id="701"><net_src comp="594" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="702"><net_src comp="20" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="703"><net_src comp="576" pin="2"/><net_sink comp="696" pin=2"/></net>

<net id="708"><net_src comp="594" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="42" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="714"><net_src comp="469" pin="4"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="44" pin="0"/><net_sink comp="710" pin=1"/></net>

<net id="720"><net_src comp="710" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="704" pin="2"/><net_sink comp="716" pin=1"/></net>

<net id="726"><net_src comp="18" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="600" pin="3"/><net_sink comp="722" pin=1"/></net>

<net id="732"><net_src comp="716" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="594" pin="2"/><net_sink comp="728" pin=1"/></net>

<net id="739"><net_src comp="728" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="740"><net_src comp="16" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="741"><net_src comp="469" pin="4"/><net_sink comp="734" pin=2"/></net>

<net id="747"><net_src comp="716" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="748"><net_src comp="722" pin="2"/><net_sink comp="742" pin=1"/></net>

<net id="749"><net_src comp="600" pin="3"/><net_sink comp="742" pin=2"/></net>

<net id="753"><net_src comp="742" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="758"><net_src comp="640" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="750" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="763"><net_src comp="754" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="769"><net_src comp="20" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="600" pin="3"/><net_sink comp="765" pin=1"/></net>

<net id="776"><net_src comp="716" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="777"><net_src comp="765" pin="2"/><net_sink comp="771" pin=1"/></net>

<net id="778"><net_src comp="688" pin="3"/><net_sink comp="771" pin=2"/></net>

<net id="782"><net_src comp="771" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="787"><net_src comp="640" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="779" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="792"><net_src comp="783" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="798"><net_src comp="34" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="600" pin="3"/><net_sink comp="794" pin=1"/></net>

<net id="805"><net_src comp="716" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="806"><net_src comp="794" pin="2"/><net_sink comp="800" pin=1"/></net>

<net id="807"><net_src comp="696" pin="3"/><net_sink comp="800" pin=2"/></net>

<net id="811"><net_src comp="734" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="816"><net_src comp="734" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="821"><net_src comp="48" pin="0"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="813" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="826"><net_src comp="817" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="832"><net_src comp="734" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="50" pin="0"/><net_sink comp="828" pin=1"/></net>

<net id="837"><net_src comp="828" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="842"><net_src comp="828" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="847"><net_src comp="48" pin="0"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="839" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="852"><net_src comp="843" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="858"><net_src comp="447" pin="4"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="52" pin="0"/><net_sink comp="854" pin=1"/></net>

<net id="865"><net_src comp="28" pin="0"/><net_sink comp="860" pin=0"/></net>

<net id="866"><net_src comp="12" pin="0"/><net_sink comp="860" pin=2"/></net>

<net id="870"><net_src comp="860" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="876"><net_src comp="30" pin="0"/><net_sink comp="871" pin=0"/></net>

<net id="877"><net_src comp="32" pin="0"/><net_sink comp="871" pin=2"/></net>

<net id="881"><net_src comp="871" pin="3"/><net_sink comp="878" pin=0"/></net>

<net id="886"><net_src comp="867" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="878" pin="1"/><net_sink comp="882" pin=1"/></net>

<net id="892"><net_src comp="882" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="896"><net_src comp="888" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="905"><net_src comp="898" pin="1"/><net_sink comp="901" pin=1"/></net>

<net id="909"><net_src comp="901" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="918"><net_src comp="54" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="919"><net_src comp="911" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="923"><net_src comp="914" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="929"><net_src comp="56" pin="0"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="911" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="934"><net_src comp="925" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="943"><net_src comp="54" pin="0"/><net_sink comp="939" pin=0"/></net>

<net id="944"><net_src comp="936" pin="1"/><net_sink comp="939" pin=1"/></net>

<net id="948"><net_src comp="939" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="954"><net_src comp="56" pin="0"/><net_sink comp="950" pin=0"/></net>

<net id="955"><net_src comp="936" pin="1"/><net_sink comp="950" pin=1"/></net>

<net id="959"><net_src comp="950" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="966"><net_src comp="28" pin="0"/><net_sink comp="961" pin=0"/></net>

<net id="967"><net_src comp="12" pin="0"/><net_sink comp="961" pin=2"/></net>

<net id="971"><net_src comp="961" pin="3"/><net_sink comp="968" pin=0"/></net>

<net id="977"><net_src comp="30" pin="0"/><net_sink comp="972" pin=0"/></net>

<net id="978"><net_src comp="32" pin="0"/><net_sink comp="972" pin=2"/></net>

<net id="982"><net_src comp="972" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="987"><net_src comp="968" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="988"><net_src comp="979" pin="1"/><net_sink comp="983" pin=1"/></net>

<net id="993"><net_src comp="983" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="1001"><net_src comp="994" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="1007"><net_src comp="983" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1015"><net_src comp="1008" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="1021"><net_src comp="983" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1030"><net_src comp="58" pin="0"/><net_sink comp="1025" pin=0"/></net>

<net id="1031"><net_src comp="60" pin="0"/><net_sink comp="1025" pin=1"/></net>

<net id="1032"><net_src comp="1025" pin="3"/><net_sink comp="252" pin=2"/></net>

<net id="1037"><net_src comp="62" pin="0"/><net_sink comp="1033" pin=0"/></net>

<net id="1038"><net_src comp="1022" pin="1"/><net_sink comp="1033" pin=1"/></net>

<net id="1042"><net_src comp="1033" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="1052"><net_src comp="58" pin="0"/><net_sink comp="1047" pin=0"/></net>

<net id="1053"><net_src comp="60" pin="0"/><net_sink comp="1047" pin=1"/></net>

<net id="1054"><net_src comp="1047" pin="3"/><net_sink comp="270" pin=2"/></net>

<net id="1059"><net_src comp="62" pin="0"/><net_sink comp="1055" pin=0"/></net>

<net id="1060"><net_src comp="1044" pin="1"/><net_sink comp="1055" pin=1"/></net>

<net id="1064"><net_src comp="1055" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="1069"><net_src comp="1066" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="1073"><net_src comp="1070" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="1078"><net_src comp="64" pin="0"/><net_sink comp="1074" pin=0"/></net>

<net id="1082"><net_src comp="1074" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="1088"><net_src comp="66" pin="0"/><net_sink comp="1084" pin=0"/></net>

<net id="1092"><net_src comp="1084" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="1098"><net_src comp="64" pin="0"/><net_sink comp="1094" pin=0"/></net>

<net id="1102"><net_src comp="1094" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="1108"><net_src comp="66" pin="0"/><net_sink comp="1104" pin=0"/></net>

<net id="1112"><net_src comp="1104" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="1117"><net_src comp="1114" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="1123"><net_src comp="58" pin="0"/><net_sink comp="1118" pin=0"/></net>

<net id="1124"><net_src comp="70" pin="0"/><net_sink comp="1118" pin=1"/></net>

<net id="1125"><net_src comp="1118" pin="3"/><net_sink comp="341" pin=2"/></net>

<net id="1131"><net_src comp="58" pin="0"/><net_sink comp="1126" pin=0"/></net>

<net id="1132"><net_src comp="70" pin="0"/><net_sink comp="1126" pin=1"/></net>

<net id="1133"><net_src comp="1126" pin="3"/><net_sink comp="350" pin=2"/></net>

<net id="1138"><net_src comp="72" pin="0"/><net_sink comp="1134" pin=1"/></net>

<net id="1144"><net_src comp="52" pin="0"/><net_sink comp="1139" pin=1"/></net>

<net id="1156"><net_src comp="86" pin="0"/><net_sink comp="1151" pin=0"/></net>

<net id="1157"><net_src comp="16" pin="0"/><net_sink comp="1151" pin=2"/></net>

<net id="1163"><net_src comp="88" pin="0"/><net_sink comp="1158" pin=0"/></net>

<net id="1164"><net_src comp="90" pin="0"/><net_sink comp="1158" pin=2"/></net>

<net id="1168"><net_src comp="1158" pin="3"/><net_sink comp="1165" pin=0"/></net>

<net id="1173"><net_src comp="1151" pin="3"/><net_sink comp="1169" pin=0"/></net>

<net id="1174"><net_src comp="1165" pin="1"/><net_sink comp="1169" pin=1"/></net>

<net id="1182"><net_src comp="1169" pin="2"/><net_sink comp="1178" pin=0"/></net>

<net id="1183"><net_src comp="1175" pin="1"/><net_sink comp="1178" pin=1"/></net>

<net id="1187"><net_src comp="1178" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="1189"><net_src comp="1184" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="1193"><net_src comp="558" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="1200"><net_src comp="104" pin="0"/><net_sink comp="1194" pin=0"/></net>

<net id="1201"><net_src comp="1190" pin="1"/><net_sink comp="1194" pin=1"/></net>

<net id="1202"><net_src comp="106" pin="0"/><net_sink comp="1194" pin=2"/></net>

<net id="1203"><net_src comp="108" pin="0"/><net_sink comp="1194" pin=3"/></net>

<net id="1207"><net_src comp="1190" pin="1"/><net_sink comp="1204" pin=0"/></net>

<net id="1212"><net_src comp="1194" pin="4"/><net_sink comp="1208" pin=0"/></net>

<net id="1213"><net_src comp="110" pin="0"/><net_sink comp="1208" pin=1"/></net>

<net id="1218"><net_src comp="1204" pin="1"/><net_sink comp="1214" pin=0"/></net>

<net id="1219"><net_src comp="112" pin="0"/><net_sink comp="1214" pin=1"/></net>

<net id="1224"><net_src comp="1214" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1225"><net_src comp="1208" pin="2"/><net_sink comp="1220" pin=1"/></net>

<net id="1230"><net_src comp="1220" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1231"><net_src comp="519" pin="2"/><net_sink comp="1226" pin=1"/></net>

<net id="1237"><net_src comp="1226" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1238"><net_src comp="558" pin="1"/><net_sink comp="1232" pin=1"/></net>

<net id="1239"><net_src comp="68" pin="0"/><net_sink comp="1232" pin=2"/></net>

<net id="1240"><net_src comp="1232" pin="3"/><net_sink comp="393" pin=1"/></net>

<net id="1241"><net_src comp="1232" pin="3"/><net_sink comp="399" pin=1"/></net>

<net id="1249"><net_src comp="1242" pin="1"/><net_sink comp="1245" pin=0"/></net>

<net id="1250"><net_src comp="1169" pin="2"/><net_sink comp="1245" pin=1"/></net>

<net id="1254"><net_src comp="1251" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="1265"><net_src comp="104" pin="0"/><net_sink comp="1259" pin=0"/></net>

<net id="1266"><net_src comp="1256" pin="1"/><net_sink comp="1259" pin=1"/></net>

<net id="1267"><net_src comp="106" pin="0"/><net_sink comp="1259" pin=2"/></net>

<net id="1268"><net_src comp="108" pin="0"/><net_sink comp="1259" pin=3"/></net>

<net id="1272"><net_src comp="1256" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="1277"><net_src comp="1259" pin="4"/><net_sink comp="1273" pin=0"/></net>

<net id="1278"><net_src comp="110" pin="0"/><net_sink comp="1273" pin=1"/></net>

<net id="1283"><net_src comp="1269" pin="1"/><net_sink comp="1279" pin=0"/></net>

<net id="1284"><net_src comp="112" pin="0"/><net_sink comp="1279" pin=1"/></net>

<net id="1289"><net_src comp="1279" pin="2"/><net_sink comp="1285" pin=0"/></net>

<net id="1290"><net_src comp="1273" pin="2"/><net_sink comp="1285" pin=1"/></net>

<net id="1295"><net_src comp="1285" pin="2"/><net_sink comp="1291" pin=0"/></net>

<net id="1296"><net_src comp="519" pin="2"/><net_sink comp="1291" pin=1"/></net>

<net id="1302"><net_src comp="1291" pin="2"/><net_sink comp="1297" pin=0"/></net>

<net id="1303"><net_src comp="68" pin="0"/><net_sink comp="1297" pin=2"/></net>

<net id="1304"><net_src comp="1297" pin="3"/><net_sink comp="393" pin=1"/></net>

<net id="1305"><net_src comp="1297" pin="3"/><net_sink comp="399" pin=1"/></net>

<net id="1311"><net_src comp="82" pin="0"/><net_sink comp="1306" pin=0"/></net>

<net id="1312"><net_src comp="1145" pin="1"/><net_sink comp="1306" pin=1"/></net>

<net id="1313"><net_src comp="1148" pin="1"/><net_sink comp="1306" pin=2"/></net>

<net id="1314"><net_src comp="1306" pin="3"/><net_sink comp="1151" pin=1"/></net>

<net id="1315"><net_src comp="1306" pin="3"/><net_sink comp="1158" pin=1"/></net>

<net id="1319"><net_src comp="582" pin="2"/><net_sink comp="1316" pin=0"/></net>

<net id="1323"><net_src comp="588" pin="2"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="1328"><net_src comp="594" pin="2"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1333"><net_src comp="608" pin="3"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="1338"><net_src comp="640" pin="2"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="1343"><net_src comp="652" pin="3"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="1345"><net_src comp="1340" pin="1"/><net_sink comp="871" pin=1"/></net>

<net id="1349"><net_src comp="668" pin="2"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="1351"><net_src comp="1346" pin="1"/><net_sink comp="972" pin=1"/></net>

<net id="1355"><net_src comp="674" pin="1"/><net_sink comp="1352" pin=0"/></net>

<net id="1359"><net_src comp="678" pin="4"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="1145" pin=0"/></net>

<net id="1364"><net_src comp="734" pin="3"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="1366"><net_src comp="1361" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1367"><net_src comp="1361" pin="1"/><net_sink comp="1025" pin=2"/></net>

<net id="1368"><net_src comp="1361" pin="1"/><net_sink comp="1118" pin=2"/></net>

<net id="1369"><net_src comp="1361" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1370"><net_src comp="1361" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1374"><net_src comp="742" pin="3"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="1376"><net_src comp="1371" pin="1"/><net_sink comp="1148" pin=0"/></net>

<net id="1380"><net_src comp="750" pin="1"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="1382"><net_src comp="1377" pin="1"/><net_sink comp="989" pin=1"/></net>

<net id="1386"><net_src comp="116" pin="3"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="1391"><net_src comp="779" pin="1"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="994" pin=1"/></net>

<net id="1393"><net_src comp="1388" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="1397"><net_src comp="123" pin="3"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="1402"><net_src comp="800" pin="3"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="1407"><net_src comp="808" pin="1"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="1412"><net_src comp="130" pin="3"/><net_sink comp="1409" pin=0"/></net>

<net id="1413"><net_src comp="1409" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="1417"><net_src comp="137" pin="3"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="1422"><net_src comp="828" pin="2"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="1424"><net_src comp="1419" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1425"><net_src comp="1419" pin="1"/><net_sink comp="1047" pin=2"/></net>

<net id="1426"><net_src comp="1419" pin="1"/><net_sink comp="1126" pin=2"/></net>

<net id="1427"><net_src comp="1419" pin="1"/><net_sink comp="1242" pin=0"/></net>

<net id="1431"><net_src comp="834" pin="1"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="1436"><net_src comp="166" pin="3"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="144" pin=5"/></net>

<net id="1441"><net_src comp="173" pin="3"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="144" pin=8"/></net>

<net id="1446"><net_src comp="854" pin="2"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="1139" pin=2"/></net>

<net id="1451"><net_src comp="882" pin="2"/><net_sink comp="1448" pin=0"/></net>

<net id="1452"><net_src comp="1448" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="1453"><net_src comp="1448" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1457"><net_src comp="190" pin="3"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="1462"><net_src comp="898" pin="1"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="1008" pin=1"/></net>

<net id="1464"><net_src comp="1459" pin="1"/><net_sink comp="1017" pin=1"/></net>

<net id="1468"><net_src comp="197" pin="3"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="1473"><net_src comp="204" pin="3"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="1478"><net_src comp="211" pin="3"/><net_sink comp="1475" pin=0"/></net>

<net id="1479"><net_src comp="1475" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="1483"><net_src comp="222" pin="3"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="144" pin=5"/></net>

<net id="1488"><net_src comp="229" pin="3"/><net_sink comp="1485" pin=0"/></net>

<net id="1489"><net_src comp="1485" pin="1"/><net_sink comp="144" pin=8"/></net>

<net id="1493"><net_src comp="989" pin="2"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1498"><net_src comp="238" pin="3"/><net_sink comp="1495" pin=0"/></net>

<net id="1499"><net_src comp="1495" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="1503"><net_src comp="1003" pin="2"/><net_sink comp="1500" pin=0"/></net>

<net id="1504"><net_src comp="1500" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1508"><net_src comp="245" pin="3"/><net_sink comp="1505" pin=0"/></net>

<net id="1509"><net_src comp="1505" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="1513"><net_src comp="1017" pin="2"/><net_sink comp="1510" pin=0"/></net>

<net id="1514"><net_src comp="1510" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1518"><net_src comp="1022" pin="1"/><net_sink comp="1515" pin=0"/></net>

<net id="1519"><net_src comp="1515" pin="1"/><net_sink comp="1074" pin=1"/></net>

<net id="1520"><net_src comp="1515" pin="1"/><net_sink comp="1084" pin=1"/></net>

<net id="1524"><net_src comp="252" pin="3"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="1529"><net_src comp="259" pin="3"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="1534"><net_src comp="494" pin="2"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="1539"><net_src comp="500" pin="2"/><net_sink comp="1536" pin=0"/></net>

<net id="1540"><net_src comp="1536" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="1544"><net_src comp="1044" pin="1"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="1094" pin=1"/></net>

<net id="1546"><net_src comp="1541" pin="1"/><net_sink comp="1104" pin=1"/></net>

<net id="1550"><net_src comp="270" pin="3"/><net_sink comp="1547" pin=0"/></net>

<net id="1551"><net_src comp="1547" pin="1"/><net_sink comp="144" pin=5"/></net>

<net id="1555"><net_src comp="277" pin="3"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="144" pin=8"/></net>

<net id="1560"><net_src comp="506" pin="2"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="1565"><net_src comp="512" pin="2"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="1570"><net_src comp="286" pin="3"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="1575"><net_src comp="293" pin="3"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="1580"><net_src comp="300" pin="3"/><net_sink comp="1577" pin=0"/></net>

<net id="1581"><net_src comp="1577" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="1585"><net_src comp="307" pin="3"/><net_sink comp="1582" pin=0"/></net>

<net id="1586"><net_src comp="1582" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="1590"><net_src comp="494" pin="2"/><net_sink comp="1587" pin=0"/></net>

<net id="1591"><net_src comp="1587" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="1595"><net_src comp="500" pin="2"/><net_sink comp="1592" pin=0"/></net>

<net id="1596"><net_src comp="1592" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="1600"><net_src comp="318" pin="3"/><net_sink comp="1597" pin=0"/></net>

<net id="1601"><net_src comp="1597" pin="1"/><net_sink comp="144" pin=5"/></net>

<net id="1605"><net_src comp="325" pin="3"/><net_sink comp="1602" pin=0"/></net>

<net id="1606"><net_src comp="1602" pin="1"/><net_sink comp="144" pin=8"/></net>

<net id="1610"><net_src comp="506" pin="2"/><net_sink comp="1607" pin=0"/></net>

<net id="1611"><net_src comp="1607" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="1615"><net_src comp="512" pin="2"/><net_sink comp="1612" pin=0"/></net>

<net id="1616"><net_src comp="1612" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="1620"><net_src comp="334" pin="3"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="1625"><net_src comp="341" pin="3"/><net_sink comp="1622" pin=0"/></net>

<net id="1626"><net_src comp="1622" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="1630"><net_src comp="494" pin="2"/><net_sink comp="1627" pin=0"/></net>

<net id="1631"><net_src comp="1627" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="1635"><net_src comp="500" pin="2"/><net_sink comp="1632" pin=0"/></net>

<net id="1636"><net_src comp="1632" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="1640"><net_src comp="350" pin="3"/><net_sink comp="1637" pin=0"/></net>

<net id="1641"><net_src comp="1637" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="1645"><net_src comp="506" pin="2"/><net_sink comp="1642" pin=0"/></net>

<net id="1646"><net_src comp="1642" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="1650"><net_src comp="512" pin="2"/><net_sink comp="1647" pin=0"/></net>

<net id="1651"><net_src comp="1647" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="1655"><net_src comp="1134" pin="2"/><net_sink comp="1652" pin=0"/></net>

<net id="1656"><net_src comp="1652" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="1660"><net_src comp="1139" pin="3"/><net_sink comp="1657" pin=0"/></net>

<net id="1661"><net_src comp="1657" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="1665"><net_src comp="494" pin="2"/><net_sink comp="1662" pin=0"/></net>

<net id="1666"><net_src comp="1662" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="1670"><net_src comp="500" pin="2"/><net_sink comp="1667" pin=0"/></net>

<net id="1671"><net_src comp="1667" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="1675"><net_src comp="506" pin="2"/><net_sink comp="1672" pin=0"/></net>

<net id="1676"><net_src comp="1672" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="1680"><net_src comp="512" pin="2"/><net_sink comp="1677" pin=0"/></net>

<net id="1681"><net_src comp="1677" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="1685"><net_src comp="476" pin="2"/><net_sink comp="1682" pin=0"/></net>

<net id="1686"><net_src comp="1682" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="1690"><net_src comp="494" pin="2"/><net_sink comp="1687" pin=0"/></net>

<net id="1691"><net_src comp="1687" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="1695"><net_src comp="481" pin="2"/><net_sink comp="1692" pin=0"/></net>

<net id="1696"><net_src comp="1692" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="1700"><net_src comp="500" pin="2"/><net_sink comp="1697" pin=0"/></net>

<net id="1701"><net_src comp="1697" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="1705"><net_src comp="476" pin="2"/><net_sink comp="1702" pin=0"/></net>

<net id="1706"><net_src comp="1702" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="1710"><net_src comp="481" pin="2"/><net_sink comp="1707" pin=0"/></net>

<net id="1711"><net_src comp="1707" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="1715"><net_src comp="476" pin="2"/><net_sink comp="1712" pin=0"/></net>

<net id="1716"><net_src comp="1712" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="1720"><net_src comp="481" pin="2"/><net_sink comp="1717" pin=0"/></net>

<net id="1721"><net_src comp="1717" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="1725"><net_src comp="476" pin="2"/><net_sink comp="1722" pin=0"/></net>

<net id="1726"><net_src comp="1722" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="1730"><net_src comp="481" pin="2"/><net_sink comp="1727" pin=0"/></net>

<net id="1731"><net_src comp="1727" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="1735"><net_src comp="476" pin="2"/><net_sink comp="1732" pin=0"/></net>

<net id="1736"><net_src comp="1732" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="1740"><net_src comp="481" pin="2"/><net_sink comp="1737" pin=0"/></net>

<net id="1741"><net_src comp="1737" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="1745"><net_src comp="486" pin="2"/><net_sink comp="1742" pin=0"/></net>

<net id="1746"><net_src comp="1742" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="1750"><net_src comp="490" pin="2"/><net_sink comp="1747" pin=0"/></net>

<net id="1751"><net_src comp="1747" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="1755"><net_src comp="486" pin="2"/><net_sink comp="1752" pin=0"/></net>

<net id="1756"><net_src comp="1752" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="1760"><net_src comp="490" pin="2"/><net_sink comp="1757" pin=0"/></net>

<net id="1761"><net_src comp="1757" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="1765"><net_src comp="486" pin="2"/><net_sink comp="1762" pin=0"/></net>

<net id="1766"><net_src comp="1762" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="1770"><net_src comp="490" pin="2"/><net_sink comp="1767" pin=0"/></net>

<net id="1771"><net_src comp="1767" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="1775"><net_src comp="358" pin="3"/><net_sink comp="1772" pin=0"/></net>

<net id="1776"><net_src comp="1772" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="1780"><net_src comp="365" pin="3"/><net_sink comp="1777" pin=0"/></net>

<net id="1781"><net_src comp="1777" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="1785"><net_src comp="371" pin="3"/><net_sink comp="1782" pin=0"/></net>

<net id="1786"><net_src comp="1782" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="1790"><net_src comp="365" pin="3"/><net_sink comp="1787" pin=0"/></net>

<net id="1791"><net_src comp="1787" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="1795"><net_src comp="490" pin="2"/><net_sink comp="1792" pin=0"/></net>

<net id="1796"><net_src comp="1792" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="1800"><net_src comp="490" pin="2"/><net_sink comp="1797" pin=0"/></net>

<net id="1801"><net_src comp="1797" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="1802"><net_src comp="1797" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1803"><net_src comp="1797" pin="1"/><net_sink comp="1297" pin=1"/></net>

<net id="1807"><net_src comp="1245" pin="2"/><net_sink comp="1804" pin=0"/></net>

<net id="1808"><net_src comp="1804" pin="1"/><net_sink comp="1251" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out_0 | {45 46 }
	Port: conv_out_1 | {45 46 }
	Port: conv_1_weights | {}
	Port: conv_1_bias | {}
 - Input state : 
	Port: conv_1 : input_r | {2 3 4 5 6 7 }
	Port: conv_1 : conv_out_0 | {}
	Port: conv_1 : conv_out_1 | {}
	Port: conv_1 : conv_1_weights | {2 3 4 5 6 7 }
	Port: conv_1 : conv_1_bias | {37 38 39 }
  - Chain level:
	State 1
	State 2
		r : 1
		c : 1
		add_ln23_1 : 1
		icmp_ln8 : 1
		add_ln8 : 1
		br_ln8 : 2
		icmp_ln11 : 1
		select_ln30 : 2
		select_ln30_1 : 2
		tmp : 3
		zext_ln23_1 : 4
		tmp_28 : 3
		zext_ln23_2 : 4
		sub_ln23 : 5
		add_ln23 : 1
		select_ln30_2 : 2
		select_ln30_3 : 2
		add_ln30 : 3
		trunc_ln30 : 3
		tmp_31 : 3
		select_ln30_4 : 2
		select_ln30_5 : 2
		xor_ln30 : 2
		icmp_ln14 : 1
		and_ln30 : 2
		add_ln23_3 : 3
		or_ln30 : 2
		select_ln30_6 : 2
		select_ln30_7 : 2
		zext_ln30_2 : 3
		add_ln23_4 : 4
		zext_ln23_8 : 5
		input_addr : 6
		add_ln23_7 : 3
		select_ln30_8 : 2
		zext_ln30_4 : 3
		add_ln23_8 : 4
		zext_ln23_10 : 5
		input_addr_3 : 6
		add_ln23_11 : 3
		select_ln30_9 : 2
		zext_ln23 : 3
		zext_ln23_18 : 3
		conv_1_weights_addr : 4
		add_ln23_15 : 4
		zext_ln23_19 : 5
		conv_1_weights_addr_1 : 6
		conv_1_weights_load : 5
		input_load : 7
		conv_1_weights_load_1 : 7
		input_load_1 : 7
		br_ln30 : 4
		or_ln14 : 3
		zext_ln23_5 : 3
		zext_ln23_28 : 3
		conv_1_weights_addr_9 : 4
		add_ln23_21 : 4
		zext_ln23_29 : 5
		conv_1_weights_addr_10 : 6
		conv_1_weights_load_9 : 5
		conv_1_weights_load_10 : 7
		br_ln30 : 4
		add_ln11 : 1
	State 3
		zext_ln23_3 : 1
		zext_ln23_4 : 1
		sub_ln23_1 : 2
		add_ln23_5 : 3
		zext_ln23_9 : 4
		input_addr_1 : 5
		add_ln23_12 : 1
		zext_ln23_12 : 2
		input_addr_6 : 3
		add_ln23_16 : 1
		zext_ln23_20 : 2
		conv_1_weights_addr_2 : 3
		add_ln23_17 : 1
		zext_ln23_21 : 2
		conv_1_weights_addr_3 : 3
		tmp_2 : 1
		tmp_0_0_1 : 1
		conv_1_weights_load_2 : 4
		input_load_2 : 4
		conv_1_weights_load_3 : 4
		input_load_3 : 6
		add_ln23_22 : 1
		zext_ln23_30 : 2
		conv_1_weights_addr_11 : 3
		add_ln23_23 : 1
		zext_ln23_31 : 2
		conv_1_weights_addr_12 : 3
		tmp_1 : 1
		tmp_1_0_1 : 1
		conv_1_weights_load_11 : 4
		conv_1_weights_load_12 : 4
	State 4
		zext_ln23_6 : 1
		zext_ln23_7 : 1
		sub_ln23_2 : 2
		add_ln23_6 : 3
		zext_ln23_11 : 1
		input_addr_4 : 2
		add_ln23_10 : 3
		zext_ln23_13 : 1
		input_addr_7 : 2
		add_ln23_14 : 3
		conv_1_weights_addr_4 : 1
		add_ln23_18 : 1
		zext_ln23_22 : 2
		conv_1_weights_addr_5 : 3
		tmp_0_0_2 : 1
		tmp_0_1 : 1
		conv_1_weights_load_4 : 2
		input_load_4 : 3
		conv_1_weights_load_5 : 4
		input_load_5 : 3
		conv_1_weights_addr_13 : 1
		add_ln23_24 : 1
		zext_ln23_32 : 2
		conv_1_weights_addr_14 : 3
		tmp_1_0_2 : 1
		tmp_1_1 : 1
		conv_1_weights_load_13 : 2
		conv_1_weights_load_14 : 4
	State 5
		input_addr_2 : 1
		input_addr_5 : 1
		zext_ln23_23 : 1
		conv_1_weights_addr_6 : 2
		zext_ln23_24 : 1
		conv_1_weights_addr_7 : 2
		tmp_0_1_1 : 1
		tmp_0_1_2 : 1
		conv_1_weights_load_6 : 3
		input_load_6 : 2
		conv_1_weights_load_7 : 3
		input_load_7 : 2
		zext_ln23_33 : 1
		conv_1_weights_addr_15 : 2
		zext_ln23_34 : 1
		conv_1_weights_addr_16 : 2
		tmp_1_1_1 : 1
		tmp_1_1_2 : 1
		conv_1_weights_load_15 : 3
		conv_1_weights_load_16 : 3
	State 6
		input_addr_8 : 1
		conv_1_weights_addr_8 : 1
		tmp_0_2 : 1
		tmp_0_2_1 : 1
		conv_1_weights_load_8 : 2
		input_load_8 : 2
		conv_1_weights_addr_17 : 1
		tmp_1_2 : 1
		tmp_1_2_1 : 1
		conv_1_weights_load_17 : 2
	State 7
		tmp_0_2_2 : 1
		tmp_1_2_2 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
		conv_1_bias_load : 1
	State 38
		conv_1_bias_load_1 : 1
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
		tmp_25 : 1
	State 45
		mul_ln30 : 1
		add_ln30_1 : 2
		p_shl_cast : 3
		tmp_32 : 3
		zext_ln30_3 : 4
		sub_ln30 : 5
		add_ln30_2 : 6
		zext_ln30_6 : 7
		conv_out_0_addr : 8
		conv_out_1_addr : 8
		tmp_s : 1
		trunc_ln29 : 1
		icmp_ln29 : 2
		icmp_ln29_27 : 2
		or_ln29 : 3
		and_ln29 : 3
		select_ln29 : 3
		store_ln30 : 9
		store_ln30 : 9
		add_ln30_3 : 6
	State 46
		conv_out_0_addr_1 : 1
		conv_out_1_addr_1 : 1
		tmp_26 : 1
		trunc_ln29_13 : 1
		icmp_ln29_28 : 2
		icmp_ln29_29 : 2
		or_ln29_13 : 3
		and_ln29_13 : 3
		select_ln29_1 : 3
		store_ln30 : 4
		store_ln30 : 4
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_476      |    2    |   227   |   403   |
|   fadd   |       grp_fu_481      |    2    |   227   |   403   |
|          |       grp_fu_486      |    2    |   227   |   403   |
|          |       grp_fu_490      |    2    |   227   |   403   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_494      |    3    |   128   |   320   |
|   fmul   |       grp_fu_500      |    3    |   128   |   320   |
|          |       grp_fu_506      |    3    |   128   |   320   |
|          |       grp_fu_512      |    3    |   128   |   320   |
|----------|-----------------------|---------|---------|---------|
|          |        r_fu_564       |    0    |    0    |    15   |
|          |        c_fu_570       |    0    |    0    |    15   |
|          |   add_ln23_1_fu_576   |    0    |    0    |    15   |
|          |     add_ln8_fu_588    |    0    |    0    |    13   |
|          |    add_ln23_fu_646    |    0    |    0    |    15   |
|          |    add_ln30_fu_668    |    0    |    0    |    15   |
|          |   add_ln23_3_fu_722   |    0    |    0    |    15   |
|          |   add_ln23_4_fu_754   |    0    |    0    |    13   |
|          |   add_ln23_7_fu_765   |    0    |    0    |    15   |
|          |   add_ln23_8_fu_783   |    0    |    0    |    13   |
|          |   add_ln23_11_fu_794  |    0    |    0    |    15   |
|          |   add_ln23_15_fu_817  |    0    |    0    |    13   |
|          |   add_ln23_21_fu_843  |    0    |    0    |    13   |
|          |    add_ln11_fu_854    |    0    |    0    |    15   |
|          |   add_ln23_5_fu_888   |    0    |    0    |    13   |
|          |   add_ln23_12_fu_901  |    0    |    0    |    13   |
|    add   |   add_ln23_16_fu_914  |    0    |    0    |    15   |
|          |   add_ln23_17_fu_925  |    0    |    0    |    15   |
|          |   add_ln23_22_fu_939  |    0    |    0    |    15   |
|          |   add_ln23_23_fu_950  |    0    |    0    |    15   |
|          |   add_ln23_6_fu_989   |    0    |    0    |    13   |
|          |   add_ln23_9_fu_994   |    0    |    0    |    13   |
|          |  add_ln23_10_fu_1003  |    0    |    0    |    13   |
|          |  add_ln23_13_fu_1008  |    0    |    0    |    13   |
|          |  add_ln23_14_fu_1017  |    0    |    0    |    13   |
|          |  add_ln23_18_fu_1033  |    0    |    0    |    15   |
|          |  add_ln23_24_fu_1055  |    0    |    0    |    15   |
|          |  add_ln23_19_fu_1074  |    0    |    0    |    15   |
|          |  add_ln23_20_fu_1084  |    0    |    0    |    15   |
|          |  add_ln23_25_fu_1094  |    0    |    0    |    15   |
|          |  add_ln23_26_fu_1104  |    0    |    0    |    15   |
|          |    add_ln14_fu_1134   |    0    |    0    |    12   |
|          |   add_ln30_2_fu_1178  |    0    |    0    |    12   |
|          |   add_ln30_3_fu_1245  |    0    |    0    |    12   |
|----------|-----------------------|---------|---------|---------|
|   fcmp   |       grp_fu_519      |    0    |    66   |   239   |
|----------|-----------------------|---------|---------|---------|
|          |   select_ln30_fu_600  |    0    |    0    |    5    |
|          |  select_ln30_1_fu_608 |    0    |    0    |    5    |
|          |  select_ln30_2_fu_652 |    0    |    0    |    5    |
|          |  select_ln30_3_fu_660 |    0    |    0    |    5    |
|          |  select_ln30_4_fu_688 |    0    |    0    |    5    |
|          |  select_ln30_5_fu_696 |    0    |    0    |    5    |
|  select  |  select_ln30_6_fu_734 |    0    |    0    |    3    |
|          |  select_ln30_7_fu_742 |    0    |    0    |    5    |
|          |  select_ln30_8_fu_771 |    0    |    0    |    5    |
|          |  select_ln30_9_fu_800 |    0    |    0    |    5    |
|          |  select_ln11_fu_1139  |    0    |    0    |    7    |
|          |  select_ln29_fu_1232  |    0    |    0    |    32   |
|          | select_ln29_1_fu_1297 |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln8_fu_582    |    0    |    0    |    13   |
|          |    icmp_ln11_fu_594   |    0    |    0    |    11   |
|          |    icmp_ln14_fu_710   |    0    |    0    |    9    |
|   icmp   |   icmp_ln29_fu_1208   |    0    |    0    |    11   |
|          |  icmp_ln29_27_fu_1214 |    0    |    0    |    18   |
|          |  icmp_ln29_28_fu_1273 |    0    |    0    |    11   |
|          |  icmp_ln29_29_fu_1279 |    0    |    0    |    18   |
|----------|-----------------------|---------|---------|---------|
|          |    sub_ln23_fu_640    |    0    |    0    |    14   |
|    sub   |   sub_ln23_1_fu_882   |    0    |    0    |    14   |
|          |   sub_ln23_2_fu_983   |    0    |    0    |    14   |
|          |    sub_ln30_fu_1169   |    0    |    0    |    12   |
|----------|-----------------------|---------|---------|---------|
|          |    and_ln30_fu_716    |    0    |    0    |    2    |
|    and   |    and_ln29_fu_1226   |    0    |    0    |    2    |
|          |  and_ln29_13_fu_1291  |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |     or_ln30_fu_728    |    0    |    0    |    2    |
|    or    |     or_ln14_fu_828    |    0    |    0    |    0    |
|          |    or_ln29_fu_1220    |    0    |    0    |    2    |
|          |   or_ln29_13_fu_1285  |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|    xor   |    xor_ln30_fu_704    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|  muladd  |      grp_fu_1306      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       tmp_fu_616      |    0    |    0    |    0    |
|          |     tmp_28_fu_628     |    0    |    0    |    0    |
|          |     tmp_29_fu_860     |    0    |    0    |    0    |
|          |     tmp_30_fu_871     |    0    |    0    |    0    |
|          |     tmp_37_fu_961     |    0    |    0    |    0    |
|bitconcatenate|     tmp_38_fu_972     |    0    |    0    |    0    |
|          |     tmp_39_fu_1025    |    0    |    0    |    0    |
|          |     tmp_41_fu_1047    |    0    |    0    |    0    |
|          |     tmp_40_fu_1118    |    0    |    0    |    0    |
|          |     tmp_42_fu_1126    |    0    |    0    |    0    |
|          |   p_shl_cast_fu_1151  |    0    |    0    |    0    |
|          |     tmp_32_fu_1158    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln23_1_fu_624  |    0    |    0    |    0    |
|          |   zext_ln23_2_fu_636  |    0    |    0    |    0    |
|          |   zext_ln30_2_fu_750  |    0    |    0    |    0    |
|          |   zext_ln23_8_fu_760  |    0    |    0    |    0    |
|          |   zext_ln30_4_fu_779  |    0    |    0    |    0    |
|          |  zext_ln23_10_fu_789  |    0    |    0    |    0    |
|          |    zext_ln23_fu_808   |    0    |    0    |    0    |
|          |  zext_ln23_18_fu_813  |    0    |    0    |    0    |
|          |  zext_ln23_19_fu_823  |    0    |    0    |    0    |
|          |   zext_ln23_5_fu_834  |    0    |    0    |    0    |
|          |  zext_ln23_28_fu_839  |    0    |    0    |    0    |
|          |  zext_ln23_29_fu_849  |    0    |    0    |    0    |
|          |   zext_ln23_3_fu_867  |    0    |    0    |    0    |
|          |   zext_ln23_4_fu_878  |    0    |    0    |    0    |
|          |   zext_ln23_9_fu_893  |    0    |    0    |    0    |
|          |   zext_ln30_5_fu_898  |    0    |    0    |    0    |
|          |  zext_ln23_12_fu_906  |    0    |    0    |    0    |
|          |  zext_ln23_17_fu_911  |    0    |    0    |    0    |
|          |  zext_ln23_20_fu_920  |    0    |    0    |    0    |
|          |  zext_ln23_21_fu_931  |    0    |    0    |    0    |
|          |  zext_ln23_27_fu_936  |    0    |    0    |    0    |
|   zext   |  zext_ln23_30_fu_945  |    0    |    0    |    0    |
|          |  zext_ln23_31_fu_956  |    0    |    0    |    0    |
|          |   zext_ln23_6_fu_968  |    0    |    0    |    0    |
|          |   zext_ln23_7_fu_979  |    0    |    0    |    0    |
|          |  zext_ln23_11_fu_998  |    0    |    0    |    0    |
|          |  zext_ln23_13_fu_1012 |    0    |    0    |    0    |
|          |  zext_ln23_16_fu_1022 |    0    |    0    |    0    |
|          |  zext_ln23_22_fu_1039 |    0    |    0    |    0    |
|          |  zext_ln23_26_fu_1044 |    0    |    0    |    0    |
|          |  zext_ln23_32_fu_1061 |    0    |    0    |    0    |
|          |  zext_ln23_23_fu_1079 |    0    |    0    |    0    |
|          |  zext_ln23_24_fu_1089 |    0    |    0    |    0    |
|          |  zext_ln23_33_fu_1099 |    0    |    0    |    0    |
|          |  zext_ln23_34_fu_1109 |    0    |    0    |    0    |
|          |  zext_ln23_14_fu_1114 |    0    |    0    |    0    |
|          |   zext_ln30_fu_1145   |    0    |    0    |    0    |
|          |  zext_ln30_1_fu_1148  |    0    |    0    |    0    |
|          |  zext_ln30_3_fu_1165  |    0    |    0    |    0    |
|          |  zext_ln23_15_fu_1175 |    0    |    0    |    0    |
|          |  zext_ln30_6_fu_1184  |    0    |    0    |    0    |
|          |  zext_ln23_25_fu_1242 |    0    |    0    |    0    |
|          |  zext_ln30_7_fu_1251  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   trunc_ln30_fu_674   |    0    |    0    |    0    |
|   trunc  |   trunc_ln29_fu_1204  |    0    |    0    |    0    |
|          | trunc_ln29_13_fu_1269 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     tmp_31_fu_678     |    0    |    0    |    0    |
|partselect|     tmp_s_fu_1194     |    0    |    0    |    0    |
|          |     tmp_26_fu_1259    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   sext   |   sext_ln23_fu_1066   |    0    |    0    |    0    |
|          |  sext_ln23_1_fu_1070  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    21   |   1486  |   3886  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|       add_ln11_reg_1443       |    7   |
|       add_ln14_reg_1652       |    3   |
|      add_ln23_10_reg_1500     |   11   |
|      add_ln23_14_reg_1510     |   11   |
|      add_ln23_6_reg_1490      |   11   |
|      add_ln30_3_reg_1804      |   12   |
|       add_ln30_reg_1346       |    5   |
|        add_ln8_reg_1320       |   11   |
|          c_0_reg_454          |    5   |
|  conv_1_bias_addr_1_reg_1782  |    3   |
|   conv_1_bias_addr_reg_1772   |    3   |
|  conv_1_bias_load_1_reg_1787  |   32   |
|   conv_1_bias_load_reg_1777   |   32   |
|conv_1_weights_addr_10_reg_1438|    6   |
|conv_1_weights_addr_11_reg_1480|    6   |
|conv_1_weights_addr_12_reg_1485|    6   |
|conv_1_weights_addr_13_reg_1547|    6   |
|conv_1_weights_addr_14_reg_1552|    6   |
|conv_1_weights_addr_15_reg_1597|    6   |
|conv_1_weights_addr_16_reg_1602|    6   |
|conv_1_weights_addr_17_reg_1637|    6   |
| conv_1_weights_addr_1_reg_1414|    6   |
| conv_1_weights_addr_2_reg_1470|    6   |
| conv_1_weights_addr_3_reg_1475|    6   |
| conv_1_weights_addr_4_reg_1521|    6   |
| conv_1_weights_addr_5_reg_1526|    6   |
| conv_1_weights_addr_6_reg_1577|    6   |
| conv_1_weights_addr_7_reg_1582|    6   |
| conv_1_weights_addr_8_reg_1622|    6   |
| conv_1_weights_addr_9_reg_1433|    6   |
|  conv_1_weights_addr_reg_1409 |    6   |
|         f_0_0_reg_465         |    3   |
|       icmp_ln11_reg_1325      |    1   |
|       icmp_ln8_reg_1316       |    1   |
|    indvar_flatten30_reg_421   |   11   |
|     indvar_flatten_reg_443    |    7   |
|     input_addr_1_reg_1454     |   10   |
|     input_addr_2_reg_1567     |   10   |
|     input_addr_3_reg_1394     |   10   |
|     input_addr_4_reg_1495     |   10   |
|     input_addr_5_reg_1572     |   10   |
|     input_addr_6_reg_1465     |   10   |
|     input_addr_7_reg_1505     |   10   |
|     input_addr_8_reg_1617     |   10   |
|      input_addr_reg_1383      |   10   |
|        or_ln14_reg_1419       |    3   |
|          r_0_reg_432          |    5   |
|            reg_525            |   32   |
|            reg_530            |   32   |
|            reg_537            |   32   |
|            reg_542            |   32   |
|            reg_548            |   32   |
|            reg_553            |   32   |
|            reg_558            |   32   |
|      select_ln11_reg_1657     |    7   |
|     select_ln30_1_reg_1330    |    5   |
|     select_ln30_2_reg_1340    |    5   |
|     select_ln30_6_reg_1361    |    3   |
|     select_ln30_7_reg_1371    |    5   |
|     select_ln30_9_reg_1399    |    5   |
|      sub_ln23_1_reg_1448      |   11   |
|       sub_ln23_reg_1335       |   11   |
|       tmp_0_0_1_reg_1536      |   32   |
|       tmp_0_0_2_reg_1587      |   32   |
|       tmp_0_1_1_reg_1627      |   32   |
|       tmp_0_1_2_reg_1632      |   32   |
|        tmp_0_1_reg_1592       |   32   |
|       tmp_0_2_1_reg_1667      |   32   |
|       tmp_0_2_2_reg_1687      |   32   |
|        tmp_0_2_reg_1662       |   32   |
|       tmp_1_0_1_reg_1562      |   32   |
|       tmp_1_0_2_reg_1607      |   32   |
|       tmp_1_1_1_reg_1642      |   32   |
|       tmp_1_1_2_reg_1647      |   32   |
|        tmp_1_1_reg_1612       |   32   |
|       tmp_1_2_1_reg_1677      |   32   |
|       tmp_1_2_2_reg_1697      |   32   |
|        tmp_1_2_reg_1672       |   32   |
|         tmp_1_reg_1557        |   32   |
|         tmp_2_reg_1531        |   32   |
|        tmp_31_reg_1356        |    4   |
|      trunc_ln30_reg_1352      |    1   |
|        w_sum_1_reg_1797       |   32   |
|     w_sum_4_0_0_1_reg_1702    |   32   |
|     w_sum_4_0_0_2_reg_1712    |   32   |
|     w_sum_4_0_1_1_reg_1732    |   32   |
|     w_sum_4_0_1_2_reg_1742    |   32   |
|      w_sum_4_0_1_reg_1722     |   32   |
|     w_sum_4_0_2_1_reg_1762    |   32   |
|      w_sum_4_0_2_reg_1752     |   32   |
|     w_sum_4_1_0_1_reg_1707    |   32   |
|     w_sum_4_1_0_2_reg_1717    |   32   |
|     w_sum_4_1_1_1_reg_1737    |   32   |
|     w_sum_4_1_1_2_reg_1747    |   32   |
|      w_sum_4_1_1_reg_1727     |   32   |
|     w_sum_4_1_2_1_reg_1767    |   32   |
|     w_sum_4_1_2_2_reg_1792    |   32   |
|      w_sum_4_1_2_reg_1757     |   32   |
|       w_sum_4_1_reg_1692      |   32   |
|        w_sum_4_reg_1682       |   32   |
|     zext_ln23_16_reg_1515     |    6   |
|     zext_ln23_26_reg_1541     |    6   |
|      zext_ln23_5_reg_1428     |   64   |
|       zext_ln23_reg_1404      |   64   |
|      zext_ln30_2_reg_1377     |   11   |
|      zext_ln30_4_reg_1388     |   11   |
|      zext_ln30_5_reg_1459     |   11   |
+-------------------------------+--------+
|             Total             |  1981  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_144 |  p0  |  10  |   6  |   60   ||    47   |
| grp_access_fu_144 |  p2  |  10  |   0  |    0   ||    47   |
| grp_access_fu_144 |  p5  |   8  |  32  |   256  ||    41   |
| grp_access_fu_144 |  p8  |   8  |   6  |   48   ||    41   |
| grp_access_fu_150 |  p0  |  10  |  10  |   100  ||    47   |
| grp_access_fu_150 |  p2  |   8  |   0  |    0   ||    41   |
| grp_access_fu_365 |  p0  |   4  |   3  |   12   ||    21   |
| grp_access_fu_393 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_393 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_399 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_399 |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_476    |  p0  |   5  |  32  |   160  ||    27   |
|     grp_fu_476    |  p1  |   5  |  32  |   160  ||    27   |
|     grp_fu_481    |  p0  |   5  |  32  |   160  ||    27   |
|     grp_fu_481    |  p1  |   5  |  32  |   160  ||    27   |
|     grp_fu_486    |  p0  |   5  |  32  |   160  ||    27   |
|     grp_fu_486    |  p1  |   5  |  32  |   160  ||    27   |
|     grp_fu_490    |  p0  |   5  |  32  |   160  ||    27   |
|     grp_fu_490    |  p1  |   5  |  32  |   160  ||    27   |
|     grp_fu_494    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_494    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_500    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_500    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_506    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_506    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_512    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_512    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_519    |  p0  |   3  |  32  |   96   ||    15   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  2600  || 52.4013 ||   636   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   21   |    -   |  1486  |  3886  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   52   |    -   |   636  |
|  Register |    -   |    -   |  1981  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   21   |   52   |  3467  |  4522  |
+-----------+--------+--------+--------+--------+
