// Seed: 4004318205
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    module_0,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = id_5;
  assign id_4 = 1;
  wire id_12 = id_6, id_13;
  wire id_14;
endmodule
module module_1 (
    output wand id_0,
    input tri0 id_1,
    output wand id_2,
    input tri0 id_3,
    input tri0 id_4,
    input supply1 id_5
);
  tri0 id_7, id_8, id_9, id_10, id_11;
  wire id_12;
  assign id_10 = id_7 - 1;
  wire id_13;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_8,
      id_7,
      id_11,
      id_12,
      id_7,
      id_12,
      id_10,
      id_8,
      id_13
  );
  always @(posedge id_9) #1;
endmodule
