

================================================================
== Synthesis Summary Report of 'sigmoid_plan'
================================================================
+ General Information: 
    * Date:           Tue Dec  7 16:48:31 2021
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
    * Project:        sigmoid_new
    * Solution:       PLAN16_8_200m (Vivado IP Flow Target)
    * Product family: kintex7
    * Target device:  xc7k325t-ffg676-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+------------+-----+
    |     Modules    | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |           |            |     |
    |     & Loops    | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |     LUT    | URAM|
    +----------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+------------+-----+
    |+ sigmoid_plan  |    II|  0.10|        6|  30.000|         -|        1|     -|       yes|     -|   -|  853 (~0%)|  1325 (~0%)|    -|
    +----------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| ap_return |         | 8        |
| in_r      | ap_none | 16       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------+
| Argument | Direction | Datatype                             |
+----------+-----------+--------------------------------------+
| in       | in        | ap_ufixed<16, 4, AP_TRN, AP_WRAP, 0> |
| return   | out       | ap_ufixed<8, 1, AP_TRN, AP_WRAP, 0>  |
+----------+-----------+--------------------------------------+

* SW-to-HW Mapping
+----------+-----------+---------+
| Argument | HW Name   | HW Type |
+----------+-----------+---------+
| in       | in_r      | port    |
| return   | ap_return | port    |
+----------+-----------+---------+


================================================================
== M_AXI Burst Information
================================================================

