;redcode
;assert 1
	SPL 0, <402
	SPL -0, <702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @20
	DJN -1, @20
	SPL 0, <-22
	MOV @-127, 100
	SPL 0, <-22
	SPL 0, <402
	SPL 0, <-22
	SUB @121, 103
	ADD 200, 940
	ADD 200, 940
	ADD @130, 9
	SUB <0, @2
	ADD @130, 9
	SPL 0, <-22
	DJN 12, <10
	ADD 3, @220
	SUB <0, @2
	SUB @127, 106
	SUB @127, 106
	SUB @121, 103
	SUB @121, 103
	SUB @-127, 100
	SPL 800, <-322
	CMP @-127, 100
	SUB 0, -22
	SUB @127, 106
	SLT -1, 600
	SUB #72, @211
	SLT 12, @10
	SUB #72, @211
	SUB #72, @201
	CMP @-127, 100
	SPL 0, <-22
	DAT #-1, #-20
	MOV -1, <-20
	MOV -7, <-20
	SUB <0, @2
	SUB <0, @2
	SUB <0, @2
	SUB <730, 2
	ADD #300, 30
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	SUB @21, 6
	MOV 4, 21
	DJN <-207, @-120
	SUB @-127, 100
	JMP @112, #0
	SUB -207, <-120
	SUB -207, <-120
	SLT #1, @2
	SUB @121, @180
	SUB @621, @189
	JMN -207, @-520
	SUB @121, @180
	SLT #110, 20
	SUB -207, <-120
	SUB -207, <-120
	SUB -207, <-120
	SUB @-127, 100
	SUB @0, @-12
	CMP 12, @-16
	ADD -11, <20
	SUB -871, <-20
	SUB 14, 20
	SUB 14, 20
	MOV 4, 20
	SUB @-127, 100
	SUB @-127, 100
	MOV 4, 20
	SUB @-127, 100
	JMN <-11, @20
	SUB -207, <-120
	CMP @94, 6
	MOV 4, 20
	SUB @94, 6
	SUB -207, <-120
	SUB -207, <-120
	SPL 0, <702
	SUB @621, @189
	MOV -1, <-20
	MOV -1, <-20
	SUB #500, <411
	SUB #500, <411
	SPL @300, 90
	JMP <-127, 100
	MOV -1, <-20
	MOV -7, <-20
