/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue Aug 26 10:56:50 2014
 *                 Full Compile MD5 Checksum  fe5bf937ded6451208bcd12a03dadcff
 *                     (minus title and desc)
 *                 MD5 Checksum               e67548d0bfc4c43233ca60dd5a6dc076
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     14541
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_CBUS_INTR2_1_H__
#define BCHP_CBUS_INTR2_1_H__

/***************************************************************************
 *CBUS_INTR2_1 - Level 2 Interrupt Registers 1
 ***************************************************************************/
#define BCHP_CBUS_INTR2_1_CPU_STATUS             0x00d83880 /* [RO] CPU Interrupt Status Register */
#define BCHP_CBUS_INTR2_1_CPU_SET                0x00d83884 /* [WO] CPU Interrupt Set Register */
#define BCHP_CBUS_INTR2_1_CPU_CLEAR              0x00d83888 /* [WO] CPU Interrupt Clear Register */
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS        0x00d8388c /* [RO] CPU Interrupt Mask Status Register */
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET           0x00d83890 /* [WO] CPU Interrupt Mask Set Register */
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR         0x00d83894 /* [WO] CPU Interrupt Mask Clear Register */
#define BCHP_CBUS_INTR2_1_PCI_STATUS             0x00d83898 /* [RO] PCI Interrupt Status Register */
#define BCHP_CBUS_INTR2_1_PCI_SET                0x00d8389c /* [WO] PCI Interrupt Set Register */
#define BCHP_CBUS_INTR2_1_PCI_CLEAR              0x00d838a0 /* [WO] PCI Interrupt Clear Register */
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS        0x00d838a4 /* [RO] PCI Interrupt Mask Status Register */
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET           0x00d838a8 /* [WO] PCI Interrupt Mask Set Register */
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR         0x00d838ac /* [WO] PCI Interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU Interrupt Status Register
 ***************************************************************************/
/* CBUS_INTR2_1 :: CPU_STATUS :: ABORT_DDC_TIMEOUT_DONE [31:31] */
#define BCHP_CBUS_INTR2_1_CPU_STATUS_ABORT_DDC_TIMEOUT_DONE_MASK   0x80000000
#define BCHP_CBUS_INTR2_1_CPU_STATUS_ABORT_DDC_TIMEOUT_DONE_SHIFT  31

/* CBUS_INTR2_1 :: CPU_STATUS :: ABORT_MSC_OUTBOUND_TIMEOUT_DONE [30:30] */
#define BCHP_CBUS_INTR2_1_CPU_STATUS_ABORT_MSC_OUTBOUND_TIMEOUT_DONE_MASK 0x40000000
#define BCHP_CBUS_INTR2_1_CPU_STATUS_ABORT_MSC_OUTBOUND_TIMEOUT_DONE_SHIFT 30

/* CBUS_INTR2_1 :: CPU_STATUS :: ABORT_MSC_INBOUND_TIMEOUT_DONE [29:29] */
#define BCHP_CBUS_INTR2_1_CPU_STATUS_ABORT_MSC_INBOUND_TIMEOUT_DONE_MASK 0x20000000
#define BCHP_CBUS_INTR2_1_CPU_STATUS_ABORT_MSC_INBOUND_TIMEOUT_DONE_SHIFT 29

/* CBUS_INTR2_1 :: CPU_STATUS :: ABORT_DDC_RECEIVED [28:28] */
#define BCHP_CBUS_INTR2_1_CPU_STATUS_ABORT_DDC_RECEIVED_MASK       0x10000000
#define BCHP_CBUS_INTR2_1_CPU_STATUS_ABORT_DDC_RECEIVED_SHIFT      28

/* CBUS_INTR2_1 :: CPU_STATUS :: ABORT_MSC_RECEIVED [27:27] */
#define BCHP_CBUS_INTR2_1_CPU_STATUS_ABORT_MSC_RECEIVED_MASK       0x08000000
#define BCHP_CBUS_INTR2_1_CPU_STATUS_ABORT_MSC_RECEIVED_SHIFT      27

/* CBUS_INTR2_1 :: CPU_STATUS :: DDC_REQ_UNEXPECTED_INBOUND_PKT [26:26] */
#define BCHP_CBUS_INTR2_1_CPU_STATUS_DDC_REQ_UNEXPECTED_INBOUND_PKT_MASK 0x04000000
#define BCHP_CBUS_INTR2_1_CPU_STATUS_DDC_REQ_UNEXPECTED_INBOUND_PKT_SHIFT 26

/* CBUS_INTR2_1 :: CPU_STATUS :: DDC_REQ_MAX_RETRIES_EXCEEDED [25:25] */
#define BCHP_CBUS_INTR2_1_CPU_STATUS_DDC_REQ_MAX_RETRIES_EXCEEDED_MASK 0x02000000
#define BCHP_CBUS_INTR2_1_CPU_STATUS_DDC_REQ_MAX_RETRIES_EXCEEDED_SHIFT 25

/* CBUS_INTR2_1 :: CPU_STATUS :: DDC_REQ_ILLEGAL_SW_WR [24:24] */
#define BCHP_CBUS_INTR2_1_CPU_STATUS_DDC_REQ_ILLEGAL_SW_WR_MASK    0x01000000
#define BCHP_CBUS_INTR2_1_CPU_STATUS_DDC_REQ_ILLEGAL_SW_WR_SHIFT   24

/* CBUS_INTR2_1 :: CPU_STATUS :: DDC_REQ_RX_TIMEOUT [23:23] */
#define BCHP_CBUS_INTR2_1_CPU_STATUS_DDC_REQ_RX_TIMEOUT_MASK       0x00800000
#define BCHP_CBUS_INTR2_1_CPU_STATUS_DDC_REQ_RX_TIMEOUT_SHIFT      23

/* CBUS_INTR2_1 :: CPU_STATUS :: DDC_REQ_RX_CMD_ERROR [22:22] */
#define BCHP_CBUS_INTR2_1_CPU_STATUS_DDC_REQ_RX_CMD_ERROR_MASK     0x00400000
#define BCHP_CBUS_INTR2_1_CPU_STATUS_DDC_REQ_RX_CMD_ERROR_SHIFT    22

/* CBUS_INTR2_1 :: CPU_STATUS :: DDC_REQ_RX_MISMATCH [21:21] */
#define BCHP_CBUS_INTR2_1_CPU_STATUS_DDC_REQ_RX_MISMATCH_MASK      0x00200000
#define BCHP_CBUS_INTR2_1_CPU_STATUS_DDC_REQ_RX_MISMATCH_SHIFT     21

/* CBUS_INTR2_1 :: CPU_STATUS :: DDC_REQ_DONE [20:20] */
#define BCHP_CBUS_INTR2_1_CPU_STATUS_DDC_REQ_DONE_MASK             0x00100000
#define BCHP_CBUS_INTR2_1_CPU_STATUS_DDC_REQ_DONE_SHIFT            20

/* CBUS_INTR2_1 :: CPU_STATUS :: MSC_RESP_UNEXPECTED_INBOUND_PKT [19:19] */
#define BCHP_CBUS_INTR2_1_CPU_STATUS_MSC_RESP_UNEXPECTED_INBOUND_PKT_MASK 0x00080000
#define BCHP_CBUS_INTR2_1_CPU_STATUS_MSC_RESP_UNEXPECTED_INBOUND_PKT_SHIFT 19

/* CBUS_INTR2_1 :: CPU_STATUS :: MSC_RESP_MAX_RETRIES_EXCEEDED [18:18] */
#define BCHP_CBUS_INTR2_1_CPU_STATUS_MSC_RESP_MAX_RETRIES_EXCEEDED_MASK 0x00040000
#define BCHP_CBUS_INTR2_1_CPU_STATUS_MSC_RESP_MAX_RETRIES_EXCEEDED_SHIFT 18

/* CBUS_INTR2_1 :: CPU_STATUS :: MSC_RESP_ILLEGAL_SW_WR [17:17] */
#define BCHP_CBUS_INTR2_1_CPU_STATUS_MSC_RESP_ILLEGAL_SW_WR_MASK   0x00020000
#define BCHP_CBUS_INTR2_1_CPU_STATUS_MSC_RESP_ILLEGAL_SW_WR_SHIFT  17

/* CBUS_INTR2_1 :: CPU_STATUS :: MSC_RESP_SW_TIMEOUT [16:16] */
#define BCHP_CBUS_INTR2_1_CPU_STATUS_MSC_RESP_SW_TIMEOUT_MASK      0x00010000
#define BCHP_CBUS_INTR2_1_CPU_STATUS_MSC_RESP_SW_TIMEOUT_SHIFT     16

/* CBUS_INTR2_1 :: CPU_STATUS :: MSC_RESP_RX_TIMEOUT [15:15] */
#define BCHP_CBUS_INTR2_1_CPU_STATUS_MSC_RESP_RX_TIMEOUT_MASK      0x00008000
#define BCHP_CBUS_INTR2_1_CPU_STATUS_MSC_RESP_RX_TIMEOUT_SHIFT     15

/* CBUS_INTR2_1 :: CPU_STATUS :: MSC_RESP_DATA_OVERFLOW [14:14] */
#define BCHP_CBUS_INTR2_1_CPU_STATUS_MSC_RESP_DATA_OVERFLOW_MASK   0x00004000
#define BCHP_CBUS_INTR2_1_CPU_STATUS_MSC_RESP_DATA_OVERFLOW_SHIFT  14

/* CBUS_INTR2_1 :: CPU_STATUS :: MSC_RESP_DATA_RECEIVED [13:13] */
#define BCHP_CBUS_INTR2_1_CPU_STATUS_MSC_RESP_DATA_RECEIVED_MASK   0x00002000
#define BCHP_CBUS_INTR2_1_CPU_STATUS_MSC_RESP_DATA_RECEIVED_SHIFT  13

/* CBUS_INTR2_1 :: CPU_STATUS :: MSC_RESP_UNEXPECTED_CMD [12:12] */
#define BCHP_CBUS_INTR2_1_CPU_STATUS_MSC_RESP_UNEXPECTED_CMD_MASK  0x00001000
#define BCHP_CBUS_INTR2_1_CPU_STATUS_MSC_RESP_UNEXPECTED_CMD_SHIFT 12

/* CBUS_INTR2_1 :: CPU_STATUS :: MSC_RESP_BAD_CMD [11:11] */
#define BCHP_CBUS_INTR2_1_CPU_STATUS_MSC_RESP_BAD_CMD_MASK         0x00000800
#define BCHP_CBUS_INTR2_1_CPU_STATUS_MSC_RESP_BAD_CMD_SHIFT        11

/* CBUS_INTR2_1 :: CPU_STATUS :: MSC_RESP_OB_DONE [10:10] */
#define BCHP_CBUS_INTR2_1_CPU_STATUS_MSC_RESP_OB_DONE_MASK         0x00000400
#define BCHP_CBUS_INTR2_1_CPU_STATUS_MSC_RESP_OB_DONE_SHIFT        10

/* CBUS_INTR2_1 :: CPU_STATUS :: MSC_RESP_IB_DONE [09:09] */
#define BCHP_CBUS_INTR2_1_CPU_STATUS_MSC_RESP_IB_DONE_MASK         0x00000200
#define BCHP_CBUS_INTR2_1_CPU_STATUS_MSC_RESP_IB_DONE_SHIFT        9

/* CBUS_INTR2_1 :: CPU_STATUS :: MSC_REQ_CANCELLED [08:08] */
#define BCHP_CBUS_INTR2_1_CPU_STATUS_MSC_REQ_CANCELLED_MASK        0x00000100
#define BCHP_CBUS_INTR2_1_CPU_STATUS_MSC_REQ_CANCELLED_SHIFT       8

/* CBUS_INTR2_1 :: CPU_STATUS :: MSC_REQ_BUS_STOLEN [07:07] */
#define BCHP_CBUS_INTR2_1_CPU_STATUS_MSC_REQ_BUS_STOLEN_MASK       0x00000080
#define BCHP_CBUS_INTR2_1_CPU_STATUS_MSC_REQ_BUS_STOLEN_SHIFT      7

/* CBUS_INTR2_1 :: CPU_STATUS :: MSC_REQ_UNEXPECTED_INBOUND_PKT [06:06] */
#define BCHP_CBUS_INTR2_1_CPU_STATUS_MSC_REQ_UNEXPECTED_INBOUND_PKT_MASK 0x00000040
#define BCHP_CBUS_INTR2_1_CPU_STATUS_MSC_REQ_UNEXPECTED_INBOUND_PKT_SHIFT 6

/* CBUS_INTR2_1 :: CPU_STATUS :: MSC_REQ_MAX_RETRIES_EXCEEDED [05:05] */
#define BCHP_CBUS_INTR2_1_CPU_STATUS_MSC_REQ_MAX_RETRIES_EXCEEDED_MASK 0x00000020
#define BCHP_CBUS_INTR2_1_CPU_STATUS_MSC_REQ_MAX_RETRIES_EXCEEDED_SHIFT 5

/* CBUS_INTR2_1 :: CPU_STATUS :: MSC_REQ_ILLEGAL_SW_WR [04:04] */
#define BCHP_CBUS_INTR2_1_CPU_STATUS_MSC_REQ_ILLEGAL_SW_WR_MASK    0x00000010
#define BCHP_CBUS_INTR2_1_CPU_STATUS_MSC_REQ_ILLEGAL_SW_WR_SHIFT   4

/* CBUS_INTR2_1 :: CPU_STATUS :: MSC_REQ_RX_TIMEOUT [03:03] */
#define BCHP_CBUS_INTR2_1_CPU_STATUS_MSC_REQ_RX_TIMEOUT_MASK       0x00000008
#define BCHP_CBUS_INTR2_1_CPU_STATUS_MSC_REQ_RX_TIMEOUT_SHIFT      3

/* CBUS_INTR2_1 :: CPU_STATUS :: MSC_REQ_RX_CMD_ERROR [02:02] */
#define BCHP_CBUS_INTR2_1_CPU_STATUS_MSC_REQ_RX_CMD_ERROR_MASK     0x00000004
#define BCHP_CBUS_INTR2_1_CPU_STATUS_MSC_REQ_RX_CMD_ERROR_SHIFT    2

/* CBUS_INTR2_1 :: CPU_STATUS :: MSC_REQ_RX_MISMATCH [01:01] */
#define BCHP_CBUS_INTR2_1_CPU_STATUS_MSC_REQ_RX_MISMATCH_MASK      0x00000002
#define BCHP_CBUS_INTR2_1_CPU_STATUS_MSC_REQ_RX_MISMATCH_SHIFT     1

/* CBUS_INTR2_1 :: CPU_STATUS :: MSC_REQ_DONE [00:00] */
#define BCHP_CBUS_INTR2_1_CPU_STATUS_MSC_REQ_DONE_MASK             0x00000001
#define BCHP_CBUS_INTR2_1_CPU_STATUS_MSC_REQ_DONE_SHIFT            0

/***************************************************************************
 *CPU_SET - CPU Interrupt Set Register
 ***************************************************************************/
/* CBUS_INTR2_1 :: CPU_SET :: ABORT_DDC_TIMEOUT_DONE [31:31] */
#define BCHP_CBUS_INTR2_1_CPU_SET_ABORT_DDC_TIMEOUT_DONE_MASK      0x80000000
#define BCHP_CBUS_INTR2_1_CPU_SET_ABORT_DDC_TIMEOUT_DONE_SHIFT     31
#define BCHP_CBUS_INTR2_1_CPU_SET_ABORT_DDC_TIMEOUT_DONE_DEFAULT   0x00000000

/* CBUS_INTR2_1 :: CPU_SET :: ABORT_MSC_OUTBOUND_TIMEOUT_DONE [30:30] */
#define BCHP_CBUS_INTR2_1_CPU_SET_ABORT_MSC_OUTBOUND_TIMEOUT_DONE_MASK 0x40000000
#define BCHP_CBUS_INTR2_1_CPU_SET_ABORT_MSC_OUTBOUND_TIMEOUT_DONE_SHIFT 30
#define BCHP_CBUS_INTR2_1_CPU_SET_ABORT_MSC_OUTBOUND_TIMEOUT_DONE_DEFAULT 0x00000000

/* CBUS_INTR2_1 :: CPU_SET :: ABORT_MSC_INBOUND_TIMEOUT_DONE [29:29] */
#define BCHP_CBUS_INTR2_1_CPU_SET_ABORT_MSC_INBOUND_TIMEOUT_DONE_MASK 0x20000000
#define BCHP_CBUS_INTR2_1_CPU_SET_ABORT_MSC_INBOUND_TIMEOUT_DONE_SHIFT 29
#define BCHP_CBUS_INTR2_1_CPU_SET_ABORT_MSC_INBOUND_TIMEOUT_DONE_DEFAULT 0x00000000

/* CBUS_INTR2_1 :: CPU_SET :: ABORT_DDC_RECEIVED [28:28] */
#define BCHP_CBUS_INTR2_1_CPU_SET_ABORT_DDC_RECEIVED_MASK          0x10000000
#define BCHP_CBUS_INTR2_1_CPU_SET_ABORT_DDC_RECEIVED_SHIFT         28
#define BCHP_CBUS_INTR2_1_CPU_SET_ABORT_DDC_RECEIVED_DEFAULT       0x00000000

/* CBUS_INTR2_1 :: CPU_SET :: ABORT_MSC_RECEIVED [27:27] */
#define BCHP_CBUS_INTR2_1_CPU_SET_ABORT_MSC_RECEIVED_MASK          0x08000000
#define BCHP_CBUS_INTR2_1_CPU_SET_ABORT_MSC_RECEIVED_SHIFT         27
#define BCHP_CBUS_INTR2_1_CPU_SET_ABORT_MSC_RECEIVED_DEFAULT       0x00000000

/* CBUS_INTR2_1 :: CPU_SET :: DDC_REQ_UNEXPECTED_INBOUND_PKT [26:26] */
#define BCHP_CBUS_INTR2_1_CPU_SET_DDC_REQ_UNEXPECTED_INBOUND_PKT_MASK 0x04000000
#define BCHP_CBUS_INTR2_1_CPU_SET_DDC_REQ_UNEXPECTED_INBOUND_PKT_SHIFT 26
#define BCHP_CBUS_INTR2_1_CPU_SET_DDC_REQ_UNEXPECTED_INBOUND_PKT_DEFAULT 0x00000000

/* CBUS_INTR2_1 :: CPU_SET :: DDC_REQ_MAX_RETRIES_EXCEEDED [25:25] */
#define BCHP_CBUS_INTR2_1_CPU_SET_DDC_REQ_MAX_RETRIES_EXCEEDED_MASK 0x02000000
#define BCHP_CBUS_INTR2_1_CPU_SET_DDC_REQ_MAX_RETRIES_EXCEEDED_SHIFT 25
#define BCHP_CBUS_INTR2_1_CPU_SET_DDC_REQ_MAX_RETRIES_EXCEEDED_DEFAULT 0x00000000

/* CBUS_INTR2_1 :: CPU_SET :: DDC_REQ_ILLEGAL_SW_WR [24:24] */
#define BCHP_CBUS_INTR2_1_CPU_SET_DDC_REQ_ILLEGAL_SW_WR_MASK       0x01000000
#define BCHP_CBUS_INTR2_1_CPU_SET_DDC_REQ_ILLEGAL_SW_WR_SHIFT      24
#define BCHP_CBUS_INTR2_1_CPU_SET_DDC_REQ_ILLEGAL_SW_WR_DEFAULT    0x00000000

/* CBUS_INTR2_1 :: CPU_SET :: DDC_REQ_RX_TIMEOUT [23:23] */
#define BCHP_CBUS_INTR2_1_CPU_SET_DDC_REQ_RX_TIMEOUT_MASK          0x00800000
#define BCHP_CBUS_INTR2_1_CPU_SET_DDC_REQ_RX_TIMEOUT_SHIFT         23
#define BCHP_CBUS_INTR2_1_CPU_SET_DDC_REQ_RX_TIMEOUT_DEFAULT       0x00000000

/* CBUS_INTR2_1 :: CPU_SET :: DDC_REQ_RX_CMD_ERROR [22:22] */
#define BCHP_CBUS_INTR2_1_CPU_SET_DDC_REQ_RX_CMD_ERROR_MASK        0x00400000
#define BCHP_CBUS_INTR2_1_CPU_SET_DDC_REQ_RX_CMD_ERROR_SHIFT       22
#define BCHP_CBUS_INTR2_1_CPU_SET_DDC_REQ_RX_CMD_ERROR_DEFAULT     0x00000000

/* CBUS_INTR2_1 :: CPU_SET :: DDC_REQ_RX_MISMATCH [21:21] */
#define BCHP_CBUS_INTR2_1_CPU_SET_DDC_REQ_RX_MISMATCH_MASK         0x00200000
#define BCHP_CBUS_INTR2_1_CPU_SET_DDC_REQ_RX_MISMATCH_SHIFT        21
#define BCHP_CBUS_INTR2_1_CPU_SET_DDC_REQ_RX_MISMATCH_DEFAULT      0x00000000

/* CBUS_INTR2_1 :: CPU_SET :: DDC_REQ_DONE [20:20] */
#define BCHP_CBUS_INTR2_1_CPU_SET_DDC_REQ_DONE_MASK                0x00100000
#define BCHP_CBUS_INTR2_1_CPU_SET_DDC_REQ_DONE_SHIFT               20
#define BCHP_CBUS_INTR2_1_CPU_SET_DDC_REQ_DONE_DEFAULT             0x00000000

/* CBUS_INTR2_1 :: CPU_SET :: MSC_RESP_UNEXPECTED_INBOUND_PKT [19:19] */
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_RESP_UNEXPECTED_INBOUND_PKT_MASK 0x00080000
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_RESP_UNEXPECTED_INBOUND_PKT_SHIFT 19
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_RESP_UNEXPECTED_INBOUND_PKT_DEFAULT 0x00000000

/* CBUS_INTR2_1 :: CPU_SET :: MSC_RESP_MAX_RETRIES_EXCEEDED [18:18] */
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_RESP_MAX_RETRIES_EXCEEDED_MASK 0x00040000
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_RESP_MAX_RETRIES_EXCEEDED_SHIFT 18
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_RESP_MAX_RETRIES_EXCEEDED_DEFAULT 0x00000000

/* CBUS_INTR2_1 :: CPU_SET :: MSC_RESP_ILLEGAL_SW_WR [17:17] */
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_RESP_ILLEGAL_SW_WR_MASK      0x00020000
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_RESP_ILLEGAL_SW_WR_SHIFT     17
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_RESP_ILLEGAL_SW_WR_DEFAULT   0x00000000

/* CBUS_INTR2_1 :: CPU_SET :: MSC_RESP_SW_TIMEOUT [16:16] */
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_RESP_SW_TIMEOUT_MASK         0x00010000
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_RESP_SW_TIMEOUT_SHIFT        16
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_RESP_SW_TIMEOUT_DEFAULT      0x00000000

/* CBUS_INTR2_1 :: CPU_SET :: MSC_RESP_RX_TIMEOUT [15:15] */
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_RESP_RX_TIMEOUT_MASK         0x00008000
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_RESP_RX_TIMEOUT_SHIFT        15
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_RESP_RX_TIMEOUT_DEFAULT      0x00000000

/* CBUS_INTR2_1 :: CPU_SET :: MSC_RESP_DATA_OVERFLOW [14:14] */
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_RESP_DATA_OVERFLOW_MASK      0x00004000
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_RESP_DATA_OVERFLOW_SHIFT     14
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_RESP_DATA_OVERFLOW_DEFAULT   0x00000000

/* CBUS_INTR2_1 :: CPU_SET :: MSC_RESP_DATA_RECEIVED [13:13] */
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_RESP_DATA_RECEIVED_MASK      0x00002000
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_RESP_DATA_RECEIVED_SHIFT     13
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_RESP_DATA_RECEIVED_DEFAULT   0x00000000

/* CBUS_INTR2_1 :: CPU_SET :: MSC_RESP_UNEXPECTED_CMD [12:12] */
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_RESP_UNEXPECTED_CMD_MASK     0x00001000
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_RESP_UNEXPECTED_CMD_SHIFT    12
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_RESP_UNEXPECTED_CMD_DEFAULT  0x00000000

/* CBUS_INTR2_1 :: CPU_SET :: MSC_RESP_BAD_CMD [11:11] */
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_RESP_BAD_CMD_MASK            0x00000800
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_RESP_BAD_CMD_SHIFT           11
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_RESP_BAD_CMD_DEFAULT         0x00000000

/* CBUS_INTR2_1 :: CPU_SET :: MSC_RESP_OB_DONE [10:10] */
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_RESP_OB_DONE_MASK            0x00000400
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_RESP_OB_DONE_SHIFT           10
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_RESP_OB_DONE_DEFAULT         0x00000000

/* CBUS_INTR2_1 :: CPU_SET :: MSC_RESP_IB_DONE [09:09] */
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_RESP_IB_DONE_MASK            0x00000200
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_RESP_IB_DONE_SHIFT           9
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_RESP_IB_DONE_DEFAULT         0x00000000

/* CBUS_INTR2_1 :: CPU_SET :: MSC_REQ_CANCELLED [08:08] */
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_REQ_CANCELLED_MASK           0x00000100
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_REQ_CANCELLED_SHIFT          8
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_REQ_CANCELLED_DEFAULT        0x00000000

/* CBUS_INTR2_1 :: CPU_SET :: MSC_REQ_BUS_STOLEN [07:07] */
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_REQ_BUS_STOLEN_MASK          0x00000080
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_REQ_BUS_STOLEN_SHIFT         7
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_REQ_BUS_STOLEN_DEFAULT       0x00000000

/* CBUS_INTR2_1 :: CPU_SET :: MSC_REQ_UNEXPECTED_INBOUND_PKT [06:06] */
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_REQ_UNEXPECTED_INBOUND_PKT_MASK 0x00000040
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_REQ_UNEXPECTED_INBOUND_PKT_SHIFT 6
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_REQ_UNEXPECTED_INBOUND_PKT_DEFAULT 0x00000000

/* CBUS_INTR2_1 :: CPU_SET :: MSC_REQ_MAX_RETRIES_EXCEEDED [05:05] */
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_REQ_MAX_RETRIES_EXCEEDED_MASK 0x00000020
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_REQ_MAX_RETRIES_EXCEEDED_SHIFT 5
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_REQ_MAX_RETRIES_EXCEEDED_DEFAULT 0x00000000

/* CBUS_INTR2_1 :: CPU_SET :: MSC_REQ_ILLEGAL_SW_WR [04:04] */
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_REQ_ILLEGAL_SW_WR_MASK       0x00000010
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_REQ_ILLEGAL_SW_WR_SHIFT      4
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_REQ_ILLEGAL_SW_WR_DEFAULT    0x00000000

/* CBUS_INTR2_1 :: CPU_SET :: MSC_REQ_RX_TIMEOUT [03:03] */
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_REQ_RX_TIMEOUT_MASK          0x00000008
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_REQ_RX_TIMEOUT_SHIFT         3
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_REQ_RX_TIMEOUT_DEFAULT       0x00000000

/* CBUS_INTR2_1 :: CPU_SET :: MSC_REQ_RX_CMD_ERROR [02:02] */
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_REQ_RX_CMD_ERROR_MASK        0x00000004
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_REQ_RX_CMD_ERROR_SHIFT       2
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_REQ_RX_CMD_ERROR_DEFAULT     0x00000000

/* CBUS_INTR2_1 :: CPU_SET :: MSC_REQ_RX_MISMATCH [01:01] */
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_REQ_RX_MISMATCH_MASK         0x00000002
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_REQ_RX_MISMATCH_SHIFT        1
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_REQ_RX_MISMATCH_DEFAULT      0x00000000

/* CBUS_INTR2_1 :: CPU_SET :: MSC_REQ_DONE [00:00] */
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_REQ_DONE_MASK                0x00000001
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_REQ_DONE_SHIFT               0
#define BCHP_CBUS_INTR2_1_CPU_SET_MSC_REQ_DONE_DEFAULT             0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU Interrupt Clear Register
 ***************************************************************************/
/* CBUS_INTR2_1 :: CPU_CLEAR :: ABORT_DDC_TIMEOUT_DONE [31:31] */
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_ABORT_DDC_TIMEOUT_DONE_MASK    0x80000000
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_ABORT_DDC_TIMEOUT_DONE_SHIFT   31
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_ABORT_DDC_TIMEOUT_DONE_DEFAULT 0x00000000

/* CBUS_INTR2_1 :: CPU_CLEAR :: ABORT_MSC_OUTBOUND_TIMEOUT_DONE [30:30] */
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_ABORT_MSC_OUTBOUND_TIMEOUT_DONE_MASK 0x40000000
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_ABORT_MSC_OUTBOUND_TIMEOUT_DONE_SHIFT 30
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_ABORT_MSC_OUTBOUND_TIMEOUT_DONE_DEFAULT 0x00000000

/* CBUS_INTR2_1 :: CPU_CLEAR :: ABORT_MSC_INBOUND_TIMEOUT_DONE [29:29] */
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_ABORT_MSC_INBOUND_TIMEOUT_DONE_MASK 0x20000000
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_ABORT_MSC_INBOUND_TIMEOUT_DONE_SHIFT 29
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_ABORT_MSC_INBOUND_TIMEOUT_DONE_DEFAULT 0x00000000

/* CBUS_INTR2_1 :: CPU_CLEAR :: ABORT_DDC_RECEIVED [28:28] */
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_ABORT_DDC_RECEIVED_MASK        0x10000000
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_ABORT_DDC_RECEIVED_SHIFT       28
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_ABORT_DDC_RECEIVED_DEFAULT     0x00000000

/* CBUS_INTR2_1 :: CPU_CLEAR :: ABORT_MSC_RECEIVED [27:27] */
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_ABORT_MSC_RECEIVED_MASK        0x08000000
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_ABORT_MSC_RECEIVED_SHIFT       27
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_ABORT_MSC_RECEIVED_DEFAULT     0x00000000

/* CBUS_INTR2_1 :: CPU_CLEAR :: DDC_REQ_UNEXPECTED_INBOUND_PKT [26:26] */
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_DDC_REQ_UNEXPECTED_INBOUND_PKT_MASK 0x04000000
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_DDC_REQ_UNEXPECTED_INBOUND_PKT_SHIFT 26
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_DDC_REQ_UNEXPECTED_INBOUND_PKT_DEFAULT 0x00000000

/* CBUS_INTR2_1 :: CPU_CLEAR :: DDC_REQ_MAX_RETRIES_EXCEEDED [25:25] */
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_DDC_REQ_MAX_RETRIES_EXCEEDED_MASK 0x02000000
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_DDC_REQ_MAX_RETRIES_EXCEEDED_SHIFT 25
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_DDC_REQ_MAX_RETRIES_EXCEEDED_DEFAULT 0x00000000

/* CBUS_INTR2_1 :: CPU_CLEAR :: DDC_REQ_ILLEGAL_SW_WR [24:24] */
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_DDC_REQ_ILLEGAL_SW_WR_MASK     0x01000000
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_DDC_REQ_ILLEGAL_SW_WR_SHIFT    24
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_DDC_REQ_ILLEGAL_SW_WR_DEFAULT  0x00000000

/* CBUS_INTR2_1 :: CPU_CLEAR :: DDC_REQ_RX_TIMEOUT [23:23] */
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_DDC_REQ_RX_TIMEOUT_MASK        0x00800000
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_DDC_REQ_RX_TIMEOUT_SHIFT       23
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_DDC_REQ_RX_TIMEOUT_DEFAULT     0x00000000

/* CBUS_INTR2_1 :: CPU_CLEAR :: DDC_REQ_RX_CMD_ERROR [22:22] */
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_DDC_REQ_RX_CMD_ERROR_MASK      0x00400000
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_DDC_REQ_RX_CMD_ERROR_SHIFT     22
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_DDC_REQ_RX_CMD_ERROR_DEFAULT   0x00000000

/* CBUS_INTR2_1 :: CPU_CLEAR :: DDC_REQ_RX_MISMATCH [21:21] */
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_DDC_REQ_RX_MISMATCH_MASK       0x00200000
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_DDC_REQ_RX_MISMATCH_SHIFT      21
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_DDC_REQ_RX_MISMATCH_DEFAULT    0x00000000

/* CBUS_INTR2_1 :: CPU_CLEAR :: DDC_REQ_DONE [20:20] */
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_DDC_REQ_DONE_MASK              0x00100000
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_DDC_REQ_DONE_SHIFT             20
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_DDC_REQ_DONE_DEFAULT           0x00000000

/* CBUS_INTR2_1 :: CPU_CLEAR :: MSC_RESP_UNEXPECTED_INBOUND_PKT [19:19] */
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_RESP_UNEXPECTED_INBOUND_PKT_MASK 0x00080000
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_RESP_UNEXPECTED_INBOUND_PKT_SHIFT 19
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_RESP_UNEXPECTED_INBOUND_PKT_DEFAULT 0x00000000

/* CBUS_INTR2_1 :: CPU_CLEAR :: MSC_RESP_MAX_RETRIES_EXCEEDED [18:18] */
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_RESP_MAX_RETRIES_EXCEEDED_MASK 0x00040000
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_RESP_MAX_RETRIES_EXCEEDED_SHIFT 18
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_RESP_MAX_RETRIES_EXCEEDED_DEFAULT 0x00000000

/* CBUS_INTR2_1 :: CPU_CLEAR :: MSC_RESP_ILLEGAL_SW_WR [17:17] */
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_RESP_ILLEGAL_SW_WR_MASK    0x00020000
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_RESP_ILLEGAL_SW_WR_SHIFT   17
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_RESP_ILLEGAL_SW_WR_DEFAULT 0x00000000

/* CBUS_INTR2_1 :: CPU_CLEAR :: MSC_RESP_SW_TIMEOUT [16:16] */
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_RESP_SW_TIMEOUT_MASK       0x00010000
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_RESP_SW_TIMEOUT_SHIFT      16
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_RESP_SW_TIMEOUT_DEFAULT    0x00000000

/* CBUS_INTR2_1 :: CPU_CLEAR :: MSC_RESP_RX_TIMEOUT [15:15] */
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_RESP_RX_TIMEOUT_MASK       0x00008000
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_RESP_RX_TIMEOUT_SHIFT      15
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_RESP_RX_TIMEOUT_DEFAULT    0x00000000

/* CBUS_INTR2_1 :: CPU_CLEAR :: MSC_RESP_DATA_OVERFLOW [14:14] */
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_RESP_DATA_OVERFLOW_MASK    0x00004000
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_RESP_DATA_OVERFLOW_SHIFT   14
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_RESP_DATA_OVERFLOW_DEFAULT 0x00000000

/* CBUS_INTR2_1 :: CPU_CLEAR :: MSC_RESP_DATA_RECEIVED [13:13] */
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_RESP_DATA_RECEIVED_MASK    0x00002000
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_RESP_DATA_RECEIVED_SHIFT   13
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_RESP_DATA_RECEIVED_DEFAULT 0x00000000

/* CBUS_INTR2_1 :: CPU_CLEAR :: MSC_RESP_UNEXPECTED_CMD [12:12] */
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_RESP_UNEXPECTED_CMD_MASK   0x00001000
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_RESP_UNEXPECTED_CMD_SHIFT  12
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_RESP_UNEXPECTED_CMD_DEFAULT 0x00000000

/* CBUS_INTR2_1 :: CPU_CLEAR :: MSC_RESP_BAD_CMD [11:11] */
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_RESP_BAD_CMD_MASK          0x00000800
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_RESP_BAD_CMD_SHIFT         11
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_RESP_BAD_CMD_DEFAULT       0x00000000

/* CBUS_INTR2_1 :: CPU_CLEAR :: MSC_RESP_OB_DONE [10:10] */
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_RESP_OB_DONE_MASK          0x00000400
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_RESP_OB_DONE_SHIFT         10
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_RESP_OB_DONE_DEFAULT       0x00000000

/* CBUS_INTR2_1 :: CPU_CLEAR :: MSC_RESP_IB_DONE [09:09] */
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_RESP_IB_DONE_MASK          0x00000200
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_RESP_IB_DONE_SHIFT         9
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_RESP_IB_DONE_DEFAULT       0x00000000

/* CBUS_INTR2_1 :: CPU_CLEAR :: MSC_REQ_CANCELLED [08:08] */
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_REQ_CANCELLED_MASK         0x00000100
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_REQ_CANCELLED_SHIFT        8
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_REQ_CANCELLED_DEFAULT      0x00000000

/* CBUS_INTR2_1 :: CPU_CLEAR :: MSC_REQ_BUS_STOLEN [07:07] */
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_REQ_BUS_STOLEN_MASK        0x00000080
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_REQ_BUS_STOLEN_SHIFT       7
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_REQ_BUS_STOLEN_DEFAULT     0x00000000

/* CBUS_INTR2_1 :: CPU_CLEAR :: MSC_REQ_UNEXPECTED_INBOUND_PKT [06:06] */
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_REQ_UNEXPECTED_INBOUND_PKT_MASK 0x00000040
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_REQ_UNEXPECTED_INBOUND_PKT_SHIFT 6
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_REQ_UNEXPECTED_INBOUND_PKT_DEFAULT 0x00000000

/* CBUS_INTR2_1 :: CPU_CLEAR :: MSC_REQ_MAX_RETRIES_EXCEEDED [05:05] */
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_REQ_MAX_RETRIES_EXCEEDED_MASK 0x00000020
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_REQ_MAX_RETRIES_EXCEEDED_SHIFT 5
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_REQ_MAX_RETRIES_EXCEEDED_DEFAULT 0x00000000

/* CBUS_INTR2_1 :: CPU_CLEAR :: MSC_REQ_ILLEGAL_SW_WR [04:04] */
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_REQ_ILLEGAL_SW_WR_MASK     0x00000010
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_REQ_ILLEGAL_SW_WR_SHIFT    4
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_REQ_ILLEGAL_SW_WR_DEFAULT  0x00000000

/* CBUS_INTR2_1 :: CPU_CLEAR :: MSC_REQ_RX_TIMEOUT [03:03] */
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_REQ_RX_TIMEOUT_MASK        0x00000008
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_REQ_RX_TIMEOUT_SHIFT       3
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_REQ_RX_TIMEOUT_DEFAULT     0x00000000

/* CBUS_INTR2_1 :: CPU_CLEAR :: MSC_REQ_RX_CMD_ERROR [02:02] */
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_REQ_RX_CMD_ERROR_MASK      0x00000004
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_REQ_RX_CMD_ERROR_SHIFT     2
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_REQ_RX_CMD_ERROR_DEFAULT   0x00000000

/* CBUS_INTR2_1 :: CPU_CLEAR :: MSC_REQ_RX_MISMATCH [01:01] */
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_REQ_RX_MISMATCH_MASK       0x00000002
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_REQ_RX_MISMATCH_SHIFT      1
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_REQ_RX_MISMATCH_DEFAULT    0x00000000

/* CBUS_INTR2_1 :: CPU_CLEAR :: MSC_REQ_DONE [00:00] */
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_REQ_DONE_MASK              0x00000001
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_REQ_DONE_SHIFT             0
#define BCHP_CBUS_INTR2_1_CPU_CLEAR_MSC_REQ_DONE_DEFAULT           0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU Interrupt Mask Status Register
 ***************************************************************************/
/* CBUS_INTR2_1 :: CPU_MASK_STATUS :: ABORT_DDC_TIMEOUT_DONE [31:31] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_ABORT_DDC_TIMEOUT_DONE_MASK 0x80000000
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_ABORT_DDC_TIMEOUT_DONE_SHIFT 31
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_ABORT_DDC_TIMEOUT_DONE_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_STATUS :: ABORT_MSC_OUTBOUND_TIMEOUT_DONE [30:30] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_ABORT_MSC_OUTBOUND_TIMEOUT_DONE_MASK 0x40000000
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_ABORT_MSC_OUTBOUND_TIMEOUT_DONE_SHIFT 30
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_ABORT_MSC_OUTBOUND_TIMEOUT_DONE_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_STATUS :: ABORT_MSC_INBOUND_TIMEOUT_DONE [29:29] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_ABORT_MSC_INBOUND_TIMEOUT_DONE_MASK 0x20000000
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_ABORT_MSC_INBOUND_TIMEOUT_DONE_SHIFT 29
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_ABORT_MSC_INBOUND_TIMEOUT_DONE_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_STATUS :: ABORT_DDC_RECEIVED [28:28] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_ABORT_DDC_RECEIVED_MASK  0x10000000
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_ABORT_DDC_RECEIVED_SHIFT 28
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_ABORT_DDC_RECEIVED_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_STATUS :: ABORT_MSC_RECEIVED [27:27] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_ABORT_MSC_RECEIVED_MASK  0x08000000
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_ABORT_MSC_RECEIVED_SHIFT 27
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_ABORT_MSC_RECEIVED_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_STATUS :: DDC_REQ_UNEXPECTED_INBOUND_PKT [26:26] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_DDC_REQ_UNEXPECTED_INBOUND_PKT_MASK 0x04000000
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_DDC_REQ_UNEXPECTED_INBOUND_PKT_SHIFT 26
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_DDC_REQ_UNEXPECTED_INBOUND_PKT_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_STATUS :: DDC_REQ_MAX_RETRIES_EXCEEDED [25:25] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_DDC_REQ_MAX_RETRIES_EXCEEDED_MASK 0x02000000
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_DDC_REQ_MAX_RETRIES_EXCEEDED_SHIFT 25
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_DDC_REQ_MAX_RETRIES_EXCEEDED_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_STATUS :: DDC_REQ_ILLEGAL_SW_WR [24:24] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_DDC_REQ_ILLEGAL_SW_WR_MASK 0x01000000
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_DDC_REQ_ILLEGAL_SW_WR_SHIFT 24
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_DDC_REQ_ILLEGAL_SW_WR_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_STATUS :: DDC_REQ_RX_TIMEOUT [23:23] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_DDC_REQ_RX_TIMEOUT_MASK  0x00800000
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_DDC_REQ_RX_TIMEOUT_SHIFT 23
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_DDC_REQ_RX_TIMEOUT_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_STATUS :: DDC_REQ_RX_CMD_ERROR [22:22] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_DDC_REQ_RX_CMD_ERROR_MASK 0x00400000
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_DDC_REQ_RX_CMD_ERROR_SHIFT 22
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_DDC_REQ_RX_CMD_ERROR_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_STATUS :: DDC_REQ_RX_MISMATCH [21:21] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_DDC_REQ_RX_MISMATCH_MASK 0x00200000
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_DDC_REQ_RX_MISMATCH_SHIFT 21
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_DDC_REQ_RX_MISMATCH_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_STATUS :: DDC_REQ_DONE [20:20] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_DDC_REQ_DONE_MASK        0x00100000
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_DDC_REQ_DONE_SHIFT       20
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_DDC_REQ_DONE_DEFAULT     0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_STATUS :: MSC_RESP_UNEXPECTED_INBOUND_PKT [19:19] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_RESP_UNEXPECTED_INBOUND_PKT_MASK 0x00080000
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_RESP_UNEXPECTED_INBOUND_PKT_SHIFT 19
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_RESP_UNEXPECTED_INBOUND_PKT_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_STATUS :: MSC_RESP_MAX_RETRIES_EXCEEDED [18:18] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_RESP_MAX_RETRIES_EXCEEDED_MASK 0x00040000
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_RESP_MAX_RETRIES_EXCEEDED_SHIFT 18
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_RESP_MAX_RETRIES_EXCEEDED_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_STATUS :: MSC_RESP_ILLEGAL_SW_WR [17:17] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_RESP_ILLEGAL_SW_WR_MASK 0x00020000
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_RESP_ILLEGAL_SW_WR_SHIFT 17
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_RESP_ILLEGAL_SW_WR_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_STATUS :: MSC_RESP_SW_TIMEOUT [16:16] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_RESP_SW_TIMEOUT_MASK 0x00010000
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_RESP_SW_TIMEOUT_SHIFT 16
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_RESP_SW_TIMEOUT_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_STATUS :: MSC_RESP_RX_TIMEOUT [15:15] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_RESP_RX_TIMEOUT_MASK 0x00008000
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_RESP_RX_TIMEOUT_SHIFT 15
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_RESP_RX_TIMEOUT_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_STATUS :: MSC_RESP_DATA_OVERFLOW [14:14] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_RESP_DATA_OVERFLOW_MASK 0x00004000
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_RESP_DATA_OVERFLOW_SHIFT 14
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_RESP_DATA_OVERFLOW_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_STATUS :: MSC_RESP_DATA_RECEIVED [13:13] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_RESP_DATA_RECEIVED_MASK 0x00002000
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_RESP_DATA_RECEIVED_SHIFT 13
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_RESP_DATA_RECEIVED_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_STATUS :: MSC_RESP_UNEXPECTED_CMD [12:12] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_RESP_UNEXPECTED_CMD_MASK 0x00001000
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_RESP_UNEXPECTED_CMD_SHIFT 12
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_RESP_UNEXPECTED_CMD_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_STATUS :: MSC_RESP_BAD_CMD [11:11] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_RESP_BAD_CMD_MASK    0x00000800
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_RESP_BAD_CMD_SHIFT   11
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_RESP_BAD_CMD_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_STATUS :: MSC_RESP_OB_DONE [10:10] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_RESP_OB_DONE_MASK    0x00000400
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_RESP_OB_DONE_SHIFT   10
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_RESP_OB_DONE_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_STATUS :: MSC_RESP_IB_DONE [09:09] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_RESP_IB_DONE_MASK    0x00000200
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_RESP_IB_DONE_SHIFT   9
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_RESP_IB_DONE_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_STATUS :: MSC_REQ_CANCELLED [08:08] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_REQ_CANCELLED_MASK   0x00000100
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_REQ_CANCELLED_SHIFT  8
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_REQ_CANCELLED_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_STATUS :: MSC_REQ_BUS_STOLEN [07:07] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_REQ_BUS_STOLEN_MASK  0x00000080
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_REQ_BUS_STOLEN_SHIFT 7
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_REQ_BUS_STOLEN_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_STATUS :: MSC_REQ_UNEXPECTED_INBOUND_PKT [06:06] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_REQ_UNEXPECTED_INBOUND_PKT_MASK 0x00000040
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_REQ_UNEXPECTED_INBOUND_PKT_SHIFT 6
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_REQ_UNEXPECTED_INBOUND_PKT_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_STATUS :: MSC_REQ_MAX_RETRIES_EXCEEDED [05:05] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_REQ_MAX_RETRIES_EXCEEDED_MASK 0x00000020
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_REQ_MAX_RETRIES_EXCEEDED_SHIFT 5
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_REQ_MAX_RETRIES_EXCEEDED_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_STATUS :: MSC_REQ_ILLEGAL_SW_WR [04:04] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_REQ_ILLEGAL_SW_WR_MASK 0x00000010
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_REQ_ILLEGAL_SW_WR_SHIFT 4
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_REQ_ILLEGAL_SW_WR_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_STATUS :: MSC_REQ_RX_TIMEOUT [03:03] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_REQ_RX_TIMEOUT_MASK  0x00000008
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_REQ_RX_TIMEOUT_SHIFT 3
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_REQ_RX_TIMEOUT_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_STATUS :: MSC_REQ_RX_CMD_ERROR [02:02] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_REQ_RX_CMD_ERROR_MASK 0x00000004
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_REQ_RX_CMD_ERROR_SHIFT 2
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_REQ_RX_CMD_ERROR_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_STATUS :: MSC_REQ_RX_MISMATCH [01:01] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_REQ_RX_MISMATCH_MASK 0x00000002
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_REQ_RX_MISMATCH_SHIFT 1
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_REQ_RX_MISMATCH_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_STATUS :: MSC_REQ_DONE [00:00] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_REQ_DONE_MASK        0x00000001
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_REQ_DONE_SHIFT       0
#define BCHP_CBUS_INTR2_1_CPU_MASK_STATUS_MSC_REQ_DONE_DEFAULT     0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU Interrupt Mask Set Register
 ***************************************************************************/
/* CBUS_INTR2_1 :: CPU_MASK_SET :: ABORT_DDC_TIMEOUT_DONE [31:31] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_ABORT_DDC_TIMEOUT_DONE_MASK 0x80000000
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_ABORT_DDC_TIMEOUT_DONE_SHIFT 31
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_ABORT_DDC_TIMEOUT_DONE_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_SET :: ABORT_MSC_OUTBOUND_TIMEOUT_DONE [30:30] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_ABORT_MSC_OUTBOUND_TIMEOUT_DONE_MASK 0x40000000
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_ABORT_MSC_OUTBOUND_TIMEOUT_DONE_SHIFT 30
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_ABORT_MSC_OUTBOUND_TIMEOUT_DONE_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_SET :: ABORT_MSC_INBOUND_TIMEOUT_DONE [29:29] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_ABORT_MSC_INBOUND_TIMEOUT_DONE_MASK 0x20000000
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_ABORT_MSC_INBOUND_TIMEOUT_DONE_SHIFT 29
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_ABORT_MSC_INBOUND_TIMEOUT_DONE_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_SET :: ABORT_DDC_RECEIVED [28:28] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_ABORT_DDC_RECEIVED_MASK     0x10000000
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_ABORT_DDC_RECEIVED_SHIFT    28
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_ABORT_DDC_RECEIVED_DEFAULT  0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_SET :: ABORT_MSC_RECEIVED [27:27] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_ABORT_MSC_RECEIVED_MASK     0x08000000
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_ABORT_MSC_RECEIVED_SHIFT    27
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_ABORT_MSC_RECEIVED_DEFAULT  0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_SET :: DDC_REQ_UNEXPECTED_INBOUND_PKT [26:26] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_DDC_REQ_UNEXPECTED_INBOUND_PKT_MASK 0x04000000
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_DDC_REQ_UNEXPECTED_INBOUND_PKT_SHIFT 26
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_DDC_REQ_UNEXPECTED_INBOUND_PKT_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_SET :: DDC_REQ_MAX_RETRIES_EXCEEDED [25:25] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_DDC_REQ_MAX_RETRIES_EXCEEDED_MASK 0x02000000
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_DDC_REQ_MAX_RETRIES_EXCEEDED_SHIFT 25
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_DDC_REQ_MAX_RETRIES_EXCEEDED_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_SET :: DDC_REQ_ILLEGAL_SW_WR [24:24] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_DDC_REQ_ILLEGAL_SW_WR_MASK  0x01000000
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_DDC_REQ_ILLEGAL_SW_WR_SHIFT 24
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_DDC_REQ_ILLEGAL_SW_WR_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_SET :: DDC_REQ_RX_TIMEOUT [23:23] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_DDC_REQ_RX_TIMEOUT_MASK     0x00800000
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_DDC_REQ_RX_TIMEOUT_SHIFT    23
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_DDC_REQ_RX_TIMEOUT_DEFAULT  0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_SET :: DDC_REQ_RX_CMD_ERROR [22:22] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_DDC_REQ_RX_CMD_ERROR_MASK   0x00400000
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_DDC_REQ_RX_CMD_ERROR_SHIFT  22
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_DDC_REQ_RX_CMD_ERROR_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_SET :: DDC_REQ_RX_MISMATCH [21:21] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_DDC_REQ_RX_MISMATCH_MASK    0x00200000
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_DDC_REQ_RX_MISMATCH_SHIFT   21
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_DDC_REQ_RX_MISMATCH_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_SET :: DDC_REQ_DONE [20:20] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_DDC_REQ_DONE_MASK           0x00100000
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_DDC_REQ_DONE_SHIFT          20
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_DDC_REQ_DONE_DEFAULT        0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_SET :: MSC_RESP_UNEXPECTED_INBOUND_PKT [19:19] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_RESP_UNEXPECTED_INBOUND_PKT_MASK 0x00080000
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_RESP_UNEXPECTED_INBOUND_PKT_SHIFT 19
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_RESP_UNEXPECTED_INBOUND_PKT_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_SET :: MSC_RESP_MAX_RETRIES_EXCEEDED [18:18] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_RESP_MAX_RETRIES_EXCEEDED_MASK 0x00040000
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_RESP_MAX_RETRIES_EXCEEDED_SHIFT 18
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_RESP_MAX_RETRIES_EXCEEDED_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_SET :: MSC_RESP_ILLEGAL_SW_WR [17:17] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_RESP_ILLEGAL_SW_WR_MASK 0x00020000
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_RESP_ILLEGAL_SW_WR_SHIFT 17
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_RESP_ILLEGAL_SW_WR_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_SET :: MSC_RESP_SW_TIMEOUT [16:16] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_RESP_SW_TIMEOUT_MASK    0x00010000
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_RESP_SW_TIMEOUT_SHIFT   16
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_RESP_SW_TIMEOUT_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_SET :: MSC_RESP_RX_TIMEOUT [15:15] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_RESP_RX_TIMEOUT_MASK    0x00008000
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_RESP_RX_TIMEOUT_SHIFT   15
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_RESP_RX_TIMEOUT_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_SET :: MSC_RESP_DATA_OVERFLOW [14:14] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_RESP_DATA_OVERFLOW_MASK 0x00004000
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_RESP_DATA_OVERFLOW_SHIFT 14
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_RESP_DATA_OVERFLOW_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_SET :: MSC_RESP_DATA_RECEIVED [13:13] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_RESP_DATA_RECEIVED_MASK 0x00002000
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_RESP_DATA_RECEIVED_SHIFT 13
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_RESP_DATA_RECEIVED_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_SET :: MSC_RESP_UNEXPECTED_CMD [12:12] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_RESP_UNEXPECTED_CMD_MASK 0x00001000
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_RESP_UNEXPECTED_CMD_SHIFT 12
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_RESP_UNEXPECTED_CMD_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_SET :: MSC_RESP_BAD_CMD [11:11] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_RESP_BAD_CMD_MASK       0x00000800
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_RESP_BAD_CMD_SHIFT      11
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_RESP_BAD_CMD_DEFAULT    0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_SET :: MSC_RESP_OB_DONE [10:10] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_RESP_OB_DONE_MASK       0x00000400
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_RESP_OB_DONE_SHIFT      10
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_RESP_OB_DONE_DEFAULT    0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_SET :: MSC_RESP_IB_DONE [09:09] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_RESP_IB_DONE_MASK       0x00000200
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_RESP_IB_DONE_SHIFT      9
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_RESP_IB_DONE_DEFAULT    0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_SET :: MSC_REQ_CANCELLED [08:08] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_REQ_CANCELLED_MASK      0x00000100
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_REQ_CANCELLED_SHIFT     8
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_REQ_CANCELLED_DEFAULT   0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_SET :: MSC_REQ_BUS_STOLEN [07:07] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_REQ_BUS_STOLEN_MASK     0x00000080
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_REQ_BUS_STOLEN_SHIFT    7
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_REQ_BUS_STOLEN_DEFAULT  0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_SET :: MSC_REQ_UNEXPECTED_INBOUND_PKT [06:06] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_REQ_UNEXPECTED_INBOUND_PKT_MASK 0x00000040
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_REQ_UNEXPECTED_INBOUND_PKT_SHIFT 6
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_REQ_UNEXPECTED_INBOUND_PKT_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_SET :: MSC_REQ_MAX_RETRIES_EXCEEDED [05:05] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_REQ_MAX_RETRIES_EXCEEDED_MASK 0x00000020
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_REQ_MAX_RETRIES_EXCEEDED_SHIFT 5
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_REQ_MAX_RETRIES_EXCEEDED_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_SET :: MSC_REQ_ILLEGAL_SW_WR [04:04] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_REQ_ILLEGAL_SW_WR_MASK  0x00000010
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_REQ_ILLEGAL_SW_WR_SHIFT 4
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_REQ_ILLEGAL_SW_WR_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_SET :: MSC_REQ_RX_TIMEOUT [03:03] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_REQ_RX_TIMEOUT_MASK     0x00000008
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_REQ_RX_TIMEOUT_SHIFT    3
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_REQ_RX_TIMEOUT_DEFAULT  0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_SET :: MSC_REQ_RX_CMD_ERROR [02:02] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_REQ_RX_CMD_ERROR_MASK   0x00000004
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_REQ_RX_CMD_ERROR_SHIFT  2
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_REQ_RX_CMD_ERROR_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_SET :: MSC_REQ_RX_MISMATCH [01:01] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_REQ_RX_MISMATCH_MASK    0x00000002
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_REQ_RX_MISMATCH_SHIFT   1
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_REQ_RX_MISMATCH_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_SET :: MSC_REQ_DONE [00:00] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_REQ_DONE_MASK           0x00000001
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_REQ_DONE_SHIFT          0
#define BCHP_CBUS_INTR2_1_CPU_MASK_SET_MSC_REQ_DONE_DEFAULT        0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU Interrupt Mask Clear Register
 ***************************************************************************/
/* CBUS_INTR2_1 :: CPU_MASK_CLEAR :: ABORT_DDC_TIMEOUT_DONE [31:31] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_ABORT_DDC_TIMEOUT_DONE_MASK 0x80000000
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_ABORT_DDC_TIMEOUT_DONE_SHIFT 31
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_ABORT_DDC_TIMEOUT_DONE_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_CLEAR :: ABORT_MSC_OUTBOUND_TIMEOUT_DONE [30:30] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_ABORT_MSC_OUTBOUND_TIMEOUT_DONE_MASK 0x40000000
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_ABORT_MSC_OUTBOUND_TIMEOUT_DONE_SHIFT 30
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_ABORT_MSC_OUTBOUND_TIMEOUT_DONE_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_CLEAR :: ABORT_MSC_INBOUND_TIMEOUT_DONE [29:29] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_ABORT_MSC_INBOUND_TIMEOUT_DONE_MASK 0x20000000
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_ABORT_MSC_INBOUND_TIMEOUT_DONE_SHIFT 29
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_ABORT_MSC_INBOUND_TIMEOUT_DONE_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_CLEAR :: ABORT_DDC_RECEIVED [28:28] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_ABORT_DDC_RECEIVED_MASK   0x10000000
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_ABORT_DDC_RECEIVED_SHIFT  28
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_ABORT_DDC_RECEIVED_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_CLEAR :: ABORT_MSC_RECEIVED [27:27] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_ABORT_MSC_RECEIVED_MASK   0x08000000
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_ABORT_MSC_RECEIVED_SHIFT  27
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_ABORT_MSC_RECEIVED_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_CLEAR :: DDC_REQ_UNEXPECTED_INBOUND_PKT [26:26] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_DDC_REQ_UNEXPECTED_INBOUND_PKT_MASK 0x04000000
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_DDC_REQ_UNEXPECTED_INBOUND_PKT_SHIFT 26
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_DDC_REQ_UNEXPECTED_INBOUND_PKT_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_CLEAR :: DDC_REQ_MAX_RETRIES_EXCEEDED [25:25] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_DDC_REQ_MAX_RETRIES_EXCEEDED_MASK 0x02000000
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_DDC_REQ_MAX_RETRIES_EXCEEDED_SHIFT 25
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_DDC_REQ_MAX_RETRIES_EXCEEDED_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_CLEAR :: DDC_REQ_ILLEGAL_SW_WR [24:24] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_DDC_REQ_ILLEGAL_SW_WR_MASK 0x01000000
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_DDC_REQ_ILLEGAL_SW_WR_SHIFT 24
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_DDC_REQ_ILLEGAL_SW_WR_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_CLEAR :: DDC_REQ_RX_TIMEOUT [23:23] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_DDC_REQ_RX_TIMEOUT_MASK   0x00800000
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_DDC_REQ_RX_TIMEOUT_SHIFT  23
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_DDC_REQ_RX_TIMEOUT_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_CLEAR :: DDC_REQ_RX_CMD_ERROR [22:22] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_DDC_REQ_RX_CMD_ERROR_MASK 0x00400000
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_DDC_REQ_RX_CMD_ERROR_SHIFT 22
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_DDC_REQ_RX_CMD_ERROR_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_CLEAR :: DDC_REQ_RX_MISMATCH [21:21] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_DDC_REQ_RX_MISMATCH_MASK  0x00200000
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_DDC_REQ_RX_MISMATCH_SHIFT 21
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_DDC_REQ_RX_MISMATCH_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_CLEAR :: DDC_REQ_DONE [20:20] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_DDC_REQ_DONE_MASK         0x00100000
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_DDC_REQ_DONE_SHIFT        20
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_DDC_REQ_DONE_DEFAULT      0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_CLEAR :: MSC_RESP_UNEXPECTED_INBOUND_PKT [19:19] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_RESP_UNEXPECTED_INBOUND_PKT_MASK 0x00080000
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_RESP_UNEXPECTED_INBOUND_PKT_SHIFT 19
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_RESP_UNEXPECTED_INBOUND_PKT_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_CLEAR :: MSC_RESP_MAX_RETRIES_EXCEEDED [18:18] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_RESP_MAX_RETRIES_EXCEEDED_MASK 0x00040000
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_RESP_MAX_RETRIES_EXCEEDED_SHIFT 18
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_RESP_MAX_RETRIES_EXCEEDED_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_CLEAR :: MSC_RESP_ILLEGAL_SW_WR [17:17] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_RESP_ILLEGAL_SW_WR_MASK 0x00020000
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_RESP_ILLEGAL_SW_WR_SHIFT 17
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_RESP_ILLEGAL_SW_WR_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_CLEAR :: MSC_RESP_SW_TIMEOUT [16:16] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_RESP_SW_TIMEOUT_MASK  0x00010000
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_RESP_SW_TIMEOUT_SHIFT 16
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_RESP_SW_TIMEOUT_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_CLEAR :: MSC_RESP_RX_TIMEOUT [15:15] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_RESP_RX_TIMEOUT_MASK  0x00008000
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_RESP_RX_TIMEOUT_SHIFT 15
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_RESP_RX_TIMEOUT_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_CLEAR :: MSC_RESP_DATA_OVERFLOW [14:14] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_RESP_DATA_OVERFLOW_MASK 0x00004000
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_RESP_DATA_OVERFLOW_SHIFT 14
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_RESP_DATA_OVERFLOW_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_CLEAR :: MSC_RESP_DATA_RECEIVED [13:13] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_RESP_DATA_RECEIVED_MASK 0x00002000
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_RESP_DATA_RECEIVED_SHIFT 13
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_RESP_DATA_RECEIVED_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_CLEAR :: MSC_RESP_UNEXPECTED_CMD [12:12] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_RESP_UNEXPECTED_CMD_MASK 0x00001000
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_RESP_UNEXPECTED_CMD_SHIFT 12
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_RESP_UNEXPECTED_CMD_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_CLEAR :: MSC_RESP_BAD_CMD [11:11] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_RESP_BAD_CMD_MASK     0x00000800
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_RESP_BAD_CMD_SHIFT    11
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_RESP_BAD_CMD_DEFAULT  0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_CLEAR :: MSC_RESP_OB_DONE [10:10] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_RESP_OB_DONE_MASK     0x00000400
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_RESP_OB_DONE_SHIFT    10
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_RESP_OB_DONE_DEFAULT  0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_CLEAR :: MSC_RESP_IB_DONE [09:09] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_RESP_IB_DONE_MASK     0x00000200
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_RESP_IB_DONE_SHIFT    9
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_RESP_IB_DONE_DEFAULT  0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_CLEAR :: MSC_REQ_CANCELLED [08:08] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_REQ_CANCELLED_MASK    0x00000100
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_REQ_CANCELLED_SHIFT   8
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_REQ_CANCELLED_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_CLEAR :: MSC_REQ_BUS_STOLEN [07:07] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_REQ_BUS_STOLEN_MASK   0x00000080
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_REQ_BUS_STOLEN_SHIFT  7
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_REQ_BUS_STOLEN_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_CLEAR :: MSC_REQ_UNEXPECTED_INBOUND_PKT [06:06] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_REQ_UNEXPECTED_INBOUND_PKT_MASK 0x00000040
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_REQ_UNEXPECTED_INBOUND_PKT_SHIFT 6
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_REQ_UNEXPECTED_INBOUND_PKT_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_CLEAR :: MSC_REQ_MAX_RETRIES_EXCEEDED [05:05] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_REQ_MAX_RETRIES_EXCEEDED_MASK 0x00000020
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_REQ_MAX_RETRIES_EXCEEDED_SHIFT 5
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_REQ_MAX_RETRIES_EXCEEDED_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_CLEAR :: MSC_REQ_ILLEGAL_SW_WR [04:04] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_REQ_ILLEGAL_SW_WR_MASK 0x00000010
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_REQ_ILLEGAL_SW_WR_SHIFT 4
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_REQ_ILLEGAL_SW_WR_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_CLEAR :: MSC_REQ_RX_TIMEOUT [03:03] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_REQ_RX_TIMEOUT_MASK   0x00000008
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_REQ_RX_TIMEOUT_SHIFT  3
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_REQ_RX_TIMEOUT_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_CLEAR :: MSC_REQ_RX_CMD_ERROR [02:02] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_REQ_RX_CMD_ERROR_MASK 0x00000004
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_REQ_RX_CMD_ERROR_SHIFT 2
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_REQ_RX_CMD_ERROR_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_CLEAR :: MSC_REQ_RX_MISMATCH [01:01] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_REQ_RX_MISMATCH_MASK  0x00000002
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_REQ_RX_MISMATCH_SHIFT 1
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_REQ_RX_MISMATCH_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: CPU_MASK_CLEAR :: MSC_REQ_DONE [00:00] */
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_REQ_DONE_MASK         0x00000001
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_REQ_DONE_SHIFT        0
#define BCHP_CBUS_INTR2_1_CPU_MASK_CLEAR_MSC_REQ_DONE_DEFAULT      0x00000001

/***************************************************************************
 *PCI_STATUS - PCI Interrupt Status Register
 ***************************************************************************/
/* CBUS_INTR2_1 :: PCI_STATUS :: ABORT_DDC_TIMEOUT_DONE [31:31] */
#define BCHP_CBUS_INTR2_1_PCI_STATUS_ABORT_DDC_TIMEOUT_DONE_MASK   0x80000000
#define BCHP_CBUS_INTR2_1_PCI_STATUS_ABORT_DDC_TIMEOUT_DONE_SHIFT  31

/* CBUS_INTR2_1 :: PCI_STATUS :: ABORT_MSC_OUTBOUND_TIMEOUT_DONE [30:30] */
#define BCHP_CBUS_INTR2_1_PCI_STATUS_ABORT_MSC_OUTBOUND_TIMEOUT_DONE_MASK 0x40000000
#define BCHP_CBUS_INTR2_1_PCI_STATUS_ABORT_MSC_OUTBOUND_TIMEOUT_DONE_SHIFT 30

/* CBUS_INTR2_1 :: PCI_STATUS :: ABORT_MSC_INBOUND_TIMEOUT_DONE [29:29] */
#define BCHP_CBUS_INTR2_1_PCI_STATUS_ABORT_MSC_INBOUND_TIMEOUT_DONE_MASK 0x20000000
#define BCHP_CBUS_INTR2_1_PCI_STATUS_ABORT_MSC_INBOUND_TIMEOUT_DONE_SHIFT 29

/* CBUS_INTR2_1 :: PCI_STATUS :: ABORT_DDC_RECEIVED [28:28] */
#define BCHP_CBUS_INTR2_1_PCI_STATUS_ABORT_DDC_RECEIVED_MASK       0x10000000
#define BCHP_CBUS_INTR2_1_PCI_STATUS_ABORT_DDC_RECEIVED_SHIFT      28

/* CBUS_INTR2_1 :: PCI_STATUS :: ABORT_MSC_RECEIVED [27:27] */
#define BCHP_CBUS_INTR2_1_PCI_STATUS_ABORT_MSC_RECEIVED_MASK       0x08000000
#define BCHP_CBUS_INTR2_1_PCI_STATUS_ABORT_MSC_RECEIVED_SHIFT      27

/* CBUS_INTR2_1 :: PCI_STATUS :: DDC_REQ_UNEXPECTED_INBOUND_PKT [26:26] */
#define BCHP_CBUS_INTR2_1_PCI_STATUS_DDC_REQ_UNEXPECTED_INBOUND_PKT_MASK 0x04000000
#define BCHP_CBUS_INTR2_1_PCI_STATUS_DDC_REQ_UNEXPECTED_INBOUND_PKT_SHIFT 26

/* CBUS_INTR2_1 :: PCI_STATUS :: DDC_REQ_MAX_RETRIES_EXCEEDED [25:25] */
#define BCHP_CBUS_INTR2_1_PCI_STATUS_DDC_REQ_MAX_RETRIES_EXCEEDED_MASK 0x02000000
#define BCHP_CBUS_INTR2_1_PCI_STATUS_DDC_REQ_MAX_RETRIES_EXCEEDED_SHIFT 25

/* CBUS_INTR2_1 :: PCI_STATUS :: DDC_REQ_ILLEGAL_SW_WR [24:24] */
#define BCHP_CBUS_INTR2_1_PCI_STATUS_DDC_REQ_ILLEGAL_SW_WR_MASK    0x01000000
#define BCHP_CBUS_INTR2_1_PCI_STATUS_DDC_REQ_ILLEGAL_SW_WR_SHIFT   24

/* CBUS_INTR2_1 :: PCI_STATUS :: DDC_REQ_RX_TIMEOUT [23:23] */
#define BCHP_CBUS_INTR2_1_PCI_STATUS_DDC_REQ_RX_TIMEOUT_MASK       0x00800000
#define BCHP_CBUS_INTR2_1_PCI_STATUS_DDC_REQ_RX_TIMEOUT_SHIFT      23

/* CBUS_INTR2_1 :: PCI_STATUS :: DDC_REQ_RX_CMD_ERROR [22:22] */
#define BCHP_CBUS_INTR2_1_PCI_STATUS_DDC_REQ_RX_CMD_ERROR_MASK     0x00400000
#define BCHP_CBUS_INTR2_1_PCI_STATUS_DDC_REQ_RX_CMD_ERROR_SHIFT    22

/* CBUS_INTR2_1 :: PCI_STATUS :: DDC_REQ_RX_MISMATCH [21:21] */
#define BCHP_CBUS_INTR2_1_PCI_STATUS_DDC_REQ_RX_MISMATCH_MASK      0x00200000
#define BCHP_CBUS_INTR2_1_PCI_STATUS_DDC_REQ_RX_MISMATCH_SHIFT     21

/* CBUS_INTR2_1 :: PCI_STATUS :: DDC_REQ_DONE [20:20] */
#define BCHP_CBUS_INTR2_1_PCI_STATUS_DDC_REQ_DONE_MASK             0x00100000
#define BCHP_CBUS_INTR2_1_PCI_STATUS_DDC_REQ_DONE_SHIFT            20

/* CBUS_INTR2_1 :: PCI_STATUS :: MSC_RESP_UNEXPECTED_INBOUND_PKT [19:19] */
#define BCHP_CBUS_INTR2_1_PCI_STATUS_MSC_RESP_UNEXPECTED_INBOUND_PKT_MASK 0x00080000
#define BCHP_CBUS_INTR2_1_PCI_STATUS_MSC_RESP_UNEXPECTED_INBOUND_PKT_SHIFT 19

/* CBUS_INTR2_1 :: PCI_STATUS :: MSC_RESP_MAX_RETRIES_EXCEEDED [18:18] */
#define BCHP_CBUS_INTR2_1_PCI_STATUS_MSC_RESP_MAX_RETRIES_EXCEEDED_MASK 0x00040000
#define BCHP_CBUS_INTR2_1_PCI_STATUS_MSC_RESP_MAX_RETRIES_EXCEEDED_SHIFT 18

/* CBUS_INTR2_1 :: PCI_STATUS :: MSC_RESP_ILLEGAL_SW_WR [17:17] */
#define BCHP_CBUS_INTR2_1_PCI_STATUS_MSC_RESP_ILLEGAL_SW_WR_MASK   0x00020000
#define BCHP_CBUS_INTR2_1_PCI_STATUS_MSC_RESP_ILLEGAL_SW_WR_SHIFT  17

/* CBUS_INTR2_1 :: PCI_STATUS :: MSC_RESP_SW_TIMEOUT [16:16] */
#define BCHP_CBUS_INTR2_1_PCI_STATUS_MSC_RESP_SW_TIMEOUT_MASK      0x00010000
#define BCHP_CBUS_INTR2_1_PCI_STATUS_MSC_RESP_SW_TIMEOUT_SHIFT     16

/* CBUS_INTR2_1 :: PCI_STATUS :: MSC_RESP_RX_TIMEOUT [15:15] */
#define BCHP_CBUS_INTR2_1_PCI_STATUS_MSC_RESP_RX_TIMEOUT_MASK      0x00008000
#define BCHP_CBUS_INTR2_1_PCI_STATUS_MSC_RESP_RX_TIMEOUT_SHIFT     15

/* CBUS_INTR2_1 :: PCI_STATUS :: MSC_RESP_DATA_OVERFLOW [14:14] */
#define BCHP_CBUS_INTR2_1_PCI_STATUS_MSC_RESP_DATA_OVERFLOW_MASK   0x00004000
#define BCHP_CBUS_INTR2_1_PCI_STATUS_MSC_RESP_DATA_OVERFLOW_SHIFT  14

/* CBUS_INTR2_1 :: PCI_STATUS :: MSC_RESP_DATA_RECEIVED [13:13] */
#define BCHP_CBUS_INTR2_1_PCI_STATUS_MSC_RESP_DATA_RECEIVED_MASK   0x00002000
#define BCHP_CBUS_INTR2_1_PCI_STATUS_MSC_RESP_DATA_RECEIVED_SHIFT  13

/* CBUS_INTR2_1 :: PCI_STATUS :: MSC_RESP_UNEXPECTED_CMD [12:12] */
#define BCHP_CBUS_INTR2_1_PCI_STATUS_MSC_RESP_UNEXPECTED_CMD_MASK  0x00001000
#define BCHP_CBUS_INTR2_1_PCI_STATUS_MSC_RESP_UNEXPECTED_CMD_SHIFT 12

/* CBUS_INTR2_1 :: PCI_STATUS :: MSC_RESP_BAD_CMD [11:11] */
#define BCHP_CBUS_INTR2_1_PCI_STATUS_MSC_RESP_BAD_CMD_MASK         0x00000800
#define BCHP_CBUS_INTR2_1_PCI_STATUS_MSC_RESP_BAD_CMD_SHIFT        11

/* CBUS_INTR2_1 :: PCI_STATUS :: MSC_RESP_OB_DONE [10:10] */
#define BCHP_CBUS_INTR2_1_PCI_STATUS_MSC_RESP_OB_DONE_MASK         0x00000400
#define BCHP_CBUS_INTR2_1_PCI_STATUS_MSC_RESP_OB_DONE_SHIFT        10

/* CBUS_INTR2_1 :: PCI_STATUS :: MSC_RESP_IB_DONE [09:09] */
#define BCHP_CBUS_INTR2_1_PCI_STATUS_MSC_RESP_IB_DONE_MASK         0x00000200
#define BCHP_CBUS_INTR2_1_PCI_STATUS_MSC_RESP_IB_DONE_SHIFT        9

/* CBUS_INTR2_1 :: PCI_STATUS :: MSC_REQ_CANCELLED [08:08] */
#define BCHP_CBUS_INTR2_1_PCI_STATUS_MSC_REQ_CANCELLED_MASK        0x00000100
#define BCHP_CBUS_INTR2_1_PCI_STATUS_MSC_REQ_CANCELLED_SHIFT       8

/* CBUS_INTR2_1 :: PCI_STATUS :: MSC_REQ_BUS_STOLEN [07:07] */
#define BCHP_CBUS_INTR2_1_PCI_STATUS_MSC_REQ_BUS_STOLEN_MASK       0x00000080
#define BCHP_CBUS_INTR2_1_PCI_STATUS_MSC_REQ_BUS_STOLEN_SHIFT      7

/* CBUS_INTR2_1 :: PCI_STATUS :: MSC_REQ_UNEXPECTED_INBOUND_PKT [06:06] */
#define BCHP_CBUS_INTR2_1_PCI_STATUS_MSC_REQ_UNEXPECTED_INBOUND_PKT_MASK 0x00000040
#define BCHP_CBUS_INTR2_1_PCI_STATUS_MSC_REQ_UNEXPECTED_INBOUND_PKT_SHIFT 6

/* CBUS_INTR2_1 :: PCI_STATUS :: MSC_REQ_MAX_RETRIES_EXCEEDED [05:05] */
#define BCHP_CBUS_INTR2_1_PCI_STATUS_MSC_REQ_MAX_RETRIES_EXCEEDED_MASK 0x00000020
#define BCHP_CBUS_INTR2_1_PCI_STATUS_MSC_REQ_MAX_RETRIES_EXCEEDED_SHIFT 5

/* CBUS_INTR2_1 :: PCI_STATUS :: MSC_REQ_ILLEGAL_SW_WR [04:04] */
#define BCHP_CBUS_INTR2_1_PCI_STATUS_MSC_REQ_ILLEGAL_SW_WR_MASK    0x00000010
#define BCHP_CBUS_INTR2_1_PCI_STATUS_MSC_REQ_ILLEGAL_SW_WR_SHIFT   4

/* CBUS_INTR2_1 :: PCI_STATUS :: MSC_REQ_RX_TIMEOUT [03:03] */
#define BCHP_CBUS_INTR2_1_PCI_STATUS_MSC_REQ_RX_TIMEOUT_MASK       0x00000008
#define BCHP_CBUS_INTR2_1_PCI_STATUS_MSC_REQ_RX_TIMEOUT_SHIFT      3

/* CBUS_INTR2_1 :: PCI_STATUS :: MSC_REQ_RX_CMD_ERROR [02:02] */
#define BCHP_CBUS_INTR2_1_PCI_STATUS_MSC_REQ_RX_CMD_ERROR_MASK     0x00000004
#define BCHP_CBUS_INTR2_1_PCI_STATUS_MSC_REQ_RX_CMD_ERROR_SHIFT    2

/* CBUS_INTR2_1 :: PCI_STATUS :: MSC_REQ_RX_MISMATCH [01:01] */
#define BCHP_CBUS_INTR2_1_PCI_STATUS_MSC_REQ_RX_MISMATCH_MASK      0x00000002
#define BCHP_CBUS_INTR2_1_PCI_STATUS_MSC_REQ_RX_MISMATCH_SHIFT     1

/* CBUS_INTR2_1 :: PCI_STATUS :: MSC_REQ_DONE [00:00] */
#define BCHP_CBUS_INTR2_1_PCI_STATUS_MSC_REQ_DONE_MASK             0x00000001
#define BCHP_CBUS_INTR2_1_PCI_STATUS_MSC_REQ_DONE_SHIFT            0

/***************************************************************************
 *PCI_SET - PCI Interrupt Set Register
 ***************************************************************************/
/* CBUS_INTR2_1 :: PCI_SET :: ABORT_DDC_TIMEOUT_DONE [31:31] */
#define BCHP_CBUS_INTR2_1_PCI_SET_ABORT_DDC_TIMEOUT_DONE_MASK      0x80000000
#define BCHP_CBUS_INTR2_1_PCI_SET_ABORT_DDC_TIMEOUT_DONE_SHIFT     31
#define BCHP_CBUS_INTR2_1_PCI_SET_ABORT_DDC_TIMEOUT_DONE_DEFAULT   0x00000000

/* CBUS_INTR2_1 :: PCI_SET :: ABORT_MSC_OUTBOUND_TIMEOUT_DONE [30:30] */
#define BCHP_CBUS_INTR2_1_PCI_SET_ABORT_MSC_OUTBOUND_TIMEOUT_DONE_MASK 0x40000000
#define BCHP_CBUS_INTR2_1_PCI_SET_ABORT_MSC_OUTBOUND_TIMEOUT_DONE_SHIFT 30
#define BCHP_CBUS_INTR2_1_PCI_SET_ABORT_MSC_OUTBOUND_TIMEOUT_DONE_DEFAULT 0x00000000

/* CBUS_INTR2_1 :: PCI_SET :: ABORT_MSC_INBOUND_TIMEOUT_DONE [29:29] */
#define BCHP_CBUS_INTR2_1_PCI_SET_ABORT_MSC_INBOUND_TIMEOUT_DONE_MASK 0x20000000
#define BCHP_CBUS_INTR2_1_PCI_SET_ABORT_MSC_INBOUND_TIMEOUT_DONE_SHIFT 29
#define BCHP_CBUS_INTR2_1_PCI_SET_ABORT_MSC_INBOUND_TIMEOUT_DONE_DEFAULT 0x00000000

/* CBUS_INTR2_1 :: PCI_SET :: ABORT_DDC_RECEIVED [28:28] */
#define BCHP_CBUS_INTR2_1_PCI_SET_ABORT_DDC_RECEIVED_MASK          0x10000000
#define BCHP_CBUS_INTR2_1_PCI_SET_ABORT_DDC_RECEIVED_SHIFT         28
#define BCHP_CBUS_INTR2_1_PCI_SET_ABORT_DDC_RECEIVED_DEFAULT       0x00000000

/* CBUS_INTR2_1 :: PCI_SET :: ABORT_MSC_RECEIVED [27:27] */
#define BCHP_CBUS_INTR2_1_PCI_SET_ABORT_MSC_RECEIVED_MASK          0x08000000
#define BCHP_CBUS_INTR2_1_PCI_SET_ABORT_MSC_RECEIVED_SHIFT         27
#define BCHP_CBUS_INTR2_1_PCI_SET_ABORT_MSC_RECEIVED_DEFAULT       0x00000000

/* CBUS_INTR2_1 :: PCI_SET :: DDC_REQ_UNEXPECTED_INBOUND_PKT [26:26] */
#define BCHP_CBUS_INTR2_1_PCI_SET_DDC_REQ_UNEXPECTED_INBOUND_PKT_MASK 0x04000000
#define BCHP_CBUS_INTR2_1_PCI_SET_DDC_REQ_UNEXPECTED_INBOUND_PKT_SHIFT 26
#define BCHP_CBUS_INTR2_1_PCI_SET_DDC_REQ_UNEXPECTED_INBOUND_PKT_DEFAULT 0x00000000

/* CBUS_INTR2_1 :: PCI_SET :: DDC_REQ_MAX_RETRIES_EXCEEDED [25:25] */
#define BCHP_CBUS_INTR2_1_PCI_SET_DDC_REQ_MAX_RETRIES_EXCEEDED_MASK 0x02000000
#define BCHP_CBUS_INTR2_1_PCI_SET_DDC_REQ_MAX_RETRIES_EXCEEDED_SHIFT 25
#define BCHP_CBUS_INTR2_1_PCI_SET_DDC_REQ_MAX_RETRIES_EXCEEDED_DEFAULT 0x00000000

/* CBUS_INTR2_1 :: PCI_SET :: DDC_REQ_ILLEGAL_SW_WR [24:24] */
#define BCHP_CBUS_INTR2_1_PCI_SET_DDC_REQ_ILLEGAL_SW_WR_MASK       0x01000000
#define BCHP_CBUS_INTR2_1_PCI_SET_DDC_REQ_ILLEGAL_SW_WR_SHIFT      24
#define BCHP_CBUS_INTR2_1_PCI_SET_DDC_REQ_ILLEGAL_SW_WR_DEFAULT    0x00000000

/* CBUS_INTR2_1 :: PCI_SET :: DDC_REQ_RX_TIMEOUT [23:23] */
#define BCHP_CBUS_INTR2_1_PCI_SET_DDC_REQ_RX_TIMEOUT_MASK          0x00800000
#define BCHP_CBUS_INTR2_1_PCI_SET_DDC_REQ_RX_TIMEOUT_SHIFT         23
#define BCHP_CBUS_INTR2_1_PCI_SET_DDC_REQ_RX_TIMEOUT_DEFAULT       0x00000000

/* CBUS_INTR2_1 :: PCI_SET :: DDC_REQ_RX_CMD_ERROR [22:22] */
#define BCHP_CBUS_INTR2_1_PCI_SET_DDC_REQ_RX_CMD_ERROR_MASK        0x00400000
#define BCHP_CBUS_INTR2_1_PCI_SET_DDC_REQ_RX_CMD_ERROR_SHIFT       22
#define BCHP_CBUS_INTR2_1_PCI_SET_DDC_REQ_RX_CMD_ERROR_DEFAULT     0x00000000

/* CBUS_INTR2_1 :: PCI_SET :: DDC_REQ_RX_MISMATCH [21:21] */
#define BCHP_CBUS_INTR2_1_PCI_SET_DDC_REQ_RX_MISMATCH_MASK         0x00200000
#define BCHP_CBUS_INTR2_1_PCI_SET_DDC_REQ_RX_MISMATCH_SHIFT        21
#define BCHP_CBUS_INTR2_1_PCI_SET_DDC_REQ_RX_MISMATCH_DEFAULT      0x00000000

/* CBUS_INTR2_1 :: PCI_SET :: DDC_REQ_DONE [20:20] */
#define BCHP_CBUS_INTR2_1_PCI_SET_DDC_REQ_DONE_MASK                0x00100000
#define BCHP_CBUS_INTR2_1_PCI_SET_DDC_REQ_DONE_SHIFT               20
#define BCHP_CBUS_INTR2_1_PCI_SET_DDC_REQ_DONE_DEFAULT             0x00000000

/* CBUS_INTR2_1 :: PCI_SET :: MSC_RESP_UNEXPECTED_INBOUND_PKT [19:19] */
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_RESP_UNEXPECTED_INBOUND_PKT_MASK 0x00080000
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_RESP_UNEXPECTED_INBOUND_PKT_SHIFT 19
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_RESP_UNEXPECTED_INBOUND_PKT_DEFAULT 0x00000000

/* CBUS_INTR2_1 :: PCI_SET :: MSC_RESP_MAX_RETRIES_EXCEEDED [18:18] */
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_RESP_MAX_RETRIES_EXCEEDED_MASK 0x00040000
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_RESP_MAX_RETRIES_EXCEEDED_SHIFT 18
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_RESP_MAX_RETRIES_EXCEEDED_DEFAULT 0x00000000

/* CBUS_INTR2_1 :: PCI_SET :: MSC_RESP_ILLEGAL_SW_WR [17:17] */
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_RESP_ILLEGAL_SW_WR_MASK      0x00020000
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_RESP_ILLEGAL_SW_WR_SHIFT     17
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_RESP_ILLEGAL_SW_WR_DEFAULT   0x00000000

/* CBUS_INTR2_1 :: PCI_SET :: MSC_RESP_SW_TIMEOUT [16:16] */
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_RESP_SW_TIMEOUT_MASK         0x00010000
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_RESP_SW_TIMEOUT_SHIFT        16
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_RESP_SW_TIMEOUT_DEFAULT      0x00000000

/* CBUS_INTR2_1 :: PCI_SET :: MSC_RESP_RX_TIMEOUT [15:15] */
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_RESP_RX_TIMEOUT_MASK         0x00008000
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_RESP_RX_TIMEOUT_SHIFT        15
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_RESP_RX_TIMEOUT_DEFAULT      0x00000000

/* CBUS_INTR2_1 :: PCI_SET :: MSC_RESP_DATA_OVERFLOW [14:14] */
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_RESP_DATA_OVERFLOW_MASK      0x00004000
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_RESP_DATA_OVERFLOW_SHIFT     14
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_RESP_DATA_OVERFLOW_DEFAULT   0x00000000

/* CBUS_INTR2_1 :: PCI_SET :: MSC_RESP_DATA_RECEIVED [13:13] */
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_RESP_DATA_RECEIVED_MASK      0x00002000
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_RESP_DATA_RECEIVED_SHIFT     13
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_RESP_DATA_RECEIVED_DEFAULT   0x00000000

/* CBUS_INTR2_1 :: PCI_SET :: MSC_RESP_UNEXPECTED_CMD [12:12] */
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_RESP_UNEXPECTED_CMD_MASK     0x00001000
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_RESP_UNEXPECTED_CMD_SHIFT    12
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_RESP_UNEXPECTED_CMD_DEFAULT  0x00000000

/* CBUS_INTR2_1 :: PCI_SET :: MSC_RESP_BAD_CMD [11:11] */
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_RESP_BAD_CMD_MASK            0x00000800
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_RESP_BAD_CMD_SHIFT           11
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_RESP_BAD_CMD_DEFAULT         0x00000000

/* CBUS_INTR2_1 :: PCI_SET :: MSC_RESP_OB_DONE [10:10] */
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_RESP_OB_DONE_MASK            0x00000400
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_RESP_OB_DONE_SHIFT           10
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_RESP_OB_DONE_DEFAULT         0x00000000

/* CBUS_INTR2_1 :: PCI_SET :: MSC_RESP_IB_DONE [09:09] */
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_RESP_IB_DONE_MASK            0x00000200
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_RESP_IB_DONE_SHIFT           9
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_RESP_IB_DONE_DEFAULT         0x00000000

/* CBUS_INTR2_1 :: PCI_SET :: MSC_REQ_CANCELLED [08:08] */
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_REQ_CANCELLED_MASK           0x00000100
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_REQ_CANCELLED_SHIFT          8
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_REQ_CANCELLED_DEFAULT        0x00000000

/* CBUS_INTR2_1 :: PCI_SET :: MSC_REQ_BUS_STOLEN [07:07] */
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_REQ_BUS_STOLEN_MASK          0x00000080
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_REQ_BUS_STOLEN_SHIFT         7
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_REQ_BUS_STOLEN_DEFAULT       0x00000000

/* CBUS_INTR2_1 :: PCI_SET :: MSC_REQ_UNEXPECTED_INBOUND_PKT [06:06] */
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_REQ_UNEXPECTED_INBOUND_PKT_MASK 0x00000040
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_REQ_UNEXPECTED_INBOUND_PKT_SHIFT 6
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_REQ_UNEXPECTED_INBOUND_PKT_DEFAULT 0x00000000

/* CBUS_INTR2_1 :: PCI_SET :: MSC_REQ_MAX_RETRIES_EXCEEDED [05:05] */
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_REQ_MAX_RETRIES_EXCEEDED_MASK 0x00000020
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_REQ_MAX_RETRIES_EXCEEDED_SHIFT 5
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_REQ_MAX_RETRIES_EXCEEDED_DEFAULT 0x00000000

/* CBUS_INTR2_1 :: PCI_SET :: MSC_REQ_ILLEGAL_SW_WR [04:04] */
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_REQ_ILLEGAL_SW_WR_MASK       0x00000010
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_REQ_ILLEGAL_SW_WR_SHIFT      4
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_REQ_ILLEGAL_SW_WR_DEFAULT    0x00000000

/* CBUS_INTR2_1 :: PCI_SET :: MSC_REQ_RX_TIMEOUT [03:03] */
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_REQ_RX_TIMEOUT_MASK          0x00000008
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_REQ_RX_TIMEOUT_SHIFT         3
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_REQ_RX_TIMEOUT_DEFAULT       0x00000000

/* CBUS_INTR2_1 :: PCI_SET :: MSC_REQ_RX_CMD_ERROR [02:02] */
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_REQ_RX_CMD_ERROR_MASK        0x00000004
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_REQ_RX_CMD_ERROR_SHIFT       2
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_REQ_RX_CMD_ERROR_DEFAULT     0x00000000

/* CBUS_INTR2_1 :: PCI_SET :: MSC_REQ_RX_MISMATCH [01:01] */
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_REQ_RX_MISMATCH_MASK         0x00000002
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_REQ_RX_MISMATCH_SHIFT        1
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_REQ_RX_MISMATCH_DEFAULT      0x00000000

/* CBUS_INTR2_1 :: PCI_SET :: MSC_REQ_DONE [00:00] */
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_REQ_DONE_MASK                0x00000001
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_REQ_DONE_SHIFT               0
#define BCHP_CBUS_INTR2_1_PCI_SET_MSC_REQ_DONE_DEFAULT             0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI Interrupt Clear Register
 ***************************************************************************/
/* CBUS_INTR2_1 :: PCI_CLEAR :: ABORT_DDC_TIMEOUT_DONE [31:31] */
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_ABORT_DDC_TIMEOUT_DONE_MASK    0x80000000
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_ABORT_DDC_TIMEOUT_DONE_SHIFT   31
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_ABORT_DDC_TIMEOUT_DONE_DEFAULT 0x00000000

/* CBUS_INTR2_1 :: PCI_CLEAR :: ABORT_MSC_OUTBOUND_TIMEOUT_DONE [30:30] */
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_ABORT_MSC_OUTBOUND_TIMEOUT_DONE_MASK 0x40000000
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_ABORT_MSC_OUTBOUND_TIMEOUT_DONE_SHIFT 30
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_ABORT_MSC_OUTBOUND_TIMEOUT_DONE_DEFAULT 0x00000000

/* CBUS_INTR2_1 :: PCI_CLEAR :: ABORT_MSC_INBOUND_TIMEOUT_DONE [29:29] */
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_ABORT_MSC_INBOUND_TIMEOUT_DONE_MASK 0x20000000
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_ABORT_MSC_INBOUND_TIMEOUT_DONE_SHIFT 29
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_ABORT_MSC_INBOUND_TIMEOUT_DONE_DEFAULT 0x00000000

/* CBUS_INTR2_1 :: PCI_CLEAR :: ABORT_DDC_RECEIVED [28:28] */
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_ABORT_DDC_RECEIVED_MASK        0x10000000
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_ABORT_DDC_RECEIVED_SHIFT       28
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_ABORT_DDC_RECEIVED_DEFAULT     0x00000000

/* CBUS_INTR2_1 :: PCI_CLEAR :: ABORT_MSC_RECEIVED [27:27] */
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_ABORT_MSC_RECEIVED_MASK        0x08000000
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_ABORT_MSC_RECEIVED_SHIFT       27
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_ABORT_MSC_RECEIVED_DEFAULT     0x00000000

/* CBUS_INTR2_1 :: PCI_CLEAR :: DDC_REQ_UNEXPECTED_INBOUND_PKT [26:26] */
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_DDC_REQ_UNEXPECTED_INBOUND_PKT_MASK 0x04000000
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_DDC_REQ_UNEXPECTED_INBOUND_PKT_SHIFT 26
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_DDC_REQ_UNEXPECTED_INBOUND_PKT_DEFAULT 0x00000000

/* CBUS_INTR2_1 :: PCI_CLEAR :: DDC_REQ_MAX_RETRIES_EXCEEDED [25:25] */
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_DDC_REQ_MAX_RETRIES_EXCEEDED_MASK 0x02000000
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_DDC_REQ_MAX_RETRIES_EXCEEDED_SHIFT 25
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_DDC_REQ_MAX_RETRIES_EXCEEDED_DEFAULT 0x00000000

/* CBUS_INTR2_1 :: PCI_CLEAR :: DDC_REQ_ILLEGAL_SW_WR [24:24] */
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_DDC_REQ_ILLEGAL_SW_WR_MASK     0x01000000
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_DDC_REQ_ILLEGAL_SW_WR_SHIFT    24
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_DDC_REQ_ILLEGAL_SW_WR_DEFAULT  0x00000000

/* CBUS_INTR2_1 :: PCI_CLEAR :: DDC_REQ_RX_TIMEOUT [23:23] */
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_DDC_REQ_RX_TIMEOUT_MASK        0x00800000
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_DDC_REQ_RX_TIMEOUT_SHIFT       23
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_DDC_REQ_RX_TIMEOUT_DEFAULT     0x00000000

/* CBUS_INTR2_1 :: PCI_CLEAR :: DDC_REQ_RX_CMD_ERROR [22:22] */
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_DDC_REQ_RX_CMD_ERROR_MASK      0x00400000
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_DDC_REQ_RX_CMD_ERROR_SHIFT     22
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_DDC_REQ_RX_CMD_ERROR_DEFAULT   0x00000000

/* CBUS_INTR2_1 :: PCI_CLEAR :: DDC_REQ_RX_MISMATCH [21:21] */
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_DDC_REQ_RX_MISMATCH_MASK       0x00200000
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_DDC_REQ_RX_MISMATCH_SHIFT      21
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_DDC_REQ_RX_MISMATCH_DEFAULT    0x00000000

/* CBUS_INTR2_1 :: PCI_CLEAR :: DDC_REQ_DONE [20:20] */
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_DDC_REQ_DONE_MASK              0x00100000
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_DDC_REQ_DONE_SHIFT             20
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_DDC_REQ_DONE_DEFAULT           0x00000000

/* CBUS_INTR2_1 :: PCI_CLEAR :: MSC_RESP_UNEXPECTED_INBOUND_PKT [19:19] */
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_RESP_UNEXPECTED_INBOUND_PKT_MASK 0x00080000
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_RESP_UNEXPECTED_INBOUND_PKT_SHIFT 19
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_RESP_UNEXPECTED_INBOUND_PKT_DEFAULT 0x00000000

/* CBUS_INTR2_1 :: PCI_CLEAR :: MSC_RESP_MAX_RETRIES_EXCEEDED [18:18] */
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_RESP_MAX_RETRIES_EXCEEDED_MASK 0x00040000
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_RESP_MAX_RETRIES_EXCEEDED_SHIFT 18
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_RESP_MAX_RETRIES_EXCEEDED_DEFAULT 0x00000000

/* CBUS_INTR2_1 :: PCI_CLEAR :: MSC_RESP_ILLEGAL_SW_WR [17:17] */
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_RESP_ILLEGAL_SW_WR_MASK    0x00020000
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_RESP_ILLEGAL_SW_WR_SHIFT   17
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_RESP_ILLEGAL_SW_WR_DEFAULT 0x00000000

/* CBUS_INTR2_1 :: PCI_CLEAR :: MSC_RESP_SW_TIMEOUT [16:16] */
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_RESP_SW_TIMEOUT_MASK       0x00010000
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_RESP_SW_TIMEOUT_SHIFT      16
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_RESP_SW_TIMEOUT_DEFAULT    0x00000000

/* CBUS_INTR2_1 :: PCI_CLEAR :: MSC_RESP_RX_TIMEOUT [15:15] */
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_RESP_RX_TIMEOUT_MASK       0x00008000
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_RESP_RX_TIMEOUT_SHIFT      15
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_RESP_RX_TIMEOUT_DEFAULT    0x00000000

/* CBUS_INTR2_1 :: PCI_CLEAR :: MSC_RESP_DATA_OVERFLOW [14:14] */
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_RESP_DATA_OVERFLOW_MASK    0x00004000
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_RESP_DATA_OVERFLOW_SHIFT   14
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_RESP_DATA_OVERFLOW_DEFAULT 0x00000000

/* CBUS_INTR2_1 :: PCI_CLEAR :: MSC_RESP_DATA_RECEIVED [13:13] */
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_RESP_DATA_RECEIVED_MASK    0x00002000
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_RESP_DATA_RECEIVED_SHIFT   13
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_RESP_DATA_RECEIVED_DEFAULT 0x00000000

/* CBUS_INTR2_1 :: PCI_CLEAR :: MSC_RESP_UNEXPECTED_CMD [12:12] */
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_RESP_UNEXPECTED_CMD_MASK   0x00001000
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_RESP_UNEXPECTED_CMD_SHIFT  12
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_RESP_UNEXPECTED_CMD_DEFAULT 0x00000000

/* CBUS_INTR2_1 :: PCI_CLEAR :: MSC_RESP_BAD_CMD [11:11] */
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_RESP_BAD_CMD_MASK          0x00000800
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_RESP_BAD_CMD_SHIFT         11
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_RESP_BAD_CMD_DEFAULT       0x00000000

/* CBUS_INTR2_1 :: PCI_CLEAR :: MSC_RESP_OB_DONE [10:10] */
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_RESP_OB_DONE_MASK          0x00000400
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_RESP_OB_DONE_SHIFT         10
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_RESP_OB_DONE_DEFAULT       0x00000000

/* CBUS_INTR2_1 :: PCI_CLEAR :: MSC_RESP_IB_DONE [09:09] */
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_RESP_IB_DONE_MASK          0x00000200
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_RESP_IB_DONE_SHIFT         9
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_RESP_IB_DONE_DEFAULT       0x00000000

/* CBUS_INTR2_1 :: PCI_CLEAR :: MSC_REQ_CANCELLED [08:08] */
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_REQ_CANCELLED_MASK         0x00000100
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_REQ_CANCELLED_SHIFT        8
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_REQ_CANCELLED_DEFAULT      0x00000000

/* CBUS_INTR2_1 :: PCI_CLEAR :: MSC_REQ_BUS_STOLEN [07:07] */
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_REQ_BUS_STOLEN_MASK        0x00000080
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_REQ_BUS_STOLEN_SHIFT       7
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_REQ_BUS_STOLEN_DEFAULT     0x00000000

/* CBUS_INTR2_1 :: PCI_CLEAR :: MSC_REQ_UNEXPECTED_INBOUND_PKT [06:06] */
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_REQ_UNEXPECTED_INBOUND_PKT_MASK 0x00000040
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_REQ_UNEXPECTED_INBOUND_PKT_SHIFT 6
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_REQ_UNEXPECTED_INBOUND_PKT_DEFAULT 0x00000000

/* CBUS_INTR2_1 :: PCI_CLEAR :: MSC_REQ_MAX_RETRIES_EXCEEDED [05:05] */
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_REQ_MAX_RETRIES_EXCEEDED_MASK 0x00000020
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_REQ_MAX_RETRIES_EXCEEDED_SHIFT 5
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_REQ_MAX_RETRIES_EXCEEDED_DEFAULT 0x00000000

/* CBUS_INTR2_1 :: PCI_CLEAR :: MSC_REQ_ILLEGAL_SW_WR [04:04] */
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_REQ_ILLEGAL_SW_WR_MASK     0x00000010
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_REQ_ILLEGAL_SW_WR_SHIFT    4
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_REQ_ILLEGAL_SW_WR_DEFAULT  0x00000000

/* CBUS_INTR2_1 :: PCI_CLEAR :: MSC_REQ_RX_TIMEOUT [03:03] */
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_REQ_RX_TIMEOUT_MASK        0x00000008
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_REQ_RX_TIMEOUT_SHIFT       3
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_REQ_RX_TIMEOUT_DEFAULT     0x00000000

/* CBUS_INTR2_1 :: PCI_CLEAR :: MSC_REQ_RX_CMD_ERROR [02:02] */
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_REQ_RX_CMD_ERROR_MASK      0x00000004
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_REQ_RX_CMD_ERROR_SHIFT     2
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_REQ_RX_CMD_ERROR_DEFAULT   0x00000000

/* CBUS_INTR2_1 :: PCI_CLEAR :: MSC_REQ_RX_MISMATCH [01:01] */
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_REQ_RX_MISMATCH_MASK       0x00000002
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_REQ_RX_MISMATCH_SHIFT      1
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_REQ_RX_MISMATCH_DEFAULT    0x00000000

/* CBUS_INTR2_1 :: PCI_CLEAR :: MSC_REQ_DONE [00:00] */
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_REQ_DONE_MASK              0x00000001
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_REQ_DONE_SHIFT             0
#define BCHP_CBUS_INTR2_1_PCI_CLEAR_MSC_REQ_DONE_DEFAULT           0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI Interrupt Mask Status Register
 ***************************************************************************/
/* CBUS_INTR2_1 :: PCI_MASK_STATUS :: ABORT_DDC_TIMEOUT_DONE [31:31] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_ABORT_DDC_TIMEOUT_DONE_MASK 0x80000000
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_ABORT_DDC_TIMEOUT_DONE_SHIFT 31
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_ABORT_DDC_TIMEOUT_DONE_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_STATUS :: ABORT_MSC_OUTBOUND_TIMEOUT_DONE [30:30] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_ABORT_MSC_OUTBOUND_TIMEOUT_DONE_MASK 0x40000000
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_ABORT_MSC_OUTBOUND_TIMEOUT_DONE_SHIFT 30
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_ABORT_MSC_OUTBOUND_TIMEOUT_DONE_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_STATUS :: ABORT_MSC_INBOUND_TIMEOUT_DONE [29:29] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_ABORT_MSC_INBOUND_TIMEOUT_DONE_MASK 0x20000000
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_ABORT_MSC_INBOUND_TIMEOUT_DONE_SHIFT 29
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_ABORT_MSC_INBOUND_TIMEOUT_DONE_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_STATUS :: ABORT_DDC_RECEIVED [28:28] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_ABORT_DDC_RECEIVED_MASK  0x10000000
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_ABORT_DDC_RECEIVED_SHIFT 28
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_ABORT_DDC_RECEIVED_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_STATUS :: ABORT_MSC_RECEIVED [27:27] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_ABORT_MSC_RECEIVED_MASK  0x08000000
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_ABORT_MSC_RECEIVED_SHIFT 27
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_ABORT_MSC_RECEIVED_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_STATUS :: DDC_REQ_UNEXPECTED_INBOUND_PKT [26:26] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_DDC_REQ_UNEXPECTED_INBOUND_PKT_MASK 0x04000000
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_DDC_REQ_UNEXPECTED_INBOUND_PKT_SHIFT 26
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_DDC_REQ_UNEXPECTED_INBOUND_PKT_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_STATUS :: DDC_REQ_MAX_RETRIES_EXCEEDED [25:25] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_DDC_REQ_MAX_RETRIES_EXCEEDED_MASK 0x02000000
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_DDC_REQ_MAX_RETRIES_EXCEEDED_SHIFT 25
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_DDC_REQ_MAX_RETRIES_EXCEEDED_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_STATUS :: DDC_REQ_ILLEGAL_SW_WR [24:24] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_DDC_REQ_ILLEGAL_SW_WR_MASK 0x01000000
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_DDC_REQ_ILLEGAL_SW_WR_SHIFT 24
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_DDC_REQ_ILLEGAL_SW_WR_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_STATUS :: DDC_REQ_RX_TIMEOUT [23:23] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_DDC_REQ_RX_TIMEOUT_MASK  0x00800000
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_DDC_REQ_RX_TIMEOUT_SHIFT 23
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_DDC_REQ_RX_TIMEOUT_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_STATUS :: DDC_REQ_RX_CMD_ERROR [22:22] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_DDC_REQ_RX_CMD_ERROR_MASK 0x00400000
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_DDC_REQ_RX_CMD_ERROR_SHIFT 22
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_DDC_REQ_RX_CMD_ERROR_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_STATUS :: DDC_REQ_RX_MISMATCH [21:21] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_DDC_REQ_RX_MISMATCH_MASK 0x00200000
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_DDC_REQ_RX_MISMATCH_SHIFT 21
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_DDC_REQ_RX_MISMATCH_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_STATUS :: DDC_REQ_DONE [20:20] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_DDC_REQ_DONE_MASK        0x00100000
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_DDC_REQ_DONE_SHIFT       20
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_DDC_REQ_DONE_DEFAULT     0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_STATUS :: MSC_RESP_UNEXPECTED_INBOUND_PKT [19:19] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_RESP_UNEXPECTED_INBOUND_PKT_MASK 0x00080000
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_RESP_UNEXPECTED_INBOUND_PKT_SHIFT 19
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_RESP_UNEXPECTED_INBOUND_PKT_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_STATUS :: MSC_RESP_MAX_RETRIES_EXCEEDED [18:18] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_RESP_MAX_RETRIES_EXCEEDED_MASK 0x00040000
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_RESP_MAX_RETRIES_EXCEEDED_SHIFT 18
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_RESP_MAX_RETRIES_EXCEEDED_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_STATUS :: MSC_RESP_ILLEGAL_SW_WR [17:17] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_RESP_ILLEGAL_SW_WR_MASK 0x00020000
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_RESP_ILLEGAL_SW_WR_SHIFT 17
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_RESP_ILLEGAL_SW_WR_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_STATUS :: MSC_RESP_SW_TIMEOUT [16:16] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_RESP_SW_TIMEOUT_MASK 0x00010000
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_RESP_SW_TIMEOUT_SHIFT 16
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_RESP_SW_TIMEOUT_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_STATUS :: MSC_RESP_RX_TIMEOUT [15:15] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_RESP_RX_TIMEOUT_MASK 0x00008000
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_RESP_RX_TIMEOUT_SHIFT 15
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_RESP_RX_TIMEOUT_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_STATUS :: MSC_RESP_DATA_OVERFLOW [14:14] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_RESP_DATA_OVERFLOW_MASK 0x00004000
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_RESP_DATA_OVERFLOW_SHIFT 14
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_RESP_DATA_OVERFLOW_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_STATUS :: MSC_RESP_DATA_RECEIVED [13:13] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_RESP_DATA_RECEIVED_MASK 0x00002000
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_RESP_DATA_RECEIVED_SHIFT 13
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_RESP_DATA_RECEIVED_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_STATUS :: MSC_RESP_UNEXPECTED_CMD [12:12] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_RESP_UNEXPECTED_CMD_MASK 0x00001000
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_RESP_UNEXPECTED_CMD_SHIFT 12
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_RESP_UNEXPECTED_CMD_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_STATUS :: MSC_RESP_BAD_CMD [11:11] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_RESP_BAD_CMD_MASK    0x00000800
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_RESP_BAD_CMD_SHIFT   11
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_RESP_BAD_CMD_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_STATUS :: MSC_RESP_OB_DONE [10:10] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_RESP_OB_DONE_MASK    0x00000400
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_RESP_OB_DONE_SHIFT   10
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_RESP_OB_DONE_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_STATUS :: MSC_RESP_IB_DONE [09:09] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_RESP_IB_DONE_MASK    0x00000200
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_RESP_IB_DONE_SHIFT   9
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_RESP_IB_DONE_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_STATUS :: MSC_REQ_CANCELLED [08:08] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_REQ_CANCELLED_MASK   0x00000100
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_REQ_CANCELLED_SHIFT  8
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_REQ_CANCELLED_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_STATUS :: MSC_REQ_BUS_STOLEN [07:07] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_REQ_BUS_STOLEN_MASK  0x00000080
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_REQ_BUS_STOLEN_SHIFT 7
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_REQ_BUS_STOLEN_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_STATUS :: MSC_REQ_UNEXPECTED_INBOUND_PKT [06:06] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_REQ_UNEXPECTED_INBOUND_PKT_MASK 0x00000040
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_REQ_UNEXPECTED_INBOUND_PKT_SHIFT 6
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_REQ_UNEXPECTED_INBOUND_PKT_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_STATUS :: MSC_REQ_MAX_RETRIES_EXCEEDED [05:05] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_REQ_MAX_RETRIES_EXCEEDED_MASK 0x00000020
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_REQ_MAX_RETRIES_EXCEEDED_SHIFT 5
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_REQ_MAX_RETRIES_EXCEEDED_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_STATUS :: MSC_REQ_ILLEGAL_SW_WR [04:04] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_REQ_ILLEGAL_SW_WR_MASK 0x00000010
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_REQ_ILLEGAL_SW_WR_SHIFT 4
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_REQ_ILLEGAL_SW_WR_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_STATUS :: MSC_REQ_RX_TIMEOUT [03:03] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_REQ_RX_TIMEOUT_MASK  0x00000008
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_REQ_RX_TIMEOUT_SHIFT 3
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_REQ_RX_TIMEOUT_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_STATUS :: MSC_REQ_RX_CMD_ERROR [02:02] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_REQ_RX_CMD_ERROR_MASK 0x00000004
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_REQ_RX_CMD_ERROR_SHIFT 2
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_REQ_RX_CMD_ERROR_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_STATUS :: MSC_REQ_RX_MISMATCH [01:01] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_REQ_RX_MISMATCH_MASK 0x00000002
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_REQ_RX_MISMATCH_SHIFT 1
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_REQ_RX_MISMATCH_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_STATUS :: MSC_REQ_DONE [00:00] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_REQ_DONE_MASK        0x00000001
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_REQ_DONE_SHIFT       0
#define BCHP_CBUS_INTR2_1_PCI_MASK_STATUS_MSC_REQ_DONE_DEFAULT     0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI Interrupt Mask Set Register
 ***************************************************************************/
/* CBUS_INTR2_1 :: PCI_MASK_SET :: ABORT_DDC_TIMEOUT_DONE [31:31] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_ABORT_DDC_TIMEOUT_DONE_MASK 0x80000000
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_ABORT_DDC_TIMEOUT_DONE_SHIFT 31
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_ABORT_DDC_TIMEOUT_DONE_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_SET :: ABORT_MSC_OUTBOUND_TIMEOUT_DONE [30:30] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_ABORT_MSC_OUTBOUND_TIMEOUT_DONE_MASK 0x40000000
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_ABORT_MSC_OUTBOUND_TIMEOUT_DONE_SHIFT 30
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_ABORT_MSC_OUTBOUND_TIMEOUT_DONE_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_SET :: ABORT_MSC_INBOUND_TIMEOUT_DONE [29:29] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_ABORT_MSC_INBOUND_TIMEOUT_DONE_MASK 0x20000000
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_ABORT_MSC_INBOUND_TIMEOUT_DONE_SHIFT 29
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_ABORT_MSC_INBOUND_TIMEOUT_DONE_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_SET :: ABORT_DDC_RECEIVED [28:28] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_ABORT_DDC_RECEIVED_MASK     0x10000000
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_ABORT_DDC_RECEIVED_SHIFT    28
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_ABORT_DDC_RECEIVED_DEFAULT  0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_SET :: ABORT_MSC_RECEIVED [27:27] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_ABORT_MSC_RECEIVED_MASK     0x08000000
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_ABORT_MSC_RECEIVED_SHIFT    27
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_ABORT_MSC_RECEIVED_DEFAULT  0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_SET :: DDC_REQ_UNEXPECTED_INBOUND_PKT [26:26] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_DDC_REQ_UNEXPECTED_INBOUND_PKT_MASK 0x04000000
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_DDC_REQ_UNEXPECTED_INBOUND_PKT_SHIFT 26
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_DDC_REQ_UNEXPECTED_INBOUND_PKT_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_SET :: DDC_REQ_MAX_RETRIES_EXCEEDED [25:25] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_DDC_REQ_MAX_RETRIES_EXCEEDED_MASK 0x02000000
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_DDC_REQ_MAX_RETRIES_EXCEEDED_SHIFT 25
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_DDC_REQ_MAX_RETRIES_EXCEEDED_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_SET :: DDC_REQ_ILLEGAL_SW_WR [24:24] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_DDC_REQ_ILLEGAL_SW_WR_MASK  0x01000000
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_DDC_REQ_ILLEGAL_SW_WR_SHIFT 24
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_DDC_REQ_ILLEGAL_SW_WR_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_SET :: DDC_REQ_RX_TIMEOUT [23:23] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_DDC_REQ_RX_TIMEOUT_MASK     0x00800000
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_DDC_REQ_RX_TIMEOUT_SHIFT    23
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_DDC_REQ_RX_TIMEOUT_DEFAULT  0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_SET :: DDC_REQ_RX_CMD_ERROR [22:22] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_DDC_REQ_RX_CMD_ERROR_MASK   0x00400000
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_DDC_REQ_RX_CMD_ERROR_SHIFT  22
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_DDC_REQ_RX_CMD_ERROR_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_SET :: DDC_REQ_RX_MISMATCH [21:21] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_DDC_REQ_RX_MISMATCH_MASK    0x00200000
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_DDC_REQ_RX_MISMATCH_SHIFT   21
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_DDC_REQ_RX_MISMATCH_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_SET :: DDC_REQ_DONE [20:20] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_DDC_REQ_DONE_MASK           0x00100000
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_DDC_REQ_DONE_SHIFT          20
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_DDC_REQ_DONE_DEFAULT        0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_SET :: MSC_RESP_UNEXPECTED_INBOUND_PKT [19:19] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_RESP_UNEXPECTED_INBOUND_PKT_MASK 0x00080000
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_RESP_UNEXPECTED_INBOUND_PKT_SHIFT 19
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_RESP_UNEXPECTED_INBOUND_PKT_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_SET :: MSC_RESP_MAX_RETRIES_EXCEEDED [18:18] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_RESP_MAX_RETRIES_EXCEEDED_MASK 0x00040000
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_RESP_MAX_RETRIES_EXCEEDED_SHIFT 18
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_RESP_MAX_RETRIES_EXCEEDED_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_SET :: MSC_RESP_ILLEGAL_SW_WR [17:17] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_RESP_ILLEGAL_SW_WR_MASK 0x00020000
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_RESP_ILLEGAL_SW_WR_SHIFT 17
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_RESP_ILLEGAL_SW_WR_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_SET :: MSC_RESP_SW_TIMEOUT [16:16] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_RESP_SW_TIMEOUT_MASK    0x00010000
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_RESP_SW_TIMEOUT_SHIFT   16
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_RESP_SW_TIMEOUT_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_SET :: MSC_RESP_RX_TIMEOUT [15:15] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_RESP_RX_TIMEOUT_MASK    0x00008000
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_RESP_RX_TIMEOUT_SHIFT   15
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_RESP_RX_TIMEOUT_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_SET :: MSC_RESP_DATA_OVERFLOW [14:14] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_RESP_DATA_OVERFLOW_MASK 0x00004000
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_RESP_DATA_OVERFLOW_SHIFT 14
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_RESP_DATA_OVERFLOW_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_SET :: MSC_RESP_DATA_RECEIVED [13:13] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_RESP_DATA_RECEIVED_MASK 0x00002000
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_RESP_DATA_RECEIVED_SHIFT 13
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_RESP_DATA_RECEIVED_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_SET :: MSC_RESP_UNEXPECTED_CMD [12:12] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_RESP_UNEXPECTED_CMD_MASK 0x00001000
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_RESP_UNEXPECTED_CMD_SHIFT 12
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_RESP_UNEXPECTED_CMD_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_SET :: MSC_RESP_BAD_CMD [11:11] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_RESP_BAD_CMD_MASK       0x00000800
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_RESP_BAD_CMD_SHIFT      11
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_RESP_BAD_CMD_DEFAULT    0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_SET :: MSC_RESP_OB_DONE [10:10] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_RESP_OB_DONE_MASK       0x00000400
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_RESP_OB_DONE_SHIFT      10
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_RESP_OB_DONE_DEFAULT    0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_SET :: MSC_RESP_IB_DONE [09:09] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_RESP_IB_DONE_MASK       0x00000200
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_RESP_IB_DONE_SHIFT      9
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_RESP_IB_DONE_DEFAULT    0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_SET :: MSC_REQ_CANCELLED [08:08] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_REQ_CANCELLED_MASK      0x00000100
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_REQ_CANCELLED_SHIFT     8
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_REQ_CANCELLED_DEFAULT   0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_SET :: MSC_REQ_BUS_STOLEN [07:07] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_REQ_BUS_STOLEN_MASK     0x00000080
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_REQ_BUS_STOLEN_SHIFT    7
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_REQ_BUS_STOLEN_DEFAULT  0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_SET :: MSC_REQ_UNEXPECTED_INBOUND_PKT [06:06] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_REQ_UNEXPECTED_INBOUND_PKT_MASK 0x00000040
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_REQ_UNEXPECTED_INBOUND_PKT_SHIFT 6
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_REQ_UNEXPECTED_INBOUND_PKT_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_SET :: MSC_REQ_MAX_RETRIES_EXCEEDED [05:05] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_REQ_MAX_RETRIES_EXCEEDED_MASK 0x00000020
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_REQ_MAX_RETRIES_EXCEEDED_SHIFT 5
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_REQ_MAX_RETRIES_EXCEEDED_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_SET :: MSC_REQ_ILLEGAL_SW_WR [04:04] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_REQ_ILLEGAL_SW_WR_MASK  0x00000010
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_REQ_ILLEGAL_SW_WR_SHIFT 4
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_REQ_ILLEGAL_SW_WR_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_SET :: MSC_REQ_RX_TIMEOUT [03:03] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_REQ_RX_TIMEOUT_MASK     0x00000008
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_REQ_RX_TIMEOUT_SHIFT    3
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_REQ_RX_TIMEOUT_DEFAULT  0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_SET :: MSC_REQ_RX_CMD_ERROR [02:02] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_REQ_RX_CMD_ERROR_MASK   0x00000004
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_REQ_RX_CMD_ERROR_SHIFT  2
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_REQ_RX_CMD_ERROR_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_SET :: MSC_REQ_RX_MISMATCH [01:01] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_REQ_RX_MISMATCH_MASK    0x00000002
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_REQ_RX_MISMATCH_SHIFT   1
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_REQ_RX_MISMATCH_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_SET :: MSC_REQ_DONE [00:00] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_REQ_DONE_MASK           0x00000001
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_REQ_DONE_SHIFT          0
#define BCHP_CBUS_INTR2_1_PCI_MASK_SET_MSC_REQ_DONE_DEFAULT        0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI Interrupt Mask Clear Register
 ***************************************************************************/
/* CBUS_INTR2_1 :: PCI_MASK_CLEAR :: ABORT_DDC_TIMEOUT_DONE [31:31] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_ABORT_DDC_TIMEOUT_DONE_MASK 0x80000000
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_ABORT_DDC_TIMEOUT_DONE_SHIFT 31
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_ABORT_DDC_TIMEOUT_DONE_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_CLEAR :: ABORT_MSC_OUTBOUND_TIMEOUT_DONE [30:30] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_ABORT_MSC_OUTBOUND_TIMEOUT_DONE_MASK 0x40000000
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_ABORT_MSC_OUTBOUND_TIMEOUT_DONE_SHIFT 30
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_ABORT_MSC_OUTBOUND_TIMEOUT_DONE_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_CLEAR :: ABORT_MSC_INBOUND_TIMEOUT_DONE [29:29] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_ABORT_MSC_INBOUND_TIMEOUT_DONE_MASK 0x20000000
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_ABORT_MSC_INBOUND_TIMEOUT_DONE_SHIFT 29
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_ABORT_MSC_INBOUND_TIMEOUT_DONE_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_CLEAR :: ABORT_DDC_RECEIVED [28:28] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_ABORT_DDC_RECEIVED_MASK   0x10000000
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_ABORT_DDC_RECEIVED_SHIFT  28
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_ABORT_DDC_RECEIVED_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_CLEAR :: ABORT_MSC_RECEIVED [27:27] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_ABORT_MSC_RECEIVED_MASK   0x08000000
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_ABORT_MSC_RECEIVED_SHIFT  27
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_ABORT_MSC_RECEIVED_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_CLEAR :: DDC_REQ_UNEXPECTED_INBOUND_PKT [26:26] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_DDC_REQ_UNEXPECTED_INBOUND_PKT_MASK 0x04000000
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_DDC_REQ_UNEXPECTED_INBOUND_PKT_SHIFT 26
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_DDC_REQ_UNEXPECTED_INBOUND_PKT_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_CLEAR :: DDC_REQ_MAX_RETRIES_EXCEEDED [25:25] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_DDC_REQ_MAX_RETRIES_EXCEEDED_MASK 0x02000000
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_DDC_REQ_MAX_RETRIES_EXCEEDED_SHIFT 25
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_DDC_REQ_MAX_RETRIES_EXCEEDED_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_CLEAR :: DDC_REQ_ILLEGAL_SW_WR [24:24] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_DDC_REQ_ILLEGAL_SW_WR_MASK 0x01000000
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_DDC_REQ_ILLEGAL_SW_WR_SHIFT 24
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_DDC_REQ_ILLEGAL_SW_WR_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_CLEAR :: DDC_REQ_RX_TIMEOUT [23:23] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_DDC_REQ_RX_TIMEOUT_MASK   0x00800000
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_DDC_REQ_RX_TIMEOUT_SHIFT  23
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_DDC_REQ_RX_TIMEOUT_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_CLEAR :: DDC_REQ_RX_CMD_ERROR [22:22] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_DDC_REQ_RX_CMD_ERROR_MASK 0x00400000
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_DDC_REQ_RX_CMD_ERROR_SHIFT 22
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_DDC_REQ_RX_CMD_ERROR_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_CLEAR :: DDC_REQ_RX_MISMATCH [21:21] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_DDC_REQ_RX_MISMATCH_MASK  0x00200000
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_DDC_REQ_RX_MISMATCH_SHIFT 21
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_DDC_REQ_RX_MISMATCH_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_CLEAR :: DDC_REQ_DONE [20:20] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_DDC_REQ_DONE_MASK         0x00100000
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_DDC_REQ_DONE_SHIFT        20
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_DDC_REQ_DONE_DEFAULT      0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_CLEAR :: MSC_RESP_UNEXPECTED_INBOUND_PKT [19:19] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_RESP_UNEXPECTED_INBOUND_PKT_MASK 0x00080000
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_RESP_UNEXPECTED_INBOUND_PKT_SHIFT 19
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_RESP_UNEXPECTED_INBOUND_PKT_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_CLEAR :: MSC_RESP_MAX_RETRIES_EXCEEDED [18:18] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_RESP_MAX_RETRIES_EXCEEDED_MASK 0x00040000
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_RESP_MAX_RETRIES_EXCEEDED_SHIFT 18
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_RESP_MAX_RETRIES_EXCEEDED_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_CLEAR :: MSC_RESP_ILLEGAL_SW_WR [17:17] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_RESP_ILLEGAL_SW_WR_MASK 0x00020000
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_RESP_ILLEGAL_SW_WR_SHIFT 17
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_RESP_ILLEGAL_SW_WR_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_CLEAR :: MSC_RESP_SW_TIMEOUT [16:16] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_RESP_SW_TIMEOUT_MASK  0x00010000
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_RESP_SW_TIMEOUT_SHIFT 16
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_RESP_SW_TIMEOUT_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_CLEAR :: MSC_RESP_RX_TIMEOUT [15:15] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_RESP_RX_TIMEOUT_MASK  0x00008000
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_RESP_RX_TIMEOUT_SHIFT 15
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_RESP_RX_TIMEOUT_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_CLEAR :: MSC_RESP_DATA_OVERFLOW [14:14] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_RESP_DATA_OVERFLOW_MASK 0x00004000
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_RESP_DATA_OVERFLOW_SHIFT 14
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_RESP_DATA_OVERFLOW_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_CLEAR :: MSC_RESP_DATA_RECEIVED [13:13] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_RESP_DATA_RECEIVED_MASK 0x00002000
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_RESP_DATA_RECEIVED_SHIFT 13
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_RESP_DATA_RECEIVED_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_CLEAR :: MSC_RESP_UNEXPECTED_CMD [12:12] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_RESP_UNEXPECTED_CMD_MASK 0x00001000
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_RESP_UNEXPECTED_CMD_SHIFT 12
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_RESP_UNEXPECTED_CMD_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_CLEAR :: MSC_RESP_BAD_CMD [11:11] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_RESP_BAD_CMD_MASK     0x00000800
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_RESP_BAD_CMD_SHIFT    11
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_RESP_BAD_CMD_DEFAULT  0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_CLEAR :: MSC_RESP_OB_DONE [10:10] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_RESP_OB_DONE_MASK     0x00000400
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_RESP_OB_DONE_SHIFT    10
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_RESP_OB_DONE_DEFAULT  0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_CLEAR :: MSC_RESP_IB_DONE [09:09] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_RESP_IB_DONE_MASK     0x00000200
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_RESP_IB_DONE_SHIFT    9
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_RESP_IB_DONE_DEFAULT  0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_CLEAR :: MSC_REQ_CANCELLED [08:08] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_REQ_CANCELLED_MASK    0x00000100
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_REQ_CANCELLED_SHIFT   8
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_REQ_CANCELLED_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_CLEAR :: MSC_REQ_BUS_STOLEN [07:07] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_REQ_BUS_STOLEN_MASK   0x00000080
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_REQ_BUS_STOLEN_SHIFT  7
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_REQ_BUS_STOLEN_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_CLEAR :: MSC_REQ_UNEXPECTED_INBOUND_PKT [06:06] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_REQ_UNEXPECTED_INBOUND_PKT_MASK 0x00000040
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_REQ_UNEXPECTED_INBOUND_PKT_SHIFT 6
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_REQ_UNEXPECTED_INBOUND_PKT_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_CLEAR :: MSC_REQ_MAX_RETRIES_EXCEEDED [05:05] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_REQ_MAX_RETRIES_EXCEEDED_MASK 0x00000020
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_REQ_MAX_RETRIES_EXCEEDED_SHIFT 5
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_REQ_MAX_RETRIES_EXCEEDED_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_CLEAR :: MSC_REQ_ILLEGAL_SW_WR [04:04] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_REQ_ILLEGAL_SW_WR_MASK 0x00000010
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_REQ_ILLEGAL_SW_WR_SHIFT 4
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_REQ_ILLEGAL_SW_WR_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_CLEAR :: MSC_REQ_RX_TIMEOUT [03:03] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_REQ_RX_TIMEOUT_MASK   0x00000008
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_REQ_RX_TIMEOUT_SHIFT  3
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_REQ_RX_TIMEOUT_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_CLEAR :: MSC_REQ_RX_CMD_ERROR [02:02] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_REQ_RX_CMD_ERROR_MASK 0x00000004
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_REQ_RX_CMD_ERROR_SHIFT 2
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_REQ_RX_CMD_ERROR_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_CLEAR :: MSC_REQ_RX_MISMATCH [01:01] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_REQ_RX_MISMATCH_MASK  0x00000002
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_REQ_RX_MISMATCH_SHIFT 1
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_REQ_RX_MISMATCH_DEFAULT 0x00000001

/* CBUS_INTR2_1 :: PCI_MASK_CLEAR :: MSC_REQ_DONE [00:00] */
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_REQ_DONE_MASK         0x00000001
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_REQ_DONE_SHIFT        0
#define BCHP_CBUS_INTR2_1_PCI_MASK_CLEAR_MSC_REQ_DONE_DEFAULT      0x00000001

#endif /* #ifndef BCHP_CBUS_INTR2_1_H__ */

/* End of File */
