# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../IPC_10k_test.srcs/sources_1/ip/bram_171_da/bram_171_da_sim_netlist.v" \
"../../../../IPC_10k_test.srcs/sources_1/ip/bram_171_sada/bram_171_sada_sim_netlist.v" \
"../../../../IPC_10k_test.srcs/sources_1/ip/bram_171_sa/sim/bram_171_sa.v" \
"../../../../IPC_10k_test.srcs/sources_1/ip/bram_40_64_sa_level3/sim/bram_40_64_sa_level3.v" \
"../../../../IPC_10k_test.ip_user_files/ip/bram_40_512_sa_level4/sim/bram_40_512_sa_level4.v" \
"../../../../IPC_10k_test.ip_user_files/ip/bram_40_512_da_level4/sim/bram_40_512_da_level4.v" \
"../../../../IPC_10k_test.ip_user_files/ip/bram_40_64_sa_level5/sim/bram_40_64_sa_level5.v" \
"../../../../IPC_10k_test.ip_user_files/ip/bram_40_64_da_level3/sim/bram_40_64_da_level3.v" \
"../../../../IPC_10k_test.ip_user_files/ip/bram_40_512_sada_level4/sim/bram_40_512_sada_level4.v" \
"../../../../IPC_10k_test.ip_user_files/ip/dram_40_16_sa_level2/sim/dram_40_16_sa_level2.v" \
"../../../../IPC_10k_test.ip_user_files/ip/dram_40_16_da_level2/sim/dram_40_16_da_level2.v" \
"../../../../IPC_10k_test.ip_user_files/ip/bram_40_8_sa_level2/sim/bram_40_8_sa_level2.v" \
"../../../../IPC_10k_test.srcs/sources_1/new/MBitTree.v" \
"../../../../IPC_10k_test.srcs/sources_1/new/prioritySolver.v" \
"../../../../IPC_10k_test.srcs/sources_1/new/Reg_match_priority.v" \
"../../../../IPC_10k_test.srcs/sources_1/new/Reg_level2_lelvel3.v" \
"../../../../IPC_10k_test.srcs/sources_1/new/Reg_level3_level4.v" \
"../../../../IPC_10k_test.srcs/sources_1/new/Reg_root_level2.v" \
"../../../../IPC_10k_test.srcs/sources_1/new/reg_multi_pipeline.v" \
"../../../../IPC_10k_test.srcs/sources_1/new/final_prio_solver.v" \
"../../../../IPC_10k_test.srcs/sources_1/new/ruleMatch_SADA.v" \
"../../../../IPC_10k_test.srcs/sources_1/new/ruleMatch_DA.v" \
"../../../../IPC_10k_test.srcs/sources_1/new/pipeline_SADA.v" \
"../../../../IPC_10k_test.srcs/sources_1/new/pipeline_DA.v" \
"../../../../IPC_10k_test.srcs/sources_1/new/Reg_tree_rulematch.v" \
"../../../../IPC_10k_test.srcs/sources_1/new/TreeLevel4_SADA.v" \
"../../../../IPC_10k_test.srcs/sources_1/new/TreeLevel4_DA.v" \
"../../../../IPC_10k_test.srcs/sources_1/new/pipeline_SA.v" \
"../../../../IPC_10k_test.srcs/sources_1/new/TreeLevel4_SA.v" \
"../../../../IPC_10k_test.srcs/sources_1/new/ruleMatch_SA.v" \
"../../../../IPC_10k_test.srcs/sources_1/new/TreeLevel3_SA.v" \
"../../../../IPC_10k_test.srcs/sources_1/new/root_SA.v" \
"../../../../IPC_10k_test.srcs/sources_1/new/TreeLevel3_SADA.v" \
"../../../../IPC_10k_test.srcs/sources_1/new/root_SADA.v" \
"../../../../IPC_10k_test.srcs/sources_1/new/TreeLevel2_SADA.v" \
"../../../../IPC_10k_test.srcs/sources_1/new/TreeLevel2_SA.v" \
"../../../../IPC_10k_test.srcs/sources_1/new/TreeLevel3_DA.v" \
"../../../../IPC_10k_test.srcs/sources_1/new/root_DA.v" \
"../../../../IPC_10k_test.srcs/sources_1/new/TreeLevel2_DA.v" \
"../../../../IPC_10k_test.ip_user_files/ip/bram_40_64_sada_level3/sim/bram_40_64_sada_level3.v" \
"../../../../IPC_10k_test.ip_user_files/ip/bram_40_64_da_level5/sim/bram_40_64_da_level5.v" \
"../../../../IPC_10k_test.ip_user_files/ip/bram_40_64_sada_level5/sim/bram_40_64_sada_level5.v" \
"../../../../IPC_10k_test.ip_user_files/ip/dram_40_16_sada_level2/sim/dram_40_16_sada_level2.v" \
"../../../../IPC_10k_test.srcs/sim_1/new/testbench_sa.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
