m255
K3
13
cModel Technology
Z0 dH:\DSD\student_files_v2\de2-70_system_template\software\dsd\obj\default\runtime\sim\mentor
valtera_reset_controller
IX<e7g4iEkz^9gJNPh4;Sf0
V:mR1fj3Rf>NGziDN_:U030
Z1 dH:\DSD\student_files_v2\de2-70_system_template\software\dsd\obj\default\runtime\sim\mentor
Z2 w1361660762
8H:/DSD/student_files_v2/de2-70_system_template/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/altera_reset_controller.v
FH:/DSD/student_files_v2/de2-70_system_template/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/altera_reset_controller.v
L0 28
Z3 OV;L;10.0d;49
r1
31
Z4 o-work first_nios2_system_tb_rst_controller -O0
!s100 ad[a58FAY`hzK281<lz][2
!s85 0
!s108 1361661094.317000
!s107 H:/DSD/student_files_v2/de2-70_system_template/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/altera_reset_controller.v|
!s90 -reportprogress|300|H:/DSD/student_files_v2/de2-70_system_template/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/altera_reset_controller.v|-work|first_nios2_system_tb_rst_controller|
!s101 -O0
valtera_reset_synchronizer
!s100 c]9ESFQ=6?>k^3^3DQS]F0
IA1Pi:[O:>fVAb?TUD>a1f0
V3CjoOZCIEdzCJgPn8]D7`2
R1
R2
8H:/DSD/student_files_v2/de2-70_system_template/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/altera_reset_synchronizer.v
FH:/DSD/student_files_v2/de2-70_system_template/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/altera_reset_synchronizer.v
L0 24
R3
r1
!s85 0
31
!s108 1361661094.952000
!s107 H:/DSD/student_files_v2/de2-70_system_template/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/altera_reset_synchronizer.v|
!s90 -reportprogress|300|H:/DSD/student_files_v2/de2-70_system_template/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/altera_reset_synchronizer.v|-work|first_nios2_system_tb_rst_controller|
!s101 -O0
R4
