<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633647046809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633647046819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 07 18:50:46 2021 " "Processing started: Thu Oct 07 18:50:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633647046819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633647046819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile " "Command: quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633647046819 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1633647047548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "regfile_tb.v" "" { Text "E:/ECE550_Project1/Reg-file/regfile_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633647059472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633647059472 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "regfile regfile.v(7) " "Verilog Module Declaration warning at regfile.v(7): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"regfile\"" {  } { { "regfile.v" "" { Text "E:/ECE550_Project1/Reg-file/regfile.v" 7 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633647059473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "E:/ECE550_Project1/Reg-file/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633647059474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633647059474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe_ref.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe_ref.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe_ref " "Found entity 1: dffe_ref" {  } { { "dffe_ref.v" "" { Text "E:/ECE550_Project1/Reg-file/dffe_ref.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633647059475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633647059475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "E:/ECE550_Project1/Reg-file/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633647059476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633647059476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_imp.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_imp.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_imp " "Found entity 1: regfile_imp" {  } { { "regfile_imp.v" "" { Text "E:/ECE550_Project1/Reg-file/regfile_imp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633647059476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633647059476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2 " "Found entity 1: decoder_2" {  } { { "decoder_2.v" "" { Text "E:/ECE550_Project1/Reg-file/decoder_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633647059477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633647059477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3 " "Found entity 1: decoder_3" {  } { { "decoder_3.v" "" { Text "E:/ECE550_Project1/Reg-file/decoder_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633647059479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633647059479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_5.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_5 " "Found entity 1: decoder_5" {  } { { "decoder_5.v" "" { Text "E:/ECE550_Project1/Reg-file/decoder_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633647059481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633647059481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.v 1 1 " "Found 1 design units, including 1 entities, in source file tristate.v" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633647059481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633647059481 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfile " "Elaborating entity \"regfile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633647059514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5 decoder_5:dWrite " "Elaborating entity \"decoder_5\" for hierarchy \"decoder_5:dWrite\"" {  } { { "regfile.v" "dWrite" { Text "E:/ECE550_Project1/Reg-file/regfile.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633647059564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2 decoder_5:dWrite\|decoder_2:d2 " "Elaborating entity \"decoder_2\" for hierarchy \"decoder_5:dWrite\|decoder_2:d2\"" {  } { { "decoder_5.v" "d2" { Text "E:/ECE550_Project1/Reg-file/decoder_5.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633647059569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3 decoder_5:dWrite\|decoder_3:d3 " "Elaborating entity \"decoder_3\" for hierarchy \"decoder_5:dWrite\|decoder_3:d3\"" {  } { { "decoder_5.v" "d3" { Text "E:/ECE550_Project1/Reg-file/decoder_5.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633647059570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:reg0 " "Elaborating entity \"register\" for hierarchy \"register:reg0\"" {  } { { "regfile.v" "reg0" { Text "E:/ECE550_Project1/Reg-file/regfile.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633647059573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe_ref register:reg0\|dffe_ref:description\[0\].DFF1 " "Elaborating entity \"dffe_ref\" for hierarchy \"register:reg0\|dffe_ref:description\[0\].DFF1\"" {  } { { "register.v" "description\[0\].DFF1" { Text "E:/ECE550_Project1/Reg-file/register.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633647059576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:read_out\[0\].T1 " "Elaborating entity \"tristate\" for hierarchy \"tristate:read_out\[0\].T1\"" {  } { { "regfile.v" "read_out\[0\].T1" { Text "E:/ECE550_Project1/Reg-file/regfile.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633647059763 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[0\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[0\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[1\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[1\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[2\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[2\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[3\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[3\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[4\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[4\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[5\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[5\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[6\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[6\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[7\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[7\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[8\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[8\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[9\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[9\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[10\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[10\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[11\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[11\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[12\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[12\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[13\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[13\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[14\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[14\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[15\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[15\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[16\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[16\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[17\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[17\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[18\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[18\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[19\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[19\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[20\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[20\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[21\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[21\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[22\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[22\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[23\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[23\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[24\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[24\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[25\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[25\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[26\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[26\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[27\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[27\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[28\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[28\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[29\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[29\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[30\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[30\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T1\|out\[31\]~synth " "Node \"tristate:read_out\[0\].T1\|out\[31\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[0\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[0\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[1\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[1\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[2\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[2\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[3\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[3\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[4\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[4\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[5\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[5\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[6\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[6\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[7\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[7\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[8\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[8\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[9\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[9\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[10\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[10\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[11\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[11\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[12\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[12\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[13\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[13\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[14\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[14\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[15\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[15\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[16\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[16\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[17\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[17\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[18\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[18\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[19\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[19\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[20\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[20\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[21\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[21\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[22\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[22\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[23\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[23\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[24\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[24\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[25\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[25\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[26\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[26\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[27\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[27\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[28\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[28\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[29\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[29\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[30\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[30\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate:read_out\[0\].T2\|out\[31\]~synth " "Node \"tristate:read_out\[0\].T2\|out\[31\]~synth\"" {  } { { "tristate.v" "" { Text "E:/ECE550_Project1/Reg-file/tristate.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633647061556 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1633647061556 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1633647061681 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1633647063604 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633647063604 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2602 " "Implemented 2602 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1633647063923 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1633647063923 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2488 " "Implemented 2488 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1633647063923 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1633647063923 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4979 " "Peak virtual memory: 4979 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633647064025 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 07 18:51:04 2021 " "Processing ended: Thu Oct 07 18:51:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633647064025 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633647064025 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633647064025 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633647064025 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1633647065677 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633647065686 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 07 18:51:05 2021 " "Processing started: Thu Oct 07 18:51:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633647065686 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1633647065686 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off regfile -c regfile " "Command: quartus_fit --read_settings_files=off --write_settings_files=off regfile -c regfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1633647065687 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1633647065851 ""}
{ "Info" "0" "" "Project  = regfile" {  } {  } 0 0 "Project  = regfile" 0 0 "Fitter" 0 0 1633647065851 ""}
{ "Info" "0" "" "Revision = regfile" {  } {  } 0 0 "Revision = regfile" 0 0 "Fitter" 0 0 1633647065851 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1633647065953 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "regfile EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"regfile\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1633647065983 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1633647066128 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1633647066128 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1633647066500 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1633647066507 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633647066682 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633647066682 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633647066682 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633647066682 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633647066682 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633647066682 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633647066682 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633647066682 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633647066682 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1633647066682 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/ECE550_Project1/Reg-file/" { { 0 { 0 ""} 0 4024 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633647066690 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/ECE550_Project1/Reg-file/" { { 0 { 0 ""} 0 4026 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633647066690 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/ECE550_Project1/Reg-file/" { { 0 { 0 ""} 0 4028 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633647066690 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/ECE550_Project1/Reg-file/" { { 0 { 0 ""} 0 4030 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633647066690 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/ECE550_Project1/Reg-file/" { { 0 { 0 ""} 0 4032 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633647066690 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1633647066690 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1633647066694 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "114 114 " "No exact pin location assignment(s) for 114 pins of 114 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1633647068275 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "regfile.sdc " "Synopsys Design Constraints File file not found: 'regfile.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1633647068849 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1633647068850 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1633647068880 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1633647068880 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1633647068880 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1633647069248 ""}  } { { "regfile.v" "" { Text "E:/ECE550_Project1/Reg-file/regfile.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/ECE550_Project1/Reg-file/" { { 0 { 0 ""} 0 3981 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1633647069248 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ctrl_reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node ctrl_reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1633647069248 ""}  } { { "regfile.v" "" { Text "E:/ECE550_Project1/Reg-file/regfile.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/ECE550_Project1/Reg-file/" { { 0 { 0 ""} 0 3982 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1633647069248 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1633647069642 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1633647069643 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1633647069643 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1633647069649 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1633647069666 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1633647069682 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1633647069682 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1633647069687 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1633647069809 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1633647069809 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1633647069809 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "112 unused 2.5V 48 64 0 " "Number of I/O pins in group: 112 (unused VREF, 2.5V VCCIO, 48 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1633647069823 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1633647069823 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1633647069823 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1633647069825 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1633647069825 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1633647069825 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1633647069825 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1633647069825 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1633647069825 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1633647069825 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1633647069825 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1633647069825 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1633647069825 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633647070381 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1633647070387 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1633647076954 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633647078481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1633647078563 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1633647082821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633647082821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1633647083572 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "E:/ECE550_Project1/Reg-file/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 12 { 0 ""} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1633647090517 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1633647090517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1633647091440 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1633647091440 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1633647091440 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633647091442 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.19 " "Total time spent on timing analysis during the Fitter is 0.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1633647091737 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1633647091775 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1633647092881 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1633647092881 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1633647093877 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633647095372 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/ECE550_Project1/Reg-file/output_files/regfile.fit.smsg " "Generated suppressed messages file E:/ECE550_Project1/Reg-file/output_files/regfile.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1633647097351 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5506 " "Peak virtual memory: 5506 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633647098379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 07 18:51:38 2021 " "Processing ended: Thu Oct 07 18:51:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633647098379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633647098379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633647098379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1633647098379 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1633647099604 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633647099613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 07 18:51:39 2021 " "Processing started: Thu Oct 07 18:51:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633647099613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1633647099613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off regfile -c regfile " "Command: quartus_asm --read_settings_files=off --write_settings_files=off regfile -c regfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1633647099613 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1633647102684 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1633647102815 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633647103136 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 07 18:51:43 2021 " "Processing ended: Thu Oct 07 18:51:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633647103136 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633647103136 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633647103136 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1633647103136 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1633647103875 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1633647104895 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633647104906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 07 18:51:44 2021 " "Processing started: Thu Oct 07 18:51:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633647104906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1633647104906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta regfile -c regfile " "Command: quartus_sta regfile -c regfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1633647104906 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1633647105282 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1633647105614 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1633647105724 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1633647105724 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "regfile.sdc " "Synopsys Design Constraints File file not found: 'regfile.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1633647106313 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1633647106313 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1633647106320 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1633647106320 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1633647106337 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1633647106337 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1633647106342 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1633647106360 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1633647106360 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1633647106366 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1633647106372 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1633647106375 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1633647106377 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1633647106378 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1633647106378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633647106380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633647106380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1318.840 clock  " "   -3.000           -1318.840 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633647106380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1633647106380 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1633647106409 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1633647106441 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1633647107287 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1633647107379 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1633647107379 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1633647107387 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1633647107395 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1633647107397 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1633647107405 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1633647107406 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1633647107406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633647107408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633647107408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1318.840 clock  " "   -3.000           -1318.840 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633647107408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1633647107408 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1633647107437 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1633647107579 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1633647107581 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1633647107688 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1633647107690 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1633647107699 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1633647107700 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1633647107700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633647107703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633647107703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1090.610 clock  " "   -3.000           -1090.610 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633647107703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1633647107703 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1633647108205 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1633647108228 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5032 " "Peak virtual memory: 5032 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633647108331 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 07 18:51:48 2021 " "Processing ended: Thu Oct 07 18:51:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633647108331 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633647108331 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633647108331 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1633647108331 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1633647109629 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633647109640 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 07 18:51:49 2021 " "Processing started: Thu Oct 07 18:51:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633647109640 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1633647109640 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off regfile -c regfile " "Command: quartus_eda --read_settings_files=off --write_settings_files=off regfile -c regfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1633647109640 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile_7_1200mv_85c_slow.vo E:/ECE550_Project1/Reg-file/simulation/modelsim/ simulation " "Generated file regfile_7_1200mv_85c_slow.vo in folder \"E:/ECE550_Project1/Reg-file/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1633647111072 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile_7_1200mv_0c_slow.vo E:/ECE550_Project1/Reg-file/simulation/modelsim/ simulation " "Generated file regfile_7_1200mv_0c_slow.vo in folder \"E:/ECE550_Project1/Reg-file/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1633647111280 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile_min_1200mv_0c_fast.vo E:/ECE550_Project1/Reg-file/simulation/modelsim/ simulation " "Generated file regfile_min_1200mv_0c_fast.vo in folder \"E:/ECE550_Project1/Reg-file/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1633647111500 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile.vo E:/ECE550_Project1/Reg-file/simulation/modelsim/ simulation " "Generated file regfile.vo in folder \"E:/ECE550_Project1/Reg-file/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1633647111759 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile_7_1200mv_85c_v_slow.sdo E:/ECE550_Project1/Reg-file/simulation/modelsim/ simulation " "Generated file regfile_7_1200mv_85c_v_slow.sdo in folder \"E:/ECE550_Project1/Reg-file/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1633647111947 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile_7_1200mv_0c_v_slow.sdo E:/ECE550_Project1/Reg-file/simulation/modelsim/ simulation " "Generated file regfile_7_1200mv_0c_v_slow.sdo in folder \"E:/ECE550_Project1/Reg-file/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1633647112144 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile_min_1200mv_0c_v_fast.sdo E:/ECE550_Project1/Reg-file/simulation/modelsim/ simulation " "Generated file regfile_min_1200mv_0c_v_fast.sdo in folder \"E:/ECE550_Project1/Reg-file/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1633647112332 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile_v.sdo E:/ECE550_Project1/Reg-file/simulation/modelsim/ simulation " "Generated file regfile_v.sdo in folder \"E:/ECE550_Project1/Reg-file/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1633647112529 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633647112615 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 07 18:51:52 2021 " "Processing ended: Thu Oct 07 18:51:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633647112615 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633647112615 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633647112615 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1633647112615 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 77 s " "Quartus Prime Full Compilation was successful. 0 errors, 77 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1633647113475 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633212874302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633212874308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 03 06:14:34 2021 " "Processing started: Sun Oct 03 06:14:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633212874308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633212874308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile " "Command: quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633212874308 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1633212874525 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1633212874525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_5.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_5 " "Found entity 1: decoder_5" {  } { { "decoder_5.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/decoder_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633212881405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633212881405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3 " "Found entity 1: decoder_3" {  } { { "decoder_3.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/decoder_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633212881407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633212881407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2 " "Found entity 1: decoder_2" {  } { { "decoder_2.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/decoder_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633212881408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633212881408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "regfile_tb.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regfile_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633212881409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633212881409 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "regfile regfile.v(7) " "Verilog Module Declaration warning at regfile.v(7): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"regfile\"" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regfile.v" 7 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633212881411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633212881411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633212881411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe_ref.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe_ref.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe_ref " "Found entity 1: dffe_ref" {  } { { "dffe_ref.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/dffe_ref.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633212881413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633212881413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633212881414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633212881414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_imp.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_imp.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_imp " "Found entity 1: regfile_imp" {  } { { "regfile_imp.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regfile_imp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633212881415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633212881415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.v 1 1 " "Found 1 design units, including 1 entities, in source file tristate.v" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/tristate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633212881417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633212881417 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfile " "Elaborating entity \"regfile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633212881439 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "buffer_A regfile.v(45) " "Verilog HDL warning at regfile.v(45): object buffer_A used but never assigned" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regfile.v" 45 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1633212881442 "|regfile"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "buffer_B regfile.v(46) " "Verilog HDL warning at regfile.v(46): object buffer_B used but never assigned" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regfile.v" 46 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1633212881442 "|regfile"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buffer_A 0 regfile.v(45) " "Net \"buffer_A\" at regfile.v(45) has no driver or initial value, using a default initial value '0'" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regfile.v" 45 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1633212881449 "|regfile"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buffer_B 0 regfile.v(46) " "Net \"buffer_B\" at regfile.v(46) has no driver or initial value, using a default initial value '0'" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regfile.v" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1633212881449 "|regfile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5 decoder_5:dWrite " "Elaborating entity \"decoder_5\" for hierarchy \"decoder_5:dWrite\"" {  } { { "regfile.v" "dWrite" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regfile.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633212881491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2 decoder_5:dWrite\|decoder_2:d2 " "Elaborating entity \"decoder_2\" for hierarchy \"decoder_5:dWrite\|decoder_2:d2\"" {  } { { "decoder_5.v" "d2" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/decoder_5.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633212881492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3 decoder_5:dWrite\|decoder_3:d3 " "Elaborating entity \"decoder_3\" for hierarchy \"decoder_5:dWrite\|decoder_3:d3\"" {  } { { "decoder_5.v" "d3" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/decoder_5.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633212881493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:reg0 " "Elaborating entity \"register\" for hierarchy \"register:reg0\"" {  } { { "regfile.v" "reg0" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regfile.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633212881494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe_ref register:reg0\|dffe_ref:description\[0\].DFF1 " "Elaborating entity \"dffe_ref\" for hierarchy \"register:reg0\|dffe_ref:description\[0\].DFF1\"" {  } { { "register.v" "description\[0\].DFF1" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/register.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633212881496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:read_out\[0\].T1 " "Elaborating entity \"tristate\" for hierarchy \"tristate:read_out\[0\].T1\"" {  } { { "regfile.v" "read_out\[0\].T1" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regfile.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633212881615 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "32 " "32 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1633212882359 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "data_readRegA\[31\] GND pin " "The pin \"data_readRegA\[31\]\" is fed by GND" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regfile.v" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1633212882381 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1633212882381 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "pin data_readRegA\[31\] always-enabled I/O buffer \"data_readRegB\[0\]\" " "The pin \"data_readRegA\[31\]\" has multiple drivers due to the always-enabled I/O buffer \"data_readRegB\[0\]\"" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/regfile.v" 13 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1633212882382 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4958 " "Peak virtual memory: 4958 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633212882496 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 03 06:14:42 2021 " "Processing ended: Sun Oct 03 06:14:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633212882496 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633212882496 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633212882496 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633212882496 ""}
>>>>>>> f7ff96b18fc0a81580d59c30d29958413a48dc26
