

================================================================
== Vivado HLS Report for 'digitrec_knn_vote'
================================================================
* Date:           Wed Jun 16 13:43:50 2021

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        2-nn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.11|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   61|   61|   61|   61|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- KNNVOTE1   |   60|   60|         6|          -|          -|    10|    no    |
        | + KNNVOTE2  |    4|    4|         2|          -|          -|     2|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     70|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     50|
|Register         |        -|      -|      67|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      67|    120|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |              Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_119_p2                            |     +    |      0|  0|   4|           4|           1|
    |j_V_fu_143_p2                            |     +    |      0|  0|   2|           2|           1|
    |sum_fu_193_p2                            |     +    |      0|  0|   7|           7|           7|
    |tmp_s_fu_153_p2                          |     +    |      0|  0|   6|           6|           6|
    |exitcond1_fu_113_p2                      |   icmp   |      0|  0|   2|           4|           4|
    |exitcond_fu_137_p2                       |   icmp   |      0|  0|   2|           2|           3|
    |tmp_6_fu_167_p2                          |   icmp   |      0|  0|  11|          32|          32|
    |agg_result_V_0_agg_result_V_s_fu_173_p3  |  select  |      0|  0|   4|           1|           4|
    |min_2_min_fu_181_p3                      |  select  |      0|  0|  32|           1|          32|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                    |          |      0|  0|  70|          59|          90|
    +-----------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |   1|          5|    1|          5|
    |ap_return       |   4|          2|    4|          8|
    |i_val_V_reg_66  |   4|          2|    4|          8|
    |min_1_reg_101   |   7|          2|    7|         14|
    |min_reg_78      |  32|          2|   32|         64|
    |p_1_reg_90      |   2|          2|    2|          4|
    +----------------+----+-----------+-----+-----------+
    |Total           |  50|         15|   50|        103|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |agg_result_V_s_reg_54  |   4|   0|    4|          0|
    |ap_CS_fsm              |   4|   0|    4|          0|
    |ap_return_preg         |   4|   0|    4|          0|
    |i_V_reg_202            |   4|   0|    4|          0|
    |i_val_V_reg_66         |   4|   0|    4|          0|
    |j_V_reg_215            |   2|   0|    2|          0|
    |min_1_reg_101          |   7|   0|    7|          0|
    |min_reg_78             |  32|   0|   32|          0|
    |p_1_reg_90             |   2|   0|    2|          0|
    |tmp_10_cast_reg_207    |   4|   0|    6|          2|
    +-----------------------+----+----+-----+-----------+
    |Total                  |  67|   0|   69|          2|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------+-----+-----+------------+-------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | digitrec_knn_vote | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | digitrec_knn_vote | return value |
|ap_start            |  in |    1| ap_ctrl_hs | digitrec_knn_vote | return value |
|ap_done             | out |    1| ap_ctrl_hs | digitrec_knn_vote | return value |
|ap_idle             | out |    1| ap_ctrl_hs | digitrec_knn_vote | return value |
|ap_ready            | out |    1| ap_ctrl_hs | digitrec_knn_vote | return value |
|ap_return           | out |    4| ap_ctrl_hs | digitrec_knn_vote | return value |
|knn_set_V_address0  | out |    5|  ap_memory |     knn_set_V     |     array    |
|knn_set_V_ce0       | out |    1|  ap_memory |     knn_set_V     |     array    |
|knn_set_V_q0        |  in |    6|  ap_memory |     knn_set_V     |     array    |
+--------------------+-----+-----+------------+-------------------+--------------+

