-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "05/18/2024 00:47:35"

-- 
-- Device: Altera 5CEBA4F23C7 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	toplevel IS
    PORT (
	VGA_VS : OUT std_logic;
	CLOCK_50 : IN std_logic;
	key : IN std_logic_vector(1 DOWNTO 0);
	PS2_DAT : INOUT std_logic;
	PS2_CLK : INOUT std_logic;
	sw : IN std_logic_vector(9 DOWNTO 0);
	VGA_HS : OUT std_logic;
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	LEDR : OUT std_logic_vector(1 DOWNTO 0);
	VGA_B : OUT std_logic_vector(3 DOWNTO 3);
	VGA_G : OUT std_logic_vector(3 DOWNTO 3);
	VGA_R : OUT std_logic_vector(3 DOWNTO 3)
	);
END toplevel;

-- Design Ports Information
-- VGA_VS	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_HS	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_B[3]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_G[3]	=>  Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_R[3]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- PS2_DAT	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- PS2_CLK	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- key[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- key[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sw[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sw[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sw[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sw[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sw[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sw[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sw[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sw[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sw[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sw[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF toplevel IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_VGA_VS : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_key : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_sw : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_HS : std_logic;
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_VGA_B : std_logic_vector(3 DOWNTO 3);
SIGNAL ww_VGA_G : std_logic_vector(3 DOWNTO 3);
SIGNAL ww_VGA_R : std_logic_vector(3 DOWNTO 3);
SIGNAL \inst9|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ : std_logic;
SIGNAL \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\ : std_logic;
SIGNAL \PS2_CLK~input_o\ : std_logic;
SIGNAL \inst5|Equal2~0_combout\ : std_logic;
SIGNAL \inst5|Equal1~0_combout\ : std_logic;
SIGNAL \inst5|MOUSE_CLK_FILTER~0_combout\ : std_logic;
SIGNAL \inst5|MOUSE_CLK_FILTER~q\ : std_logic;
SIGNAL \inst5|SHIFTOUT[9]~feeder_combout\ : std_logic;
SIGNAL \inst5|inhibit_wait_count[0]~0_combout\ : std_logic;
SIGNAL \inst5|Add0~41_sumout\ : std_logic;
SIGNAL \inst5|Add0~42\ : std_logic;
SIGNAL \inst5|Add0~37_sumout\ : std_logic;
SIGNAL \inst5|Add0~38\ : std_logic;
SIGNAL \inst5|Add0~33_sumout\ : std_logic;
SIGNAL \inst5|Add0~34\ : std_logic;
SIGNAL \inst5|Add0~29_sumout\ : std_logic;
SIGNAL \inst5|Add0~30\ : std_logic;
SIGNAL \inst5|Add0~25_sumout\ : std_logic;
SIGNAL \inst5|Add0~26\ : std_logic;
SIGNAL \inst5|Add0~21_sumout\ : std_logic;
SIGNAL \inst5|Add0~22\ : std_logic;
SIGNAL \inst5|Add0~17_sumout\ : std_logic;
SIGNAL \inst5|Add0~18\ : std_logic;
SIGNAL \inst5|Add0~13_sumout\ : std_logic;
SIGNAL \inst5|Add0~14\ : std_logic;
SIGNAL \inst5|Add0~9_sumout\ : std_logic;
SIGNAL \inst5|Add0~10\ : std_logic;
SIGNAL \inst5|Add0~5_sumout\ : std_logic;
SIGNAL \inst5|Add0~6\ : std_logic;
SIGNAL \inst5|Add0~1_sumout\ : std_logic;
SIGNAL \inst5|Selector0~0_combout\ : std_logic;
SIGNAL \inst5|mouse_state.INHIBIT_TRANS~q\ : std_logic;
SIGNAL \PS2_DAT~input_o\ : std_logic;
SIGNAL \inst5|INCNT~0_combout\ : std_logic;
SIGNAL \inst5|Selector1~0_combout\ : std_logic;
SIGNAL \inst5|mouse_state.LOAD_COMMAND~q\ : std_logic;
SIGNAL \inst5|mouse_state.LOAD_COMMAND2~DUPLICATE_q\ : std_logic;
SIGNAL \inst5|OUTCNT~3_combout\ : std_logic;
SIGNAL \inst5|send_char~0_combout\ : std_logic;
SIGNAL \inst5|send_char~feeder_combout\ : std_logic;
SIGNAL \inst5|send_char~q\ : std_logic;
SIGNAL \inst5|output_ready~0_combout\ : std_logic;
SIGNAL \inst5|OUTCNT~1_combout\ : std_logic;
SIGNAL \inst5|OUTCNT~2_combout\ : std_logic;
SIGNAL \inst5|OUTCNT~0_combout\ : std_logic;
SIGNAL \inst5|LessThan0~0_combout\ : std_logic;
SIGNAL \inst5|output_ready~q\ : std_logic;
SIGNAL \inst5|Selector3~0_combout\ : std_logic;
SIGNAL \inst5|mouse_state.WAIT_OUTPUT_READY~q\ : std_logic;
SIGNAL \inst5|INCNT[3]~1_combout\ : std_logic;
SIGNAL \inst5|INCNT~2_combout\ : std_logic;
SIGNAL \inst5|INCNT~4_combout\ : std_logic;
SIGNAL \inst5|INCNT[0]~feeder_combout\ : std_logic;
SIGNAL \inst5|INCNT~3_combout\ : std_logic;
SIGNAL \inst5|READ_CHAR~0_combout\ : std_logic;
SIGNAL \inst5|READ_CHAR~q\ : std_logic;
SIGNAL \inst5|LessThan1~0_combout\ : std_logic;
SIGNAL \inst5|iready_set~0_combout\ : std_logic;
SIGNAL \inst5|iready_set~q\ : std_logic;
SIGNAL \inst5|Selector4~0_combout\ : std_logic;
SIGNAL \inst5|mouse_state.WAIT_CMD_ACK~q\ : std_logic;
SIGNAL \inst5|mouse_state.INPUT_PACKETS~0_combout\ : std_logic;
SIGNAL \inst5|mouse_state.INPUT_PACKETS~q\ : std_logic;
SIGNAL \inst5|mouse_state.LOAD_COMMAND2~q\ : std_logic;
SIGNAL \inst5|Selector6~0_combout\ : std_logic;
SIGNAL \inst5|send_data~q\ : std_logic;
SIGNAL \inst5|MOUSE_DATA_BUF~0_combout\ : std_logic;
SIGNAL \inst5|SHIFTOUT[8]~3_combout\ : std_logic;
SIGNAL \inst5|SHIFTOUT[4]~2_combout\ : std_logic;
SIGNAL \inst5|SHIFTOUT[3]~1_combout\ : std_logic;
SIGNAL \inst5|SHIFTOUT[2]~0_combout\ : std_logic;
SIGNAL \inst5|MOUSE_DATA_BUF~q\ : std_logic;
SIGNAL \inst5|WideOr4~combout\ : std_logic;
SIGNAL \inst2|Add1~37_sumout\ : std_logic;
SIGNAL \inst2|Add0~25_sumout\ : std_logic;
SIGNAL \inst2|Add0~26\ : std_logic;
SIGNAL \inst2|Add0~21_sumout\ : std_logic;
SIGNAL \inst2|Add0~22\ : std_logic;
SIGNAL \inst2|Add0~13_sumout\ : std_logic;
SIGNAL \inst2|Add0~14\ : std_logic;
SIGNAL \inst2|Add0~9_sumout\ : std_logic;
SIGNAL \inst2|Add0~10\ : std_logic;
SIGNAL \inst2|Add0~17_sumout\ : std_logic;
SIGNAL \inst2|Add0~18\ : std_logic;
SIGNAL \inst2|Add0~5_sumout\ : std_logic;
SIGNAL \inst2|Add0~6\ : std_logic;
SIGNAL \inst2|Add0~1_sumout\ : std_logic;
SIGNAL \inst2|Add0~2\ : std_logic;
SIGNAL \inst2|Add0~37_sumout\ : std_logic;
SIGNAL \inst2|Add0~38\ : std_logic;
SIGNAL \inst2|Add0~34\ : std_logic;
SIGNAL \inst2|Add0~29_sumout\ : std_logic;
SIGNAL \inst2|Equal0~0_combout\ : std_logic;
SIGNAL \inst2|h_count[7]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|Equal0~1_combout\ : std_logic;
SIGNAL \inst2|Add0~33_sumout\ : std_logic;
SIGNAL \inst2|h_count[8]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|Equal1~0_combout\ : std_logic;
SIGNAL \inst2|h_count[0]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|LessThan1~0_combout\ : std_logic;
SIGNAL \inst2|h_count[3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|process_0~4_combout\ : std_logic;
SIGNAL \inst2|v_count[7]~0_combout\ : std_logic;
SIGNAL \inst2|Add1~2\ : std_logic;
SIGNAL \inst2|Add1~5_sumout\ : std_logic;
SIGNAL \inst2|v_count[3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|Add1~6\ : std_logic;
SIGNAL \inst2|Add1~29_sumout\ : std_logic;
SIGNAL \inst2|Add1~30\ : std_logic;
SIGNAL \inst2|Add1~21_sumout\ : std_logic;
SIGNAL \inst2|Add1~22\ : std_logic;
SIGNAL \inst2|Add1~17_sumout\ : std_logic;
SIGNAL \inst2|Add1~18\ : std_logic;
SIGNAL \inst2|Add1~9_sumout\ : std_logic;
SIGNAL \inst2|Add1~10\ : std_logic;
SIGNAL \inst2|Add1~13_sumout\ : std_logic;
SIGNAL \inst2|Add1~14\ : std_logic;
SIGNAL \inst2|Add1~25_sumout\ : std_logic;
SIGNAL \inst2|v_count[5]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|v_count[8]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|process_0~5_combout\ : std_logic;
SIGNAL \inst2|process_0~6_combout\ : std_logic;
SIGNAL \inst2|process_0~7_combout\ : std_logic;
SIGNAL \inst2|Add1~38\ : std_logic;
SIGNAL \inst2|Add1~33_sumout\ : std_logic;
SIGNAL \inst2|Add1~34\ : std_logic;
SIGNAL \inst2|Add1~1_sumout\ : std_logic;
SIGNAL \inst2|process_0~0_combout\ : std_logic;
SIGNAL \inst2|LessThan7~0_combout\ : std_logic;
SIGNAL \inst2|process_0~1_combout\ : std_logic;
SIGNAL \inst2|vert_sync~q\ : std_logic;
SIGNAL \inst2|vert_sync_out~q\ : std_logic;
SIGNAL \inst2|process_0~3_combout\ : std_logic;
SIGNAL \inst2|process_0~2_combout\ : std_logic;
SIGNAL \inst2|process_0~8_combout\ : std_logic;
SIGNAL \inst2|horiz_sync~q\ : std_logic;
SIGNAL \inst2|horiz_sync_out~q\ : std_logic;
SIGNAL \inst5|PACKET_COUNT~0_combout\ : std_logic;
SIGNAL \inst5|PACKET_CHAR2[7]~0_combout\ : std_logic;
SIGNAL \inst5|new_cursor_column[5]~0_combout\ : std_logic;
SIGNAL \inst5|SHIFTIN[1]~0_combout\ : std_logic;
SIGNAL \inst5|SHIFTIN[4]~feeder_combout\ : std_logic;
SIGNAL \inst5|SHIFTIN[2]~feeder_combout\ : std_logic;
SIGNAL \inst5|PACKET_CHAR3[0]~feeder_combout\ : std_logic;
SIGNAL \inst5|Equal4~0_combout\ : std_logic;
SIGNAL \inst5|right_button~0_combout\ : std_logic;
SIGNAL \inst5|PACKET_CHAR3[5]~feeder_combout\ : std_logic;
SIGNAL \inst5|PACKET_CHAR3[3]~feeder_combout\ : std_logic;
SIGNAL \inst5|Equal3~0_combout\ : std_logic;
SIGNAL \inst5|Add4~29_sumout\ : std_logic;
SIGNAL \inst5|new_cursor_row[9]~0_combout\ : std_logic;
SIGNAL \inst5|Add4~10\ : std_logic;
SIGNAL \inst5|Add4~11\ : std_logic;
SIGNAL \inst5|Add4~25_sumout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \inst5|cursor_row~9_combout\ : std_logic;
SIGNAL \inst5|PACKET_CHAR1[1]~0_combout\ : std_logic;
SIGNAL \inst5|Add4~26\ : std_logic;
SIGNAL \inst5|Add4~27\ : std_logic;
SIGNAL \inst5|Add4~21_sumout\ : std_logic;
SIGNAL \inst5|cursor_row~8_combout\ : std_logic;
SIGNAL \inst5|Add4~22\ : std_logic;
SIGNAL \inst5|Add4~23\ : std_logic;
SIGNAL \inst5|Add4~17_sumout\ : std_logic;
SIGNAL \inst5|Add4~19\ : std_logic;
SIGNAL \inst5|Add4~13_sumout\ : std_logic;
SIGNAL \inst5|LessThan5~0_combout\ : std_logic;
SIGNAL \inst5|LessThan5~1_combout\ : std_logic;
SIGNAL \inst5|cursor_row~7_combout\ : std_logic;
SIGNAL \inst5|Add4~18\ : std_logic;
SIGNAL \inst5|Add4~15\ : std_logic;
SIGNAL \inst5|Add4~39\ : std_logic;
SIGNAL \inst5|Add4~35\ : std_logic;
SIGNAL \inst5|Add4~31\ : std_logic;
SIGNAL \inst5|Add4~6\ : std_logic;
SIGNAL \inst5|Add4~7\ : std_logic;
SIGNAL \inst5|Add4~1_sumout\ : std_logic;
SIGNAL \inst5|cursor_row~14_combout\ : std_logic;
SIGNAL \inst5|cursor_row~6_combout\ : std_logic;
SIGNAL \inst5|Add4~14\ : std_logic;
SIGNAL \inst5|Add4~37_sumout\ : std_logic;
SIGNAL \inst5|cursor_row~10_combout\ : std_logic;
SIGNAL \inst5|cursor_row~11_combout\ : std_logic;
SIGNAL \inst5|Add4~38\ : std_logic;
SIGNAL \inst5|Add4~33_sumout\ : std_logic;
SIGNAL \inst5|cursor_row~3_combout\ : std_logic;
SIGNAL \inst5|cursor_row~4_combout\ : std_logic;
SIGNAL \inst5|Add4~34\ : std_logic;
SIGNAL \inst5|Add4~30\ : std_logic;
SIGNAL \inst5|Add4~5_sumout\ : std_logic;
SIGNAL \inst5|RECV_UART~3_combout\ : std_logic;
SIGNAL \inst5|RECV_UART~0_combout\ : std_logic;
SIGNAL \inst5|cursor_row~5_combout\ : std_logic;
SIGNAL \inst5|Add4~9_sumout\ : std_logic;
SIGNAL \inst5|cursor_row~13_combout\ : std_logic;
SIGNAL \inst5|cursor_row~12_combout\ : std_logic;
SIGNAL \inst5|cursor_row~0_combout\ : std_logic;
SIGNAL \inst5|cursor_row~1_combout\ : std_logic;
SIGNAL \inst5|cursor_row~2_combout\ : std_logic;
SIGNAL \inst6|SevenSeg_out~0_combout\ : std_logic;
SIGNAL \inst6|SevenSeg_out[5]~1_combout\ : std_logic;
SIGNAL \inst6|SevenSeg_out[4]~2_combout\ : std_logic;
SIGNAL \inst6|SevenSeg_out[3]~3_combout\ : std_logic;
SIGNAL \inst6|SevenSeg_out[2]~4_combout\ : std_logic;
SIGNAL \inst6|SevenSeg_out[1]~5_combout\ : std_logic;
SIGNAL \inst6|SevenSeg_out[3]~6_combout\ : std_logic;
SIGNAL \inst5|PACKET_CHAR2[7]~feeder_combout\ : std_logic;
SIGNAL \inst5|PACKET_CHAR2[7]~1_combout\ : std_logic;
SIGNAL \inst5|PACKET_CHAR2[0]~feeder_combout\ : std_logic;
SIGNAL \inst5|PACKET_CHAR2[6]~feeder_combout\ : std_logic;
SIGNAL \inst5|PACKET_CHAR2[1]~feeder_combout\ : std_logic;
SIGNAL \inst5|cursor_column~9_combout\ : std_logic;
SIGNAL \inst5|Add5~18\ : std_logic;
SIGNAL \inst5|Add5~37_sumout\ : std_logic;
SIGNAL \inst5|PACKET_CHAR2[3]~feeder_combout\ : std_logic;
SIGNAL \inst5|cursor_column~7_combout\ : std_logic;
SIGNAL \inst5|Add5~38\ : std_logic;
SIGNAL \inst5|Add5~33_sumout\ : std_logic;
SIGNAL \inst5|cursor_column~8_combout\ : std_logic;
SIGNAL \inst5|Add5~34\ : std_logic;
SIGNAL \inst5|Add5~29_sumout\ : std_logic;
SIGNAL \inst5|PACKET_CHAR2[4]~feeder_combout\ : std_logic;
SIGNAL \inst5|cursor_column~6_combout\ : std_logic;
SIGNAL \inst5|Add5~30\ : std_logic;
SIGNAL \inst5|Add5~25_sumout\ : std_logic;
SIGNAL \inst5|PACKET_CHAR2[5]~feeder_combout\ : std_logic;
SIGNAL \inst5|Add5~26\ : std_logic;
SIGNAL \inst5|Add5~21_sumout\ : std_logic;
SIGNAL \inst5|RECV_UART~1_combout\ : std_logic;
SIGNAL \inst5|cursor_column~5_combout\ : std_logic;
SIGNAL \inst5|Add5~22\ : std_logic;
SIGNAL \inst5|Add5~1_sumout\ : std_logic;
SIGNAL \inst7|Equal0~0_combout\ : std_logic;
SIGNAL \inst5|LessThan9~0_combout\ : std_logic;
SIGNAL \inst5|cursor_column~0_combout\ : std_logic;
SIGNAL \inst5|Add5~2\ : std_logic;
SIGNAL \inst5|Add5~9_sumout\ : std_logic;
SIGNAL \inst5|cursor_column~4_combout\ : std_logic;
SIGNAL \inst5|Add5~17_sumout\ : std_logic;
SIGNAL \inst5|RECV_UART~2_combout\ : std_logic;
SIGNAL \inst5|cursor_column[9]~1_combout\ : std_logic;
SIGNAL \inst5|Add5~6\ : std_logic;
SIGNAL \inst5|Add5~13_sumout\ : std_logic;
SIGNAL \inst5|cursor_column~3_combout\ : std_logic;
SIGNAL \inst5|Add5~10\ : std_logic;
SIGNAL \inst5|Add5~5_sumout\ : std_logic;
SIGNAL \inst5|cursor_column~2_combout\ : std_logic;
SIGNAL \inst7|SevenSeg_out[6]~0_combout\ : std_logic;
SIGNAL \inst7|SevenSeg_out[5]~6_combout\ : std_logic;
SIGNAL \inst7|SevenSeg_out[4]~1_combout\ : std_logic;
SIGNAL \inst7|SevenSeg_out[3]~5_combout\ : std_logic;
SIGNAL \inst7|SevenSeg_out[2]~4_combout\ : std_logic;
SIGNAL \inst7|SevenSeg_out[1]~3_combout\ : std_logic;
SIGNAL \inst7|SevenSeg_out[0]~2_combout\ : std_logic;
SIGNAL \inst5|PACKET_CHAR1[1]~feeder_combout\ : std_logic;
SIGNAL \inst5|PACKET_CHAR1[1]~1_combout\ : std_logic;
SIGNAL \inst5|right_button~feeder_combout\ : std_logic;
SIGNAL \inst5|right_button~q\ : std_logic;
SIGNAL \inst5|PACKET_CHAR1[0]~feeder_combout\ : std_logic;
SIGNAL \inst5|left_button~feeder_combout\ : std_logic;
SIGNAL \inst5|left_button~q\ : std_logic;
SIGNAL \inst3|top_cloud_x_pos[1]~0_combout\ : std_logic;
SIGNAL \inst3|Add15~38_cout\ : std_logic;
SIGNAL \inst3|Add15~29_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud_x_pos[2]~feeder_combout\ : std_logic;
SIGNAL \inst3|Add15~30\ : std_logic;
SIGNAL \inst3|Add15~25_sumout\ : std_logic;
SIGNAL \inst3|Add15~26\ : std_logic;
SIGNAL \inst3|Add15~21_sumout\ : std_logic;
SIGNAL \inst3|Add15~22\ : std_logic;
SIGNAL \inst3|Add15~17_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud_x_pos[5]~feeder_combout\ : std_logic;
SIGNAL \inst3|Add15~18\ : std_logic;
SIGNAL \inst3|Add15~13_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud_x_pos[6]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|Add15~14\ : std_logic;
SIGNAL \inst3|Add15~9_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud_x_pos[7]~feeder_combout\ : std_logic;
SIGNAL \inst3|bottom_cloud_x_pos[7]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|Add15~10\ : std_logic;
SIGNAL \inst3|Add15~5_sumout\ : std_logic;
SIGNAL \inst3|Add15~6\ : std_logic;
SIGNAL \inst3|Add15~1_sumout\ : std_logic;
SIGNAL \inst2|LessThan6~0_combout\ : std_logic;
SIGNAL \inst3|Add7~2_combout\ : std_logic;
SIGNAL \inst3|LessThan9~8_combout\ : std_logic;
SIGNAL \inst3|LessThan9~6_combout\ : std_logic;
SIGNAL \inst3|LessThan9~5_combout\ : std_logic;
SIGNAL \inst2|h_count[6]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|Add4~18\ : std_logic;
SIGNAL \inst3|Add4~14\ : std_logic;
SIGNAL \inst3|Add4~10\ : std_logic;
SIGNAL \inst3|Add4~6\ : std_logic;
SIGNAL \inst3|Add4~2\ : std_logic;
SIGNAL \inst3|Add4~21_sumout\ : std_logic;
SIGNAL \inst3|Add4~1_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud_on~0_combout\ : std_logic;
SIGNAL \inst2|LessThan7~1_combout\ : std_logic;
SIGNAL \inst8|Add2~25_sumout\ : std_logic;
SIGNAL \inst8|Add0~105_sumout\ : std_logic;
SIGNAL \inst8|Add0~106\ : std_logic;
SIGNAL \inst8|Add0~101_sumout\ : std_logic;
SIGNAL \inst8|Add0~102\ : std_logic;
SIGNAL \inst8|Add0~97_sumout\ : std_logic;
SIGNAL \inst8|Add0~98\ : std_logic;
SIGNAL \inst8|Add0~93_sumout\ : std_logic;
SIGNAL \inst8|Add0~94\ : std_logic;
SIGNAL \inst8|Add0~89_sumout\ : std_logic;
SIGNAL \inst8|Add0~90\ : std_logic;
SIGNAL \inst8|Add0~85_sumout\ : std_logic;
SIGNAL \inst8|Add0~86\ : std_logic;
SIGNAL \inst8|Add0~81_sumout\ : std_logic;
SIGNAL \inst8|Add0~82\ : std_logic;
SIGNAL \inst8|Add0~77_sumout\ : std_logic;
SIGNAL \inst8|Add0~78\ : std_logic;
SIGNAL \inst8|Add0~25_sumout\ : std_logic;
SIGNAL \inst8|Add0~26\ : std_logic;
SIGNAL \inst8|Add0~21_sumout\ : std_logic;
SIGNAL \inst8|Add0~22\ : std_logic;
SIGNAL \inst8|Add0~29_sumout\ : std_logic;
SIGNAL \inst8|counter[10]~DUPLICATE_q\ : std_logic;
SIGNAL \inst8|Add0~30\ : std_logic;
SIGNAL \inst8|Add0~33_sumout\ : std_logic;
SIGNAL \inst8|Add0~34\ : std_logic;
SIGNAL \inst8|Add0~17_sumout\ : std_logic;
SIGNAL \inst8|Add0~18\ : std_logic;
SIGNAL \inst8|Add0~37_sumout\ : std_logic;
SIGNAL \inst8|Add0~38\ : std_logic;
SIGNAL \inst8|Add0~41_sumout\ : std_logic;
SIGNAL \inst8|Add0~42\ : std_logic;
SIGNAL \inst8|Add0~45_sumout\ : std_logic;
SIGNAL \inst8|Add0~46\ : std_logic;
SIGNAL \inst8|Add0~49_sumout\ : std_logic;
SIGNAL \inst8|Add0~50\ : std_logic;
SIGNAL \inst8|Add0~13_sumout\ : std_logic;
SIGNAL \inst8|Add0~14\ : std_logic;
SIGNAL \inst8|Add0~9_sumout\ : std_logic;
SIGNAL \inst8|Add0~10\ : std_logic;
SIGNAL \inst8|Add0~5_sumout\ : std_logic;
SIGNAL \inst8|Add0~6\ : std_logic;
SIGNAL \inst8|Add0~53_sumout\ : std_logic;
SIGNAL \inst8|Add0~54\ : std_logic;
SIGNAL \inst8|Add0~57_sumout\ : std_logic;
SIGNAL \inst8|Add0~58\ : std_logic;
SIGNAL \inst8|Add0~61_sumout\ : std_logic;
SIGNAL \inst8|Add0~62\ : std_logic;
SIGNAL \inst8|Add0~65_sumout\ : std_logic;
SIGNAL \inst8|Add0~66\ : std_logic;
SIGNAL \inst8|Add0~69_sumout\ : std_logic;
SIGNAL \inst8|LessThan0~3_combout\ : std_logic;
SIGNAL \inst8|Add0~70\ : std_logic;
SIGNAL \inst8|Add0~1_sumout\ : std_logic;
SIGNAL \inst8|Add0~2\ : std_logic;
SIGNAL \inst8|Add0~73_sumout\ : std_logic;
SIGNAL \inst8|counter[14]~DUPLICATE_q\ : std_logic;
SIGNAL \inst8|LessThan0~1_combout\ : std_logic;
SIGNAL \inst8|counter[11]~DUPLICATE_q\ : std_logic;
SIGNAL \inst8|LessThan0~0_combout\ : std_logic;
SIGNAL \inst8|LessThan0~2_combout\ : std_logic;
SIGNAL \inst8|LessThan0~4_combout\ : std_logic;
SIGNAL \inst8|current_state[0]~DUPLICATE_q\ : std_logic;
SIGNAL \inst8|current_state[3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst8|Add2~26\ : std_logic;
SIGNAL \inst8|Add2~22\ : std_logic;
SIGNAL \inst8|Add2~6\ : std_logic;
SIGNAL \inst8|Add2~1_sumout\ : std_logic;
SIGNAL \inst8|current_state~0_combout\ : std_logic;
SIGNAL \inst8|Add1~0_combout\ : std_logic;
SIGNAL \inst8|LessThan2~1_combout\ : std_logic;
SIGNAL \inst8|Add2~2\ : std_logic;
SIGNAL \inst8|Add2~10\ : std_logic;
SIGNAL \inst8|Add2~13_sumout\ : std_logic;
SIGNAL \inst8|current_state~3_combout\ : std_logic;
SIGNAL \inst8|Add2~9_sumout\ : std_logic;
SIGNAL \inst8|current_state~2_combout\ : std_logic;
SIGNAL \inst8|current_state[5]~DUPLICATE_q\ : std_logic;
SIGNAL \inst8|Add1~1_combout\ : std_logic;
SIGNAL \inst8|Add2~14\ : std_logic;
SIGNAL \inst8|Add2~17_sumout\ : std_logic;
SIGNAL \inst8|current_state~4_combout\ : std_logic;
SIGNAL \inst8|LessThan2~0_combout\ : std_logic;
SIGNAL \inst8|current_state~6_combout\ : std_logic;
SIGNAL \inst8|current_state[0]~7_combout\ : std_logic;
SIGNAL \inst8|LessThan1~0_combout\ : std_logic;
SIGNAL \inst8|LessThan1~1_combout\ : std_logic;
SIGNAL \inst8|Add2~5_sumout\ : std_logic;
SIGNAL \inst8|current_state~1_combout\ : std_logic;
SIGNAL \inst8|Add2~21_sumout\ : std_logic;
SIGNAL \inst8|current_state~5_combout\ : std_logic;
SIGNAL \inst3|Add9~0_combout\ : std_logic;
SIGNAL \inst3|LessThan11~6_combout\ : std_logic;
SIGNAL \inst3|LessThan9~7_combout\ : std_logic;
SIGNAL \inst3|Add15~2\ : std_logic;
SIGNAL \inst3|Add15~33_sumout\ : std_logic;
SIGNAL \inst3|bottom_cloud_x_pos[10]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|bottom_cloud_on~1_combout\ : std_logic;
SIGNAL \inst3|LessThan11~0_combout\ : std_logic;
SIGNAL \inst2|v_count[6]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|Add6~38_cout\ : std_logic;
SIGNAL \inst3|Add6~34_cout\ : std_logic;
SIGNAL \inst3|Add6~30_cout\ : std_logic;
SIGNAL \inst3|Add6~26_cout\ : std_logic;
SIGNAL \inst3|Add6~22_cout\ : std_logic;
SIGNAL \inst3|Add6~6\ : std_logic;
SIGNAL \inst3|Add6~9_sumout\ : std_logic;
SIGNAL \inst3|Add6~5_sumout\ : std_logic;
SIGNAL \inst3|Add6~10\ : std_logic;
SIGNAL \inst3|Add6~14\ : std_logic;
SIGNAL \inst3|Add6~18\ : std_logic;
SIGNAL \inst3|Add6~1_sumout\ : std_logic;
SIGNAL \inst3|Add6~17_sumout\ : std_logic;
SIGNAL \inst3|Add6~13_sumout\ : std_logic;
SIGNAL \inst3|LessThan10~0_combout\ : std_logic;
SIGNAL \inst3|Add9~3_combout\ : std_logic;
SIGNAL \inst3|Add9~4_combout\ : std_logic;
SIGNAL \inst3|LessThan11~3_combout\ : std_logic;
SIGNAL \inst3|LessThan11~2_combout\ : std_logic;
SIGNAL \inst3|LessThan11~4_combout\ : std_logic;
SIGNAL \inst3|Add9~2_combout\ : std_logic;
SIGNAL \inst3|Add9~1_combout\ : std_logic;
SIGNAL \inst3|LessThan11~1_combout\ : std_logic;
SIGNAL \inst3|LessThan11~5_combout\ : std_logic;
SIGNAL \inst3|Add7~1_combout\ : std_logic;
SIGNAL \inst3|LessThan9~0_combout\ : std_logic;
SIGNAL \inst2|h_count[1]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|h_count[2]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|LessThan9~2_combout\ : std_logic;
SIGNAL \inst3|LessThan9~1_combout\ : std_logic;
SIGNAL \inst3|bottom_cloud_x_pos[3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|LessThan9~3_combout\ : std_logic;
SIGNAL \inst3|Add7~0_combout\ : std_logic;
SIGNAL \inst3|LessThan9~4_combout\ : std_logic;
SIGNAL \inst3|bottom_cloud_on~2_combout\ : std_logic;
SIGNAL \inst10|LessThan11~0_combout\ : std_logic;
SIGNAL \inst10|LessThan4~0_combout\ : std_logic;
SIGNAL \inst10|char_address~16_combout\ : std_logic;
SIGNAL \inst10|char_address~6_combout\ : std_logic;
SIGNAL \inst10|char_address~7_combout\ : std_logic;
SIGNAL \inst10|char_address~15_combout\ : std_logic;
SIGNAL \sw[2]~input_o\ : std_logic;
SIGNAL \sw[3]~input_o\ : std_logic;
SIGNAL \inst10|Equal10~1_combout\ : std_logic;
SIGNAL \sw[8]~input_o\ : std_logic;
SIGNAL \sw[6]~input_o\ : std_logic;
SIGNAL \sw[9]~input_o\ : std_logic;
SIGNAL \sw[5]~input_o\ : std_logic;
SIGNAL \sw[7]~input_o\ : std_logic;
SIGNAL \sw[4]~input_o\ : std_logic;
SIGNAL \inst10|Equal10~0_combout\ : std_logic;
SIGNAL \sw[0]~input_o\ : std_logic;
SIGNAL \sw[1]~input_o\ : std_logic;
SIGNAL \inst10|Equal11~0_combout\ : std_logic;
SIGNAL \inst10|char_address[2]~17_combout\ : std_logic;
SIGNAL \inst10|LessThan4~1_combout\ : std_logic;
SIGNAL \inst10|char_address~10_combout\ : std_logic;
SIGNAL \inst10|char_address~13_combout\ : std_logic;
SIGNAL \inst10|char_address~14_combout\ : std_logic;
SIGNAL \inst10|Equal10~2_combout\ : std_logic;
SIGNAL \inst10|LessThan4~2_combout\ : std_logic;
SIGNAL \inst10|char_address~23_combout\ : std_logic;
SIGNAL \inst10|char_address~25_combout\ : std_logic;
SIGNAL \inst10|char_address~20_combout\ : std_logic;
SIGNAL \inst10|LessThan18~0_combout\ : std_logic;
SIGNAL \inst10|LessThan19~0_combout\ : std_logic;
SIGNAL \inst10|char_address[0]~27_combout\ : std_logic;
SIGNAL \inst10|char_address~11_combout\ : std_logic;
SIGNAL \inst10|char_address~8_combout\ : std_logic;
SIGNAL \inst10|LessThan16~0_combout\ : std_logic;
SIGNAL \inst10|char_address[0]~26_combout\ : std_logic;
SIGNAL \inst10|char_address~18_combout\ : std_logic;
SIGNAL \inst10|char_address~19_combout\ : std_logic;
SIGNAL \inst10|char_address~4_combout\ : std_logic;
SIGNAL \inst10|char_address[0]~24_combout\ : std_logic;
SIGNAL \inst10|char_address~21_combout\ : std_logic;
SIGNAL \inst10|char_address~22_combout\ : std_logic;
SIGNAL \inst10|char_address[0]~28_combout\ : std_logic;
SIGNAL \inst10|char_address~30_combout\ : std_logic;
SIGNAL \inst10|char_address~29_combout\ : std_logic;
SIGNAL \inst10|char_address[1]~31_combout\ : std_logic;
SIGNAL \inst10|char_address~9_combout\ : std_logic;
SIGNAL \inst10|char_address~12_combout\ : std_logic;
SIGNAL \inst10|char_address[0]~32_combout\ : std_logic;
SIGNAL \inst10|char_address~2_combout\ : std_logic;
SIGNAL \inst10|char_address~0_combout\ : std_logic;
SIGNAL \inst10|char_address~1_combout\ : std_logic;
SIGNAL \inst10|char_address~3_combout\ : std_logic;
SIGNAL \inst10|char_address~5_combout\ : std_logic;
SIGNAL \inst10|Equal11~1_combout\ : std_logic;
SIGNAL \inst3|Add0~0_combout\ : std_logic;
SIGNAL \inst10|char_address~33_combout\ : std_logic;
SIGNAL \inst10|char_address[0]~34_combout\ : std_logic;
SIGNAL \inst10|LessThan29~0_combout\ : std_logic;
SIGNAL \inst10|char_address~35_combout\ : std_logic;
SIGNAL \inst10|char_address[3]~50_combout\ : std_logic;
SIGNAL \inst10|char_address~36_combout\ : std_logic;
SIGNAL \inst10|char_address[2]~40_combout\ : std_logic;
SIGNAL \inst10|char_address~39_combout\ : std_logic;
SIGNAL \inst10|char_address~37_combout\ : std_logic;
SIGNAL \inst10|char_address[2]~42_combout\ : std_logic;
SIGNAL \inst10|char_address~38_combout\ : std_logic;
SIGNAL \inst10|Equal10~3_combout\ : std_logic;
SIGNAL \inst10|char_address~41_combout\ : std_logic;
SIGNAL \inst10|char_address~44_combout\ : std_logic;
SIGNAL \inst10|char_address~43_combout\ : std_logic;
SIGNAL \inst10|char_address~46_combout\ : std_logic;
SIGNAL \inst10|char_address~45_combout\ : std_logic;
SIGNAL \inst10|char_address~48_combout\ : std_logic;
SIGNAL \inst10|char_address~47_combout\ : std_logic;
SIGNAL \inst10|char_address~49_combout\ : std_logic;
SIGNAL \inst10|char_address[2]~51_combout\ : std_logic;
SIGNAL \inst10|char_address[0]~107_combout\ : std_logic;
SIGNAL \inst10|char_address~52_combout\ : std_logic;
SIGNAL \inst10|char_address[2]~105_combout\ : std_logic;
SIGNAL \inst3|Add16~1_sumout\ : std_logic;
SIGNAL \inst3|current_score[0]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|Add16~2\ : std_logic;
SIGNAL \inst3|Add16~13_sumout\ : std_logic;
SIGNAL \inst3|Add16~14\ : std_logic;
SIGNAL \inst3|Add16~9_sumout\ : std_logic;
SIGNAL \inst3|Add16~10\ : std_logic;
SIGNAL \inst3|Add16~5_sumout\ : std_logic;
SIGNAL \inst3|Add16~6\ : std_logic;
SIGNAL \inst3|Add16~45_sumout\ : std_logic;
SIGNAL \inst3|current_score~3_combout\ : std_logic;
SIGNAL \inst3|current_score[4]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|Add16~46\ : std_logic;
SIGNAL \inst3|Add16~41_sumout\ : std_logic;
SIGNAL \inst3|current_score[5]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|Equal0~1_combout\ : std_logic;
SIGNAL \inst3|Add16~42\ : std_logic;
SIGNAL \inst3|Add16~21_sumout\ : std_logic;
SIGNAL \inst3|Add16~22\ : std_logic;
SIGNAL \inst3|Add16~18\ : std_logic;
SIGNAL \inst3|Add16~37_sumout\ : std_logic;
SIGNAL \inst3|current_score~2_combout\ : std_logic;
SIGNAL \inst3|Add16~38\ : std_logic;
SIGNAL \inst3|Add16~33_sumout\ : std_logic;
SIGNAL \inst3|current_score~1_combout\ : std_logic;
SIGNAL \inst3|Add16~34\ : std_logic;
SIGNAL \inst3|Add16~30\ : std_logic;
SIGNAL \inst3|Add16~25_sumout\ : std_logic;
SIGNAL \inst3|current_score[11]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|Add16~26\ : std_logic;
SIGNAL \inst3|Add16~53_sumout\ : std_logic;
SIGNAL \inst3|current_score[12]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|Equal0~2_combout\ : std_logic;
SIGNAL \inst3|Add16~17_sumout\ : std_logic;
SIGNAL \inst3|current_score[7]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|Add16~29_sumout\ : std_logic;
SIGNAL \inst3|current_score~0_combout\ : std_logic;
SIGNAL \inst3|current_score[10]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|Equal0~0_combout\ : std_logic;
SIGNAL \inst3|Add16~54\ : std_logic;
SIGNAL \inst3|Add16~49_sumout\ : std_logic;
SIGNAL \inst3|current_score~4_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~10\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~11\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~6\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~7\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~18\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~19\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~14\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~15\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[45]~95_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[45]~96_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~5_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[43]~28_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[43]~29_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~9_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_9~26_cout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_9~14\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_9~10\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_9~6\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_9~22\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_9~18\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_9~17_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_9~21_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[44]~109_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[44]~110_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[43]~30_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_9~5_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[42]~43_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_9~9_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_9~13_sumout\ : std_logic;
SIGNAL \inst3|current_score[8]~DUPLICATE_q\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_10~30_cout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_10~18\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_10~14\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_10~10\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_10~6\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_10~26\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_10~22\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_10~21_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[60]~94_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[60]~97_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[59]~111_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_10~25_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_10~5_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[58]~27_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[58]~31_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[57]~44_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_10~9_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[56]~56_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_10~13_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_10~17_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_11~34_cout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_11~6\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_11~22\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_11~18\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_11~14\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_11~10\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_11~30\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_11~25_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_11~26\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[75]~93_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[75]~98_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_11~29_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[74]~108_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[74]~112_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[73]~32_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_11~9_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_11~13_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[72]~42_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[72]~45_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[71]~57_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_11~17_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[70]~68_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_11~21_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_11~5_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_12~38_cout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_12~10\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_12~6\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_12~26\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_12~22\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_12~18\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_12~14\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_12~34\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_12~30\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_12~29_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[105]~91_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[90]~92_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[90]~99_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[89]~113_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_12~33_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[88]~26_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_12~13_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[88]~33_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[87]~46_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_12~17_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[86]~55_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_12~21_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[86]~58_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[85]~69_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_12~25_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_12~5_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[84]~9_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_12~9_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_13~42_cout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_13~30\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_13~10\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_13~6\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_13~26\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_13~22\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_13~18\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_13~14\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_13~38\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_13~34\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_13~33_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[105]~100_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_13~37_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[104]~107_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[104]~114_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[103]~34_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_13~13_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_13~17_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[102]~41_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[102]~47_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[101]~59_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_13~21_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_13~25_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[100]~67_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[100]~70_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[99]~10_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_13~5_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[98]~18_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_13~9_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_13~29_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_14~46_cout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_14~34\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_14~30\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_14~10\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_14~6\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_14~26\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_14~22\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_14~18\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_14~14\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_14~42\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_14~38\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_14~37_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[120]~90_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[120]~101_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[119]~115_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_14~41_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[118]~25_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_14~13_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[118]~35_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[117]~48_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_14~17_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_14~21_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[116]~54_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[116]~60_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[115]~71_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_14~25_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_14~5_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[114]~8_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[114]~11_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[113]~19_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_14~9_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[112]~77_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_14~29_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_14~33_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_3~50_cout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_3~6\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_3~38\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_3~34\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_3~14\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_3~30\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_3~26\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_3~22\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_3~18\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_3~46\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_3~41_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[135]~89_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_3~42\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[135]~102_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[134]~106_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_3~45_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[134]~116_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[133]~36_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_3~17_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_3~21_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[132]~40_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[132]~49_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[131]~61_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_3~25_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_3~29_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[130]~66_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[130]~72_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[129]~12_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_3~13_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[128]~17_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[128]~20_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[127]~78_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_3~33_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[126]~83_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_3~37_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_3~5_sumout\ : std_logic;
SIGNAL \inst3|current_score[2]~DUPLICATE_q\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_4~54_cout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_4~6\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_4~42\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_4~38\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_4~34\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_4~30\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_4~26\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_4~22\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_4~50\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_4~46\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_4~45_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[150]~88_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[150]~103_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[149]~117_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_4~49_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[148]~24_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_4~21_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[148]~37_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[147]~50_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_4~25_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_4~29_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[146]~53_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[146]~62_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[145]~73_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_4~33_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[144]~7_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[144]~13_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[143]~21_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[142]~76_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_4~37_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[142]~79_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[141]~84_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_4~41_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[140]~1_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_4~5_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_5~58_cout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_5~46\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_5~42\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_5~38\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_5~34\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_5~30\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_5~54\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_5~50\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[165]~87_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_5~49_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[165]~104_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[164]~105_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_5~53_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[164]~118_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[163]~38_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[162]~39_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_5~29_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[162]~51_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[161]~63_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_5~33_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[160]~65_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_5~37_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[160]~74_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[159]~14_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[158]~16_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[158]~22_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[157]~80_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_5~41_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[156]~82_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_5~45_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[156]~85_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[155]~2_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[154]~4_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_6~62_cout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_6~6\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_6~50\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_6~46\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_6~22\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_6~42\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_6~38\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_6~34\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_6~30\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_6~58\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_6~54\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[183]~6_combout\ : std_logic;
SIGNAL \inst10|current_score_digit[0]~1_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~42\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~43\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~38\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~39\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~34\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~35\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~6\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~7\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~18\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~19\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~14\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~15\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~30\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~31\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~26\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~27\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~21_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~22\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~23\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[135]~35_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[135]~36_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~25_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~29_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[133]~52_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[133]~53_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~9_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[131]~19_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~13_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[131]~18_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~17_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[129]~2_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[129]~3_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~33_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[127]~71_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~37_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[127]~70_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~41_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_3~50_cout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_3~46\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_3~42\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_3~38\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_3~34\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_3~6\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_3~18\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_3~14\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_3~30\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_3~26\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_3~22\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_3~21_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_3~25_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[134]~44_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[134]~45_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[133]~54_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_3~29_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[132]~10_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[132]~11_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[131]~20_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_3~13_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_3~17_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[130]~26_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[130]~27_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[129]~4_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_3~5_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[128]~61_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_3~33_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[128]~62_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[127]~72_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_3~37_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[126]~80_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_3~41_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_3~45_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_4~54_cout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_4~50\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_4~46\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_4~42\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_4~38\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_4~34\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_4~6\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_4~30\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_4~26\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_4~22\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_4~21_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[150]~34_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[150]~37_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[149]~46_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_4~25_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_4~29_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[148]~51_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[148]~55_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[147]~12_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[146]~17_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[146]~21_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[145]~28_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_4~5_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[144]~1_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[144]~5_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[143]~63_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_4~33_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[142]~69_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_4~37_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[142]~73_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[141]~81_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_4~41_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[140]~87_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_4~45_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_4~49_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_5~58_cout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_5~54\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_5~50\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_5~46\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_5~42\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_5~38\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_5~34\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_5~30\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[165]~33_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[165]~38_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[164]~43_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[164]~47_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[163]~56_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_5~29_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[162]~9_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[162]~13_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[161]~22_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[160]~25_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[160]~29_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[159]~6_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_5~33_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[158]~60_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[158]~64_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[157]~74_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_5~37_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[156]~79_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_5~41_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[156]~82_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[155]~88_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_5~45_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[154]~93_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_5~49_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_5~53_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_6~62_cout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_6~58\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_6~54\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_6~50\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_6~46\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_6~42\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_6~38\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_6~34\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_6~6\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_6~30\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_6~22\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_6~21_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[195]~40_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[180]~32_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[180]~39_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[179]~48_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[178]~50_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_6~29_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[178]~57_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[177]~14_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[176]~16_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[176]~23_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[175]~30_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[174]~0_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_6~5_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[174]~7_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_11~34_cout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_11~10\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_11~22\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_11~18\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_11~14\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_11~30\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_11~26\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_11~5_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_11~6\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_11~1_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[195]~41_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_11~25_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[194]~42_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[194]~49_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[52]~34_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_11~29_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[52]~33_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[52]~35_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[192]~8_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_11~13_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[192]~15_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[50]~17_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_11~17_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[50]~16_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[50]~18_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[190]~24_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_11~21_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[190]~31_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_11~9_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[48]~3_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_6~33_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[173]~59_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[173]~65_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_12~38_cout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_12~34\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_12~10\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_12~22\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_12~18\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_12~14\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_12~30\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_12~26\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_12~6_cout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_12~29_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[61]~32_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_12~25_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[53]~30_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[53]~31_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[51]~11_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_12~13_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_12~17_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[49]~25_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_12~21_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_12~9_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_12~33_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[188]~58_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[188]~66_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[172]~68_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_6~37_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[172]~75_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_13~38_cout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_13~34\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_13~30\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_13~10\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_13~22\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_13~18\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_13~14\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_13~26\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_13~6_cout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_13~25_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[61]~36_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_13~13_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[60]~10_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[60]~12_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[59]~19_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_13~17_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[58]~24_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_13~21_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[58]~26_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[57]~4_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_13~9_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[56]~39_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_13~29_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_13~33_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[187]~67_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[187]~76_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[171]~78_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_6~41_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[171]~83_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_14~38_cout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_14~34\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_14~30\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_14~26\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_14~10\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_14~22\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_14~18\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_14~14\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_14~6_cout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[68]~15_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_14~17_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[68]~20_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[67]~27_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_14~21_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[66]~2_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_14~9_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[66]~5_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[65]~40_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_14~25_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[64]~45_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_14~29_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[186]~77_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_14~33_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[186]~84_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[170]~86_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_6~45_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[170]~89_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_3~38_cout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_3~34\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_3~30\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_3~26\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_3~22\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_3~18\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_3~13_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[69]~9_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_14~13_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[69]~13_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_3~14\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_3~6_cout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[77]~14_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[77]~21_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_3~17_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[76]~23_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[76]~28_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[75]~6_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_3~21_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[74]~38_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[74]~41_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[73]~46_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_3~25_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[72]~50_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_3~29_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_3~33_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[185]~85_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[185]~90_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[169]~92_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_6~49_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[169]~94_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_4~38_cout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_4~34\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_4~30\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_4~26\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_4~22\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_4~6_cout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[85]~22_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[85]~29_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[84]~1_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[84]~7_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[83]~42_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[82]~44_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_4~21_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[82]~47_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[81]~51_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_4~25_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[80]~53_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_4~29_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_4~33_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[184]~91_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[184]~95_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[168]~97_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_6~53_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[168]~98_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_5~38_cout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_5~34\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_5~30\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_5~6_cout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~58\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~59\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~54\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~55\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~50\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~51\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~46\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~47\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~42\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~43\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~38\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~39\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~34\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~35\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~30\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~31\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~26\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~27\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~22\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~23\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~6\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~7\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~18\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~19\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~14\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~15\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~10\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~11\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~9_sumout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~13_sumout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|StageOut[194]~4_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|StageOut[194]~5_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~17_sumout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~5_sumout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|StageOut[192]~0_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|StageOut[192]~1_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~21_sumout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~25_sumout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|StageOut[190]~10_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|StageOut[190]~11_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~29_sumout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~33_sumout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|StageOut[188]~14_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|StageOut[188]~15_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~37_sumout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~41_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_14~46_cout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_14~42\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_14~38\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_14~34\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_14~30\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_14~26\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_14~22\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_14~10\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_14~18\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_14~14\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_14~5_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_14~6\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|StageOut[195]~2_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|StageOut[195]~3_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_14~13_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[107]~6_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[107]~7_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[107]~15_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_14~17_sumout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|StageOut[193]~6_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|StageOut[193]~7_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_14~9_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[105]~1_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[105]~2_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[105]~3_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_14~21_sumout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|StageOut[191]~8_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|StageOut[191]~9_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_14~25_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[103]~17_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[103]~18_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[103]~19_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|StageOut[189]~12_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_14~29_sumout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|StageOut[189]~13_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[101]~28_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_14~33_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[101]~27_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[101]~29_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_14~37_sumout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|StageOut[187]~16_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|StageOut[187]~17_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_14~41_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[99]~37_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~45_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_3~50_cout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_3~46\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_3~42\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_3~38\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_3~34\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_3~30\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_3~26\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_3~22\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_3~18\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_3~14\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_3~6_cout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_3~13_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[106]~9_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_3~17_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[104]~12_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_3~21_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_3~25_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[102]~23_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_3~29_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_3~33_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[100]~33_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_3~37_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_3~41_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_3~45_sumout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|StageOut[185]~18_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|StageOut[185]~19_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~49_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_4~50_cout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_4~46\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_4~42\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_4~38\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_4~34\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_4~30\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_4~26\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_4~22\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_4~6_cout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[118]~8_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[118]~10_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[117]~4_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[116]~11_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[116]~13_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[115]~20_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_4~21_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[114]~22_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_4~25_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[114]~24_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[113]~30_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_4~29_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[112]~32_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_4~33_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[112]~34_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[111]~38_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_4~37_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[110]~40_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_4~41_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_4~45_sumout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|StageOut[184]~20_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|StageOut[184]~21_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~53_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_5~50_cout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_5~46\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_5~42\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_5~38\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_5~34\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_5~30\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_5~6_cout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \inst3|current_score[13]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|current_score[9]~DUPLICATE_q\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~6\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~7\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~30\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~31\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~26\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~27\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~14\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~15\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~10\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~11\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~22\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~23\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~18\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~19\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~17_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~21_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[89]~124_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[89]~125_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~13_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[87]~122_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[87]~123_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~25_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~29_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[85]~126_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[85]~127_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_12~38_cout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_12~10\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_12~6\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_12~34\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_12~30\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_12~18\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_12~14\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_12~26\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_12~22\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_12~21_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[105]~68_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[90]~69_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[90]~70_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[89]~83_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_12~25_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[88]~43_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_12~13_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[88]~44_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[87]~56_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_12~17_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[86]~94_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_12~29_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[86]~95_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[85]~108_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_12~33_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[84]~12_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_12~5_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_12~9_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_13~42_cout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_13~14\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_13~10\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_13~6\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_13~38\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_13~34\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_13~22\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_13~18\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_13~30\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_13~26\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_13~25_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[105]~71_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[104]~82_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_13~29_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[104]~84_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[103]~45_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_13~17_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_13~21_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[102]~55_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[102]~57_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[101]~96_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_13~33_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[100]~107_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_13~37_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[100]~109_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[99]~13_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_13~5_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[98]~24_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_13~9_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_13~13_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_14~46_cout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_14~6\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_14~18\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_14~14\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_14~10\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_14~42\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_14~38\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_14~26\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_14~22\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_14~34\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_14~29_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_14~30\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[120]~67_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[120]~72_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[119]~85_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_14~33_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[118]~42_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_14~21_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[118]~46_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[117]~58_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_14~25_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_14~37_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[116]~93_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[116]~97_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[115]~110_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_14~41_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[114]~11_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_14~9_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[114]~14_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[113]~25_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_14~13_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[112]~34_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_14~17_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_14~5_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_3~50_cout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_3~46\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_3~6\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_3~18\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_3~14\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_3~42\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_3~38\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_3~26\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_3~22\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_3~34\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_3~30\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[135]~66_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_3~29_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[135]~73_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[134]~81_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_3~33_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[134]~86_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[133]~47_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_3~21_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[132]~54_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_3~25_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[132]~59_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[131]~98_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_3~37_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[130]~106_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_3~41_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[130]~111_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[129]~15_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_3~13_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[128]~23_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[128]~26_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[127]~35_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_3~17_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[126]~3_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_3~5_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_3~45_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_4~54_cout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_4~50\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_4~46\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_4~6\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_4~42\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_4~38\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_4~26\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_4~22\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_4~34\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_4~30\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[150]~65_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_4~29_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[150]~74_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[149]~87_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_4~33_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[148]~41_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_4~21_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[148]~48_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[147]~60_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_4~25_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[146]~92_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_4~37_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[146]~99_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[145]~112_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_4~41_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[144]~10_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[144]~16_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[143]~27_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[142]~33_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[142]~36_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[141]~4_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_4~5_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[140]~118_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_4~45_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_4~49_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_5~58_cout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_5~54\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_5~50\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_5~46\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_5~42\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_5~38\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_5~34\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_5~29_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_5~30\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[180]~63_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[165]~64_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[165]~75_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[164]~80_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_5~33_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[164]~88_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[163]~49_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[162]~53_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[162]~61_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[161]~100_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_5~37_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[160]~105_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_5~41_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[160]~113_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[159]~17_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[158]~22_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[158]~28_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[157]~37_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[156]~2_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[156]~5_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[155]~119_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_5~45_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[154]~130_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_5~49_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_5~53_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_6~62_cout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_6~58\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_6~54\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_6~50\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_6~46\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_6~6\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_6~42\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_6~38\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_6~22\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_6~34\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_6~29_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_6~30\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[180]~76_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[179]~79_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_6~33_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[179]~89_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[178]~50_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_6~21_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[177]~52_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[177]~62_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_8~22_cout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_8~14\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_8~18\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_8~6\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[193]~40_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[193]~51_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_8~13_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|StageOut[15]~20_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[176]~91_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_6~37_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[176]~101_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_9~26_cout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_9~22\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_9~14\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_9~9_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[195]~77_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_8~5_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[195]~78_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_8~17_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|StageOut[17]~35_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_9~10\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_9~18\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_9~6_cout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|StageOut[22]~16_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|StageOut[17]~23_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_9~17_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|StageOut[17]~24_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|StageOut[16]~17_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_9~13_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[191]~90_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_9~21_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[191]~102_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[175]~104_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_6~41_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[175]~114_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_10~26_cout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_10~22\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_10~18\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_10~14\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_10~10\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_10~6_cout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_10~9_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|StageOut[22]~18_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|StageOut[21]~21_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_10~13_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|StageOut[20]~26_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_10~17_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[190]~103_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_10~21_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[190]~115_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[174]~9_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[174]~18_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_11~26_cout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_11~10\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_11~22\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_11~18\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_11~14\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_11~6_cout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_11~1_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|StageOut[27]~19_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_11~13_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|StageOut[27]~22_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|StageOut[26]~27_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_11~17_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|StageOut[25]~30_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_11~21_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_11~9_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[189]~8_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[189]~19_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[173]~21_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[173]~29_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_12~26_cout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_12~14\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_12~10\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_12~22\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_12~18\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_12~6_cout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_12~1_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|StageOut[32]~25_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_12~17_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|StageOut[32]~28_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|StageOut[31]~31_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_12~21_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|StageOut[30]~5_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_12~9_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_12~13_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[188]~20_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[188]~30_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[172]~32_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[172]~38_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_13~26_cout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_13~18\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_13~14\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_13~10\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_13~22\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_13~6_cout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_13~1_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|StageOut[37]~29_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_13~21_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|StageOut[37]~32_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|StageOut[36]~6_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_13~9_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|StageOut[35]~9_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_13~13_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[187]~31_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_13~17_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[187]~39_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[171]~1_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_6~5_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[171]~6_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_14~26_cout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_14~10\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_14~22\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_14~18\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_14~14\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_14~6_cout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_14~1_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|StageOut[40]~13_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_14~21_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[186]~0_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_14~9_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[186]~7_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[170]~117_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_6~45_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[170]~120_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_3~26_cout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_3~22\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_3~17_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_14~13_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|StageOut[42]~4_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|StageOut[42]~7_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|StageOut[41]~10_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_14~17_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_3~18\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_3~14\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_3~6_cout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|StageOut[52]~12_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|StageOut[47]~8_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_3~13_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|StageOut[47]~11_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|StageOut[46]~14_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|StageOut[45]~1_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_3~21_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[185]~116_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[185]~121_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_6~49_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[169]~129_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[169]~131_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_4~26_cout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_4~22\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_4~6_cout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|StageOut[52]~15_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|StageOut[51]~2_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|StageOut[50]~33_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[184]~128_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_4~21_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[184]~132_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_6~53_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[168]~134_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[168]~135_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_5~26_cout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_5~6_cout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \inst10|current_score_digit[0]~0_combout\ : std_logic;
SIGNAL \inst10|current_score_digit[1]~5_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[129]~0_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[129]~5_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[128]~14_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[127]~16_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[127]~21_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[126]~25_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[125]~26_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[125]~31_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[124]~35_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_5~29_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_5~33_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[123]~36_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[123]~39_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[122]~41_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_5~37_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|StageOut[121]~42_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_5~41_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_5~45_sumout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|StageOut[183]~22_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|StageOut[183]~23_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~57_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_6~50_cout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_6~46_cout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_6~42_cout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_6~38_cout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_6~34_cout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_6~30_cout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_6~26_cout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_6~22_cout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_6~18_cout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_6~14_cout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_6~10_cout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_6~6_cout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_6~5_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[93]~0_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[93]~8_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[92]~37_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[92]~43_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[91]~48_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[90]~49_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[90]~52_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[89]~54_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|StageOut[88]~55_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_5~29_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_5~33_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[183]~96_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|StageOut[183]~99_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|op_6~57_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_6~38_cout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_6~34_cout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_6~30_cout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_6~26_cout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_6~22_cout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_6~18_cout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_6~14_cout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_6~10_cout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_6~6_cout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|StageOut[57]~0_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|StageOut[57]~3_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|StageOut[56]~34_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|StageOut[55]~36_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[183]~133_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|StageOut[183]~136_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|op_6~57_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_6~26_cout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_6~22_cout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_6~18_cout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_6~14_cout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_6~10_cout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_6~6_cout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \inst10|current_score_digit[0]~2_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[185]~3_combout\ : std_logic;
SIGNAL \inst10|current_score_digit[3]~3_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[184]~5_combout\ : std_logic;
SIGNAL \inst10|current_score_digit[2]~4_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_6~49_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[186]~86_combout\ : std_logic;
SIGNAL \inst10|current_score_digit[4]~13_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_6~41_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[190]~75_combout\ : std_logic;
SIGNAL \inst10|current_score_digit[8]~11_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_6~21_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[189]~15_combout\ : std_logic;
SIGNAL \inst10|current_score_digit[7]~6_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_6~45_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[187]~81_combout\ : std_logic;
SIGNAL \inst10|current_score_digit[5]~12_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_6~37_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[191]~64_combout\ : std_logic;
SIGNAL \inst10|current_score_digit[9]~10_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_6~53_sumout\ : std_logic;
SIGNAL \inst10|current_score_digit[13]~17_combout\ : std_logic;
SIGNAL \inst10|current_score_digit[13]~14_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_6~33_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[192]~52_combout\ : std_logic;
SIGNAL \inst10|current_score_digit[10]~9_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_6~57_sumout\ : std_logic;
SIGNAL \inst10|current_score_digit[12]~18_combout\ : std_logic;
SIGNAL \inst10|current_score_digit[12]~15_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_6~29_sumout\ : std_logic;
SIGNAL \inst10|current_score_digit[11]~16_combout\ : std_logic;
SIGNAL \inst10|current_score_digit[11]~8_combout\ : std_logic;
SIGNAL \inst10|Equal0~1_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|StageOut[188]~23_combout\ : std_logic;
SIGNAL \inst10|current_score_digit[6]~7_combout\ : std_logic;
SIGNAL \inst10|Equal0~0_combout\ : std_logic;
SIGNAL \inst10|comb~1_combout\ : std_logic;
SIGNAL \inst10|comb~0_combout\ : std_logic;
SIGNAL \inst10|char_address~54_combout\ : std_logic;
SIGNAL \inst10|char_address~53_combout\ : std_logic;
SIGNAL \inst10|char_address[5]~55_combout\ : std_logic;
SIGNAL \inst10|char_address[0]~56_combout\ : std_logic;
SIGNAL \inst10|char_address~58_combout\ : std_logic;
SIGNAL \inst10|char_address~59_combout\ : std_logic;
SIGNAL \inst10|LessThan18~1_combout\ : std_logic;
SIGNAL \inst10|char_address~60_combout\ : std_logic;
SIGNAL \inst10|char_address~61_combout\ : std_logic;
SIGNAL \inst10|char_address[2]~64_combout\ : std_logic;
SIGNAL \inst10|char_address~63_combout\ : std_logic;
SIGNAL \inst10|char_address~62_combout\ : std_logic;
SIGNAL \inst10|char_address[1]~65_combout\ : std_logic;
SIGNAL \inst10|char_address[3]~66_combout\ : std_logic;
SIGNAL \inst10|char_address[1]~67_combout\ : std_logic;
SIGNAL \inst10|char_address[1]~68_combout\ : std_logic;
SIGNAL \inst10|comb~3_combout\ : std_logic;
SIGNAL \inst10|comb~2_combout\ : std_logic;
SIGNAL \inst10|char_address[2]~57_combout\ : std_logic;
SIGNAL \inst10|char_address[1]~69_combout\ : std_logic;
SIGNAL \inst10|char_address[2]~70_combout\ : std_logic;
SIGNAL \inst10|comb~4_combout\ : std_logic;
SIGNAL \inst10|comb~5_combout\ : std_logic;
SIGNAL \inst10|char_address~71_combout\ : std_logic;
SIGNAL \inst10|char_address[2]~76_combout\ : std_logic;
SIGNAL \inst10|char_address[2]~74_combout\ : std_logic;
SIGNAL \inst10|char_address~72_combout\ : std_logic;
SIGNAL \inst10|char_address~73_combout\ : std_logic;
SIGNAL \inst10|char_address[2]~75_combout\ : std_logic;
SIGNAL \inst10|char_address[2]~77_combout\ : std_logic;
SIGNAL \inst10|char_address~78_combout\ : std_logic;
SIGNAL \inst10|char_address[2]~106_combout\ : std_logic;
SIGNAL \inst10|char_address[2]~79_combout\ : std_logic;
SIGNAL \inst10|char_address~83_combout\ : std_logic;
SIGNAL \inst10|char_address~84_combout\ : std_logic;
SIGNAL \inst10|char_address~85_combout\ : std_logic;
SIGNAL \inst10|char_address~86_combout\ : std_logic;
SIGNAL \inst10|char_address~87_combout\ : std_logic;
SIGNAL \inst10|char_address~88_combout\ : std_logic;
SIGNAL \inst10|char_address~82_combout\ : std_logic;
SIGNAL \inst10|char_address~80_combout\ : std_logic;
SIGNAL \inst10|char_address~81_combout\ : std_logic;
SIGNAL \inst10|char_address~89_combout\ : std_logic;
SIGNAL \inst10|comb~6_combout\ : std_logic;
SIGNAL \inst10|comb~7_combout\ : std_logic;
SIGNAL \inst10|char_address[3]~90_combout\ : std_logic;
SIGNAL \inst10|char_address[4]~98_combout\ : std_logic;
SIGNAL \inst10|char_address~91_combout\ : std_logic;
SIGNAL \inst10|char_address~94_combout\ : std_logic;
SIGNAL \inst10|char_address~95_combout\ : std_logic;
SIGNAL \inst10|char_address~92_combout\ : std_logic;
SIGNAL \inst10|char_address~93_combout\ : std_logic;
SIGNAL \inst10|char_address~96_combout\ : std_logic;
SIGNAL \inst10|char_address~97_combout\ : std_logic;
SIGNAL \inst10|char_address[4]~99_combout\ : std_logic;
SIGNAL \inst10|char_address~101_combout\ : std_logic;
SIGNAL \inst10|char_address[5]~103_combout\ : std_logic;
SIGNAL \inst10|char_address~102_combout\ : std_logic;
SIGNAL \inst10|char_address~100_combout\ : std_logic;
SIGNAL \inst10|char_address[5]~104_combout\ : std_logic;
SIGNAL \inst9|Mux0~4_combout\ : std_logic;
SIGNAL \inst9|Mux0~0_combout\ : std_logic;
SIGNAL \inst2|video_on_v~q\ : std_logic;
SIGNAL \inst2|video_on_h~q\ : std_logic;
SIGNAL \inst2|video_on~combout\ : std_logic;
SIGNAL \inst3|top_cloud_x_pos[1]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|Add14~38_cout\ : std_logic;
SIGNAL \inst3|Add14~29_sumout\ : std_logic;
SIGNAL \inst3|Add14~30\ : std_logic;
SIGNAL \inst3|Add14~25_sumout\ : std_logic;
SIGNAL \inst3|top_cloud_x_pos[3]~4_combout\ : std_logic;
SIGNAL \inst3|Add14~26\ : std_logic;
SIGNAL \inst3|Add14~21_sumout\ : std_logic;
SIGNAL \inst3|Add14~22\ : std_logic;
SIGNAL \inst3|Add14~17_sumout\ : std_logic;
SIGNAL \inst3|top_cloud_x_pos[5]~3_combout\ : std_logic;
SIGNAL \inst3|Add14~18\ : std_logic;
SIGNAL \inst3|Add14~13_sumout\ : std_logic;
SIGNAL \inst3|top_cloud_x_pos[6]~2_combout\ : std_logic;
SIGNAL \inst3|Add14~14\ : std_logic;
SIGNAL \inst3|Add14~9_sumout\ : std_logic;
SIGNAL \inst3|Add14~10\ : std_logic;
SIGNAL \inst3|Add14~5_sumout\ : std_logic;
SIGNAL \inst3|top_cloud_x_pos[8]~1_combout\ : std_logic;
SIGNAL \inst3|top_cloud_x_pos[8]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|Add14~6\ : std_logic;
SIGNAL \inst3|Add14~1_sumout\ : std_logic;
SIGNAL \inst3|LessThan4~0_combout\ : std_logic;
SIGNAL \inst3|top_cloud_x_pos[7]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|Add5~0_combout\ : std_logic;
SIGNAL \inst3|LessThan5~0_combout\ : std_logic;
SIGNAL \inst3|LessThan5~2_combout\ : std_logic;
SIGNAL \inst3|LessThan5~1_combout\ : std_logic;
SIGNAL \inst3|LessThan5~3_combout\ : std_logic;
SIGNAL \inst3|Add5~1_combout\ : std_logic;
SIGNAL \inst3|LessThan5~4_combout\ : std_logic;
SIGNAL \inst3|LessThan4~6_combout\ : std_logic;
SIGNAL \inst3|LessThan7~5_combout\ : std_logic;
SIGNAL \inst3|LessThan7~4_combout\ : std_logic;
SIGNAL \inst3|LessThan7~3_combout\ : std_logic;
SIGNAL \inst3|LessThan7~6_combout\ : std_logic;
SIGNAL \inst3|LessThan7~2_combout\ : std_logic;
SIGNAL \inst3|LessThan7~0_combout\ : std_logic;
SIGNAL \inst3|top_cloud_on~1_combout\ : std_logic;
SIGNAL \inst3|LessThan7~1_combout\ : std_logic;
SIGNAL \inst3|top_cloud_on~0_combout\ : std_logic;
SIGNAL \inst3|Add14~2\ : std_logic;
SIGNAL \inst3|Add14~33_sumout\ : std_logic;
SIGNAL \inst3|top_cloud_on~2_combout\ : std_logic;
SIGNAL \inst3|Add5~3_combout\ : std_logic;
SIGNAL \inst3|LessThan5~6_combout\ : std_logic;
SIGNAL \inst3|LessThan7~7_combout\ : std_logic;
SIGNAL \inst3|top_cloud_on~3_combout\ : std_logic;
SIGNAL \inst3|top_cloud_on~4_combout\ : std_logic;
SIGNAL \inst3|Add4~5_sumout\ : std_logic;
SIGNAL \inst3|LessThan4~2_combout\ : std_logic;
SIGNAL \inst3|Add4~9_sumout\ : std_logic;
SIGNAL \inst3|Add4~13_sumout\ : std_logic;
SIGNAL \inst3|Add4~17_sumout\ : std_logic;
SIGNAL \inst3|LessThan4~3_combout\ : std_logic;
SIGNAL \inst3|LessThan4~4_combout\ : std_logic;
SIGNAL \inst3|LessThan4~5_combout\ : std_logic;
SIGNAL \inst3|Add5~2_combout\ : std_logic;
SIGNAL \inst3|LessThan5~5_combout\ : std_logic;
SIGNAL \inst3|LessThan4~1_combout\ : std_logic;
SIGNAL \inst3|top_cloud_on~combout\ : std_logic;
SIGNAL \inst3|ball_y_pos[8]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|LessThan13~1_combout\ : std_logic;
SIGNAL \inst3|ball_y_pos[2]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|Add13~30\ : std_logic;
SIGNAL \inst3|Add13~25_sumout\ : std_logic;
SIGNAL \inst3|ball_y_pos[2]~feeder_combout\ : std_logic;
SIGNAL \inst3|LessThan12~0_combout\ : std_logic;
SIGNAL \inst3|LessThan12~1_combout\ : std_logic;
SIGNAL \inst3|ball_y_motion~2_combout\ : std_logic;
SIGNAL \inst3|Add13~33_sumout\ : std_logic;
SIGNAL \inst3|ball_y_pos[0]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|Add13~34\ : std_logic;
SIGNAL \inst3|Add13~29_sumout\ : std_logic;
SIGNAL \inst3|ball_y_pos[1]~feeder_combout\ : std_logic;
SIGNAL \inst3|LessThan13~0_combout\ : std_logic;
SIGNAL \inst3|ball_y_motion~1_combout\ : std_logic;
SIGNAL \inst3|Add13~26\ : std_logic;
SIGNAL \inst3|Add13~21_sumout\ : std_logic;
SIGNAL \inst3|ball_y_pos[3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|Add13~22\ : std_logic;
SIGNAL \inst3|Add13~17_sumout\ : std_logic;
SIGNAL \inst3|Add13~18\ : std_logic;
SIGNAL \inst3|Add13~13_sumout\ : std_logic;
SIGNAL \inst3|Add13~14\ : std_logic;
SIGNAL \inst3|Add13~9_sumout\ : std_logic;
SIGNAL \inst3|ball_y_pos[6]~feeder_combout\ : std_logic;
SIGNAL \inst3|ball_y_pos[6]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|Add13~10\ : std_logic;
SIGNAL \inst3|Add13~6\ : std_logic;
SIGNAL \inst3|Add13~1_sumout\ : std_logic;
SIGNAL \inst3|Add13~2\ : std_logic;
SIGNAL \inst3|Add13~37_sumout\ : std_logic;
SIGNAL \inst3|ball_y_pos[9]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ball_y_motion~0_combout\ : std_logic;
SIGNAL \inst3|Add13~5_sumout\ : std_logic;
SIGNAL \inst3|ball_y_pos[7]~feeder_combout\ : std_logic;
SIGNAL \inst3|ball_y_pos[7]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|LessThan3~0_combout\ : std_logic;
SIGNAL \inst3|LessThan0~0_combout\ : std_logic;
SIGNAL \inst3|LessThan0~1_combout\ : std_logic;
SIGNAL \inst3|ball_on~0_combout\ : std_logic;
SIGNAL \inst3|Add2~0_combout\ : std_logic;
SIGNAL \inst3|Add3~2_combout\ : std_logic;
SIGNAL \inst3|LessThan0~2_combout\ : std_logic;
SIGNAL \inst3|ball_on~1_combout\ : std_logic;
SIGNAL \inst3|LessThan1~0_combout\ : std_logic;
SIGNAL \inst3|ball_on~2_combout\ : std_logic;
SIGNAL \inst3|Add2~1_combout\ : std_logic;
SIGNAL \inst3|LessThan3~3_combout\ : std_logic;
SIGNAL \inst3|LessThan3~2_combout\ : std_logic;
SIGNAL \inst3|LessThan3~4_combout\ : std_logic;
SIGNAL \inst3|LessThan3~1_combout\ : std_logic;
SIGNAL \inst3|Add3~1_combout\ : std_logic;
SIGNAL \inst3|Add3~0_combout\ : std_logic;
SIGNAL \inst3|LessThan3~5_combout\ : std_logic;
SIGNAL \inst3|LessThan2~0_combout\ : std_logic;
SIGNAL \inst3|Add2~2_combout\ : std_logic;
SIGNAL \inst3|LessThan2~2_combout\ : std_logic;
SIGNAL \inst3|LessThan2~1_combout\ : std_logic;
SIGNAL \inst3|LessThan2~3_combout\ : std_logic;
SIGNAL \inst3|Add2~3_combout\ : std_logic;
SIGNAL \inst3|LessThan2~4_combout\ : std_logic;
SIGNAL \inst3|ball_on~combout\ : std_logic;
SIGNAL \inst3|LessThan8~1_combout\ : std_logic;
SIGNAL \inst3|LessThan8~2_combout\ : std_logic;
SIGNAL \inst3|LessThan8~3_combout\ : std_logic;
SIGNAL \inst3|LessThan8~0_combout\ : std_logic;
SIGNAL \inst3|LessThan8~4_combout\ : std_logic;
SIGNAL \inst2|blue_out~0_combout\ : std_logic;
SIGNAL \inst2|blue_out~q\ : std_logic;
SIGNAL \inst3|LessThan11~7_combout\ : std_logic;
SIGNAL \inst3|LessThan8~6_combout\ : std_logic;
SIGNAL \inst3|LessThan8~7_combout\ : std_logic;
SIGNAL \inst3|LessThan8~5_combout\ : std_logic;
SIGNAL \inst3|LessThan8~8_combout\ : std_logic;
SIGNAL \inst3|LessThan10~1_combout\ : std_logic;
SIGNAL \inst3|bottom_cloud_on~3_combout\ : std_logic;
SIGNAL \inst3|bottom_cloud_on~4_combout\ : std_logic;
SIGNAL \inst3|bottom_cloud_on~combout\ : std_logic;
SIGNAL \key[1]~input_o\ : std_logic;
SIGNAL \inst2|green_out~0_combout\ : std_logic;
SIGNAL \inst2|green_out~q\ : std_logic;
SIGNAL \key[0]~input_o\ : std_logic;
SIGNAL \inst2|red_out~0_combout\ : std_logic;
SIGNAL \inst2|red_out~q\ : std_logic;
SIGNAL \inst2|h_count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst5|cursor_column\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst3|top_cloud_x_pos\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst8|counter\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \inst9|altsyncram_component|auto_generated|q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst5|new_cursor_row\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst3|current_score\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \inst5|new_cursor_column\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst2|v_count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst10|current_score_digit\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \inst5|cursor_row\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst5|PACKET_COUNT\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst5|INCNT\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst5|PACKET_CHAR1\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst3|bottom_cloud_x_pos\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst2|pixel_column\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst3|ball_y_pos\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst2|pixel_row\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst8|current_state\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst10|score_character\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst5|filter\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst5|SHIFTIN\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst5|PACKET_CHAR3\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst5|OUTCNT\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst5|PACKET_CHAR2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst3|ball_y_motion\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst5|SHIFTOUT\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst5|inhibit_wait_count\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|pll2_inst|altera_pll_i|fboutclk_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|pll2_inst|altera_pll_i|outclk_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst3|ALT_INV_current_score[13]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_current_score[4]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_current_score[8]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_current_score[9]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_current_score[10]~DUPLICATE_q\ : std_logic;
SIGNAL \inst5|ALT_INV_mouse_state.LOAD_COMMAND2~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_bottom_cloud_x_pos[10]~DUPLICATE_q\ : std_logic;
SIGNAL \inst8|ALT_INV_current_state[0]~DUPLICATE_q\ : std_logic;
SIGNAL \inst8|ALT_INV_current_state[5]~DUPLICATE_q\ : std_logic;
SIGNAL \inst8|ALT_INV_current_state[3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_top_cloud_x_pos[7]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_top_cloud_x_pos[8]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_ball_y_pos[9]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_ball_y_pos[0]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_ball_y_pos[2]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_ball_y_pos[3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_ball_y_pos[6]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_ball_y_pos[7]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_ball_y_pos[8]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_top_cloud_x_pos[1]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_bottom_cloud_x_pos[3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_bottom_cloud_x_pos[6]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_bottom_cloud_x_pos[7]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_current_score[12]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_current_score[5]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_current_score[11]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_current_score[7]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_current_score[2]~DUPLICATE_q\ : std_logic;
SIGNAL \inst3|ALT_INV_current_score[0]~DUPLICATE_q\ : std_logic;
SIGNAL \inst8|ALT_INV_counter[14]~DUPLICATE_q\ : std_logic;
SIGNAL \inst8|ALT_INV_counter[11]~DUPLICATE_q\ : std_logic;
SIGNAL \inst8|ALT_INV_counter[10]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_h_count[7]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_h_count[8]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_h_count[0]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_h_count[3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_v_count[5]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_v_count[8]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|ALT_INV_v_count[3]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_sw[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_sw[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_sw[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_sw[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_sw[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_sw[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_sw[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_sw[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_sw[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_sw[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_key[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_key[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_PS2_DAT~input_o\ : std_logic;
SIGNAL \inst10|ALT_INV_current_score_digit\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \inst10|ALT_INV_score_character\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|ALT_INV_SevenSeg_out[1]~3_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address[0]~107_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_cursor_row~14_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_cursor_row~13_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_cursor_row~12_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_RECV_UART~3_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address[2]~106_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address[2]~105_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_current_score_digit[12]~18_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_current_score_digit[13]~17_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_current_score_digit[11]~16_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[183]~23_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[183]~22_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[121]~42_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[184]~21_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[184]~20_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_inhibit_wait_count\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[122]~41_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[110]~40_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[185]~19_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[185]~18_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[183]~99_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[168]~98_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[168]~97_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[183]~96_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[123]~39_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[111]~38_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[99]~37_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[123]~36_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[88]~55_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[184]~95_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[169]~94_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[154]~93_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[169]~92_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[184]~91_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[124]~35_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[112]~34_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[100]~33_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[187]~17_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[187]~16_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[112]~32_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_SHIFTOUT\ : std_logic_vector(9 DOWNTO 3);
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[89]~54_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[80]~53_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[185]~90_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[170]~89_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[155]~88_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[140]~87_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[170]~86_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[185]~85_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[125]~31_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[113]~30_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[101]~29_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[101]~28_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[188]~15_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[188]~14_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[101]~27_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[125]~26_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[183]~136_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[168]~135_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[168]~134_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[183]~133_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[90]~52_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[81]~51_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[72]~50_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[186]~84_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[171]~83_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[156]~82_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[141]~81_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[126]~80_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[156]~79_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[171]~78_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[186]~77_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[90]~49_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[126]~25_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[114]~24_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[102]~23_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[189]~13_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[189]~12_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[114]~22_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~36_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[184]~132_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[169]~131_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[154]~130_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[169]~129_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[184]~128_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[91]~48_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[82]~47_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[73]~46_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[64]~45_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[187]~76_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[172]~75_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[157]~74_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[142]~73_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[127]~72_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[127]~71_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[127]~70_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[142]~69_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[172]~68_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[187]~67_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[82]~44_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[127]~21_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[115]~20_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[103]~19_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[103]~18_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[190]~11_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[190]~10_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[103]~17_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[127]~16_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[85]~127_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[85]~126_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[89]~125_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[89]~124_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~35_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[87]~123_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[87]~122_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[107]~15_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[56]~34_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~33_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[185]~121_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[170]~120_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[155]~119_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[140]~118_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[170]~117_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[185]~116_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[92]~43_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[83]~42_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[74]~41_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[65]~40_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[56]~39_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[188]~66_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[173]~65_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[158]~64_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[143]~63_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[128]~62_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[128]~61_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[158]~60_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[173]~59_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[188]~58_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[74]~38_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[92]~37_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[128]~14_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[116]~13_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[104]~12_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[191]~9_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[191]~8_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[116]~11_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~32_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~31_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~30_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[190]~115_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[175]~114_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[160]~113_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[145]~112_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[130]~111_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[115]~110_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[100]~109_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[85]~108_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[100]~107_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[130]~106_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[160]~105_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[175]~104_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[190]~103_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~29_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[61]~36_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[52]~35_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[52]~34_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[178]~57_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[163]~56_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[148]~55_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[133]~54_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[133]~53_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[133]~52_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[148]~51_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[178]~50_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[52]~33_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[61]~32_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~28_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~27_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~26_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[191]~102_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[176]~101_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[161]~100_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[146]~99_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[131]~98_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[116]~97_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[101]~96_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[86]~95_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[86]~94_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[116]~93_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[146]~92_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[176]~91_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[191]~90_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~25_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[53]~31_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[194]~49_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[179]~48_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[164]~47_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[149]~46_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[134]~45_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[134]~44_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[164]~43_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[194]~42_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[53]~30_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~24_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[179]~89_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[164]~88_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[149]~87_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[134]~86_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[119]~85_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[104]~84_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[89]~83_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[104]~82_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[134]~81_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[164]~80_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[179]~79_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~23_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[195]~78_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[195]~77_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[180]~76_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[165]~75_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[150]~74_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[135]~73_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[120]~72_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[105]~71_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[90]~70_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[90]~69_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[105]~68_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[120]~67_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[135]~66_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[150]~65_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[165]~64_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[180]~63_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~22_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[21]~21_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[15]~20_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[177]~62_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[162]~61_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[147]~60_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[132]~59_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[117]~58_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[102]~57_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[87]~56_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[102]~55_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[132]~54_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[162]~53_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[177]~52_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~19_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[195]~41_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[195]~40_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[22]~18_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~17_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[193]~51_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[178]~50_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[163]~49_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[148]~48_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[133]~47_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[118]~46_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[103]~45_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[88]~44_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[88]~43_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[118]~42_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[148]~41_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[193]~40_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[22]~16_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[180]~39_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[165]~38_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[150]~37_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[135]~36_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[135]~35_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[150]~34_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[165]~33_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[180]~32_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[52]~15_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[46]~14_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[40]~13_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[187]~39_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[172]~38_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[157]~37_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[142]~36_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[127]~35_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[112]~34_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[142]~33_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[172]~32_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[187]~31_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[52]~12_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[85]~29_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[76]~28_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[67]~27_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~26_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~25_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[190]~31_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[175]~30_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[160]~29_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[145]~28_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[130]~27_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[130]~26_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[160]~25_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[190]~24_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~24_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[76]~23_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[85]~22_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[118]~10_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[106]~9_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[193]~7_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[193]~6_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[118]~8_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[47]~11_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[41]~10_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[35]~9_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[188]~30_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[173]~29_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[158]~28_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[143]~27_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[128]~26_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[113]~25_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[98]~24_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[128]~23_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[158]~22_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[173]~21_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[188]~20_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[47]~8_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[77]~21_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[68]~20_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[59]~19_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~18_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~17_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[176]~23_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[161]~22_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[146]~21_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[131]~20_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[131]~19_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[131]~18_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[146]~17_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[176]~16_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~16_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[68]~15_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[77]~14_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[107]~7_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[194]~5_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[194]~4_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[107]~6_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[42]~7_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~6_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~5_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[189]~19_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[174]~18_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[159]~17_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[144]~16_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[129]~15_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[114]~14_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[99]~13_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[84]~12_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[114]~11_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[144]~10_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[174]~9_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[189]~8_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[42]~4_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[69]~13_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[60]~12_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~11_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[192]~15_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[177]~14_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[162]~13_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[147]~12_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[132]~11_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[132]~10_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[162]~9_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[192]~8_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[60]~10_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[69]~9_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[195]~3_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[195]~2_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~3_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~2_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~1_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[186]~7_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[171]~6_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[156]~5_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[141]~4_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[126]~3_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[156]~2_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[171]~1_combout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[186]~0_combout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~0_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[93]~8_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[84]~7_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[75]~6_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[66]~5_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~4_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[48]~3_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[174]~7_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[159]~6_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[144]~5_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[129]~4_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[129]~3_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[129]~2_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[144]~1_combout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[174]~0_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[66]~2_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[84]~1_combout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[93]~0_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[129]~5_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[117]~4_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[105]~3_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[105]~2_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[192]~1_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[192]~0_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[105]~1_combout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[129]~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_current_score_digit[12]~15_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[164]~118_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[149]~117_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[134]~116_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[119]~115_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[104]~114_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[89]~113_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~112_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[59]~111_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~110_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~109_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~108_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[104]~107_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[134]~106_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[164]~105_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_current_score_digit[13]~14_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[165]~104_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[150]~103_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[135]~102_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[120]~101_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[105]~100_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[90]~99_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~98_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~97_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~96_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_current_score\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~95_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~94_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~93_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[90]~92_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[105]~91_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[120]~90_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[135]~89_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[150]~88_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[165]~87_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_current_score_digit[4]~13_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[186]~86_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[156]~85_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[141]~84_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[126]~83_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[156]~82_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_current_score_digit[5]~12_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[187]~81_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[157]~80_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[142]~79_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[127]~78_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[112]~77_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[142]~76_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_current_score_digit[8]~11_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[190]~75_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[160]~74_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[145]~73_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[130]~72_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[115]~71_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[100]~70_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[85]~69_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[70]~68_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[100]~67_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[130]~66_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[160]~65_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_current_score_digit[9]~10_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[191]~64_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[161]~63_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[146]~62_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[131]~61_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[116]~60_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[101]~59_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[86]~58_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[71]~57_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[56]~56_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[86]~55_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[116]~54_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[146]~53_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_current_score_digit[10]~9_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[192]~52_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[162]~51_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[147]~50_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[132]~49_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[117]~48_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[102]~47_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[87]~46_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~45_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[57]~44_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~43_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~42_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[102]~41_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[132]~40_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[162]~39_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_current_score_digit[11]~8_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[163]~38_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[148]~37_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[133]~36_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[118]~35_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[103]~34_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[88]~33_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[73]~32_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[58]~31_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~30_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~29_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~28_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[58]~27_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[88]~26_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[118]~25_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[148]~24_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_current_score_digit[6]~7_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[188]~23_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[158]~22_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[143]~21_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[128]~20_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[113]~19_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[98]~18_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[128]~17_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[158]~16_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_current_score_digit[7]~6_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[189]~15_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[159]~14_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[144]~13_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[129]~12_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[114]~11_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[99]~10_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[84]~9_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[114]~8_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[144]~7_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_current_score_digit[1]~5_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[183]~6_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_current_score_digit[2]~4_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[184]~5_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[154]~4_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_current_score_digit[3]~3_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[185]~3_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[155]~2_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[140]~1_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_current_score_digit[0]~2_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_current_score_digit[0]~1_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_current_score_digit[0]~0_combout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[182]~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_mouse_state.WAIT_CMD_ACK~q\ : std_logic;
SIGNAL \inst5|ALT_INV_iready_set~q\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan13~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan13~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan12~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan12~0_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_comb~7_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_comb~6_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_comb~5_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_comb~4_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_comb~3_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_comb~2_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_comb~1_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_comb~0_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_send_char~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_mouse_state.INPUT_PACKETS~q\ : std_logic;
SIGNAL \inst5|ALT_INV_OUTCNT\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst5|ALT_INV_SHIFTIN\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst5|ALT_INV_cursor_row~10_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_LessThan5~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_LessThan5~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_ball_y_motion\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst10|ALT_INV_char_address[5]~103_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~102_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~101_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~100_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address[4]~98_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~97_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~96_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~95_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~94_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~93_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~92_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~91_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~89_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~88_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~87_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~86_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~85_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~84_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~83_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~82_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~81_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~80_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~78_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address[2]~77_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address[2]~76_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address[2]~75_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address[2]~74_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~73_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~72_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~71_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address[2]~70_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address[1]~68_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address[1]~67_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address[3]~66_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address[1]~65_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address[2]~64_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~63_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~62_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~61_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~60_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~59_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_LessThan18~1_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~58_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address[2]~57_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address[5]~55_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~54_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~53_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~52_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address[2]~51_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address[3]~50_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~49_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~48_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~47_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~46_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~45_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~44_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~43_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address[2]~42_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~41_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address[2]~40_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~39_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~38_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_Equal10~3_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~37_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~36_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~35_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_LessThan29~0_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address[0]~34_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~33_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_Equal11~1_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address[0]~32_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address[1]~31_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~30_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~29_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address[0]~28_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address[0]~27_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_LessThan18~0_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_LessThan19~0_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address[0]~26_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~25_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_LessThan4~2_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address[0]~24_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~23_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~22_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_Equal10~2_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~21_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~20_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~19_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~18_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address[2]~17_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~16_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_LessThan11~0_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~15_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~14_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~13_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~12_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~11_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~10_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~9_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~8_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~7_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~6_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_Equal11~0_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_Equal10~1_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_Equal10~0_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_LessThan16~0_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_LessThan4~1_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~5_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~4_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_LessThan4~0_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~3_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~2_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~1_combout\ : std_logic;
SIGNAL \inst10|ALT_INV_char_address~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_PACKET_CHAR2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst5|ALT_INV_send_char~q\ : std_logic;
SIGNAL \inst5|ALT_INV_send_data~q\ : std_logic;
SIGNAL \inst5|ALT_INV_PACKET_CHAR3\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst5|ALT_INV_cursor_row\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst2|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_process_0~6_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_process_0~5_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_process_0~4_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_mouse_state.LOAD_COMMAND~q\ : std_logic;
SIGNAL \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\ : std_logic;
SIGNAL \inst8|ALT_INV_LessThan2~1_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_LessThan2~0_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_LessThan1~1_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_INCNT~4_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_output_ready~q\ : std_logic;
SIGNAL \inst5|ALT_INV_mouse_state.LOAD_COMMAND2~q\ : std_logic;
SIGNAL \inst5|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_filter\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst5|ALT_INV_new_cursor_column[5]~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_process_0~3_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_process_0~2_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_LessThan7~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_bottom_cloud_on~combout\ : std_logic;
SIGNAL \inst3|ALT_INV_bottom_cloud_on~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_bottom_cloud_on~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan10~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan8~8_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan8~7_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan8~6_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan8~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan11~7_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_bottom_cloud_on~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan9~8_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add7~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_bottom_cloud_on~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_bottom_cloud_on~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan9~7_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan9~6_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan9~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan11~6_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_bottom_cloud_x_pos\ : std_logic_vector(10 DOWNTO 2);
SIGNAL \inst3|ALT_INV_LessThan10~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan9~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan9~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan9~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan9~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan9~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add7~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add7~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan11~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan11~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan11~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add9~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add9~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan11~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan11~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add9~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add9~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan11~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add9~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_top_cloud_on~combout\ : std_logic;
SIGNAL \inst3|ALT_INV_top_cloud_on~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_top_cloud_on~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_top_cloud_on~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_top_cloud_x_pos\ : std_logic_vector(10 DOWNTO 1);
SIGNAL \inst3|ALT_INV_LessThan7~7_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan5~6_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add5~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_top_cloud_on~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan7~6_combout\ : std_logic;
SIGNAL \inst8|ALT_INV_current_state\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst3|ALT_INV_LessThan7~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan7~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan7~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan7~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_top_cloud_on~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan7~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan7~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan4~6_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan5~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add5~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan5~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan5~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan5~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan5~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan5~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add5~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add5~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan4~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan4~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan4~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan4~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan4~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan4~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_ball_on~combout\ : std_logic;
SIGNAL \inst3|ALT_INV_ball_on~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_ball_on~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_ball_on~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_ball_y_pos\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst3|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add3~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_pixel_column\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst3|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan3~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan3~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan3~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan3~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan3~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add3~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add3~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan3~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan2~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan2~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan2~2_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_pixel_row\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst3|ALT_INV_LessThan2~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan2~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add2~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add2~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add2~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add2~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan8~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan8~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan8~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan8~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan8~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_video_on~combout\ : std_logic;
SIGNAL \inst2|ALT_INV_video_on_h~q\ : std_logic;
SIGNAL \inst2|ALT_INV_video_on_v~q\ : std_logic;
SIGNAL \inst5|ALT_INV_PACKET_CHAR1\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst5|ALT_INV_Equal4~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_LessThan9~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_RECV_UART~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_RECV_UART~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_cursor_row~3_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_cursor_row~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_INCNT\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst5|ALT_INV_READ_CHAR~q\ : std_logic;
SIGNAL \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\ : std_logic;
SIGNAL \inst5|ALT_INV_MOUSE_CLK_FILTER~q\ : std_logic;
SIGNAL \inst5|ALT_INV_RECV_UART~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_PACKET_COUNT\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst5|ALT_INV_left_button~q\ : std_logic;
SIGNAL \inst5|ALT_INV_cursor_column\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst6|ALT_INV_SevenSeg_out[1]~5_combout\ : std_logic;
SIGNAL \inst6|ALT_INV_SevenSeg_out~0_combout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[0]~57_sumout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[1]~53_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[2]~49_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~57_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[3]~45_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~53_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~53_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[4]~41_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_counter\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~49_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~49_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~49_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[5]~37_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~57_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~45_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[6]~33_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~53_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~53_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[0]~41_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[7]~29_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~49_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~49_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~49_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[1]~37_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[8]~25_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~45_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[2]~33_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[9]~21_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[1]~29_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~37_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[7]~29_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~25_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[8]~25_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[5]~21_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[6]~17_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[3]~13_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~9_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[9]~21_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[4]~17_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[11]~17_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[5]~13_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[12]~13_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~5_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[6]~9_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[13]~9_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ : std_logic;
SIGNAL \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[3]~5_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[10]~5_sumout\ : std_logic;
SIGNAL \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add16~49_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add16~45_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add16~37_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add16~33_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add16~29_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~57_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~17_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~37_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~53_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~49_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~53_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~13_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~49_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~49_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~45_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~9_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~5_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ : std_logic;
SIGNAL \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \inst8|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add14~25_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add14~17_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add14~13_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add14~5_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add13~29_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add13~25_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add13~9_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add13~5_sumout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \inst9|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst3|ALT_INV_Add15~29_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add15~17_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add15~9_sumout\ : std_logic;
SIGNAL \inst2|ALT_INV_h_count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst2|ALT_INV_v_count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst3|ALT_INV_Add6~17_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add6~13_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add6~9_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add6~5_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add4~21_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add6~1_sumout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add4~17_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add4~13_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add4~9_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add4~5_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_Add4~1_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_new_cursor_column\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst5|ALT_INV_new_cursor_row\ : std_logic_vector(9 DOWNTO 0);

BEGIN

VGA_VS <= ww_VGA_VS;
ww_CLOCK_50 <= CLOCK_50;
ww_key <= key;
ww_sw <= sw;
VGA_HS <= ww_VGA_HS;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
LEDR <= ww_LEDR;
VGA_B <= ww_VGA_B;
VGA_G <= ww_VGA_G;
VGA_R <= ww_VGA_R;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst9|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst10|char_address[5]~104_combout\ & \inst10|char_address[4]~99_combout\ & \inst10|char_address[3]~90_combout\ & \inst10|char_address[2]~79_combout\ & 
\inst10|char_address[1]~69_combout\ & \inst10|char_address[0]~56_combout\ & \inst2|pixel_row\(3) & \inst2|pixel_row\(2) & \inst2|pixel_row\(1));

\inst9|altsyncram_component|auto_generated|q_a\(0) <= \inst9|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst9|altsyncram_component|auto_generated|q_a\(1) <= \inst9|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst9|altsyncram_component|auto_generated|q_a\(2) <= \inst9|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\inst9|altsyncram_component|auto_generated|q_a\(3) <= \inst9|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\inst9|altsyncram_component|auto_generated|q_a\(4) <= \inst9|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\inst9|altsyncram_component|auto_generated|q_a\(5) <= \inst9|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\inst9|altsyncram_component|auto_generated|q_a\(6) <= \inst9|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\inst9|altsyncram_component|auto_generated|q_a\(7) <= \inst9|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(0);
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(1);
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(2);
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(3);
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(4);
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(5);
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(6);
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(7);

\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(0);
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(1);
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(2);
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(3);
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(4);
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(5);
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(6);
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(7);

\inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ <= (gnd & gnd & gnd & \CLOCK_50~input_o\);

\inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ <= (\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ & \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ & 
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ & \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ & \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ & 
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ & \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ & \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\);

\inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0\ <= \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\(0);

\inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ & \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ & 
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ & \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ & \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ & 
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ & \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ & \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\);
\inst3|ALT_INV_current_score[13]~DUPLICATE_q\ <= NOT \inst3|current_score[13]~DUPLICATE_q\;
\inst3|ALT_INV_current_score[4]~DUPLICATE_q\ <= NOT \inst3|current_score[4]~DUPLICATE_q\;
\inst3|ALT_INV_current_score[8]~DUPLICATE_q\ <= NOT \inst3|current_score[8]~DUPLICATE_q\;
\inst3|ALT_INV_current_score[9]~DUPLICATE_q\ <= NOT \inst3|current_score[9]~DUPLICATE_q\;
\inst3|ALT_INV_current_score[10]~DUPLICATE_q\ <= NOT \inst3|current_score[10]~DUPLICATE_q\;
\inst5|ALT_INV_mouse_state.LOAD_COMMAND2~DUPLICATE_q\ <= NOT \inst5|mouse_state.LOAD_COMMAND2~DUPLICATE_q\;
\inst3|ALT_INV_bottom_cloud_x_pos[10]~DUPLICATE_q\ <= NOT \inst3|bottom_cloud_x_pos[10]~DUPLICATE_q\;
\inst8|ALT_INV_current_state[0]~DUPLICATE_q\ <= NOT \inst8|current_state[0]~DUPLICATE_q\;
\inst8|ALT_INV_current_state[5]~DUPLICATE_q\ <= NOT \inst8|current_state[5]~DUPLICATE_q\;
\inst8|ALT_INV_current_state[3]~DUPLICATE_q\ <= NOT \inst8|current_state[3]~DUPLICATE_q\;
\inst3|ALT_INV_top_cloud_x_pos[7]~DUPLICATE_q\ <= NOT \inst3|top_cloud_x_pos[7]~DUPLICATE_q\;
\inst3|ALT_INV_top_cloud_x_pos[8]~DUPLICATE_q\ <= NOT \inst3|top_cloud_x_pos[8]~DUPLICATE_q\;
\inst3|ALT_INV_ball_y_pos[9]~DUPLICATE_q\ <= NOT \inst3|ball_y_pos[9]~DUPLICATE_q\;
\inst3|ALT_INV_ball_y_pos[0]~DUPLICATE_q\ <= NOT \inst3|ball_y_pos[0]~DUPLICATE_q\;
\inst3|ALT_INV_ball_y_pos[2]~DUPLICATE_q\ <= NOT \inst3|ball_y_pos[2]~DUPLICATE_q\;
\inst3|ALT_INV_ball_y_pos[3]~DUPLICATE_q\ <= NOT \inst3|ball_y_pos[3]~DUPLICATE_q\;
\inst3|ALT_INV_ball_y_pos[6]~DUPLICATE_q\ <= NOT \inst3|ball_y_pos[6]~DUPLICATE_q\;
\inst3|ALT_INV_ball_y_pos[7]~DUPLICATE_q\ <= NOT \inst3|ball_y_pos[7]~DUPLICATE_q\;
\inst3|ALT_INV_ball_y_pos[8]~DUPLICATE_q\ <= NOT \inst3|ball_y_pos[8]~DUPLICATE_q\;
\inst3|ALT_INV_top_cloud_x_pos[1]~DUPLICATE_q\ <= NOT \inst3|top_cloud_x_pos[1]~DUPLICATE_q\;
\inst3|ALT_INV_bottom_cloud_x_pos[3]~DUPLICATE_q\ <= NOT \inst3|bottom_cloud_x_pos[3]~DUPLICATE_q\;
\inst3|ALT_INV_bottom_cloud_x_pos[6]~DUPLICATE_q\ <= NOT \inst3|bottom_cloud_x_pos[6]~DUPLICATE_q\;
\inst3|ALT_INV_bottom_cloud_x_pos[7]~DUPLICATE_q\ <= NOT \inst3|bottom_cloud_x_pos[7]~DUPLICATE_q\;
\inst3|ALT_INV_current_score[12]~DUPLICATE_q\ <= NOT \inst3|current_score[12]~DUPLICATE_q\;
\inst3|ALT_INV_current_score[5]~DUPLICATE_q\ <= NOT \inst3|current_score[5]~DUPLICATE_q\;
\inst3|ALT_INV_current_score[11]~DUPLICATE_q\ <= NOT \inst3|current_score[11]~DUPLICATE_q\;
\inst3|ALT_INV_current_score[7]~DUPLICATE_q\ <= NOT \inst3|current_score[7]~DUPLICATE_q\;
\inst3|ALT_INV_current_score[2]~DUPLICATE_q\ <= NOT \inst3|current_score[2]~DUPLICATE_q\;
\inst3|ALT_INV_current_score[0]~DUPLICATE_q\ <= NOT \inst3|current_score[0]~DUPLICATE_q\;
\inst8|ALT_INV_counter[14]~DUPLICATE_q\ <= NOT \inst8|counter[14]~DUPLICATE_q\;
\inst8|ALT_INV_counter[11]~DUPLICATE_q\ <= NOT \inst8|counter[11]~DUPLICATE_q\;
\inst8|ALT_INV_counter[10]~DUPLICATE_q\ <= NOT \inst8|counter[10]~DUPLICATE_q\;
\inst2|ALT_INV_h_count[7]~DUPLICATE_q\ <= NOT \inst2|h_count[7]~DUPLICATE_q\;
\inst2|ALT_INV_h_count[8]~DUPLICATE_q\ <= NOT \inst2|h_count[8]~DUPLICATE_q\;
\inst2|ALT_INV_h_count[0]~DUPLICATE_q\ <= NOT \inst2|h_count[0]~DUPLICATE_q\;
\inst2|ALT_INV_h_count[3]~DUPLICATE_q\ <= NOT \inst2|h_count[3]~DUPLICATE_q\;
\inst2|ALT_INV_v_count[5]~DUPLICATE_q\ <= NOT \inst2|v_count[5]~DUPLICATE_q\;
\inst2|ALT_INV_v_count[8]~DUPLICATE_q\ <= NOT \inst2|v_count[8]~DUPLICATE_q\;
\inst2|ALT_INV_v_count[3]~DUPLICATE_q\ <= NOT \inst2|v_count[3]~DUPLICATE_q\;
\ALT_INV_sw[0]~input_o\ <= NOT \sw[0]~input_o\;
\ALT_INV_sw[1]~input_o\ <= NOT \sw[1]~input_o\;
\ALT_INV_sw[2]~input_o\ <= NOT \sw[2]~input_o\;
\ALT_INV_sw[3]~input_o\ <= NOT \sw[3]~input_o\;
\ALT_INV_sw[4]~input_o\ <= NOT \sw[4]~input_o\;
\ALT_INV_sw[5]~input_o\ <= NOT \sw[5]~input_o\;
\ALT_INV_sw[6]~input_o\ <= NOT \sw[6]~input_o\;
\ALT_INV_sw[7]~input_o\ <= NOT \sw[7]~input_o\;
\ALT_INV_sw[8]~input_o\ <= NOT \sw[8]~input_o\;
\ALT_INV_sw[9]~input_o\ <= NOT \sw[9]~input_o\;
\ALT_INV_key[0]~input_o\ <= NOT \key[0]~input_o\;
\ALT_INV_key[1]~input_o\ <= NOT \key[1]~input_o\;
\ALT_INV_PS2_DAT~input_o\ <= NOT \PS2_DAT~input_o\;
\inst10|ALT_INV_current_score_digit\(12) <= NOT \inst10|current_score_digit\(12);
\inst10|ALT_INV_current_score_digit\(13) <= NOT \inst10|current_score_digit\(13);
\inst10|ALT_INV_current_score_digit\(4) <= NOT \inst10|current_score_digit\(4);
\inst10|ALT_INV_current_score_digit\(5) <= NOT \inst10|current_score_digit\(5);
\inst10|ALT_INV_current_score_digit\(8) <= NOT \inst10|current_score_digit\(8);
\inst10|ALT_INV_current_score_digit\(9) <= NOT \inst10|current_score_digit\(9);
\inst10|ALT_INV_current_score_digit\(10) <= NOT \inst10|current_score_digit\(10);
\inst10|ALT_INV_current_score_digit\(11) <= NOT \inst10|current_score_digit\(11);
\inst10|ALT_INV_current_score_digit\(6) <= NOT \inst10|current_score_digit\(6);
\inst10|ALT_INV_current_score_digit\(7) <= NOT \inst10|current_score_digit\(7);
\inst10|ALT_INV_current_score_digit\(1) <= NOT \inst10|current_score_digit\(1);
\inst10|ALT_INV_current_score_digit\(2) <= NOT \inst10|current_score_digit\(2);
\inst10|ALT_INV_current_score_digit\(3) <= NOT \inst10|current_score_digit\(3);
\inst10|ALT_INV_current_score_digit\(0) <= NOT \inst10|current_score_digit\(0);
\inst10|ALT_INV_score_character\(3) <= NOT \inst10|score_character\(3);
\inst10|ALT_INV_score_character\(2) <= NOT \inst10|score_character\(2);
\inst10|ALT_INV_score_character\(1) <= NOT \inst10|score_character\(1);
\inst10|ALT_INV_score_character\(0) <= NOT \inst10|score_character\(0);
\inst7|ALT_INV_SevenSeg_out[1]~3_combout\ <= NOT \inst7|SevenSeg_out[1]~3_combout\;
\inst10|ALT_INV_char_address[0]~107_combout\ <= NOT \inst10|char_address[0]~107_combout\;
\inst5|ALT_INV_cursor_row~14_combout\ <= NOT \inst5|cursor_row~14_combout\;
\inst5|ALT_INV_cursor_row~13_combout\ <= NOT \inst5|cursor_row~13_combout\;
\inst5|ALT_INV_cursor_row~12_combout\ <= NOT \inst5|cursor_row~12_combout\;
\inst10|ALT_INV_Equal0~1_combout\ <= NOT \inst10|Equal0~1_combout\;
\inst5|ALT_INV_RECV_UART~3_combout\ <= NOT \inst5|RECV_UART~3_combout\;
\inst10|ALT_INV_char_address[2]~106_combout\ <= NOT \inst10|char_address[2]~106_combout\;
\inst10|ALT_INV_char_address[2]~105_combout\ <= NOT \inst10|char_address[2]~105_combout\;
\inst10|ALT_INV_current_score_digit[12]~18_combout\ <= NOT \inst10|current_score_digit[12]~18_combout\;
\inst10|ALT_INV_current_score_digit[13]~17_combout\ <= NOT \inst10|current_score_digit[13]~17_combout\;
\inst10|ALT_INV_current_score_digit[11]~16_combout\ <= NOT \inst10|current_score_digit[11]~16_combout\;
\inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[183]~23_combout\ <= NOT \inst10|Mod3|auto_generated|divider|divider|StageOut[183]~23_combout\;
\inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[183]~22_combout\ <= NOT \inst10|Mod3|auto_generated|divider|divider|StageOut[183]~22_combout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[121]~42_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[121]~42_combout\;
\inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[184]~21_combout\ <= NOT \inst10|Mod3|auto_generated|divider|divider|StageOut[184]~21_combout\;
\inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[184]~20_combout\ <= NOT \inst10|Mod3|auto_generated|divider|divider|StageOut[184]~20_combout\;
\inst5|ALT_INV_inhibit_wait_count\(1) <= NOT \inst5|inhibit_wait_count\(1);
\inst5|ALT_INV_inhibit_wait_count\(0) <= NOT \inst5|inhibit_wait_count\(0);
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[122]~41_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[122]~41_combout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[110]~40_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[110]~40_combout\;
\inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[185]~19_combout\ <= NOT \inst10|Mod3|auto_generated|divider|divider|StageOut[185]~19_combout\;
\inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[185]~18_combout\ <= NOT \inst10|Mod3|auto_generated|divider|divider|StageOut[185]~18_combout\;
\inst5|ALT_INV_inhibit_wait_count\(2) <= NOT \inst5|inhibit_wait_count\(2);
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[183]~99_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[183]~99_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[168]~98_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[168]~98_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[168]~97_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[168]~97_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[183]~96_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[183]~96_combout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[123]~39_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[123]~39_combout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[111]~38_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[111]~38_combout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[99]~37_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[99]~37_combout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[123]~36_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[123]~36_combout\;
\inst5|ALT_INV_inhibit_wait_count\(3) <= NOT \inst5|inhibit_wait_count\(3);
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[88]~55_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[88]~55_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[184]~95_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[184]~95_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[169]~94_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[169]~94_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[154]~93_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[154]~93_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[169]~92_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[169]~92_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[184]~91_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[184]~91_combout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[124]~35_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[124]~35_combout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[112]~34_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[112]~34_combout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[100]~33_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[100]~33_combout\;
\inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[187]~17_combout\ <= NOT \inst10|Mod3|auto_generated|divider|divider|StageOut[187]~17_combout\;
\inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[187]~16_combout\ <= NOT \inst10|Mod3|auto_generated|divider|divider|StageOut[187]~16_combout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[112]~32_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[112]~32_combout\;
\inst5|ALT_INV_inhibit_wait_count\(4) <= NOT \inst5|inhibit_wait_count\(4);
\inst5|ALT_INV_SHIFTOUT\(9) <= NOT \inst5|SHIFTOUT\(9);
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[89]~54_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[89]~54_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[80]~53_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[80]~53_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[185]~90_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[185]~90_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[170]~89_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[170]~89_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[155]~88_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[155]~88_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[140]~87_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[140]~87_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[170]~86_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[170]~86_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[185]~85_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[185]~85_combout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[125]~31_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[125]~31_combout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[113]~30_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[113]~30_combout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[101]~29_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[101]~29_combout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[101]~28_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[101]~28_combout\;
\inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[188]~15_combout\ <= NOT \inst10|Mod3|auto_generated|divider|divider|StageOut[188]~15_combout\;
\inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[188]~14_combout\ <= NOT \inst10|Mod3|auto_generated|divider|divider|StageOut[188]~14_combout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[101]~27_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[101]~27_combout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[125]~26_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[125]~26_combout\;
\inst5|ALT_INV_inhibit_wait_count\(5) <= NOT \inst5|inhibit_wait_count\(5);
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[183]~136_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[183]~136_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[168]~135_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[168]~135_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[168]~134_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[168]~134_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[183]~133_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[183]~133_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[90]~52_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[90]~52_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[81]~51_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[81]~51_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[72]~50_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[72]~50_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[186]~84_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[186]~84_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[171]~83_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[171]~83_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[156]~82_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[156]~82_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[141]~81_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[141]~81_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[126]~80_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[126]~80_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[156]~79_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[156]~79_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[171]~78_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[171]~78_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[186]~77_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[186]~77_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[90]~49_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[90]~49_combout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[126]~25_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[126]~25_combout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[114]~24_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[114]~24_combout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[102]~23_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[102]~23_combout\;
\inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[189]~13_combout\ <= NOT \inst10|Mod3|auto_generated|divider|divider|StageOut[189]~13_combout\;
\inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[189]~12_combout\ <= NOT \inst10|Mod3|auto_generated|divider|divider|StageOut[189]~12_combout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[114]~22_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[114]~22_combout\;
\inst5|ALT_INV_inhibit_wait_count\(6) <= NOT \inst5|inhibit_wait_count\(6);
\inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~36_combout\ <= NOT \inst10|Div0|auto_generated|divider|divider|StageOut[55]~36_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[184]~132_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[184]~132_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[169]~131_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[169]~131_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[154]~130_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[154]~130_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[169]~129_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[169]~129_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[184]~128_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[184]~128_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[91]~48_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[91]~48_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[82]~47_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[82]~47_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[73]~46_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[73]~46_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[64]~45_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[64]~45_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[187]~76_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[187]~76_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[172]~75_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[172]~75_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[157]~74_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[157]~74_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[142]~73_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[142]~73_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[127]~72_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[127]~72_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[127]~71_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[127]~71_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[127]~70_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[127]~70_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[142]~69_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[142]~69_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[172]~68_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[172]~68_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[187]~67_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[187]~67_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[82]~44_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[82]~44_combout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[127]~21_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[127]~21_combout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[115]~20_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[115]~20_combout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[103]~19_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[103]~19_combout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[103]~18_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[103]~18_combout\;
\inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[190]~11_combout\ <= NOT \inst10|Mod3|auto_generated|divider|divider|StageOut[190]~11_combout\;
\inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[190]~10_combout\ <= NOT \inst10|Mod3|auto_generated|divider|divider|StageOut[190]~10_combout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[103]~17_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[103]~17_combout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[127]~16_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[127]~16_combout\;
\inst5|ALT_INV_inhibit_wait_count\(7) <= NOT \inst5|inhibit_wait_count\(7);
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[85]~127_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[85]~127_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[85]~126_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[85]~126_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[89]~125_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[89]~125_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[89]~124_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[89]~124_combout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~35_combout\ <= NOT \inst10|Div0|auto_generated|divider|divider|StageOut[17]~35_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[87]~123_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[87]~123_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[87]~122_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[87]~122_combout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[107]~15_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[107]~15_combout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[56]~34_combout\ <= NOT \inst10|Div0|auto_generated|divider|divider|StageOut[56]~34_combout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~33_combout\ <= NOT \inst10|Div0|auto_generated|divider|divider|StageOut[50]~33_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[185]~121_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[185]~121_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[170]~120_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[170]~120_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[155]~119_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[155]~119_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[140]~118_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[140]~118_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[170]~117_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[170]~117_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[185]~116_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[185]~116_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[92]~43_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[92]~43_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[83]~42_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[83]~42_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[74]~41_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[74]~41_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[65]~40_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[65]~40_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[56]~39_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[56]~39_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[188]~66_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[188]~66_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[173]~65_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[173]~65_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[158]~64_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[158]~64_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[143]~63_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[143]~63_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[128]~62_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[128]~62_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[128]~61_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[128]~61_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[158]~60_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[158]~60_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[173]~59_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[173]~59_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[188]~58_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[188]~58_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[74]~38_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[74]~38_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[92]~37_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[92]~37_combout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[128]~14_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[128]~14_combout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[116]~13_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[116]~13_combout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[104]~12_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[104]~12_combout\;
\inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[191]~9_combout\ <= NOT \inst10|Mod3|auto_generated|divider|divider|StageOut[191]~9_combout\;
\inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[191]~8_combout\ <= NOT \inst10|Mod3|auto_generated|divider|divider|StageOut[191]~8_combout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[116]~11_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[116]~11_combout\;
\inst5|ALT_INV_inhibit_wait_count\(8) <= NOT \inst5|inhibit_wait_count\(8);
\inst5|ALT_INV_SHIFTOUT\(5) <= NOT \inst5|SHIFTOUT\(5);
\inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~32_combout\ <= NOT \inst10|Div0|auto_generated|divider|divider|StageOut[37]~32_combout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~31_combout\ <= NOT \inst10|Div0|auto_generated|divider|divider|StageOut[31]~31_combout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~30_combout\ <= NOT \inst10|Div0|auto_generated|divider|divider|StageOut[25]~30_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[190]~115_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[190]~115_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[175]~114_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[175]~114_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[160]~113_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[160]~113_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[145]~112_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[145]~112_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[130]~111_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[130]~111_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[115]~110_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[115]~110_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[100]~109_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[100]~109_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[85]~108_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[85]~108_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[100]~107_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[100]~107_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[130]~106_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[130]~106_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[160]~105_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[160]~105_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[175]~104_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[175]~104_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[190]~103_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[190]~103_combout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~29_combout\ <= NOT \inst10|Div0|auto_generated|divider|divider|StageOut[37]~29_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[61]~36_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[61]~36_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[52]~35_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[52]~35_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[52]~34_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[52]~34_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[178]~57_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[178]~57_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[163]~56_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[163]~56_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[148]~55_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[148]~55_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[133]~54_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[133]~54_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[133]~53_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[133]~53_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[133]~52_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[133]~52_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[148]~51_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[148]~51_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[178]~50_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[178]~50_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[52]~33_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[52]~33_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[61]~32_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[61]~32_combout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~28_combout\ <= NOT \inst10|Div0|auto_generated|divider|divider|StageOut[32]~28_combout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~27_combout\ <= NOT \inst10|Div0|auto_generated|divider|divider|StageOut[26]~27_combout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~26_combout\ <= NOT \inst10|Div0|auto_generated|divider|divider|StageOut[20]~26_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[191]~102_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[191]~102_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[176]~101_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[176]~101_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[161]~100_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[161]~100_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[146]~99_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[146]~99_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[131]~98_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[131]~98_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[116]~97_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[116]~97_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[101]~96_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[101]~96_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[86]~95_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[86]~95_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[86]~94_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[86]~94_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[116]~93_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[116]~93_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[146]~92_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[146]~92_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[176]~91_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[176]~91_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[191]~90_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[191]~90_combout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~25_combout\ <= NOT \inst10|Div0|auto_generated|divider|divider|StageOut[32]~25_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[53]~31_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[53]~31_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[194]~49_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[194]~49_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[179]~48_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[179]~48_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[164]~47_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[164]~47_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[149]~46_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[149]~46_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[134]~45_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[134]~45_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[134]~44_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[134]~44_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[164]~43_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[164]~43_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[194]~42_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[194]~42_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[53]~30_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[53]~30_combout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~24_combout\ <= NOT \inst10|Div0|auto_generated|divider|divider|StageOut[17]~24_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[179]~89_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[179]~89_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[164]~88_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[164]~88_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[149]~87_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[149]~87_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[134]~86_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[134]~86_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[119]~85_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[119]~85_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[104]~84_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[104]~84_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[89]~83_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[89]~83_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[104]~82_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[104]~82_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[134]~81_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[134]~81_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[164]~80_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[164]~80_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[179]~79_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[179]~79_combout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~23_combout\ <= NOT \inst10|Div0|auto_generated|divider|divider|StageOut[17]~23_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[195]~78_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[195]~78_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[195]~77_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[195]~77_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[180]~76_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[180]~76_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[165]~75_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[165]~75_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[150]~74_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[150]~74_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[135]~73_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[135]~73_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[120]~72_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[120]~72_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[105]~71_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[105]~71_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[90]~70_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[90]~70_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[90]~69_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[90]~69_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[105]~68_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[105]~68_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[120]~67_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[120]~67_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[135]~66_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[135]~66_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[150]~65_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[150]~65_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[165]~64_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[165]~64_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[180]~63_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[180]~63_combout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~22_combout\ <= NOT \inst10|Div0|auto_generated|divider|divider|StageOut[27]~22_combout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[21]~21_combout\ <= NOT \inst10|Div0|auto_generated|divider|divider|StageOut[21]~21_combout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[15]~20_combout\ <= NOT \inst10|Div0|auto_generated|divider|divider|StageOut[15]~20_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[177]~62_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[177]~62_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[162]~61_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[162]~61_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[147]~60_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[147]~60_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[132]~59_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[132]~59_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[117]~58_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[117]~58_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[102]~57_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[102]~57_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[87]~56_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[87]~56_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[102]~55_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[102]~55_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[132]~54_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[132]~54_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[162]~53_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[162]~53_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[177]~52_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[177]~52_combout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~19_combout\ <= NOT \inst10|Div0|auto_generated|divider|divider|StageOut[27]~19_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[195]~41_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[195]~41_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[195]~40_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[195]~40_combout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[22]~18_combout\ <= NOT \inst10|Div0|auto_generated|divider|divider|StageOut[22]~18_combout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~17_combout\ <= NOT \inst10|Div0|auto_generated|divider|divider|StageOut[16]~17_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[193]~51_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[193]~51_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[178]~50_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[178]~50_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[163]~49_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[163]~49_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[148]~48_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[148]~48_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[133]~47_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[133]~47_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[118]~46_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[118]~46_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[103]~45_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[103]~45_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[88]~44_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[88]~44_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[88]~43_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[88]~43_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[118]~42_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[118]~42_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[148]~41_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[148]~41_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[193]~40_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[193]~40_combout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[22]~16_combout\ <= NOT \inst10|Div0|auto_generated|divider|divider|StageOut[22]~16_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[180]~39_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[180]~39_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[165]~38_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[165]~38_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[150]~37_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[150]~37_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[135]~36_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[135]~36_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[135]~35_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[135]~35_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[150]~34_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[150]~34_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[165]~33_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[165]~33_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[180]~32_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[180]~32_combout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[52]~15_combout\ <= NOT \inst10|Div0|auto_generated|divider|divider|StageOut[52]~15_combout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[46]~14_combout\ <= NOT \inst10|Div0|auto_generated|divider|divider|StageOut[46]~14_combout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[40]~13_combout\ <= NOT \inst10|Div0|auto_generated|divider|divider|StageOut[40]~13_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[187]~39_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[187]~39_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[172]~38_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[172]~38_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[157]~37_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[157]~37_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[142]~36_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[142]~36_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[127]~35_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[127]~35_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[112]~34_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[112]~34_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[142]~33_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[142]~33_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[172]~32_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[172]~32_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[187]~31_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[187]~31_combout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[52]~12_combout\ <= NOT \inst10|Div0|auto_generated|divider|divider|StageOut[52]~12_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[85]~29_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[85]~29_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[76]~28_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[76]~28_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[67]~27_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[67]~27_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~26_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[58]~26_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~25_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[49]~25_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[190]~31_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[190]~31_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[175]~30_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[175]~30_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[160]~29_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[160]~29_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[145]~28_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[145]~28_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[130]~27_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[130]~27_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[130]~26_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[130]~26_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[160]~25_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[160]~25_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[190]~24_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[190]~24_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~24_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[58]~24_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[76]~23_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[76]~23_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[85]~22_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[85]~22_combout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[118]~10_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[118]~10_combout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[106]~9_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[106]~9_combout\;
\inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[193]~7_combout\ <= NOT \inst10|Mod3|auto_generated|divider|divider|StageOut[193]~7_combout\;
\inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[193]~6_combout\ <= NOT \inst10|Mod3|auto_generated|divider|divider|StageOut[193]~6_combout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[118]~8_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[118]~8_combout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[47]~11_combout\ <= NOT \inst10|Div0|auto_generated|divider|divider|StageOut[47]~11_combout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[41]~10_combout\ <= NOT \inst10|Div0|auto_generated|divider|divider|StageOut[41]~10_combout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[35]~9_combout\ <= NOT \inst10|Div0|auto_generated|divider|divider|StageOut[35]~9_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[188]~30_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[188]~30_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[173]~29_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[173]~29_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[158]~28_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[158]~28_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[143]~27_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[143]~27_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[128]~26_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[128]~26_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[113]~25_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[113]~25_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[98]~24_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[98]~24_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[128]~23_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[128]~23_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[158]~22_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[158]~22_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[173]~21_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[173]~21_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[188]~20_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[188]~20_combout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[47]~8_combout\ <= NOT \inst10|Div0|auto_generated|divider|divider|StageOut[47]~8_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[77]~21_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[77]~21_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[68]~20_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[68]~20_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[59]~19_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[59]~19_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~18_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[50]~18_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~17_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[50]~17_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[176]~23_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[176]~23_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[161]~22_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[161]~22_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[146]~21_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[146]~21_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[131]~20_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[131]~20_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[131]~19_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[131]~19_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[131]~18_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[131]~18_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[146]~17_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[146]~17_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[176]~16_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[176]~16_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~16_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[50]~16_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[68]~15_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[68]~15_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[77]~14_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[77]~14_combout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[107]~7_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[107]~7_combout\;
\inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[194]~5_combout\ <= NOT \inst10|Mod3|auto_generated|divider|divider|StageOut[194]~5_combout\;
\inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[194]~4_combout\ <= NOT \inst10|Mod3|auto_generated|divider|divider|StageOut[194]~4_combout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[107]~6_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[107]~6_combout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[42]~7_combout\ <= NOT \inst10|Div0|auto_generated|divider|divider|StageOut[42]~7_combout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~6_combout\ <= NOT \inst10|Div0|auto_generated|divider|divider|StageOut[36]~6_combout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~5_combout\ <= NOT \inst10|Div0|auto_generated|divider|divider|StageOut[30]~5_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[189]~19_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[189]~19_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[174]~18_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[174]~18_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[159]~17_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[159]~17_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[144]~16_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[144]~16_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[129]~15_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[129]~15_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[114]~14_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[114]~14_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[99]~13_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[99]~13_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[84]~12_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[84]~12_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[114]~11_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[114]~11_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[144]~10_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[144]~10_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[174]~9_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[174]~9_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[189]~8_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[189]~8_combout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[42]~4_combout\ <= NOT \inst10|Div0|auto_generated|divider|divider|StageOut[42]~4_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[69]~13_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[69]~13_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[60]~12_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[60]~12_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~11_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[51]~11_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[192]~15_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[192]~15_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[177]~14_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[177]~14_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[162]~13_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[162]~13_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[147]~12_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[147]~12_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[132]~11_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[132]~11_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[132]~10_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[132]~10_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[162]~9_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[162]~9_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[192]~8_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[192]~8_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[60]~10_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[60]~10_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[69]~9_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[69]~9_combout\;
\inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[195]~3_combout\ <= NOT \inst10|Mod3|auto_generated|divider|divider|StageOut[195]~3_combout\;
\inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[195]~2_combout\ <= NOT \inst10|Mod3|auto_generated|divider|divider|StageOut[195]~2_combout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~3_combout\ <= NOT \inst10|Div0|auto_generated|divider|divider|StageOut[57]~3_combout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~2_combout\ <= NOT \inst10|Div0|auto_generated|divider|divider|StageOut[51]~2_combout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~1_combout\ <= NOT \inst10|Div0|auto_generated|divider|divider|StageOut[45]~1_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[186]~7_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[186]~7_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[171]~6_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[171]~6_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[156]~5_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[156]~5_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[141]~4_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[141]~4_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[126]~3_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[126]~3_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[156]~2_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[156]~2_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[171]~1_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[171]~1_combout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[186]~0_combout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|StageOut[186]~0_combout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~0_combout\ <= NOT \inst10|Div0|auto_generated|divider|divider|StageOut[57]~0_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[93]~8_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[93]~8_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[84]~7_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[84]~7_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[75]~6_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[75]~6_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[66]~5_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[66]~5_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~4_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[57]~4_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[48]~3_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[48]~3_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[174]~7_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[174]~7_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[159]~6_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[159]~6_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[144]~5_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[144]~5_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[129]~4_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[129]~4_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[129]~3_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[129]~3_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[129]~2_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[129]~2_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[144]~1_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[144]~1_combout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[174]~0_combout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|StageOut[174]~0_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[66]~2_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[66]~2_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[84]~1_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[84]~1_combout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[93]~0_combout\ <= NOT \inst10|Div1|auto_generated|divider|divider|StageOut[93]~0_combout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[129]~5_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[129]~5_combout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[117]~4_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[117]~4_combout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[105]~3_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[105]~3_combout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[105]~2_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[105]~2_combout\;
\inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[192]~1_combout\ <= NOT \inst10|Mod3|auto_generated|divider|divider|StageOut[192]~1_combout\;
\inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[192]~0_combout\ <= NOT \inst10|Mod3|auto_generated|divider|divider|StageOut[192]~0_combout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[105]~1_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[105]~1_combout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[129]~0_combout\ <= NOT \inst10|Div2|auto_generated|divider|divider|StageOut[129]~0_combout\;
\inst5|ALT_INV_inhibit_wait_count\(9) <= NOT \inst5|inhibit_wait_count\(9);
\inst5|ALT_INV_SHIFTOUT\(4) <= NOT \inst5|SHIFTOUT\(4);
\inst3|ALT_INV_Equal0~1_combout\ <= NOT \inst3|Equal0~1_combout\;
\inst3|ALT_INV_Equal0~0_combout\ <= NOT \inst3|Equal0~0_combout\;
\inst5|ALT_INV_SHIFTOUT\(3) <= NOT \inst5|SHIFTOUT\(3);
\inst10|ALT_INV_current_score_digit[12]~15_combout\ <= NOT \inst10|current_score_digit[12]~15_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[164]~118_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[164]~118_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[149]~117_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[149]~117_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[134]~116_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[134]~116_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[119]~115_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[119]~115_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[104]~114_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[104]~114_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[89]~113_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[89]~113_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~112_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[74]~112_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[59]~111_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[59]~111_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~110_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[44]~110_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~109_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[44]~109_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~108_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[74]~108_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[104]~107_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[104]~107_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[134]~106_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[134]~106_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[164]~105_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[164]~105_combout\;
\inst10|ALT_INV_current_score_digit[13]~14_combout\ <= NOT \inst10|current_score_digit[13]~14_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[165]~104_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[165]~104_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[150]~103_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[150]~103_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[135]~102_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[135]~102_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[120]~101_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[120]~101_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[105]~100_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[105]~100_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[90]~99_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[90]~99_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~98_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[75]~98_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~97_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[60]~97_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~96_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[45]~96_combout\;
\inst3|ALT_INV_current_score\(13) <= NOT \inst3|current_score\(13);
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~95_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[45]~95_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~94_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[60]~94_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~93_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[75]~93_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[90]~92_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[90]~92_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[105]~91_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[105]~91_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[120]~90_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[120]~90_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[135]~89_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[135]~89_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[150]~88_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[150]~88_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[165]~87_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[165]~87_combout\;
\inst10|ALT_INV_current_score_digit[4]~13_combout\ <= NOT \inst10|current_score_digit[4]~13_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[186]~86_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[186]~86_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[156]~85_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[156]~85_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[141]~84_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[141]~84_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[126]~83_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[126]~83_combout\;
\inst3|ALT_INV_current_score\(4) <= NOT \inst3|current_score\(4);
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[156]~82_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[156]~82_combout\;
\inst10|ALT_INV_current_score_digit[5]~12_combout\ <= NOT \inst10|current_score_digit[5]~12_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[187]~81_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[187]~81_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[157]~80_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[157]~80_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[142]~79_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[142]~79_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[127]~78_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[127]~78_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[112]~77_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[112]~77_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[142]~76_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[142]~76_combout\;
\inst10|ALT_INV_current_score_digit[8]~11_combout\ <= NOT \inst10|current_score_digit[8]~11_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[190]~75_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[190]~75_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[160]~74_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[160]~74_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[145]~73_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[145]~73_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[130]~72_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[130]~72_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[115]~71_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[115]~71_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[100]~70_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[100]~70_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[85]~69_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[85]~69_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[70]~68_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[70]~68_combout\;
\inst3|ALT_INV_current_score\(8) <= NOT \inst3|current_score\(8);
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[100]~67_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[100]~67_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[130]~66_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[130]~66_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[160]~65_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[160]~65_combout\;
\inst10|ALT_INV_current_score_digit[9]~10_combout\ <= NOT \inst10|current_score_digit[9]~10_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[191]~64_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[191]~64_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[161]~63_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[161]~63_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[146]~62_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[146]~62_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[131]~61_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[131]~61_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[116]~60_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[116]~60_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[101]~59_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[101]~59_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[86]~58_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[86]~58_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[71]~57_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[71]~57_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[56]~56_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[56]~56_combout\;
\inst3|ALT_INV_current_score\(9) <= NOT \inst3|current_score\(9);
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[86]~55_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[86]~55_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[116]~54_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[116]~54_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[146]~53_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[146]~53_combout\;
\inst10|ALT_INV_current_score_digit[10]~9_combout\ <= NOT \inst10|current_score_digit[10]~9_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[192]~52_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[192]~52_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[162]~51_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[162]~51_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[147]~50_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[147]~50_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[132]~49_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[132]~49_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[117]~48_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[117]~48_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[102]~47_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[102]~47_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[87]~46_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[87]~46_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~45_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[72]~45_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[57]~44_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[57]~44_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~43_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[42]~43_combout\;
\inst3|ALT_INV_current_score\(10) <= NOT \inst3|current_score\(10);
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~42_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[72]~42_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[102]~41_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[102]~41_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[132]~40_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[132]~40_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[162]~39_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[162]~39_combout\;
\inst10|ALT_INV_current_score_digit[11]~8_combout\ <= NOT \inst10|current_score_digit[11]~8_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[163]~38_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[163]~38_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[148]~37_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[148]~37_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[133]~36_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[133]~36_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[118]~35_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[118]~35_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[103]~34_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[103]~34_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[88]~33_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[88]~33_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[73]~32_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[73]~32_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[58]~31_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[58]~31_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~30_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[43]~30_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~29_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[43]~29_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~28_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[43]~28_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[58]~27_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[58]~27_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[88]~26_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[88]~26_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[118]~25_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[118]~25_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[148]~24_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[148]~24_combout\;
\inst10|ALT_INV_current_score_digit[6]~7_combout\ <= NOT \inst10|current_score_digit[6]~7_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[188]~23_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[188]~23_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[158]~22_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[158]~22_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[143]~21_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[143]~21_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[128]~20_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[128]~20_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[113]~19_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[113]~19_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[98]~18_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[98]~18_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[128]~17_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[128]~17_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[158]~16_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[158]~16_combout\;
\inst10|ALT_INV_current_score_digit[7]~6_combout\ <= NOT \inst10|current_score_digit[7]~6_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[189]~15_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[189]~15_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[159]~14_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[159]~14_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[144]~13_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[144]~13_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[129]~12_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[129]~12_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[114]~11_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[114]~11_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[99]~10_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[99]~10_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[84]~9_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[84]~9_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[114]~8_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[114]~8_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[144]~7_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[144]~7_combout\;
\inst10|ALT_INV_current_score_digit[1]~5_combout\ <= NOT \inst10|current_score_digit[1]~5_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[183]~6_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[183]~6_combout\;
\inst10|ALT_INV_current_score_digit[2]~4_combout\ <= NOT \inst10|current_score_digit[2]~4_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[184]~5_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[184]~5_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[154]~4_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[154]~4_combout\;
\inst10|ALT_INV_current_score_digit[3]~3_combout\ <= NOT \inst10|current_score_digit[3]~3_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[185]~3_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[185]~3_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[155]~2_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[155]~2_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[140]~1_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[140]~1_combout\;
\inst10|ALT_INV_current_score_digit[0]~2_combout\ <= NOT \inst10|current_score_digit[0]~2_combout\;
\inst10|ALT_INV_current_score_digit[0]~1_combout\ <= NOT \inst10|current_score_digit[0]~1_combout\;
\inst10|ALT_INV_current_score_digit[0]~0_combout\ <= NOT \inst10|current_score_digit[0]~0_combout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[182]~0_combout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\;
\inst5|ALT_INV_mouse_state.WAIT_CMD_ACK~q\ <= NOT \inst5|mouse_state.WAIT_CMD_ACK~q\;
\inst5|ALT_INV_iready_set~q\ <= NOT \inst5|iready_set~q\;
\inst3|ALT_INV_LessThan13~1_combout\ <= NOT \inst3|LessThan13~1_combout\;
\inst3|ALT_INV_LessThan13~0_combout\ <= NOT \inst3|LessThan13~0_combout\;
\inst3|ALT_INV_LessThan12~1_combout\ <= NOT \inst3|LessThan12~1_combout\;
\inst3|ALT_INV_LessThan12~0_combout\ <= NOT \inst3|LessThan12~0_combout\;
\inst10|ALT_INV_comb~7_combout\ <= NOT \inst10|comb~7_combout\;
\inst10|ALT_INV_comb~6_combout\ <= NOT \inst10|comb~6_combout\;
\inst10|ALT_INV_comb~5_combout\ <= NOT \inst10|comb~5_combout\;
\inst10|ALT_INV_comb~4_combout\ <= NOT \inst10|comb~4_combout\;
\inst10|ALT_INV_comb~3_combout\ <= NOT \inst10|comb~3_combout\;
\inst10|ALT_INV_comb~2_combout\ <= NOT \inst10|comb~2_combout\;
\inst10|ALT_INV_comb~1_combout\ <= NOT \inst10|comb~1_combout\;
\inst10|ALT_INV_comb~0_combout\ <= NOT \inst10|comb~0_combout\;
\inst10|ALT_INV_Equal0~0_combout\ <= NOT \inst10|Equal0~0_combout\;
\inst5|ALT_INV_send_char~0_combout\ <= NOT \inst5|send_char~0_combout\;
\inst5|ALT_INV_mouse_state.INPUT_PACKETS~q\ <= NOT \inst5|mouse_state.INPUT_PACKETS~q\;
\inst5|ALT_INV_OUTCNT\(0) <= NOT \inst5|OUTCNT\(0);
\inst5|ALT_INV_SHIFTIN\(5) <= NOT \inst5|SHIFTIN\(5);
\inst5|ALT_INV_cursor_row~10_combout\ <= NOT \inst5|cursor_row~10_combout\;
\inst5|ALT_INV_SHIFTIN\(6) <= NOT \inst5|SHIFTIN\(6);
\inst5|ALT_INV_SHIFTIN\(3) <= NOT \inst5|SHIFTIN\(3);
\inst5|ALT_INV_SHIFTIN\(4) <= NOT \inst5|SHIFTIN\(4);
\inst5|ALT_INV_LessThan5~1_combout\ <= NOT \inst5|LessThan5~1_combout\;
\inst5|ALT_INV_LessThan5~0_combout\ <= NOT \inst5|LessThan5~0_combout\;
\inst5|ALT_INV_SHIFTIN\(7) <= NOT \inst5|SHIFTIN\(7);
\inst5|ALT_INV_inhibit_wait_count\(10) <= NOT \inst5|inhibit_wait_count\(10);
\inst5|ALT_INV_inhibit_wait_count\(11) <= NOT \inst5|inhibit_wait_count\(11);
\inst3|ALT_INV_ball_y_motion\(0) <= NOT \inst3|ball_y_motion\(0);
\inst3|ALT_INV_ball_y_motion\(1) <= NOT \inst3|ball_y_motion\(1);
\inst3|ALT_INV_ball_y_motion\(3) <= NOT \inst3|ball_y_motion\(3);
\inst10|ALT_INV_char_address[5]~103_combout\ <= NOT \inst10|char_address[5]~103_combout\;
\inst10|ALT_INV_char_address~102_combout\ <= NOT \inst10|char_address~102_combout\;
\inst10|ALT_INV_char_address~101_combout\ <= NOT \inst10|char_address~101_combout\;
\inst10|ALT_INV_char_address~100_combout\ <= NOT \inst10|char_address~100_combout\;
\inst10|ALT_INV_char_address[4]~98_combout\ <= NOT \inst10|char_address[4]~98_combout\;
\inst10|ALT_INV_char_address~97_combout\ <= NOT \inst10|char_address~97_combout\;
\inst10|ALT_INV_char_address~96_combout\ <= NOT \inst10|char_address~96_combout\;
\inst10|ALT_INV_char_address~95_combout\ <= NOT \inst10|char_address~95_combout\;
\inst10|ALT_INV_char_address~94_combout\ <= NOT \inst10|char_address~94_combout\;
\inst10|ALT_INV_char_address~93_combout\ <= NOT \inst10|char_address~93_combout\;
\inst10|ALT_INV_char_address~92_combout\ <= NOT \inst10|char_address~92_combout\;
\inst10|ALT_INV_char_address~91_combout\ <= NOT \inst10|char_address~91_combout\;
\inst10|ALT_INV_char_address~89_combout\ <= NOT \inst10|char_address~89_combout\;
\inst10|ALT_INV_char_address~88_combout\ <= NOT \inst10|char_address~88_combout\;
\inst10|ALT_INV_char_address~87_combout\ <= NOT \inst10|char_address~87_combout\;
\inst10|ALT_INV_char_address~86_combout\ <= NOT \inst10|char_address~86_combout\;
\inst10|ALT_INV_char_address~85_combout\ <= NOT \inst10|char_address~85_combout\;
\inst10|ALT_INV_char_address~84_combout\ <= NOT \inst10|char_address~84_combout\;
\inst10|ALT_INV_char_address~83_combout\ <= NOT \inst10|char_address~83_combout\;
\inst10|ALT_INV_char_address~82_combout\ <= NOT \inst10|char_address~82_combout\;
\inst10|ALT_INV_char_address~81_combout\ <= NOT \inst10|char_address~81_combout\;
\inst10|ALT_INV_char_address~80_combout\ <= NOT \inst10|char_address~80_combout\;
\inst10|ALT_INV_char_address~78_combout\ <= NOT \inst10|char_address~78_combout\;
\inst10|ALT_INV_char_address[2]~77_combout\ <= NOT \inst10|char_address[2]~77_combout\;
\inst10|ALT_INV_char_address[2]~76_combout\ <= NOT \inst10|char_address[2]~76_combout\;
\inst10|ALT_INV_char_address[2]~75_combout\ <= NOT \inst10|char_address[2]~75_combout\;
\inst10|ALT_INV_char_address[2]~74_combout\ <= NOT \inst10|char_address[2]~74_combout\;
\inst10|ALT_INV_char_address~73_combout\ <= NOT \inst10|char_address~73_combout\;
\inst10|ALT_INV_char_address~72_combout\ <= NOT \inst10|char_address~72_combout\;
\inst10|ALT_INV_char_address~71_combout\ <= NOT \inst10|char_address~71_combout\;
\inst10|ALT_INV_char_address[2]~70_combout\ <= NOT \inst10|char_address[2]~70_combout\;
\inst10|ALT_INV_char_address[1]~68_combout\ <= NOT \inst10|char_address[1]~68_combout\;
\inst10|ALT_INV_char_address[1]~67_combout\ <= NOT \inst10|char_address[1]~67_combout\;
\inst10|ALT_INV_char_address[3]~66_combout\ <= NOT \inst10|char_address[3]~66_combout\;
\inst10|ALT_INV_char_address[1]~65_combout\ <= NOT \inst10|char_address[1]~65_combout\;
\inst10|ALT_INV_char_address[2]~64_combout\ <= NOT \inst10|char_address[2]~64_combout\;
\inst10|ALT_INV_char_address~63_combout\ <= NOT \inst10|char_address~63_combout\;
\inst10|ALT_INV_char_address~62_combout\ <= NOT \inst10|char_address~62_combout\;
\inst10|ALT_INV_char_address~61_combout\ <= NOT \inst10|char_address~61_combout\;
\inst10|ALT_INV_char_address~60_combout\ <= NOT \inst10|char_address~60_combout\;
\inst10|ALT_INV_char_address~59_combout\ <= NOT \inst10|char_address~59_combout\;
\inst10|ALT_INV_LessThan18~1_combout\ <= NOT \inst10|LessThan18~1_combout\;
\inst10|ALT_INV_char_address~58_combout\ <= NOT \inst10|char_address~58_combout\;
\inst10|ALT_INV_char_address[2]~57_combout\ <= NOT \inst10|char_address[2]~57_combout\;
\inst10|ALT_INV_char_address[5]~55_combout\ <= NOT \inst10|char_address[5]~55_combout\;
\inst10|ALT_INV_char_address~54_combout\ <= NOT \inst10|char_address~54_combout\;
\inst10|ALT_INV_char_address~53_combout\ <= NOT \inst10|char_address~53_combout\;
\inst10|ALT_INV_char_address~52_combout\ <= NOT \inst10|char_address~52_combout\;
\inst10|ALT_INV_char_address[2]~51_combout\ <= NOT \inst10|char_address[2]~51_combout\;
\inst10|ALT_INV_char_address[3]~50_combout\ <= NOT \inst10|char_address[3]~50_combout\;
\inst10|ALT_INV_char_address~49_combout\ <= NOT \inst10|char_address~49_combout\;
\inst10|ALT_INV_char_address~48_combout\ <= NOT \inst10|char_address~48_combout\;
\inst10|ALT_INV_char_address~47_combout\ <= NOT \inst10|char_address~47_combout\;
\inst10|ALT_INV_char_address~46_combout\ <= NOT \inst10|char_address~46_combout\;
\inst10|ALT_INV_char_address~45_combout\ <= NOT \inst10|char_address~45_combout\;
\inst10|ALT_INV_char_address~44_combout\ <= NOT \inst10|char_address~44_combout\;
\inst10|ALT_INV_char_address~43_combout\ <= NOT \inst10|char_address~43_combout\;
\inst10|ALT_INV_char_address[2]~42_combout\ <= NOT \inst10|char_address[2]~42_combout\;
\inst10|ALT_INV_char_address~41_combout\ <= NOT \inst10|char_address~41_combout\;
\inst10|ALT_INV_char_address[2]~40_combout\ <= NOT \inst10|char_address[2]~40_combout\;
\inst10|ALT_INV_char_address~39_combout\ <= NOT \inst10|char_address~39_combout\;
\inst10|ALT_INV_char_address~38_combout\ <= NOT \inst10|char_address~38_combout\;
\inst10|ALT_INV_Equal10~3_combout\ <= NOT \inst10|Equal10~3_combout\;
\inst10|ALT_INV_char_address~37_combout\ <= NOT \inst10|char_address~37_combout\;
\inst10|ALT_INV_char_address~36_combout\ <= NOT \inst10|char_address~36_combout\;
\inst10|ALT_INV_char_address~35_combout\ <= NOT \inst10|char_address~35_combout\;
\inst10|ALT_INV_LessThan29~0_combout\ <= NOT \inst10|LessThan29~0_combout\;
\inst10|ALT_INV_char_address[0]~34_combout\ <= NOT \inst10|char_address[0]~34_combout\;
\inst10|ALT_INV_char_address~33_combout\ <= NOT \inst10|char_address~33_combout\;
\inst3|ALT_INV_Add0~0_combout\ <= NOT \inst3|Add0~0_combout\;
\inst10|ALT_INV_Equal11~1_combout\ <= NOT \inst10|Equal11~1_combout\;
\inst10|ALT_INV_char_address[0]~32_combout\ <= NOT \inst10|char_address[0]~32_combout\;
\inst10|ALT_INV_char_address[1]~31_combout\ <= NOT \inst10|char_address[1]~31_combout\;
\inst10|ALT_INV_char_address~30_combout\ <= NOT \inst10|char_address~30_combout\;
\inst10|ALT_INV_char_address~29_combout\ <= NOT \inst10|char_address~29_combout\;
\inst10|ALT_INV_char_address[0]~28_combout\ <= NOT \inst10|char_address[0]~28_combout\;
\inst10|ALT_INV_char_address[0]~27_combout\ <= NOT \inst10|char_address[0]~27_combout\;
\inst10|ALT_INV_LessThan18~0_combout\ <= NOT \inst10|LessThan18~0_combout\;
\inst10|ALT_INV_LessThan19~0_combout\ <= NOT \inst10|LessThan19~0_combout\;
\inst10|ALT_INV_char_address[0]~26_combout\ <= NOT \inst10|char_address[0]~26_combout\;
\inst10|ALT_INV_char_address~25_combout\ <= NOT \inst10|char_address~25_combout\;
\inst10|ALT_INV_LessThan4~2_combout\ <= NOT \inst10|LessThan4~2_combout\;
\inst10|ALT_INV_char_address[0]~24_combout\ <= NOT \inst10|char_address[0]~24_combout\;
\inst10|ALT_INV_char_address~23_combout\ <= NOT \inst10|char_address~23_combout\;
\inst10|ALT_INV_char_address~22_combout\ <= NOT \inst10|char_address~22_combout\;
\inst10|ALT_INV_Equal10~2_combout\ <= NOT \inst10|Equal10~2_combout\;
\inst10|ALT_INV_char_address~21_combout\ <= NOT \inst10|char_address~21_combout\;
\inst10|ALT_INV_char_address~20_combout\ <= NOT \inst10|char_address~20_combout\;
\inst10|ALT_INV_char_address~19_combout\ <= NOT \inst10|char_address~19_combout\;
\inst10|ALT_INV_char_address~18_combout\ <= NOT \inst10|char_address~18_combout\;
\inst10|ALT_INV_char_address[2]~17_combout\ <= NOT \inst10|char_address[2]~17_combout\;
\inst10|ALT_INV_char_address~16_combout\ <= NOT \inst10|char_address~16_combout\;
\inst10|ALT_INV_LessThan11~0_combout\ <= NOT \inst10|LessThan11~0_combout\;
\inst10|ALT_INV_char_address~15_combout\ <= NOT \inst10|char_address~15_combout\;
\inst10|ALT_INV_char_address~14_combout\ <= NOT \inst10|char_address~14_combout\;
\inst10|ALT_INV_char_address~13_combout\ <= NOT \inst10|char_address~13_combout\;
\inst10|ALT_INV_char_address~12_combout\ <= NOT \inst10|char_address~12_combout\;
\inst10|ALT_INV_char_address~11_combout\ <= NOT \inst10|char_address~11_combout\;
\inst10|ALT_INV_char_address~10_combout\ <= NOT \inst10|char_address~10_combout\;
\inst10|ALT_INV_char_address~9_combout\ <= NOT \inst10|char_address~9_combout\;
\inst10|ALT_INV_char_address~8_combout\ <= NOT \inst10|char_address~8_combout\;
\inst10|ALT_INV_char_address~7_combout\ <= NOT \inst10|char_address~7_combout\;
\inst10|ALT_INV_char_address~6_combout\ <= NOT \inst10|char_address~6_combout\;
\inst10|ALT_INV_Equal11~0_combout\ <= NOT \inst10|Equal11~0_combout\;
\inst10|ALT_INV_Equal10~1_combout\ <= NOT \inst10|Equal10~1_combout\;
\inst10|ALT_INV_Equal10~0_combout\ <= NOT \inst10|Equal10~0_combout\;
\inst10|ALT_INV_LessThan16~0_combout\ <= NOT \inst10|LessThan16~0_combout\;
\inst10|ALT_INV_LessThan4~1_combout\ <= NOT \inst10|LessThan4~1_combout\;
\inst10|ALT_INV_char_address~5_combout\ <= NOT \inst10|char_address~5_combout\;
\inst10|ALT_INV_char_address~4_combout\ <= NOT \inst10|char_address~4_combout\;
\inst10|ALT_INV_LessThan4~0_combout\ <= NOT \inst10|LessThan4~0_combout\;
\inst10|ALT_INV_char_address~3_combout\ <= NOT \inst10|char_address~3_combout\;
\inst10|ALT_INV_char_address~2_combout\ <= NOT \inst10|char_address~2_combout\;
\inst10|ALT_INV_char_address~1_combout\ <= NOT \inst10|char_address~1_combout\;
\inst10|ALT_INV_char_address~0_combout\ <= NOT \inst10|char_address~0_combout\;
\inst5|ALT_INV_PACKET_CHAR2\(1) <= NOT \inst5|PACKET_CHAR2\(1);
\inst5|ALT_INV_PACKET_CHAR2\(2) <= NOT \inst5|PACKET_CHAR2\(2);
\inst5|ALT_INV_PACKET_CHAR2\(3) <= NOT \inst5|PACKET_CHAR2\(3);
\inst5|ALT_INV_PACKET_CHAR2\(4) <= NOT \inst5|PACKET_CHAR2\(4);
\inst5|ALT_INV_PACKET_CHAR2\(5) <= NOT \inst5|PACKET_CHAR2\(5);
\inst5|ALT_INV_PACKET_CHAR2\(0) <= NOT \inst5|PACKET_CHAR2\(0);
\inst5|ALT_INV_PACKET_CHAR2\(7) <= NOT \inst5|PACKET_CHAR2\(7);
\inst5|ALT_INV_PACKET_CHAR2\(6) <= NOT \inst5|PACKET_CHAR2\(6);
\inst5|ALT_INV_send_char~q\ <= NOT \inst5|send_char~q\;
\inst5|ALT_INV_send_data~q\ <= NOT \inst5|send_data~q\;
\inst5|ALT_INV_OUTCNT\(1) <= NOT \inst5|OUTCNT\(1);
\inst5|ALT_INV_OUTCNT\(2) <= NOT \inst5|OUTCNT\(2);
\inst5|ALT_INV_OUTCNT\(3) <= NOT \inst5|OUTCNT\(3);
\inst5|ALT_INV_PACKET_CHAR3\(5) <= NOT \inst5|PACKET_CHAR3\(5);
\inst5|ALT_INV_cursor_row\(5) <= NOT \inst5|cursor_row\(5);
\inst5|ALT_INV_PACKET_CHAR3\(6) <= NOT \inst5|PACKET_CHAR3\(6);
\inst5|ALT_INV_PACKET_CHAR3\(1) <= NOT \inst5|PACKET_CHAR3\(1);
\inst5|ALT_INV_cursor_row\(1) <= NOT \inst5|cursor_row\(1);
\inst5|ALT_INV_PACKET_CHAR3\(2) <= NOT \inst5|PACKET_CHAR3\(2);
\inst5|ALT_INV_cursor_row\(2) <= NOT \inst5|cursor_row\(2);
\inst5|ALT_INV_PACKET_CHAR3\(3) <= NOT \inst5|PACKET_CHAR3\(3);
\inst5|ALT_INV_cursor_row\(3) <= NOT \inst5|cursor_row\(3);
\inst5|ALT_INV_PACKET_CHAR3\(4) <= NOT \inst5|PACKET_CHAR3\(4);
\inst5|ALT_INV_cursor_row\(4) <= NOT \inst5|cursor_row\(4);
\inst5|ALT_INV_PACKET_CHAR3\(0) <= NOT \inst5|PACKET_CHAR3\(0);
\inst5|ALT_INV_cursor_row\(0) <= NOT \inst5|cursor_row\(0);
\inst5|ALT_INV_PACKET_CHAR3\(7) <= NOT \inst5|PACKET_CHAR3\(7);
\inst2|ALT_INV_Equal1~0_combout\ <= NOT \inst2|Equal1~0_combout\;
\inst2|ALT_INV_Equal0~0_combout\ <= NOT \inst2|Equal0~0_combout\;
\inst2|ALT_INV_process_0~6_combout\ <= NOT \inst2|process_0~6_combout\;
\inst2|ALT_INV_process_0~5_combout\ <= NOT \inst2|process_0~5_combout\;
\inst2|ALT_INV_process_0~4_combout\ <= NOT \inst2|process_0~4_combout\;
\inst2|ALT_INV_LessThan1~0_combout\ <= NOT \inst2|LessThan1~0_combout\;
\inst5|ALT_INV_mouse_state.LOAD_COMMAND~q\ <= NOT \inst5|mouse_state.LOAD_COMMAND~q\;
\inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\ <= NOT \inst5|mouse_state.INHIBIT_TRANS~q\;
\inst8|ALT_INV_LessThan2~1_combout\ <= NOT \inst8|LessThan2~1_combout\;
\inst8|ALT_INV_LessThan0~3_combout\ <= NOT \inst8|LessThan0~3_combout\;
\inst8|ALT_INV_LessThan0~2_combout\ <= NOT \inst8|LessThan0~2_combout\;
\inst8|ALT_INV_LessThan0~1_combout\ <= NOT \inst8|LessThan0~1_combout\;
\inst8|ALT_INV_LessThan0~0_combout\ <= NOT \inst8|LessThan0~0_combout\;
\inst8|ALT_INV_LessThan2~0_combout\ <= NOT \inst8|LessThan2~0_combout\;
\inst8|ALT_INV_Add1~1_combout\ <= NOT \inst8|Add1~1_combout\;
\inst8|ALT_INV_LessThan1~1_combout\ <= NOT \inst8|LessThan1~1_combout\;
\inst8|ALT_INV_LessThan1~0_combout\ <= NOT \inst8|LessThan1~0_combout\;
\inst8|ALT_INV_Add1~0_combout\ <= NOT \inst8|Add1~0_combout\;
\inst5|ALT_INV_SHIFTIN\(0) <= NOT \inst5|SHIFTIN\(0);
\inst5|ALT_INV_SHIFTIN\(1) <= NOT \inst5|SHIFTIN\(1);
\inst5|ALT_INV_INCNT~4_combout\ <= NOT \inst5|INCNT~4_combout\;
\inst5|ALT_INV_output_ready~q\ <= NOT \inst5|output_ready~q\;
\inst5|ALT_INV_mouse_state.LOAD_COMMAND2~q\ <= NOT \inst5|mouse_state.LOAD_COMMAND2~q\;
\inst5|ALT_INV_Equal1~0_combout\ <= NOT \inst5|Equal1~0_combout\;
\inst5|ALT_INV_Equal2~0_combout\ <= NOT \inst5|Equal2~0_combout\;
\inst5|ALT_INV_filter\(4) <= NOT \inst5|filter\(4);
\inst5|ALT_INV_filter\(3) <= NOT \inst5|filter\(3);
\inst5|ALT_INV_filter\(2) <= NOT \inst5|filter\(2);
\inst5|ALT_INV_filter\(1) <= NOT \inst5|filter\(1);
\inst5|ALT_INV_filter\(0) <= NOT \inst5|filter\(0);
\inst5|ALT_INV_filter\(7) <= NOT \inst5|filter\(7);
\inst5|ALT_INV_filter\(6) <= NOT \inst5|filter\(6);
\inst5|ALT_INV_filter\(5) <= NOT \inst5|filter\(5);
\inst5|ALT_INV_new_cursor_column[5]~0_combout\ <= NOT \inst5|new_cursor_column[5]~0_combout\;
\inst2|ALT_INV_process_0~3_combout\ <= NOT \inst2|process_0~3_combout\;
\inst2|ALT_INV_process_0~2_combout\ <= NOT \inst2|process_0~2_combout\;
\inst2|ALT_INV_process_0~0_combout\ <= NOT \inst2|process_0~0_combout\;
\inst2|ALT_INV_LessThan7~0_combout\ <= NOT \inst2|LessThan7~0_combout\;
\inst3|ALT_INV_bottom_cloud_on~combout\ <= NOT \inst3|bottom_cloud_on~combout\;
\inst3|ALT_INV_bottom_cloud_on~4_combout\ <= NOT \inst3|bottom_cloud_on~4_combout\;
\inst3|ALT_INV_bottom_cloud_on~3_combout\ <= NOT \inst3|bottom_cloud_on~3_combout\;
\inst3|ALT_INV_LessThan10~1_combout\ <= NOT \inst3|LessThan10~1_combout\;
\inst3|ALT_INV_LessThan8~8_combout\ <= NOT \inst3|LessThan8~8_combout\;
\inst3|ALT_INV_LessThan8~7_combout\ <= NOT \inst3|LessThan8~7_combout\;
\inst3|ALT_INV_LessThan8~6_combout\ <= NOT \inst3|LessThan8~6_combout\;
\inst3|ALT_INV_LessThan8~5_combout\ <= NOT \inst3|LessThan8~5_combout\;
\inst3|ALT_INV_LessThan11~7_combout\ <= NOT \inst3|LessThan11~7_combout\;
\inst3|ALT_INV_bottom_cloud_on~2_combout\ <= NOT \inst3|bottom_cloud_on~2_combout\;
\inst3|ALT_INV_LessThan9~8_combout\ <= NOT \inst3|LessThan9~8_combout\;
\inst3|ALT_INV_Add7~2_combout\ <= NOT \inst3|Add7~2_combout\;
\inst3|ALT_INV_bottom_cloud_on~1_combout\ <= NOT \inst3|bottom_cloud_on~1_combout\;
\inst3|ALT_INV_bottom_cloud_on~0_combout\ <= NOT \inst3|bottom_cloud_on~0_combout\;
\inst3|ALT_INV_LessThan9~7_combout\ <= NOT \inst3|LessThan9~7_combout\;
\inst3|ALT_INV_LessThan9~6_combout\ <= NOT \inst3|LessThan9~6_combout\;
\inst3|ALT_INV_LessThan9~5_combout\ <= NOT \inst3|LessThan9~5_combout\;
\inst3|ALT_INV_LessThan11~6_combout\ <= NOT \inst3|LessThan11~6_combout\;
\inst3|ALT_INV_bottom_cloud_x_pos\(10) <= NOT \inst3|bottom_cloud_x_pos\(10);
\inst3|ALT_INV_LessThan10~0_combout\ <= NOT \inst3|LessThan10~0_combout\;
\inst3|ALT_INV_LessThan9~4_combout\ <= NOT \inst3|LessThan9~4_combout\;
\inst3|ALT_INV_LessThan9~3_combout\ <= NOT \inst3|LessThan9~3_combout\;
\inst3|ALT_INV_LessThan9~2_combout\ <= NOT \inst3|LessThan9~2_combout\;
\inst3|ALT_INV_LessThan9~1_combout\ <= NOT \inst3|LessThan9~1_combout\;
\inst3|ALT_INV_LessThan9~0_combout\ <= NOT \inst3|LessThan9~0_combout\;
\inst3|ALT_INV_Add7~1_combout\ <= NOT \inst3|Add7~1_combout\;
\inst3|ALT_INV_Add7~0_combout\ <= NOT \inst3|Add7~0_combout\;
\inst3|ALT_INV_LessThan11~5_combout\ <= NOT \inst3|LessThan11~5_combout\;
\inst3|ALT_INV_LessThan11~4_combout\ <= NOT \inst3|LessThan11~4_combout\;
\inst3|ALT_INV_LessThan11~3_combout\ <= NOT \inst3|LessThan11~3_combout\;
\inst3|ALT_INV_Add9~4_combout\ <= NOT \inst3|Add9~4_combout\;
\inst3|ALT_INV_Add9~3_combout\ <= NOT \inst3|Add9~3_combout\;
\inst3|ALT_INV_LessThan11~2_combout\ <= NOT \inst3|LessThan11~2_combout\;
\inst3|ALT_INV_LessThan11~1_combout\ <= NOT \inst3|LessThan11~1_combout\;
\inst3|ALT_INV_Add9~2_combout\ <= NOT \inst3|Add9~2_combout\;
\inst3|ALT_INV_Add9~1_combout\ <= NOT \inst3|Add9~1_combout\;
\inst3|ALT_INV_LessThan11~0_combout\ <= NOT \inst3|LessThan11~0_combout\;
\inst3|ALT_INV_Add9~0_combout\ <= NOT \inst3|Add9~0_combout\;
\inst3|ALT_INV_top_cloud_on~combout\ <= NOT \inst3|top_cloud_on~combout\;
\inst3|ALT_INV_top_cloud_on~4_combout\ <= NOT \inst3|top_cloud_on~4_combout\;
\inst3|ALT_INV_top_cloud_on~3_combout\ <= NOT \inst3|top_cloud_on~3_combout\;
\inst3|ALT_INV_top_cloud_on~2_combout\ <= NOT \inst3|top_cloud_on~2_combout\;
\inst3|ALT_INV_top_cloud_x_pos\(10) <= NOT \inst3|top_cloud_x_pos\(10);
\inst3|ALT_INV_LessThan7~7_combout\ <= NOT \inst3|LessThan7~7_combout\;
\inst3|ALT_INV_LessThan5~6_combout\ <= NOT \inst3|LessThan5~6_combout\;
\inst3|ALT_INV_Add5~3_combout\ <= NOT \inst3|Add5~3_combout\;
\inst3|ALT_INV_top_cloud_on~1_combout\ <= NOT \inst3|top_cloud_on~1_combout\;
\inst3|ALT_INV_LessThan7~6_combout\ <= NOT \inst3|LessThan7~6_combout\;
\inst8|ALT_INV_current_state\(0) <= NOT \inst8|current_state\(0);
\inst3|ALT_INV_LessThan7~5_combout\ <= NOT \inst3|LessThan7~5_combout\;
\inst8|ALT_INV_current_state\(1) <= NOT \inst8|current_state\(1);
\inst3|ALT_INV_LessThan7~4_combout\ <= NOT \inst3|LessThan7~4_combout\;
\inst3|ALT_INV_LessThan7~3_combout\ <= NOT \inst3|LessThan7~3_combout\;
\inst3|ALT_INV_LessThan7~2_combout\ <= NOT \inst3|LessThan7~2_combout\;
\inst3|ALT_INV_top_cloud_on~0_combout\ <= NOT \inst3|top_cloud_on~0_combout\;
\inst3|ALT_INV_LessThan7~1_combout\ <= NOT \inst3|LessThan7~1_combout\;
\inst8|ALT_INV_current_state\(2) <= NOT \inst8|current_state\(2);
\inst3|ALT_INV_LessThan7~0_combout\ <= NOT \inst3|LessThan7~0_combout\;
\inst8|ALT_INV_current_state\(7) <= NOT \inst8|current_state\(7);
\inst8|ALT_INV_current_state\(6) <= NOT \inst8|current_state\(6);
\inst8|ALT_INV_current_state\(5) <= NOT \inst8|current_state\(5);
\inst8|ALT_INV_current_state\(3) <= NOT \inst8|current_state\(3);
\inst8|ALT_INV_current_state\(4) <= NOT \inst8|current_state\(4);
\inst3|ALT_INV_LessThan4~6_combout\ <= NOT \inst3|LessThan4~6_combout\;
\inst3|ALT_INV_LessThan5~5_combout\ <= NOT \inst3|LessThan5~5_combout\;
\inst3|ALT_INV_Add5~2_combout\ <= NOT \inst3|Add5~2_combout\;
\inst3|ALT_INV_LessThan5~4_combout\ <= NOT \inst3|LessThan5~4_combout\;
\inst3|ALT_INV_LessThan5~3_combout\ <= NOT \inst3|LessThan5~3_combout\;
\inst3|ALT_INV_LessThan5~2_combout\ <= NOT \inst3|LessThan5~2_combout\;
\inst3|ALT_INV_LessThan5~1_combout\ <= NOT \inst3|LessThan5~1_combout\;
\inst3|ALT_INV_LessThan5~0_combout\ <= NOT \inst3|LessThan5~0_combout\;
\inst3|ALT_INV_Add5~1_combout\ <= NOT \inst3|Add5~1_combout\;
\inst3|ALT_INV_Add5~0_combout\ <= NOT \inst3|Add5~0_combout\;
\inst3|ALT_INV_LessThan4~5_combout\ <= NOT \inst3|LessThan4~5_combout\;
\inst3|ALT_INV_LessThan4~4_combout\ <= NOT \inst3|LessThan4~4_combout\;
\inst3|ALT_INV_LessThan4~3_combout\ <= NOT \inst3|LessThan4~3_combout\;
\inst3|ALT_INV_top_cloud_x_pos\(2) <= NOT \inst3|top_cloud_x_pos\(2);
\inst3|ALT_INV_top_cloud_x_pos\(3) <= NOT \inst3|top_cloud_x_pos\(3);
\inst3|ALT_INV_top_cloud_x_pos\(4) <= NOT \inst3|top_cloud_x_pos\(4);
\inst3|ALT_INV_top_cloud_x_pos\(5) <= NOT \inst3|top_cloud_x_pos\(5);
\inst3|ALT_INV_top_cloud_x_pos\(6) <= NOT \inst3|top_cloud_x_pos\(6);
\inst3|ALT_INV_top_cloud_x_pos\(7) <= NOT \inst3|top_cloud_x_pos\(7);
\inst3|ALT_INV_LessThan4~2_combout\ <= NOT \inst3|LessThan4~2_combout\;
\inst3|ALT_INV_LessThan4~1_combout\ <= NOT \inst3|LessThan4~1_combout\;
\inst3|ALT_INV_top_cloud_x_pos\(8) <= NOT \inst3|top_cloud_x_pos\(8);
\inst3|ALT_INV_LessThan4~0_combout\ <= NOT \inst3|LessThan4~0_combout\;
\inst3|ALT_INV_top_cloud_x_pos\(9) <= NOT \inst3|top_cloud_x_pos\(9);
\inst3|ALT_INV_ball_on~combout\ <= NOT \inst3|ball_on~combout\;
\inst3|ALT_INV_ball_on~2_combout\ <= NOT \inst3|ball_on~2_combout\;
\inst3|ALT_INV_ball_on~1_combout\ <= NOT \inst3|ball_on~1_combout\;
\inst3|ALT_INV_ball_on~0_combout\ <= NOT \inst3|ball_on~0_combout\;
\inst3|ALT_INV_ball_y_pos\(9) <= NOT \inst3|ball_y_pos\(9);
\inst3|ALT_INV_LessThan0~2_combout\ <= NOT \inst3|LessThan0~2_combout\;
\inst3|ALT_INV_Add3~2_combout\ <= NOT \inst3|Add3~2_combout\;
\inst3|ALT_INV_LessThan1~0_combout\ <= NOT \inst3|LessThan1~0_combout\;
\inst2|ALT_INV_pixel_column\(0) <= NOT \inst2|pixel_column\(0);
\inst3|ALT_INV_LessThan0~1_combout\ <= NOT \inst3|LessThan0~1_combout\;
\inst3|ALT_INV_LessThan0~0_combout\ <= NOT \inst3|LessThan0~0_combout\;
\inst2|ALT_INV_pixel_column\(5) <= NOT \inst2|pixel_column\(5);
\inst2|ALT_INV_pixel_column\(6) <= NOT \inst2|pixel_column\(6);
\inst2|ALT_INV_pixel_column\(7) <= NOT \inst2|pixel_column\(7);
\inst2|ALT_INV_pixel_column\(8) <= NOT \inst2|pixel_column\(8);
\inst2|ALT_INV_pixel_column\(9) <= NOT \inst2|pixel_column\(9);
\inst3|ALT_INV_LessThan3~5_combout\ <= NOT \inst3|LessThan3~5_combout\;
\inst3|ALT_INV_LessThan3~4_combout\ <= NOT \inst3|LessThan3~4_combout\;
\inst3|ALT_INV_LessThan3~3_combout\ <= NOT \inst3|LessThan3~3_combout\;
\inst3|ALT_INV_LessThan3~2_combout\ <= NOT \inst3|LessThan3~2_combout\;
\inst3|ALT_INV_LessThan3~1_combout\ <= NOT \inst3|LessThan3~1_combout\;
\inst3|ALT_INV_Add3~1_combout\ <= NOT \inst3|Add3~1_combout\;
\inst3|ALT_INV_Add3~0_combout\ <= NOT \inst3|Add3~0_combout\;
\inst3|ALT_INV_LessThan3~0_combout\ <= NOT \inst3|LessThan3~0_combout\;
\inst3|ALT_INV_LessThan2~4_combout\ <= NOT \inst3|LessThan2~4_combout\;
\inst3|ALT_INV_LessThan2~3_combout\ <= NOT \inst3|LessThan2~3_combout\;
\inst3|ALT_INV_LessThan2~2_combout\ <= NOT \inst3|LessThan2~2_combout\;
\inst3|ALT_INV_ball_y_pos\(0) <= NOT \inst3|ball_y_pos\(0);
\inst3|ALT_INV_ball_y_pos\(1) <= NOT \inst3|ball_y_pos\(1);
\inst3|ALT_INV_ball_y_pos\(2) <= NOT \inst3|ball_y_pos\(2);
\inst2|ALT_INV_pixel_row\(0) <= NOT \inst2|pixel_row\(0);
\inst2|ALT_INV_pixel_row\(1) <= NOT \inst2|pixel_row\(1);
\inst2|ALT_INV_pixel_row\(2) <= NOT \inst2|pixel_row\(2);
\inst3|ALT_INV_ball_y_pos\(3) <= NOT \inst3|ball_y_pos\(3);
\inst3|ALT_INV_LessThan2~1_combout\ <= NOT \inst3|LessThan2~1_combout\;
\inst3|ALT_INV_ball_y_pos\(4) <= NOT \inst3|ball_y_pos\(4);
\inst2|ALT_INV_pixel_row\(3) <= NOT \inst2|pixel_row\(3);
\inst3|ALT_INV_LessThan2~0_combout\ <= NOT \inst3|LessThan2~0_combout\;
\inst3|ALT_INV_ball_y_pos\(5) <= NOT \inst3|ball_y_pos\(5);
\inst3|ALT_INV_Add2~3_combout\ <= NOT \inst3|Add2~3_combout\;
\inst3|ALT_INV_Add2~2_combout\ <= NOT \inst3|Add2~2_combout\;
\inst3|ALT_INV_ball_y_pos\(6) <= NOT \inst3|ball_y_pos\(6);
\inst3|ALT_INV_ball_y_pos\(7) <= NOT \inst3|ball_y_pos\(7);
\inst3|ALT_INV_Add2~1_combout\ <= NOT \inst3|Add2~1_combout\;
\inst3|ALT_INV_Add2~0_combout\ <= NOT \inst3|Add2~0_combout\;
\inst2|ALT_INV_pixel_row\(7) <= NOT \inst2|pixel_row\(7);
\inst2|ALT_INV_pixel_row\(6) <= NOT \inst2|pixel_row\(6);
\inst2|ALT_INV_pixel_row\(4) <= NOT \inst2|pixel_row\(4);
\inst2|ALT_INV_pixel_row\(5) <= NOT \inst2|pixel_row\(5);
\inst2|ALT_INV_pixel_row\(8) <= NOT \inst2|pixel_row\(8);
\inst3|ALT_INV_ball_y_pos\(8) <= NOT \inst3|ball_y_pos\(8);
\inst3|ALT_INV_LessThan8~4_combout\ <= NOT \inst3|LessThan8~4_combout\;
\inst3|ALT_INV_LessThan8~3_combout\ <= NOT \inst3|LessThan8~3_combout\;
\inst3|ALT_INV_LessThan8~2_combout\ <= NOT \inst3|LessThan8~2_combout\;
\inst3|ALT_INV_LessThan8~1_combout\ <= NOT \inst3|LessThan8~1_combout\;
\inst3|ALT_INV_top_cloud_x_pos\(1) <= NOT \inst3|top_cloud_x_pos\(1);
\inst2|ALT_INV_pixel_column\(1) <= NOT \inst2|pixel_column\(1);
\inst3|ALT_INV_bottom_cloud_x_pos\(2) <= NOT \inst3|bottom_cloud_x_pos\(2);
\inst2|ALT_INV_pixel_column\(2) <= NOT \inst2|pixel_column\(2);
\inst3|ALT_INV_bottom_cloud_x_pos\(3) <= NOT \inst3|bottom_cloud_x_pos\(3);
\inst2|ALT_INV_pixel_column\(3) <= NOT \inst2|pixel_column\(3);
\inst3|ALT_INV_bottom_cloud_x_pos\(4) <= NOT \inst3|bottom_cloud_x_pos\(4);
\inst2|ALT_INV_pixel_column\(4) <= NOT \inst2|pixel_column\(4);
\inst3|ALT_INV_bottom_cloud_x_pos\(5) <= NOT \inst3|bottom_cloud_x_pos\(5);
\inst3|ALT_INV_bottom_cloud_x_pos\(6) <= NOT \inst3|bottom_cloud_x_pos\(6);
\inst3|ALT_INV_bottom_cloud_x_pos\(7) <= NOT \inst3|bottom_cloud_x_pos\(7);
\inst3|ALT_INV_bottom_cloud_x_pos\(8) <= NOT \inst3|bottom_cloud_x_pos\(8);
\inst3|ALT_INV_LessThan8~0_combout\ <= NOT \inst3|LessThan8~0_combout\;
\inst3|ALT_INV_bottom_cloud_x_pos\(9) <= NOT \inst3|bottom_cloud_x_pos\(9);
\inst2|ALT_INV_video_on~combout\ <= NOT \inst2|video_on~combout\;
\inst2|ALT_INV_video_on_h~q\ <= NOT \inst2|video_on_h~q\;
\inst2|ALT_INV_video_on_v~q\ <= NOT \inst2|video_on_v~q\;
\inst5|ALT_INV_PACKET_CHAR1\(0) <= NOT \inst5|PACKET_CHAR1\(0);
\inst5|ALT_INV_Equal4~0_combout\ <= NOT \inst5|Equal4~0_combout\;
\inst5|ALT_INV_PACKET_CHAR1\(1) <= NOT \inst5|PACKET_CHAR1\(1);
\inst5|ALT_INV_LessThan9~0_combout\ <= NOT \inst5|LessThan9~0_combout\;
\inst5|ALT_INV_RECV_UART~2_combout\ <= NOT \inst5|RECV_UART~2_combout\;
\inst5|ALT_INV_RECV_UART~1_combout\ <= NOT \inst5|RECV_UART~1_combout\;
\inst5|ALT_INV_Equal3~0_combout\ <= NOT \inst5|Equal3~0_combout\;
\inst7|ALT_INV_Equal0~0_combout\ <= NOT \inst7|Equal0~0_combout\;
\inst5|ALT_INV_cursor_row~3_combout\ <= NOT \inst5|cursor_row~3_combout\;
\inst5|ALT_INV_cursor_row~1_combout\ <= NOT \inst5|cursor_row~1_combout\;
\inst5|ALT_INV_LessThan1~0_combout\ <= NOT \inst5|LessThan1~0_combout\;
\inst5|ALT_INV_INCNT\(0) <= NOT \inst5|INCNT\(0);
\inst5|ALT_INV_INCNT\(1) <= NOT \inst5|INCNT\(1);
\inst5|ALT_INV_INCNT\(2) <= NOT \inst5|INCNT\(2);
\inst5|ALT_INV_INCNT\(3) <= NOT \inst5|INCNT\(3);
\inst5|ALT_INV_READ_CHAR~q\ <= NOT \inst5|READ_CHAR~q\;
\inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\ <= NOT \inst5|mouse_state.WAIT_OUTPUT_READY~q\;
\inst5|ALT_INV_MOUSE_CLK_FILTER~q\ <= NOT \inst5|MOUSE_CLK_FILTER~q\;
\inst5|ALT_INV_RECV_UART~0_combout\ <= NOT \inst5|RECV_UART~0_combout\;
\inst5|ALT_INV_PACKET_COUNT\(0) <= NOT \inst5|PACKET_COUNT\(0);
\inst5|ALT_INV_PACKET_COUNT\(1) <= NOT \inst5|PACKET_COUNT\(1);
\inst5|ALT_INV_left_button~q\ <= NOT \inst5|left_button~q\;
\inst5|ALT_INV_cursor_column\(8) <= NOT \inst5|cursor_column\(8);
\inst5|ALT_INV_cursor_column\(6) <= NOT \inst5|cursor_column\(6);
\inst6|ALT_INV_SevenSeg_out[1]~5_combout\ <= NOT \inst6|SevenSeg_out[1]~5_combout\;
\inst6|ALT_INV_SevenSeg_out~0_combout\ <= NOT \inst6|SevenSeg_out~0_combout\;
\inst5|ALT_INV_cursor_row\(6) <= NOT \inst5|cursor_row\(6);
\inst5|ALT_INV_cursor_row\(7) <= NOT \inst5|cursor_row\(7);
\inst5|ALT_INV_cursor_row\(8) <= NOT \inst5|cursor_row\(8);
\inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[0]~57_sumout\ <= NOT \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~57_sumout\;
\inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[1]~53_sumout\ <= NOT \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~53_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_5~45_sumout\;
\inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[2]~49_sumout\ <= NOT \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~49_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_5~41_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_4~45_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~57_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_6~57_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_3~45_sumout\;
\inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[3]~45_sumout\ <= NOT \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~45_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_5~37_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_4~41_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~53_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_6~53_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~53_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_5~53_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_5~33_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_3~41_sumout\;
\inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[4]~41_sumout\ <= NOT \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~41_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_14~41_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_5~33_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_4~37_sumout\;
\inst8|ALT_INV_counter\(0) <= NOT \inst8|counter\(0);
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~49_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_4~49_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~49_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_6~49_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~49_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_5~49_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_5~29_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_4~33_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_3~37_sumout\;
\inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[5]~37_sumout\ <= NOT \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~37_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_14~37_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_5~29_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_4~33_sumout\;
\inst8|ALT_INV_counter\(1) <= NOT \inst8|counter\(1);
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~57_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_6~57_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_4~45_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_3~45_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~45_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_6~45_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_5~45_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_3~33_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_5~25_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_4~29_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_3~33_sumout\;
\inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[6]~33_sumout\ <= NOT \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~33_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_14~33_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_5~25_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_4~29_sumout\;
\inst8|ALT_INV_counter\(2) <= NOT \inst8|counter\(2);
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~53_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_5~53_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~53_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_6~53_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_5~21_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[0]~41_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~41_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_4~41_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_3~41_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_6~41_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_5~41_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_14~33_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_3~29_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_5~21_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_4~25_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_3~29_sumout\;
\inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[7]~29_sumout\ <= NOT \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~29_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_14~29_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_5~21_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_4~25_sumout\;
\inst8|ALT_INV_counter\(3) <= NOT \inst8|counter\(3);
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~49_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_4~49_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~49_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_5~49_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~49_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_6~49_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_5~17_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_4~21_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[1]~37_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~37_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_4~37_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_3~37_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_6~37_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_5~37_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_14~29_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_13~33_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_3~25_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_5~17_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_4~21_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_3~25_sumout\;
\inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[8]~25_sumout\ <= NOT \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~25_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_14~25_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_5~17_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_4~21_sumout\;
\inst8|ALT_INV_counter\(4) <= NOT \inst8|counter\(4);
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_3~21_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_3~45_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_4~45_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_5~45_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~45_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_6~45_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_5~13_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_4~17_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_12~33_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[2]~33_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~33_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_4~33_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_3~33_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_6~33_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_5~33_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_14~25_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_13~29_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_3~21_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_5~13_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_4~17_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_3~21_sumout\;
\inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[9]~21_sumout\ <= NOT \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~21_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_14~21_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_5~13_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_4~17_sumout\;
\inst8|ALT_INV_counter\(5) <= NOT \inst8|counter\(5);
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_11~21_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[1]~29_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~29_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~37_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_13~37_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_12~33_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_3~41_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_14~41_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_4~41_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_5~41_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_10~21_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_6~41_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_12~21_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[7]~29_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~29_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_4~29_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_3~29_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_6~29_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_5~29_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_11~29_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_12~29_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_13~21_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_10~17_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_12~29_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~25_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~25_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_14~37_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_13~33_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_4~37_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_3~37_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_5~37_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_9~21_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_6~37_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_11~17_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_13~25_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_3~25_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[8]~25_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~25_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_5~25_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_4~25_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_6~25_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[5]~21_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~21_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_13~29_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_12~25_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_3~33_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_14~33_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_4~33_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_6~33_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_5~33_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_9~17_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_8~17_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[6]~17_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~17_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_12~21_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_13~25_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_14~29_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_3~29_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_4~29_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_6~29_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_5~29_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_12~17_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_9~13_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_8~13_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[3]~13_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~13_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_13~21_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_12~17_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_3~25_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_14~25_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_4~25_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_6~25_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_5~25_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_10~13_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_12~25_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_11~13_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_5~21_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_12~13_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~9_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_14~21_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_13~17_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_4~21_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_3~21_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_8~9_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_6~21_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_10~9_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_9~9_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_11~25_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[9]~21_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~21_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_3~21_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_4~21_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_6~21_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_5~21_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_14~21_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_14~17_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_13~13_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_4~17_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_3~17_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_5~17_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_13~17_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_6~17_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_3~17_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_3~17_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[4]~17_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~17_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_5~17_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_4~17_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_11~21_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_6~17_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_13~21_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_12~21_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_14~21_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_3~17_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_14~17_sumout\;
\inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[11]~17_sumout\ <= NOT \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~17_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_3~17_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_4~13_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_13~13_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_13~9_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_12~9_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_3~13_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_14~13_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_4~13_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_5~13_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_12~13_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_6~13_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_14~17_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_4~13_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_12~17_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[5]~13_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~13_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_4~13_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_3~13_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_6~13_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_5~13_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_11~17_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_13~17_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_14~17_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_4~13_sumout\;
\inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[12]~13_sumout\ <= NOT \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~13_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_14~13_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_3~13_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_12~9_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_12~5_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~5_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_14~9_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_13~5_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_4~9_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_3~9_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_5~9_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_11~9_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_6~9_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_14~13_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_13~9_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_3~13_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_3~9_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[6]~9_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~9_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_5~9_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_4~9_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_11~13_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_6~9_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_12~13_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_14~13_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_13~13_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_3~13_sumout\;
\inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[13]~9_sumout\ <= NOT \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~9_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_3~9_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_3~5_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_14~5_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_4~5_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_5~5_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_14~9_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_6~5_sumout\;
\inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_5~9_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_4~9_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_12~9_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_11~9_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[3]~5_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_4~5_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_3~5_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_6~5_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_5~5_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\;
\inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_14~9_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_13~9_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_3~9_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_5~9_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_4~9_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_3~9_sumout\;
\inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[10]~5_sumout\ <= NOT \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~5_sumout\;
\inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\ <= NOT \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_14~9_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_5~9_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_4~9_sumout\;
\inst8|ALT_INV_counter\(6) <= NOT \inst8|counter\(6);
\inst3|ALT_INV_Add16~49_sumout\ <= NOT \inst3|Add16~49_sumout\;
\inst3|ALT_INV_Add16~45_sumout\ <= NOT \inst3|Add16~45_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_14~5_sumout\;
\inst3|ALT_INV_Add16~37_sumout\ <= NOT \inst3|Add16~37_sumout\;
\inst3|ALT_INV_Add16~33_sumout\ <= NOT \inst3|Add16~33_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_8~5_sumout\;
\inst3|ALT_INV_Add16~29_sumout\ <= NOT \inst3|Add16~29_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_11~5_sumout\;
\inst8|ALT_INV_counter\(7) <= NOT \inst8|counter\(7);
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~57_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_6~57_sumout\;
\inst3|ALT_INV_current_score\(12) <= NOT \inst3|current_score\(12);
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_9~21_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~17_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_11~29_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_10~25_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~37_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_13~37_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_12~33_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_3~45_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_14~41_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~53_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_5~53_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~49_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_4~49_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~53_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_6~53_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~13_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_9~17_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_10~21_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_11~25_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_12~29_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_13~33_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_14~37_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_3~41_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~49_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_5~49_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_4~45_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_14~1_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~49_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_6~49_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_3~37_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_14~33_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_5~45_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_4~41_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_13~1_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~45_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_6~45_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_5~41_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_14~29_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_13~29_sumout\;
\inst3|ALT_INV_current_score\(5) <= NOT \inst3|current_score\(5);
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_4~37_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_3~33_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_10~1_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_6~41_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_11~21_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_10~17_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_13~25_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_12~25_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_3~29_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_14~25_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_5~37_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_4~33_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_9~1_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_6~37_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_5~33_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_10~13_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_9~13_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_12~21_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_11~17_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_14~21_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_13~21_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_4~29_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_3~25_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_8~1_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_6~33_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_9~9_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~9_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~9_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_11~13_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_10~9_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_13~17_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_12~17_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_3~21_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_14~17_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_5~29_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_4~25_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_6~29_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_5~25_sumout\;
\inst3|ALT_INV_current_score\(11) <= NOT \inst3|current_score\(11);
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~5_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~5_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_10~5_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_9~5_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_9~1_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_10~1_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_12~13_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_11~9_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_14~13_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_13~13_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_4~21_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_3~17_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_12~1_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_6~25_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_13~9_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_12~9_sumout\;
\inst3|ALT_INV_current_score\(6) <= NOT \inst3|current_score\(6);
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_3~13_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_14~9_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_5~21_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_4~17_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_11~1_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_6~21_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_5~17_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_12~5_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_11~5_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\;
\inst3|ALT_INV_current_score\(7) <= NOT \inst3|current_score\(7);
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_14~5_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_13~5_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_4~13_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_3~9_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_11~1_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_5~1_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_6~17_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_5~13_sumout\;
\inst3|ALT_INV_current_score\(1) <= NOT \inst3|current_score\(1);
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_5~1_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_5~1_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_4~1_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_6~13_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_5~9_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_4~9_sumout\;
\inst3|ALT_INV_current_score\(2) <= NOT \inst3|current_score\(2);
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_3~1_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_6~9_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_5~5_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_4~5_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_3~5_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\;
\inst3|ALT_INV_current_score\(3) <= NOT \inst3|current_score\(3);
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\;
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\;
\inst10|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \inst10|Div0|auto_generated|divider|divider|op_6~1_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_6~5_sumout\;
\inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\;
\inst3|ALT_INV_current_score\(0) <= NOT \inst3|current_score\(0);
\inst10|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \inst10|Div1|auto_generated|divider|divider|op_6~1_sumout\;
\inst10|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \inst10|Div2|auto_generated|divider|divider|op_6~1_sumout\;
\inst5|ALT_INV_cursor_column\(1) <= NOT \inst5|cursor_column\(1);
\inst5|ALT_INV_cursor_column\(2) <= NOT \inst5|cursor_column\(2);
\inst5|ALT_INV_cursor_column\(3) <= NOT \inst5|cursor_column\(3);
\inst5|ALT_INV_cursor_column\(4) <= NOT \inst5|cursor_column\(4);
\inst5|ALT_INV_cursor_column\(5) <= NOT \inst5|cursor_column\(5);
\inst5|ALT_INV_cursor_column\(0) <= NOT \inst5|cursor_column\(0);
\inst8|ALT_INV_Add2~25_sumout\ <= NOT \inst8|Add2~25_sumout\;
\inst8|ALT_INV_Add2~21_sumout\ <= NOT \inst8|Add2~21_sumout\;
\inst8|ALT_INV_Add2~17_sumout\ <= NOT \inst8|Add2~17_sumout\;
\inst8|ALT_INV_Add2~13_sumout\ <= NOT \inst8|Add2~13_sumout\;
\inst8|ALT_INV_Add2~9_sumout\ <= NOT \inst8|Add2~9_sumout\;
\inst8|ALT_INV_Add2~5_sumout\ <= NOT \inst8|Add2~5_sumout\;
\inst8|ALT_INV_counter\(26) <= NOT \inst8|counter\(26);
\inst8|ALT_INV_counter\(24) <= NOT \inst8|counter\(24);
\inst8|ALT_INV_counter\(23) <= NOT \inst8|counter\(23);
\inst8|ALT_INV_counter\(22) <= NOT \inst8|counter\(22);
\inst8|ALT_INV_counter\(21) <= NOT \inst8|counter\(21);
\inst8|ALT_INV_counter\(20) <= NOT \inst8|counter\(20);
\inst8|ALT_INV_counter\(16) <= NOT \inst8|counter\(16);
\inst8|ALT_INV_counter\(15) <= NOT \inst8|counter\(15);
\inst8|ALT_INV_counter\(14) <= NOT \inst8|counter\(14);
\inst8|ALT_INV_counter\(13) <= NOT \inst8|counter\(13);
\inst8|ALT_INV_counter\(11) <= NOT \inst8|counter\(11);
\inst8|ALT_INV_counter\(10) <= NOT \inst8|counter\(10);
\inst8|ALT_INV_counter\(8) <= NOT \inst8|counter\(8);
\inst8|ALT_INV_counter\(9) <= NOT \inst8|counter\(9);
\inst8|ALT_INV_counter\(12) <= NOT \inst8|counter\(12);
\inst8|ALT_INV_counter\(17) <= NOT \inst8|counter\(17);
\inst8|ALT_INV_counter\(18) <= NOT \inst8|counter\(18);
\inst8|ALT_INV_counter\(19) <= NOT \inst8|counter\(19);
\inst8|ALT_INV_counter\(25) <= NOT \inst8|counter\(25);
\inst8|ALT_INV_Add2~1_sumout\ <= NOT \inst8|Add2~1_sumout\;
\inst3|ALT_INV_Add14~25_sumout\ <= NOT \inst3|Add14~25_sumout\;
\inst3|ALT_INV_Add14~17_sumout\ <= NOT \inst3|Add14~17_sumout\;
\inst3|ALT_INV_Add14~13_sumout\ <= NOT \inst3|Add14~13_sumout\;
\inst3|ALT_INV_Add14~5_sumout\ <= NOT \inst3|Add14~5_sumout\;
\inst3|ALT_INV_Add13~29_sumout\ <= NOT \inst3|Add13~29_sumout\;
\inst3|ALT_INV_Add13~25_sumout\ <= NOT \inst3|Add13~25_sumout\;
\inst3|ALT_INV_Add13~9_sumout\ <= NOT \inst3|Add13~9_sumout\;
\inst3|ALT_INV_Add13~5_sumout\ <= NOT \inst3|Add13~5_sumout\;
\inst9|ALT_INV_Mux0~4_combout\ <= NOT \inst9|Mux0~4_combout\;
\inst9|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \inst9|altsyncram_component|auto_generated|q_a\(1);
\inst9|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \inst9|altsyncram_component|auto_generated|q_a\(2);
\inst9|altsyncram_component|auto_generated|ALT_INV_q_a\(3) <= NOT \inst9|altsyncram_component|auto_generated|q_a\(3);
\inst9|altsyncram_component|auto_generated|ALT_INV_q_a\(4) <= NOT \inst9|altsyncram_component|auto_generated|q_a\(4);
\inst9|altsyncram_component|auto_generated|ALT_INV_q_a\(5) <= NOT \inst9|altsyncram_component|auto_generated|q_a\(5);
\inst9|altsyncram_component|auto_generated|ALT_INV_q_a\(6) <= NOT \inst9|altsyncram_component|auto_generated|q_a\(6);
\inst9|altsyncram_component|auto_generated|ALT_INV_q_a\(7) <= NOT \inst9|altsyncram_component|auto_generated|q_a\(7);
\inst9|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \inst9|altsyncram_component|auto_generated|q_a\(0);
\inst3|ALT_INV_Add15~29_sumout\ <= NOT \inst3|Add15~29_sumout\;
\inst3|ALT_INV_Add15~17_sumout\ <= NOT \inst3|Add15~17_sumout\;
\inst3|ALT_INV_Add15~9_sumout\ <= NOT \inst3|Add15~9_sumout\;
\inst2|ALT_INV_h_count\(7) <= NOT \inst2|h_count\(7);
\inst2|ALT_INV_h_count\(8) <= NOT \inst2|h_count\(8);
\inst2|ALT_INV_h_count\(9) <= NOT \inst2|h_count\(9);
\inst2|ALT_INV_h_count\(0) <= NOT \inst2|h_count\(0);
\inst2|ALT_INV_h_count\(1) <= NOT \inst2|h_count\(1);
\inst2|ALT_INV_h_count\(4) <= NOT \inst2|h_count\(4);
\inst2|ALT_INV_h_count\(2) <= NOT \inst2|h_count\(2);
\inst2|ALT_INV_h_count\(3) <= NOT \inst2|h_count\(3);
\inst2|ALT_INV_h_count\(5) <= NOT \inst2|h_count\(5);
\inst2|ALT_INV_h_count\(6) <= NOT \inst2|h_count\(6);
\inst2|ALT_INV_v_count\(0) <= NOT \inst2|v_count\(0);
\inst2|ALT_INV_v_count\(1) <= NOT \inst2|v_count\(1);
\inst2|ALT_INV_v_count\(4) <= NOT \inst2|v_count\(4);
\inst2|ALT_INV_v_count\(9) <= NOT \inst2|v_count\(9);
\inst2|ALT_INV_v_count\(5) <= NOT \inst2|v_count\(5);
\inst2|ALT_INV_v_count\(6) <= NOT \inst2|v_count\(6);
\inst2|ALT_INV_v_count\(8) <= NOT \inst2|v_count\(8);
\inst2|ALT_INV_v_count\(7) <= NOT \inst2|v_count\(7);
\inst2|ALT_INV_v_count\(3) <= NOT \inst2|v_count\(3);
\inst2|ALT_INV_v_count\(2) <= NOT \inst2|v_count\(2);
\inst3|ALT_INV_Add6~17_sumout\ <= NOT \inst3|Add6~17_sumout\;
\inst3|ALT_INV_Add6~13_sumout\ <= NOT \inst3|Add6~13_sumout\;
\inst3|ALT_INV_Add6~9_sumout\ <= NOT \inst3|Add6~9_sumout\;
\inst3|ALT_INV_Add6~5_sumout\ <= NOT \inst3|Add6~5_sumout\;
\inst3|ALT_INV_Add4~21_sumout\ <= NOT \inst3|Add4~21_sumout\;
\inst3|ALT_INV_Add6~1_sumout\ <= NOT \inst3|Add6~1_sumout\;
\inst9|ALT_INV_Mux0~0_combout\ <= NOT \inst9|Mux0~0_combout\;
\inst3|ALT_INV_Add4~17_sumout\ <= NOT \inst3|Add4~17_sumout\;
\inst3|ALT_INV_Add4~13_sumout\ <= NOT \inst3|Add4~13_sumout\;
\inst3|ALT_INV_Add4~9_sumout\ <= NOT \inst3|Add4~9_sumout\;
\inst3|ALT_INV_Add4~5_sumout\ <= NOT \inst3|Add4~5_sumout\;
\inst3|ALT_INV_Add4~1_sumout\ <= NOT \inst3|Add4~1_sumout\;
\inst5|ALT_INV_new_cursor_column\(1) <= NOT \inst5|new_cursor_column\(1);
\inst5|ALT_INV_new_cursor_column\(2) <= NOT \inst5|new_cursor_column\(2);
\inst5|ALT_INV_new_cursor_column\(3) <= NOT \inst5|new_cursor_column\(3);
\inst5|ALT_INV_new_cursor_column\(4) <= NOT \inst5|new_cursor_column\(4);
\inst5|ALT_INV_new_cursor_column\(5) <= NOT \inst5|new_cursor_column\(5);
\inst5|ALT_INV_new_cursor_column\(0) <= NOT \inst5|new_cursor_column\(0);
\inst5|ALT_INV_new_cursor_column\(9) <= NOT \inst5|new_cursor_column\(9);
\inst5|ALT_INV_new_cursor_column\(7) <= NOT \inst5|new_cursor_column\(7);
\inst5|ALT_INV_new_cursor_column\(8) <= NOT \inst5|new_cursor_column\(8);
\inst5|ALT_INV_new_cursor_column\(6) <= NOT \inst5|new_cursor_column\(6);
\inst5|ALT_INV_new_cursor_row\(5) <= NOT \inst5|new_cursor_row\(5);
\inst5|ALT_INV_new_cursor_row\(6) <= NOT \inst5|new_cursor_row\(6);
\inst5|ALT_INV_new_cursor_row\(7) <= NOT \inst5|new_cursor_row\(7);
\inst5|ALT_INV_new_cursor_row\(1) <= NOT \inst5|new_cursor_row\(1);
\inst5|ALT_INV_new_cursor_row\(2) <= NOT \inst5|new_cursor_row\(2);
\inst5|ALT_INV_new_cursor_row\(3) <= NOT \inst5|new_cursor_row\(3);
\inst5|ALT_INV_new_cursor_row\(4) <= NOT \inst5|new_cursor_row\(4);
\inst5|ALT_INV_new_cursor_row\(0) <= NOT \inst5|new_cursor_row\(0);
\inst5|ALT_INV_new_cursor_row\(8) <= NOT \inst5|new_cursor_row\(8);
\inst5|ALT_INV_new_cursor_row\(9) <= NOT \inst5|new_cursor_row\(9);
\inst5|ALT_INV_cursor_column\(7) <= NOT \inst5|cursor_column\(7);
\inst5|ALT_INV_cursor_column\(9) <= NOT \inst5|cursor_column\(9);

-- Location: IOOBUF_X20_Y45_N53
\VGA_VS~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|vert_sync_out~q\,
	devoe => ww_devoe,
	o => ww_VGA_VS);

-- Location: IOOBUF_X20_Y45_N36
\VGA_HS~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|horiz_sync_out~q\,
	devoe => ww_devoe,
	o => ww_VGA_HS);

-- Location: IOOBUF_X46_Y0_N36
\HEX0[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|ALT_INV_SevenSeg_out~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(6));

-- Location: IOOBUF_X50_Y0_N53
\HEX0[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|SevenSeg_out[5]~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(5));

-- Location: IOOBUF_X48_Y0_N93
\HEX0[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|SevenSeg_out[4]~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(4));

-- Location: IOOBUF_X50_Y0_N36
\HEX0[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|SevenSeg_out[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(3));

-- Location: IOOBUF_X48_Y0_N76
\HEX0[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|SevenSeg_out[2]~4_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(2));

-- Location: IOOBUF_X51_Y0_N36
\HEX0[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|ALT_INV_SevenSeg_out[1]~5_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(1));

-- Location: IOOBUF_X52_Y0_N53
\HEX0[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|SevenSeg_out[3]~6_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(0));

-- Location: IOOBUF_X51_Y0_N53
\HEX1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|SevenSeg_out[6]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(6));

-- Location: IOOBUF_X43_Y0_N53
\HEX1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|SevenSeg_out[5]~6_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(5));

-- Location: IOOBUF_X38_Y0_N36
\HEX1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|SevenSeg_out[4]~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(4));

-- Location: IOOBUF_X43_Y0_N36
\HEX1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|SevenSeg_out[3]~5_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(3));

-- Location: IOOBUF_X44_Y0_N53
\HEX1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|SevenSeg_out[2]~4_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(2));

-- Location: IOOBUF_X40_Y0_N93
\HEX1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|ALT_INV_SevenSeg_out[1]~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(1));

-- Location: IOOBUF_X44_Y0_N36
\HEX1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|SevenSeg_out[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(0));

-- Location: IOOBUF_X0_Y18_N96
\LEDR[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|right_button~q\,
	devoe => ww_devoe,
	o => ww_LEDR(1));

-- Location: IOOBUF_X0_Y18_N79
\LEDR[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|left_button~q\,
	devoe => ww_devoe,
	o => ww_LEDR(0));

-- Location: IOOBUF_X12_Y45_N19
\VGA_B[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|blue_out~q\,
	devoe => ww_devoe,
	o => ww_VGA_B(3));

-- Location: IOOBUF_X20_Y45_N19
\VGA_G[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|green_out~q\,
	devoe => ww_devoe,
	o => ww_VGA_G(3));

-- Location: IOOBUF_X16_Y45_N76
\VGA_R[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|red_out~q\,
	devoe => ww_devoe,
	o => ww_VGA_R(3));

-- Location: IOOBUF_X0_Y21_N5
\PS2_DAT~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|MOUSE_DATA_BUF~q\,
	oe => \inst5|mouse_state.WAIT_OUTPUT_READY~q\,
	devoe => ww_devoe,
	o => PS2_DAT);

-- Location: IOOBUF_X0_Y20_N5
\PS2_CLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|mouse_state.INHIBIT_TRANS~q\,
	oe => \inst5|WideOr4~combout\,
	devoe => ww_devoe,
	o => PS2_CLK);

-- Location: IOIBUF_X22_Y0_N1
\CLOCK_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: PLLREFCLKSELECT_X0_Y7_N0
\inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT\ : cyclonev_pll_refclk_select
-- pragma translate_off
GENERIC MAP (
	pll_auto_clk_sw_en => "false",
	pll_clk_loss_edge => "both_edges",
	pll_clk_loss_sw_en => "false",
	pll_clk_sw_dly => 0,
	pll_clkin_0_src => "clk_0",
	pll_clkin_1_src => "ref_clk1",
	pll_manu_clk_sw_en => "false",
	pll_sw_refclk_src => "clk_0")
-- pragma translate_on
PORT MAP (
	clkin => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\,
	clkout => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\,
	extswitchbuf => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\);

-- Location: FRACTIONALPLL_X0_Y1_N0
\inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL\ : cyclonev_fractional_pll
-- pragma translate_off
GENERIC MAP (
	dsm_accumulator_reset_value => 0,
	forcelock => "false",
	mimic_fbclk_type => "none",
	nreset_invert => "true",
	output_clock_frequency => "300.0 mhz",
	pll_atb => 0,
	pll_bwctrl => 4000,
	pll_cmp_buf_dly => "0 ps",
	pll_cp_comp => "true",
	pll_cp_current => 10,
	pll_ctrl_override_setting => "false",
	pll_dsm_dither => "disable",
	pll_dsm_out_sel => "disable",
	pll_dsm_reset => "false",
	pll_ecn_bypass => "false",
	pll_ecn_test_en => "false",
	pll_enable => "true",
	pll_fbclk_mux_1 => "glb",
	pll_fbclk_mux_2 => "m_cnt",
	pll_fractional_carry_out => 32,
	pll_fractional_division => 1,
	pll_fractional_division_string => "'0'",
	pll_fractional_value_ready => "true",
	pll_lf_testen => "false",
	pll_lock_fltr_cfg => 25,
	pll_lock_fltr_test => "false",
	pll_m_cnt_bypass_en => "false",
	pll_m_cnt_coarse_dly => "0 ps",
	pll_m_cnt_fine_dly => "0 ps",
	pll_m_cnt_hi_div => 6,
	pll_m_cnt_in_src => "ph_mux_clk",
	pll_m_cnt_lo_div => 6,
	pll_m_cnt_odd_div_duty_en => "false",
	pll_m_cnt_ph_mux_prst => 0,
	pll_m_cnt_prst => 1,
	pll_n_cnt_bypass_en => "false",
	pll_n_cnt_coarse_dly => "0 ps",
	pll_n_cnt_fine_dly => "0 ps",
	pll_n_cnt_hi_div => 1,
	pll_n_cnt_lo_div => 1,
	pll_n_cnt_odd_div_duty_en => "false",
	pll_ref_buf_dly => "0 ps",
	pll_reg_boost => 0,
	pll_regulator_bypass => "false",
	pll_ripplecap_ctrl => 0,
	pll_slf_rst => "false",
	pll_tclk_mux_en => "false",
	pll_tclk_sel => "n_src",
	pll_test_enable => "false",
	pll_testdn_enable => "false",
	pll_testup_enable => "false",
	pll_unlock_fltr_cfg => 2,
	pll_vco_div => 2,
	pll_vco_ph0_en => "true",
	pll_vco_ph1_en => "true",
	pll_vco_ph2_en => "true",
	pll_vco_ph3_en => "true",
	pll_vco_ph4_en => "true",
	pll_vco_ph5_en => "true",
	pll_vco_ph6_en => "true",
	pll_vco_ph7_en => "true",
	pll_vctrl_test_voltage => 750,
	reference_clock_frequency => "50.0 mhz",
	vccd0g_atb => "disable",
	vccd0g_output => 0,
	vccd1g_atb => "disable",
	vccd1g_output => 0,
	vccm1g_tap => 2,
	vccr_pd => "false",
	vcodiv_override => "false",
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	coreclkfb => \inst1|pll2_inst|altera_pll_i|fboutclk_wire\(0),
	ecnc1test => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\,
	nresync => GND,
	refclkin => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\,
	shift => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiftdonein => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\,
	up => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	cntnen => \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	fbclk => \inst1|pll2_inst|altera_pll_i|fboutclk_wire\(0),
	tclk => \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	vcoph => \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\,
	mhi => \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\);

-- Location: PLLRECONFIG_X0_Y5_N0
\inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG\ : cyclonev_pll_reconfig
-- pragma translate_off
GENERIC MAP (
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	cntnen => \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	mhi => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\,
	shift => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiftenm => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\,
	up => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	shiften => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\);

-- Location: PLLOUTPUTCOUNTER_X0_Y0_N1
\inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 6,
	dprio0_cnt_lo_div => 6,
	dprio0_cnt_odd_div_even_duty_en => "false",
	duty_cycle => 50,
	output_clock_frequency => "25.0 mhz",
	phase_shift => "0 ps",
  fractional_pll_index => 0,
  output_counter_index => 0)
-- pragma translate_on
PORT MAP (
	nen0 => \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0\,
	tclk0 => \inst1|pll2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	up0 => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	vco0ph => \inst1|pll2_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \inst1|pll2_inst|altera_pll_i|outclk_wire\(0));

-- Location: CLKCTRL_G3
\inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \inst1|pll2_inst|altera_pll_i|outclk_wire\(0),
	outclk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\);

-- Location: IOIBUF_X0_Y20_N4
\PS2_CLK~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => PS2_CLK,
	o => \PS2_CLK~input_o\);

-- Location: FF_X39_Y12_N44
\inst5|filter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \PS2_CLK~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|filter\(0));

-- Location: FF_X39_Y12_N20
\inst5|filter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|filter\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|filter\(1));

-- Location: FF_X39_Y12_N56
\inst5|filter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|filter\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|filter\(2));

-- Location: FF_X39_Y12_N35
\inst5|filter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|filter\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|filter\(3));

-- Location: FF_X39_Y12_N31
\inst5|filter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|filter\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|filter\(4));

-- Location: FF_X39_Y12_N5
\inst5|filter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|filter\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|filter\(5));

-- Location: LABCELL_X39_Y12_N36
\inst5|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Equal2~0_combout\ = ( !\inst5|filter\(4) & ( !\inst5|filter\(3) & ( (!\inst5|filter\(1) & (!\inst5|filter\(0) & !\inst5|filter\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_filter\(1),
	datab => \inst5|ALT_INV_filter\(0),
	datac => \inst5|ALT_INV_filter\(2),
	datae => \inst5|ALT_INV_filter\(4),
	dataf => \inst5|ALT_INV_filter\(3),
	combout => \inst5|Equal2~0_combout\);

-- Location: FF_X39_Y12_N40
\inst5|filter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|filter\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|filter\(6));

-- Location: FF_X39_Y12_N2
\inst5|filter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|filter\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|filter\(7));

-- Location: LABCELL_X39_Y12_N6
\inst5|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Equal1~0_combout\ = ( \inst5|filter\(4) & ( \inst5|filter\(3) & ( (\inst5|filter\(1) & (\inst5|filter\(0) & \inst5|filter\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_filter\(1),
	datab => \inst5|ALT_INV_filter\(0),
	datac => \inst5|ALT_INV_filter\(2),
	datae => \inst5|ALT_INV_filter\(4),
	dataf => \inst5|ALT_INV_filter\(3),
	combout => \inst5|Equal1~0_combout\);

-- Location: LABCELL_X39_Y12_N0
\inst5|MOUSE_CLK_FILTER~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|MOUSE_CLK_FILTER~0_combout\ = ( \inst5|filter\(6) & ( \inst5|MOUSE_CLK_FILTER~q\ ) ) # ( !\inst5|filter\(6) & ( \inst5|MOUSE_CLK_FILTER~q\ & ( ((!\inst5|Equal2~0_combout\) # (\inst5|filter\(7))) # (\inst5|filter\(5)) ) ) ) # ( \inst5|filter\(6) & ( 
-- !\inst5|MOUSE_CLK_FILTER~q\ & ( (\inst5|filter\(5) & (\inst5|filter\(7) & \inst5|Equal1~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010111011111110111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_filter\(5),
	datab => \inst5|ALT_INV_Equal2~0_combout\,
	datac => \inst5|ALT_INV_filter\(7),
	datad => \inst5|ALT_INV_Equal1~0_combout\,
	datae => \inst5|ALT_INV_filter\(6),
	dataf => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	combout => \inst5|MOUSE_CLK_FILTER~0_combout\);

-- Location: FF_X41_Y9_N35
\inst5|MOUSE_CLK_FILTER\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|MOUSE_CLK_FILTER~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|MOUSE_CLK_FILTER~q\);

-- Location: LABCELL_X43_Y9_N27
\inst5|SHIFTOUT[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|SHIFTOUT[9]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \inst5|SHIFTOUT[9]~feeder_combout\);

-- Location: LABCELL_X35_Y13_N48
\inst5|inhibit_wait_count[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|inhibit_wait_count[0]~0_combout\ = ( !\inst5|inhibit_wait_count\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst5|ALT_INV_inhibit_wait_count\(0),
	combout => \inst5|inhibit_wait_count[0]~0_combout\);

-- Location: FF_X35_Y13_N50
\inst5|inhibit_wait_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst5|inhibit_wait_count[0]~0_combout\,
	ena => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inhibit_wait_count\(0));

-- Location: LABCELL_X35_Y13_N0
\inst5|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~41_sumout\ = SUM(( \inst5|inhibit_wait_count\(0) ) + ( \inst5|inhibit_wait_count\(1) ) + ( !VCC ))
-- \inst5|Add0~42\ = CARRY(( \inst5|inhibit_wait_count\(0) ) + ( \inst5|inhibit_wait_count\(1) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_inhibit_wait_count\(1),
	datac => \inst5|ALT_INV_inhibit_wait_count\(0),
	cin => GND,
	sumout => \inst5|Add0~41_sumout\,
	cout => \inst5|Add0~42\);

-- Location: FF_X35_Y13_N2
\inst5|inhibit_wait_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst5|Add0~41_sumout\,
	ena => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inhibit_wait_count\(1));

-- Location: LABCELL_X35_Y13_N3
\inst5|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~37_sumout\ = SUM(( \inst5|inhibit_wait_count\(2) ) + ( GND ) + ( \inst5|Add0~42\ ))
-- \inst5|Add0~38\ = CARRY(( \inst5|inhibit_wait_count\(2) ) + ( GND ) + ( \inst5|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst5|ALT_INV_inhibit_wait_count\(2),
	cin => \inst5|Add0~42\,
	sumout => \inst5|Add0~37_sumout\,
	cout => \inst5|Add0~38\);

-- Location: FF_X35_Y13_N5
\inst5|inhibit_wait_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst5|Add0~37_sumout\,
	ena => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inhibit_wait_count\(2));

-- Location: LABCELL_X35_Y13_N6
\inst5|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~33_sumout\ = SUM(( \inst5|inhibit_wait_count\(3) ) + ( GND ) + ( \inst5|Add0~38\ ))
-- \inst5|Add0~34\ = CARRY(( \inst5|inhibit_wait_count\(3) ) + ( GND ) + ( \inst5|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_inhibit_wait_count\(3),
	cin => \inst5|Add0~38\,
	sumout => \inst5|Add0~33_sumout\,
	cout => \inst5|Add0~34\);

-- Location: FF_X35_Y13_N8
\inst5|inhibit_wait_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst5|Add0~33_sumout\,
	ena => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inhibit_wait_count\(3));

-- Location: LABCELL_X35_Y13_N9
\inst5|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~29_sumout\ = SUM(( \inst5|inhibit_wait_count\(4) ) + ( GND ) + ( \inst5|Add0~34\ ))
-- \inst5|Add0~30\ = CARRY(( \inst5|inhibit_wait_count\(4) ) + ( GND ) + ( \inst5|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_inhibit_wait_count\(4),
	cin => \inst5|Add0~34\,
	sumout => \inst5|Add0~29_sumout\,
	cout => \inst5|Add0~30\);

-- Location: FF_X35_Y13_N11
\inst5|inhibit_wait_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst5|Add0~29_sumout\,
	ena => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inhibit_wait_count\(4));

-- Location: LABCELL_X35_Y13_N12
\inst5|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~25_sumout\ = SUM(( \inst5|inhibit_wait_count\(5) ) + ( GND ) + ( \inst5|Add0~30\ ))
-- \inst5|Add0~26\ = CARRY(( \inst5|inhibit_wait_count\(5) ) + ( GND ) + ( \inst5|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_inhibit_wait_count\(5),
	cin => \inst5|Add0~30\,
	sumout => \inst5|Add0~25_sumout\,
	cout => \inst5|Add0~26\);

-- Location: FF_X35_Y13_N14
\inst5|inhibit_wait_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst5|Add0~25_sumout\,
	ena => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inhibit_wait_count\(5));

-- Location: LABCELL_X35_Y13_N15
\inst5|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~21_sumout\ = SUM(( \inst5|inhibit_wait_count\(6) ) + ( GND ) + ( \inst5|Add0~26\ ))
-- \inst5|Add0~22\ = CARRY(( \inst5|inhibit_wait_count\(6) ) + ( GND ) + ( \inst5|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_inhibit_wait_count\(6),
	cin => \inst5|Add0~26\,
	sumout => \inst5|Add0~21_sumout\,
	cout => \inst5|Add0~22\);

-- Location: FF_X35_Y13_N17
\inst5|inhibit_wait_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst5|Add0~21_sumout\,
	ena => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inhibit_wait_count\(6));

-- Location: LABCELL_X35_Y13_N18
\inst5|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~17_sumout\ = SUM(( \inst5|inhibit_wait_count\(7) ) + ( GND ) + ( \inst5|Add0~22\ ))
-- \inst5|Add0~18\ = CARRY(( \inst5|inhibit_wait_count\(7) ) + ( GND ) + ( \inst5|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_inhibit_wait_count\(7),
	cin => \inst5|Add0~22\,
	sumout => \inst5|Add0~17_sumout\,
	cout => \inst5|Add0~18\);

-- Location: FF_X35_Y13_N19
\inst5|inhibit_wait_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst5|Add0~17_sumout\,
	ena => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inhibit_wait_count\(7));

-- Location: LABCELL_X35_Y13_N21
\inst5|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~13_sumout\ = SUM(( \inst5|inhibit_wait_count\(8) ) + ( GND ) + ( \inst5|Add0~18\ ))
-- \inst5|Add0~14\ = CARRY(( \inst5|inhibit_wait_count\(8) ) + ( GND ) + ( \inst5|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_inhibit_wait_count\(8),
	cin => \inst5|Add0~18\,
	sumout => \inst5|Add0~13_sumout\,
	cout => \inst5|Add0~14\);

-- Location: FF_X35_Y13_N23
\inst5|inhibit_wait_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst5|Add0~13_sumout\,
	ena => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inhibit_wait_count\(8));

-- Location: LABCELL_X35_Y13_N24
\inst5|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~9_sumout\ = SUM(( \inst5|inhibit_wait_count\(9) ) + ( GND ) + ( \inst5|Add0~14\ ))
-- \inst5|Add0~10\ = CARRY(( \inst5|inhibit_wait_count\(9) ) + ( GND ) + ( \inst5|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_inhibit_wait_count\(9),
	cin => \inst5|Add0~14\,
	sumout => \inst5|Add0~9_sumout\,
	cout => \inst5|Add0~10\);

-- Location: FF_X35_Y13_N26
\inst5|inhibit_wait_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst5|Add0~9_sumout\,
	ena => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inhibit_wait_count\(9));

-- Location: LABCELL_X35_Y13_N27
\inst5|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~5_sumout\ = SUM(( \inst5|inhibit_wait_count\(10) ) + ( GND ) + ( \inst5|Add0~10\ ))
-- \inst5|Add0~6\ = CARRY(( \inst5|inhibit_wait_count\(10) ) + ( GND ) + ( \inst5|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_inhibit_wait_count\(10),
	cin => \inst5|Add0~10\,
	sumout => \inst5|Add0~5_sumout\,
	cout => \inst5|Add0~6\);

-- Location: FF_X35_Y13_N28
\inst5|inhibit_wait_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst5|Add0~5_sumout\,
	ena => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inhibit_wait_count\(10));

-- Location: LABCELL_X35_Y13_N30
\inst5|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~1_sumout\ = SUM(( \inst5|inhibit_wait_count\(11) ) + ( GND ) + ( \inst5|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_inhibit_wait_count\(11),
	cin => \inst5|Add0~6\,
	sumout => \inst5|Add0~1_sumout\);

-- Location: FF_X35_Y13_N32
\inst5|inhibit_wait_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst5|Add0~1_sumout\,
	ena => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|inhibit_wait_count\(11));

-- Location: LABCELL_X35_Y13_N36
\inst5|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector0~0_combout\ = ( \inst5|mouse_state.INHIBIT_TRANS~q\ & ( \inst5|inhibit_wait_count\(10) ) ) # ( !\inst5|mouse_state.INHIBIT_TRANS~q\ & ( \inst5|inhibit_wait_count\(10) & ( \inst5|inhibit_wait_count\(11) ) ) ) # ( 
-- \inst5|mouse_state.INHIBIT_TRANS~q\ & ( !\inst5|inhibit_wait_count\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst5|ALT_INV_inhibit_wait_count\(11),
	datae => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	dataf => \inst5|ALT_INV_inhibit_wait_count\(10),
	combout => \inst5|Selector0~0_combout\);

-- Location: FF_X35_Y13_N38
\inst5|mouse_state.INHIBIT_TRANS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst5|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|mouse_state.INHIBIT_TRANS~q\);

-- Location: IOIBUF_X0_Y21_N4
\PS2_DAT~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => PS2_DAT,
	o => \PS2_DAT~input_o\);

-- Location: LABCELL_X39_Y9_N6
\inst5|INCNT~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|INCNT~0_combout\ = ( \inst5|INCNT\(1) & ( (\inst5|INCNT\(2) & (!\inst5|INCNT\(3) & \inst5|INCNT\(0))) ) ) # ( !\inst5|INCNT\(1) & ( (!\inst5|INCNT\(2) & (\inst5|INCNT\(3) & !\inst5|INCNT\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_INCNT\(2),
	datac => \inst5|ALT_INV_INCNT\(3),
	datad => \inst5|ALT_INV_INCNT\(0),
	dataf => \inst5|ALT_INV_INCNT\(1),
	combout => \inst5|INCNT~0_combout\);

-- Location: LABCELL_X35_Y13_N45
\inst5|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector1~0_combout\ = ( \inst5|inhibit_wait_count\(10) & ( (!\inst5|mouse_state.INHIBIT_TRANS~q\ & \inst5|inhibit_wait_count\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	datac => \inst5|ALT_INV_inhibit_wait_count\(11),
	dataf => \inst5|ALT_INV_inhibit_wait_count\(10),
	combout => \inst5|Selector1~0_combout\);

-- Location: FF_X35_Y13_N46
\inst5|mouse_state.LOAD_COMMAND\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst5|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|mouse_state.LOAD_COMMAND~q\);

-- Location: FF_X39_Y12_N13
\inst5|mouse_state.LOAD_COMMAND2~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|mouse_state.LOAD_COMMAND~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|mouse_state.LOAD_COMMAND2~DUPLICATE_q\);

-- Location: LABCELL_X43_Y9_N18
\inst5|OUTCNT~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|OUTCNT~3_combout\ = ( \inst5|OUTCNT\(2) & ( (!\inst5|OUTCNT\(0) & !\inst5|OUTCNT\(3)) ) ) # ( !\inst5|OUTCNT\(2) & ( (!\inst5|OUTCNT\(0) & ((!\inst5|OUTCNT\(3)) # (!\inst5|OUTCNT\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100010101000101010001010100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_OUTCNT\(0),
	datab => \inst5|ALT_INV_OUTCNT\(3),
	datac => \inst5|ALT_INV_OUTCNT\(1),
	dataf => \inst5|ALT_INV_OUTCNT\(2),
	combout => \inst5|OUTCNT~3_combout\);

-- Location: LABCELL_X43_Y9_N12
\inst5|send_char~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|send_char~0_combout\ = ( \inst5|mouse_state.WAIT_OUTPUT_READY~q\ & ( ((\inst5|OUTCNT\(3) & ((\inst5|OUTCNT\(1)) # (\inst5|OUTCNT\(2))))) # (\inst5|send_char~q\) ) ) # ( !\inst5|mouse_state.WAIT_OUTPUT_READY~q\ & ( \inst5|send_char~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100010101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_OUTCNT\(3),
	datab => \inst5|ALT_INV_OUTCNT\(2),
	datac => \inst5|ALT_INV_OUTCNT\(1),
	datad => \inst5|ALT_INV_send_char~q\,
	dataf => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	combout => \inst5|send_char~0_combout\);

-- Location: LABCELL_X43_Y9_N0
\inst5|send_char~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|send_char~feeder_combout\ = \inst5|send_char~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_send_char~0_combout\,
	combout => \inst5|send_char~feeder_combout\);

-- Location: FF_X43_Y9_N2
\inst5|send_char\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|send_char~feeder_combout\,
	clrn => \inst5|ALT_INV_send_data~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|send_char~q\);

-- Location: LABCELL_X43_Y9_N57
\inst5|output_ready~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|output_ready~0_combout\ = ( \inst5|mouse_state.WAIT_OUTPUT_READY~q\ & ( !\inst5|send_char~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_send_char~q\,
	dataf => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	combout => \inst5|output_ready~0_combout\);

-- Location: FF_X43_Y9_N35
\inst5|OUTCNT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|OUTCNT~3_combout\,
	clrn => \inst5|ALT_INV_send_data~q\,
	sload => VCC,
	ena => \inst5|output_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|OUTCNT\(0));

-- Location: LABCELL_X43_Y9_N45
\inst5|OUTCNT~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|OUTCNT~1_combout\ = ( \inst5|OUTCNT\(2) & ( \inst5|OUTCNT\(0) & ( (!\inst5|OUTCNT\(3) & !\inst5|OUTCNT\(1)) ) ) ) # ( !\inst5|OUTCNT\(2) & ( \inst5|OUTCNT\(0) & ( (!\inst5|OUTCNT\(3) & \inst5|OUTCNT\(1)) ) ) ) # ( \inst5|OUTCNT\(2) & ( 
-- !\inst5|OUTCNT\(0) & ( !\inst5|OUTCNT\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000110011001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_OUTCNT\(3),
	datad => \inst5|ALT_INV_OUTCNT\(1),
	datae => \inst5|ALT_INV_OUTCNT\(2),
	dataf => \inst5|ALT_INV_OUTCNT\(0),
	combout => \inst5|OUTCNT~1_combout\);

-- Location: FF_X43_Y9_N23
\inst5|OUTCNT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|OUTCNT~1_combout\,
	clrn => \inst5|ALT_INV_send_data~q\,
	sload => VCC,
	ena => \inst5|output_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|OUTCNT\(2));

-- Location: LABCELL_X43_Y9_N30
\inst5|OUTCNT~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|OUTCNT~2_combout\ = ( !\inst5|OUTCNT\(1) & ( \inst5|OUTCNT\(0) & ( (!\inst5|OUTCNT\(2)) # (!\inst5|OUTCNT\(3)) ) ) ) # ( \inst5|OUTCNT\(1) & ( !\inst5|OUTCNT\(0) & ( !\inst5|OUTCNT\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000011111111111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_OUTCNT\(2),
	datad => \inst5|ALT_INV_OUTCNT\(3),
	datae => \inst5|ALT_INV_OUTCNT\(1),
	dataf => \inst5|ALT_INV_OUTCNT\(0),
	combout => \inst5|OUTCNT~2_combout\);

-- Location: FF_X43_Y9_N56
\inst5|OUTCNT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|OUTCNT~2_combout\,
	clrn => \inst5|ALT_INV_send_data~q\,
	sload => VCC,
	ena => \inst5|output_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|OUTCNT\(1));

-- Location: LABCELL_X43_Y9_N9
\inst5|OUTCNT~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|OUTCNT~0_combout\ = ( \inst5|OUTCNT\(0) & ( (!\inst5|OUTCNT\(1) & (!\inst5|OUTCNT\(2) & \inst5|OUTCNT\(3))) # (\inst5|OUTCNT\(1) & (\inst5|OUTCNT\(2) & !\inst5|OUTCNT\(3))) ) ) # ( !\inst5|OUTCNT\(0) & ( (!\inst5|OUTCNT\(1) & (!\inst5|OUTCNT\(2) & 
-- \inst5|OUTCNT\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000011000000110000001100000011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_OUTCNT\(1),
	datab => \inst5|ALT_INV_OUTCNT\(2),
	datac => \inst5|ALT_INV_OUTCNT\(3),
	dataf => \inst5|ALT_INV_OUTCNT\(0),
	combout => \inst5|OUTCNT~0_combout\);

-- Location: FF_X43_Y9_N44
\inst5|OUTCNT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|OUTCNT~0_combout\,
	clrn => \inst5|ALT_INV_send_data~q\,
	sload => VCC,
	ena => \inst5|output_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|OUTCNT\(3));

-- Location: LABCELL_X43_Y9_N54
\inst5|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|LessThan0~0_combout\ = ( \inst5|OUTCNT\(2) & ( \inst5|OUTCNT\(3) ) ) # ( !\inst5|OUTCNT\(2) & ( (\inst5|OUTCNT\(3) & \inst5|OUTCNT\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_OUTCNT\(3),
	datad => \inst5|ALT_INV_OUTCNT\(1),
	dataf => \inst5|ALT_INV_OUTCNT\(2),
	combout => \inst5|LessThan0~0_combout\);

-- Location: FF_X43_Y9_N32
\inst5|output_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|LessThan0~0_combout\,
	clrn => \inst5|ALT_INV_send_data~q\,
	sload => VCC,
	ena => \inst5|output_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|output_ready~q\);

-- Location: LABCELL_X40_Y9_N30
\inst5|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector3~0_combout\ = ( \inst5|output_ready~q\ & ( \inst5|mouse_state.LOAD_COMMAND2~DUPLICATE_q\ ) ) # ( !\inst5|output_ready~q\ & ( (\inst5|mouse_state.WAIT_OUTPUT_READY~q\) # (\inst5|mouse_state.LOAD_COMMAND2~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_mouse_state.LOAD_COMMAND2~DUPLICATE_q\,
	datac => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	dataf => \inst5|ALT_INV_output_ready~q\,
	combout => \inst5|Selector3~0_combout\);

-- Location: FF_X40_Y9_N35
\inst5|mouse_state.WAIT_OUTPUT_READY\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|Selector3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|mouse_state.WAIT_OUTPUT_READY~q\);

-- Location: LABCELL_X39_Y9_N0
\inst5|INCNT[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|INCNT[3]~1_combout\ = ( \inst5|READ_CHAR~q\ & ( !\inst5|mouse_state.WAIT_OUTPUT_READY~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	dataf => \inst5|ALT_INV_READ_CHAR~q\,
	combout => \inst5|INCNT[3]~1_combout\);

-- Location: FF_X39_Y9_N41
\inst5|INCNT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|INCNT~0_combout\,
	sload => VCC,
	ena => \inst5|INCNT[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|INCNT\(3));

-- Location: LABCELL_X39_Y9_N30
\inst5|INCNT~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|INCNT~2_combout\ = ( !\inst5|INCNT\(3) & ( !\inst5|INCNT\(2) $ (((!\inst5|INCNT\(0)) # (!\inst5|INCNT\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011001010110010101100101011000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_INCNT\(2),
	datab => \inst5|ALT_INV_INCNT\(0),
	datac => \inst5|ALT_INV_INCNT\(1),
	dataf => \inst5|ALT_INV_INCNT\(3),
	combout => \inst5|INCNT~2_combout\);

-- Location: FF_X39_Y9_N14
\inst5|INCNT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|INCNT~2_combout\,
	sload => VCC,
	ena => \inst5|INCNT[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|INCNT\(2));

-- Location: LABCELL_X39_Y9_N33
\inst5|INCNT~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|INCNT~4_combout\ = ( \inst5|INCNT\(1) & ( (!\inst5|INCNT\(0) & !\inst5|INCNT\(3)) ) ) # ( !\inst5|INCNT\(1) & ( (!\inst5|INCNT\(0) & ((!\inst5|INCNT\(2)) # (!\inst5|INCNT\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011000000110011001100000011001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_INCNT\(0),
	datac => \inst5|ALT_INV_INCNT\(2),
	datad => \inst5|ALT_INV_INCNT\(3),
	dataf => \inst5|ALT_INV_INCNT\(1),
	combout => \inst5|INCNT~4_combout\);

-- Location: LABCELL_X39_Y9_N57
\inst5|INCNT[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|INCNT[0]~feeder_combout\ = ( \inst5|INCNT~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_INCNT~4_combout\,
	combout => \inst5|INCNT[0]~feeder_combout\);

-- Location: FF_X39_Y9_N59
\inst5|INCNT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|INCNT[0]~feeder_combout\,
	ena => \inst5|INCNT[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|INCNT\(0));

-- Location: LABCELL_X39_Y12_N48
\inst5|INCNT~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|INCNT~3_combout\ = ( \inst5|INCNT\(1) & ( (!\inst5|INCNT\(0) & !\inst5|INCNT\(3)) ) ) # ( !\inst5|INCNT\(1) & ( (\inst5|INCNT\(0) & !\inst5|INCNT\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_INCNT\(0),
	datad => \inst5|ALT_INV_INCNT\(3),
	dataf => \inst5|ALT_INV_INCNT\(1),
	combout => \inst5|INCNT~3_combout\);

-- Location: FF_X39_Y9_N53
\inst5|INCNT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|INCNT~3_combout\,
	sload => VCC,
	ena => \inst5|INCNT[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|INCNT\(1));

-- Location: LABCELL_X39_Y9_N12
\inst5|READ_CHAR~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|READ_CHAR~0_combout\ = ( \inst5|INCNT\(2) & ( \inst5|INCNT\(3) & ( (!\PS2_DAT~input_o\ & !\inst5|READ_CHAR~q\) ) ) ) # ( !\inst5|INCNT\(2) & ( \inst5|INCNT\(3) & ( (!\inst5|READ_CHAR~q\ & (((!\PS2_DAT~input_o\)))) # (\inst5|READ_CHAR~q\ & 
-- (!\inst5|INCNT\(1) & (!\inst5|INCNT\(0)))) ) ) ) # ( \inst5|INCNT\(2) & ( !\inst5|INCNT\(3) & ( (!\PS2_DAT~input_o\) # (\inst5|READ_CHAR~q\) ) ) ) # ( !\inst5|INCNT\(2) & ( !\inst5|INCNT\(3) & ( (!\PS2_DAT~input_o\) # (\inst5|READ_CHAR~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111111110000100010001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_INCNT\(1),
	datab => \inst5|ALT_INV_INCNT\(0),
	datac => \ALT_INV_PS2_DAT~input_o\,
	datad => \inst5|ALT_INV_READ_CHAR~q\,
	datae => \inst5|ALT_INV_INCNT\(2),
	dataf => \inst5|ALT_INV_INCNT\(3),
	combout => \inst5|READ_CHAR~0_combout\);

-- Location: FF_X39_Y9_N32
\inst5|READ_CHAR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|READ_CHAR~0_combout\,
	sload => VCC,
	ena => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|READ_CHAR~q\);

-- Location: LABCELL_X39_Y9_N3
\inst5|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|LessThan1~0_combout\ = ( \inst5|INCNT\(1) & ( \inst5|INCNT\(3) ) ) # ( !\inst5|INCNT\(1) & ( (\inst5|INCNT\(3) & ((\inst5|INCNT\(2)) # (\inst5|INCNT\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000111000001110000011100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_INCNT\(0),
	datab => \inst5|ALT_INV_INCNT\(2),
	datac => \inst5|ALT_INV_INCNT\(3),
	dataf => \inst5|ALT_INV_INCNT\(1),
	combout => \inst5|LessThan1~0_combout\);

-- Location: LABCELL_X39_Y9_N45
\inst5|iready_set~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|iready_set~0_combout\ = (!\inst5|READ_CHAR~q\ & (\PS2_DAT~input_o\ & (\inst5|iready_set~q\))) # (\inst5|READ_CHAR~q\ & (((\inst5|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011100000100001101110000010000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_PS2_DAT~input_o\,
	datab => \inst5|ALT_INV_READ_CHAR~q\,
	datac => \inst5|ALT_INV_iready_set~q\,
	datad => \inst5|ALT_INV_LessThan1~0_combout\,
	combout => \inst5|iready_set~0_combout\);

-- Location: FF_X39_Y9_N5
\inst5|iready_set\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|iready_set~0_combout\,
	sload => VCC,
	ena => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|iready_set~q\);

-- Location: LABCELL_X39_Y12_N24
\inst5|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector4~0_combout\ = ( \inst5|output_ready~q\ & ( ((!\inst5|iready_set~q\ & \inst5|mouse_state.WAIT_CMD_ACK~q\)) # (\inst5|mouse_state.WAIT_OUTPUT_READY~q\) ) ) # ( !\inst5|output_ready~q\ & ( (!\inst5|iready_set~q\ & 
-- \inst5|mouse_state.WAIT_CMD_ACK~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000001111110011110000111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_iready_set~q\,
	datac => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	datad => \inst5|ALT_INV_mouse_state.WAIT_CMD_ACK~q\,
	dataf => \inst5|ALT_INV_output_ready~q\,
	combout => \inst5|Selector4~0_combout\);

-- Location: FF_X39_Y12_N25
\inst5|mouse_state.WAIT_CMD_ACK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst5|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|mouse_state.WAIT_CMD_ACK~q\);

-- Location: LABCELL_X39_Y12_N27
\inst5|mouse_state.INPUT_PACKETS~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|mouse_state.INPUT_PACKETS~0_combout\ = ( \inst5|mouse_state.WAIT_CMD_ACK~q\ & ( (\inst5|mouse_state.INPUT_PACKETS~q\) # (\inst5|iready_set~q\) ) ) # ( !\inst5|mouse_state.WAIT_CMD_ACK~q\ & ( \inst5|mouse_state.INPUT_PACKETS~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_iready_set~q\,
	datad => \inst5|ALT_INV_mouse_state.INPUT_PACKETS~q\,
	dataf => \inst5|ALT_INV_mouse_state.WAIT_CMD_ACK~q\,
	combout => \inst5|mouse_state.INPUT_PACKETS~0_combout\);

-- Location: FF_X39_Y12_N28
\inst5|mouse_state.INPUT_PACKETS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst5|mouse_state.INPUT_PACKETS~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|mouse_state.INPUT_PACKETS~q\);

-- Location: FF_X39_Y12_N14
\inst5|mouse_state.LOAD_COMMAND2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|mouse_state.LOAD_COMMAND~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|mouse_state.LOAD_COMMAND2~q\);

-- Location: LABCELL_X39_Y12_N57
\inst5|Selector6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector6~0_combout\ = ( \inst5|mouse_state.LOAD_COMMAND~q\ ) # ( !\inst5|mouse_state.LOAD_COMMAND~q\ & ( ((\inst5|send_data~q\ & ((!\inst5|mouse_state.INHIBIT_TRANS~q\) # (\inst5|mouse_state.INPUT_PACKETS~q\)))) # 
-- (\inst5|mouse_state.LOAD_COMMAND2~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110111111111111111111111100001111101111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	datab => \inst5|ALT_INV_mouse_state.INPUT_PACKETS~q\,
	datac => \inst5|ALT_INV_mouse_state.LOAD_COMMAND2~q\,
	datad => \inst5|ALT_INV_send_data~q\,
	datae => \inst5|ALT_INV_mouse_state.LOAD_COMMAND~q\,
	combout => \inst5|Selector6~0_combout\);

-- Location: FF_X42_Y9_N53
\inst5|send_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst5|Selector6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|send_data~q\);

-- Location: LABCELL_X43_Y9_N36
\inst5|MOUSE_DATA_BUF~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|MOUSE_DATA_BUF~0_combout\ = ( !\inst5|send_char~q\ & ( \inst5|OUTCNT\(1) & ( (\inst5|mouse_state.WAIT_OUTPUT_READY~q\ & !\inst5|OUTCNT\(3)) ) ) ) # ( !\inst5|send_char~q\ & ( !\inst5|OUTCNT\(1) & ( (\inst5|mouse_state.WAIT_OUTPUT_READY~q\ & 
-- ((!\inst5|OUTCNT\(2)) # (!\inst5|OUTCNT\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001010000000000000000000001111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_OUTCNT\(2),
	datac => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	datad => \inst5|ALT_INV_OUTCNT\(3),
	datae => \inst5|ALT_INV_send_char~q\,
	dataf => \inst5|ALT_INV_OUTCNT\(1),
	combout => \inst5|MOUSE_DATA_BUF~0_combout\);

-- Location: FF_X43_Y9_N29
\inst5|SHIFTOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|SHIFTOUT[9]~feeder_combout\,
	clrn => \inst5|ALT_INV_send_data~q\,
	ena => \inst5|MOUSE_DATA_BUF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTOUT\(9));

-- Location: LABCELL_X43_Y9_N24
\inst5|SHIFTOUT[8]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|SHIFTOUT[8]~3_combout\ = ( !\inst5|SHIFTOUT\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_SHIFTOUT\(9),
	combout => \inst5|SHIFTOUT[8]~3_combout\);

-- Location: FF_X43_Y9_N26
\inst5|SHIFTOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|SHIFTOUT[8]~3_combout\,
	clrn => \inst5|ALT_INV_send_data~q\,
	ena => \inst5|MOUSE_DATA_BUF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTOUT\(8));

-- Location: FF_X43_Y9_N16
\inst5|SHIFTOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTOUT\(8),
	clrn => \inst5|ALT_INV_send_data~q\,
	sload => VCC,
	ena => \inst5|MOUSE_DATA_BUF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTOUT\(7));

-- Location: FF_X43_Y9_N13
\inst5|SHIFTOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTOUT\(7),
	clrn => \inst5|ALT_INV_send_data~q\,
	sload => VCC,
	ena => \inst5|MOUSE_DATA_BUF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTOUT\(6));

-- Location: FF_X43_Y9_N10
\inst5|SHIFTOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTOUT\(6),
	clrn => \inst5|ALT_INV_send_data~q\,
	sload => VCC,
	ena => \inst5|MOUSE_DATA_BUF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTOUT\(5));

-- Location: LABCELL_X43_Y9_N6
\inst5|SHIFTOUT[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|SHIFTOUT[4]~2_combout\ = ( !\inst5|SHIFTOUT\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_SHIFTOUT\(5),
	combout => \inst5|SHIFTOUT[4]~2_combout\);

-- Location: FF_X43_Y9_N7
\inst5|SHIFTOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|SHIFTOUT[4]~2_combout\,
	clrn => \inst5|ALT_INV_send_data~q\,
	ena => \inst5|MOUSE_DATA_BUF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTOUT\(4));

-- Location: LABCELL_X43_Y9_N51
\inst5|SHIFTOUT[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|SHIFTOUT[3]~1_combout\ = !\inst5|SHIFTOUT\(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_SHIFTOUT\(4),
	combout => \inst5|SHIFTOUT[3]~1_combout\);

-- Location: FF_X43_Y9_N53
\inst5|SHIFTOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|SHIFTOUT[3]~1_combout\,
	clrn => \inst5|ALT_INV_send_data~q\,
	ena => \inst5|MOUSE_DATA_BUF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTOUT\(3));

-- Location: LABCELL_X43_Y9_N48
\inst5|SHIFTOUT[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|SHIFTOUT[2]~0_combout\ = !\inst5|SHIFTOUT\(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_SHIFTOUT\(3),
	combout => \inst5|SHIFTOUT[2]~0_combout\);

-- Location: FF_X43_Y9_N49
\inst5|SHIFTOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|SHIFTOUT[2]~0_combout\,
	clrn => \inst5|ALT_INV_send_data~q\,
	ena => \inst5|MOUSE_DATA_BUF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTOUT\(2));

-- Location: FF_X43_Y9_N40
\inst5|SHIFTOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTOUT\(2),
	clrn => \inst5|ALT_INV_send_data~q\,
	sload => VCC,
	ena => \inst5|MOUSE_DATA_BUF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTOUT\(1));

-- Location: FF_X43_Y9_N38
\inst5|MOUSE_DATA_BUF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTOUT\(1),
	clrn => \inst5|ALT_INV_send_data~q\,
	sload => VCC,
	ena => \inst5|MOUSE_DATA_BUF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|MOUSE_DATA_BUF~q\);

-- Location: LABCELL_X39_Y12_N51
\inst5|WideOr4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|WideOr4~combout\ = ( \inst5|mouse_state.LOAD_COMMAND2~q\ ) # ( !\inst5|mouse_state.LOAD_COMMAND2~q\ & ( (!\inst5|mouse_state.INHIBIT_TRANS~q\) # (\inst5|mouse_state.LOAD_COMMAND~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101011111010111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_mouse_state.INHIBIT_TRANS~q\,
	datac => \inst5|ALT_INV_mouse_state.LOAD_COMMAND~q\,
	dataf => \inst5|ALT_INV_mouse_state.LOAD_COMMAND2~q\,
	combout => \inst5|WideOr4~combout\);

-- Location: LABCELL_X31_Y11_N30
\inst2|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add1~37_sumout\ = SUM(( \inst2|v_count\(0) ) + ( VCC ) + ( !VCC ))
-- \inst2|Add1~38\ = CARRY(( \inst2|v_count\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_v_count\(0),
	cin => GND,
	sumout => \inst2|Add1~37_sumout\,
	cout => \inst2|Add1~38\);

-- Location: MLABCELL_X28_Y8_N0
\inst2|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add0~25_sumout\ = SUM(( \inst2|h_count\(0) ) + ( VCC ) + ( !VCC ))
-- \inst2|Add0~26\ = CARRY(( \inst2|h_count\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_h_count\(0),
	cin => GND,
	sumout => \inst2|Add0~25_sumout\,
	cout => \inst2|Add0~26\);

-- Location: FF_X28_Y8_N2
\inst2|h_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add0~25_sumout\,
	sclr => \inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|h_count\(0));

-- Location: MLABCELL_X28_Y8_N3
\inst2|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add0~21_sumout\ = SUM(( \inst2|h_count\(1) ) + ( GND ) + ( \inst2|Add0~26\ ))
-- \inst2|Add0~22\ = CARRY(( \inst2|h_count\(1) ) + ( GND ) + ( \inst2|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_h_count\(1),
	cin => \inst2|Add0~26\,
	sumout => \inst2|Add0~21_sumout\,
	cout => \inst2|Add0~22\);

-- Location: FF_X28_Y8_N5
\inst2|h_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add0~21_sumout\,
	sclr => \inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|h_count\(1));

-- Location: MLABCELL_X28_Y8_N6
\inst2|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add0~13_sumout\ = SUM(( \inst2|h_count\(2) ) + ( GND ) + ( \inst2|Add0~22\ ))
-- \inst2|Add0~14\ = CARRY(( \inst2|h_count\(2) ) + ( GND ) + ( \inst2|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_h_count\(2),
	cin => \inst2|Add0~22\,
	sumout => \inst2|Add0~13_sumout\,
	cout => \inst2|Add0~14\);

-- Location: FF_X28_Y8_N8
\inst2|h_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add0~13_sumout\,
	sclr => \inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|h_count\(2));

-- Location: MLABCELL_X28_Y8_N9
\inst2|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add0~9_sumout\ = SUM(( \inst2|h_count\(3) ) + ( GND ) + ( \inst2|Add0~14\ ))
-- \inst2|Add0~10\ = CARRY(( \inst2|h_count\(3) ) + ( GND ) + ( \inst2|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_h_count\(3),
	cin => \inst2|Add0~14\,
	sumout => \inst2|Add0~9_sumout\,
	cout => \inst2|Add0~10\);

-- Location: FF_X28_Y8_N11
\inst2|h_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add0~9_sumout\,
	sclr => \inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|h_count\(3));

-- Location: MLABCELL_X28_Y8_N12
\inst2|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add0~17_sumout\ = SUM(( \inst2|h_count\(4) ) + ( GND ) + ( \inst2|Add0~10\ ))
-- \inst2|Add0~18\ = CARRY(( \inst2|h_count\(4) ) + ( GND ) + ( \inst2|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_h_count\(4),
	cin => \inst2|Add0~10\,
	sumout => \inst2|Add0~17_sumout\,
	cout => \inst2|Add0~18\);

-- Location: FF_X28_Y8_N13
\inst2|h_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add0~17_sumout\,
	sclr => \inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|h_count\(4));

-- Location: MLABCELL_X28_Y8_N15
\inst2|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add0~5_sumout\ = SUM(( \inst2|h_count\(5) ) + ( GND ) + ( \inst2|Add0~18\ ))
-- \inst2|Add0~6\ = CARRY(( \inst2|h_count\(5) ) + ( GND ) + ( \inst2|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_h_count\(5),
	cin => \inst2|Add0~18\,
	sumout => \inst2|Add0~5_sumout\,
	cout => \inst2|Add0~6\);

-- Location: FF_X28_Y8_N17
\inst2|h_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add0~5_sumout\,
	sclr => \inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|h_count\(5));

-- Location: MLABCELL_X28_Y8_N18
\inst2|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add0~1_sumout\ = SUM(( \inst2|h_count\(6) ) + ( GND ) + ( \inst2|Add0~6\ ))
-- \inst2|Add0~2\ = CARRY(( \inst2|h_count\(6) ) + ( GND ) + ( \inst2|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_h_count\(6),
	cin => \inst2|Add0~6\,
	sumout => \inst2|Add0~1_sumout\,
	cout => \inst2|Add0~2\);

-- Location: FF_X28_Y8_N20
\inst2|h_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add0~1_sumout\,
	sclr => \inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|h_count\(6));

-- Location: MLABCELL_X28_Y8_N21
\inst2|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add0~37_sumout\ = SUM(( \inst2|h_count\(7) ) + ( GND ) + ( \inst2|Add0~2\ ))
-- \inst2|Add0~38\ = CARRY(( \inst2|h_count\(7) ) + ( GND ) + ( \inst2|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_h_count\(7),
	cin => \inst2|Add0~2\,
	sumout => \inst2|Add0~37_sumout\,
	cout => \inst2|Add0~38\);

-- Location: FF_X28_Y8_N23
\inst2|h_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add0~37_sumout\,
	sclr => \inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|h_count\(7));

-- Location: MLABCELL_X28_Y8_N24
\inst2|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add0~33_sumout\ = SUM(( \inst2|h_count\(8) ) + ( GND ) + ( \inst2|Add0~38\ ))
-- \inst2|Add0~34\ = CARRY(( \inst2|h_count\(8) ) + ( GND ) + ( \inst2|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_h_count\(8),
	cin => \inst2|Add0~38\,
	sumout => \inst2|Add0~33_sumout\,
	cout => \inst2|Add0~34\);

-- Location: MLABCELL_X28_Y8_N27
\inst2|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add0~29_sumout\ = SUM(( \inst2|h_count\(9) ) + ( GND ) + ( \inst2|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_h_count\(9),
	cin => \inst2|Add0~34\,
	sumout => \inst2|Add0~29_sumout\);

-- Location: FF_X28_Y8_N28
\inst2|h_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add0~29_sumout\,
	sclr => \inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|h_count\(9));

-- Location: MLABCELL_X28_Y8_N39
\inst2|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Equal0~0_combout\ = ( \inst2|h_count\(0) & ( \inst2|h_count\(4) & ( (\inst2|h_count\(1) & (\inst2|h_count\(3) & (\inst2|h_count\(9) & !\inst2|h_count\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_h_count\(1),
	datab => \inst2|ALT_INV_h_count\(3),
	datac => \inst2|ALT_INV_h_count\(9),
	datad => \inst2|ALT_INV_h_count\(6),
	datae => \inst2|ALT_INV_h_count\(0),
	dataf => \inst2|ALT_INV_h_count\(4),
	combout => \inst2|Equal0~0_combout\);

-- Location: FF_X28_Y8_N22
\inst2|h_count[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add0~37_sumout\,
	sclr => \inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|h_count[7]~DUPLICATE_q\);

-- Location: MLABCELL_X28_Y8_N57
\inst2|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Equal0~1_combout\ = ( !\inst2|h_count[7]~DUPLICATE_q\ & ( (\inst2|h_count\(8) & (\inst2|Equal0~0_combout\ & (\inst2|h_count\(2) & !\inst2|h_count\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_h_count\(8),
	datab => \inst2|ALT_INV_Equal0~0_combout\,
	datac => \inst2|ALT_INV_h_count\(2),
	datad => \inst2|ALT_INV_h_count\(5),
	dataf => \inst2|ALT_INV_h_count[7]~DUPLICATE_q\,
	combout => \inst2|Equal0~1_combout\);

-- Location: FF_X28_Y8_N26
\inst2|h_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add0~33_sumout\,
	sclr => \inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|h_count\(8));

-- Location: FF_X28_Y8_N25
\inst2|h_count[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add0~33_sumout\,
	sclr => \inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|h_count[8]~DUPLICATE_q\);

-- Location: MLABCELL_X28_Y8_N54
\inst2|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Equal1~0_combout\ = ( !\inst2|h_count\(2) & ( (!\inst2|h_count\(8) & (\inst2|Equal0~0_combout\ & (\inst2|h_count\(7) & \inst2|h_count\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_h_count\(8),
	datab => \inst2|ALT_INV_Equal0~0_combout\,
	datac => \inst2|ALT_INV_h_count\(7),
	datad => \inst2|ALT_INV_h_count\(5),
	dataf => \inst2|ALT_INV_h_count\(2),
	combout => \inst2|Equal1~0_combout\);

-- Location: FF_X28_Y8_N1
\inst2|h_count[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add0~25_sumout\,
	sclr => \inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|h_count[0]~DUPLICATE_q\);

-- Location: MLABCELL_X28_Y8_N51
\inst2|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan1~0_combout\ = ( !\inst2|h_count\(2) & ( (!\inst2|h_count[0]~DUPLICATE_q\) # (!\inst2|h_count\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_h_count[0]~DUPLICATE_q\,
	datad => \inst2|ALT_INV_h_count\(1),
	dataf => \inst2|ALT_INV_h_count\(2),
	combout => \inst2|LessThan1~0_combout\);

-- Location: FF_X28_Y8_N10
\inst2|h_count[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add0~9_sumout\,
	sclr => \inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|h_count[3]~DUPLICATE_q\);

-- Location: MLABCELL_X28_Y8_N48
\inst2|process_0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|process_0~4_combout\ = ( !\inst2|h_count\(6) & ( ((!\inst2|h_count\(4)) # ((!\inst2|h_count\(5)) # (!\inst2|h_count[3]~DUPLICATE_q\))) # (\inst2|LessThan1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111101111111111111110100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_LessThan1~0_combout\,
	datab => \inst2|ALT_INV_h_count\(4),
	datac => \inst2|ALT_INV_h_count\(5),
	datad => \inst2|ALT_INV_h_count[3]~DUPLICATE_q\,
	dataf => \inst2|ALT_INV_h_count\(6),
	combout => \inst2|process_0~4_combout\);

-- Location: LABCELL_X31_Y11_N15
\inst2|v_count[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|v_count[7]~0_combout\ = ( \inst2|h_count[7]~DUPLICATE_q\ & ( ((\inst2|process_0~6_combout\ & ((!\inst2|process_0~4_combout\) # (\inst2|h_count[8]~DUPLICATE_q\)))) # (\inst2|Equal1~0_combout\) ) ) # ( !\inst2|h_count[7]~DUPLICATE_q\ & ( 
-- ((\inst2|process_0~6_combout\ & \inst2|h_count[8]~DUPLICATE_q\)) # (\inst2|Equal1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100011111000111110001111101011111000111110101111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_process_0~6_combout\,
	datab => \inst2|ALT_INV_h_count[8]~DUPLICATE_q\,
	datac => \inst2|ALT_INV_Equal1~0_combout\,
	datad => \inst2|ALT_INV_process_0~4_combout\,
	dataf => \inst2|ALT_INV_h_count[7]~DUPLICATE_q\,
	combout => \inst2|v_count[7]~0_combout\);

-- Location: FF_X31_Y11_N41
\inst2|v_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add1~5_sumout\,
	sclr => \inst2|process_0~7_combout\,
	ena => \inst2|v_count[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|v_count\(3));

-- Location: LABCELL_X31_Y11_N36
\inst2|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add1~1_sumout\ = SUM(( \inst2|v_count\(2) ) + ( GND ) + ( \inst2|Add1~34\ ))
-- \inst2|Add1~2\ = CARRY(( \inst2|v_count\(2) ) + ( GND ) + ( \inst2|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_v_count\(2),
	cin => \inst2|Add1~34\,
	sumout => \inst2|Add1~1_sumout\,
	cout => \inst2|Add1~2\);

-- Location: LABCELL_X31_Y11_N39
\inst2|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add1~5_sumout\ = SUM(( \inst2|v_count\(3) ) + ( GND ) + ( \inst2|Add1~2\ ))
-- \inst2|Add1~6\ = CARRY(( \inst2|v_count\(3) ) + ( GND ) + ( \inst2|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_v_count\(3),
	cin => \inst2|Add1~2\,
	sumout => \inst2|Add1~5_sumout\,
	cout => \inst2|Add1~6\);

-- Location: FF_X31_Y11_N40
\inst2|v_count[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add1~5_sumout\,
	sclr => \inst2|process_0~7_combout\,
	ena => \inst2|v_count[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|v_count[3]~DUPLICATE_q\);

-- Location: LABCELL_X31_Y11_N42
\inst2|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add1~29_sumout\ = SUM(( \inst2|v_count\(4) ) + ( GND ) + ( \inst2|Add1~6\ ))
-- \inst2|Add1~30\ = CARRY(( \inst2|v_count\(4) ) + ( GND ) + ( \inst2|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_v_count\(4),
	cin => \inst2|Add1~6\,
	sumout => \inst2|Add1~29_sumout\,
	cout => \inst2|Add1~30\);

-- Location: FF_X31_Y11_N44
\inst2|v_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add1~29_sumout\,
	sclr => \inst2|process_0~7_combout\,
	ena => \inst2|v_count[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|v_count\(4));

-- Location: LABCELL_X31_Y11_N45
\inst2|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add1~21_sumout\ = SUM(( \inst2|v_count\(5) ) + ( GND ) + ( \inst2|Add1~30\ ))
-- \inst2|Add1~22\ = CARRY(( \inst2|v_count\(5) ) + ( GND ) + ( \inst2|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_v_count\(5),
	cin => \inst2|Add1~30\,
	sumout => \inst2|Add1~21_sumout\,
	cout => \inst2|Add1~22\);

-- Location: FF_X31_Y11_N47
\inst2|v_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add1~21_sumout\,
	sclr => \inst2|process_0~7_combout\,
	ena => \inst2|v_count[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|v_count\(5));

-- Location: LABCELL_X31_Y11_N48
\inst2|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add1~17_sumout\ = SUM(( \inst2|v_count\(6) ) + ( GND ) + ( \inst2|Add1~22\ ))
-- \inst2|Add1~18\ = CARRY(( \inst2|v_count\(6) ) + ( GND ) + ( \inst2|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_v_count\(6),
	cin => \inst2|Add1~22\,
	sumout => \inst2|Add1~17_sumout\,
	cout => \inst2|Add1~18\);

-- Location: FF_X31_Y11_N50
\inst2|v_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add1~17_sumout\,
	sclr => \inst2|process_0~7_combout\,
	ena => \inst2|v_count[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|v_count\(6));

-- Location: LABCELL_X31_Y11_N51
\inst2|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add1~9_sumout\ = SUM(( \inst2|v_count\(7) ) + ( GND ) + ( \inst2|Add1~18\ ))
-- \inst2|Add1~10\ = CARRY(( \inst2|v_count\(7) ) + ( GND ) + ( \inst2|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_v_count\(7),
	cin => \inst2|Add1~18\,
	sumout => \inst2|Add1~9_sumout\,
	cout => \inst2|Add1~10\);

-- Location: FF_X31_Y11_N52
\inst2|v_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add1~9_sumout\,
	sclr => \inst2|process_0~7_combout\,
	ena => \inst2|v_count[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|v_count\(7));

-- Location: LABCELL_X31_Y11_N54
\inst2|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add1~13_sumout\ = SUM(( \inst2|v_count\(8) ) + ( GND ) + ( \inst2|Add1~10\ ))
-- \inst2|Add1~14\ = CARRY(( \inst2|v_count\(8) ) + ( GND ) + ( \inst2|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_v_count\(8),
	cin => \inst2|Add1~10\,
	sumout => \inst2|Add1~13_sumout\,
	cout => \inst2|Add1~14\);

-- Location: FF_X31_Y11_N56
\inst2|v_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add1~13_sumout\,
	sclr => \inst2|process_0~7_combout\,
	ena => \inst2|v_count[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|v_count\(8));

-- Location: LABCELL_X31_Y11_N57
\inst2|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add1~25_sumout\ = SUM(( \inst2|v_count\(9) ) + ( GND ) + ( \inst2|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_v_count\(9),
	cin => \inst2|Add1~14\,
	sumout => \inst2|Add1~25_sumout\);

-- Location: FF_X31_Y11_N59
\inst2|v_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add1~25_sumout\,
	sclr => \inst2|process_0~7_combout\,
	ena => \inst2|v_count[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|v_count\(9));

-- Location: FF_X31_Y11_N46
\inst2|v_count[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add1~21_sumout\,
	sclr => \inst2|process_0~7_combout\,
	ena => \inst2|v_count[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|v_count[5]~DUPLICATE_q\);

-- Location: FF_X31_Y11_N55
\inst2|v_count[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add1~13_sumout\,
	sclr => \inst2|process_0~7_combout\,
	ena => \inst2|v_count[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|v_count[8]~DUPLICATE_q\);

-- Location: LABCELL_X31_Y11_N6
\inst2|process_0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|process_0~5_combout\ = ( !\inst2|v_count[8]~DUPLICATE_q\ & ( !\inst2|v_count\(4) & ( (!\inst2|v_count[5]~DUPLICATE_q\ & (!\inst2|v_count\(6) & !\inst2|v_count\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_v_count[5]~DUPLICATE_q\,
	datac => \inst2|ALT_INV_v_count\(6),
	datad => \inst2|ALT_INV_v_count\(7),
	datae => \inst2|ALT_INV_v_count[8]~DUPLICATE_q\,
	dataf => \inst2|ALT_INV_v_count\(4),
	combout => \inst2|process_0~5_combout\);

-- Location: LABCELL_X31_Y11_N0
\inst2|process_0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|process_0~6_combout\ = ( \inst2|process_0~5_combout\ & ( (\inst2|v_count[3]~DUPLICATE_q\ & (\inst2|v_count\(2) & (\inst2|h_count\(9) & \inst2|v_count\(9)))) ) ) # ( !\inst2|process_0~5_combout\ & ( (\inst2|h_count\(9) & \inst2|v_count\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_v_count[3]~DUPLICATE_q\,
	datab => \inst2|ALT_INV_v_count\(2),
	datac => \inst2|ALT_INV_h_count\(9),
	datad => \inst2|ALT_INV_v_count\(9),
	dataf => \inst2|ALT_INV_process_0~5_combout\,
	combout => \inst2|process_0~6_combout\);

-- Location: LABCELL_X31_Y11_N12
\inst2|process_0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|process_0~7_combout\ = ( \inst2|h_count[7]~DUPLICATE_q\ & ( (\inst2|process_0~6_combout\ & ((!\inst2|process_0~4_combout\) # (\inst2|h_count[8]~DUPLICATE_q\))) ) ) # ( !\inst2|h_count[7]~DUPLICATE_q\ & ( (\inst2|process_0~6_combout\ & 
-- \inst2|h_count[8]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000101010001010100010101000101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_process_0~6_combout\,
	datab => \inst2|ALT_INV_h_count[8]~DUPLICATE_q\,
	datac => \inst2|ALT_INV_process_0~4_combout\,
	dataf => \inst2|ALT_INV_h_count[7]~DUPLICATE_q\,
	combout => \inst2|process_0~7_combout\);

-- Location: FF_X31_Y11_N32
\inst2|v_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add1~37_sumout\,
	sclr => \inst2|process_0~7_combout\,
	ena => \inst2|v_count[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|v_count\(0));

-- Location: LABCELL_X31_Y11_N33
\inst2|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|Add1~33_sumout\ = SUM(( \inst2|v_count\(1) ) + ( GND ) + ( \inst2|Add1~38\ ))
-- \inst2|Add1~34\ = CARRY(( \inst2|v_count\(1) ) + ( GND ) + ( \inst2|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_v_count\(1),
	cin => \inst2|Add1~38\,
	sumout => \inst2|Add1~33_sumout\,
	cout => \inst2|Add1~34\);

-- Location: FF_X31_Y11_N34
\inst2|v_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add1~33_sumout\,
	sclr => \inst2|process_0~7_combout\,
	ena => \inst2|v_count[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|v_count\(1));

-- Location: FF_X31_Y11_N37
\inst2|v_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add1~1_sumout\,
	sclr => \inst2|process_0~7_combout\,
	ena => \inst2|v_count[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|v_count\(2));

-- Location: LABCELL_X31_Y11_N21
\inst2|process_0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|process_0~0_combout\ = ( !\inst2|v_count\(4) & ( (!\inst2|v_count\(9) & (!\inst2|v_count\(1) $ (!\inst2|v_count\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101000000000010110100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_v_count\(1),
	datac => \inst2|ALT_INV_v_count\(0),
	datad => \inst2|ALT_INV_v_count\(9),
	dataf => \inst2|ALT_INV_v_count\(4),
	combout => \inst2|process_0~0_combout\);

-- Location: LABCELL_X31_Y11_N18
\inst2|LessThan7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan7~0_combout\ = ( \inst2|v_count[5]~DUPLICATE_q\ & ( (\inst2|v_count[8]~DUPLICATE_q\ & (\inst2|v_count\(6) & \inst2|v_count\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_v_count[8]~DUPLICATE_q\,
	datac => \inst2|ALT_INV_v_count\(6),
	datad => \inst2|ALT_INV_v_count\(7),
	dataf => \inst2|ALT_INV_v_count[5]~DUPLICATE_q\,
	combout => \inst2|LessThan7~0_combout\);

-- Location: LABCELL_X31_Y11_N3
\inst2|process_0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|process_0~1_combout\ = ( \inst2|LessThan7~0_combout\ & ( (!\inst2|v_count\(2)) # ((!\inst2|v_count\(3)) # (!\inst2|process_0~0_combout\)) ) ) # ( !\inst2|LessThan7~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111001111111111111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_v_count\(2),
	datac => \inst2|ALT_INV_v_count\(3),
	datad => \inst2|ALT_INV_process_0~0_combout\,
	dataf => \inst2|ALT_INV_LessThan7~0_combout\,
	combout => \inst2|process_0~1_combout\);

-- Location: FF_X31_Y11_N4
\inst2|vert_sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|vert_sync~q\);

-- Location: FF_X32_Y10_N44
\inst2|vert_sync_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|vert_sync~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|vert_sync_out~q\);

-- Location: MLABCELL_X28_Y8_N45
\inst2|process_0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|process_0~3_combout\ = ( \inst2|h_count\(8) ) # ( !\inst2|h_count\(8) & ( (!\inst2|h_count[7]~DUPLICATE_q\) # (!\inst2|h_count\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_h_count[7]~DUPLICATE_q\,
	datad => \inst2|ALT_INV_h_count\(9),
	dataf => \inst2|ALT_INV_h_count\(8),
	combout => \inst2|process_0~3_combout\);

-- Location: MLABCELL_X28_Y8_N42
\inst2|process_0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|process_0~2_combout\ = ( \inst2|h_count\(4) & ( (!\inst2|h_count\(2) & (!\inst2|h_count[3]~DUPLICATE_q\ & ((!\inst2|h_count\(1)) # (!\inst2|h_count\(0))))) ) ) # ( !\inst2|h_count\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111001000000000001100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_h_count\(1),
	datab => \inst2|ALT_INV_h_count\(2),
	datac => \inst2|ALT_INV_h_count\(0),
	datad => \inst2|ALT_INV_h_count[3]~DUPLICATE_q\,
	dataf => \inst2|ALT_INV_h_count\(4),
	combout => \inst2|process_0~2_combout\);

-- Location: MLABCELL_X28_Y8_N30
\inst2|process_0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|process_0~8_combout\ = ( !\inst2|h_count\(5) & ( (((!\inst2|h_count\(6) & (\inst2|process_0~2_combout\))) # (\inst2|process_0~3_combout\)) ) ) # ( \inst2|h_count\(5) & ( ((\inst2|h_count\(6) & (\inst2|h_count\(4) & ((\inst2|h_count[3]~DUPLICATE_q\) 
-- # (\inst2|h_count\(2)))))) # (\inst2|process_0~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101011111111000000001111111100001010111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_h_count\(6),
	datab => \inst2|ALT_INV_h_count\(2),
	datac => \inst2|ALT_INV_h_count[3]~DUPLICATE_q\,
	datad => \inst2|ALT_INV_process_0~3_combout\,
	datae => \inst2|ALT_INV_h_count\(5),
	dataf => \inst2|ALT_INV_h_count\(4),
	datag => \inst2|ALT_INV_process_0~2_combout\,
	combout => \inst2|process_0~8_combout\);

-- Location: FF_X28_Y8_N31
\inst2|horiz_sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|process_0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|horiz_sync~q\);

-- Location: FF_X29_Y6_N4
\inst2|horiz_sync_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|horiz_sync~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|horiz_sync_out~q\);

-- Location: LABCELL_X39_Y10_N18
\inst5|PACKET_COUNT~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PACKET_COUNT~0_combout\ = ( \inst5|PACKET_COUNT\(1) ) # ( !\inst5|PACKET_COUNT\(1) & ( !\inst5|PACKET_COUNT\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_PACKET_COUNT\(0),
	dataf => \inst5|ALT_INV_PACKET_COUNT\(1),
	combout => \inst5|PACKET_COUNT~0_combout\);

-- Location: LABCELL_X39_Y9_N36
\inst5|PACKET_CHAR2[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PACKET_CHAR2[7]~0_combout\ = ( \inst5|INCNT\(3) & ( !\inst5|mouse_state.WAIT_OUTPUT_READY~q\ & ( (\inst5|READ_CHAR~q\ & (((\inst5|INCNT\(0)) # (\inst5|INCNT\(2))) # (\inst5|INCNT\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_INCNT\(1),
	datab => \inst5|ALT_INV_READ_CHAR~q\,
	datac => \inst5|ALT_INV_INCNT\(2),
	datad => \inst5|ALT_INV_INCNT\(0),
	datae => \inst5|ALT_INV_INCNT\(3),
	dataf => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	combout => \inst5|PACKET_CHAR2[7]~0_combout\);

-- Location: FF_X39_Y10_N23
\inst5|PACKET_COUNT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|PACKET_COUNT~0_combout\,
	sload => VCC,
	ena => \inst5|PACKET_CHAR2[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_COUNT\(0));

-- Location: LABCELL_X39_Y10_N36
\inst5|new_cursor_column[5]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|new_cursor_column[5]~0_combout\ = ( \inst5|PACKET_COUNT\(1) & ( !\inst5|PACKET_COUNT\(0) ) ) # ( !\inst5|PACKET_COUNT\(1) & ( \inst5|PACKET_COUNT\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst5|ALT_INV_PACKET_COUNT\(0),
	dataf => \inst5|ALT_INV_PACKET_COUNT\(1),
	combout => \inst5|new_cursor_column[5]~0_combout\);

-- Location: FF_X39_Y10_N44
\inst5|PACKET_COUNT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|new_cursor_column[5]~0_combout\,
	sload => VCC,
	ena => \inst5|PACKET_CHAR2[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_COUNT\(1));

-- Location: LABCELL_X39_Y9_N48
\inst5|SHIFTIN[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|SHIFTIN[1]~0_combout\ = ( !\inst5|INCNT\(3) & ( \inst5|INCNT\(2) & ( (\inst5|READ_CHAR~q\ & !\inst5|mouse_state.WAIT_OUTPUT_READY~q\) ) ) ) # ( \inst5|INCNT\(3) & ( !\inst5|INCNT\(2) & ( (!\inst5|INCNT\(1) & (\inst5|READ_CHAR~q\ & 
-- (!\inst5|mouse_state.WAIT_OUTPUT_READY~q\ & !\inst5|INCNT\(0)))) ) ) ) # ( !\inst5|INCNT\(3) & ( !\inst5|INCNT\(2) & ( (\inst5|READ_CHAR~q\ & !\inst5|mouse_state.WAIT_OUTPUT_READY~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001000000000000000110000001100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_INCNT\(1),
	datab => \inst5|ALT_INV_READ_CHAR~q\,
	datac => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	datad => \inst5|ALT_INV_INCNT\(0),
	datae => \inst5|ALT_INV_INCNT\(3),
	dataf => \inst5|ALT_INV_INCNT\(2),
	combout => \inst5|SHIFTIN[1]~0_combout\);

-- Location: FF_X39_Y9_N25
\inst5|SHIFTIN[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \PS2_DAT~input_o\,
	sload => VCC,
	ena => \inst5|SHIFTIN[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTIN\(8));

-- Location: FF_X39_Y9_N29
\inst5|SHIFTIN[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(8),
	sload => VCC,
	ena => \inst5|SHIFTIN[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTIN\(7));

-- Location: FF_X40_Y9_N41
\inst5|SHIFTIN[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(7),
	sload => VCC,
	ena => \inst5|SHIFTIN[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTIN\(6));

-- Location: FF_X40_Y9_N47
\inst5|SHIFTIN[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(6),
	sload => VCC,
	ena => \inst5|SHIFTIN[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTIN\(5));

-- Location: LABCELL_X40_Y9_N54
\inst5|SHIFTIN[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|SHIFTIN[4]~feeder_combout\ = ( \inst5|SHIFTIN\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_SHIFTIN\(5),
	combout => \inst5|SHIFTIN[4]~feeder_combout\);

-- Location: FF_X40_Y9_N56
\inst5|SHIFTIN[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|SHIFTIN[4]~feeder_combout\,
	ena => \inst5|SHIFTIN[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTIN\(4));

-- Location: FF_X40_Y9_N59
\inst5|SHIFTIN[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(4),
	sload => VCC,
	ena => \inst5|SHIFTIN[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTIN\(3));

-- Location: LABCELL_X40_Y9_N48
\inst5|SHIFTIN[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|SHIFTIN[2]~feeder_combout\ = ( \inst5|SHIFTIN\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_SHIFTIN\(3),
	combout => \inst5|SHIFTIN[2]~feeder_combout\);

-- Location: FF_X40_Y9_N50
\inst5|SHIFTIN[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|SHIFTIN[2]~feeder_combout\,
	ena => \inst5|SHIFTIN[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTIN\(2));

-- Location: FF_X40_Y9_N53
\inst5|SHIFTIN[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(2),
	sload => VCC,
	ena => \inst5|SHIFTIN[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTIN\(1));

-- Location: FF_X40_Y9_N44
\inst5|SHIFTIN[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(1),
	sload => VCC,
	ena => \inst5|SHIFTIN[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|SHIFTIN\(0));

-- Location: LABCELL_X40_Y10_N42
\inst5|PACKET_CHAR3[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PACKET_CHAR3[0]~feeder_combout\ = \inst5|SHIFTIN\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_SHIFTIN\(0),
	combout => \inst5|PACKET_CHAR3[0]~feeder_combout\);

-- Location: LABCELL_X39_Y10_N3
\inst5|Equal4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Equal4~0_combout\ = ( !\inst5|PACKET_COUNT\(0) & ( \inst5|PACKET_COUNT\(1) ) ) # ( \inst5|PACKET_COUNT\(0) & ( !\inst5|PACKET_COUNT\(1) ) ) # ( !\inst5|PACKET_COUNT\(0) & ( !\inst5|PACKET_COUNT\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst5|ALT_INV_PACKET_COUNT\(0),
	dataf => \inst5|ALT_INV_PACKET_COUNT\(1),
	combout => \inst5|Equal4~0_combout\);

-- Location: LABCELL_X39_Y9_N42
\inst5|right_button~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|right_button~0_combout\ = ( !\inst5|mouse_state.WAIT_OUTPUT_READY~q\ & ( (\inst5|READ_CHAR~q\ & (!\inst5|Equal4~0_combout\ & \inst5|LessThan1~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_READ_CHAR~q\,
	datac => \inst5|ALT_INV_Equal4~0_combout\,
	datad => \inst5|ALT_INV_LessThan1~0_combout\,
	dataf => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	combout => \inst5|right_button~0_combout\);

-- Location: FF_X40_Y10_N43
\inst5|PACKET_CHAR3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|PACKET_CHAR3[0]~feeder_combout\,
	ena => \inst5|right_button~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR3\(0));

-- Location: FF_X42_Y9_N20
\inst5|PACKET_CHAR3[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(7),
	sload => VCC,
	ena => \inst5|right_button~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR3\(7));

-- Location: FF_X42_Y9_N16
\inst5|PACKET_CHAR3[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(6),
	sload => VCC,
	ena => \inst5|right_button~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR3\(6));

-- Location: LABCELL_X40_Y10_N0
\inst5|PACKET_CHAR3[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PACKET_CHAR3[5]~feeder_combout\ = \inst5|SHIFTIN\(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_SHIFTIN\(5),
	combout => \inst5|PACKET_CHAR3[5]~feeder_combout\);

-- Location: FF_X40_Y10_N1
\inst5|PACKET_CHAR3[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|PACKET_CHAR3[5]~feeder_combout\,
	ena => \inst5|right_button~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR3\(5));

-- Location: FF_X42_Y9_N22
\inst5|PACKET_CHAR3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(4),
	sload => VCC,
	ena => \inst5|right_button~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR3\(4));

-- Location: LABCELL_X40_Y10_N48
\inst5|PACKET_CHAR3[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PACKET_CHAR3[3]~feeder_combout\ = \inst5|SHIFTIN\(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_SHIFTIN\(3),
	combout => \inst5|PACKET_CHAR3[3]~feeder_combout\);

-- Location: FF_X40_Y10_N49
\inst5|PACKET_CHAR3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|PACKET_CHAR3[3]~feeder_combout\,
	ena => \inst5|right_button~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR3\(3));

-- Location: MLABCELL_X42_Y9_N24
\inst5|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Equal3~0_combout\ = ( !\inst5|PACKET_COUNT\(1) & ( !\inst5|PACKET_COUNT\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst5|ALT_INV_PACKET_COUNT\(0),
	dataf => \inst5|ALT_INV_PACKET_COUNT\(1),
	combout => \inst5|Equal3~0_combout\);

-- Location: LABCELL_X41_Y9_N21
\inst5|Add4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add4~29_sumout\ = SUM(( !\inst5|PACKET_CHAR3\(7) $ (\inst5|cursor_row\(7)) ) + ( \inst5|Add4~35\ ) + ( \inst5|Add4~34\ ))
-- \inst5|Add4~30\ = CARRY(( !\inst5|PACKET_CHAR3\(7) $ (\inst5|cursor_row\(7)) ) + ( \inst5|Add4~35\ ) + ( \inst5|Add4~34\ ))
-- \inst5|Add4~31\ = SHARE((!\inst5|PACKET_CHAR3\(7) & \inst5|cursor_row\(7)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_PACKET_CHAR3\(7),
	datad => \inst5|ALT_INV_cursor_row\(7),
	cin => \inst5|Add4~34\,
	sharein => \inst5|Add4~35\,
	sumout => \inst5|Add4~29_sumout\,
	cout => \inst5|Add4~30\,
	shareout => \inst5|Add4~31\);

-- Location: LABCELL_X40_Y9_N42
\inst5|new_cursor_row[9]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|new_cursor_row[9]~0_combout\ = ( !\inst5|new_cursor_column[5]~0_combout\ & ( (!\inst5|mouse_state.WAIT_OUTPUT_READY~q\ & (\inst5|READ_CHAR~q\ & \inst5|LessThan1~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	datac => \inst5|ALT_INV_READ_CHAR~q\,
	datad => \inst5|ALT_INV_LessThan1~0_combout\,
	dataf => \inst5|ALT_INV_new_cursor_column[5]~0_combout\,
	combout => \inst5|new_cursor_row[9]~0_combout\);

-- Location: FF_X41_Y9_N23
\inst5|new_cursor_row[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|Add4~29_sumout\,
	asdata => VCC,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_row\(7));

-- Location: FF_X40_Y10_N58
\inst5|PACKET_CHAR3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(2),
	sload => VCC,
	ena => \inst5|right_button~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR3\(2));

-- Location: FF_X42_Y9_N38
\inst5|PACKET_CHAR3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(1),
	sload => VCC,
	ena => \inst5|right_button~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR3\(1));

-- Location: LABCELL_X41_Y9_N0
\inst5|Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add4~9_sumout\ = SUM(( !\inst5|PACKET_CHAR3\(0) $ (!\inst5|cursor_row\(0)) ) + ( !VCC ) + ( !VCC ))
-- \inst5|Add4~10\ = CARRY(( !\inst5|PACKET_CHAR3\(0) $ (!\inst5|cursor_row\(0)) ) + ( !VCC ) + ( !VCC ))
-- \inst5|Add4~11\ = SHARE((!\inst5|PACKET_CHAR3\(0)) # (\inst5|cursor_row\(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011111010111100000000000000000101101001011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_PACKET_CHAR3\(0),
	datac => \inst5|ALT_INV_cursor_row\(0),
	cin => GND,
	sharein => GND,
	sumout => \inst5|Add4~9_sumout\,
	cout => \inst5|Add4~10\,
	shareout => \inst5|Add4~11\);

-- Location: LABCELL_X41_Y9_N3
\inst5|Add4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add4~25_sumout\ = SUM(( !\inst5|cursor_row\(1) $ (\inst5|PACKET_CHAR3\(1)) ) + ( \inst5|Add4~11\ ) + ( \inst5|Add4~10\ ))
-- \inst5|Add4~26\ = CARRY(( !\inst5|cursor_row\(1) $ (\inst5|PACKET_CHAR3\(1)) ) + ( \inst5|Add4~11\ ) + ( \inst5|Add4~10\ ))
-- \inst5|Add4~27\ = SHARE((\inst5|cursor_row\(1) & !\inst5|PACKET_CHAR3\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_cursor_row\(1),
	datac => \inst5|ALT_INV_PACKET_CHAR3\(1),
	cin => \inst5|Add4~10\,
	sharein => \inst5|Add4~11\,
	sumout => \inst5|Add4~25_sumout\,
	cout => \inst5|Add4~26\,
	shareout => \inst5|Add4~27\);

-- Location: LABCELL_X43_Y6_N30
\~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: FF_X41_Y9_N5
\inst5|new_cursor_row[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|Add4~25_sumout\,
	asdata => \~GND~combout\,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_row\(1));

-- Location: LABCELL_X41_Y9_N36
\inst5|cursor_row~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~9_combout\ = ( \inst5|LessThan5~1_combout\ & ( \inst5|new_cursor_row\(1) & ( (!\inst5|Equal3~0_combout\ & (((\inst5|cursor_row\(7)) # (\inst5|RECV_UART~0_combout\)) # (\inst5|cursor_row\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_row\(8),
	datab => \inst5|ALT_INV_Equal3~0_combout\,
	datac => \inst5|ALT_INV_RECV_UART~0_combout\,
	datad => \inst5|ALT_INV_cursor_row\(7),
	datae => \inst5|ALT_INV_LessThan5~1_combout\,
	dataf => \inst5|ALT_INV_new_cursor_row\(1),
	combout => \inst5|cursor_row~9_combout\);

-- Location: LABCELL_X39_Y9_N9
\inst5|PACKET_CHAR1[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PACKET_CHAR1[1]~0_combout\ = ( !\inst5|mouse_state.WAIT_OUTPUT_READY~q\ & ( (!\inst5|PACKET_COUNT\(1) & (\inst5|READ_CHAR~q\ & \inst5|LessThan1~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_PACKET_COUNT\(1),
	datac => \inst5|ALT_INV_READ_CHAR~q\,
	datad => \inst5|ALT_INV_LessThan1~0_combout\,
	dataf => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	combout => \inst5|PACKET_CHAR1[1]~0_combout\);

-- Location: FF_X41_Y9_N37
\inst5|cursor_row[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|cursor_row~9_combout\,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_row\(1));

-- Location: LABCELL_X41_Y9_N6
\inst5|Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add4~21_sumout\ = SUM(( !\inst5|PACKET_CHAR3\(2) $ (\inst5|cursor_row\(2)) ) + ( \inst5|Add4~27\ ) + ( \inst5|Add4~26\ ))
-- \inst5|Add4~22\ = CARRY(( !\inst5|PACKET_CHAR3\(2) $ (\inst5|cursor_row\(2)) ) + ( \inst5|Add4~27\ ) + ( \inst5|Add4~26\ ))
-- \inst5|Add4~23\ = SHARE((!\inst5|PACKET_CHAR3\(2) & \inst5|cursor_row\(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_PACKET_CHAR3\(2),
	datac => \inst5|ALT_INV_cursor_row\(2),
	cin => \inst5|Add4~26\,
	sharein => \inst5|Add4~27\,
	sumout => \inst5|Add4~21_sumout\,
	cout => \inst5|Add4~22\,
	shareout => \inst5|Add4~23\);

-- Location: FF_X41_Y9_N8
\inst5|new_cursor_row[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|Add4~21_sumout\,
	asdata => \~GND~combout\,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_row\(2));

-- Location: LABCELL_X41_Y9_N39
\inst5|cursor_row~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~8_combout\ = ( \inst5|LessThan5~1_combout\ & ( \inst5|new_cursor_row\(2) & ( (!\inst5|Equal3~0_combout\ & (((\inst5|RECV_UART~0_combout\) # (\inst5|cursor_row\(7))) # (\inst5|cursor_row\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_row\(8),
	datab => \inst5|ALT_INV_Equal3~0_combout\,
	datac => \inst5|ALT_INV_cursor_row\(7),
	datad => \inst5|ALT_INV_RECV_UART~0_combout\,
	datae => \inst5|ALT_INV_LessThan5~1_combout\,
	dataf => \inst5|ALT_INV_new_cursor_row\(2),
	combout => \inst5|cursor_row~8_combout\);

-- Location: FF_X41_Y9_N40
\inst5|cursor_row[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|cursor_row~8_combout\,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_row\(2));

-- Location: LABCELL_X41_Y9_N9
\inst5|Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add4~17_sumout\ = SUM(( !\inst5|PACKET_CHAR3\(3) $ (\inst5|cursor_row\(3)) ) + ( \inst5|Add4~23\ ) + ( \inst5|Add4~22\ ))
-- \inst5|Add4~18\ = CARRY(( !\inst5|PACKET_CHAR3\(3) $ (\inst5|cursor_row\(3)) ) + ( \inst5|Add4~23\ ) + ( \inst5|Add4~22\ ))
-- \inst5|Add4~19\ = SHARE((!\inst5|PACKET_CHAR3\(3) & \inst5|cursor_row\(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_PACKET_CHAR3\(3),
	datad => \inst5|ALT_INV_cursor_row\(3),
	cin => \inst5|Add4~22\,
	sharein => \inst5|Add4~23\,
	sumout => \inst5|Add4~17_sumout\,
	cout => \inst5|Add4~18\,
	shareout => \inst5|Add4~19\);

-- Location: FF_X41_Y9_N11
\inst5|new_cursor_row[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|Add4~17_sumout\,
	asdata => \~GND~combout\,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_row\(3));

-- Location: LABCELL_X41_Y9_N12
\inst5|Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add4~13_sumout\ = SUM(( !\inst5|PACKET_CHAR3\(4) $ (\inst5|cursor_row\(4)) ) + ( \inst5|Add4~19\ ) + ( \inst5|Add4~18\ ))
-- \inst5|Add4~14\ = CARRY(( !\inst5|PACKET_CHAR3\(4) $ (\inst5|cursor_row\(4)) ) + ( \inst5|Add4~19\ ) + ( \inst5|Add4~18\ ))
-- \inst5|Add4~15\ = SHARE((!\inst5|PACKET_CHAR3\(4) & \inst5|cursor_row\(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000001100110000110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_PACKET_CHAR3\(4),
	datad => \inst5|ALT_INV_cursor_row\(4),
	cin => \inst5|Add4~18\,
	sharein => \inst5|Add4~19\,
	sumout => \inst5|Add4~13_sumout\,
	cout => \inst5|Add4~14\,
	shareout => \inst5|Add4~15\);

-- Location: FF_X41_Y9_N14
\inst5|new_cursor_row[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|Add4~13_sumout\,
	asdata => VCC,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_row\(4));

-- Location: MLABCELL_X42_Y9_N27
\inst5|LessThan5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|LessThan5~0_combout\ = ( !\inst5|new_cursor_row\(4) & ( (!\inst5|new_cursor_row\(3) & (!\inst5|new_cursor_row\(2) & (!\inst5|new_cursor_row\(0) & !\inst5|new_cursor_row\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_row\(3),
	datab => \inst5|ALT_INV_new_cursor_row\(2),
	datac => \inst5|ALT_INV_new_cursor_row\(0),
	datad => \inst5|ALT_INV_new_cursor_row\(1),
	dataf => \inst5|ALT_INV_new_cursor_row\(4),
	combout => \inst5|LessThan5~0_combout\);

-- Location: MLABCELL_X42_Y9_N48
\inst5|LessThan5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|LessThan5~1_combout\ = ( \inst5|LessThan5~0_combout\ & ( !\inst5|new_cursor_row\(9) ) ) # ( !\inst5|LessThan5~0_combout\ & ( !\inst5|new_cursor_row\(9) & ( (!\inst5|new_cursor_row\(5)) # ((!\inst5|new_cursor_row\(7)) # ((!\inst5|new_cursor_row\(8)) 
-- # (!\inst5|new_cursor_row\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111110111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_row\(5),
	datab => \inst5|ALT_INV_new_cursor_row\(7),
	datac => \inst5|ALT_INV_new_cursor_row\(8),
	datad => \inst5|ALT_INV_new_cursor_row\(6),
	datae => \inst5|ALT_INV_LessThan5~0_combout\,
	dataf => \inst5|ALT_INV_new_cursor_row\(9),
	combout => \inst5|LessThan5~1_combout\);

-- Location: MLABCELL_X42_Y9_N0
\inst5|cursor_row~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~7_combout\ = ( \inst5|LessThan5~1_combout\ & ( \inst5|new_cursor_row\(3) & ( (!\inst5|Equal3~0_combout\ & (((\inst5|cursor_row\(7)) # (\inst5|RECV_UART~0_combout\)) # (\inst5|cursor_row\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_row\(8),
	datab => \inst5|ALT_INV_RECV_UART~0_combout\,
	datac => \inst5|ALT_INV_Equal3~0_combout\,
	datad => \inst5|ALT_INV_cursor_row\(7),
	datae => \inst5|ALT_INV_LessThan5~1_combout\,
	dataf => \inst5|ALT_INV_new_cursor_row\(3),
	combout => \inst5|cursor_row~7_combout\);

-- Location: FF_X42_Y9_N1
\inst5|cursor_row[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|cursor_row~7_combout\,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_row\(3));

-- Location: LABCELL_X41_Y9_N15
\inst5|Add4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add4~37_sumout\ = SUM(( !\inst5|PACKET_CHAR3\(5) $ (\inst5|cursor_row\(5)) ) + ( \inst5|Add4~15\ ) + ( \inst5|Add4~14\ ))
-- \inst5|Add4~38\ = CARRY(( !\inst5|PACKET_CHAR3\(5) $ (\inst5|cursor_row\(5)) ) + ( \inst5|Add4~15\ ) + ( \inst5|Add4~14\ ))
-- \inst5|Add4~39\ = SHARE((!\inst5|PACKET_CHAR3\(5) & \inst5|cursor_row\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_PACKET_CHAR3\(5),
	datad => \inst5|ALT_INV_cursor_row\(5),
	cin => \inst5|Add4~14\,
	sharein => \inst5|Add4~15\,
	sumout => \inst5|Add4~37_sumout\,
	cout => \inst5|Add4~38\,
	shareout => \inst5|Add4~39\);

-- Location: LABCELL_X41_Y9_N18
\inst5|Add4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add4~33_sumout\ = SUM(( !\inst5|cursor_row\(6) $ (\inst5|PACKET_CHAR3\(6)) ) + ( \inst5|Add4~39\ ) + ( \inst5|Add4~38\ ))
-- \inst5|Add4~34\ = CARRY(( !\inst5|cursor_row\(6) $ (\inst5|PACKET_CHAR3\(6)) ) + ( \inst5|Add4~39\ ) + ( \inst5|Add4~38\ ))
-- \inst5|Add4~35\ = SHARE((\inst5|cursor_row\(6) & !\inst5|PACKET_CHAR3\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010001000100010000000000000000001001100110011001",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_row\(6),
	datab => \inst5|ALT_INV_PACKET_CHAR3\(6),
	cin => \inst5|Add4~38\,
	sharein => \inst5|Add4~39\,
	sumout => \inst5|Add4~33_sumout\,
	cout => \inst5|Add4~34\,
	shareout => \inst5|Add4~35\);

-- Location: LABCELL_X41_Y9_N24
\inst5|Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add4~5_sumout\ = SUM(( !\inst5|cursor_row\(8) $ (\inst5|PACKET_CHAR3\(7)) ) + ( \inst5|Add4~31\ ) + ( \inst5|Add4~30\ ))
-- \inst5|Add4~6\ = CARRY(( !\inst5|cursor_row\(8) $ (\inst5|PACKET_CHAR3\(7)) ) + ( \inst5|Add4~31\ ) + ( \inst5|Add4~30\ ))
-- \inst5|Add4~7\ = SHARE((\inst5|cursor_row\(8) & !\inst5|PACKET_CHAR3\(7)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_cursor_row\(8),
	datac => \inst5|ALT_INV_PACKET_CHAR3\(7),
	cin => \inst5|Add4~30\,
	sharein => \inst5|Add4~31\,
	sumout => \inst5|Add4~5_sumout\,
	cout => \inst5|Add4~6\,
	shareout => \inst5|Add4~7\);

-- Location: LABCELL_X41_Y9_N27
\inst5|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add4~1_sumout\ = SUM(( !\inst5|PACKET_CHAR3\(7) ) + ( \inst5|Add4~7\ ) + ( \inst5|Add4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_PACKET_CHAR3\(7),
	cin => \inst5|Add4~6\,
	sharein => \inst5|Add4~7\,
	sumout => \inst5|Add4~1_sumout\);

-- Location: FF_X41_Y9_N29
\inst5|new_cursor_row[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|Add4~1_sumout\,
	asdata => \~GND~combout\,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_row\(9));

-- Location: MLABCELL_X42_Y9_N36
\inst5|cursor_row~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~14_combout\ = ( \inst5|cursor_row\(8) & ( (\inst5|new_cursor_row\(5) & (\inst5|new_cursor_row\(6) & \inst5|new_cursor_row\(7))) ) ) # ( !\inst5|cursor_row\(8) & ( (!\inst5|cursor_row\(7)) # ((\inst5|new_cursor_row\(5) & 
-- (\inst5|new_cursor_row\(6) & \inst5|new_cursor_row\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110001111100001111000100000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_row\(5),
	datab => \inst5|ALT_INV_new_cursor_row\(6),
	datac => \inst5|ALT_INV_cursor_row\(7),
	datad => \inst5|ALT_INV_new_cursor_row\(7),
	dataf => \inst5|ALT_INV_cursor_row\(8),
	combout => \inst5|cursor_row~14_combout\);

-- Location: LABCELL_X41_Y9_N42
\inst5|cursor_row~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~6_combout\ = ( \inst5|PACKET_COUNT\(0) & ( \inst5|new_cursor_row\(8) & ( (!\inst5|new_cursor_row\(9) & (\inst5|new_cursor_row\(4) & !\inst5|cursor_row~14_combout\)) ) ) ) # ( !\inst5|PACKET_COUNT\(0) & ( \inst5|new_cursor_row\(8) & ( 
-- (!\inst5|PACKET_COUNT\(1)) # ((!\inst5|new_cursor_row\(9) & (\inst5|new_cursor_row\(4) & !\inst5|cursor_row~14_combout\))) ) ) ) # ( \inst5|PACKET_COUNT\(0) & ( !\inst5|new_cursor_row\(8) & ( (!\inst5|new_cursor_row\(9) & \inst5|new_cursor_row\(4)) ) ) ) 
-- # ( !\inst5|PACKET_COUNT\(0) & ( !\inst5|new_cursor_row\(8) & ( (!\inst5|PACKET_COUNT\(1)) # ((!\inst5|new_cursor_row\(9) & \inst5|new_cursor_row\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111011001110000010100000101011001110110011000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_row\(9),
	datab => \inst5|ALT_INV_PACKET_COUNT\(1),
	datac => \inst5|ALT_INV_new_cursor_row\(4),
	datad => \inst5|ALT_INV_cursor_row~14_combout\,
	datae => \inst5|ALT_INV_PACKET_COUNT\(0),
	dataf => \inst5|ALT_INV_new_cursor_row\(8),
	combout => \inst5|cursor_row~6_combout\);

-- Location: FF_X41_Y9_N43
\inst5|cursor_row[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|cursor_row~6_combout\,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_row\(4));

-- Location: FF_X41_Y9_N17
\inst5|new_cursor_row[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|Add4~37_sumout\,
	asdata => VCC,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_row\(5));

-- Location: MLABCELL_X42_Y9_N39
\inst5|cursor_row~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~10_combout\ = (!\inst5|new_cursor_row\(5) & !\inst5|new_cursor_row\(9))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_row\(5),
	datac => \inst5|ALT_INV_new_cursor_row\(9),
	combout => \inst5|cursor_row~10_combout\);

-- Location: LABCELL_X41_Y9_N51
\inst5|cursor_row~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~11_combout\ = ( \inst5|RECV_UART~0_combout\ & ( \inst5|cursor_row~10_combout\ & ( (!\inst5|PACKET_COUNT\(0) & !\inst5|PACKET_COUNT\(1)) ) ) ) # ( !\inst5|RECV_UART~0_combout\ & ( \inst5|cursor_row~10_combout\ & ( 
-- (!\inst5|PACKET_COUNT\(0) & !\inst5|PACKET_COUNT\(1)) ) ) ) # ( \inst5|RECV_UART~0_combout\ & ( !\inst5|cursor_row~10_combout\ ) ) # ( !\inst5|RECV_UART~0_combout\ & ( !\inst5|cursor_row~10_combout\ & ( (((!\inst5|PACKET_COUNT\(0) & 
-- !\inst5|PACKET_COUNT\(1))) # (\inst5|cursor_row\(8))) # (\inst5|cursor_row\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111111111111111111111111111110001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_PACKET_COUNT\(0),
	datab => \inst5|ALT_INV_PACKET_COUNT\(1),
	datac => \inst5|ALT_INV_cursor_row\(7),
	datad => \inst5|ALT_INV_cursor_row\(8),
	datae => \inst5|ALT_INV_RECV_UART~0_combout\,
	dataf => \inst5|ALT_INV_cursor_row~10_combout\,
	combout => \inst5|cursor_row~11_combout\);

-- Location: FF_X41_Y9_N53
\inst5|cursor_row[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|cursor_row~11_combout\,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_row\(5));

-- Location: FF_X41_Y9_N20
\inst5|new_cursor_row[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|Add4~33_sumout\,
	asdata => VCC,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_row\(6));

-- Location: LABCELL_X41_Y9_N33
\inst5|cursor_row~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~3_combout\ = (!\inst5|new_cursor_row\(6) & !\inst5|new_cursor_row\(9))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_new_cursor_row\(6),
	datad => \inst5|ALT_INV_new_cursor_row\(9),
	combout => \inst5|cursor_row~3_combout\);

-- Location: LABCELL_X41_Y9_N48
\inst5|cursor_row~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~4_combout\ = ( \inst5|RECV_UART~0_combout\ & ( \inst5|cursor_row~3_combout\ & ( (!\inst5|PACKET_COUNT\(0) & !\inst5|PACKET_COUNT\(1)) ) ) ) # ( !\inst5|RECV_UART~0_combout\ & ( \inst5|cursor_row~3_combout\ & ( (!\inst5|PACKET_COUNT\(0) & 
-- !\inst5|PACKET_COUNT\(1)) ) ) ) # ( \inst5|RECV_UART~0_combout\ & ( !\inst5|cursor_row~3_combout\ ) ) # ( !\inst5|RECV_UART~0_combout\ & ( !\inst5|cursor_row~3_combout\ & ( (((!\inst5|PACKET_COUNT\(0) & !\inst5|PACKET_COUNT\(1))) # 
-- (\inst5|cursor_row\(7))) # (\inst5|cursor_row\(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111111111111111111111111111110001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_PACKET_COUNT\(0),
	datab => \inst5|ALT_INV_PACKET_COUNT\(1),
	datac => \inst5|ALT_INV_cursor_row\(8),
	datad => \inst5|ALT_INV_cursor_row\(7),
	datae => \inst5|ALT_INV_RECV_UART~0_combout\,
	dataf => \inst5|ALT_INV_cursor_row~3_combout\,
	combout => \inst5|cursor_row~4_combout\);

-- Location: FF_X41_Y9_N50
\inst5|cursor_row[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|cursor_row~4_combout\,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_row\(6));

-- Location: FF_X41_Y9_N26
\inst5|new_cursor_row[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|Add4~5_sumout\,
	asdata => \~GND~combout\,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_row\(8));

-- Location: MLABCELL_X42_Y9_N30
\inst5|RECV_UART~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|RECV_UART~3_combout\ = ( !\inst5|new_cursor_row\(5) & ( !\inst5|new_cursor_row\(6) & ( (!\inst5|new_cursor_row\(2) & (!\inst5|new_cursor_row\(1) & !\inst5|new_cursor_row\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_new_cursor_row\(2),
	datac => \inst5|ALT_INV_new_cursor_row\(1),
	datad => \inst5|ALT_INV_new_cursor_row\(7),
	datae => \inst5|ALT_INV_new_cursor_row\(5),
	dataf => \inst5|ALT_INV_new_cursor_row\(6),
	combout => \inst5|RECV_UART~3_combout\);

-- Location: MLABCELL_X42_Y9_N9
\inst5|RECV_UART~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|RECV_UART~0_combout\ = ( !\inst5|new_cursor_row\(9) & ( \inst5|RECV_UART~3_combout\ & ( (!\inst5|new_cursor_row\(8) & (((\inst5|new_cursor_row\(3)) # (\inst5|new_cursor_row\(4))))) # (\inst5|new_cursor_row\(8) & (!\inst5|new_cursor_row\(0) & 
-- (!\inst5|new_cursor_row\(4) & !\inst5|new_cursor_row\(3)))) ) ) ) # ( !\inst5|new_cursor_row\(9) & ( !\inst5|RECV_UART~3_combout\ & ( !\inst5|new_cursor_row\(8) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010000000000000000001001010101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_row\(8),
	datab => \inst5|ALT_INV_new_cursor_row\(0),
	datac => \inst5|ALT_INV_new_cursor_row\(4),
	datad => \inst5|ALT_INV_new_cursor_row\(3),
	datae => \inst5|ALT_INV_new_cursor_row\(9),
	dataf => \inst5|ALT_INV_RECV_UART~3_combout\,
	combout => \inst5|RECV_UART~0_combout\);

-- Location: MLABCELL_X42_Y9_N3
\inst5|cursor_row~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~5_combout\ = ( \inst5|LessThan5~1_combout\ & ( \inst5|new_cursor_row\(0) & ( (!\inst5|Equal3~0_combout\ & (((\inst5|cursor_row\(7)) # (\inst5|RECV_UART~0_combout\)) # (\inst5|cursor_row\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_row\(8),
	datab => \inst5|ALT_INV_RECV_UART~0_combout\,
	datac => \inst5|ALT_INV_cursor_row\(7),
	datad => \inst5|ALT_INV_Equal3~0_combout\,
	datae => \inst5|ALT_INV_LessThan5~1_combout\,
	dataf => \inst5|ALT_INV_new_cursor_row\(0),
	combout => \inst5|cursor_row~5_combout\);

-- Location: FF_X42_Y9_N5
\inst5|cursor_row[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|cursor_row~5_combout\,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_row\(0));

-- Location: FF_X41_Y9_N2
\inst5|new_cursor_row[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|Add4~9_sumout\,
	asdata => \~GND~combout\,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_row\(0));

-- Location: MLABCELL_X42_Y9_N12
\inst5|cursor_row~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~13_combout\ = ( !\inst5|new_cursor_row\(3) & ( !\inst5|new_cursor_row\(6) & ( (!\inst5|new_cursor_row\(1) & (!\inst5|new_cursor_row\(7) & (!\inst5|new_cursor_row\(5) & !\inst5|new_cursor_row\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_row\(1),
	datab => \inst5|ALT_INV_new_cursor_row\(7),
	datac => \inst5|ALT_INV_new_cursor_row\(5),
	datad => \inst5|ALT_INV_new_cursor_row\(2),
	datae => \inst5|ALT_INV_new_cursor_row\(3),
	dataf => \inst5|ALT_INV_new_cursor_row\(6),
	combout => \inst5|cursor_row~13_combout\);

-- Location: MLABCELL_X42_Y9_N54
\inst5|cursor_row~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~12_combout\ = ( \inst5|PACKET_COUNT\(0) & ( \inst5|PACKET_COUNT\(1) & ( (!\inst5|new_cursor_row\(9) & (((\inst5|new_cursor_row\(8))))) # (\inst5|new_cursor_row\(9) & (((\inst5|cursor_row\(8))) # (\inst5|cursor_row\(7)))) ) ) ) # ( 
-- !\inst5|PACKET_COUNT\(0) & ( \inst5|PACKET_COUNT\(1) & ( (!\inst5|new_cursor_row\(9) & (((\inst5|new_cursor_row\(8))))) # (\inst5|new_cursor_row\(9) & (((\inst5|cursor_row\(8))) # (\inst5|cursor_row\(7)))) ) ) ) # ( \inst5|PACKET_COUNT\(0) & ( 
-- !\inst5|PACKET_COUNT\(1) & ( (!\inst5|new_cursor_row\(9) & (((\inst5|new_cursor_row\(8))))) # (\inst5|new_cursor_row\(9) & (((\inst5|cursor_row\(8))) # (\inst5|cursor_row\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000111010011111100011101001111110001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_row\(7),
	datab => \inst5|ALT_INV_new_cursor_row\(9),
	datac => \inst5|ALT_INV_new_cursor_row\(8),
	datad => \inst5|ALT_INV_cursor_row\(8),
	datae => \inst5|ALT_INV_PACKET_COUNT\(0),
	dataf => \inst5|ALT_INV_PACKET_COUNT\(1),
	combout => \inst5|cursor_row~12_combout\);

-- Location: MLABCELL_X42_Y9_N45
\inst5|cursor_row~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~0_combout\ = ( \inst5|cursor_row~12_combout\ & ( \inst5|cursor_row\(8) ) ) # ( \inst5|cursor_row~12_combout\ & ( !\inst5|cursor_row\(8) & ( ((!\inst5|new_cursor_row\(0) & (!\inst5|new_cursor_row\(4) & \inst5|cursor_row~13_combout\))) # 
-- (\inst5|cursor_row\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_row\(0),
	datab => \inst5|ALT_INV_new_cursor_row\(4),
	datac => \inst5|ALT_INV_cursor_row~13_combout\,
	datad => \inst5|ALT_INV_cursor_row\(7),
	datae => \inst5|ALT_INV_cursor_row~12_combout\,
	dataf => \inst5|ALT_INV_cursor_row\(8),
	combout => \inst5|cursor_row~0_combout\);

-- Location: FF_X42_Y9_N35
\inst5|cursor_row[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|cursor_row~0_combout\,
	sload => VCC,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_row\(8));

-- Location: MLABCELL_X42_Y9_N18
\inst5|cursor_row~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~1_combout\ = ( !\inst5|new_cursor_row\(9) & ( !\inst5|new_cursor_row\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst5|ALT_INV_new_cursor_row\(9),
	dataf => \inst5|ALT_INV_new_cursor_row\(7),
	combout => \inst5|cursor_row~1_combout\);

-- Location: LABCELL_X41_Y9_N57
\inst5|cursor_row~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_row~2_combout\ = ( \inst5|RECV_UART~0_combout\ & ( \inst5|cursor_row~1_combout\ & ( (!\inst5|PACKET_COUNT\(1) & !\inst5|PACKET_COUNT\(0)) ) ) ) # ( !\inst5|RECV_UART~0_combout\ & ( \inst5|cursor_row~1_combout\ & ( (!\inst5|PACKET_COUNT\(1) & 
-- !\inst5|PACKET_COUNT\(0)) ) ) ) # ( \inst5|RECV_UART~0_combout\ & ( !\inst5|cursor_row~1_combout\ ) ) # ( !\inst5|RECV_UART~0_combout\ & ( !\inst5|cursor_row~1_combout\ & ( (((!\inst5|PACKET_COUNT\(1) & !\inst5|PACKET_COUNT\(0))) # 
-- (\inst5|cursor_row\(7))) # (\inst5|cursor_row\(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011001111111111111111111111111110100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_PACKET_COUNT\(1),
	datab => \inst5|ALT_INV_cursor_row\(8),
	datac => \inst5|ALT_INV_PACKET_COUNT\(0),
	datad => \inst5|ALT_INV_cursor_row\(7),
	datae => \inst5|ALT_INV_RECV_UART~0_combout\,
	dataf => \inst5|ALT_INV_cursor_row~1_combout\,
	combout => \inst5|cursor_row~2_combout\);

-- Location: FF_X41_Y9_N56
\inst5|cursor_row[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|cursor_row~2_combout\,
	sload => VCC,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_row\(7));

-- Location: LABCELL_X40_Y4_N0
\inst6|SevenSeg_out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|SevenSeg_out~0_combout\ = ( \inst5|cursor_row\(6) & ( \inst5|cursor_row\(8) & ( !\inst5|cursor_row\(7) ) ) ) # ( !\inst5|cursor_row\(6) & ( \inst5|cursor_row\(8) ) ) # ( \inst5|cursor_row\(6) & ( !\inst5|cursor_row\(8) & ( \inst5|cursor_row\(7) ) ) 
-- ) # ( !\inst5|cursor_row\(6) & ( !\inst5|cursor_row\(8) & ( \inst5|cursor_row\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_cursor_row\(7),
	datae => \inst5|ALT_INV_cursor_row\(6),
	dataf => \inst5|ALT_INV_cursor_row\(8),
	combout => \inst6|SevenSeg_out~0_combout\);

-- Location: LABCELL_X40_Y4_N9
\inst6|SevenSeg_out[5]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|SevenSeg_out[5]~1_combout\ = ( \inst5|cursor_row\(6) & ( \inst5|cursor_row\(8) & ( \inst5|cursor_row\(7) ) ) ) # ( \inst5|cursor_row\(6) & ( !\inst5|cursor_row\(8) ) ) # ( !\inst5|cursor_row\(6) & ( !\inst5|cursor_row\(8) & ( \inst5|cursor_row\(7) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_row\(7),
	datae => \inst5|ALT_INV_cursor_row\(6),
	dataf => \inst5|ALT_INV_cursor_row\(8),
	combout => \inst6|SevenSeg_out[5]~1_combout\);

-- Location: LABCELL_X40_Y4_N42
\inst6|SevenSeg_out[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|SevenSeg_out[4]~2_combout\ = ( \inst5|cursor_row\(6) & ( \inst5|cursor_row\(8) ) ) # ( !\inst5|cursor_row\(6) & ( \inst5|cursor_row\(8) & ( !\inst5|cursor_row\(7) ) ) ) # ( \inst5|cursor_row\(6) & ( !\inst5|cursor_row\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_cursor_row\(7),
	datae => \inst5|ALT_INV_cursor_row\(6),
	dataf => \inst5|ALT_INV_cursor_row\(8),
	combout => \inst6|SevenSeg_out[4]~2_combout\);

-- Location: LABCELL_X40_Y4_N21
\inst6|SevenSeg_out[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|SevenSeg_out[3]~3_combout\ = ( \inst5|cursor_row\(8) & ( !\inst5|cursor_row\(7) $ (\inst5|cursor_row\(6)) ) ) # ( !\inst5|cursor_row\(8) & ( (!\inst5|cursor_row\(7) & \inst5|cursor_row\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001010011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_row\(7),
	datab => \inst5|ALT_INV_cursor_row\(6),
	dataf => \inst5|ALT_INV_cursor_row\(8),
	combout => \inst6|SevenSeg_out[3]~3_combout\);

-- Location: LABCELL_X40_Y4_N18
\inst6|SevenSeg_out[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|SevenSeg_out[2]~4_combout\ = ( !\inst5|cursor_row\(8) & ( (\inst5|cursor_row\(7) & !\inst5|cursor_row\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_row\(7),
	datab => \inst5|ALT_INV_cursor_row\(6),
	dataf => \inst5|ALT_INV_cursor_row\(8),
	combout => \inst6|SevenSeg_out[2]~4_combout\);

-- Location: LABCELL_X40_Y4_N27
\inst6|SevenSeg_out[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|SevenSeg_out[1]~5_combout\ = ( \inst5|cursor_row\(6) & ( \inst5|cursor_row\(8) & ( \inst5|cursor_row\(7) ) ) ) # ( !\inst5|cursor_row\(6) & ( \inst5|cursor_row\(8) & ( !\inst5|cursor_row\(7) ) ) ) # ( \inst5|cursor_row\(6) & ( 
-- !\inst5|cursor_row\(8) ) ) # ( !\inst5|cursor_row\(6) & ( !\inst5|cursor_row\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111110101010101010100101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_row\(7),
	datae => \inst5|ALT_INV_cursor_row\(6),
	dataf => \inst5|ALT_INV_cursor_row\(8),
	combout => \inst6|SevenSeg_out[1]~5_combout\);

-- Location: LABCELL_X41_Y9_N30
\inst6|SevenSeg_out[3]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|SevenSeg_out[3]~6_combout\ = (!\inst5|cursor_row\(7) & (!\inst5|cursor_row\(8) $ (!\inst5|cursor_row\(6))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000101000001010000010100000101000001010000010100000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_row\(7),
	datab => \inst5|ALT_INV_cursor_row\(8),
	datac => \inst5|ALT_INV_cursor_row\(6),
	combout => \inst6|SevenSeg_out[3]~6_combout\);

-- Location: LABCELL_X40_Y10_N9
\inst5|PACKET_CHAR2[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PACKET_CHAR2[7]~feeder_combout\ = \inst5|SHIFTIN\(7)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_SHIFTIN\(7),
	combout => \inst5|PACKET_CHAR2[7]~feeder_combout\);

-- Location: LABCELL_X39_Y9_N24
\inst5|PACKET_CHAR2[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PACKET_CHAR2[7]~1_combout\ = ( !\inst5|mouse_state.WAIT_OUTPUT_READY~q\ & ( (\inst5|PACKET_COUNT\(1) & (\inst5|READ_CHAR~q\ & (\inst5|LessThan1~0_combout\ & !\inst5|PACKET_COUNT\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_PACKET_COUNT\(1),
	datab => \inst5|ALT_INV_READ_CHAR~q\,
	datac => \inst5|ALT_INV_LessThan1~0_combout\,
	datad => \inst5|ALT_INV_PACKET_COUNT\(0),
	dataf => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	combout => \inst5|PACKET_CHAR2[7]~1_combout\);

-- Location: FF_X40_Y10_N11
\inst5|PACKET_CHAR2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|PACKET_CHAR2[7]~feeder_combout\,
	ena => \inst5|PACKET_CHAR2[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR2\(7));

-- Location: LABCELL_X40_Y10_N12
\inst5|PACKET_CHAR2[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PACKET_CHAR2[0]~feeder_combout\ = \inst5|SHIFTIN\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_SHIFTIN\(0),
	combout => \inst5|PACKET_CHAR2[0]~feeder_combout\);

-- Location: FF_X40_Y10_N14
\inst5|PACKET_CHAR2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|PACKET_CHAR2[0]~feeder_combout\,
	ena => \inst5|PACKET_CHAR2[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR2\(0));

-- Location: MLABCELL_X37_Y9_N30
\inst5|PACKET_CHAR2[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PACKET_CHAR2[6]~feeder_combout\ = ( \inst5|SHIFTIN\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_SHIFTIN\(6),
	combout => \inst5|PACKET_CHAR2[6]~feeder_combout\);

-- Location: FF_X37_Y9_N31
\inst5|PACKET_CHAR2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|PACKET_CHAR2[6]~feeder_combout\,
	ena => \inst5|PACKET_CHAR2[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR2\(6));

-- Location: LABCELL_X40_Y10_N27
\inst5|PACKET_CHAR2[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PACKET_CHAR2[1]~feeder_combout\ = \inst5|SHIFTIN\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_SHIFTIN\(1),
	combout => \inst5|PACKET_CHAR2[1]~feeder_combout\);

-- Location: FF_X40_Y10_N28
\inst5|PACKET_CHAR2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|PACKET_CHAR2[1]~feeder_combout\,
	ena => \inst5|PACKET_CHAR2[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR2\(1));

-- Location: LABCELL_X39_Y10_N30
\inst5|cursor_column~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_column~9_combout\ = ( \inst5|RECV_UART~1_combout\ & ( \inst5|new_cursor_column\(7) & ( (\inst5|new_cursor_column\(1) & ((!\inst5|new_cursor_column\(9)) # ((!\inst5|new_cursor_column\(8) & !\inst5|new_cursor_column\(0))))) ) ) ) # ( 
-- !\inst5|RECV_UART~1_combout\ & ( \inst5|new_cursor_column\(7) & ( (\inst5|new_cursor_column\(1) & !\inst5|new_cursor_column\(9)) ) ) ) # ( \inst5|RECV_UART~1_combout\ & ( !\inst5|new_cursor_column\(7) & ( (\inst5|new_cursor_column\(1) & 
-- ((!\inst5|new_cursor_column\(8)) # (!\inst5|new_cursor_column\(9)))) ) ) ) # ( !\inst5|RECV_UART~1_combout\ & ( !\inst5|new_cursor_column\(7) & ( (\inst5|new_cursor_column\(1) & ((!\inst5|new_cursor_column\(8)) # (!\inst5|new_cursor_column\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100100010001100110010001000110011000000000011001100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_column\(8),
	datab => \inst5|ALT_INV_new_cursor_column\(1),
	datac => \inst5|ALT_INV_new_cursor_column\(0),
	datad => \inst5|ALT_INV_new_cursor_column\(9),
	datae => \inst5|ALT_INV_RECV_UART~1_combout\,
	dataf => \inst5|ALT_INV_new_cursor_column\(7),
	combout => \inst5|cursor_column~9_combout\);

-- Location: FF_X39_Y10_N31
\inst5|cursor_column[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|cursor_column~9_combout\,
	sclr => \inst5|cursor_column[9]~1_combout\,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_column\(1));

-- Location: LABCELL_X40_Y9_N0
\inst5|Add5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add5~17_sumout\ = SUM(( \inst5|cursor_column\(0) ) + ( \inst5|PACKET_CHAR2\(0) ) + ( !VCC ))
-- \inst5|Add5~18\ = CARRY(( \inst5|cursor_column\(0) ) + ( \inst5|PACKET_CHAR2\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_PACKET_CHAR2\(0),
	datac => \inst5|ALT_INV_cursor_column\(0),
	cin => GND,
	sumout => \inst5|Add5~17_sumout\,
	cout => \inst5|Add5~18\);

-- Location: LABCELL_X40_Y9_N3
\inst5|Add5~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add5~37_sumout\ = SUM(( \inst5|cursor_column\(1) ) + ( \inst5|PACKET_CHAR2\(1) ) + ( \inst5|Add5~18\ ))
-- \inst5|Add5~38\ = CARRY(( \inst5|cursor_column\(1) ) + ( \inst5|PACKET_CHAR2\(1) ) + ( \inst5|Add5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_PACKET_CHAR2\(1),
	datad => \inst5|ALT_INV_cursor_column\(1),
	cin => \inst5|Add5~18\,
	sumout => \inst5|Add5~37_sumout\,
	cout => \inst5|Add5~38\);

-- Location: FF_X40_Y9_N5
\inst5|new_cursor_column[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|Add5~37_sumout\,
	asdata => \~GND~combout\,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_column\(1));

-- Location: LABCELL_X40_Y10_N6
\inst5|PACKET_CHAR2[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PACKET_CHAR2[3]~feeder_combout\ = \inst5|SHIFTIN\(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_SHIFTIN\(3),
	combout => \inst5|PACKET_CHAR2[3]~feeder_combout\);

-- Location: FF_X40_Y10_N8
\inst5|PACKET_CHAR2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|PACKET_CHAR2[3]~feeder_combout\,
	ena => \inst5|PACKET_CHAR2[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR2\(3));

-- Location: LABCELL_X39_Y10_N54
\inst5|cursor_column~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_column~7_combout\ = ( \inst5|RECV_UART~1_combout\ & ( \inst5|new_cursor_column\(3) & ( (!\inst5|new_cursor_column\(9)) # ((!\inst5|new_cursor_column\(8) & ((!\inst5|new_cursor_column\(0)) # (!\inst5|new_cursor_column\(7))))) ) ) ) # ( 
-- !\inst5|RECV_UART~1_combout\ & ( \inst5|new_cursor_column\(3) & ( (!\inst5|new_cursor_column\(9)) # ((!\inst5|new_cursor_column\(8) & !\inst5|new_cursor_column\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011101110110011001110111011101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_column\(8),
	datab => \inst5|ALT_INV_new_cursor_column\(9),
	datac => \inst5|ALT_INV_new_cursor_column\(0),
	datad => \inst5|ALT_INV_new_cursor_column\(7),
	datae => \inst5|ALT_INV_RECV_UART~1_combout\,
	dataf => \inst5|ALT_INV_new_cursor_column\(3),
	combout => \inst5|cursor_column~7_combout\);

-- Location: FF_X39_Y10_N55
\inst5|cursor_column[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|cursor_column~7_combout\,
	sclr => \inst5|cursor_column[9]~1_combout\,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_column\(3));

-- Location: FF_X40_Y10_N19
\inst5|PACKET_CHAR2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|SHIFTIN\(2),
	sload => VCC,
	ena => \inst5|PACKET_CHAR2[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR2\(2));

-- Location: LABCELL_X40_Y9_N6
\inst5|Add5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add5~33_sumout\ = SUM(( \inst5|cursor_column\(2) ) + ( \inst5|PACKET_CHAR2\(2) ) + ( \inst5|Add5~38\ ))
-- \inst5|Add5~34\ = CARRY(( \inst5|cursor_column\(2) ) + ( \inst5|PACKET_CHAR2\(2) ) + ( \inst5|Add5~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_PACKET_CHAR2\(2),
	datad => \inst5|ALT_INV_cursor_column\(2),
	cin => \inst5|Add5~38\,
	sumout => \inst5|Add5~33_sumout\,
	cout => \inst5|Add5~34\);

-- Location: FF_X40_Y9_N8
\inst5|new_cursor_column[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|Add5~33_sumout\,
	asdata => \~GND~combout\,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_column\(2));

-- Location: LABCELL_X39_Y10_N51
\inst5|cursor_column~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_column~8_combout\ = ( \inst5|RECV_UART~1_combout\ & ( \inst5|new_cursor_column\(2) & ( (!\inst5|new_cursor_column\(9)) # ((!\inst5|new_cursor_column\(8) & ((!\inst5|new_cursor_column\(7)) # (!\inst5|new_cursor_column\(0))))) ) ) ) # ( 
-- !\inst5|RECV_UART~1_combout\ & ( \inst5|new_cursor_column\(2) & ( (!\inst5|new_cursor_column\(9)) # ((!\inst5|new_cursor_column\(8) & !\inst5|new_cursor_column\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011101100111011001110111011101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_column\(8),
	datab => \inst5|ALT_INV_new_cursor_column\(9),
	datac => \inst5|ALT_INV_new_cursor_column\(7),
	datad => \inst5|ALT_INV_new_cursor_column\(0),
	datae => \inst5|ALT_INV_RECV_UART~1_combout\,
	dataf => \inst5|ALT_INV_new_cursor_column\(2),
	combout => \inst5|cursor_column~8_combout\);

-- Location: FF_X39_Y10_N52
\inst5|cursor_column[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|cursor_column~8_combout\,
	sclr => \inst5|cursor_column[9]~1_combout\,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_column\(2));

-- Location: LABCELL_X40_Y9_N9
\inst5|Add5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add5~29_sumout\ = SUM(( \inst5|cursor_column\(3) ) + ( \inst5|PACKET_CHAR2\(3) ) + ( \inst5|Add5~34\ ))
-- \inst5|Add5~30\ = CARRY(( \inst5|cursor_column\(3) ) + ( \inst5|PACKET_CHAR2\(3) ) + ( \inst5|Add5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_PACKET_CHAR2\(3),
	datad => \inst5|ALT_INV_cursor_column\(3),
	cin => \inst5|Add5~34\,
	sumout => \inst5|Add5~29_sumout\,
	cout => \inst5|Add5~30\);

-- Location: FF_X40_Y9_N11
\inst5|new_cursor_column[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|Add5~29_sumout\,
	asdata => \~GND~combout\,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_column\(3));

-- Location: MLABCELL_X37_Y9_N39
\inst5|PACKET_CHAR2[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PACKET_CHAR2[4]~feeder_combout\ = ( \inst5|SHIFTIN\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst5|ALT_INV_SHIFTIN\(4),
	combout => \inst5|PACKET_CHAR2[4]~feeder_combout\);

-- Location: FF_X37_Y9_N40
\inst5|PACKET_CHAR2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|PACKET_CHAR2[4]~feeder_combout\,
	ena => \inst5|PACKET_CHAR2[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR2\(4));

-- Location: LABCELL_X39_Y10_N57
\inst5|cursor_column~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_column~6_combout\ = ( \inst5|RECV_UART~1_combout\ & ( \inst5|new_cursor_column\(4) & ( (!\inst5|new_cursor_column\(9)) # ((!\inst5|new_cursor_column\(8) & ((!\inst5|new_cursor_column\(7)) # (!\inst5|new_cursor_column\(0))))) ) ) ) # ( 
-- !\inst5|RECV_UART~1_combout\ & ( \inst5|new_cursor_column\(4) & ( (!\inst5|new_cursor_column\(9)) # ((!\inst5|new_cursor_column\(8) & !\inst5|new_cursor_column\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011101100111011001110111011101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_column\(8),
	datab => \inst5|ALT_INV_new_cursor_column\(9),
	datac => \inst5|ALT_INV_new_cursor_column\(7),
	datad => \inst5|ALT_INV_new_cursor_column\(0),
	datae => \inst5|ALT_INV_RECV_UART~1_combout\,
	dataf => \inst5|ALT_INV_new_cursor_column\(4),
	combout => \inst5|cursor_column~6_combout\);

-- Location: FF_X39_Y10_N58
\inst5|cursor_column[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|cursor_column~6_combout\,
	sclr => \inst5|cursor_column[9]~1_combout\,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_column\(4));

-- Location: LABCELL_X40_Y9_N12
\inst5|Add5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add5~25_sumout\ = SUM(( \inst5|cursor_column\(4) ) + ( \inst5|PACKET_CHAR2\(4) ) + ( \inst5|Add5~30\ ))
-- \inst5|Add5~26\ = CARRY(( \inst5|cursor_column\(4) ) + ( \inst5|PACKET_CHAR2\(4) ) + ( \inst5|Add5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_PACKET_CHAR2\(4),
	datad => \inst5|ALT_INV_cursor_column\(4),
	cin => \inst5|Add5~30\,
	sumout => \inst5|Add5~25_sumout\,
	cout => \inst5|Add5~26\);

-- Location: FF_X40_Y9_N14
\inst5|new_cursor_column[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|Add5~25_sumout\,
	asdata => \~GND~combout\,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_column\(4));

-- Location: LABCELL_X40_Y10_N21
\inst5|PACKET_CHAR2[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PACKET_CHAR2[5]~feeder_combout\ = \inst5|SHIFTIN\(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_SHIFTIN\(5),
	combout => \inst5|PACKET_CHAR2[5]~feeder_combout\);

-- Location: FF_X40_Y10_N23
\inst5|PACKET_CHAR2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|PACKET_CHAR2[5]~feeder_combout\,
	ena => \inst5|PACKET_CHAR2[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR2\(5));

-- Location: LABCELL_X40_Y9_N15
\inst5|Add5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add5~21_sumout\ = SUM(( \inst5|PACKET_CHAR2\(5) ) + ( \inst5|cursor_column\(5) ) + ( \inst5|Add5~26\ ))
-- \inst5|Add5~22\ = CARRY(( \inst5|PACKET_CHAR2\(5) ) + ( \inst5|cursor_column\(5) ) + ( \inst5|Add5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_cursor_column\(5),
	datad => \inst5|ALT_INV_PACKET_CHAR2\(5),
	cin => \inst5|Add5~26\,
	sumout => \inst5|Add5~21_sumout\,
	cout => \inst5|Add5~22\);

-- Location: FF_X40_Y9_N17
\inst5|new_cursor_column[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|Add5~21_sumout\,
	asdata => \~GND~combout\,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_column\(5));

-- Location: LABCELL_X40_Y9_N36
\inst5|RECV_UART~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|RECV_UART~1_combout\ = ( !\inst5|new_cursor_column\(2) & ( !\inst5|new_cursor_column\(5) & ( (!\inst5|new_cursor_column\(1) & (!\inst5|new_cursor_column\(3) & (!\inst5|new_cursor_column\(6) & !\inst5|new_cursor_column\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_column\(1),
	datab => \inst5|ALT_INV_new_cursor_column\(3),
	datac => \inst5|ALT_INV_new_cursor_column\(6),
	datad => \inst5|ALT_INV_new_cursor_column\(4),
	datae => \inst5|ALT_INV_new_cursor_column\(2),
	dataf => \inst5|ALT_INV_new_cursor_column\(5),
	combout => \inst5|RECV_UART~1_combout\);

-- Location: LABCELL_X39_Y10_N48
\inst5|cursor_column~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_column~5_combout\ = ( \inst5|RECV_UART~1_combout\ & ( \inst5|new_cursor_column\(5) & ( (!\inst5|new_cursor_column\(9)) # ((!\inst5|new_cursor_column\(8) & ((!\inst5|new_cursor_column\(0)) # (!\inst5|new_cursor_column\(7))))) ) ) ) # ( 
-- !\inst5|RECV_UART~1_combout\ & ( \inst5|new_cursor_column\(5) & ( (!\inst5|new_cursor_column\(9)) # ((!\inst5|new_cursor_column\(8) & !\inst5|new_cursor_column\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011101110110011001110111011101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_column\(8),
	datab => \inst5|ALT_INV_new_cursor_column\(9),
	datac => \inst5|ALT_INV_new_cursor_column\(0),
	datad => \inst5|ALT_INV_new_cursor_column\(7),
	datae => \inst5|ALT_INV_RECV_UART~1_combout\,
	dataf => \inst5|ALT_INV_new_cursor_column\(5),
	combout => \inst5|cursor_column~5_combout\);

-- Location: FF_X39_Y10_N49
\inst5|cursor_column[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|cursor_column~5_combout\,
	sclr => \inst5|cursor_column[9]~1_combout\,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_column\(5));

-- Location: LABCELL_X40_Y9_N18
\inst5|Add5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add5~1_sumout\ = SUM(( \inst5|PACKET_CHAR2\(6) ) + ( \inst5|cursor_column\(6) ) + ( \inst5|Add5~22\ ))
-- \inst5|Add5~2\ = CARRY(( \inst5|PACKET_CHAR2\(6) ) + ( \inst5|cursor_column\(6) ) + ( \inst5|Add5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_PACKET_CHAR2\(6),
	datac => \inst5|ALT_INV_cursor_column\(6),
	cin => \inst5|Add5~22\,
	sumout => \inst5|Add5~1_sumout\,
	cout => \inst5|Add5~2\);

-- Location: FF_X40_Y9_N20
\inst5|new_cursor_column[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|Add5~1_sumout\,
	asdata => VCC,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_column\(6));

-- Location: LABCELL_X39_Y10_N21
\inst7|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Equal0~0_combout\ = ( !\inst5|cursor_column\(8) & ( (!\inst5|cursor_column\(9) & !\inst5|cursor_column\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_column\(9),
	datab => \inst5|ALT_INV_cursor_column\(7),
	dataf => \inst5|ALT_INV_cursor_column\(8),
	combout => \inst7|Equal0~0_combout\);

-- Location: LABCELL_X39_Y10_N12
\inst5|LessThan9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|LessThan9~0_combout\ = ( \inst5|new_cursor_column\(9) & ( ((\inst5|new_cursor_column\(7) & ((!\inst5|RECV_UART~1_combout\) # (\inst5|new_cursor_column\(0))))) # (\inst5|new_cursor_column\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001110011011101110111001101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_column\(7),
	datab => \inst5|ALT_INV_new_cursor_column\(8),
	datac => \inst5|ALT_INV_RECV_UART~1_combout\,
	datad => \inst5|ALT_INV_new_cursor_column\(0),
	dataf => \inst5|ALT_INV_new_cursor_column\(9),
	combout => \inst5|LessThan9~0_combout\);

-- Location: LABCELL_X39_Y10_N9
\inst5|cursor_column~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_column~0_combout\ = ( \inst5|LessThan9~0_combout\ & ( \inst5|Equal3~0_combout\ ) ) # ( !\inst5|LessThan9~0_combout\ & ( ((\inst5|new_cursor_column\(6) & ((!\inst7|Equal0~0_combout\) # (\inst5|RECV_UART~2_combout\)))) # 
-- (\inst5|Equal3~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000111111111010100011111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_column\(6),
	datab => \inst5|ALT_INV_RECV_UART~2_combout\,
	datac => \inst7|ALT_INV_Equal0~0_combout\,
	datad => \inst5|ALT_INV_Equal3~0_combout\,
	dataf => \inst5|ALT_INV_LessThan9~0_combout\,
	combout => \inst5|cursor_column~0_combout\);

-- Location: FF_X39_Y10_N11
\inst5|cursor_column[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|cursor_column~0_combout\,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_column\(6));

-- Location: LABCELL_X40_Y9_N21
\inst5|Add5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add5~9_sumout\ = SUM(( \inst5|PACKET_CHAR2\(7) ) + ( \inst5|cursor_column\(7) ) + ( \inst5|Add5~2\ ))
-- \inst5|Add5~10\ = CARRY(( \inst5|PACKET_CHAR2\(7) ) + ( \inst5|cursor_column\(7) ) + ( \inst5|Add5~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_cursor_column\(7),
	datad => \inst5|ALT_INV_PACKET_CHAR2\(7),
	cin => \inst5|Add5~2\,
	sumout => \inst5|Add5~9_sumout\,
	cout => \inst5|Add5~10\);

-- Location: FF_X40_Y9_N23
\inst5|new_cursor_column[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|Add5~9_sumout\,
	asdata => \~GND~combout\,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_column\(7));

-- Location: LABCELL_X39_Y10_N15
\inst5|cursor_column~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_column~4_combout\ = ( \inst5|new_cursor_column\(0) & ( (!\inst5|new_cursor_column\(9)) # ((!\inst5|new_cursor_column\(8) & !\inst5|new_cursor_column\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111100111100001111110011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_new_cursor_column\(8),
	datac => \inst5|ALT_INV_new_cursor_column\(9),
	datad => \inst5|ALT_INV_new_cursor_column\(7),
	dataf => \inst5|ALT_INV_new_cursor_column\(0),
	combout => \inst5|cursor_column~4_combout\);

-- Location: FF_X39_Y10_N17
\inst5|cursor_column[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|cursor_column~4_combout\,
	sclr => \inst5|cursor_column[9]~1_combout\,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_column\(0));

-- Location: FF_X40_Y9_N2
\inst5|new_cursor_column[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|Add5~17_sumout\,
	asdata => \~GND~combout\,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_column\(0));

-- Location: LABCELL_X39_Y10_N27
\inst5|RECV_UART~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|RECV_UART~2_combout\ = ( !\inst5|new_cursor_column\(9) & ( \inst5|RECV_UART~1_combout\ & ( (!\inst5|new_cursor_column\(8) & ((\inst5|new_cursor_column\(7)))) # (\inst5|new_cursor_column\(8) & (!\inst5|new_cursor_column\(0) & 
-- !\inst5|new_cursor_column\(7))) ) ) ) # ( !\inst5|new_cursor_column\(9) & ( !\inst5|RECV_UART~1_combout\ & ( !\inst5|new_cursor_column\(8) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010000000000000000001010000101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_column\(8),
	datac => \inst5|ALT_INV_new_cursor_column\(0),
	datad => \inst5|ALT_INV_new_cursor_column\(7),
	datae => \inst5|ALT_INV_new_cursor_column\(9),
	dataf => \inst5|ALT_INV_RECV_UART~1_combout\,
	combout => \inst5|RECV_UART~2_combout\);

-- Location: LABCELL_X39_Y10_N45
\inst5|cursor_column[9]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_column[9]~1_combout\ = ( \inst5|RECV_UART~2_combout\ & ( \inst5|cursor_column\(9) & ( (!\inst5|PACKET_COUNT\(1) & !\inst5|PACKET_COUNT\(0)) ) ) ) # ( !\inst5|RECV_UART~2_combout\ & ( \inst5|cursor_column\(9) & ( (!\inst5|PACKET_COUNT\(1) & 
-- !\inst5|PACKET_COUNT\(0)) ) ) ) # ( \inst5|RECV_UART~2_combout\ & ( !\inst5|cursor_column\(9) & ( (!\inst5|PACKET_COUNT\(1) & !\inst5|PACKET_COUNT\(0)) ) ) ) # ( !\inst5|RECV_UART~2_combout\ & ( !\inst5|cursor_column\(9) & ( (!\inst5|PACKET_COUNT\(1) & 
-- ((!\inst5|PACKET_COUNT\(0)) # ((!\inst5|cursor_column\(8) & !\inst5|cursor_column\(7))))) # (\inst5|PACKET_COUNT\(1) & (!\inst5|cursor_column\(8) & (!\inst5|cursor_column\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101011000000101010100000000010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_PACKET_COUNT\(1),
	datab => \inst5|ALT_INV_cursor_column\(8),
	datac => \inst5|ALT_INV_cursor_column\(7),
	datad => \inst5|ALT_INV_PACKET_COUNT\(0),
	datae => \inst5|ALT_INV_RECV_UART~2_combout\,
	dataf => \inst5|ALT_INV_cursor_column\(9),
	combout => \inst5|cursor_column[9]~1_combout\);

-- Location: FF_X39_Y10_N2
\inst5|cursor_column[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	asdata => \inst5|new_cursor_column\(9),
	sclr => \inst5|cursor_column[9]~1_combout\,
	sload => VCC,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_column\(9));

-- Location: LABCELL_X40_Y9_N24
\inst5|Add5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add5~5_sumout\ = SUM(( \inst5|PACKET_CHAR2\(7) ) + ( \inst5|cursor_column\(8) ) + ( \inst5|Add5~10\ ))
-- \inst5|Add5~6\ = CARRY(( \inst5|PACKET_CHAR2\(7) ) + ( \inst5|cursor_column\(8) ) + ( \inst5|Add5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_cursor_column\(8),
	datad => \inst5|ALT_INV_PACKET_CHAR2\(7),
	cin => \inst5|Add5~10\,
	sumout => \inst5|Add5~5_sumout\,
	cout => \inst5|Add5~6\);

-- Location: LABCELL_X40_Y9_N27
\inst5|Add5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add5~13_sumout\ = SUM(( \inst5|PACKET_CHAR2\(7) ) + ( \inst5|cursor_column\(9) ) + ( \inst5|Add5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_cursor_column\(9),
	datad => \inst5|ALT_INV_PACKET_CHAR2\(7),
	cin => \inst5|Add5~6\,
	sumout => \inst5|Add5~13_sumout\);

-- Location: FF_X40_Y9_N29
\inst5|new_cursor_column[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|Add5~13_sumout\,
	asdata => \~GND~combout\,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_column\(9));

-- Location: LABCELL_X39_Y10_N6
\inst5|cursor_column~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_column~3_combout\ = ( \inst5|new_cursor_column\(7) ) # ( !\inst5|new_cursor_column\(7) & ( (\inst5|new_cursor_column\(8) & \inst5|new_cursor_column\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_new_cursor_column\(8),
	datad => \inst5|ALT_INV_new_cursor_column\(9),
	dataf => \inst5|ALT_INV_new_cursor_column\(7),
	combout => \inst5|cursor_column~3_combout\);

-- Location: FF_X39_Y10_N8
\inst5|cursor_column[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|cursor_column~3_combout\,
	sclr => \inst5|cursor_column[9]~1_combout\,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_column\(7));

-- Location: FF_X40_Y9_N26
\inst5|new_cursor_column[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|Add5~5_sumout\,
	asdata => VCC,
	sload => \inst5|Equal4~0_combout\,
	ena => \inst5|new_cursor_row[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|new_cursor_column\(8));

-- Location: LABCELL_X39_Y10_N39
\inst5|cursor_column~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|cursor_column~2_combout\ = ( \inst5|LessThan9~0_combout\ & ( \inst5|Equal3~0_combout\ ) ) # ( !\inst5|LessThan9~0_combout\ & ( ((\inst5|new_cursor_column\(8) & ((!\inst7|Equal0~0_combout\) # (\inst5|RECV_UART~2_combout\)))) # 
-- (\inst5|Equal3~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000111111111010100011111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_new_cursor_column\(8),
	datab => \inst5|ALT_INV_RECV_UART~2_combout\,
	datac => \inst7|ALT_INV_Equal0~0_combout\,
	datad => \inst5|ALT_INV_Equal3~0_combout\,
	dataf => \inst5|ALT_INV_LessThan9~0_combout\,
	combout => \inst5|cursor_column~2_combout\);

-- Location: FF_X39_Y10_N41
\inst5|cursor_column[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|cursor_column~2_combout\,
	ena => \inst5|PACKET_CHAR1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|cursor_column\(8));

-- Location: LABCELL_X40_Y4_N33
\inst7|SevenSeg_out[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|SevenSeg_out[6]~0_combout\ = ( \inst5|cursor_column\(6) & ( \inst5|cursor_column\(9) & ( (\inst5|cursor_column\(7)) # (\inst5|cursor_column\(8)) ) ) ) # ( !\inst5|cursor_column\(6) & ( \inst5|cursor_column\(9) & ( (\inst5|cursor_column\(7)) # 
-- (\inst5|cursor_column\(8)) ) ) ) # ( \inst5|cursor_column\(6) & ( !\inst5|cursor_column\(9) & ( !\inst5|cursor_column\(8) $ (\inst5|cursor_column\(7)) ) ) ) # ( !\inst5|cursor_column\(6) & ( !\inst5|cursor_column\(9) & ( (!\inst5|cursor_column\(8) & 
-- !\inst5|cursor_column\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101001011010010101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_column\(8),
	datac => \inst5|ALT_INV_cursor_column\(7),
	datae => \inst5|ALT_INV_cursor_column\(6),
	dataf => \inst5|ALT_INV_cursor_column\(9),
	combout => \inst7|SevenSeg_out[6]~0_combout\);

-- Location: LABCELL_X40_Y4_N57
\inst7|SevenSeg_out[5]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|SevenSeg_out[5]~6_combout\ = ( \inst5|cursor_column\(9) & ( (\inst5|cursor_column\(7)) # (\inst5|cursor_column\(8)) ) ) # ( !\inst5|cursor_column\(9) & ( (!\inst5|cursor_column\(8) & ((\inst5|cursor_column\(6)) # (\inst5|cursor_column\(7)))) # 
-- (\inst5|cursor_column\(8) & (\inst5|cursor_column\(7) & \inst5|cursor_column\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001010111011001000101011101101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_column\(8),
	datab => \inst5|ALT_INV_cursor_column\(7),
	datad => \inst5|ALT_INV_cursor_column\(6),
	dataf => \inst5|ALT_INV_cursor_column\(9),
	combout => \inst7|SevenSeg_out[5]~6_combout\);

-- Location: LABCELL_X40_Y4_N36
\inst7|SevenSeg_out[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|SevenSeg_out[4]~1_combout\ = ( \inst5|cursor_column\(9) & ( ((\inst5|cursor_column\(6)) # (\inst5|cursor_column\(8))) # (\inst5|cursor_column\(7)) ) ) # ( !\inst5|cursor_column\(9) & ( ((!\inst5|cursor_column\(7) & \inst5|cursor_column\(8))) # 
-- (\inst5|cursor_column\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011111111000011001111111100111111111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_cursor_column\(7),
	datac => \inst5|ALT_INV_cursor_column\(8),
	datad => \inst5|ALT_INV_cursor_column\(6),
	dataf => \inst5|ALT_INV_cursor_column\(9),
	combout => \inst7|SevenSeg_out[4]~1_combout\);

-- Location: LABCELL_X40_Y4_N54
\inst7|SevenSeg_out[3]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|SevenSeg_out[3]~5_combout\ = ( \inst5|cursor_column\(9) & ( (\inst5|cursor_column\(8)) # (\inst5|cursor_column\(7)) ) ) # ( !\inst5|cursor_column\(9) & ( (!\inst5|cursor_column\(7) & (!\inst5|cursor_column\(8) $ (!\inst5|cursor_column\(6)))) # 
-- (\inst5|cursor_column\(7) & (\inst5|cursor_column\(8) & \inst5|cursor_column\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011000011000011001100001100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_cursor_column\(7),
	datac => \inst5|ALT_INV_cursor_column\(8),
	datad => \inst5|ALT_INV_cursor_column\(6),
	dataf => \inst5|ALT_INV_cursor_column\(9),
	combout => \inst7|SevenSeg_out[3]~5_combout\);

-- Location: LABCELL_X40_Y4_N51
\inst7|SevenSeg_out[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|SevenSeg_out[2]~4_combout\ = ( \inst5|cursor_column\(9) & ( (\inst5|cursor_column\(7)) # (\inst5|cursor_column\(8)) ) ) # ( !\inst5|cursor_column\(9) & ( (!\inst5|cursor_column\(8) & (\inst5|cursor_column\(7) & !\inst5|cursor_column\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000100000000001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_column\(8),
	datab => \inst5|ALT_INV_cursor_column\(7),
	datad => \inst5|ALT_INV_cursor_column\(6),
	dataf => \inst5|ALT_INV_cursor_column\(9),
	combout => \inst7|SevenSeg_out[2]~4_combout\);

-- Location: LABCELL_X40_Y4_N48
\inst7|SevenSeg_out[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|SevenSeg_out[1]~3_combout\ = ( \inst5|cursor_column\(9) & ( (!\inst5|cursor_column\(8) & !\inst5|cursor_column\(7)) ) ) # ( !\inst5|cursor_column\(9) & ( (!\inst5|cursor_column\(8)) # (!\inst5|cursor_column\(7) $ (\inst5|cursor_column\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101111101011111010111110101110001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_column\(8),
	datab => \inst5|ALT_INV_cursor_column\(7),
	datac => \inst5|ALT_INV_cursor_column\(6),
	dataf => \inst5|ALT_INV_cursor_column\(9),
	combout => \inst7|SevenSeg_out[1]~3_combout\);

-- Location: LABCELL_X40_Y4_N39
\inst7|SevenSeg_out[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|SevenSeg_out[0]~2_combout\ = ( \inst5|cursor_column\(9) & ( (\inst5|cursor_column\(7)) # (\inst5|cursor_column\(8)) ) ) # ( !\inst5|cursor_column\(9) & ( (!\inst5|cursor_column\(7) & (!\inst5|cursor_column\(8) $ (!\inst5|cursor_column\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010010001000010001001000100001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_cursor_column\(8),
	datab => \inst5|ALT_INV_cursor_column\(7),
	datad => \inst5|ALT_INV_cursor_column\(6),
	dataf => \inst5|ALT_INV_cursor_column\(9),
	combout => \inst7|SevenSeg_out[0]~2_combout\);

-- Location: LABCELL_X40_Y10_N39
\inst5|PACKET_CHAR1[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PACKET_CHAR1[1]~feeder_combout\ = \inst5|SHIFTIN\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst5|ALT_INV_SHIFTIN\(1),
	combout => \inst5|PACKET_CHAR1[1]~feeder_combout\);

-- Location: LABCELL_X39_Y9_N21
\inst5|PACKET_CHAR1[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PACKET_CHAR1[1]~1_combout\ = ( \inst5|PACKET_COUNT\(0) & ( !\inst5|mouse_state.WAIT_OUTPUT_READY~q\ & ( (\inst5|READ_CHAR~q\ & (!\inst5|PACKET_COUNT\(1) & \inst5|LessThan1~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_READ_CHAR~q\,
	datac => \inst5|ALT_INV_PACKET_COUNT\(1),
	datad => \inst5|ALT_INV_LessThan1~0_combout\,
	datae => \inst5|ALT_INV_PACKET_COUNT\(0),
	dataf => \inst5|ALT_INV_mouse_state.WAIT_OUTPUT_READY~q\,
	combout => \inst5|PACKET_CHAR1[1]~1_combout\);

-- Location: FF_X40_Y10_N40
\inst5|PACKET_CHAR1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|PACKET_CHAR1[1]~feeder_combout\,
	ena => \inst5|PACKET_CHAR1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR1\(1));

-- Location: LABCELL_X40_Y10_N33
\inst5|right_button~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|right_button~feeder_combout\ = \inst5|PACKET_CHAR1\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_PACKET_CHAR1\(1),
	combout => \inst5|right_button~feeder_combout\);

-- Location: FF_X40_Y10_N34
\inst5|right_button\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|right_button~feeder_combout\,
	ena => \inst5|right_button~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|right_button~q\);

-- Location: LABCELL_X40_Y10_N36
\inst5|PACKET_CHAR1[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PACKET_CHAR1[0]~feeder_combout\ = \inst5|SHIFTIN\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_SHIFTIN\(0),
	combout => \inst5|PACKET_CHAR1[0]~feeder_combout\);

-- Location: FF_X40_Y10_N37
\inst5|PACKET_CHAR1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|PACKET_CHAR1[0]~feeder_combout\,
	ena => \inst5|PACKET_CHAR1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PACKET_CHAR1\(0));

-- Location: LABCELL_X35_Y10_N30
\inst5|left_button~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|left_button~feeder_combout\ = \inst5|PACKET_CHAR1\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_PACKET_CHAR1\(0),
	combout => \inst5|left_button~feeder_combout\);

-- Location: FF_X35_Y10_N32
\inst5|left_button\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5|ALT_INV_MOUSE_CLK_FILTER~q\,
	d => \inst5|left_button~feeder_combout\,
	ena => \inst5|right_button~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|left_button~q\);

-- Location: MLABCELL_X34_Y8_N3
\inst3|top_cloud_x_pos[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud_x_pos[1]~0_combout\ = ( !\inst3|top_cloud_x_pos\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_top_cloud_x_pos\(1),
	combout => \inst3|top_cloud_x_pos[1]~0_combout\);

-- Location: FF_X34_Y10_N20
\inst3|top_cloud_x_pos[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|top_cloud_x_pos[1]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|top_cloud_x_pos\(1));

-- Location: LABCELL_X31_Y6_N30
\inst3|Add15~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add15~38_cout\ = CARRY(( \inst3|top_cloud_x_pos\(1) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_top_cloud_x_pos\(1),
	cin => GND,
	cout => \inst3|Add15~38_cout\);

-- Location: LABCELL_X31_Y6_N33
\inst3|Add15~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add15~29_sumout\ = SUM(( \inst3|bottom_cloud_x_pos\(2) ) + ( VCC ) + ( \inst3|Add15~38_cout\ ))
-- \inst3|Add15~30\ = CARRY(( \inst3|bottom_cloud_x_pos\(2) ) + ( VCC ) + ( \inst3|Add15~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud_x_pos\(2),
	cin => \inst3|Add15~38_cout\,
	sumout => \inst3|Add15~29_sumout\,
	cout => \inst3|Add15~30\);

-- Location: LABCELL_X31_Y6_N6
\inst3|bottom_cloud_x_pos[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud_x_pos[2]~feeder_combout\ = \inst3|Add15~29_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add15~29_sumout\,
	combout => \inst3|bottom_cloud_x_pos[2]~feeder_combout\);

-- Location: FF_X31_Y6_N8
\inst3|bottom_cloud_x_pos[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|bottom_cloud_x_pos[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud_x_pos\(2));

-- Location: LABCELL_X31_Y6_N36
\inst3|Add15~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add15~25_sumout\ = SUM(( \inst3|bottom_cloud_x_pos\(3) ) + ( GND ) + ( \inst3|Add15~30\ ))
-- \inst3|Add15~26\ = CARRY(( \inst3|bottom_cloud_x_pos\(3) ) + ( GND ) + ( \inst3|Add15~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud_x_pos\(3),
	cin => \inst3|Add15~30\,
	sumout => \inst3|Add15~25_sumout\,
	cout => \inst3|Add15~26\);

-- Location: FF_X31_Y6_N23
\inst3|bottom_cloud_x_pos[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|Add15~25_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud_x_pos\(3));

-- Location: LABCELL_X31_Y6_N39
\inst3|Add15~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add15~21_sumout\ = SUM(( \inst3|bottom_cloud_x_pos\(4) ) + ( VCC ) + ( \inst3|Add15~26\ ))
-- \inst3|Add15~22\ = CARRY(( \inst3|bottom_cloud_x_pos\(4) ) + ( VCC ) + ( \inst3|Add15~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud_x_pos\(4),
	cin => \inst3|Add15~26\,
	sumout => \inst3|Add15~21_sumout\,
	cout => \inst3|Add15~22\);

-- Location: FF_X31_Y6_N17
\inst3|bottom_cloud_x_pos[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|Add15~21_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud_x_pos\(4));

-- Location: LABCELL_X31_Y6_N42
\inst3|Add15~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add15~17_sumout\ = SUM(( \inst3|bottom_cloud_x_pos\(5) ) + ( VCC ) + ( \inst3|Add15~22\ ))
-- \inst3|Add15~18\ = CARRY(( \inst3|bottom_cloud_x_pos\(5) ) + ( VCC ) + ( \inst3|Add15~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud_x_pos\(5),
	cin => \inst3|Add15~22\,
	sumout => \inst3|Add15~17_sumout\,
	cout => \inst3|Add15~18\);

-- Location: LABCELL_X29_Y6_N9
\inst3|bottom_cloud_x_pos[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud_x_pos[5]~feeder_combout\ = ( \inst3|Add15~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_Add15~17_sumout\,
	combout => \inst3|bottom_cloud_x_pos[5]~feeder_combout\);

-- Location: FF_X29_Y6_N10
\inst3|bottom_cloud_x_pos[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|bottom_cloud_x_pos[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud_x_pos\(5));

-- Location: LABCELL_X31_Y6_N45
\inst3|Add15~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add15~13_sumout\ = SUM(( \inst3|bottom_cloud_x_pos[6]~DUPLICATE_q\ ) + ( VCC ) + ( \inst3|Add15~18\ ))
-- \inst3|Add15~14\ = CARRY(( \inst3|bottom_cloud_x_pos[6]~DUPLICATE_q\ ) + ( VCC ) + ( \inst3|Add15~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_bottom_cloud_x_pos[6]~DUPLICATE_q\,
	cin => \inst3|Add15~18\,
	sumout => \inst3|Add15~13_sumout\,
	cout => \inst3|Add15~14\);

-- Location: FF_X28_Y8_N38
\inst3|bottom_cloud_x_pos[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|Add15~13_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud_x_pos[6]~DUPLICATE_q\);

-- Location: LABCELL_X31_Y6_N48
\inst3|Add15~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add15~9_sumout\ = SUM(( \inst3|bottom_cloud_x_pos[7]~DUPLICATE_q\ ) + ( VCC ) + ( \inst3|Add15~14\ ))
-- \inst3|Add15~10\ = CARRY(( \inst3|bottom_cloud_x_pos[7]~DUPLICATE_q\ ) + ( VCC ) + ( \inst3|Add15~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_bottom_cloud_x_pos[7]~DUPLICATE_q\,
	cin => \inst3|Add15~14\,
	sumout => \inst3|Add15~9_sumout\,
	cout => \inst3|Add15~10\);

-- Location: LABCELL_X31_Y6_N9
\inst3|bottom_cloud_x_pos[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud_x_pos[7]~feeder_combout\ = ( \inst3|Add15~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_Add15~9_sumout\,
	combout => \inst3|bottom_cloud_x_pos[7]~feeder_combout\);

-- Location: FF_X31_Y6_N11
\inst3|bottom_cloud_x_pos[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|bottom_cloud_x_pos[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud_x_pos[7]~DUPLICATE_q\);

-- Location: LABCELL_X31_Y6_N51
\inst3|Add15~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add15~5_sumout\ = SUM(( \inst3|bottom_cloud_x_pos\(8) ) + ( VCC ) + ( \inst3|Add15~10\ ))
-- \inst3|Add15~6\ = CARRY(( \inst3|bottom_cloud_x_pos\(8) ) + ( VCC ) + ( \inst3|Add15~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud_x_pos\(8),
	cin => \inst3|Add15~10\,
	sumout => \inst3|Add15~5_sumout\,
	cout => \inst3|Add15~6\);

-- Location: FF_X31_Y11_N14
\inst3|bottom_cloud_x_pos[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|Add15~5_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud_x_pos\(8));

-- Location: LABCELL_X31_Y6_N54
\inst3|Add15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add15~1_sumout\ = SUM(( \inst3|bottom_cloud_x_pos\(9) ) + ( VCC ) + ( \inst3|Add15~6\ ))
-- \inst3|Add15~2\ = CARRY(( \inst3|bottom_cloud_x_pos\(9) ) + ( VCC ) + ( \inst3|Add15~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud_x_pos\(9),
	cin => \inst3|Add15~6\,
	sumout => \inst3|Add15~1_sumout\,
	cout => \inst3|Add15~2\);

-- Location: FF_X31_Y6_N4
\inst3|bottom_cloud_x_pos[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|Add15~1_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud_x_pos\(9));

-- Location: LABCELL_X31_Y7_N42
\inst2|LessThan6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan6~0_combout\ = (!\inst2|h_count\(9)) # ((!\inst2|h_count[7]~DUPLICATE_q\ & !\inst2|h_count[8]~DUPLICATE_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110011101100111011001110110011101100111011001110110011101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_h_count[7]~DUPLICATE_q\,
	datab => \inst2|ALT_INV_h_count\(9),
	datac => \inst2|ALT_INV_h_count[8]~DUPLICATE_q\,
	combout => \inst2|LessThan6~0_combout\);

-- Location: FF_X26_Y10_N59
\inst2|pixel_column[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|h_count\(9),
	sload => VCC,
	ena => \inst2|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_column\(9));

-- Location: FF_X28_Y10_N8
\inst2|pixel_column[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|h_count\(8),
	sload => VCC,
	ena => \inst2|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_column\(8));

-- Location: FF_X28_Y8_N37
\inst3|bottom_cloud_x_pos[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|Add15~13_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud_x_pos\(6));

-- Location: FF_X31_Y6_N10
\inst3|bottom_cloud_x_pos[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|bottom_cloud_x_pos[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud_x_pos\(7));

-- Location: LABCELL_X29_Y7_N51
\inst3|Add7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add7~2_combout\ = ( \inst3|bottom_cloud_x_pos\(5) & ( (\inst3|bottom_cloud_x_pos\(6) & \inst3|bottom_cloud_x_pos\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_bottom_cloud_x_pos\(6),
	datad => \inst3|ALT_INV_bottom_cloud_x_pos\(7),
	dataf => \inst3|ALT_INV_bottom_cloud_x_pos\(5),
	combout => \inst3|Add7~2_combout\);

-- Location: LABCELL_X29_Y7_N0
\inst3|LessThan9~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan9~8_combout\ = ( \inst3|Add7~2_combout\ & ( (!\inst2|pixel_column\(8) & (!\inst3|bottom_cloud_x_pos\(9) & (\inst2|pixel_column\(9) & \inst3|bottom_cloud_x_pos\(8)))) # (\inst2|pixel_column\(8) & (!\inst3|bottom_cloud_x_pos\(8) & 
-- (!\inst3|bottom_cloud_x_pos\(9) $ (\inst2|pixel_column\(9))))) ) ) # ( !\inst3|Add7~2_combout\ & ( (!\inst3|bottom_cloud_x_pos\(9) & (!\inst2|pixel_column\(9) & (!\inst2|pixel_column\(8) $ (\inst3|bottom_cloud_x_pos\(8))))) # 
-- (\inst3|bottom_cloud_x_pos\(9) & (\inst2|pixel_column\(9) & (!\inst2|pixel_column\(8) $ (\inst3|bottom_cloud_x_pos\(8))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000000001001100100000000100100001001001000000000100100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud_x_pos\(9),
	datab => \inst2|ALT_INV_pixel_column\(9),
	datac => \inst2|ALT_INV_pixel_column\(8),
	datad => \inst3|ALT_INV_bottom_cloud_x_pos\(8),
	dataf => \inst3|ALT_INV_Add7~2_combout\,
	combout => \inst3|LessThan9~8_combout\);

-- Location: LABCELL_X29_Y7_N48
\inst3|LessThan9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan9~6_combout\ = ( \inst3|bottom_cloud_x_pos[7]~DUPLICATE_q\ & ( (\inst2|pixel_column\(8) & (!\inst3|bottom_cloud_x_pos\(8) $ (((\inst3|bottom_cloud_x_pos\(6) & \inst3|bottom_cloud_x_pos\(5)))))) ) ) # ( 
-- !\inst3|bottom_cloud_x_pos[7]~DUPLICATE_q\ & ( (!\inst3|bottom_cloud_x_pos\(8) & \inst2|pixel_column\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111000010000000011100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud_x_pos\(6),
	datab => \inst3|ALT_INV_bottom_cloud_x_pos\(5),
	datac => \inst3|ALT_INV_bottom_cloud_x_pos\(8),
	datad => \inst2|ALT_INV_pixel_column\(8),
	dataf => \inst3|ALT_INV_bottom_cloud_x_pos[7]~DUPLICATE_q\,
	combout => \inst3|LessThan9~6_combout\);

-- Location: LABCELL_X29_Y7_N42
\inst3|LessThan9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan9~5_combout\ = ( \inst2|pixel_column\(9) & ( \inst3|bottom_cloud_x_pos[7]~DUPLICATE_q\ & ( !\inst3|bottom_cloud_x_pos\(9) $ (((!\inst3|bottom_cloud_x_pos\(6)) # ((!\inst3|bottom_cloud_x_pos\(8)) # (!\inst3|bottom_cloud_x_pos\(5))))) ) ) ) # 
-- ( !\inst2|pixel_column\(9) & ( \inst3|bottom_cloud_x_pos[7]~DUPLICATE_q\ & ( (!\inst3|bottom_cloud_x_pos\(9) & ((!\inst3|bottom_cloud_x_pos\(6)) # ((!\inst3|bottom_cloud_x_pos\(8)) # (!\inst3|bottom_cloud_x_pos\(5))))) ) ) ) # ( \inst2|pixel_column\(9) & 
-- ( !\inst3|bottom_cloud_x_pos[7]~DUPLICATE_q\ & ( \inst3|bottom_cloud_x_pos\(9) ) ) ) # ( !\inst2|pixel_column\(9) & ( !\inst3|bottom_cloud_x_pos[7]~DUPLICATE_q\ & ( !\inst3|bottom_cloud_x_pos\(9) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100001100110011001111001100110010000011001100110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud_x_pos\(6),
	datab => \inst3|ALT_INV_bottom_cloud_x_pos\(9),
	datac => \inst3|ALT_INV_bottom_cloud_x_pos\(8),
	datad => \inst3|ALT_INV_bottom_cloud_x_pos\(5),
	datae => \inst2|ALT_INV_pixel_column\(9),
	dataf => \inst3|ALT_INV_bottom_cloud_x_pos[7]~DUPLICATE_q\,
	combout => \inst3|LessThan9~5_combout\);

-- Location: FF_X28_Y10_N53
\inst2|pixel_column[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|h_count[7]~DUPLICATE_q\,
	sload => VCC,
	ena => \inst2|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_column\(7));

-- Location: FF_X28_Y8_N19
\inst2|h_count[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add0~1_sumout\,
	sclr => \inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|h_count[6]~DUPLICATE_q\);

-- Location: FF_X28_Y10_N50
\inst2|pixel_column[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|h_count[6]~DUPLICATE_q\,
	sload => VCC,
	ena => \inst2|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_column\(6));

-- Location: FF_X28_Y10_N14
\inst2|pixel_column[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|h_count\(5),
	sload => VCC,
	ena => \inst2|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_column\(5));

-- Location: LABCELL_X29_Y6_N30
\inst3|Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add4~17_sumout\ = SUM(( \inst2|pixel_column\(5) ) + ( VCC ) + ( !VCC ))
-- \inst3|Add4~18\ = CARRY(( \inst2|pixel_column\(5) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_column\(5),
	cin => GND,
	sumout => \inst3|Add4~17_sumout\,
	cout => \inst3|Add4~18\);

-- Location: LABCELL_X29_Y6_N33
\inst3|Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add4~13_sumout\ = SUM(( \inst2|pixel_column\(6) ) + ( GND ) + ( \inst3|Add4~18\ ))
-- \inst3|Add4~14\ = CARRY(( \inst2|pixel_column\(6) ) + ( GND ) + ( \inst3|Add4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(6),
	cin => \inst3|Add4~18\,
	sumout => \inst3|Add4~13_sumout\,
	cout => \inst3|Add4~14\);

-- Location: LABCELL_X29_Y6_N36
\inst3|Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add4~9_sumout\ = SUM(( \inst2|pixel_column\(7) ) + ( GND ) + ( \inst3|Add4~14\ ))
-- \inst3|Add4~10\ = CARRY(( \inst2|pixel_column\(7) ) + ( GND ) + ( \inst3|Add4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pixel_column\(7),
	cin => \inst3|Add4~14\,
	sumout => \inst3|Add4~9_sumout\,
	cout => \inst3|Add4~10\);

-- Location: LABCELL_X29_Y6_N39
\inst3|Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add4~5_sumout\ = SUM(( \inst2|pixel_column\(8) ) + ( GND ) + ( \inst3|Add4~10\ ))
-- \inst3|Add4~6\ = CARRY(( \inst2|pixel_column\(8) ) + ( GND ) + ( \inst3|Add4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(8),
	cin => \inst3|Add4~10\,
	sumout => \inst3|Add4~5_sumout\,
	cout => \inst3|Add4~6\);

-- Location: LABCELL_X29_Y6_N42
\inst3|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add4~1_sumout\ = SUM(( \inst2|pixel_column\(9) ) + ( GND ) + ( \inst3|Add4~6\ ))
-- \inst3|Add4~2\ = CARRY(( \inst2|pixel_column\(9) ) + ( GND ) + ( \inst3|Add4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_column\(9),
	cin => \inst3|Add4~6\,
	sumout => \inst3|Add4~1_sumout\,
	cout => \inst3|Add4~2\);

-- Location: LABCELL_X29_Y6_N45
\inst3|Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add4~21_sumout\ = SUM(( GND ) + ( GND ) + ( \inst3|Add4~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst3|Add4~2\,
	sumout => \inst3|Add4~21_sumout\);

-- Location: LABCELL_X29_Y7_N3
\inst3|bottom_cloud_on~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud_on~0_combout\ = ( \inst3|bottom_cloud_x_pos\(9) & ( (!\inst3|Add4~21_sumout\ & \inst3|Add4~1_sumout\) ) ) # ( !\inst3|bottom_cloud_x_pos\(9) & ( !\inst3|Add4~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Add4~21_sumout\,
	datad => \inst3|ALT_INV_Add4~1_sumout\,
	dataf => \inst3|ALT_INV_bottom_cloud_x_pos\(9),
	combout => \inst3|bottom_cloud_on~0_combout\);

-- Location: LABCELL_X31_Y11_N27
\inst2|LessThan7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|LessThan7~1_combout\ = ( !\inst2|v_count\(9) & ( (!\inst2|v_count\(6)) # ((!\inst2|v_count[5]~DUPLICATE_q\) # ((!\inst2|v_count\(7)) # (!\inst2|v_count\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111110000000000000000011111111111111100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_v_count\(6),
	datab => \inst2|ALT_INV_v_count[5]~DUPLICATE_q\,
	datac => \inst2|ALT_INV_v_count\(7),
	datad => \inst2|ALT_INV_v_count\(8),
	datae => \inst2|ALT_INV_v_count\(9),
	combout => \inst2|LessThan7~1_combout\);

-- Location: FF_X34_Y10_N14
\inst2|pixel_row[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|v_count[8]~DUPLICATE_q\,
	sload => VCC,
	ena => \inst2|LessThan7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_row\(8));

-- Location: LABCELL_X35_Y4_N0
\inst8|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add2~25_sumout\ = SUM(( \inst8|current_state\(2) ) + ( VCC ) + ( !VCC ))
-- \inst8|Add2~26\ = CARRY(( \inst8|current_state\(2) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_current_state\(2),
	cin => GND,
	sumout => \inst8|Add2~25_sumout\,
	cout => \inst8|Add2~26\);

-- Location: LABCELL_X36_Y8_N30
\inst8|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~105_sumout\ = SUM(( \inst8|counter\(0) ) + ( VCC ) + ( !VCC ))
-- \inst8|Add0~106\ = CARRY(( \inst8|counter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_counter\(0),
	cin => GND,
	sumout => \inst8|Add0~105_sumout\,
	cout => \inst8|Add0~106\);

-- Location: FF_X36_Y8_N32
\inst8|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst8|Add0~105_sumout\,
	sclr => \inst8|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|counter\(0));

-- Location: LABCELL_X36_Y8_N33
\inst8|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~101_sumout\ = SUM(( \inst8|counter\(1) ) + ( GND ) + ( \inst8|Add0~106\ ))
-- \inst8|Add0~102\ = CARRY(( \inst8|counter\(1) ) + ( GND ) + ( \inst8|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_counter\(1),
	cin => \inst8|Add0~106\,
	sumout => \inst8|Add0~101_sumout\,
	cout => \inst8|Add0~102\);

-- Location: FF_X36_Y8_N35
\inst8|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst8|Add0~101_sumout\,
	sclr => \inst8|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|counter\(1));

-- Location: LABCELL_X36_Y8_N36
\inst8|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~97_sumout\ = SUM(( \inst8|counter\(2) ) + ( GND ) + ( \inst8|Add0~102\ ))
-- \inst8|Add0~98\ = CARRY(( \inst8|counter\(2) ) + ( GND ) + ( \inst8|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_counter\(2),
	cin => \inst8|Add0~102\,
	sumout => \inst8|Add0~97_sumout\,
	cout => \inst8|Add0~98\);

-- Location: FF_X36_Y8_N38
\inst8|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst8|Add0~97_sumout\,
	sclr => \inst8|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|counter\(2));

-- Location: LABCELL_X36_Y8_N39
\inst8|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~93_sumout\ = SUM(( \inst8|counter\(3) ) + ( GND ) + ( \inst8|Add0~98\ ))
-- \inst8|Add0~94\ = CARRY(( \inst8|counter\(3) ) + ( GND ) + ( \inst8|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_counter\(3),
	cin => \inst8|Add0~98\,
	sumout => \inst8|Add0~93_sumout\,
	cout => \inst8|Add0~94\);

-- Location: FF_X36_Y8_N41
\inst8|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst8|Add0~93_sumout\,
	sclr => \inst8|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|counter\(3));

-- Location: LABCELL_X36_Y8_N42
\inst8|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~89_sumout\ = SUM(( \inst8|counter\(4) ) + ( GND ) + ( \inst8|Add0~94\ ))
-- \inst8|Add0~90\ = CARRY(( \inst8|counter\(4) ) + ( GND ) + ( \inst8|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_counter\(4),
	cin => \inst8|Add0~94\,
	sumout => \inst8|Add0~89_sumout\,
	cout => \inst8|Add0~90\);

-- Location: FF_X36_Y8_N44
\inst8|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst8|Add0~89_sumout\,
	sclr => \inst8|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|counter\(4));

-- Location: LABCELL_X36_Y8_N45
\inst8|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~85_sumout\ = SUM(( \inst8|counter\(5) ) + ( GND ) + ( \inst8|Add0~90\ ))
-- \inst8|Add0~86\ = CARRY(( \inst8|counter\(5) ) + ( GND ) + ( \inst8|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_counter\(5),
	cin => \inst8|Add0~90\,
	sumout => \inst8|Add0~85_sumout\,
	cout => \inst8|Add0~86\);

-- Location: FF_X36_Y8_N47
\inst8|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst8|Add0~85_sumout\,
	sclr => \inst8|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|counter\(5));

-- Location: LABCELL_X36_Y8_N48
\inst8|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~81_sumout\ = SUM(( \inst8|counter\(6) ) + ( GND ) + ( \inst8|Add0~86\ ))
-- \inst8|Add0~82\ = CARRY(( \inst8|counter\(6) ) + ( GND ) + ( \inst8|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_counter\(6),
	cin => \inst8|Add0~86\,
	sumout => \inst8|Add0~81_sumout\,
	cout => \inst8|Add0~82\);

-- Location: FF_X36_Y8_N50
\inst8|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst8|Add0~81_sumout\,
	sclr => \inst8|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|counter\(6));

-- Location: LABCELL_X36_Y8_N51
\inst8|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~77_sumout\ = SUM(( \inst8|counter\(7) ) + ( GND ) + ( \inst8|Add0~82\ ))
-- \inst8|Add0~78\ = CARRY(( \inst8|counter\(7) ) + ( GND ) + ( \inst8|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_counter\(7),
	cin => \inst8|Add0~82\,
	sumout => \inst8|Add0~77_sumout\,
	cout => \inst8|Add0~78\);

-- Location: FF_X36_Y8_N53
\inst8|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst8|Add0~77_sumout\,
	sclr => \inst8|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|counter\(7));

-- Location: LABCELL_X36_Y8_N54
\inst8|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~25_sumout\ = SUM(( \inst8|counter\(8) ) + ( GND ) + ( \inst8|Add0~78\ ))
-- \inst8|Add0~26\ = CARRY(( \inst8|counter\(8) ) + ( GND ) + ( \inst8|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_counter\(8),
	cin => \inst8|Add0~78\,
	sumout => \inst8|Add0~25_sumout\,
	cout => \inst8|Add0~26\);

-- Location: FF_X36_Y8_N56
\inst8|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst8|Add0~25_sumout\,
	sclr => \inst8|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|counter\(8));

-- Location: LABCELL_X36_Y8_N57
\inst8|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~21_sumout\ = SUM(( \inst8|counter\(9) ) + ( GND ) + ( \inst8|Add0~26\ ))
-- \inst8|Add0~22\ = CARRY(( \inst8|counter\(9) ) + ( GND ) + ( \inst8|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_counter\(9),
	cin => \inst8|Add0~26\,
	sumout => \inst8|Add0~21_sumout\,
	cout => \inst8|Add0~22\);

-- Location: FF_X36_Y8_N59
\inst8|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst8|Add0~21_sumout\,
	sclr => \inst8|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|counter\(9));

-- Location: LABCELL_X36_Y7_N0
\inst8|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~29_sumout\ = SUM(( \inst8|counter[10]~DUPLICATE_q\ ) + ( GND ) + ( \inst8|Add0~22\ ))
-- \inst8|Add0~30\ = CARRY(( \inst8|counter[10]~DUPLICATE_q\ ) + ( GND ) + ( \inst8|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_counter[10]~DUPLICATE_q\,
	cin => \inst8|Add0~22\,
	sumout => \inst8|Add0~29_sumout\,
	cout => \inst8|Add0~30\);

-- Location: FF_X36_Y7_N2
\inst8|counter[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst8|Add0~29_sumout\,
	sclr => \inst8|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|counter[10]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y7_N3
\inst8|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~33_sumout\ = SUM(( \inst8|counter\(11) ) + ( GND ) + ( \inst8|Add0~30\ ))
-- \inst8|Add0~34\ = CARRY(( \inst8|counter\(11) ) + ( GND ) + ( \inst8|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_counter\(11),
	cin => \inst8|Add0~30\,
	sumout => \inst8|Add0~33_sumout\,
	cout => \inst8|Add0~34\);

-- Location: FF_X36_Y7_N5
\inst8|counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst8|Add0~33_sumout\,
	sclr => \inst8|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|counter\(11));

-- Location: LABCELL_X36_Y7_N6
\inst8|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~17_sumout\ = SUM(( \inst8|counter\(12) ) + ( GND ) + ( \inst8|Add0~34\ ))
-- \inst8|Add0~18\ = CARRY(( \inst8|counter\(12) ) + ( GND ) + ( \inst8|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_counter\(12),
	cin => \inst8|Add0~34\,
	sumout => \inst8|Add0~17_sumout\,
	cout => \inst8|Add0~18\);

-- Location: FF_X36_Y7_N8
\inst8|counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst8|Add0~17_sumout\,
	sclr => \inst8|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|counter\(12));

-- Location: LABCELL_X36_Y7_N9
\inst8|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~37_sumout\ = SUM(( \inst8|counter\(13) ) + ( GND ) + ( \inst8|Add0~18\ ))
-- \inst8|Add0~38\ = CARRY(( \inst8|counter\(13) ) + ( GND ) + ( \inst8|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_counter\(13),
	cin => \inst8|Add0~18\,
	sumout => \inst8|Add0~37_sumout\,
	cout => \inst8|Add0~38\);

-- Location: FF_X36_Y7_N10
\inst8|counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst8|Add0~37_sumout\,
	sclr => \inst8|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|counter\(13));

-- Location: LABCELL_X36_Y7_N12
\inst8|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~41_sumout\ = SUM(( \inst8|counter\(14) ) + ( GND ) + ( \inst8|Add0~38\ ))
-- \inst8|Add0~42\ = CARRY(( \inst8|counter\(14) ) + ( GND ) + ( \inst8|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_counter\(14),
	cin => \inst8|Add0~38\,
	sumout => \inst8|Add0~41_sumout\,
	cout => \inst8|Add0~42\);

-- Location: FF_X36_Y7_N14
\inst8|counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst8|Add0~41_sumout\,
	sclr => \inst8|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|counter\(14));

-- Location: LABCELL_X36_Y7_N15
\inst8|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~45_sumout\ = SUM(( \inst8|counter\(15) ) + ( GND ) + ( \inst8|Add0~42\ ))
-- \inst8|Add0~46\ = CARRY(( \inst8|counter\(15) ) + ( GND ) + ( \inst8|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_counter\(15),
	cin => \inst8|Add0~42\,
	sumout => \inst8|Add0~45_sumout\,
	cout => \inst8|Add0~46\);

-- Location: FF_X36_Y7_N16
\inst8|counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst8|Add0~45_sumout\,
	sclr => \inst8|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|counter\(15));

-- Location: LABCELL_X36_Y7_N18
\inst8|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~49_sumout\ = SUM(( \inst8|counter\(16) ) + ( GND ) + ( \inst8|Add0~46\ ))
-- \inst8|Add0~50\ = CARRY(( \inst8|counter\(16) ) + ( GND ) + ( \inst8|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_counter\(16),
	cin => \inst8|Add0~46\,
	sumout => \inst8|Add0~49_sumout\,
	cout => \inst8|Add0~50\);

-- Location: FF_X36_Y7_N20
\inst8|counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst8|Add0~49_sumout\,
	sclr => \inst8|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|counter\(16));

-- Location: LABCELL_X36_Y7_N21
\inst8|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~13_sumout\ = SUM(( \inst8|counter\(17) ) + ( GND ) + ( \inst8|Add0~50\ ))
-- \inst8|Add0~14\ = CARRY(( \inst8|counter\(17) ) + ( GND ) + ( \inst8|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_counter\(17),
	cin => \inst8|Add0~50\,
	sumout => \inst8|Add0~13_sumout\,
	cout => \inst8|Add0~14\);

-- Location: FF_X36_Y7_N22
\inst8|counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst8|Add0~13_sumout\,
	sclr => \inst8|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|counter\(17));

-- Location: LABCELL_X36_Y7_N24
\inst8|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~9_sumout\ = SUM(( \inst8|counter\(18) ) + ( GND ) + ( \inst8|Add0~14\ ))
-- \inst8|Add0~10\ = CARRY(( \inst8|counter\(18) ) + ( GND ) + ( \inst8|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_counter\(18),
	cin => \inst8|Add0~14\,
	sumout => \inst8|Add0~9_sumout\,
	cout => \inst8|Add0~10\);

-- Location: FF_X36_Y7_N25
\inst8|counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst8|Add0~9_sumout\,
	sclr => \inst8|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|counter\(18));

-- Location: LABCELL_X36_Y7_N27
\inst8|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~5_sumout\ = SUM(( \inst8|counter\(19) ) + ( GND ) + ( \inst8|Add0~10\ ))
-- \inst8|Add0~6\ = CARRY(( \inst8|counter\(19) ) + ( GND ) + ( \inst8|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_counter\(19),
	cin => \inst8|Add0~10\,
	sumout => \inst8|Add0~5_sumout\,
	cout => \inst8|Add0~6\);

-- Location: FF_X36_Y7_N28
\inst8|counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst8|Add0~5_sumout\,
	sclr => \inst8|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|counter\(19));

-- Location: LABCELL_X36_Y7_N30
\inst8|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~53_sumout\ = SUM(( \inst8|counter\(20) ) + ( GND ) + ( \inst8|Add0~6\ ))
-- \inst8|Add0~54\ = CARRY(( \inst8|counter\(20) ) + ( GND ) + ( \inst8|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_counter\(20),
	cin => \inst8|Add0~6\,
	sumout => \inst8|Add0~53_sumout\,
	cout => \inst8|Add0~54\);

-- Location: FF_X36_Y7_N32
\inst8|counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst8|Add0~53_sumout\,
	sclr => \inst8|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|counter\(20));

-- Location: LABCELL_X36_Y7_N33
\inst8|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~57_sumout\ = SUM(( \inst8|counter\(21) ) + ( GND ) + ( \inst8|Add0~54\ ))
-- \inst8|Add0~58\ = CARRY(( \inst8|counter\(21) ) + ( GND ) + ( \inst8|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_counter\(21),
	cin => \inst8|Add0~54\,
	sumout => \inst8|Add0~57_sumout\,
	cout => \inst8|Add0~58\);

-- Location: FF_X36_Y7_N35
\inst8|counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst8|Add0~57_sumout\,
	sclr => \inst8|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|counter\(21));

-- Location: LABCELL_X36_Y7_N36
\inst8|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~61_sumout\ = SUM(( \inst8|counter\(22) ) + ( GND ) + ( \inst8|Add0~58\ ))
-- \inst8|Add0~62\ = CARRY(( \inst8|counter\(22) ) + ( GND ) + ( \inst8|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_counter\(22),
	cin => \inst8|Add0~58\,
	sumout => \inst8|Add0~61_sumout\,
	cout => \inst8|Add0~62\);

-- Location: FF_X36_Y7_N38
\inst8|counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst8|Add0~61_sumout\,
	sclr => \inst8|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|counter\(22));

-- Location: LABCELL_X36_Y7_N39
\inst8|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~65_sumout\ = SUM(( \inst8|counter\(23) ) + ( GND ) + ( \inst8|Add0~62\ ))
-- \inst8|Add0~66\ = CARRY(( \inst8|counter\(23) ) + ( GND ) + ( \inst8|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_counter\(23),
	cin => \inst8|Add0~62\,
	sumout => \inst8|Add0~65_sumout\,
	cout => \inst8|Add0~66\);

-- Location: FF_X36_Y7_N41
\inst8|counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst8|Add0~65_sumout\,
	sclr => \inst8|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|counter\(23));

-- Location: LABCELL_X36_Y7_N42
\inst8|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~69_sumout\ = SUM(( \inst8|counter\(24) ) + ( GND ) + ( \inst8|Add0~66\ ))
-- \inst8|Add0~70\ = CARRY(( \inst8|counter\(24) ) + ( GND ) + ( \inst8|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_counter\(24),
	cin => \inst8|Add0~66\,
	sumout => \inst8|Add0~69_sumout\,
	cout => \inst8|Add0~70\);

-- Location: FF_X36_Y7_N44
\inst8|counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst8|Add0~69_sumout\,
	sclr => \inst8|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|counter\(24));

-- Location: LABCELL_X36_Y7_N54
\inst8|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|LessThan0~3_combout\ = ( \inst8|counter\(22) & ( \inst8|counter\(20) & ( (\inst8|counter\(24) & (\inst8|counter\(21) & \inst8|counter\(23))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_counter\(24),
	datac => \inst8|ALT_INV_counter\(21),
	datad => \inst8|ALT_INV_counter\(23),
	datae => \inst8|ALT_INV_counter\(22),
	dataf => \inst8|ALT_INV_counter\(20),
	combout => \inst8|LessThan0~3_combout\);

-- Location: LABCELL_X36_Y7_N45
\inst8|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~1_sumout\ = SUM(( \inst8|counter\(25) ) + ( GND ) + ( \inst8|Add0~70\ ))
-- \inst8|Add0~2\ = CARRY(( \inst8|counter\(25) ) + ( GND ) + ( \inst8|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_counter\(25),
	cin => \inst8|Add0~70\,
	sumout => \inst8|Add0~1_sumout\,
	cout => \inst8|Add0~2\);

-- Location: FF_X36_Y7_N46
\inst8|counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst8|Add0~1_sumout\,
	sclr => \inst8|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|counter\(25));

-- Location: LABCELL_X36_Y7_N48
\inst8|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add0~73_sumout\ = SUM(( \inst8|counter\(26) ) + ( GND ) + ( \inst8|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_counter\(26),
	cin => \inst8|Add0~2\,
	sumout => \inst8|Add0~73_sumout\);

-- Location: FF_X36_Y7_N49
\inst8|counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst8|Add0~73_sumout\,
	sclr => \inst8|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|counter\(26));

-- Location: FF_X36_Y7_N13
\inst8|counter[14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst8|Add0~41_sumout\,
	sclr => \inst8|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|counter[14]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y8_N27
\inst8|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|LessThan0~1_combout\ = ( \inst8|counter\(13) & ( (\inst8|counter\(16) & (\inst8|counter\(15) & \inst8|counter[14]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_counter\(16),
	datac => \inst8|ALT_INV_counter\(15),
	datad => \inst8|ALT_INV_counter[14]~DUPLICATE_q\,
	dataf => \inst8|ALT_INV_counter\(13),
	combout => \inst8|LessThan0~1_combout\);

-- Location: FF_X36_Y7_N4
\inst8|counter[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst8|Add0~33_sumout\,
	sclr => \inst8|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|counter[11]~DUPLICATE_q\);

-- Location: FF_X36_Y7_N1
\inst8|counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst8|Add0~29_sumout\,
	sclr => \inst8|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|counter\(10));

-- Location: LABCELL_X36_Y8_N24
\inst8|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|LessThan0~0_combout\ = ( !\inst8|counter\(10) & ( (!\inst8|counter\(9) & (!\inst8|counter\(8) & !\inst8|counter[11]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_counter\(9),
	datac => \inst8|ALT_INV_counter\(8),
	datad => \inst8|ALT_INV_counter[11]~DUPLICATE_q\,
	dataf => \inst8|ALT_INV_counter\(10),
	combout => \inst8|LessThan0~0_combout\);

-- Location: LABCELL_X36_Y8_N18
\inst8|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|LessThan0~2_combout\ = ( \inst8|LessThan0~0_combout\ & ( (\inst8|counter\(18) & (((\inst8|counter\(12) & \inst8|LessThan0~1_combout\)) # (\inst8|counter\(17)))) ) ) # ( !\inst8|LessThan0~0_combout\ & ( (\inst8|counter\(18) & 
-- ((\inst8|LessThan0~1_combout\) # (\inst8|counter\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101010101000100010101010100010001000101010001000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_counter\(18),
	datab => \inst8|ALT_INV_counter\(17),
	datac => \inst8|ALT_INV_counter\(12),
	datad => \inst8|ALT_INV_LessThan0~1_combout\,
	dataf => \inst8|ALT_INV_LessThan0~0_combout\,
	combout => \inst8|LessThan0~2_combout\);

-- Location: LABCELL_X36_Y8_N6
\inst8|LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|LessThan0~4_combout\ = ( \inst8|LessThan0~2_combout\ & ( (\inst8|counter\(26) & ((\inst8|counter\(25)) # (\inst8|LessThan0~3_combout\))) ) ) # ( !\inst8|LessThan0~2_combout\ & ( (\inst8|counter\(26) & (((\inst8|counter\(19) & 
-- \inst8|LessThan0~3_combout\)) # (\inst8|counter\(25)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011111000000000001111100000000001111110000000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_counter\(19),
	datab => \inst8|ALT_INV_LessThan0~3_combout\,
	datac => \inst8|ALT_INV_counter\(25),
	datad => \inst8|ALT_INV_counter\(26),
	dataf => \inst8|ALT_INV_LessThan0~2_combout\,
	combout => \inst8|LessThan0~4_combout\);

-- Location: FF_X35_Y4_N49
\inst8|current_state[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst8|current_state[0]~7_combout\,
	ena => \inst8|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|current_state[0]~DUPLICATE_q\);

-- Location: FF_X35_Y4_N55
\inst8|current_state[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst8|current_state~1_combout\,
	ena => \inst8|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|current_state[3]~DUPLICATE_q\);

-- Location: FF_X35_Y4_N32
\inst8|current_state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst8|current_state~2_combout\,
	ena => \inst8|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|current_state\(5));

-- Location: LABCELL_X35_Y4_N3
\inst8|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add2~21_sumout\ = SUM(( \inst8|current_state\(3) ) + ( VCC ) + ( \inst8|Add2~26\ ))
-- \inst8|Add2~22\ = CARRY(( \inst8|current_state\(3) ) + ( VCC ) + ( \inst8|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(3),
	cin => \inst8|Add2~26\,
	sumout => \inst8|Add2~21_sumout\,
	cout => \inst8|Add2~22\);

-- Location: LABCELL_X35_Y4_N6
\inst8|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add2~5_sumout\ = SUM(( VCC ) + ( !\inst8|current_state\(0) $ (\inst8|current_state\(4)) ) + ( \inst8|Add2~22\ ))
-- \inst8|Add2~6\ = CARRY(( VCC ) + ( !\inst8|current_state\(0) $ (\inst8|current_state\(4)) ) + ( \inst8|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101011010101000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(0),
	dataf => \inst8|ALT_INV_current_state\(4),
	cin => \inst8|Add2~22\,
	sumout => \inst8|Add2~5_sumout\,
	cout => \inst8|Add2~6\);

-- Location: LABCELL_X35_Y4_N9
\inst8|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add2~1_sumout\ = SUM(( !\inst8|current_state\(0) $ (\inst8|current_state\(5)) ) + ( GND ) + ( \inst8|Add2~6\ ))
-- \inst8|Add2~2\ = CARRY(( !\inst8|current_state\(0) $ (\inst8|current_state\(5)) ) + ( GND ) + ( \inst8|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(0),
	datac => \inst8|ALT_INV_current_state\(5),
	cin => \inst8|Add2~6\,
	sumout => \inst8|Add2~1_sumout\,
	cout => \inst8|Add2~2\);

-- Location: LABCELL_X36_Y8_N0
\inst8|current_state~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|current_state~0_combout\ = ( \inst8|LessThan1~1_combout\ & ( \inst8|LessThan2~0_combout\ & ( !\inst8|current_state\(0) $ (!\inst8|Add1~0_combout\ $ (!\inst8|current_state[5]~DUPLICATE_q\)) ) ) ) # ( !\inst8|LessThan1~1_combout\ & ( 
-- \inst8|LessThan2~0_combout\ & ( \inst8|Add2~1_sumout\ ) ) ) # ( \inst8|LessThan1~1_combout\ & ( !\inst8|LessThan2~0_combout\ & ( !\inst8|current_state\(0) $ (!\inst8|Add1~0_combout\ $ (!\inst8|current_state[5]~DUPLICATE_q\)) ) ) ) # ( 
-- !\inst8|LessThan1~1_combout\ & ( !\inst8|LessThan2~0_combout\ & ( !\inst8|current_state\(0) $ (\inst8|current_state[5]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010110100101100101101001011000000000111111111001011010010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(0),
	datab => \inst8|ALT_INV_Add1~0_combout\,
	datac => \inst8|ALT_INV_current_state[5]~DUPLICATE_q\,
	datad => \inst8|ALT_INV_Add2~1_sumout\,
	datae => \inst8|ALT_INV_LessThan1~1_combout\,
	dataf => \inst8|ALT_INV_LessThan2~0_combout\,
	combout => \inst8|current_state~0_combout\);

-- Location: FF_X36_Y8_N1
\inst8|current_state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst8|current_state~0_combout\,
	ena => \inst8|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|current_state\(4));

-- Location: LABCELL_X36_Y8_N9
\inst8|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add1~0_combout\ = ( \inst8|current_state\(4) & ( (\inst8|current_state[0]~DUPLICATE_q\ & \inst8|current_state[3]~DUPLICATE_q\) ) ) # ( !\inst8|current_state\(4) & ( (!\inst8|current_state[0]~DUPLICATE_q\ & \inst8|current_state[3]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	datad => \inst8|ALT_INV_current_state[3]~DUPLICATE_q\,
	dataf => \inst8|ALT_INV_current_state\(4),
	combout => \inst8|Add1~0_combout\);

-- Location: LABCELL_X36_Y8_N12
\inst8|LessThan2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|LessThan2~1_combout\ = ( \inst8|Add1~0_combout\ & ( !\inst8|current_state[5]~DUPLICATE_q\ $ (\inst8|current_state[0]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state[5]~DUPLICATE_q\,
	datab => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	dataf => \inst8|ALT_INV_Add1~0_combout\,
	combout => \inst8|LessThan2~1_combout\);

-- Location: LABCELL_X35_Y4_N12
\inst8|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add2~9_sumout\ = SUM(( !\inst8|current_state\(6) $ (\inst8|current_state\(0)) ) + ( GND ) + ( \inst8|Add2~2\ ))
-- \inst8|Add2~10\ = CARRY(( !\inst8|current_state\(6) $ (\inst8|current_state\(0)) ) + ( GND ) + ( \inst8|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(6),
	datac => \inst8|ALT_INV_current_state\(0),
	cin => \inst8|Add2~2\,
	sumout => \inst8|Add2~9_sumout\,
	cout => \inst8|Add2~10\);

-- Location: LABCELL_X35_Y4_N15
\inst8|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add2~13_sumout\ = SUM(( \inst8|current_state\(7) ) + ( VCC ) + ( \inst8|Add2~10\ ))
-- \inst8|Add2~14\ = CARRY(( \inst8|current_state\(7) ) + ( VCC ) + ( \inst8|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state\(7),
	cin => \inst8|Add2~10\,
	sumout => \inst8|Add2~13_sumout\,
	cout => \inst8|Add2~14\);

-- Location: LABCELL_X35_Y4_N39
\inst8|current_state~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|current_state~3_combout\ = ( \inst8|current_state\(0) & ( !\inst8|current_state\(7) $ (((!\inst8|Add1~1_combout\) # (!\inst8|LessThan1~1_combout\))) ) ) # ( !\inst8|current_state\(0) & ( (!\inst8|Add1~1_combout\ & (\inst8|current_state\(7) & 
-- ((\inst8|Add2~13_sumout\) # (\inst8|LessThan1~1_combout\)))) # (\inst8|Add1~1_combout\ & (!\inst8|LessThan1~1_combout\ $ (((!\inst8|current_state\(7)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101101110000100010110111000010001111011100001000111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_Add1~1_combout\,
	datab => \inst8|ALT_INV_LessThan1~1_combout\,
	datac => \inst8|ALT_INV_Add2~13_sumout\,
	datad => \inst8|ALT_INV_current_state\(7),
	dataf => \inst8|ALT_INV_current_state\(0),
	combout => \inst8|current_state~3_combout\);

-- Location: FF_X35_Y4_N41
\inst8|current_state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst8|current_state~3_combout\,
	ena => \inst8|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|current_state\(6));

-- Location: LABCELL_X35_Y4_N30
\inst8|current_state~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|current_state~2_combout\ = ( \inst8|current_state\(7) & ( \inst8|current_state\(6) & ( (!\inst8|LessThan1~1_combout\ & (((\inst8|LessThan2~1_combout\ & \inst8|Add2~9_sumout\)) # (\inst8|current_state\(0)))) # (\inst8|LessThan1~1_combout\ & 
-- (!\inst8|current_state\(0) $ ((\inst8|LessThan2~1_combout\)))) ) ) ) # ( !\inst8|current_state\(7) & ( \inst8|current_state\(6) & ( !\inst8|current_state\(0) $ (((!\inst8|LessThan1~1_combout\) # (\inst8|LessThan2~1_combout\))) ) ) ) # ( 
-- \inst8|current_state\(7) & ( !\inst8|current_state\(6) & ( (!\inst8|LessThan1~1_combout\ & (!\inst8|current_state\(0) & ((\inst8|Add2~9_sumout\)))) # (\inst8|LessThan1~1_combout\ & (!\inst8|current_state\(0) $ ((!\inst8|LessThan2~1_combout\)))) ) ) ) # ( 
-- !\inst8|current_state\(7) & ( !\inst8|current_state\(6) & ( !\inst8|current_state\(0) $ (((\inst8|LessThan1~1_combout\ & !\inst8|LessThan2~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001101010011010000100101001101001100101011001010110010101101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(0),
	datab => \inst8|ALT_INV_LessThan1~1_combout\,
	datac => \inst8|ALT_INV_LessThan2~1_combout\,
	datad => \inst8|ALT_INV_Add2~9_sumout\,
	datae => \inst8|ALT_INV_current_state\(7),
	dataf => \inst8|ALT_INV_current_state\(6),
	combout => \inst8|current_state~2_combout\);

-- Location: FF_X35_Y4_N31
\inst8|current_state[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst8|current_state~2_combout\,
	ena => \inst8|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|current_state[5]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y8_N15
\inst8|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add1~1_combout\ = ( \inst8|Add1~0_combout\ & ( (!\inst8|current_state[5]~DUPLICATE_q\ & (\inst8|current_state[0]~DUPLICATE_q\ & !\inst8|current_state\(6))) # (\inst8|current_state[5]~DUPLICATE_q\ & (!\inst8|current_state[0]~DUPLICATE_q\ & 
-- \inst8|current_state\(6))) ) ) # ( !\inst8|Add1~0_combout\ & ( !\inst8|current_state[0]~DUPLICATE_q\ $ (!\inst8|current_state\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110000100100001001000010010000100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state[5]~DUPLICATE_q\,
	datab => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	datac => \inst8|ALT_INV_current_state\(6),
	dataf => \inst8|ALT_INV_Add1~0_combout\,
	combout => \inst8|Add1~1_combout\);

-- Location: LABCELL_X35_Y4_N18
\inst8|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|Add2~17_sumout\ = SUM(( !\inst8|current_state\(0) ) + ( VCC ) + ( \inst8|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state\(0),
	cin => \inst8|Add2~14\,
	sumout => \inst8|Add2~17_sumout\);

-- Location: LABCELL_X35_Y4_N36
\inst8|current_state~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|current_state~4_combout\ = ( \inst8|current_state\(0) & ( (\inst8|LessThan1~1_combout\ & ((!\inst8|Add1~1_combout\) # (\inst8|current_state\(7)))) ) ) # ( !\inst8|current_state\(0) & ( (!\inst8|Add1~1_combout\ & (!\inst8|LessThan1~1_combout\ & 
-- ((!\inst8|current_state\(7)) # (\inst8|Add2~17_sumout\)))) # (\inst8|Add1~1_combout\ & ((!\inst8|LessThan1~1_combout\) # ((!\inst8|current_state\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110101001100110111010100110000100010001100110010001000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_Add1~1_combout\,
	datab => \inst8|ALT_INV_LessThan1~1_combout\,
	datac => \inst8|ALT_INV_Add2~17_sumout\,
	datad => \inst8|ALT_INV_current_state\(7),
	dataf => \inst8|ALT_INV_current_state\(0),
	combout => \inst8|current_state~4_combout\);

-- Location: FF_X35_Y4_N37
\inst8|current_state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst8|current_state~4_combout\,
	ena => \inst8|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|current_state\(7));

-- Location: LABCELL_X36_Y8_N21
\inst8|LessThan2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|LessThan2~0_combout\ = ( !\inst8|Add1~1_combout\ & ( (!\inst8|current_state[0]~DUPLICATE_q\ & \inst8|current_state\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	datad => \inst8|ALT_INV_current_state\(7),
	dataf => \inst8|ALT_INV_Add1~1_combout\,
	combout => \inst8|LessThan2~0_combout\);

-- Location: LABCELL_X35_Y5_N33
\inst8|current_state~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|current_state~6_combout\ = ( \inst8|LessThan2~0_combout\ & ( \inst8|Add2~25_sumout\ ) ) # ( !\inst8|LessThan2~0_combout\ & ( \inst8|current_state\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(2),
	datab => \inst8|ALT_INV_Add2~25_sumout\,
	dataf => \inst8|ALT_INV_LessThan2~0_combout\,
	combout => \inst8|current_state~6_combout\);

-- Location: FF_X35_Y5_N34
\inst8|current_state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst8|current_state~6_combout\,
	ena => \inst8|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|current_state\(1));

-- Location: LABCELL_X35_Y4_N48
\inst8|current_state[0]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|current_state[0]~7_combout\ = !\inst8|current_state\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_current_state\(1),
	combout => \inst8|current_state[0]~7_combout\);

-- Location: FF_X35_Y4_N50
\inst8|current_state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst8|current_state[0]~7_combout\,
	ena => \inst8|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|current_state\(0));

-- Location: LABCELL_X35_Y4_N42
\inst8|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|LessThan1~0_combout\ = ( \inst8|current_state\(2) & ( (\inst8|current_state\(3) & \inst8|current_state\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(3),
	datad => \inst8|ALT_INV_current_state\(1),
	dataf => \inst8|ALT_INV_current_state\(2),
	combout => \inst8|LessThan1~0_combout\);

-- Location: LABCELL_X35_Y4_N24
\inst8|LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|LessThan1~1_combout\ = ( !\inst8|current_state\(7) & ( \inst8|current_state\(5) & ( \inst8|current_state\(0) ) ) ) # ( \inst8|current_state\(7) & ( !\inst8|current_state\(5) & ( (\inst8|current_state\(0) & (!\inst8|current_state\(4) & 
-- (!\inst8|current_state\(6) & !\inst8|LessThan1~0_combout\))) ) ) ) # ( !\inst8|current_state\(7) & ( !\inst8|current_state\(5) & ( \inst8|current_state\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010000000000000001010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(0),
	datab => \inst8|ALT_INV_current_state\(4),
	datac => \inst8|ALT_INV_current_state\(6),
	datad => \inst8|ALT_INV_LessThan1~0_combout\,
	datae => \inst8|ALT_INV_current_state\(7),
	dataf => \inst8|ALT_INV_current_state\(5),
	combout => \inst8|LessThan1~1_combout\);

-- Location: LABCELL_X35_Y4_N54
\inst8|current_state~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|current_state~1_combout\ = ( \inst8|current_state\(3) & ( \inst8|current_state\(0) & ( (!\inst8|LessThan1~1_combout\ & ((!\inst8|LessThan2~0_combout\ & (\inst8|current_state\(4))) # (\inst8|LessThan2~0_combout\ & ((\inst8|Add2~5_sumout\))))) # 
-- (\inst8|LessThan1~1_combout\ & (!\inst8|current_state\(4))) ) ) ) # ( !\inst8|current_state\(3) & ( \inst8|current_state\(0) & ( (!\inst8|LessThan1~1_combout\ & ((!\inst8|LessThan2~0_combout\ & (\inst8|current_state\(4))) # (\inst8|LessThan2~0_combout\ & 
-- ((\inst8|Add2~5_sumout\))))) # (\inst8|LessThan1~1_combout\ & (\inst8|current_state\(4))) ) ) ) # ( \inst8|current_state\(3) & ( !\inst8|current_state\(0) & ( (!\inst8|LessThan1~1_combout\ & ((!\inst8|LessThan2~0_combout\ & (!\inst8|current_state\(4))) # 
-- (\inst8|LessThan2~0_combout\ & ((\inst8|Add2~5_sumout\))))) # (\inst8|LessThan1~1_combout\ & (\inst8|current_state\(4))) ) ) ) # ( !\inst8|current_state\(3) & ( !\inst8|current_state\(0) & ( (!\inst8|LessThan1~1_combout\ & ((!\inst8|LessThan2~0_combout\ & 
-- (!\inst8|current_state\(4))) # (\inst8|LessThan2~0_combout\ & ((\inst8|Add2~5_sumout\))))) # (\inst8|LessThan1~1_combout\ & (!\inst8|current_state\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010011001110100100011001101100110001001110110110010001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_LessThan1~1_combout\,
	datab => \inst8|ALT_INV_current_state\(4),
	datac => \inst8|ALT_INV_LessThan2~0_combout\,
	datad => \inst8|ALT_INV_Add2~5_sumout\,
	datae => \inst8|ALT_INV_current_state\(3),
	dataf => \inst8|ALT_INV_current_state\(0),
	combout => \inst8|current_state~1_combout\);

-- Location: FF_X35_Y4_N56
\inst8|current_state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst8|current_state~1_combout\,
	ena => \inst8|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|current_state\(3));

-- Location: LABCELL_X35_Y4_N45
\inst8|current_state~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|current_state~5_combout\ = ( \inst8|LessThan2~0_combout\ & ( (!\inst8|LessThan1~1_combout\ & ((\inst8|Add2~21_sumout\))) # (\inst8|LessThan1~1_combout\ & (!\inst8|current_state\(3))) ) ) # ( !\inst8|LessThan2~0_combout\ & ( 
-- !\inst8|current_state\(3) $ (!\inst8|LessThan1~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011000100010111011100010001011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(3),
	datab => \inst8|ALT_INV_LessThan1~1_combout\,
	datad => \inst8|ALT_INV_Add2~21_sumout\,
	dataf => \inst8|ALT_INV_LessThan2~0_combout\,
	combout => \inst8|current_state~5_combout\);

-- Location: FF_X35_Y4_N46
\inst8|current_state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst8|current_state~5_combout\,
	ena => \inst8|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|current_state\(2));

-- Location: LABCELL_X29_Y10_N33
\inst3|Add9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add9~0_combout\ = ( \inst8|current_state\(7) & ( \inst8|current_state\(4) & ( (\inst8|current_state[5]~DUPLICATE_q\ & (\inst8|current_state\(6) & ((\inst8|current_state[3]~DUPLICATE_q\) # (\inst8|current_state\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(2),
	datab => \inst8|ALT_INV_current_state[5]~DUPLICATE_q\,
	datac => \inst8|ALT_INV_current_state\(6),
	datad => \inst8|ALT_INV_current_state[3]~DUPLICATE_q\,
	datae => \inst8|ALT_INV_current_state\(7),
	dataf => \inst8|ALT_INV_current_state\(4),
	combout => \inst3|Add9~0_combout\);

-- Location: LABCELL_X26_Y10_N6
\inst3|LessThan11~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan11~6_combout\ = ( !\inst3|Add9~0_combout\ & ( !\inst2|pixel_row\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_row\(8),
	dataf => \inst3|ALT_INV_Add9~0_combout\,
	combout => \inst3|LessThan11~6_combout\);

-- Location: LABCELL_X29_Y7_N54
\inst3|LessThan9~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan9~7_combout\ = ( \inst2|pixel_column\(9) & ( \inst3|bottom_cloud_x_pos\(6) & ( (!\inst3|bottom_cloud_x_pos\(9) & ((!\inst3|bottom_cloud_x_pos[7]~DUPLICATE_q\) # ((!\inst3|bottom_cloud_x_pos\(8)) # (!\inst3|bottom_cloud_x_pos\(5))))) ) ) ) # 
-- ( \inst2|pixel_column\(9) & ( !\inst3|bottom_cloud_x_pos\(6) & ( !\inst3|bottom_cloud_x_pos\(9) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001100110011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud_x_pos[7]~DUPLICATE_q\,
	datab => \inst3|ALT_INV_bottom_cloud_x_pos\(9),
	datac => \inst3|ALT_INV_bottom_cloud_x_pos\(8),
	datad => \inst3|ALT_INV_bottom_cloud_x_pos\(5),
	datae => \inst2|ALT_INV_pixel_column\(9),
	dataf => \inst3|ALT_INV_bottom_cloud_x_pos\(6),
	combout => \inst3|LessThan9~7_combout\);

-- Location: FF_X31_Y6_N29
\inst3|bottom_cloud_x_pos[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|Add15~33_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud_x_pos\(10));

-- Location: LABCELL_X31_Y6_N57
\inst3|Add15~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add15~33_sumout\ = SUM(( \inst3|bottom_cloud_x_pos\(10) ) + ( VCC ) + ( \inst3|Add15~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_bottom_cloud_x_pos\(10),
	cin => \inst3|Add15~2\,
	sumout => \inst3|Add15~33_sumout\);

-- Location: FF_X31_Y6_N28
\inst3|bottom_cloud_x_pos[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|Add15~33_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud_x_pos[10]~DUPLICATE_q\);

-- Location: LABCELL_X29_Y7_N6
\inst3|bottom_cloud_on~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud_on~1_combout\ = ( !\inst3|LessThan9~7_combout\ & ( !\inst3|bottom_cloud_x_pos[10]~DUPLICATE_q\ & ( (\inst3|bottom_cloud_on~0_combout\ & (!\inst3|LessThan11~6_combout\ & ((!\inst3|LessThan9~6_combout\) # 
-- (!\inst3|LessThan9~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan9~6_combout\,
	datab => \inst3|ALT_INV_LessThan9~5_combout\,
	datac => \inst3|ALT_INV_bottom_cloud_on~0_combout\,
	datad => \inst3|ALT_INV_LessThan11~6_combout\,
	datae => \inst3|ALT_INV_LessThan9~7_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud_x_pos[10]~DUPLICATE_q\,
	combout => \inst3|bottom_cloud_on~1_combout\);

-- Location: LABCELL_X26_Y10_N51
\inst3|LessThan11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan11~0_combout\ = ( \inst3|Add9~0_combout\ & ( \inst2|pixel_row\(8) ) ) # ( !\inst3|Add9~0_combout\ & ( !\inst2|pixel_row\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pixel_row\(8),
	dataf => \inst3|ALT_INV_Add9~0_combout\,
	combout => \inst3|LessThan11~0_combout\);

-- Location: FF_X31_Y11_N49
\inst2|v_count[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add1~17_sumout\,
	sclr => \inst2|process_0~7_combout\,
	ena => \inst2|v_count[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|v_count[6]~DUPLICATE_q\);

-- Location: FF_X26_Y10_N32
\inst2|pixel_row[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|v_count[6]~DUPLICATE_q\,
	sload => VCC,
	ena => \inst2|LessThan7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_row\(6));

-- Location: FF_X26_Y10_N8
\inst2|pixel_row[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|v_count\(5),
	sload => VCC,
	ena => \inst2|LessThan7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_row\(5));

-- Location: FF_X25_Y10_N2
\inst2|pixel_row[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|v_count\(4),
	sload => VCC,
	ena => \inst2|LessThan7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_row\(4));

-- Location: FF_X31_Y10_N5
\inst2|pixel_row[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|v_count[3]~DUPLICATE_q\,
	sload => VCC,
	ena => \inst2|LessThan7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_row\(3));

-- Location: FF_X25_Y10_N23
\inst2|pixel_row[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|v_count\(2),
	sload => VCC,
	ena => \inst2|LessThan7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_row\(2));

-- Location: FF_X26_Y10_N17
\inst2|pixel_row[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|v_count\(1),
	sload => VCC,
	ena => \inst2|LessThan7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_row\(1));

-- Location: FF_X26_Y10_N53
\inst2|pixel_row[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|v_count\(0),
	sload => VCC,
	ena => \inst2|LessThan7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_row\(0));

-- Location: LABCELL_X25_Y10_N30
\inst3|Add6~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add6~38_cout\ = CARRY(( !\inst8|current_state[0]~DUPLICATE_q\ ) + ( \inst2|pixel_row\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	datac => \inst2|ALT_INV_pixel_row\(0),
	cin => GND,
	cout => \inst3|Add6~38_cout\);

-- Location: LABCELL_X25_Y10_N33
\inst3|Add6~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add6~34_cout\ = CARRY(( \inst2|pixel_row\(1) ) + ( \inst8|current_state\(1) ) + ( \inst3|Add6~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(1),
	datad => \inst2|ALT_INV_pixel_row\(1),
	cin => \inst3|Add6~38_cout\,
	cout => \inst3|Add6~34_cout\);

-- Location: LABCELL_X25_Y10_N36
\inst3|Add6~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add6~30_cout\ = CARRY(( \inst8|current_state\(2) ) + ( \inst2|pixel_row\(2) ) + ( \inst3|Add6~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_current_state\(2),
	datac => \inst2|ALT_INV_pixel_row\(2),
	cin => \inst3|Add6~34_cout\,
	cout => \inst3|Add6~30_cout\);

-- Location: LABCELL_X25_Y10_N39
\inst3|Add6~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add6~26_cout\ = CARRY(( \inst8|current_state[3]~DUPLICATE_q\ ) + ( \inst2|pixel_row\(3) ) + ( \inst3|Add6~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(3),
	datad => \inst8|ALT_INV_current_state[3]~DUPLICATE_q\,
	cin => \inst3|Add6~30_cout\,
	cout => \inst3|Add6~26_cout\);

-- Location: LABCELL_X25_Y10_N42
\inst3|Add6~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add6~22_cout\ = CARRY(( \inst8|current_state\(4) ) + ( \inst2|pixel_row\(4) ) + ( \inst3|Add6~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(4),
	datac => \inst2|ALT_INV_pixel_row\(4),
	cin => \inst3|Add6~26_cout\,
	cout => \inst3|Add6~22_cout\);

-- Location: LABCELL_X25_Y10_N45
\inst3|Add6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add6~5_sumout\ = SUM(( \inst2|pixel_row\(5) ) + ( \inst8|current_state[5]~DUPLICATE_q\ ) + ( \inst3|Add6~22_cout\ ))
-- \inst3|Add6~6\ = CARRY(( \inst2|pixel_row\(5) ) + ( \inst8|current_state[5]~DUPLICATE_q\ ) + ( \inst3|Add6~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|ALT_INV_pixel_row\(5),
	dataf => \inst8|ALT_INV_current_state[5]~DUPLICATE_q\,
	cin => \inst3|Add6~22_cout\,
	sumout => \inst3|Add6~5_sumout\,
	cout => \inst3|Add6~6\);

-- Location: LABCELL_X25_Y10_N48
\inst3|Add6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add6~9_sumout\ = SUM(( \inst8|current_state\(6) ) + ( \inst2|pixel_row\(6) ) + ( \inst3|Add6~6\ ))
-- \inst3|Add6~10\ = CARRY(( \inst8|current_state\(6) ) + ( \inst2|pixel_row\(6) ) + ( \inst3|Add6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_current_state\(6),
	dataf => \inst2|ALT_INV_pixel_row\(6),
	cin => \inst3|Add6~6\,
	sumout => \inst3|Add6~9_sumout\,
	cout => \inst3|Add6~10\);

-- Location: FF_X26_Y10_N20
\inst2|pixel_row[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|v_count\(7),
	sload => VCC,
	ena => \inst2|LessThan7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_row\(7));

-- Location: LABCELL_X25_Y10_N51
\inst3|Add6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add6~13_sumout\ = SUM(( \inst8|current_state\(7) ) + ( \inst2|pixel_row\(7) ) + ( \inst3|Add6~10\ ))
-- \inst3|Add6~14\ = CARRY(( \inst8|current_state\(7) ) + ( \inst2|pixel_row\(7) ) + ( \inst3|Add6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(7),
	datac => \inst2|ALT_INV_pixel_row\(7),
	cin => \inst3|Add6~10\,
	sumout => \inst3|Add6~13_sumout\,
	cout => \inst3|Add6~14\);

-- Location: LABCELL_X25_Y10_N54
\inst3|Add6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add6~17_sumout\ = SUM(( \inst2|pixel_row\(8) ) + ( GND ) + ( \inst3|Add6~14\ ))
-- \inst3|Add6~18\ = CARRY(( \inst2|pixel_row\(8) ) + ( GND ) + ( \inst3|Add6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_row\(8),
	cin => \inst3|Add6~14\,
	sumout => \inst3|Add6~17_sumout\,
	cout => \inst3|Add6~18\);

-- Location: LABCELL_X25_Y10_N57
\inst3|Add6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add6~1_sumout\ = SUM(( GND ) + ( GND ) + ( \inst3|Add6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst3|Add6~18\,
	sumout => \inst3|Add6~1_sumout\);

-- Location: LABCELL_X25_Y10_N27
\inst3|LessThan10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan10~0_combout\ = ( \inst3|Add6~13_sumout\ & ( (\inst3|Add6~9_sumout\ & (\inst3|Add6~5_sumout\ & (!\inst3|Add6~1_sumout\ & \inst3|Add6~17_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add6~9_sumout\,
	datab => \inst3|ALT_INV_Add6~5_sumout\,
	datac => \inst3|ALT_INV_Add6~1_sumout\,
	datad => \inst3|ALT_INV_Add6~17_sumout\,
	dataf => \inst3|ALT_INV_Add6~13_sumout\,
	combout => \inst3|LessThan10~0_combout\);

-- Location: MLABCELL_X34_Y9_N33
\inst3|Add9~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add9~3_combout\ = ( \inst8|current_state[3]~DUPLICATE_q\ & ( !\inst8|current_state\(4) ) ) # ( !\inst8|current_state[3]~DUPLICATE_q\ & ( !\inst8|current_state\(2) $ (!\inst8|current_state\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(2),
	datad => \inst8|ALT_INV_current_state\(4),
	dataf => \inst8|ALT_INV_current_state[3]~DUPLICATE_q\,
	combout => \inst3|Add9~3_combout\);

-- Location: LABCELL_X35_Y4_N51
\inst3|Add9~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add9~4_combout\ = !\inst8|current_state\(3) $ (!\inst8|current_state\(2))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101001011010010110100101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(3),
	datac => \inst8|ALT_INV_current_state\(2),
	combout => \inst3|Add9~4_combout\);

-- Location: MLABCELL_X34_Y9_N42
\inst3|LessThan11~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan11~3_combout\ = ( \inst8|current_state\(2) & ( \inst2|pixel_row\(1) & ( (!\inst2|pixel_row\(2)) # ((!\inst8|current_state\(1) & (!\inst2|pixel_row\(0) & \inst8|current_state[0]~DUPLICATE_q\))) ) ) ) # ( !\inst8|current_state\(2) & ( 
-- \inst2|pixel_row\(1) & ( (!\inst2|pixel_row\(2) & (!\inst8|current_state\(1) & (!\inst2|pixel_row\(0) & \inst8|current_state[0]~DUPLICATE_q\))) ) ) ) # ( \inst8|current_state\(2) & ( !\inst2|pixel_row\(1) & ( (!\inst2|pixel_row\(2)) # 
-- ((!\inst8|current_state\(1)) # ((!\inst2|pixel_row\(0) & \inst8|current_state[0]~DUPLICATE_q\))) ) ) ) # ( !\inst8|current_state\(2) & ( !\inst2|pixel_row\(1) & ( (!\inst2|pixel_row\(2) & ((!\inst8|current_state\(1)) # ((!\inst2|pixel_row\(0) & 
-- \inst8|current_state[0]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010101000111011101111111000000000100000001010101011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(2),
	datab => \inst8|ALT_INV_current_state\(1),
	datac => \inst2|ALT_INV_pixel_row\(0),
	datad => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	datae => \inst8|ALT_INV_current_state\(2),
	dataf => \inst2|ALT_INV_pixel_row\(1),
	combout => \inst3|LessThan11~3_combout\);

-- Location: LABCELL_X25_Y10_N9
\inst3|LessThan11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan11~2_combout\ = ( \inst8|current_state\(2) & ( !\inst8|current_state\(4) $ (!\inst8|current_state[5]~DUPLICATE_q\ $ (!\inst2|pixel_row\(5))) ) ) # ( !\inst8|current_state\(2) & ( !\inst8|current_state[5]~DUPLICATE_q\ $ 
-- (!\inst2|pixel_row\(5) $ (((!\inst8|current_state\(4)) # (!\inst8|current_state[3]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100100110110110010010011011010011001011001101001100101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(4),
	datab => \inst8|ALT_INV_current_state[5]~DUPLICATE_q\,
	datac => \inst8|ALT_INV_current_state[3]~DUPLICATE_q\,
	datad => \inst2|ALT_INV_pixel_row\(5),
	dataf => \inst8|ALT_INV_current_state\(2),
	combout => \inst3|LessThan11~2_combout\);

-- Location: MLABCELL_X34_Y9_N18
\inst3|LessThan11~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan11~4_combout\ = ( \inst2|pixel_row\(3) & ( !\inst3|LessThan11~2_combout\ & ( (!\inst3|Add9~3_combout\ & ((!\inst2|pixel_row\(4)) # ((\inst3|Add9~4_combout\ & \inst3|LessThan11~3_combout\)))) # (\inst3|Add9~3_combout\ & 
-- (!\inst2|pixel_row\(4) & (\inst3|Add9~4_combout\ & \inst3|LessThan11~3_combout\))) ) ) ) # ( !\inst2|pixel_row\(3) & ( !\inst3|LessThan11~2_combout\ & ( (!\inst3|Add9~3_combout\ & ((!\inst2|pixel_row\(4)) # ((\inst3|LessThan11~3_combout\) # 
-- (\inst3|Add9~4_combout\)))) # (\inst3|Add9~3_combout\ & (!\inst2|pixel_row\(4) & ((\inst3|LessThan11~3_combout\) # (\inst3|Add9~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111011101110100010001000111000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add9~3_combout\,
	datab => \inst2|ALT_INV_pixel_row\(4),
	datac => \inst3|ALT_INV_Add9~4_combout\,
	datad => \inst3|ALT_INV_LessThan11~3_combout\,
	datae => \inst2|ALT_INV_pixel_row\(3),
	dataf => \inst3|ALT_INV_LessThan11~2_combout\,
	combout => \inst3|LessThan11~4_combout\);

-- Location: LABCELL_X25_Y10_N6
\inst3|Add9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add9~2_combout\ = ( \inst8|current_state\(2) & ( !\inst8|current_state\(6) $ (((\inst8|current_state\(4) & \inst8|current_state[5]~DUPLICATE_q\))) ) ) # ( !\inst8|current_state\(2) & ( !\inst8|current_state\(6) $ (((\inst8|current_state\(4) & 
-- (\inst8|current_state[5]~DUPLICATE_q\ & \inst8|current_state[3]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011100001111100001110000111100001111000011110000111100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(4),
	datab => \inst8|ALT_INV_current_state[5]~DUPLICATE_q\,
	datac => \inst8|ALT_INV_current_state\(6),
	datad => \inst8|ALT_INV_current_state[3]~DUPLICATE_q\,
	dataf => \inst8|ALT_INV_current_state\(2),
	combout => \inst3|Add9~2_combout\);

-- Location: LABCELL_X25_Y10_N0
\inst3|Add9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add9~1_combout\ = ( \inst8|current_state\(4) & ( \inst8|current_state\(2) & ( !\inst8|current_state\(7) $ (((\inst8|current_state\(6) & \inst8|current_state[5]~DUPLICATE_q\))) ) ) ) # ( !\inst8|current_state\(4) & ( \inst8|current_state\(2) & ( 
-- !\inst8|current_state\(7) ) ) ) # ( \inst8|current_state\(4) & ( !\inst8|current_state\(2) & ( !\inst8|current_state\(7) $ (((\inst8|current_state\(6) & (\inst8|current_state[3]~DUPLICATE_q\ & \inst8|current_state[5]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\inst8|current_state\(4) & ( !\inst8|current_state\(2) & ( !\inst8|current_state\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001110000111110000111100001111000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(6),
	datab => \inst8|ALT_INV_current_state[3]~DUPLICATE_q\,
	datac => \inst8|ALT_INV_current_state\(7),
	datad => \inst8|ALT_INV_current_state[5]~DUPLICATE_q\,
	datae => \inst8|ALT_INV_current_state\(4),
	dataf => \inst8|ALT_INV_current_state\(2),
	combout => \inst3|Add9~1_combout\);

-- Location: LABCELL_X25_Y10_N15
\inst3|LessThan11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan11~1_combout\ = ( \inst8|current_state[5]~DUPLICATE_q\ & ( (!\inst2|pixel_row\(5) & (\inst8|current_state\(4) & ((\inst8|current_state[3]~DUPLICATE_q\) # (\inst8|current_state\(2))))) ) ) # ( !\inst8|current_state[5]~DUPLICATE_q\ & ( 
-- (!\inst2|pixel_row\(5) & ((!\inst8|current_state\(4)) # ((!\inst8|current_state\(2) & !\inst8|current_state[3]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010000000101010101000000000000000001010100000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(5),
	datab => \inst8|ALT_INV_current_state\(2),
	datac => \inst8|ALT_INV_current_state[3]~DUPLICATE_q\,
	datad => \inst8|ALT_INV_current_state\(4),
	dataf => \inst8|ALT_INV_current_state[5]~DUPLICATE_q\,
	combout => \inst3|LessThan11~1_combout\);

-- Location: LABCELL_X25_Y10_N18
\inst3|LessThan11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan11~5_combout\ = ( \inst3|Add9~1_combout\ & ( \inst3|LessThan11~1_combout\ & ( (\inst2|pixel_row\(6) & (\inst2|pixel_row\(7) & !\inst3|Add9~2_combout\)) ) ) ) # ( !\inst3|Add9~1_combout\ & ( \inst3|LessThan11~1_combout\ & ( 
-- ((\inst2|pixel_row\(6) & !\inst3|Add9~2_combout\)) # (\inst2|pixel_row\(7)) ) ) ) # ( \inst3|Add9~1_combout\ & ( !\inst3|LessThan11~1_combout\ & ( (\inst2|pixel_row\(7) & ((!\inst2|pixel_row\(6) & (!\inst3|LessThan11~4_combout\ & !\inst3|Add9~2_combout\)) 
-- # (\inst2|pixel_row\(6) & ((!\inst3|LessThan11~4_combout\) # (!\inst3|Add9~2_combout\))))) ) ) ) # ( !\inst3|Add9~1_combout\ & ( !\inst3|LessThan11~1_combout\ & ( ((!\inst2|pixel_row\(6) & (!\inst3|LessThan11~4_combout\ & !\inst3|Add9~2_combout\)) # 
-- (\inst2|pixel_row\(6) & ((!\inst3|LessThan11~4_combout\) # (!\inst3|Add9~2_combout\)))) # (\inst2|pixel_row\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111101001111000011010000010001011111000011110000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(6),
	datab => \inst3|ALT_INV_LessThan11~4_combout\,
	datac => \inst2|ALT_INV_pixel_row\(7),
	datad => \inst3|ALT_INV_Add9~2_combout\,
	datae => \inst3|ALT_INV_Add9~1_combout\,
	dataf => \inst3|ALT_INV_LessThan11~1_combout\,
	combout => \inst3|LessThan11~5_combout\);

-- Location: MLABCELL_X28_Y6_N30
\inst3|Add7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add7~1_combout\ = ( \inst3|bottom_cloud_x_pos\(5) & ( !\inst3|bottom_cloud_x_pos\(6) ) ) # ( !\inst3|bottom_cloud_x_pos\(5) & ( \inst3|bottom_cloud_x_pos\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_bottom_cloud_x_pos\(6),
	dataf => \inst3|ALT_INV_bottom_cloud_x_pos\(5),
	combout => \inst3|Add7~1_combout\);

-- Location: LABCELL_X32_Y6_N54
\inst3|LessThan9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan9~0_combout\ = ( \inst2|pixel_column\(5) & ( \inst3|bottom_cloud_x_pos\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst2|ALT_INV_pixel_column\(5),
	dataf => \inst3|ALT_INV_bottom_cloud_x_pos\(5),
	combout => \inst3|LessThan9~0_combout\);

-- Location: FF_X28_Y8_N4
\inst2|h_count[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add0~21_sumout\,
	sclr => \inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|h_count[1]~DUPLICATE_q\);

-- Location: FF_X32_Y10_N11
\inst2|pixel_column[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|h_count[1]~DUPLICATE_q\,
	sload => VCC,
	ena => \inst2|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_column\(1));

-- Location: FF_X28_Y8_N7
\inst2|h_count[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|Add0~13_sumout\,
	sclr => \inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|h_count[2]~DUPLICATE_q\);

-- Location: FF_X31_Y8_N8
\inst2|pixel_column[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|h_count[2]~DUPLICATE_q\,
	sload => VCC,
	ena => \inst2|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_column\(2));

-- Location: FF_X32_Y10_N41
\inst2|pixel_column[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|h_count[0]~DUPLICATE_q\,
	sload => VCC,
	ena => \inst2|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_column\(0));

-- Location: LABCELL_X32_Y6_N39
\inst3|LessThan9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan9~2_combout\ = ( \inst2|pixel_column\(2) & ( \inst2|pixel_column\(0) & ( (!\inst3|bottom_cloud_x_pos\(2)) # ((!\inst3|top_cloud_x_pos\(1)) # (\inst2|pixel_column\(1))) ) ) ) # ( !\inst2|pixel_column\(2) & ( \inst2|pixel_column\(0) & ( 
-- (!\inst3|bottom_cloud_x_pos\(2) & ((!\inst3|top_cloud_x_pos\(1)) # (\inst2|pixel_column\(1)))) ) ) ) # ( \inst2|pixel_column\(2) & ( !\inst2|pixel_column\(0) & ( (!\inst3|bottom_cloud_x_pos\(2)) # ((!\inst3|top_cloud_x_pos\(1) & \inst2|pixel_column\(1))) 
-- ) ) ) # ( !\inst2|pixel_column\(2) & ( !\inst2|pixel_column\(0) & ( (!\inst3|bottom_cloud_x_pos\(2) & (!\inst3|top_cloud_x_pos\(1) & \inst2|pixel_column\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000101010101110111010001000101010101110111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud_x_pos\(2),
	datab => \inst3|ALT_INV_top_cloud_x_pos\(1),
	datad => \inst2|ALT_INV_pixel_column\(1),
	datae => \inst2|ALT_INV_pixel_column\(2),
	dataf => \inst2|ALT_INV_pixel_column\(0),
	combout => \inst3|LessThan9~2_combout\);

-- Location: LABCELL_X32_Y6_N0
\inst3|LessThan9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan9~1_combout\ = ( !\inst2|pixel_column\(5) & ( \inst3|bottom_cloud_x_pos\(5) ) ) # ( \inst2|pixel_column\(5) & ( !\inst3|bottom_cloud_x_pos\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst2|ALT_INV_pixel_column\(5),
	dataf => \inst3|ALT_INV_bottom_cloud_x_pos\(5),
	combout => \inst3|LessThan9~1_combout\);

-- Location: FF_X32_Y10_N5
\inst2|pixel_column[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|h_count[3]~DUPLICATE_q\,
	sload => VCC,
	ena => \inst2|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_column\(3));

-- Location: FF_X28_Y10_N20
\inst2|pixel_column[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|h_count\(4),
	sload => VCC,
	ena => \inst2|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pixel_column\(4));

-- Location: FF_X31_Y6_N22
\inst3|bottom_cloud_x_pos[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|Add15~25_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|bottom_cloud_x_pos[3]~DUPLICATE_q\);

-- Location: LABCELL_X31_Y6_N24
\inst3|LessThan9~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan9~3_combout\ = ( \inst3|bottom_cloud_x_pos[3]~DUPLICATE_q\ & ( \inst3|bottom_cloud_x_pos\(4) & ( (\inst3|LessThan9~2_combout\ & (\inst3|LessThan9~1_combout\ & (\inst2|pixel_column\(3) & \inst2|pixel_column\(4)))) ) ) ) # ( 
-- !\inst3|bottom_cloud_x_pos[3]~DUPLICATE_q\ & ( \inst3|bottom_cloud_x_pos\(4) & ( (\inst3|LessThan9~1_combout\ & (\inst2|pixel_column\(4) & ((\inst2|pixel_column\(3)) # (\inst3|LessThan9~2_combout\)))) ) ) ) # ( \inst3|bottom_cloud_x_pos[3]~DUPLICATE_q\ & 
-- ( !\inst3|bottom_cloud_x_pos\(4) & ( (\inst3|LessThan9~1_combout\ & (((\inst3|LessThan9~2_combout\ & \inst2|pixel_column\(3))) # (\inst2|pixel_column\(4)))) ) ) ) # ( !\inst3|bottom_cloud_x_pos[3]~DUPLICATE_q\ & ( !\inst3|bottom_cloud_x_pos\(4) & ( 
-- (\inst3|LessThan9~1_combout\ & (((\inst2|pixel_column\(4)) # (\inst2|pixel_column\(3))) # (\inst3|LessThan9~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100110011000000010011001100000000000100110000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan9~2_combout\,
	datab => \inst3|ALT_INV_LessThan9~1_combout\,
	datac => \inst2|ALT_INV_pixel_column\(3),
	datad => \inst2|ALT_INV_pixel_column\(4),
	datae => \inst3|ALT_INV_bottom_cloud_x_pos[3]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_bottom_cloud_x_pos\(4),
	combout => \inst3|LessThan9~3_combout\);

-- Location: LABCELL_X31_Y6_N18
\inst3|Add7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add7~0_combout\ = ( \inst3|bottom_cloud_x_pos[7]~DUPLICATE_q\ & ( (!\inst3|bottom_cloud_x_pos\(6)) # (!\inst3|bottom_cloud_x_pos\(5)) ) ) # ( !\inst3|bottom_cloud_x_pos[7]~DUPLICATE_q\ & ( (\inst3|bottom_cloud_x_pos\(6) & 
-- \inst3|bottom_cloud_x_pos\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000111101110111011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud_x_pos\(6),
	datab => \inst3|ALT_INV_bottom_cloud_x_pos\(5),
	dataf => \inst3|ALT_INV_bottom_cloud_x_pos[7]~DUPLICATE_q\,
	combout => \inst3|Add7~0_combout\);

-- Location: LABCELL_X31_Y6_N12
\inst3|LessThan9~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan9~4_combout\ = ( \inst2|pixel_column\(6) & ( \inst3|Add7~0_combout\ & ( (!\inst2|pixel_column\(7)) # ((\inst3|Add7~1_combout\ & (!\inst3|LessThan9~0_combout\ & !\inst3|LessThan9~3_combout\))) ) ) ) # ( !\inst2|pixel_column\(6) & ( 
-- \inst3|Add7~0_combout\ & ( ((!\inst2|pixel_column\(7)) # ((!\inst3|LessThan9~0_combout\ & !\inst3|LessThan9~3_combout\))) # (\inst3|Add7~1_combout\) ) ) ) # ( \inst2|pixel_column\(6) & ( !\inst3|Add7~0_combout\ & ( (\inst3|Add7~1_combout\ & 
-- (!\inst3|LessThan9~0_combout\ & (!\inst2|pixel_column\(7) & !\inst3|LessThan9~3_combout\))) ) ) ) # ( !\inst2|pixel_column\(6) & ( !\inst3|Add7~0_combout\ & ( (!\inst2|pixel_column\(7) & (((!\inst3|LessThan9~0_combout\ & !\inst3|LessThan9~3_combout\)) # 
-- (\inst3|Add7~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000001010000010000000000000011111101111101011111010011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add7~1_combout\,
	datab => \inst3|ALT_INV_LessThan9~0_combout\,
	datac => \inst2|ALT_INV_pixel_column\(7),
	datad => \inst3|ALT_INV_LessThan9~3_combout\,
	datae => \inst2|ALT_INV_pixel_column\(6),
	dataf => \inst3|ALT_INV_Add7~0_combout\,
	combout => \inst3|LessThan9~4_combout\);

-- Location: LABCELL_X31_Y6_N0
\inst3|bottom_cloud_on~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud_on~2_combout\ = ( \inst3|LessThan11~5_combout\ & ( \inst3|LessThan9~4_combout\ & ( (\inst3|bottom_cloud_on~1_combout\ & !\inst3|LessThan10~0_combout\) ) ) ) # ( !\inst3|LessThan11~5_combout\ & ( \inst3|LessThan9~4_combout\ & ( 
-- (\inst3|bottom_cloud_on~1_combout\ & (\inst3|LessThan11~0_combout\ & !\inst3|LessThan10~0_combout\)) ) ) ) # ( \inst3|LessThan11~5_combout\ & ( !\inst3|LessThan9~4_combout\ & ( (!\inst3|LessThan9~8_combout\ & (\inst3|bottom_cloud_on~1_combout\ & 
-- !\inst3|LessThan10~0_combout\)) ) ) ) # ( !\inst3|LessThan11~5_combout\ & ( !\inst3|LessThan9~4_combout\ & ( (!\inst3|LessThan9~8_combout\ & (\inst3|bottom_cloud_on~1_combout\ & (\inst3|LessThan11~0_combout\ & !\inst3|LessThan10~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000001000100000000000000011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan9~8_combout\,
	datab => \inst3|ALT_INV_bottom_cloud_on~1_combout\,
	datac => \inst3|ALT_INV_LessThan11~0_combout\,
	datad => \inst3|ALT_INV_LessThan10~0_combout\,
	datae => \inst3|ALT_INV_LessThan11~5_combout\,
	dataf => \inst3|ALT_INV_LessThan9~4_combout\,
	combout => \inst3|bottom_cloud_on~2_combout\);

-- Location: MLABCELL_X28_Y10_N0
\inst10|LessThan11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|LessThan11~0_combout\ = ( !\inst2|pixel_column\(5) & ( !\inst2|pixel_column\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pixel_column\(6),
	dataf => \inst2|ALT_INV_pixel_column\(5),
	combout => \inst10|LessThan11~0_combout\);

-- Location: LABCELL_X32_Y10_N48
\inst10|LessThan4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|LessThan4~0_combout\ = ( !\inst2|pixel_column\(0) & ( (!\inst2|pixel_column\(3) & (!\inst2|pixel_column\(1) & (!\inst2|pixel_column\(4) & !\inst2|pixel_column\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(3),
	datab => \inst2|ALT_INV_pixel_column\(1),
	datac => \inst2|ALT_INV_pixel_column\(4),
	datad => \inst2|ALT_INV_pixel_column\(2),
	dataf => \inst2|ALT_INV_pixel_column\(0),
	combout => \inst10|LessThan4~0_combout\);

-- Location: LABCELL_X32_Y10_N21
\inst10|char_address~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~16_combout\ = ( \inst10|LessThan4~0_combout\ & ( (\inst2|pixel_column\(7) & \inst10|LessThan11~0_combout\) ) ) # ( !\inst10|LessThan4~0_combout\ & ( \inst10|LessThan11~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(7),
	datac => \inst10|ALT_INV_LessThan11~0_combout\,
	dataf => \inst10|ALT_INV_LessThan4~0_combout\,
	combout => \inst10|char_address~16_combout\);

-- Location: MLABCELL_X34_Y9_N24
\inst10|char_address~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~6_combout\ = ( !\inst2|pixel_row\(2) & ( !\inst2|pixel_row\(1) & ( (!\inst2|pixel_row\(0) & (!\inst2|pixel_row\(4) & !\inst2|pixel_row\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(0),
	datab => \inst2|ALT_INV_pixel_row\(4),
	datac => \inst2|ALT_INV_pixel_row\(3),
	datae => \inst2|ALT_INV_pixel_row\(2),
	dataf => \inst2|ALT_INV_pixel_row\(1),
	combout => \inst10|char_address~6_combout\);

-- Location: LABCELL_X32_Y7_N0
\inst10|char_address~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~7_combout\ = ( !\inst2|pixel_row\(6) & ( (!\inst2|pixel_row\(8) & (\inst2|pixel_row\(5) & !\inst2|pixel_row\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_row\(8),
	datac => \inst2|ALT_INV_pixel_row\(5),
	datad => \inst2|ALT_INV_pixel_row\(7),
	dataf => \inst2|ALT_INV_pixel_row\(6),
	combout => \inst10|char_address~7_combout\);

-- Location: MLABCELL_X28_Y10_N21
\inst10|char_address~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~15_combout\ = ( !\inst2|pixel_column\(7) & ( (!\inst10|char_address~6_combout\ & (\inst10|char_address~7_combout\ & (\inst2|pixel_column\(8) & !\inst2|pixel_column\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address~6_combout\,
	datab => \inst10|ALT_INV_char_address~7_combout\,
	datac => \inst2|ALT_INV_pixel_column\(8),
	datad => \inst2|ALT_INV_pixel_column\(9),
	dataf => \inst2|ALT_INV_pixel_column\(7),
	combout => \inst10|char_address~15_combout\);

-- Location: IOIBUF_X34_Y0_N1
\sw[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(2),
	o => \sw[2]~input_o\);

-- Location: IOIBUF_X34_Y0_N18
\sw[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(3),
	o => \sw[3]~input_o\);

-- Location: MLABCELL_X34_Y5_N33
\inst10|Equal10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Equal10~1_combout\ = ( !\sw[2]~input_o\ & ( !\sw[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_sw[2]~input_o\,
	dataf => \ALT_INV_sw[3]~input_o\,
	combout => \inst10|Equal10~1_combout\);

-- Location: IOIBUF_X33_Y0_N92
\sw[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(8),
	o => \sw[8]~input_o\);

-- Location: IOIBUF_X34_Y0_N52
\sw[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(6),
	o => \sw[6]~input_o\);

-- Location: IOIBUF_X33_Y0_N75
\sw[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(9),
	o => \sw[9]~input_o\);

-- Location: IOIBUF_X36_Y0_N52
\sw[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(5),
	o => \sw[5]~input_o\);

-- Location: IOIBUF_X34_Y0_N35
\sw[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(7),
	o => \sw[7]~input_o\);

-- Location: IOIBUF_X36_Y0_N35
\sw[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(4),
	o => \sw[4]~input_o\);

-- Location: LABCELL_X40_Y4_N12
\inst10|Equal10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Equal10~0_combout\ = ( !\sw[7]~input_o\ & ( !\sw[4]~input_o\ & ( (!\sw[8]~input_o\ & (!\sw[6]~input_o\ & (!\sw[9]~input_o\ & !\sw[5]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[8]~input_o\,
	datab => \ALT_INV_sw[6]~input_o\,
	datac => \ALT_INV_sw[9]~input_o\,
	datad => \ALT_INV_sw[5]~input_o\,
	datae => \ALT_INV_sw[7]~input_o\,
	dataf => \ALT_INV_sw[4]~input_o\,
	combout => \inst10|Equal10~0_combout\);

-- Location: IOIBUF_X33_Y0_N41
\sw[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(0),
	o => \sw[0]~input_o\);

-- Location: IOIBUF_X33_Y0_N58
\sw[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(1),
	o => \sw[1]~input_o\);

-- Location: LABCELL_X32_Y8_N9
\inst10|Equal11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Equal11~0_combout\ = (\sw[0]~input_o\ & !\sw[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_sw[0]~input_o\,
	datad => \ALT_INV_sw[1]~input_o\,
	combout => \inst10|Equal11~0_combout\);

-- Location: LABCELL_X32_Y9_N36
\inst10|char_address[2]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address[2]~17_combout\ = ( \inst10|Equal11~0_combout\ & ( (\inst10|char_address~16_combout\ & (\inst10|char_address~15_combout\ & (\inst10|Equal10~1_combout\ & \inst10|Equal10~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address~16_combout\,
	datab => \inst10|ALT_INV_char_address~15_combout\,
	datac => \inst10|ALT_INV_Equal10~1_combout\,
	datad => \inst10|ALT_INV_Equal10~0_combout\,
	dataf => \inst10|ALT_INV_Equal11~0_combout\,
	combout => \inst10|char_address[2]~17_combout\);

-- Location: LABCELL_X32_Y10_N0
\inst10|LessThan4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|LessThan4~1_combout\ = ( \inst2|pixel_column\(4) & ( \inst2|pixel_column\(1) & ( \inst2|pixel_column\(5) ) ) ) # ( !\inst2|pixel_column\(4) & ( \inst2|pixel_column\(1) & ( \inst2|pixel_column\(5) ) ) ) # ( \inst2|pixel_column\(4) & ( 
-- !\inst2|pixel_column\(1) & ( \inst2|pixel_column\(5) ) ) ) # ( !\inst2|pixel_column\(4) & ( !\inst2|pixel_column\(1) & ( (\inst2|pixel_column\(5) & (((\inst2|pixel_column\(2)) # (\inst2|pixel_column\(0))) # (\inst2|pixel_column\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(3),
	datab => \inst2|ALT_INV_pixel_column\(0),
	datac => \inst2|ALT_INV_pixel_column\(5),
	datad => \inst2|ALT_INV_pixel_column\(2),
	datae => \inst2|ALT_INV_pixel_column\(4),
	dataf => \inst2|ALT_INV_pixel_column\(1),
	combout => \inst10|LessThan4~1_combout\);

-- Location: LABCELL_X32_Y8_N51
\inst10|char_address~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~10_combout\ = ( !\inst2|pixel_column\(8) & ( (!\inst2|pixel_column\(9) & \inst2|pixel_column\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pixel_column\(9),
	datad => \inst2|ALT_INV_pixel_column\(7),
	dataf => \inst2|ALT_INV_pixel_column\(8),
	combout => \inst10|char_address~10_combout\);

-- Location: LABCELL_X32_Y10_N27
\inst10|char_address~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~13_combout\ = ( !\inst10|char_address~6_combout\ & ( (\inst2|pixel_column\(6) & (\inst10|LessThan4~1_combout\ & (\inst10|char_address~7_combout\ & \inst10|char_address~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(6),
	datab => \inst10|ALT_INV_LessThan4~1_combout\,
	datac => \inst10|ALT_INV_char_address~7_combout\,
	datad => \inst10|ALT_INV_char_address~10_combout\,
	dataf => \inst10|ALT_INV_char_address~6_combout\,
	combout => \inst10|char_address~13_combout\);

-- Location: LABCELL_X31_Y8_N39
\inst10|char_address~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~14_combout\ = ( \inst10|Equal11~0_combout\ & ( (\inst10|Equal10~0_combout\ & (\inst10|Equal10~1_combout\ & \inst10|char_address~13_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_Equal10~0_combout\,
	datac => \inst10|ALT_INV_Equal10~1_combout\,
	datad => \inst10|ALT_INV_char_address~13_combout\,
	dataf => \inst10|ALT_INV_Equal11~0_combout\,
	combout => \inst10|char_address~14_combout\);

-- Location: LABCELL_X32_Y8_N33
\inst10|Equal10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Equal10~2_combout\ = (!\sw[0]~input_o\ & \sw[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_sw[0]~input_o\,
	datad => \ALT_INV_sw[1]~input_o\,
	combout => \inst10|Equal10~2_combout\);

-- Location: LABCELL_X31_Y9_N36
\inst10|LessThan4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|LessThan4~2_combout\ = ( \inst10|LessThan4~1_combout\ & ( (!\inst2|pixel_column\(7) & !\inst2|pixel_column\(6)) ) ) # ( !\inst10|LessThan4~1_combout\ & ( !\inst2|pixel_column\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pixel_column\(7),
	datad => \inst2|ALT_INV_pixel_column\(6),
	dataf => \inst10|ALT_INV_LessThan4~1_combout\,
	combout => \inst10|LessThan4~2_combout\);

-- Location: MLABCELL_X28_Y10_N3
\inst10|char_address~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~23_combout\ = ( !\inst10|char_address~6_combout\ & ( (!\inst2|pixel_column\(9) & (\inst10|char_address~7_combout\ & (!\inst2|pixel_column\(8) & !\inst2|pixel_column\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(9),
	datab => \inst10|ALT_INV_char_address~7_combout\,
	datac => \inst2|ALT_INV_pixel_column\(8),
	datad => \inst2|ALT_INV_pixel_column\(7),
	dataf => \inst10|ALT_INV_char_address~6_combout\,
	combout => \inst10|char_address~23_combout\);

-- Location: LABCELL_X31_Y9_N39
\inst10|char_address~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~25_combout\ = ( \inst10|Equal10~1_combout\ & ( (\inst10|Equal10~2_combout\ & (\inst10|Equal10~0_combout\ & (!\inst10|LessThan4~2_combout\ & \inst10|char_address~23_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_Equal10~2_combout\,
	datab => \inst10|ALT_INV_Equal10~0_combout\,
	datac => \inst10|ALT_INV_LessThan4~2_combout\,
	datad => \inst10|ALT_INV_char_address~23_combout\,
	dataf => \inst10|ALT_INV_Equal10~1_combout\,
	combout => \inst10|char_address~25_combout\);

-- Location: LABCELL_X32_Y7_N3
\inst10|char_address~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~20_combout\ = (\inst10|char_address~7_combout\ & !\inst10|char_address~6_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address~7_combout\,
	datad => \inst10|ALT_INV_char_address~6_combout\,
	combout => \inst10|char_address~20_combout\);

-- Location: LABCELL_X32_Y10_N15
\inst10|LessThan18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|LessThan18~0_combout\ = ( \inst10|LessThan4~0_combout\ & ( (!\inst2|pixel_column\(9) & (((\inst2|pixel_column\(7) & !\inst10|LessThan11~0_combout\)) # (\inst2|pixel_column\(8)))) ) ) # ( !\inst10|LessThan4~0_combout\ & ( (!\inst2|pixel_column\(9) 
-- & ((\inst2|pixel_column\(8)) # (\inst2|pixel_column\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011100000000011101110000000001110011000000000111001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(7),
	datab => \inst2|ALT_INV_pixel_column\(8),
	datac => \inst10|ALT_INV_LessThan11~0_combout\,
	datad => \inst2|ALT_INV_pixel_column\(9),
	dataf => \inst10|ALT_INV_LessThan4~0_combout\,
	combout => \inst10|LessThan18~0_combout\);

-- Location: MLABCELL_X28_Y10_N33
\inst10|LessThan19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|LessThan19~0_combout\ = ( \inst2|pixel_column\(6) & ( (!\inst2|pixel_column\(9) & ((\inst2|pixel_column\(8)) # (\inst2|pixel_column\(7)))) ) ) # ( !\inst2|pixel_column\(6) & ( (!\inst2|pixel_column\(9) & (((\inst2|pixel_column\(7) & 
-- \inst2|pixel_column\(5))) # (\inst2|pixel_column\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100000000001101110000000001110111000000000111011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(7),
	datab => \inst2|ALT_INV_pixel_column\(8),
	datac => \inst2|ALT_INV_pixel_column\(5),
	datad => \inst2|ALT_INV_pixel_column\(9),
	dataf => \inst2|ALT_INV_pixel_column\(6),
	combout => \inst10|LessThan19~0_combout\);

-- Location: LABCELL_X32_Y8_N36
\inst10|char_address[0]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address[0]~27_combout\ = ( \inst10|LessThan18~0_combout\ & ( \inst10|LessThan19~0_combout\ & ( (\inst10|Equal10~2_combout\ & (\inst10|Equal10~1_combout\ & \inst10|Equal10~0_combout\)) ) ) ) # ( !\inst10|LessThan18~0_combout\ & ( 
-- \inst10|LessThan19~0_combout\ & ( (\inst10|Equal10~2_combout\ & (\inst10|Equal10~1_combout\ & \inst10|Equal10~0_combout\)) ) ) ) # ( \inst10|LessThan18~0_combout\ & ( !\inst10|LessThan19~0_combout\ & ( (\inst10|Equal10~2_combout\ & 
-- (\inst10|Equal10~1_combout\ & (!\inst10|char_address~20_combout\ & \inst10|Equal10~0_combout\))) ) ) ) # ( !\inst10|LessThan18~0_combout\ & ( !\inst10|LessThan19~0_combout\ & ( (\inst10|Equal10~2_combout\ & (\inst10|Equal10~1_combout\ & 
-- \inst10|Equal10~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000000000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_Equal10~2_combout\,
	datab => \inst10|ALT_INV_Equal10~1_combout\,
	datac => \inst10|ALT_INV_char_address~20_combout\,
	datad => \inst10|ALT_INV_Equal10~0_combout\,
	datae => \inst10|ALT_INV_LessThan18~0_combout\,
	dataf => \inst10|ALT_INV_LessThan19~0_combout\,
	combout => \inst10|char_address[0]~27_combout\);

-- Location: LABCELL_X32_Y10_N36
\inst10|char_address~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~11_combout\ = ( \inst10|char_address~10_combout\ & ( !\inst10|LessThan4~0_combout\ & ( (!\inst2|pixel_column\(5) & (\inst2|pixel_column\(6) & (!\inst10|char_address~6_combout\ & \inst10|char_address~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(5),
	datab => \inst2|ALT_INV_pixel_column\(6),
	datac => \inst10|ALT_INV_char_address~6_combout\,
	datad => \inst10|ALT_INV_char_address~7_combout\,
	datae => \inst10|ALT_INV_char_address~10_combout\,
	dataf => \inst10|ALT_INV_LessThan4~0_combout\,
	combout => \inst10|char_address~11_combout\);

-- Location: LABCELL_X32_Y8_N42
\inst10|char_address~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~8_combout\ = ( !\inst2|pixel_column\(8) & ( (\inst10|char_address~7_combout\ & (!\inst10|char_address~6_combout\ & ((!\inst2|pixel_column\(6)) # (!\inst2|pixel_column\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000100000001100000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(6),
	datab => \inst10|ALT_INV_char_address~7_combout\,
	datac => \inst10|ALT_INV_char_address~6_combout\,
	datad => \inst2|ALT_INV_pixel_column\(7),
	dataf => \inst2|ALT_INV_pixel_column\(8),
	combout => \inst10|char_address~8_combout\);

-- Location: LABCELL_X32_Y10_N24
\inst10|LessThan16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|LessThan16~0_combout\ = ( \inst2|pixel_column\(8) & ( !\inst2|pixel_column\(9) ) ) # ( !\inst2|pixel_column\(8) & ( (\inst2|pixel_column\(7) & (!\inst2|pixel_column\(9) & ((\inst10|LessThan4~1_combout\) # (\inst2|pixel_column\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000000000001110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(6),
	datab => \inst10|ALT_INV_LessThan4~1_combout\,
	datac => \inst2|ALT_INV_pixel_column\(7),
	datad => \inst2|ALT_INV_pixel_column\(9),
	dataf => \inst2|ALT_INV_pixel_column\(8),
	combout => \inst10|LessThan16~0_combout\);

-- Location: LABCELL_X31_Y8_N24
\inst10|char_address[0]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address[0]~26_combout\ = ( \inst10|char_address~8_combout\ & ( \inst10|LessThan16~0_combout\ ) ) # ( !\inst10|char_address~8_combout\ & ( \inst10|LessThan16~0_combout\ & ( (!\inst10|char_address~11_combout\ & 
-- (((\inst10|char_address~16_combout\ & \inst10|char_address~15_combout\)) # (\inst10|char_address~13_combout\))) ) ) ) # ( \inst10|char_address~8_combout\ & ( !\inst10|LessThan16~0_combout\ & ( (!\inst10|char_address~11_combout\ & 
-- (((\inst10|char_address~16_combout\ & \inst10|char_address~15_combout\)) # (\inst10|char_address~13_combout\))) ) ) ) # ( !\inst10|char_address~8_combout\ & ( !\inst10|LessThan16~0_combout\ & ( (!\inst10|char_address~11_combout\ & 
-- (((\inst10|char_address~16_combout\ & \inst10|char_address~15_combout\)) # (\inst10|char_address~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011100000000010101110000000001010111000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address~13_combout\,
	datab => \inst10|ALT_INV_char_address~16_combout\,
	datac => \inst10|ALT_INV_char_address~15_combout\,
	datad => \inst10|ALT_INV_char_address~11_combout\,
	datae => \inst10|ALT_INV_char_address~8_combout\,
	dataf => \inst10|ALT_INV_LessThan16~0_combout\,
	combout => \inst10|char_address[0]~26_combout\);

-- Location: LABCELL_X31_Y10_N24
\inst10|char_address~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~18_combout\ = ( \inst10|LessThan4~1_combout\ & ( !\inst2|pixel_column\(6) ) ) # ( !\inst10|LessThan4~1_combout\ & ( (\inst2|pixel_column\(7) & !\inst2|pixel_column\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pixel_column\(7),
	datad => \inst2|ALT_INV_pixel_column\(6),
	dataf => \inst10|ALT_INV_LessThan4~1_combout\,
	combout => \inst10|char_address~18_combout\);

-- Location: LABCELL_X32_Y8_N27
\inst10|char_address~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~19_combout\ = ( \inst10|char_address~15_combout\ & ( (\inst10|Equal10~1_combout\ & (\inst10|Equal10~0_combout\ & (\inst10|char_address~18_combout\ & \inst10|Equal11~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_Equal10~1_combout\,
	datab => \inst10|ALT_INV_Equal10~0_combout\,
	datac => \inst10|ALT_INV_char_address~18_combout\,
	datad => \inst10|ALT_INV_Equal11~0_combout\,
	dataf => \inst10|ALT_INV_char_address~15_combout\,
	combout => \inst10|char_address~19_combout\);

-- Location: LABCELL_X32_Y8_N0
\inst10|char_address~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~4_combout\ = ( !\inst10|LessThan4~0_combout\ & ( (\inst2|pixel_column\(6) & !\inst2|pixel_column\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pixel_column\(6),
	datad => \inst2|ALT_INV_pixel_column\(5),
	dataf => \inst10|ALT_INV_LessThan4~0_combout\,
	combout => \inst10|char_address~4_combout\);

-- Location: LABCELL_X32_Y8_N3
\inst10|char_address[0]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address[0]~24_combout\ = ( \inst10|char_address~4_combout\ & ( (\inst10|Equal10~2_combout\ & (\inst10|Equal10~1_combout\ & (\inst10|Equal10~0_combout\ & \inst10|char_address~23_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_Equal10~2_combout\,
	datab => \inst10|ALT_INV_Equal10~1_combout\,
	datac => \inst10|ALT_INV_Equal10~0_combout\,
	datad => \inst10|ALT_INV_char_address~23_combout\,
	dataf => \inst10|ALT_INV_char_address~4_combout\,
	combout => \inst10|char_address[0]~24_combout\);

-- Location: LABCELL_X32_Y10_N12
\inst10|char_address~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~21_combout\ = ( \inst10|LessThan4~1_combout\ & ( (!\inst2|pixel_column\(7) & (!\inst2|pixel_column\(8) & (!\inst2|pixel_column\(6) & !\inst2|pixel_column\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(7),
	datab => \inst2|ALT_INV_pixel_column\(8),
	datac => \inst2|ALT_INV_pixel_column\(6),
	datad => \inst2|ALT_INV_pixel_column\(9),
	dataf => \inst10|ALT_INV_LessThan4~1_combout\,
	combout => \inst10|char_address~21_combout\);

-- Location: LABCELL_X31_Y10_N3
\inst10|char_address~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~22_combout\ = ( \inst10|char_address~21_combout\ & ( (\inst10|Equal10~0_combout\ & (\inst10|Equal10~1_combout\ & (\inst10|Equal10~2_combout\ & \inst10|char_address~20_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_Equal10~0_combout\,
	datab => \inst10|ALT_INV_Equal10~1_combout\,
	datac => \inst10|ALT_INV_Equal10~2_combout\,
	datad => \inst10|ALT_INV_char_address~20_combout\,
	dataf => \inst10|ALT_INV_char_address~21_combout\,
	combout => \inst10|char_address~22_combout\);

-- Location: LABCELL_X31_Y10_N36
\inst10|char_address[0]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address[0]~28_combout\ = ( \inst10|char_address[0]~24_combout\ & ( \inst10|char_address~22_combout\ & ( !\inst10|char_address~19_combout\ ) ) ) # ( !\inst10|char_address[0]~24_combout\ & ( \inst10|char_address~22_combout\ & ( 
-- !\inst10|char_address~19_combout\ ) ) ) # ( \inst10|char_address[0]~24_combout\ & ( !\inst10|char_address~22_combout\ & ( !\inst10|char_address~19_combout\ ) ) ) # ( !\inst10|char_address[0]~24_combout\ & ( !\inst10|char_address~22_combout\ & ( 
-- (!\inst10|char_address~25_combout\ & (!\inst10|char_address~19_combout\ & ((!\inst10|char_address[0]~27_combout\) # (!\inst10|char_address[0]~26_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100000000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address~25_combout\,
	datab => \inst10|ALT_INV_char_address[0]~27_combout\,
	datac => \inst10|ALT_INV_char_address[0]~26_combout\,
	datad => \inst10|ALT_INV_char_address~19_combout\,
	datae => \inst10|ALT_INV_char_address[0]~24_combout\,
	dataf => \inst10|ALT_INV_char_address~22_combout\,
	combout => \inst10|char_address[0]~28_combout\);

-- Location: LABCELL_X31_Y9_N21
\inst10|char_address~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~30_combout\ = ( !\inst10|LessThan19~0_combout\ & ( (\inst10|LessThan18~0_combout\ & \inst10|char_address~20_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|ALT_INV_LessThan18~0_combout\,
	datad => \inst10|ALT_INV_char_address~20_combout\,
	dataf => \inst10|ALT_INV_LessThan19~0_combout\,
	combout => \inst10|char_address~30_combout\);

-- Location: LABCELL_X31_Y9_N15
\inst10|char_address~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~29_combout\ = ( \inst10|char_address~23_combout\ & ( !\inst10|LessThan4~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|ALT_INV_LessThan4~2_combout\,
	dataf => \inst10|ALT_INV_char_address~23_combout\,
	combout => \inst10|char_address~29_combout\);

-- Location: LABCELL_X31_Y9_N18
\inst10|char_address[1]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address[1]~31_combout\ = ( \inst10|Equal10~0_combout\ & ( (\inst10|Equal10~1_combout\ & (\inst10|Equal11~0_combout\ & ((\inst10|char_address~29_combout\) # (\inst10|char_address~30_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000101010000000000010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_Equal10~1_combout\,
	datab => \inst10|ALT_INV_char_address~30_combout\,
	datac => \inst10|ALT_INV_char_address~29_combout\,
	datad => \inst10|ALT_INV_Equal11~0_combout\,
	dataf => \inst10|ALT_INV_Equal10~0_combout\,
	combout => \inst10|char_address[1]~31_combout\);

-- Location: LABCELL_X32_Y13_N6
\inst10|char_address~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~9_combout\ = ( \inst10|Equal10~0_combout\ & ( (\inst10|Equal10~1_combout\ & (\inst10|char_address~8_combout\ & (\inst10|LessThan16~0_combout\ & \inst10|Equal11~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_Equal10~1_combout\,
	datab => \inst10|ALT_INV_char_address~8_combout\,
	datac => \inst10|ALT_INV_LessThan16~0_combout\,
	datad => \inst10|ALT_INV_Equal11~0_combout\,
	dataf => \inst10|ALT_INV_Equal10~0_combout\,
	combout => \inst10|char_address~9_combout\);

-- Location: LABCELL_X32_Y9_N33
\inst10|char_address~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~12_combout\ = ( \inst10|char_address~11_combout\ & ( (\inst10|Equal10~1_combout\ & (\inst10|Equal11~0_combout\ & \inst10|Equal10~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_Equal10~1_combout\,
	datac => \inst10|ALT_INV_Equal11~0_combout\,
	datad => \inst10|ALT_INV_Equal10~0_combout\,
	dataf => \inst10|ALT_INV_char_address~11_combout\,
	combout => \inst10|char_address~12_combout\);

-- Location: LABCELL_X32_Y10_N6
\inst10|char_address[0]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address[0]~32_combout\ = ( \inst10|char_address~9_combout\ & ( \inst10|char_address~12_combout\ & ( !\inst10|char_address[1]~31_combout\ ) ) ) # ( \inst10|char_address~9_combout\ & ( !\inst10|char_address~12_combout\ & ( 
-- !\inst10|char_address[1]~31_combout\ ) ) ) # ( !\inst10|char_address~9_combout\ & ( !\inst10|char_address~12_combout\ & ( (!\inst10|char_address[1]~31_combout\ & (((!\inst10|char_address[2]~17_combout\ & !\inst10|char_address[0]~28_combout\)) # 
-- (\inst10|char_address~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011001100000000111111110000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address[2]~17_combout\,
	datab => \inst10|ALT_INV_char_address~14_combout\,
	datac => \inst10|ALT_INV_char_address[0]~28_combout\,
	datad => \inst10|ALT_INV_char_address[1]~31_combout\,
	datae => \inst10|ALT_INV_char_address~9_combout\,
	dataf => \inst10|ALT_INV_char_address~12_combout\,
	combout => \inst10|char_address[0]~32_combout\);

-- Location: LABCELL_X26_Y10_N33
\inst10|char_address~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~2_combout\ = ( !\inst2|pixel_row\(8) & ( !\inst2|pixel_row\(6) & ( (!\inst2|pixel_row\(5) & !\inst2|pixel_row\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_row\(5),
	datad => \inst2|ALT_INV_pixel_row\(7),
	datae => \inst2|ALT_INV_pixel_row\(8),
	dataf => \inst2|ALT_INV_pixel_row\(6),
	combout => \inst10|char_address~2_combout\);

-- Location: LABCELL_X26_Y10_N42
\inst10|char_address~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~0_combout\ = ( \inst2|pixel_row\(1) & ( (!\inst2|pixel_row\(4) & ((!\inst2|pixel_row\(3)) # ((!\inst2|pixel_row\(2)) # (!\inst2|pixel_row\(0))))) ) ) # ( !\inst2|pixel_row\(1) & ( !\inst2|pixel_row\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111110000000001111111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(3),
	datab => \inst2|ALT_INV_pixel_row\(2),
	datac => \inst2|ALT_INV_pixel_row\(0),
	datad => \inst2|ALT_INV_pixel_row\(4),
	dataf => \inst2|ALT_INV_pixel_row\(1),
	combout => \inst10|char_address~0_combout\);

-- Location: MLABCELL_X28_Y10_N30
\inst10|char_address~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~1_combout\ = ( !\inst2|pixel_column\(7) & ( (!\inst2|pixel_column\(8) & !\inst2|pixel_column\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_column\(8),
	datad => \inst2|ALT_INV_pixel_column\(9),
	dataf => \inst2|ALT_INV_pixel_column\(7),
	combout => \inst10|char_address~1_combout\);

-- Location: LABCELL_X32_Y13_N30
\inst10|char_address~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~3_combout\ = ( \inst10|char_address~1_combout\ & ( (\inst10|char_address~2_combout\ & !\inst10|char_address~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|ALT_INV_char_address~2_combout\,
	datad => \inst10|ALT_INV_char_address~0_combout\,
	dataf => \inst10|ALT_INV_char_address~1_combout\,
	combout => \inst10|char_address~3_combout\);

-- Location: LABCELL_X31_Y8_N18
\inst10|char_address~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~5_combout\ = ( \inst10|char_address~4_combout\ & ( (\inst10|char_address~3_combout\ & !\inst2|pixel_column\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|ALT_INV_char_address~3_combout\,
	datad => \inst2|ALT_INV_pixel_column\(4),
	dataf => \inst10|ALT_INV_char_address~4_combout\,
	combout => \inst10|char_address~5_combout\);

-- Location: LABCELL_X32_Y13_N45
\inst10|Equal11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Equal11~1_combout\ = ( \inst10|Equal10~1_combout\ & ( (\inst10|Equal11~0_combout\ & \inst10|Equal10~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_Equal11~0_combout\,
	datab => \inst10|ALT_INV_Equal10~0_combout\,
	dataf => \inst10|ALT_INV_Equal10~1_combout\,
	combout => \inst10|Equal11~1_combout\);

-- Location: MLABCELL_X28_Y10_N39
\inst3|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add0~0_combout\ = ( \inst2|pixel_column\(4) & ( \inst2|pixel_column\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pixel_column\(5),
	dataf => \inst2|ALT_INV_pixel_column\(4),
	combout => \inst3|Add0~0_combout\);

-- Location: LABCELL_X32_Y13_N18
\inst10|char_address~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~33_combout\ = ( !\inst10|char_address~0_combout\ & ( \inst10|char_address~1_combout\ & ( (!\inst3|Add0~0_combout\ & (\inst10|LessThan4~1_combout\ & (\inst10|char_address~2_combout\ & \inst2|pixel_column\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add0~0_combout\,
	datab => \inst10|ALT_INV_LessThan4~1_combout\,
	datac => \inst10|ALT_INV_char_address~2_combout\,
	datad => \inst2|ALT_INV_pixel_column\(6),
	datae => \inst10|ALT_INV_char_address~0_combout\,
	dataf => \inst10|ALT_INV_char_address~1_combout\,
	combout => \inst10|char_address~33_combout\);

-- Location: LABCELL_X32_Y13_N54
\inst10|char_address[0]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address[0]~34_combout\ = ( \inst10|char_address~4_combout\ & ( !\inst10|char_address~33_combout\ & ( (!\inst10|Equal11~1_combout\) # ((!\inst10|char_address~23_combout\ & ((!\inst10|char_address~21_combout\) # 
-- (!\inst10|char_address~20_combout\)))) ) ) ) # ( !\inst10|char_address~4_combout\ & ( !\inst10|char_address~33_combout\ & ( (!\inst10|char_address~21_combout\) # ((!\inst10|Equal11~1_combout\) # (!\inst10|char_address~20_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011111110111111101100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address~21_combout\,
	datab => \inst10|ALT_INV_Equal11~1_combout\,
	datac => \inst10|ALT_INV_char_address~20_combout\,
	datad => \inst10|ALT_INV_char_address~23_combout\,
	datae => \inst10|ALT_INV_char_address~4_combout\,
	dataf => \inst10|ALT_INV_char_address~33_combout\,
	combout => \inst10|char_address[0]~34_combout\);

-- Location: LABCELL_X32_Y10_N51
\inst10|LessThan29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|LessThan29~0_combout\ = ( \inst2|pixel_column\(2) & ( \inst2|pixel_column\(4) ) ) # ( !\inst2|pixel_column\(2) & ( (\inst2|pixel_column\(4) & (((\inst2|pixel_column\(0)) # (\inst2|pixel_column\(1))) # (\inst2|pixel_column\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001111111000000000111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(3),
	datab => \inst2|ALT_INV_pixel_column\(1),
	datac => \inst2|ALT_INV_pixel_column\(0),
	datad => \inst2|ALT_INV_pixel_column\(4),
	dataf => \inst2|ALT_INV_pixel_column\(2),
	combout => \inst10|LessThan29~0_combout\);

-- Location: LABCELL_X32_Y13_N0
\inst10|char_address~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~35_combout\ = ( \inst10|LessThan29~0_combout\ & ( \inst10|char_address~2_combout\ & ( (\inst10|char_address~1_combout\ & (!\inst10|char_address~0_combout\ & (\inst2|pixel_column\(5) & !\inst2|pixel_column\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address~1_combout\,
	datab => \inst10|ALT_INV_char_address~0_combout\,
	datac => \inst2|ALT_INV_pixel_column\(5),
	datad => \inst2|ALT_INV_pixel_column\(6),
	datae => \inst10|ALT_INV_LessThan29~0_combout\,
	dataf => \inst10|ALT_INV_char_address~2_combout\,
	combout => \inst10|char_address~35_combout\);

-- Location: LABCELL_X32_Y13_N39
\inst10|char_address[3]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address[3]~50_combout\ = ( !\inst10|char_address~33_combout\ & ( (!\inst10|char_address~35_combout\ & ((!\inst10|char_address~4_combout\) # ((!\inst10|char_address~3_combout\) # (\inst2|pixel_column\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011110000111000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address~4_combout\,
	datab => \inst10|ALT_INV_char_address~3_combout\,
	datac => \inst10|ALT_INV_char_address~35_combout\,
	datad => \inst2|ALT_INV_pixel_column\(4),
	dataf => \inst10|ALT_INV_char_address~33_combout\,
	combout => \inst10|char_address[3]~50_combout\);

-- Location: LABCELL_X31_Y10_N15
\inst10|char_address~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~36_combout\ = ( \inst10|char_address~15_combout\ & ( \inst10|char_address~18_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|ALT_INV_char_address~18_combout\,
	dataf => \inst10|ALT_INV_char_address~15_combout\,
	combout => \inst10|char_address~36_combout\);

-- Location: LABCELL_X32_Y10_N30
\inst10|char_address[2]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address[2]~40_combout\ = ( \inst10|char_address~16_combout\ & ( !\inst10|char_address~11_combout\ & ( (!\inst10|char_address~13_combout\ & (!\inst10|char_address~15_combout\ & ((!\inst10|LessThan16~0_combout\) # 
-- (!\inst10|char_address~8_combout\)))) ) ) ) # ( !\inst10|char_address~16_combout\ & ( !\inst10|char_address~11_combout\ & ( (!\inst10|char_address~13_combout\ & ((!\inst10|LessThan16~0_combout\) # (!\inst10|char_address~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100010101000101010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address~13_combout\,
	datab => \inst10|ALT_INV_LessThan16~0_combout\,
	datac => \inst10|ALT_INV_char_address~8_combout\,
	datad => \inst10|ALT_INV_char_address~15_combout\,
	datae => \inst10|ALT_INV_char_address~16_combout\,
	dataf => \inst10|ALT_INV_char_address~11_combout\,
	combout => \inst10|char_address[2]~40_combout\);

-- Location: LABCELL_X32_Y10_N54
\inst10|char_address~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~39_combout\ = ( \inst10|LessThan18~0_combout\ & ( \inst10|char_address~4_combout\ & ( ((!\inst10|LessThan19~0_combout\ & \inst10|char_address~20_combout\)) # (\inst10|char_address~23_combout\) ) ) ) # ( !\inst10|LessThan18~0_combout\ 
-- & ( \inst10|char_address~4_combout\ & ( \inst10|char_address~23_combout\ ) ) ) # ( \inst10|LessThan18~0_combout\ & ( !\inst10|char_address~4_combout\ & ( (!\inst10|LessThan19~0_combout\ & (((!\inst10|LessThan4~2_combout\ & 
-- \inst10|char_address~23_combout\)) # (\inst10|char_address~20_combout\))) # (\inst10|LessThan19~0_combout\ & (!\inst10|LessThan4~2_combout\ & ((\inst10|char_address~23_combout\)))) ) ) ) # ( !\inst10|LessThan18~0_combout\ & ( 
-- !\inst10|char_address~4_combout\ & ( (!\inst10|LessThan4~2_combout\ & \inst10|char_address~23_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000010101100111000000000111111110000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_LessThan19~0_combout\,
	datab => \inst10|ALT_INV_LessThan4~2_combout\,
	datac => \inst10|ALT_INV_char_address~20_combout\,
	datad => \inst10|ALT_INV_char_address~23_combout\,
	datae => \inst10|ALT_INV_LessThan18~0_combout\,
	dataf => \inst10|ALT_INV_char_address~4_combout\,
	combout => \inst10|char_address~39_combout\);

-- Location: LABCELL_X31_Y10_N57
\inst10|char_address~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~37_combout\ = ( \inst10|char_address~21_combout\ & ( \inst10|char_address~20_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|ALT_INV_char_address~20_combout\,
	dataf => \inst10|ALT_INV_char_address~21_combout\,
	combout => \inst10|char_address~37_combout\);

-- Location: LABCELL_X31_Y10_N12
\inst10|char_address[2]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address[2]~42_combout\ = ( \inst10|char_address~37_combout\ & ( \inst10|Equal11~1_combout\ ) ) # ( !\inst10|char_address~37_combout\ & ( (\inst10|Equal11~1_combout\ & (((!\inst10|char_address[2]~40_combout\) # 
-- (\inst10|char_address~39_combout\)) # (\inst10|char_address~36_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011011111000000001101111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address~36_combout\,
	datab => \inst10|ALT_INV_char_address[2]~40_combout\,
	datac => \inst10|ALT_INV_char_address~39_combout\,
	datad => \inst10|ALT_INV_Equal11~1_combout\,
	dataf => \inst10|ALT_INV_char_address~37_combout\,
	combout => \inst10|char_address[2]~42_combout\);

-- Location: LABCELL_X32_Y8_N21
\inst10|char_address~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~38_combout\ = ( \inst10|Equal10~1_combout\ & ( \inst10|Equal10~0_combout\ & ( (\inst10|Equal10~2_combout\ & (\inst10|char_address~4_combout\ & \inst10|char_address~15_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_Equal10~2_combout\,
	datab => \inst10|ALT_INV_char_address~4_combout\,
	datac => \inst10|ALT_INV_char_address~15_combout\,
	datae => \inst10|ALT_INV_Equal10~1_combout\,
	dataf => \inst10|ALT_INV_Equal10~0_combout\,
	combout => \inst10|char_address~38_combout\);

-- Location: LABCELL_X32_Y8_N12
\inst10|Equal10~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Equal10~3_combout\ = (\inst10|Equal10~0_combout\ & (\inst10|Equal10~2_combout\ & \inst10|Equal10~1_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|ALT_INV_Equal10~0_combout\,
	datac => \inst10|ALT_INV_Equal10~2_combout\,
	datad => \inst10|ALT_INV_Equal10~1_combout\,
	combout => \inst10|Equal10~3_combout\);

-- Location: LABCELL_X31_Y10_N42
\inst10|char_address~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~41_combout\ = ( !\inst10|char_address~39_combout\ & ( \inst10|Equal10~3_combout\ & ( (!\inst10|char_address~37_combout\ & (\inst10|char_address[2]~40_combout\ & (!\inst10|char_address~38_combout\ & !\inst10|char_address~36_combout\))) 
-- ) ) ) # ( \inst10|char_address~39_combout\ & ( !\inst10|Equal10~3_combout\ & ( !\inst10|char_address~38_combout\ ) ) ) # ( !\inst10|char_address~39_combout\ & ( !\inst10|Equal10~3_combout\ & ( !\inst10|char_address~38_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address~37_combout\,
	datab => \inst10|ALT_INV_char_address[2]~40_combout\,
	datac => \inst10|ALT_INV_char_address~38_combout\,
	datad => \inst10|ALT_INV_char_address~36_combout\,
	datae => \inst10|ALT_INV_char_address~39_combout\,
	dataf => \inst10|ALT_INV_Equal10~3_combout\,
	combout => \inst10|char_address~41_combout\);

-- Location: MLABCELL_X28_Y10_N36
\inst10|char_address~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~44_combout\ = ( \inst10|LessThan29~0_combout\ & ( (!\inst2|pixel_column\(8) & !\inst2|pixel_column\(7)) ) ) # ( !\inst10|LessThan29~0_combout\ & ( (!\inst2|pixel_column\(8) & ((!\inst2|pixel_column\(7)) # 
-- (\inst10|LessThan11~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011001100110000001100110011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_column\(8),
	datac => \inst2|ALT_INV_pixel_column\(7),
	datad => \inst10|ALT_INV_LessThan11~0_combout\,
	dataf => \inst10|ALT_INV_LessThan29~0_combout\,
	combout => \inst10|char_address~44_combout\);

-- Location: LABCELL_X26_Y10_N39
\inst10|char_address~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~43_combout\ = ( \inst10|char_address~2_combout\ & ( (!\inst10|char_address~0_combout\ & !\inst2|pixel_column\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|ALT_INV_char_address~0_combout\,
	datad => \inst2|ALT_INV_pixel_column\(8),
	dataf => \inst10|ALT_INV_char_address~2_combout\,
	combout => \inst10|char_address~43_combout\);

-- Location: MLABCELL_X28_Y10_N54
\inst10|char_address~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~46_combout\ = ( \inst10|LessThan11~0_combout\ & ( \inst10|LessThan4~0_combout\ & ( (\inst2|pixel_column\(8) & (!\inst2|pixel_column\(9) & ((!\inst2|pixel_column\(4)) # (!\inst2|pixel_column\(7))))) ) ) ) # ( 
-- !\inst10|LessThan11~0_combout\ & ( \inst10|LessThan4~0_combout\ & ( (\inst2|pixel_column\(8) & (!\inst2|pixel_column\(7) & !\inst2|pixel_column\(9))) ) ) ) # ( \inst10|LessThan11~0_combout\ & ( !\inst10|LessThan4~0_combout\ & ( (!\inst2|pixel_column\(9) & 
-- ((!\inst2|pixel_column\(7) & ((\inst2|pixel_column\(8)))) # (\inst2|pixel_column\(7) & (!\inst2|pixel_column\(4))))) ) ) ) # ( !\inst10|LessThan11~0_combout\ & ( !\inst10|LessThan4~0_combout\ & ( (\inst2|pixel_column\(8) & (!\inst2|pixel_column\(7) & 
-- !\inst2|pixel_column\(9))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001110100000000000110000000000000011001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(4),
	datab => \inst2|ALT_INV_pixel_column\(8),
	datac => \inst2|ALT_INV_pixel_column\(7),
	datad => \inst2|ALT_INV_pixel_column\(9),
	datae => \inst10|ALT_INV_LessThan11~0_combout\,
	dataf => \inst10|ALT_INV_LessThan4~0_combout\,
	combout => \inst10|char_address~46_combout\);

-- Location: LABCELL_X26_Y10_N21
\inst10|char_address~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~45_combout\ = ( \inst2|pixel_column\(5) & ( \inst10|LessThan29~0_combout\ & ( (\inst10|char_address~2_combout\ & (!\inst10|char_address~0_combout\ & (\inst10|char_address~1_combout\ & \inst2|pixel_column\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address~2_combout\,
	datab => \inst10|ALT_INV_char_address~0_combout\,
	datac => \inst10|ALT_INV_char_address~1_combout\,
	datad => \inst2|ALT_INV_pixel_column\(6),
	datae => \inst2|ALT_INV_pixel_column\(5),
	dataf => \inst10|ALT_INV_LessThan29~0_combout\,
	combout => \inst10|char_address~45_combout\);

-- Location: LABCELL_X26_Y10_N0
\inst10|char_address~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~48_combout\ = ( !\inst10|LessThan19~0_combout\ & ( (!\inst10|char_address~0_combout\ & (\inst10|char_address~2_combout\ & !\inst2|pixel_column\(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|ALT_INV_char_address~0_combout\,
	datac => \inst10|ALT_INV_char_address~2_combout\,
	datad => \inst2|ALT_INV_pixel_column\(9),
	dataf => \inst10|ALT_INV_LessThan19~0_combout\,
	combout => \inst10|char_address~48_combout\);

-- Location: MLABCELL_X28_Y10_N15
\inst10|char_address~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~47_combout\ = ( !\inst2|pixel_column\(9) & ( \inst10|LessThan4~1_combout\ & ( (!\inst2|pixel_column\(7) & (\inst2|pixel_column\(8))) # (\inst2|pixel_column\(7) & (((!\inst3|Add0~0_combout\ & !\inst2|pixel_column\(6))))) ) ) ) # ( 
-- !\inst2|pixel_column\(9) & ( !\inst10|LessThan4~1_combout\ & ( (\inst2|pixel_column\(8) & ((!\inst2|pixel_column\(7)) # ((!\inst3|Add0~0_combout\ & !\inst2|pixel_column\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001000100010000000000000000001110010001000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(7),
	datab => \inst2|ALT_INV_pixel_column\(8),
	datac => \inst3|ALT_INV_Add0~0_combout\,
	datad => \inst2|ALT_INV_pixel_column\(6),
	datae => \inst2|ALT_INV_pixel_column\(9),
	dataf => \inst10|ALT_INV_LessThan4~1_combout\,
	combout => \inst10|char_address~47_combout\);

-- Location: MLABCELL_X28_Y10_N24
\inst10|char_address~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~49_combout\ = ( \inst10|char_address~48_combout\ & ( \inst10|char_address~47_combout\ & ( (\inst10|char_address~44_combout\ & (!\inst10|char_address~43_combout\ & !\inst10|char_address~45_combout\)) ) ) ) # ( 
-- !\inst10|char_address~48_combout\ & ( \inst10|char_address~47_combout\ & ( (!\inst10|char_address~43_combout\ & !\inst10|char_address~45_combout\) ) ) ) # ( \inst10|char_address~48_combout\ & ( !\inst10|char_address~47_combout\ & ( 
-- (\inst10|char_address~44_combout\ & (!\inst10|char_address~45_combout\ & ((!\inst10|char_address~43_combout\) # (!\inst10|char_address~46_combout\)))) ) ) ) # ( !\inst10|char_address~48_combout\ & ( !\inst10|char_address~47_combout\ & ( 
-- (!\inst10|char_address~45_combout\ & ((!\inst10|char_address~43_combout\) # (!\inst10|char_address~46_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000000000010101000000000011001100000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address~44_combout\,
	datab => \inst10|ALT_INV_char_address~43_combout\,
	datac => \inst10|ALT_INV_char_address~46_combout\,
	datad => \inst10|ALT_INV_char_address~45_combout\,
	datae => \inst10|ALT_INV_char_address~48_combout\,
	dataf => \inst10|ALT_INV_char_address~47_combout\,
	combout => \inst10|char_address~49_combout\);

-- Location: LABCELL_X31_Y10_N6
\inst10|char_address[2]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address[2]~51_combout\ = ( \inst10|char_address~49_combout\ & ( (!\inst10|char_address~35_combout\ & ((!\inst10|char_address[3]~50_combout\) # ((!\inst10|char_address~41_combout\) # (\inst10|char_address[2]~42_combout\)))) ) ) # ( 
-- !\inst10|char_address~49_combout\ & ( (!\inst10|char_address[3]~50_combout\ & !\inst10|char_address~35_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000011111011000000001111101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address[3]~50_combout\,
	datab => \inst10|ALT_INV_char_address[2]~42_combout\,
	datac => \inst10|ALT_INV_char_address~41_combout\,
	datad => \inst10|ALT_INV_char_address~35_combout\,
	dataf => \inst10|ALT_INV_char_address~49_combout\,
	combout => \inst10|char_address[2]~51_combout\);

-- Location: LABCELL_X32_Y10_N18
\inst10|char_address[0]~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address[0]~107_combout\ = ( \inst10|char_address[2]~51_combout\ & ( ((!\inst10|char_address[0]~32_combout\ & \inst10|char_address[0]~34_combout\)) # (\inst10|char_address~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111110011110000111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|ALT_INV_char_address[0]~32_combout\,
	datac => \inst10|ALT_INV_char_address~5_combout\,
	datad => \inst10|ALT_INV_char_address[0]~34_combout\,
	dataf => \inst10|ALT_INV_char_address[2]~51_combout\,
	combout => \inst10|char_address[0]~107_combout\);

-- Location: LABCELL_X31_Y10_N54
\inst10|char_address~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~52_combout\ = ( \inst10|Equal10~2_combout\ & ( (!\inst10|LessThan4~2_combout\ & (\inst10|Equal10~1_combout\ & (\inst10|char_address~15_combout\ & \inst10|Equal10~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_LessThan4~2_combout\,
	datab => \inst10|ALT_INV_Equal10~1_combout\,
	datac => \inst10|ALT_INV_char_address~15_combout\,
	datad => \inst10|ALT_INV_Equal10~0_combout\,
	dataf => \inst10|ALT_INV_Equal10~2_combout\,
	combout => \inst10|char_address~52_combout\);

-- Location: LABCELL_X31_Y10_N9
\inst10|char_address[2]~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address[2]~105_combout\ = ( \inst10|char_address~52_combout\ & ( (\inst10|char_address[3]~50_combout\ & (!\inst10|char_address[2]~42_combout\ & \inst10|char_address~41_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address[3]~50_combout\,
	datab => \inst10|ALT_INV_char_address[2]~42_combout\,
	datac => \inst10|ALT_INV_char_address~41_combout\,
	dataf => \inst10|ALT_INV_char_address~52_combout\,
	combout => \inst10|char_address[2]~105_combout\);

-- Location: LABCELL_X21_Y12_N0
\inst3|Add16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add16~1_sumout\ = SUM(( \inst3|current_score[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))
-- \inst3|Add16~2\ = CARRY(( \inst3|current_score[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_current_score[0]~DUPLICATE_q\,
	cin => GND,
	sumout => \inst3|Add16~1_sumout\,
	cout => \inst3|Add16~2\);

-- Location: FF_X21_Y12_N1
\inst3|current_score[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|Add16~1_sumout\,
	sclr => \inst3|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|current_score[0]~DUPLICATE_q\);

-- Location: LABCELL_X21_Y12_N3
\inst3|Add16~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add16~13_sumout\ = SUM(( \inst3|current_score\(1) ) + ( GND ) + ( \inst3|Add16~2\ ))
-- \inst3|Add16~14\ = CARRY(( \inst3|current_score\(1) ) + ( GND ) + ( \inst3|Add16~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_current_score\(1),
	cin => \inst3|Add16~2\,
	sumout => \inst3|Add16~13_sumout\,
	cout => \inst3|Add16~14\);

-- Location: FF_X21_Y12_N4
\inst3|current_score[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|Add16~13_sumout\,
	sclr => \inst3|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|current_score\(1));

-- Location: LABCELL_X21_Y12_N6
\inst3|Add16~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add16~9_sumout\ = SUM(( \inst3|current_score\(2) ) + ( GND ) + ( \inst3|Add16~14\ ))
-- \inst3|Add16~10\ = CARRY(( \inst3|current_score\(2) ) + ( GND ) + ( \inst3|Add16~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_current_score\(2),
	cin => \inst3|Add16~14\,
	sumout => \inst3|Add16~9_sumout\,
	cout => \inst3|Add16~10\);

-- Location: FF_X21_Y12_N8
\inst3|current_score[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|Add16~9_sumout\,
	sclr => \inst3|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|current_score\(2));

-- Location: FF_X21_Y12_N2
\inst3|current_score[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|Add16~1_sumout\,
	sclr => \inst3|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|current_score\(0));

-- Location: FF_X21_Y12_N17
\inst3|current_score[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|Add16~41_sumout\,
	sclr => \inst3|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|current_score\(5));

-- Location: LABCELL_X21_Y12_N9
\inst3|Add16~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add16~5_sumout\ = SUM(( \inst3|current_score\(3) ) + ( GND ) + ( \inst3|Add16~10\ ))
-- \inst3|Add16~6\ = CARRY(( \inst3|current_score\(3) ) + ( GND ) + ( \inst3|Add16~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_current_score\(3),
	cin => \inst3|Add16~10\,
	sumout => \inst3|Add16~5_sumout\,
	cout => \inst3|Add16~6\);

-- Location: FF_X21_Y12_N10
\inst3|current_score[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|Add16~5_sumout\,
	sclr => \inst3|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|current_score\(3));

-- Location: LABCELL_X21_Y12_N12
\inst3|Add16~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add16~45_sumout\ = SUM(( !\inst3|current_score[4]~DUPLICATE_q\ ) + ( GND ) + ( \inst3|Add16~6\ ))
-- \inst3|Add16~46\ = CARRY(( !\inst3|current_score[4]~DUPLICATE_q\ ) + ( GND ) + ( \inst3|Add16~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_current_score[4]~DUPLICATE_q\,
	cin => \inst3|Add16~6\,
	sumout => \inst3|Add16~45_sumout\,
	cout => \inst3|Add16~46\);

-- Location: LABCELL_X21_Y13_N39
\inst3|current_score~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|current_score~3_combout\ = ( !\inst3|Add16~45_sumout\ & ( \inst3|current_score[12]~DUPLICATE_q\ ) ) # ( \inst3|Add16~45_sumout\ & ( !\inst3|current_score[12]~DUPLICATE_q\ & ( (\inst3|Equal0~0_combout\ & (\inst3|Equal0~1_combout\ & 
-- (!\inst3|current_score[11]~DUPLICATE_q\ & !\inst3|current_score[7]~DUPLICATE_q\))) ) ) ) # ( !\inst3|Add16~45_sumout\ & ( !\inst3|current_score[12]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000100000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Equal0~0_combout\,
	datab => \inst3|ALT_INV_Equal0~1_combout\,
	datac => \inst3|ALT_INV_current_score[11]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_current_score[7]~DUPLICATE_q\,
	datae => \inst3|ALT_INV_Add16~45_sumout\,
	dataf => \inst3|ALT_INV_current_score[12]~DUPLICATE_q\,
	combout => \inst3|current_score~3_combout\);

-- Location: FF_X21_Y13_N40
\inst3|current_score[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|current_score~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|current_score[4]~DUPLICATE_q\);

-- Location: LABCELL_X21_Y12_N15
\inst3|Add16~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add16~41_sumout\ = SUM(( \inst3|current_score\(5) ) + ( GND ) + ( \inst3|Add16~46\ ))
-- \inst3|Add16~42\ = CARRY(( \inst3|current_score\(5) ) + ( GND ) + ( \inst3|Add16~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_current_score\(5),
	cin => \inst3|Add16~46\,
	sumout => \inst3|Add16~41_sumout\,
	cout => \inst3|Add16~42\);

-- Location: FF_X21_Y12_N16
\inst3|current_score[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|Add16~41_sumout\,
	sclr => \inst3|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|current_score[5]~DUPLICATE_q\);

-- Location: LABCELL_X21_Y13_N48
\inst3|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Equal0~1_combout\ = ( !\inst3|current_score[5]~DUPLICATE_q\ & ( \inst3|current_score\(3) & ( (\inst3|current_score\(1) & (\inst3|current_score\(2) & \inst3|current_score\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_current_score\(1),
	datac => \inst3|ALT_INV_current_score\(2),
	datad => \inst3|ALT_INV_current_score\(0),
	datae => \inst3|ALT_INV_current_score[5]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_current_score\(3),
	combout => \inst3|Equal0~1_combout\);

-- Location: LABCELL_X21_Y12_N18
\inst3|Add16~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add16~21_sumout\ = SUM(( \inst3|current_score\(6) ) + ( GND ) + ( \inst3|Add16~42\ ))
-- \inst3|Add16~22\ = CARRY(( \inst3|current_score\(6) ) + ( GND ) + ( \inst3|Add16~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_current_score\(6),
	cin => \inst3|Add16~42\,
	sumout => \inst3|Add16~21_sumout\,
	cout => \inst3|Add16~22\);

-- Location: FF_X21_Y12_N19
\inst3|current_score[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|Add16~21_sumout\,
	sclr => \inst3|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|current_score\(6));

-- Location: LABCELL_X21_Y12_N21
\inst3|Add16~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add16~17_sumout\ = SUM(( \inst3|current_score\(7) ) + ( GND ) + ( \inst3|Add16~22\ ))
-- \inst3|Add16~18\ = CARRY(( \inst3|current_score\(7) ) + ( GND ) + ( \inst3|Add16~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_current_score\(7),
	cin => \inst3|Add16~22\,
	sumout => \inst3|Add16~17_sumout\,
	cout => \inst3|Add16~18\);

-- Location: LABCELL_X21_Y12_N24
\inst3|Add16~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add16~37_sumout\ = SUM(( !\inst3|current_score\(8) ) + ( GND ) + ( \inst3|Add16~18\ ))
-- \inst3|Add16~38\ = CARRY(( !\inst3|current_score\(8) ) + ( GND ) + ( \inst3|Add16~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_current_score\(8),
	cin => \inst3|Add16~18\,
	sumout => \inst3|Add16~37_sumout\,
	cout => \inst3|Add16~38\);

-- Location: LABCELL_X21_Y12_N42
\inst3|current_score~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|current_score~2_combout\ = ( \inst3|Equal0~1_combout\ & ( \inst3|Add16~37_sumout\ & ( (\inst3|Equal0~0_combout\ & (!\inst3|current_score[7]~DUPLICATE_q\ & (!\inst3|current_score[12]~DUPLICATE_q\ & !\inst3|current_score[11]~DUPLICATE_q\))) ) ) ) # ( 
-- \inst3|Equal0~1_combout\ & ( !\inst3|Add16~37_sumout\ ) ) # ( !\inst3|Equal0~1_combout\ & ( !\inst3|Add16~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Equal0~0_combout\,
	datab => \inst3|ALT_INV_current_score[7]~DUPLICATE_q\,
	datac => \inst3|ALT_INV_current_score[12]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_current_score[11]~DUPLICATE_q\,
	datae => \inst3|ALT_INV_Equal0~1_combout\,
	dataf => \inst3|ALT_INV_Add16~37_sumout\,
	combout => \inst3|current_score~2_combout\);

-- Location: FF_X21_Y12_N44
\inst3|current_score[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|current_score~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|current_score\(8));

-- Location: LABCELL_X21_Y12_N27
\inst3|Add16~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add16~33_sumout\ = SUM(( !\inst3|current_score\(9) ) + ( GND ) + ( \inst3|Add16~38\ ))
-- \inst3|Add16~34\ = CARRY(( !\inst3|current_score\(9) ) + ( GND ) + ( \inst3|Add16~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_current_score\(9),
	cin => \inst3|Add16~38\,
	sumout => \inst3|Add16~33_sumout\,
	cout => \inst3|Add16~34\);

-- Location: LABCELL_X21_Y13_N0
\inst3|current_score~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|current_score~1_combout\ = ( !\inst3|current_score[11]~DUPLICATE_q\ & ( \inst3|Add16~33_sumout\ & ( (\inst3|Equal0~0_combout\ & (\inst3|Equal0~1_combout\ & (!\inst3|current_score[7]~DUPLICATE_q\ & !\inst3|current_score[12]~DUPLICATE_q\))) ) ) ) # ( 
-- \inst3|current_score[11]~DUPLICATE_q\ & ( !\inst3|Add16~33_sumout\ ) ) # ( !\inst3|current_score[11]~DUPLICATE_q\ & ( !\inst3|Add16~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Equal0~0_combout\,
	datab => \inst3|ALT_INV_Equal0~1_combout\,
	datac => \inst3|ALT_INV_current_score[7]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_current_score[12]~DUPLICATE_q\,
	datae => \inst3|ALT_INV_current_score[11]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_Add16~33_sumout\,
	combout => \inst3|current_score~1_combout\);

-- Location: FF_X21_Y13_N1
\inst3|current_score[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|current_score~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|current_score\(9));

-- Location: LABCELL_X21_Y12_N30
\inst3|Add16~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add16~29_sumout\ = SUM(( !\inst3|current_score[10]~DUPLICATE_q\ ) + ( GND ) + ( \inst3|Add16~34\ ))
-- \inst3|Add16~30\ = CARRY(( !\inst3|current_score[10]~DUPLICATE_q\ ) + ( GND ) + ( \inst3|Add16~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_current_score[10]~DUPLICATE_q\,
	cin => \inst3|Add16~34\,
	sumout => \inst3|Add16~29_sumout\,
	cout => \inst3|Add16~30\);

-- Location: LABCELL_X21_Y12_N33
\inst3|Add16~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add16~25_sumout\ = SUM(( \inst3|current_score[11]~DUPLICATE_q\ ) + ( GND ) + ( \inst3|Add16~30\ ))
-- \inst3|Add16~26\ = CARRY(( \inst3|current_score[11]~DUPLICATE_q\ ) + ( GND ) + ( \inst3|Add16~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_current_score[11]~DUPLICATE_q\,
	cin => \inst3|Add16~30\,
	sumout => \inst3|Add16~25_sumout\,
	cout => \inst3|Add16~26\);

-- Location: FF_X21_Y12_N34
\inst3|current_score[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|Add16~25_sumout\,
	sclr => \inst3|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|current_score[11]~DUPLICATE_q\);

-- Location: LABCELL_X21_Y12_N36
\inst3|Add16~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add16~53_sumout\ = SUM(( \inst3|current_score[12]~DUPLICATE_q\ ) + ( GND ) + ( \inst3|Add16~26\ ))
-- \inst3|Add16~54\ = CARRY(( \inst3|current_score[12]~DUPLICATE_q\ ) + ( GND ) + ( \inst3|Add16~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_current_score[12]~DUPLICATE_q\,
	cin => \inst3|Add16~26\,
	sumout => \inst3|Add16~53_sumout\,
	cout => \inst3|Add16~54\);

-- Location: FF_X21_Y12_N37
\inst3|current_score[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|Add16~53_sumout\,
	sclr => \inst3|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|current_score[12]~DUPLICATE_q\);

-- Location: LABCELL_X21_Y12_N57
\inst3|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Equal0~2_combout\ = ( \inst3|Equal0~1_combout\ & ( (!\inst3|current_score[12]~DUPLICATE_q\ & (!\inst3|current_score\(7) & (!\inst3|current_score[11]~DUPLICATE_q\ & \inst3|Equal0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_current_score[12]~DUPLICATE_q\,
	datab => \inst3|ALT_INV_current_score\(7),
	datac => \inst3|ALT_INV_current_score[11]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_Equal0~0_combout\,
	dataf => \inst3|ALT_INV_Equal0~1_combout\,
	combout => \inst3|Equal0~2_combout\);

-- Location: FF_X21_Y12_N22
\inst3|current_score[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|Add16~17_sumout\,
	sclr => \inst3|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|current_score\(7));

-- Location: FF_X21_Y12_N23
\inst3|current_score[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|Add16~17_sumout\,
	sclr => \inst3|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|current_score[7]~DUPLICATE_q\);

-- Location: LABCELL_X21_Y12_N45
\inst3|current_score~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|current_score~0_combout\ = ( \inst3|Equal0~1_combout\ & ( \inst3|Add16~29_sumout\ & ( (\inst3|Equal0~0_combout\ & (!\inst3|current_score[7]~DUPLICATE_q\ & (!\inst3|current_score[11]~DUPLICATE_q\ & !\inst3|current_score[12]~DUPLICATE_q\))) ) ) ) # ( 
-- \inst3|Equal0~1_combout\ & ( !\inst3|Add16~29_sumout\ ) ) # ( !\inst3|Equal0~1_combout\ & ( !\inst3|Add16~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Equal0~0_combout\,
	datab => \inst3|ALT_INV_current_score[7]~DUPLICATE_q\,
	datac => \inst3|ALT_INV_current_score[11]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_current_score[12]~DUPLICATE_q\,
	datae => \inst3|ALT_INV_Equal0~1_combout\,
	dataf => \inst3|ALT_INV_Add16~29_sumout\,
	combout => \inst3|current_score~0_combout\);

-- Location: FF_X21_Y12_N46
\inst3|current_score[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|current_score~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|current_score[10]~DUPLICATE_q\);

-- Location: LABCELL_X21_Y12_N48
\inst3|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Equal0~0_combout\ = ( !\inst3|current_score\(9) & ( !\inst3|current_score\(6) & ( (!\inst3|current_score[10]~DUPLICATE_q\ & (!\inst3|current_score\(13) & (\inst3|current_score[4]~DUPLICATE_q\ & !\inst3|current_score\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_current_score[10]~DUPLICATE_q\,
	datab => \inst3|ALT_INV_current_score\(13),
	datac => \inst3|ALT_INV_current_score[4]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_current_score\(8),
	datae => \inst3|ALT_INV_current_score\(9),
	dataf => \inst3|ALT_INV_current_score\(6),
	combout => \inst3|Equal0~0_combout\);

-- Location: LABCELL_X21_Y12_N39
\inst3|Add16~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add16~49_sumout\ = SUM(( !\inst3|current_score\(13) ) + ( GND ) + ( \inst3|Add16~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_current_score\(13),
	cin => \inst3|Add16~54\,
	sumout => \inst3|Add16~49_sumout\);

-- Location: LABCELL_X21_Y13_N42
\inst3|current_score~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|current_score~4_combout\ = ( !\inst3|current_score[11]~DUPLICATE_q\ & ( \inst3|Add16~49_sumout\ & ( (\inst3|Equal0~0_combout\ & (\inst3|Equal0~1_combout\ & (!\inst3|current_score[7]~DUPLICATE_q\ & !\inst3|current_score[12]~DUPLICATE_q\))) ) ) ) # ( 
-- \inst3|current_score[11]~DUPLICATE_q\ & ( !\inst3|Add16~49_sumout\ ) ) # ( !\inst3|current_score[11]~DUPLICATE_q\ & ( !\inst3|Add16~49_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Equal0~0_combout\,
	datab => \inst3|ALT_INV_Equal0~1_combout\,
	datac => \inst3|ALT_INV_current_score[7]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_current_score[12]~DUPLICATE_q\,
	datae => \inst3|ALT_INV_current_score[11]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_Add16~49_sumout\,
	combout => \inst3|current_score~4_combout\);

-- Location: FF_X21_Y13_N43
\inst3|current_score[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|current_score~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|current_score\(13));

-- Location: LABCELL_X26_Y12_N0
\inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~9_sumout\ = SUM(( !\inst3|current_score[10]~DUPLICATE_q\ ) + ( !VCC ) + ( !VCC ))
-- \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~10\ = CARRY(( !\inst3|current_score[10]~DUPLICATE_q\ ) + ( !VCC ) + ( !VCC ))
-- \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~11\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_current_score[10]~DUPLICATE_q\,
	cin => GND,
	sharein => GND,
	sumout => \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~9_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~10\,
	shareout => \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~11\);

-- Location: LABCELL_X26_Y12_N3
\inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~5_sumout\ = SUM(( \inst3|current_score[11]~DUPLICATE_q\ ) + ( \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~11\ ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~10\ ))
-- \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~6\ = CARRY(( \inst3|current_score[11]~DUPLICATE_q\ ) + ( \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~11\ ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~10\ ))
-- \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~7\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_current_score[11]~DUPLICATE_q\,
	cin => \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~10\,
	sharein => \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~11\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~5_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~6\,
	shareout => \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~7\);

-- Location: LABCELL_X26_Y12_N6
\inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout\ = SUM(( !\inst3|current_score[12]~DUPLICATE_q\ ) + ( \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~7\ ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~6\ ))
-- \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~18\ = CARRY(( !\inst3|current_score[12]~DUPLICATE_q\ ) + ( \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~7\ ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~6\ ))
-- \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~19\ = SHARE(\inst3|current_score[12]~DUPLICATE_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_current_score[12]~DUPLICATE_q\,
	cin => \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~6\,
	sharein => \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~7\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~18\,
	shareout => \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~19\);

-- Location: LABCELL_X26_Y12_N9
\inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout\ = SUM(( !\inst3|current_score\(13) ) + ( \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~19\ ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~18\ ))
-- \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~14\ = CARRY(( !\inst3|current_score\(13) ) + ( \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~19\ ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~18\ ))
-- \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_current_score\(13),
	cin => \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~18\,
	sharein => \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~19\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~14\,
	shareout => \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~15\);

-- Location: LABCELL_X26_Y12_N12
\inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ = SUM(( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~15\ ) + ( \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~14\,
	sharein => \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~15\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\);

-- Location: LABCELL_X26_Y12_N39
\inst10|Mod0|auto_generated|divider|divider|StageOut[45]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[45]~95_combout\ = ( !\inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~13_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[45]~95_combout\);

-- Location: LABCELL_X25_Y12_N3
\inst10|Mod0|auto_generated|divider|divider|StageOut[45]~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[45]~96_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( !\inst3|current_score\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_current_score\(13),
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[45]~96_combout\);

-- Location: LABCELL_X26_Y12_N48
\inst10|Mod0|auto_generated|divider|divider|StageOut[43]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[43]~28_combout\ = ( !\inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~5_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[43]~28_combout\);

-- Location: LABCELL_X26_Y12_N57
\inst10|Mod0|auto_generated|divider|divider|StageOut[43]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[43]~29_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( \inst3|current_score[11]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_current_score[11]~DUPLICATE_q\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[43]~29_combout\);

-- Location: LABCELL_X25_Y12_N30
\inst10|Mod0|auto_generated|divider|divider|op_9~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_9~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_9~26_cout\);

-- Location: LABCELL_X25_Y12_N33
\inst10|Mod0|auto_generated|divider|divider|op_9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_9~13_sumout\ = SUM(( !\inst3|current_score\(9) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_9~26_cout\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_9~14\ = CARRY(( !\inst3|current_score\(9) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_9~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_current_score\(9),
	cin => \inst10|Mod0|auto_generated|divider|divider|op_9~26_cout\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_9~13_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_9~14\);

-- Location: LABCELL_X25_Y12_N36
\inst10|Mod0|auto_generated|divider|divider|op_9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_9~9_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~9_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (!\inst3|current_score[10]~DUPLICATE_q\)) ) + ( GND ) + ( \inst10|Mod0|auto_generated|divider|divider|op_9~14\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_9~10\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~9_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (!\inst3|current_score[10]~DUPLICATE_q\)) ) + ( GND ) + ( \inst10|Mod0|auto_generated|divider|divider|op_9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datac => \inst3|ALT_INV_current_score[10]~DUPLICATE_q\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~9_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_9~14\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_9~9_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_9~10\);

-- Location: LABCELL_X25_Y12_N39
\inst10|Mod0|auto_generated|divider|divider|op_9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_9~5_sumout\ = SUM(( (\inst10|Mod0|auto_generated|divider|divider|StageOut[43]~29_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[43]~28_combout\) ) + ( VCC ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_9~10\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_9~6\ = CARRY(( (\inst10|Mod0|auto_generated|divider|divider|StageOut[43]~29_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[43]~28_combout\) ) + ( VCC ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~28_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~29_combout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_9~10\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_9~5_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_9~6\);

-- Location: LABCELL_X25_Y12_N42
\inst10|Mod0|auto_generated|divider|divider|op_9~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_9~21_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (\inst3|current_score[12]~DUPLICATE_q\)) ) + ( GND ) + ( \inst10|Mod0|auto_generated|divider|divider|op_9~6\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_9~22\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (\inst3|current_score[12]~DUPLICATE_q\)) ) + ( GND ) + ( \inst10|Mod0|auto_generated|divider|divider|op_9~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datac => \inst3|ALT_INV_current_score[12]~DUPLICATE_q\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~17_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_9~6\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_9~21_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_9~22\);

-- Location: LABCELL_X25_Y12_N45
\inst10|Mod0|auto_generated|divider|divider|op_9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_9~17_sumout\ = SUM(( (\inst10|Mod0|auto_generated|divider|divider|StageOut[45]~96_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[45]~95_combout\) ) + ( VCC ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_9~22\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_9~18\ = CARRY(( (\inst10|Mod0|auto_generated|divider|divider|StageOut[45]~96_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[45]~95_combout\) ) + ( VCC ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_9~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~95_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~96_combout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_9~22\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_9~17_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_9~18\);

-- Location: LABCELL_X25_Y12_N48
\inst10|Mod0|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Mod0|auto_generated|divider|divider|op_9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Mod0|auto_generated|divider|divider|op_9~18\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: LABCELL_X26_Y12_N18
\inst10|Mod0|auto_generated|divider|divider|StageOut[44]~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[44]~109_combout\ = ( !\inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~17_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[44]~109_combout\);

-- Location: LABCELL_X26_Y12_N27
\inst10|Mod0|auto_generated|divider|divider|StageOut[44]~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[44]~110_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( \inst3|current_score[12]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_current_score[12]~DUPLICATE_q\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[44]~110_combout\);

-- Location: LABCELL_X26_Y12_N33
\inst10|Mod0|auto_generated|divider|divider|StageOut[43]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[43]~30_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|StageOut[43]~28_combout\ ) # ( !\inst10|Mod0|auto_generated|divider|divider|StageOut[43]~28_combout\ & ( 
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[43]~29_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~29_combout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~28_combout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[43]~30_combout\);

-- Location: LABCELL_X26_Y12_N30
\inst10|Mod0|auto_generated|divider|divider|StageOut[42]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[42]~43_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( !\inst3|current_score[10]~DUPLICATE_q\ ) ) # ( 
-- !\inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~9_sumout\,
	datad => \inst3|ALT_INV_current_score[10]~DUPLICATE_q\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[42]~43_combout\);

-- Location: FF_X21_Y12_N43
\inst3|current_score[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|current_score~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|current_score[8]~DUPLICATE_q\);

-- Location: LABCELL_X25_Y12_N6
\inst10|Mod0|auto_generated|divider|divider|op_10~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_10~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_10~30_cout\);

-- Location: LABCELL_X25_Y12_N9
\inst10|Mod0|auto_generated|divider|divider|op_10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_10~17_sumout\ = SUM(( !\inst3|current_score[8]~DUPLICATE_q\ ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_10~30_cout\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_10~18\ = CARRY(( !\inst3|current_score[8]~DUPLICATE_q\ ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_10~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_current_score[8]~DUPLICATE_q\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_10~30_cout\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_10~17_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_10~18\);

-- Location: LABCELL_X25_Y12_N12
\inst10|Mod0|auto_generated|divider|divider|op_10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_10~13_sumout\ = SUM(( GND ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_9~13_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (!\inst3|current_score\(9))) ) + ( \inst10|Mod0|auto_generated|divider|divider|op_10~18\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_10~14\ = CARRY(( GND ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_9~13_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (!\inst3|current_score\(9))) ) + ( \inst10|Mod0|auto_generated|divider|divider|op_10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011110000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst3|ALT_INV_current_score\(9),
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_10~18\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_10~13_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_10~14\);

-- Location: LABCELL_X25_Y12_N15
\inst10|Mod0|auto_generated|divider|divider|op_10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_10~9_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_9~9_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[42]~43_combout\)) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_10~14\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_10~10\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_9~9_sumout\))) # (\inst10|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\inst10|Mod0|auto_generated|divider|divider|StageOut[42]~43_combout\)) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~43_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_10~14\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_10~9_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_10~10\);

-- Location: LABCELL_X25_Y12_N18
\inst10|Mod0|auto_generated|divider|divider|op_10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_10~5_sumout\ = SUM(( GND ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_9~5_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[43]~30_combout\)) ) + ( \inst10|Mod0|auto_generated|divider|divider|op_10~10\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_10~6\ = CARRY(( GND ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_9~5_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[43]~30_combout\)) ) + ( \inst10|Mod0|auto_generated|divider|divider|op_10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~30_combout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_10~10\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_10~5_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_10~6\);

-- Location: LABCELL_X25_Y12_N21
\inst10|Mod0|auto_generated|divider|divider|op_10~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_10~25_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|op_9~21_sumout\)) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[44]~110_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[44]~109_combout\)))) ) + ( VCC ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_10~6\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_10~26\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|op_9~21_sumout\)) # (\inst10|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\inst10|Mod0|auto_generated|divider|divider|StageOut[44]~110_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[44]~109_combout\)))) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_10~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~109_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~110_combout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_10~6\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_10~25_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_10~26\);

-- Location: LABCELL_X25_Y12_N24
\inst10|Mod0|auto_generated|divider|divider|op_10~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_10~21_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|op_9~17_sumout\)))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[45]~95_combout\)) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[45]~96_combout\))) ) + ( VCC ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_10~26\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_10~22\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|op_9~17_sumout\)))) # (\inst10|Mod0|auto_generated|divider|divider|op_9~1_sumout\ 
-- & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[45]~95_combout\)) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[45]~96_combout\))) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_10~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~96_combout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~95_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_10~26\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_10~21_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_10~22\);

-- Location: LABCELL_X25_Y12_N27
\inst10|Mod0|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Mod0|auto_generated|divider|divider|op_10~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Mod0|auto_generated|divider|divider|op_10~22\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: LABCELL_X25_Y12_N54
\inst10|Mod0|auto_generated|divider|divider|StageOut[60]~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[60]~94_combout\ = ( !\inst10|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_9~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[60]~94_combout\);

-- Location: LABCELL_X24_Y13_N12
\inst10|Mod0|auto_generated|divider|divider|StageOut[60]~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[60]~97_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|StageOut[45]~95_combout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_9~1_sumout\ ) ) # ( 
-- !\inst10|Mod0|auto_generated|divider|divider|StageOut[45]~95_combout\ & ( (\inst10|Mod0|auto_generated|divider|divider|StageOut[45]~96_combout\ & \inst10|Mod0|auto_generated|divider|divider|op_9~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~96_combout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~95_combout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[60]~97_combout\);

-- Location: LABCELL_X25_Y12_N57
\inst10|Mod0|auto_generated|divider|divider|StageOut[59]~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[59]~111_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|StageOut[44]~109_combout\ & ( (\inst10|Mod0|auto_generated|divider|divider|op_9~21_sumout\) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_9~1_sumout\) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|StageOut[44]~109_combout\ & ( (!\inst10|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\inst10|Mod0|auto_generated|divider|divider|op_9~21_sumout\)) # (\inst10|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|StageOut[44]~110_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~110_combout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~109_combout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[59]~111_combout\);

-- Location: LABCELL_X26_Y12_N51
\inst10|Mod0|auto_generated|divider|divider|StageOut[58]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[58]~27_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_9~5_sumout\ & ( !\inst10|Mod0|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[58]~27_combout\);

-- Location: LABCELL_X26_Y12_N54
\inst10|Mod0|auto_generated|divider|divider|StageOut[58]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[58]~31_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|StageOut[43]~30_combout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~30_combout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[58]~31_combout\);

-- Location: LABCELL_X25_Y12_N0
\inst10|Mod0|auto_generated|divider|divider|StageOut[57]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[57]~44_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|StageOut[42]~43_combout\ ) ) # ( 
-- !\inst10|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_9~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~43_combout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[57]~44_combout\);

-- Location: LABCELL_X25_Y13_N48
\inst10|Mod0|auto_generated|divider|divider|StageOut[56]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[56]~56_combout\ = (!\inst10|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_9~13_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (!\inst3|current_score\(9)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011111100001100001111110000110000111111000011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst3|ALT_INV_current_score\(9),
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[56]~56_combout\);

-- Location: LABCELL_X24_Y13_N18
\inst10|Mod0|auto_generated|divider|divider|op_11~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_11~34_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_11~34_cout\);

-- Location: LABCELL_X24_Y13_N21
\inst10|Mod0|auto_generated|divider|divider|op_11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_11~5_sumout\ = SUM(( \inst3|current_score[7]~DUPLICATE_q\ ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_11~34_cout\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_11~6\ = CARRY(( \inst3|current_score[7]~DUPLICATE_q\ ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_11~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_current_score[7]~DUPLICATE_q\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_11~34_cout\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_11~5_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_11~6\);

-- Location: LABCELL_X24_Y13_N24
\inst10|Mod0|auto_generated|divider|divider|op_11~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_11~21_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_10~17_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (!\inst3|current_score[8]~DUPLICATE_q\)) ) + ( GND ) + ( \inst10|Mod0|auto_generated|divider|divider|op_11~6\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_11~22\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_10~17_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (!\inst3|current_score[8]~DUPLICATE_q\)) ) + ( GND ) + ( \inst10|Mod0|auto_generated|divider|divider|op_11~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst3|ALT_INV_current_score[8]~DUPLICATE_q\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_11~6\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_11~21_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_11~22\);

-- Location: LABCELL_X24_Y13_N27
\inst10|Mod0|auto_generated|divider|divider|op_11~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_11~17_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_10~13_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[56]~56_combout\)) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_11~22\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_11~18\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_10~13_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[56]~56_combout\)) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_11~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[56]~56_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_11~22\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_11~17_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_11~18\);

-- Location: LABCELL_X24_Y13_N30
\inst10|Mod0|auto_generated|divider|divider|op_11~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_11~13_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_10~9_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[57]~44_combout\)) ) + ( GND ) + ( \inst10|Mod0|auto_generated|divider|divider|op_11~18\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_11~14\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_10~9_sumout\))) # (\inst10|Mod0|auto_generated|divider|divider|op_10~1_sumout\ 
-- & (\inst10|Mod0|auto_generated|divider|divider|StageOut[57]~44_combout\)) ) + ( GND ) + ( \inst10|Mod0|auto_generated|divider|divider|op_11~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[57]~44_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_11~18\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_11~13_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_11~14\);

-- Location: LABCELL_X24_Y13_N33
\inst10|Mod0|auto_generated|divider|divider|op_11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_11~9_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|op_10~5_sumout\)) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[58]~31_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[58]~27_combout\)))) ) + ( VCC ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_11~14\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_11~10\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|op_10~5_sumout\)) # (\inst10|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\inst10|Mod0|auto_generated|divider|divider|StageOut[58]~31_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[58]~27_combout\)))) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_11~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[58]~27_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[58]~31_combout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_11~14\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_11~9_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_11~10\);

-- Location: LABCELL_X24_Y13_N36
\inst10|Mod0|auto_generated|divider|divider|op_11~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_11~29_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_10~25_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[59]~111_combout\)) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_11~10\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_11~30\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_10~25_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[59]~111_combout\)) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_11~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[59]~111_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_11~10\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_11~29_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_11~30\);

-- Location: LABCELL_X24_Y13_N39
\inst10|Mod0|auto_generated|divider|divider|op_11~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_11~25_sumout\ = SUM(( VCC ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|op_10~21_sumout\)) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[60]~97_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[60]~94_combout\)))) ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_11~30\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_11~26\ = CARRY(( VCC ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|op_10~21_sumout\)) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[60]~97_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[60]~94_combout\)))) ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_11~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~94_combout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~97_combout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_11~30\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_11~25_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_11~26\);

-- Location: LABCELL_X24_Y13_N42
\inst10|Mod0|auto_generated|divider|divider|op_11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Mod0|auto_generated|divider|divider|op_11~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Mod0|auto_generated|divider|divider|op_11~26\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\);

-- Location: LABCELL_X24_Y13_N57
\inst10|Mod0|auto_generated|divider|divider|StageOut[75]~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[75]~93_combout\ = (!\inst10|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & \inst10|Mod0|auto_generated|divider|divider|op_10~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[75]~93_combout\);

-- Location: LABCELL_X24_Y13_N3
\inst10|Mod0|auto_generated|divider|divider|StageOut[75]~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[75]~98_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|StageOut[60]~97_combout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_10~1_sumout\ ) ) # ( 
-- !\inst10|Mod0|auto_generated|divider|divider|StageOut[60]~97_combout\ & ( (\inst10|Mod0|auto_generated|divider|divider|StageOut[60]~94_combout\ & \inst10|Mod0|auto_generated|divider|divider|op_10~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~94_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~97_combout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[75]~98_combout\);

-- Location: LABCELL_X25_Y13_N42
\inst10|Mod0|auto_generated|divider|divider|StageOut[74]~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[74]~108_combout\ = (\inst10|Mod0|auto_generated|divider|divider|op_10~25_sumout\ & !\inst10|Mod0|auto_generated|divider|divider|op_10~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[74]~108_combout\);

-- Location: LABCELL_X25_Y13_N57
\inst10|Mod0|auto_generated|divider|divider|StageOut[74]~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[74]~112_combout\ = (\inst10|Mod0|auto_generated|divider|divider|StageOut[59]~111_combout\ & \inst10|Mod0|auto_generated|divider|divider|op_10~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[59]~111_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[74]~112_combout\);

-- Location: LABCELL_X26_Y12_N36
\inst10|Mod0|auto_generated|divider|divider|StageOut[73]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[73]~32_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ( (\inst10|Mod0|auto_generated|divider|divider|StageOut[58]~27_combout\) # 
-- (\inst10|Mod0|auto_generated|divider|divider|StageOut[58]~31_combout\) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_10~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[58]~31_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[58]~27_combout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[73]~32_combout\);

-- Location: LABCELL_X26_Y12_N21
\inst10|Mod0|auto_generated|divider|divider|StageOut[72]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[72]~42_combout\ = ( !\inst10|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_10~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[72]~42_combout\);

-- Location: LABCELL_X26_Y12_N24
\inst10|Mod0|auto_generated|divider|divider|StageOut[72]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[72]~45_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|StageOut[57]~44_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[57]~44_combout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[72]~45_combout\);

-- Location: LABCELL_X25_Y13_N51
\inst10|Mod0|auto_generated|divider|divider|StageOut[71]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[71]~57_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|StageOut[56]~56_combout\ & ( (\inst10|Mod0|auto_generated|divider|divider|op_10~13_sumout\) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_10~1_sumout\) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|StageOut[56]~56_combout\ & ( (!\inst10|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- \inst10|Mod0|auto_generated|divider|divider|op_10~13_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[56]~56_combout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[71]~57_combout\);

-- Location: LABCELL_X24_Y13_N6
\inst10|Mod0|auto_generated|divider|divider|StageOut[70]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[70]~68_combout\ = (!\inst10|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_10~17_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (!\inst3|current_score[8]~DUPLICATE_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011111010010100001111101001010000111110100101000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst3|ALT_INV_current_score[8]~DUPLICATE_q\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[70]~68_combout\);

-- Location: LABCELL_X25_Y13_N0
\inst10|Mod0|auto_generated|divider|divider|op_12~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_12~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_12~38_cout\);

-- Location: LABCELL_X25_Y13_N3
\inst10|Mod0|auto_generated|divider|divider|op_12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_12~9_sumout\ = SUM(( \inst3|current_score\(6) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_12~38_cout\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_12~10\ = CARRY(( \inst3|current_score\(6) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_12~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_current_score\(6),
	cin => \inst10|Mod0|auto_generated|divider|divider|op_12~38_cout\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_12~9_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_12~10\);

-- Location: LABCELL_X25_Y13_N6
\inst10|Mod0|auto_generated|divider|divider|op_12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_12~5_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_11~5_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst3|current_score[7]~DUPLICATE_q\)) ) + ( GND ) + ( \inst10|Mod0|auto_generated|divider|divider|op_12~10\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_12~6\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_11~5_sumout\))) # (\inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ 
-- & (\inst3|current_score[7]~DUPLICATE_q\)) ) + ( GND ) + ( \inst10|Mod0|auto_generated|divider|divider|op_12~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst3|ALT_INV_current_score[7]~DUPLICATE_q\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_12~10\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_12~5_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_12~6\);

-- Location: LABCELL_X25_Y13_N9
\inst10|Mod0|auto_generated|divider|divider|op_12~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_12~25_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_11~21_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[70]~68_combout\)) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_12~6\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_12~26\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_11~21_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[70]~68_combout\)) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_12~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[70]~68_combout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_12~6\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_12~25_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_12~26\);

-- Location: LABCELL_X25_Y13_N12
\inst10|Mod0|auto_generated|divider|divider|op_12~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_12~21_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_11~17_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[71]~57_combout\)) ) + ( GND ) + ( \inst10|Mod0|auto_generated|divider|divider|op_12~26\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_12~22\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_11~17_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[71]~57_combout\)) ) + ( GND ) + ( \inst10|Mod0|auto_generated|divider|divider|op_12~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[71]~57_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_12~26\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_12~21_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_12~22\);

-- Location: LABCELL_X25_Y13_N15
\inst10|Mod0|auto_generated|divider|divider|op_12~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_12~17_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|op_11~13_sumout\)) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[72]~45_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[72]~42_combout\)))) ) + ( VCC ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_12~22\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_12~18\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|op_11~13_sumout\)) # (\inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ 
-- & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[72]~45_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[72]~42_combout\)))) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_12~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~42_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~45_combout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_12~22\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_12~17_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_12~18\);

-- Location: LABCELL_X25_Y13_N18
\inst10|Mod0|auto_generated|divider|divider|op_12~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_12~13_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_11~9_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[73]~32_combout\)) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_12~18\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_12~14\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_11~9_sumout\))) # (\inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ 
-- & (\inst10|Mod0|auto_generated|divider|divider|StageOut[73]~32_combout\)) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_12~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[73]~32_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_12~18\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_12~13_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_12~14\);

-- Location: LABCELL_X25_Y13_N21
\inst10|Mod0|auto_generated|divider|divider|op_12~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_12~33_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|op_11~29_sumout\)) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[74]~112_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[74]~108_combout\)))) ) + ( VCC ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_12~14\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_12~34\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|op_11~29_sumout\)) # (\inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ 
-- & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[74]~112_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[74]~108_combout\)))) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_12~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~108_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~112_combout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_12~14\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_12~33_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_12~34\);

-- Location: LABCELL_X25_Y13_N24
\inst10|Mod0|auto_generated|divider|divider|op_12~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_12~29_sumout\ = SUM(( VCC ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|op_11~25_sumout\)) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[75]~98_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[75]~93_combout\)))) ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_12~34\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_12~30\ = CARRY(( VCC ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|op_11~25_sumout\)) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[75]~98_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[75]~93_combout\)))) ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_12~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~93_combout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~98_combout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_12~34\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_12~29_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_12~30\);

-- Location: LABCELL_X25_Y13_N27
\inst10|Mod0|auto_generated|divider|divider|op_12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Mod0|auto_generated|divider|divider|op_12~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Mod0|auto_generated|divider|divider|op_12~30\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\);

-- Location: LABCELL_X26_Y13_N0
\inst10|Mod0|auto_generated|divider|divider|StageOut[105]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[105]~91_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_12~29_sumout\ & ( !\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[105]~91_combout\);

-- Location: LABCELL_X25_Y13_N30
\inst10|Mod0|auto_generated|divider|divider|StageOut[90]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[90]~92_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_11~25_sumout\ & ( !\inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[90]~92_combout\);

-- Location: LABCELL_X24_Y13_N48
\inst10|Mod0|auto_generated|divider|divider|StageOut[90]~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[90]~99_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ( (\inst10|Mod0|auto_generated|divider|divider|StageOut[75]~93_combout\) # 
-- (\inst10|Mod0|auto_generated|divider|divider|StageOut[75]~98_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~98_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~93_combout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[90]~99_combout\);

-- Location: LABCELL_X24_Y13_N9
\inst10|Mod0|auto_generated|divider|divider|StageOut[89]~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[89]~113_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|StageOut[74]~108_combout\ & ( (\inst10|Mod0|auto_generated|divider|divider|op_11~29_sumout\) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|StageOut[74]~108_combout\ & ( (!\inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- ((\inst10|Mod0|auto_generated|divider|divider|op_11~29_sumout\))) # (\inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[74]~112_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~112_combout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~108_combout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[89]~113_combout\);

-- Location: LABCELL_X25_Y11_N0
\inst10|Mod0|auto_generated|divider|divider|StageOut[88]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[88]~26_combout\ = ( !\inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_11~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[88]~26_combout\);

-- Location: LABCELL_X26_Y12_N45
\inst10|Mod0|auto_generated|divider|divider|StageOut[88]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[88]~33_combout\ = (\inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & \inst10|Mod0|auto_generated|divider|divider|StageOut[73]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[73]~32_combout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[88]~33_combout\);

-- Location: LABCELL_X26_Y12_N42
\inst10|Mod0|auto_generated|divider|divider|StageOut[87]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[87]~46_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|StageOut[72]~42_combout\ & ( (\inst10|Mod0|auto_generated|divider|divider|op_11~13_sumout\) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|StageOut[72]~42_combout\ & ( (!\inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- ((\inst10|Mod0|auto_generated|divider|divider|op_11~13_sumout\))) # (\inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[72]~45_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~45_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~42_combout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[87]~46_combout\);

-- Location: LABCELL_X25_Y13_N45
\inst10|Mod0|auto_generated|divider|divider|StageOut[86]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[86]~55_combout\ = (!\inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & \inst10|Mod0|auto_generated|divider|divider|op_11~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[86]~55_combout\);

-- Location: LABCELL_X25_Y13_N54
\inst10|Mod0|auto_generated|divider|divider|StageOut[86]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[86]~58_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|StageOut[71]~57_combout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[71]~57_combout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[86]~58_combout\);

-- Location: LABCELL_X24_Y13_N15
\inst10|Mod0|auto_generated|divider|divider|StageOut[85]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[85]~69_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|StageOut[70]~68_combout\ ) ) # ( 
-- !\inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_11~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[70]~68_combout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[85]~69_combout\);

-- Location: LABCELL_X25_Y13_N33
\inst10|Mod0|auto_generated|divider|divider|StageOut[84]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[84]~9_combout\ = (!\inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_11~5_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst3|current_score[7]~DUPLICATE_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst3|ALT_INV_current_score[7]~DUPLICATE_q\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[84]~9_combout\);

-- Location: LABCELL_X26_Y13_N24
\inst10|Mod0|auto_generated|divider|divider|op_13~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_13~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_13~42_cout\);

-- Location: LABCELL_X26_Y13_N27
\inst10|Mod0|auto_generated|divider|divider|op_13~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_13~29_sumout\ = SUM(( \inst3|current_score\(5) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_13~42_cout\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_13~30\ = CARRY(( \inst3|current_score\(5) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_13~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_current_score\(5),
	cin => \inst10|Mod0|auto_generated|divider|divider|op_13~42_cout\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_13~29_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_13~30\);

-- Location: LABCELL_X26_Y13_N30
\inst10|Mod0|auto_generated|divider|divider|op_13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_13~9_sumout\ = SUM(( GND ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_12~9_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (\inst3|current_score\(6))) ) + ( \inst10|Mod0|auto_generated|divider|divider|op_13~30\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_13~10\ = CARRY(( GND ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_12~9_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (\inst3|current_score\(6))) ) + ( \inst10|Mod0|auto_generated|divider|divider|op_13~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst3|ALT_INV_current_score\(6),
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_13~30\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_13~9_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_13~10\);

-- Location: LABCELL_X26_Y13_N33
\inst10|Mod0|auto_generated|divider|divider|op_13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_13~5_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|op_12~5_sumout\)) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|StageOut[84]~9_combout\))) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_13~10\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_13~6\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|op_12~5_sumout\)) # (\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- ((\inst10|Mod0|auto_generated|divider|divider|StageOut[84]~9_combout\))) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_13~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[84]~9_combout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_13~10\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_13~5_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_13~6\);

-- Location: LABCELL_X26_Y13_N36
\inst10|Mod0|auto_generated|divider|divider|op_13~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_13~25_sumout\ = SUM(( GND ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_12~25_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[85]~69_combout\)) ) + ( \inst10|Mod0|auto_generated|divider|divider|op_13~6\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_13~26\ = CARRY(( GND ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_12~25_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[85]~69_combout\)) ) + ( \inst10|Mod0|auto_generated|divider|divider|op_13~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[85]~69_combout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_13~6\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_13~25_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_13~26\);

-- Location: LABCELL_X26_Y13_N39
\inst10|Mod0|auto_generated|divider|divider|op_13~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_13~21_sumout\ = SUM(( VCC ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|op_12~21_sumout\)))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[86]~58_combout\)) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[86]~55_combout\))) ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_13~26\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_13~22\ = CARRY(( VCC ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|op_12~21_sumout\)))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[86]~58_combout\)) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[86]~55_combout\))) ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_13~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[86]~55_combout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[86]~58_combout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_13~26\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_13~21_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_13~22\);

-- Location: LABCELL_X26_Y13_N42
\inst10|Mod0|auto_generated|divider|divider|op_13~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_13~17_sumout\ = SUM(( VCC ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_12~17_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[87]~46_combout\)) ) + ( \inst10|Mod0|auto_generated|divider|divider|op_13~22\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_13~18\ = CARRY(( VCC ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_12~17_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[87]~46_combout\)) ) + ( \inst10|Mod0|auto_generated|divider|divider|op_13~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[87]~46_combout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_13~22\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_13~17_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_13~18\);

-- Location: LABCELL_X26_Y13_N45
\inst10|Mod0|auto_generated|divider|divider|op_13~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_13~13_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|op_12~13_sumout\)))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[88]~33_combout\)) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[88]~26_combout\))) ) + ( VCC ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_13~18\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_13~14\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|op_12~13_sumout\)))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[88]~33_combout\)) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[88]~26_combout\))) ) + ( VCC ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_13~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[88]~26_combout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[88]~33_combout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_13~18\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_13~13_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_13~14\);

-- Location: LABCELL_X26_Y13_N48
\inst10|Mod0|auto_generated|divider|divider|op_13~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_13~37_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_12~33_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[89]~113_combout\)) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_13~14\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_13~38\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_12~33_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[89]~113_combout\)) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_13~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[89]~113_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_13~14\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_13~37_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_13~38\);

-- Location: LABCELL_X26_Y13_N51
\inst10|Mod0|auto_generated|divider|divider|op_13~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_13~33_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|op_12~29_sumout\)))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[90]~99_combout\)) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[90]~92_combout\))) ) + ( VCC ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_13~38\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_13~34\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|op_12~29_sumout\)))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[90]~99_combout\)) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[90]~92_combout\))) ) + ( VCC ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_13~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[90]~92_combout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[90]~99_combout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_13~38\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_13~33_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_13~34\);

-- Location: LABCELL_X26_Y13_N54
\inst10|Mod0|auto_generated|divider|divider|op_13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Mod0|auto_generated|divider|divider|op_13~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Mod0|auto_generated|divider|divider|op_13~34\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\);

-- Location: LABCELL_X25_Y13_N39
\inst10|Mod0|auto_generated|divider|divider|StageOut[105]~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[105]~100_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|StageOut[90]~92_combout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ ) ) # ( 
-- !\inst10|Mod0|auto_generated|divider|divider|StageOut[90]~92_combout\ & ( (\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & \inst10|Mod0|auto_generated|divider|divider|StageOut[90]~99_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[90]~99_combout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[90]~92_combout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[105]~100_combout\);

-- Location: LABCELL_X26_Y13_N6
\inst10|Mod0|auto_generated|divider|divider|StageOut[104]~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[104]~107_combout\ = (!\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & \inst10|Mod0|auto_generated|divider|divider|op_12~33_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[104]~107_combout\);

-- Location: LABCELL_X24_Y13_N54
\inst10|Mod0|auto_generated|divider|divider|StageOut[104]~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[104]~114_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|StageOut[89]~113_combout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[89]~113_combout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[104]~114_combout\);

-- Location: LABCELL_X25_Y11_N9
\inst10|Mod0|auto_generated|divider|divider|StageOut[103]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[103]~34_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_12~13_sumout\ & ( (!\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\) # 
-- ((\inst10|Mod0|auto_generated|divider|divider|StageOut[88]~26_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[88]~33_combout\)) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|op_12~13_sumout\ & ( 
-- (\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|StageOut[88]~26_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[88]~33_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[88]~33_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[88]~26_combout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[103]~34_combout\);

-- Location: LABCELL_X25_Y11_N12
\inst10|Mod0|auto_generated|divider|divider|StageOut[102]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[102]~41_combout\ = ( !\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_12~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[102]~41_combout\);

-- Location: LABCELL_X25_Y11_N6
\inst10|Mod0|auto_generated|divider|divider|StageOut[102]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[102]~47_combout\ = (\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & \inst10|Mod0|auto_generated|divider|divider|StageOut[87]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[87]~46_combout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[102]~47_combout\);

-- Location: LABCELL_X24_Y13_N0
\inst10|Mod0|auto_generated|divider|divider|StageOut[101]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[101]~59_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|StageOut[86]~55_combout\ & ( (\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_12~21_sumout\) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|StageOut[86]~55_combout\ & ( (!\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\inst10|Mod0|auto_generated|divider|divider|op_12~21_sumout\)) # (\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|StageOut[86]~58_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[86]~58_combout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[86]~55_combout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[101]~59_combout\);

-- Location: LABCELL_X26_Y13_N15
\inst10|Mod0|auto_generated|divider|divider|StageOut[100]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[100]~67_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_12~25_sumout\ & ( !\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[100]~67_combout\);

-- Location: LABCELL_X24_Y13_N51
\inst10|Mod0|auto_generated|divider|divider|StageOut[100]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[100]~70_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|StageOut[85]~69_combout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[85]~69_combout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[100]~70_combout\);

-- Location: LABCELL_X25_Y13_N36
\inst10|Mod0|auto_generated|divider|divider|StageOut[99]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[99]~10_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_12~5_sumout\ & ( (!\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\) # 
-- (\inst10|Mod0|auto_generated|divider|divider|StageOut[84]~9_combout\) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|op_12~5_sumout\ & ( (\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[84]~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[84]~9_combout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[99]~10_combout\);

-- Location: LABCELL_X26_Y13_N3
\inst10|Mod0|auto_generated|divider|divider|StageOut[98]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[98]~18_combout\ = ( \inst3|current_score\(6) & ( (\inst10|Mod0|auto_generated|divider|divider|op_12~9_sumout\) # (\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\) ) ) # ( 
-- !\inst3|current_score\(6) & ( (!\inst10|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & \inst10|Mod0|auto_generated|divider|divider|op_12~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	dataf => \inst3|ALT_INV_current_score\(6),
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[98]~18_combout\);

-- Location: FF_X21_Y13_N41
\inst3|current_score[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|current_score~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|current_score\(4));

-- Location: LABCELL_X25_Y11_N18
\inst10|Mod0|auto_generated|divider|divider|op_14~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_14~46_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_14~46_cout\);

-- Location: LABCELL_X25_Y11_N21
\inst10|Mod0|auto_generated|divider|divider|op_14~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_14~33_sumout\ = SUM(( !\inst3|current_score\(4) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_14~46_cout\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_14~34\ = CARRY(( !\inst3|current_score\(4) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_14~46_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_current_score\(4),
	cin => \inst10|Mod0|auto_generated|divider|divider|op_14~46_cout\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_14~33_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_14~34\);

-- Location: LABCELL_X25_Y11_N24
\inst10|Mod0|auto_generated|divider|divider|op_14~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_14~29_sumout\ = SUM(( GND ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_13~29_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\inst3|current_score[5]~DUPLICATE_q\)) ) + ( \inst10|Mod0|auto_generated|divider|divider|op_14~34\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_14~30\ = CARRY(( GND ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_13~29_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\inst3|current_score[5]~DUPLICATE_q\)) ) + ( \inst10|Mod0|auto_generated|divider|divider|op_14~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst3|ALT_INV_current_score[5]~DUPLICATE_q\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_14~34\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_14~29_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_14~30\);

-- Location: LABCELL_X25_Y11_N27
\inst10|Mod0|auto_generated|divider|divider|op_14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_14~9_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_13~9_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[98]~18_combout\)) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_14~30\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_14~10\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_13~9_sumout\))) # (\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ 
-- & (\inst10|Mod0|auto_generated|divider|divider|StageOut[98]~18_combout\)) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_14~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[98]~18_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_14~30\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_14~9_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_14~10\);

-- Location: LABCELL_X25_Y11_N30
\inst10|Mod0|auto_generated|divider|divider|op_14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_14~5_sumout\ = SUM(( GND ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_13~5_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[99]~10_combout\)) ) + ( \inst10|Mod0|auto_generated|divider|divider|op_14~10\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_14~6\ = CARRY(( GND ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_13~5_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[99]~10_combout\)) ) + ( \inst10|Mod0|auto_generated|divider|divider|op_14~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[99]~10_combout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_14~10\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_14~5_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_14~6\);

-- Location: LABCELL_X25_Y11_N33
\inst10|Mod0|auto_generated|divider|divider|op_14~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_14~25_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|op_13~25_sumout\)) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[100]~70_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[100]~67_combout\)))) ) + ( VCC ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_14~6\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_14~26\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|op_13~25_sumout\)) # (\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ 
-- & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[100]~70_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[100]~67_combout\)))) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_14~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[100]~67_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[100]~70_combout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_14~6\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_14~25_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_14~26\);

-- Location: LABCELL_X25_Y11_N36
\inst10|Mod0|auto_generated|divider|divider|op_14~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_14~21_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_13~21_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[101]~59_combout\)) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_14~26\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_14~22\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_13~21_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[101]~59_combout\)) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_14~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[101]~59_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_14~26\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_14~21_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_14~22\);

-- Location: LABCELL_X25_Y11_N39
\inst10|Mod0|auto_generated|divider|divider|op_14~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_14~17_sumout\ = SUM(( VCC ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|op_13~17_sumout\)) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[102]~47_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[102]~41_combout\)))) ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_14~22\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_14~18\ = CARRY(( VCC ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|op_13~17_sumout\)) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[102]~47_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[102]~41_combout\)))) ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_14~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[102]~41_combout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[102]~47_combout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_14~22\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_14~17_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_14~18\);

-- Location: LABCELL_X25_Y11_N42
\inst10|Mod0|auto_generated|divider|divider|op_14~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_14~13_sumout\ = SUM(( VCC ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_13~13_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[103]~34_combout\)) ) + ( \inst10|Mod0|auto_generated|divider|divider|op_14~18\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_14~14\ = CARRY(( VCC ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_13~13_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[103]~34_combout\)) ) + ( \inst10|Mod0|auto_generated|divider|divider|op_14~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[103]~34_combout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_14~18\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_14~13_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_14~14\);

-- Location: LABCELL_X25_Y11_N45
\inst10|Mod0|auto_generated|divider|divider|op_14~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_14~41_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|op_13~37_sumout\)) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[104]~114_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[104]~107_combout\)))) ) + ( VCC ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_14~14\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_14~42\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|op_13~37_sumout\)) # (\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ 
-- & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[104]~114_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[104]~107_combout\)))) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_14~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~37_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[104]~107_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[104]~114_combout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_14~14\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_14~41_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_14~42\);

-- Location: LABCELL_X25_Y11_N48
\inst10|Mod0|auto_generated|divider|divider|op_14~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_14~37_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|op_13~33_sumout\)))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[105]~100_combout\)) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[105]~91_combout\))) ) + ( VCC ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_14~42\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_14~38\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|op_13~33_sumout\)))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[105]~100_combout\)) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[105]~91_combout\))) ) + ( VCC ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_14~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[105]~91_combout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[105]~100_combout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_14~42\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_14~37_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_14~38\);

-- Location: LABCELL_X25_Y11_N51
\inst10|Mod0|auto_generated|divider|divider|op_14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Mod0|auto_generated|divider|divider|op_14~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Mod0|auto_generated|divider|divider|op_14~38\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\);

-- Location: LABCELL_X25_Y11_N15
\inst10|Mod0|auto_generated|divider|divider|StageOut[120]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[120]~90_combout\ = ( !\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_13~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[120]~90_combout\);

-- Location: LABCELL_X26_Y13_N12
\inst10|Mod0|auto_generated|divider|divider|StageOut[120]~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[120]~101_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|StageOut[105]~100_combout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ ) ) # ( 
-- !\inst10|Mod0|auto_generated|divider|divider|StageOut[105]~100_combout\ & ( (\inst10|Mod0|auto_generated|divider|divider|StageOut[105]~91_combout\ & \inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[105]~91_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[105]~100_combout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[120]~101_combout\);

-- Location: LABCELL_X26_Y13_N21
\inst10|Mod0|auto_generated|divider|divider|StageOut[119]~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[119]~115_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|StageOut[104]~107_combout\ & ( (\inst10|Mod0|auto_generated|divider|divider|op_13~37_sumout\) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|StageOut[104]~107_combout\ & ( (!\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- ((\inst10|Mod0|auto_generated|divider|divider|op_13~37_sumout\))) # (\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[104]~114_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[104]~114_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~37_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[104]~107_combout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[119]~115_combout\);

-- Location: MLABCELL_X28_Y11_N0
\inst10|Mod0|auto_generated|divider|divider|StageOut[118]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[118]~25_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_13~13_sumout\ & ( !\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[118]~25_combout\);

-- Location: LABCELL_X25_Y11_N3
\inst10|Mod0|auto_generated|divider|divider|StageOut[118]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[118]~35_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|StageOut[103]~34_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[103]~34_combout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[118]~35_combout\);

-- Location: LABCELL_X25_Y11_N57
\inst10|Mod0|auto_generated|divider|divider|StageOut[117]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[117]~48_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_13~17_sumout\ & ( (!\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\) # 
-- ((\inst10|Mod0|auto_generated|divider|divider|StageOut[102]~47_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[102]~41_combout\)) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|op_13~17_sumout\ & ( 
-- (\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|StageOut[102]~47_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[102]~41_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[102]~41_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[102]~47_combout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[117]~48_combout\);

-- Location: MLABCELL_X28_Y11_N3
\inst10|Mod0|auto_generated|divider|divider|StageOut[116]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[116]~54_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_13~21_sumout\ & ( !\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[116]~54_combout\);

-- Location: MLABCELL_X28_Y11_N42
\inst10|Mod0|auto_generated|divider|divider|StageOut[116]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[116]~60_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|StageOut[101]~59_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[101]~59_combout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[116]~60_combout\);

-- Location: LABCELL_X26_Y13_N18
\inst10|Mod0|auto_generated|divider|divider|StageOut[115]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[115]~71_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|StageOut[100]~67_combout\ & ( (\inst10|Mod0|auto_generated|divider|divider|op_13~25_sumout\) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|StageOut[100]~67_combout\ & ( (!\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- ((\inst10|Mod0|auto_generated|divider|divider|op_13~25_sumout\))) # (\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[100]~70_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[100]~70_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[100]~67_combout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[115]~71_combout\);

-- Location: MLABCELL_X28_Y11_N12
\inst10|Mod0|auto_generated|divider|divider|StageOut[114]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[114]~8_combout\ = ( !\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_13~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[114]~8_combout\);

-- Location: MLABCELL_X28_Y11_N15
\inst10|Mod0|auto_generated|divider|divider|StageOut[114]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[114]~11_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|StageOut[99]~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[99]~10_combout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[114]~11_combout\);

-- Location: LABCELL_X26_Y13_N9
\inst10|Mod0|auto_generated|divider|divider|StageOut[113]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[113]~19_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_13~9_sumout\ & ( (!\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\) # 
-- (\inst10|Mod0|auto_generated|divider|divider|StageOut[98]~18_combout\) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|op_13~9_sumout\ & ( (\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[98]~18_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[98]~18_combout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[113]~19_combout\);

-- Location: LABCELL_X25_Y11_N54
\inst10|Mod0|auto_generated|divider|divider|StageOut[112]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[112]~77_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_13~29_sumout\ & ( (!\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\) # (\inst3|current_score[5]~DUPLICATE_q\) ) ) # ( 
-- !\inst10|Mod0|auto_generated|divider|divider|op_13~29_sumout\ & ( (\inst10|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & \inst3|current_score[5]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst3|ALT_INV_current_score[5]~DUPLICATE_q\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[112]~77_combout\);

-- Location: MLABCELL_X28_Y13_N6
\inst10|Mod0|auto_generated|divider|divider|op_3~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_3~50_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_3~50_cout\);

-- Location: MLABCELL_X28_Y13_N9
\inst10|Mod0|auto_generated|divider|divider|op_3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_3~5_sumout\ = SUM(( \inst3|current_score\(3) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_3~50_cout\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_3~6\ = CARRY(( \inst3|current_score\(3) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_3~50_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_current_score\(3),
	cin => \inst10|Mod0|auto_generated|divider|divider|op_3~50_cout\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_3~5_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_3~6\);

-- Location: MLABCELL_X28_Y13_N12
\inst10|Mod0|auto_generated|divider|divider|op_3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_3~37_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_14~33_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (!\inst3|current_score\(4))) ) + ( GND ) + ( \inst10|Mod0|auto_generated|divider|divider|op_3~6\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_3~38\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_14~33_sumout\))) # (\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ 
-- & (!\inst3|current_score\(4))) ) + ( GND ) + ( \inst10|Mod0|auto_generated|divider|divider|op_3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst3|ALT_INV_current_score\(4),
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_3~6\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_3~37_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_3~38\);

-- Location: MLABCELL_X28_Y13_N15
\inst10|Mod0|auto_generated|divider|divider|op_3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_3~33_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_14~29_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[112]~77_combout\)) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_3~38\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_3~34\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_14~29_sumout\))) # (\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ 
-- & (\inst10|Mod0|auto_generated|divider|divider|StageOut[112]~77_combout\)) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_3~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[112]~77_combout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_3~38\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_3~33_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_3~34\);

-- Location: MLABCELL_X28_Y13_N18
\inst10|Mod0|auto_generated|divider|divider|op_3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_3~13_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_14~9_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[113]~19_combout\)) ) + ( GND ) + ( \inst10|Mod0|auto_generated|divider|divider|op_3~34\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_3~14\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_14~9_sumout\))) # (\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ 
-- & (\inst10|Mod0|auto_generated|divider|divider|StageOut[113]~19_combout\)) ) + ( GND ) + ( \inst10|Mod0|auto_generated|divider|divider|op_3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[113]~19_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_3~34\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_3~13_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_3~14\);

-- Location: MLABCELL_X28_Y13_N21
\inst10|Mod0|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( VCC ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|op_14~5_sumout\)) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[114]~11_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[114]~8_combout\)))) ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_3~14\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_3~10\ = CARRY(( VCC ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|op_14~5_sumout\)) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[114]~11_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[114]~8_combout\)))) ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[114]~8_combout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[114]~11_combout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_3~14\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_3~10\);

-- Location: MLABCELL_X28_Y13_N24
\inst10|Mod0|auto_generated|divider|divider|op_3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_3~29_sumout\ = SUM(( VCC ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_14~25_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[115]~71_combout\)) ) + ( \inst10|Mod0|auto_generated|divider|divider|op_3~10\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_3~30\ = CARRY(( VCC ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_14~25_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[115]~71_combout\)) ) + ( \inst10|Mod0|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[115]~71_combout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_3~10\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_3~29_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_3~30\);

-- Location: MLABCELL_X28_Y13_N27
\inst10|Mod0|auto_generated|divider|divider|op_3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_3~25_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|op_14~21_sumout\)) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[116]~60_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[116]~54_combout\)))) ) + ( VCC ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_3~30\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_3~26\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|op_14~21_sumout\)) # (\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\inst10|Mod0|auto_generated|divider|divider|StageOut[116]~60_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[116]~54_combout\)))) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[116]~54_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[116]~60_combout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_3~30\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_3~25_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_3~26\);

-- Location: MLABCELL_X28_Y13_N30
\inst10|Mod0|auto_generated|divider|divider|op_3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_3~21_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_14~17_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[117]~48_combout\)) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_3~26\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_3~22\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_14~17_sumout\))) # (\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ 
-- & (\inst10|Mod0|auto_generated|divider|divider|StageOut[117]~48_combout\)) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[117]~48_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_3~26\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_3~21_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_3~22\);

-- Location: MLABCELL_X28_Y13_N33
\inst10|Mod0|auto_generated|divider|divider|op_3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_3~17_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|op_14~13_sumout\)))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[118]~35_combout\)) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[118]~25_combout\))) ) + ( VCC ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_3~22\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_3~18\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|op_14~13_sumout\)))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[118]~35_combout\)) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[118]~25_combout\))) ) + ( VCC ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[118]~25_combout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[118]~35_combout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_3~22\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_3~17_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_3~18\);

-- Location: MLABCELL_X28_Y13_N36
\inst10|Mod0|auto_generated|divider|divider|op_3~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_3~45_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_14~41_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[119]~115_combout\)) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_3~18\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_3~46\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_14~41_sumout\))) # (\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ 
-- & (\inst10|Mod0|auto_generated|divider|divider|StageOut[119]~115_combout\)) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[119]~115_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_3~18\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_3~45_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_3~46\);

-- Location: MLABCELL_X28_Y13_N39
\inst10|Mod0|auto_generated|divider|divider|op_3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_3~41_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|op_14~37_sumout\)) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[120]~101_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[120]~90_combout\)))) ) + ( VCC ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_3~46\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_3~42\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|op_14~37_sumout\)) # (\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\inst10|Mod0|auto_generated|divider|divider|StageOut[120]~101_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[120]~90_combout\)))) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_3~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[120]~90_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[120]~101_combout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_3~46\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_3~41_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_3~42\);

-- Location: LABCELL_X29_Y11_N54
\inst10|Mod0|auto_generated|divider|divider|StageOut[135]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[135]~89_combout\ = ( !\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_14~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[135]~89_combout\);

-- Location: MLABCELL_X28_Y13_N42
\inst10|Mod0|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Mod0|auto_generated|divider|divider|op_3~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Mod0|auto_generated|divider|divider|op_3~42\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: MLABCELL_X28_Y12_N9
\inst10|Mod0|auto_generated|divider|divider|StageOut[135]~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[135]~102_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|StageOut[120]~101_combout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ ) ) # ( 
-- !\inst10|Mod0|auto_generated|divider|divider|StageOut[120]~101_combout\ & ( (\inst10|Mod0|auto_generated|divider|divider|StageOut[120]~90_combout\ & \inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[120]~90_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[120]~101_combout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[135]~102_combout\);

-- Location: MLABCELL_X28_Y12_N12
\inst10|Mod0|auto_generated|divider|divider|StageOut[134]~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[134]~106_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_14~41_sumout\ & ( !\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[134]~106_combout\);

-- Location: MLABCELL_X28_Y13_N54
\inst10|Mod0|auto_generated|divider|divider|StageOut[134]~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[134]~116_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|StageOut[119]~115_combout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[119]~115_combout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[134]~116_combout\);

-- Location: MLABCELL_X28_Y11_N30
\inst10|Mod0|auto_generated|divider|divider|StageOut[133]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[133]~36_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_14~13_sumout\ & ( ((!\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\) # 
-- (\inst10|Mod0|auto_generated|divider|divider|StageOut[118]~25_combout\)) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[118]~35_combout\) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|op_14~13_sumout\ & ( 
-- (\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|StageOut[118]~25_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[118]~35_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111111111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[118]~35_combout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[118]~25_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[133]~36_combout\);

-- Location: LABCELL_X29_Y11_N48
\inst10|Mod0|auto_generated|divider|divider|StageOut[132]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[132]~40_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_14~17_sumout\ & ( !\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[132]~40_combout\);

-- Location: LABCELL_X29_Y11_N51
\inst10|Mod0|auto_generated|divider|divider|StageOut[132]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[132]~49_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|StageOut[117]~48_combout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[117]~48_combout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[132]~49_combout\);

-- Location: MLABCELL_X28_Y11_N45
\inst10|Mod0|auto_generated|divider|divider|StageOut[131]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[131]~61_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_14~21_sumout\ & ( ((!\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\) # 
-- (\inst10|Mod0|auto_generated|divider|divider|StageOut[116]~60_combout\)) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[116]~54_combout\) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|op_14~21_sumout\ & ( 
-- (\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|StageOut[116]~60_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[116]~54_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[116]~54_combout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[116]~60_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[131]~61_combout\);

-- Location: LABCELL_X29_Y11_N0
\inst10|Mod0|auto_generated|divider|divider|StageOut[130]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[130]~66_combout\ = (!\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & \inst10|Mod0|auto_generated|divider|divider|op_14~25_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[130]~66_combout\);

-- Location: MLABCELL_X28_Y13_N48
\inst10|Mod0|auto_generated|divider|divider|StageOut[130]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[130]~72_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|StageOut[115]~71_combout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[115]~71_combout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[130]~72_combout\);

-- Location: MLABCELL_X28_Y11_N21
\inst10|Mod0|auto_generated|divider|divider|StageOut[129]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[129]~12_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|StageOut[114]~8_combout\ & ( (\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_14~5_sumout\) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|StageOut[114]~8_combout\ & ( (!\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\inst10|Mod0|auto_generated|divider|divider|op_14~5_sumout\)) # (\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|StageOut[114]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[114]~11_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[114]~8_combout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[129]~12_combout\);

-- Location: LABCELL_X29_Y11_N36
\inst10|Mod0|auto_generated|divider|divider|StageOut[128]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[128]~17_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_14~9_sumout\ & ( !\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[128]~17_combout\);

-- Location: LABCELL_X29_Y11_N39
\inst10|Mod0|auto_generated|divider|divider|StageOut[128]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[128]~20_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|StageOut[113]~19_combout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[113]~19_combout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[128]~20_combout\);

-- Location: MLABCELL_X28_Y13_N3
\inst10|Mod0|auto_generated|divider|divider|StageOut[127]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[127]~78_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|StageOut[112]~77_combout\ ) ) # ( 
-- !\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_14~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[112]~77_combout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[127]~78_combout\);

-- Location: MLABCELL_X28_Y13_N57
\inst10|Mod0|auto_generated|divider|divider|StageOut[126]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[126]~83_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( !\inst3|current_score\(4) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_14~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_current_score\(4),
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[126]~83_combout\);

-- Location: FF_X21_Y12_N7
\inst3|current_score[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|Add16~9_sumout\,
	sclr => \inst3|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|current_score[2]~DUPLICATE_q\);

-- Location: MLABCELL_X28_Y12_N18
\inst10|Mod0|auto_generated|divider|divider|op_4~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_4~54_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_4~54_cout\);

-- Location: MLABCELL_X28_Y12_N21
\inst10|Mod0|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( \inst3|current_score[2]~DUPLICATE_q\ ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_4~54_cout\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_4~10\ = CARRY(( \inst3|current_score[2]~DUPLICATE_q\ ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_4~54_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_current_score[2]~DUPLICATE_q\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_4~54_cout\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_4~10\);

-- Location: MLABCELL_X28_Y12_N24
\inst10|Mod0|auto_generated|divider|divider|op_4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_4~5_sumout\ = SUM(( GND ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_3~5_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\inst3|current_score\(3))) ) + ( \inst10|Mod0|auto_generated|divider|divider|op_4~10\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_4~6\ = CARRY(( GND ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_3~5_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\inst3|current_score\(3))) ) + ( \inst10|Mod0|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst3|ALT_INV_current_score\(3),
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_4~10\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_4~5_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_4~6\);

-- Location: MLABCELL_X28_Y12_N27
\inst10|Mod0|auto_generated|divider|divider|op_4~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_4~41_sumout\ = SUM(( VCC ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_3~37_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[126]~83_combout\)) ) + ( \inst10|Mod0|auto_generated|divider|divider|op_4~6\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_4~42\ = CARRY(( VCC ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_3~37_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[126]~83_combout\)) ) + ( \inst10|Mod0|auto_generated|divider|divider|op_4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[126]~83_combout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_4~6\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_4~41_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_4~42\);

-- Location: MLABCELL_X28_Y12_N30
\inst10|Mod0|auto_generated|divider|divider|op_4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_4~37_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_3~33_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[127]~78_combout\)) ) + ( GND ) + ( \inst10|Mod0|auto_generated|divider|divider|op_4~42\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_4~38\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_3~33_sumout\))) # (\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst10|Mod0|auto_generated|divider|divider|StageOut[127]~78_combout\)) ) + ( GND ) + ( \inst10|Mod0|auto_generated|divider|divider|op_4~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[127]~78_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_4~42\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_4~37_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_4~38\);

-- Location: MLABCELL_X28_Y12_N33
\inst10|Mod0|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|op_3~13_sumout\)) # (\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ 
-- & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[128]~20_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[128]~17_combout\)))) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_4~38\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_4~18\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|op_3~13_sumout\)) # (\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\inst10|Mod0|auto_generated|divider|divider|StageOut[128]~20_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[128]~17_combout\)))) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_4~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[128]~17_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[128]~20_combout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_4~38\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_4~18\);

-- Location: MLABCELL_X28_Y12_N36
\inst10|Mod0|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_3~9_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[129]~12_combout\)) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_4~18\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_4~14\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_3~9_sumout\))) # (\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst10|Mod0|auto_generated|divider|divider|StageOut[129]~12_combout\)) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[129]~12_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_4~18\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_4~14\);

-- Location: MLABCELL_X28_Y12_N39
\inst10|Mod0|auto_generated|divider|divider|op_4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_4~33_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|op_3~29_sumout\)) # (\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ 
-- & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[130]~72_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[130]~66_combout\)))) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_4~14\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_4~34\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|op_3~29_sumout\)) # (\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\inst10|Mod0|auto_generated|divider|divider|StageOut[130]~72_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[130]~66_combout\)))) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[130]~66_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[130]~72_combout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_4~14\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_4~33_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_4~34\);

-- Location: MLABCELL_X28_Y12_N42
\inst10|Mod0|auto_generated|divider|divider|op_4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_4~29_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_3~25_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[131]~61_combout\)) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_4~34\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_4~30\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_3~25_sumout\))) # (\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst10|Mod0|auto_generated|divider|divider|StageOut[131]~61_combout\)) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[131]~61_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_4~34\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_4~29_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_4~30\);

-- Location: MLABCELL_X28_Y12_N45
\inst10|Mod0|auto_generated|divider|divider|op_4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_4~25_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|op_3~21_sumout\)) # (\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ 
-- & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[132]~49_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[132]~40_combout\)))) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_4~30\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_4~26\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|op_3~21_sumout\)) # (\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\inst10|Mod0|auto_generated|divider|divider|StageOut[132]~49_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[132]~40_combout\)))) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[132]~40_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[132]~49_combout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_4~30\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_4~25_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_4~26\);

-- Location: MLABCELL_X28_Y12_N48
\inst10|Mod0|auto_generated|divider|divider|op_4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_4~21_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_3~17_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[133]~36_combout\)) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_4~26\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_4~22\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_3~17_sumout\))) # (\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst10|Mod0|auto_generated|divider|divider|StageOut[133]~36_combout\)) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[133]~36_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_4~26\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_4~21_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_4~22\);

-- Location: MLABCELL_X28_Y12_N51
\inst10|Mod0|auto_generated|divider|divider|op_4~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_4~49_sumout\ = SUM(( VCC ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|op_3~45_sumout\)))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[134]~116_combout\)) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[134]~106_combout\))) ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_4~22\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_4~50\ = CARRY(( VCC ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|op_3~45_sumout\)))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[134]~116_combout\)) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[134]~106_combout\))) ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[134]~106_combout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[134]~116_combout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_4~22\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_4~49_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_4~50\);

-- Location: MLABCELL_X28_Y12_N54
\inst10|Mod0|auto_generated|divider|divider|op_4~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_4~45_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|op_3~41_sumout\)) # (\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ 
-- & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[135]~102_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[135]~89_combout\)))) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_4~50\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_4~46\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|op_3~41_sumout\)) # (\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\inst10|Mod0|auto_generated|divider|divider|StageOut[135]~102_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[135]~89_combout\)))) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_4~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[135]~89_combout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[135]~102_combout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_4~50\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_4~45_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_4~46\);

-- Location: MLABCELL_X28_Y12_N57
\inst10|Mod0|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Mod0|auto_generated|divider|divider|op_4~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Mod0|auto_generated|divider|divider|op_4~46\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: MLABCELL_X28_Y13_N51
\inst10|Mod0|auto_generated|divider|divider|StageOut[150]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[150]~88_combout\ = ( !\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_3~41_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[150]~88_combout\);

-- Location: LABCELL_X29_Y12_N30
\inst10|Mod0|auto_generated|divider|divider|StageOut[150]~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[150]~103_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|StageOut[135]~89_combout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ ) ) # ( 
-- !\inst10|Mod0|auto_generated|divider|divider|StageOut[135]~89_combout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|StageOut[135]~102_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[135]~102_combout\,
	datae => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[135]~89_combout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[150]~103_combout\);

-- Location: MLABCELL_X28_Y12_N15
\inst10|Mod0|auto_generated|divider|divider|StageOut[149]~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[149]~117_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|StageOut[134]~116_combout\ & ( (\inst10|Mod0|auto_generated|divider|divider|op_3~45_sumout\) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|StageOut[134]~116_combout\ & ( (!\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- ((\inst10|Mod0|auto_generated|divider|divider|op_3~45_sumout\))) # (\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[134]~106_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[134]~106_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[134]~116_combout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[149]~117_combout\);

-- Location: MLABCELL_X28_Y13_N0
\inst10|Mod0|auto_generated|divider|divider|StageOut[148]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[148]~24_combout\ = ( !\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_3~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[148]~24_combout\);

-- Location: MLABCELL_X28_Y11_N18
\inst10|Mod0|auto_generated|divider|divider|StageOut[148]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[148]~37_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|StageOut[133]~36_combout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[133]~36_combout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[148]~37_combout\);

-- Location: LABCELL_X29_Y11_N24
\inst10|Mod0|auto_generated|divider|divider|StageOut[147]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[147]~50_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|StageOut[132]~49_combout\ & ( \inst10|Mod0|auto_generated|divider|divider|StageOut[132]~40_combout\ & ( 
-- (\inst10|Mod0|auto_generated|divider|divider|op_3~21_sumout\) # (\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\) ) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|StageOut[132]~49_combout\ & ( 
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[132]~40_combout\ & ( (\inst10|Mod0|auto_generated|divider|divider|op_3~21_sumout\) # (\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\) ) ) ) # ( 
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[132]~49_combout\ & ( !\inst10|Mod0|auto_generated|divider|divider|StageOut[132]~40_combout\ & ( (\inst10|Mod0|auto_generated|divider|divider|op_3~21_sumout\) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\) ) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|StageOut[132]~49_combout\ & ( !\inst10|Mod0|auto_generated|divider|divider|StageOut[132]~40_combout\ & ( 
-- (!\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & \inst10|Mod0|auto_generated|divider|divider|op_3~21_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	datae => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[132]~49_combout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[132]~40_combout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[147]~50_combout\);

-- Location: MLABCELL_X28_Y12_N0
\inst10|Mod0|auto_generated|divider|divider|StageOut[146]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[146]~53_combout\ = (!\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & \inst10|Mod0|auto_generated|divider|divider|op_3~25_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[146]~53_combout\);

-- Location: MLABCELL_X28_Y11_N48
\inst10|Mod0|auto_generated|divider|divider|StageOut[146]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[146]~62_combout\ = (\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & \inst10|Mod0|auto_generated|divider|divider|StageOut[131]~61_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[131]~61_combout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[146]~62_combout\);

-- Location: MLABCELL_X28_Y12_N6
\inst10|Mod0|auto_generated|divider|divider|StageOut[145]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[145]~73_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_3~29_sumout\ & ( ((!\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\) # 
-- (\inst10|Mod0|auto_generated|divider|divider|StageOut[130]~66_combout\)) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[130]~72_combout\) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|op_3~29_sumout\ & ( 
-- (\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|StageOut[130]~66_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[130]~72_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001111000000110000111111110011111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[130]~72_combout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[130]~66_combout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[145]~73_combout\);

-- Location: MLABCELL_X28_Y11_N9
\inst10|Mod0|auto_generated|divider|divider|StageOut[144]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[144]~7_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_3~9_sumout\ & ( !\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[144]~7_combout\);

-- Location: MLABCELL_X28_Y11_N24
\inst10|Mod0|auto_generated|divider|divider|StageOut[144]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[144]~13_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|StageOut[129]~12_combout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[129]~12_combout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[144]~13_combout\);

-- Location: LABCELL_X29_Y11_N15
\inst10|Mod0|auto_generated|divider|divider|StageOut[143]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[143]~21_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|StageOut[128]~17_combout\ & ( \inst10|Mod0|auto_generated|divider|divider|StageOut[128]~20_combout\ & ( 
-- (\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\) # (\inst10|Mod0|auto_generated|divider|divider|op_3~13_sumout\) ) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|StageOut[128]~17_combout\ & ( 
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[128]~20_combout\ & ( (\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\) # (\inst10|Mod0|auto_generated|divider|divider|op_3~13_sumout\) ) ) ) # ( 
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[128]~17_combout\ & ( !\inst10|Mod0|auto_generated|divider|divider|StageOut[128]~20_combout\ & ( (\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_3~13_sumout\) ) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|StageOut[128]~17_combout\ & ( !\inst10|Mod0|auto_generated|divider|divider|StageOut[128]~20_combout\ & ( 
-- (\inst10|Mod0|auto_generated|divider|divider|op_3~13_sumout\ & !\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datae => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[128]~17_combout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[128]~20_combout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[143]~21_combout\);

-- Location: MLABCELL_X28_Y11_N51
\inst10|Mod0|auto_generated|divider|divider|StageOut[142]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[142]~76_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_3~33_sumout\ & ( !\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[142]~76_combout\);

-- Location: MLABCELL_X28_Y11_N57
\inst10|Mod0|auto_generated|divider|divider|StageOut[142]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[142]~79_combout\ = (\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & \inst10|Mod0|auto_generated|divider|divider|StageOut[127]~78_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[127]~78_combout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[142]~79_combout\);

-- Location: MLABCELL_X28_Y12_N3
\inst10|Mod0|auto_generated|divider|divider|StageOut[141]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[141]~84_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|StageOut[126]~83_combout\ & ( (\inst10|Mod0|auto_generated|divider|divider|op_3~37_sumout\) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|StageOut[126]~83_combout\ & ( (!\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- \inst10|Mod0|auto_generated|divider|divider|op_3~37_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[126]~83_combout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[141]~84_combout\);

-- Location: MLABCELL_X28_Y11_N33
\inst10|Mod0|auto_generated|divider|divider|StageOut[140]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[140]~1_combout\ = (!\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_3~5_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\inst3|current_score\(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_current_score\(3),
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[140]~1_combout\);

-- Location: LABCELL_X26_Y11_N0
\inst10|Mod0|auto_generated|divider|divider|op_5~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_5~58_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_5~58_cout\);

-- Location: LABCELL_X26_Y11_N3
\inst10|Mod0|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( \inst3|current_score\(1) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_5~58_cout\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_5~14\ = CARRY(( \inst3|current_score\(1) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_5~58_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_current_score\(1),
	cin => \inst10|Mod0|auto_generated|divider|divider|op_5~58_cout\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X26_Y11_N6
\inst10|Mod0|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( GND ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_4~9_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\inst3|current_score\(2))) ) + ( \inst10|Mod0|auto_generated|divider|divider|op_5~14\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_5~10\ = CARRY(( GND ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_4~9_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\inst3|current_score\(2))) ) + ( \inst10|Mod0|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011100100010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst3|ALT_INV_current_score\(2),
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_5~14\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X26_Y11_N9
\inst10|Mod0|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_4~5_sumout\))) # (\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (\inst10|Mod0|auto_generated|divider|divider|StageOut[140]~1_combout\)) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_5~10\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_5~6\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_4~5_sumout\))) # (\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst10|Mod0|auto_generated|divider|divider|StageOut[140]~1_combout\)) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[140]~1_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_5~10\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_5~6\);

-- Location: LABCELL_X26_Y11_N12
\inst10|Mod0|auto_generated|divider|divider|op_5~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_5~45_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_4~41_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[141]~84_combout\)) ) + ( GND ) + ( \inst10|Mod0|auto_generated|divider|divider|op_5~6\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_5~46\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_4~41_sumout\))) # (\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst10|Mod0|auto_generated|divider|divider|StageOut[141]~84_combout\)) ) + ( GND ) + ( \inst10|Mod0|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[141]~84_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_5~6\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_5~45_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_5~46\);

-- Location: LABCELL_X26_Y11_N15
\inst10|Mod0|auto_generated|divider|divider|op_5~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_5~41_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|op_4~37_sumout\)))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[142]~79_combout\)) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[142]~76_combout\))) ) + ( VCC ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_5~46\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_5~42\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|op_4~37_sumout\)))) # (\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[142]~79_combout\)) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[142]~76_combout\))) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_5~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[142]~76_combout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[142]~79_combout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_5~46\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_5~41_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_5~42\);

-- Location: LABCELL_X26_Y11_N18
\inst10|Mod0|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_4~17_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[143]~21_combout\)) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_5~42\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_5~22\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_4~17_sumout\))) # (\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst10|Mod0|auto_generated|divider|divider|StageOut[143]~21_combout\)) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_5~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[143]~21_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_5~42\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_5~22\);

-- Location: LABCELL_X26_Y11_N21
\inst10|Mod0|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|op_4~13_sumout\)))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[144]~13_combout\)) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[144]~7_combout\))) ) + ( VCC ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_5~22\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|op_4~13_sumout\)))) # (\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[144]~13_combout\)) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[144]~7_combout\))) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[144]~7_combout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[144]~13_combout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_5~22\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X26_Y11_N24
\inst10|Mod0|auto_generated|divider|divider|op_5~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_5~37_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_4~33_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[145]~73_combout\)) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_5~18\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_5~38\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_4~33_sumout\))) # (\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst10|Mod0|auto_generated|divider|divider|StageOut[145]~73_combout\)) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[145]~73_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_5~18\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_5~37_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_5~38\);

-- Location: LABCELL_X26_Y11_N27
\inst10|Mod0|auto_generated|divider|divider|op_5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_5~33_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|op_4~29_sumout\)) # (\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[146]~62_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[146]~53_combout\)))) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_5~38\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_5~34\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|op_4~29_sumout\)) # (\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\inst10|Mod0|auto_generated|divider|divider|StageOut[146]~62_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[146]~53_combout\)))) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_5~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[146]~53_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[146]~62_combout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_5~38\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_5~33_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_5~34\);

-- Location: LABCELL_X26_Y11_N30
\inst10|Mod0|auto_generated|divider|divider|op_5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_5~29_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_4~25_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[147]~50_combout\)) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_5~34\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_5~30\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_4~25_sumout\))) # (\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst10|Mod0|auto_generated|divider|divider|StageOut[147]~50_combout\)) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[147]~50_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_5~34\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_5~29_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_5~30\);

-- Location: LABCELL_X26_Y11_N33
\inst10|Mod0|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( VCC ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|op_4~21_sumout\)))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[148]~37_combout\)) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[148]~24_combout\))) ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_5~30\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_5~26\ = CARRY(( VCC ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|op_4~21_sumout\)))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[148]~37_combout\)) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[148]~24_combout\))) ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[148]~24_combout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[148]~37_combout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_5~30\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_5~26\);

-- Location: LABCELL_X26_Y11_N36
\inst10|Mod0|auto_generated|divider|divider|op_5~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_5~53_sumout\ = SUM(( VCC ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_4~49_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[149]~117_combout\)) ) + ( \inst10|Mod0|auto_generated|divider|divider|op_5~26\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_5~54\ = CARRY(( VCC ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_4~49_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[149]~117_combout\)) ) + ( \inst10|Mod0|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[149]~117_combout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~49_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_5~26\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_5~53_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_5~54\);

-- Location: LABCELL_X26_Y11_N39
\inst10|Mod0|auto_generated|divider|divider|op_5~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_5~49_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|op_4~45_sumout\)) # (\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[150]~103_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[150]~88_combout\)))) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_5~54\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_5~50\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|op_4~45_sumout\)) # (\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\inst10|Mod0|auto_generated|divider|divider|StageOut[150]~103_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[150]~88_combout\)))) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_5~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[150]~88_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[150]~103_combout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_5~54\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_5~49_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_5~50\);

-- Location: LABCELL_X26_Y11_N42
\inst10|Mod0|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Mod0|auto_generated|divider|divider|op_5~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Mod0|auto_generated|divider|divider|op_5~50\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X29_Y11_N21
\inst10|Mod0|auto_generated|divider|divider|StageOut[165]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[165]~87_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_4~45_sumout\ & ( !\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datae => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[165]~87_combout\);

-- Location: LABCELL_X26_Y11_N54
\inst10|Mod0|auto_generated|divider|divider|StageOut[165]~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[165]~104_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|StageOut[150]~103_combout\ & ( \inst10|Mod0|auto_generated|divider|divider|StageOut[150]~88_combout\ & ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ ) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|StageOut[150]~103_combout\ & ( \inst10|Mod0|auto_generated|divider|divider|StageOut[150]~88_combout\ & ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ ) ) ) # ( \inst10|Mod0|auto_generated|divider|divider|StageOut[150]~103_combout\ & ( !\inst10|Mod0|auto_generated|divider|divider|StageOut[150]~88_combout\ & ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datae => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[150]~103_combout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[150]~88_combout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[165]~104_combout\);

-- Location: LABCELL_X26_Y8_N54
\inst10|Mod0|auto_generated|divider|divider|StageOut[164]~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[164]~105_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_4~49_sumout\ & ( !\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~49_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[164]~105_combout\);

-- Location: LABCELL_X26_Y8_N57
\inst10|Mod0|auto_generated|divider|divider|StageOut[164]~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[164]~118_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|StageOut[149]~117_combout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[149]~117_combout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[164]~118_combout\);

-- Location: MLABCELL_X28_Y11_N36
\inst10|Mod0|auto_generated|divider|divider|StageOut[163]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[163]~38_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|StageOut[148]~37_combout\ & ( (\inst10|Mod0|auto_generated|divider|divider|op_4~21_sumout\) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|StageOut[148]~37_combout\ & ( (!\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\inst10|Mod0|auto_generated|divider|divider|op_4~21_sumout\))) # (\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[148]~24_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[148]~24_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[148]~37_combout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[163]~38_combout\);

-- Location: LABCELL_X26_Y8_N27
\inst10|Mod0|auto_generated|divider|divider|StageOut[162]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[162]~39_combout\ = (\inst10|Mod0|auto_generated|divider|divider|op_4~25_sumout\ & !\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[162]~39_combout\);

-- Location: LABCELL_X29_Y11_N3
\inst10|Mod0|auto_generated|divider|divider|StageOut[162]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[162]~51_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|StageOut[147]~50_combout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[147]~50_combout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[162]~51_combout\);

-- Location: MLABCELL_X28_Y11_N54
\inst10|Mod0|auto_generated|divider|divider|StageOut[161]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[161]~63_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( (\inst10|Mod0|auto_generated|divider|divider|StageOut[146]~62_combout\) # 
-- (\inst10|Mod0|auto_generated|divider|divider|StageOut[146]~53_combout\) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_4~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[146]~53_combout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[146]~62_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[161]~63_combout\);

-- Location: LABCELL_X26_Y8_N30
\inst10|Mod0|auto_generated|divider|divider|StageOut[160]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[160]~65_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_4~33_sumout\ & ( !\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[160]~65_combout\);

-- Location: LABCELL_X26_Y8_N33
\inst10|Mod0|auto_generated|divider|divider|StageOut[160]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[160]~74_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|StageOut[145]~73_combout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[145]~73_combout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[160]~74_combout\);

-- Location: MLABCELL_X28_Y11_N27
\inst10|Mod0|auto_generated|divider|divider|StageOut[159]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[159]~14_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_4~13_sumout\ & ( ((!\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\) # 
-- (\inst10|Mod0|auto_generated|divider|divider|StageOut[144]~7_combout\)) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[144]~13_combout\) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|op_4~13_sumout\ & ( 
-- (\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|StageOut[144]~7_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[144]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010011000100110001001111011111110111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[144]~13_combout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[144]~7_combout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[159]~14_combout\);

-- Location: LABCELL_X26_Y8_N36
\inst10|Mod0|auto_generated|divider|divider|StageOut[158]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[158]~16_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_4~17_sumout\ & ( !\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[158]~16_combout\);

-- Location: LABCELL_X26_Y8_N39
\inst10|Mod0|auto_generated|divider|divider|StageOut[158]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[158]~22_combout\ = (\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & \inst10|Mod0|auto_generated|divider|divider|StageOut[143]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[143]~21_combout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[158]~22_combout\);

-- Location: MLABCELL_X28_Y11_N39
\inst10|Mod0|auto_generated|divider|divider|StageOut[157]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[157]~80_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|StageOut[142]~76_combout\ & ( (\inst10|Mod0|auto_generated|divider|divider|op_4~37_sumout\) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|StageOut[142]~76_combout\ & ( (!\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst10|Mod0|auto_generated|divider|divider|op_4~37_sumout\)) # (\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|StageOut[142]~79_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[142]~79_combout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[142]~76_combout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[157]~80_combout\);

-- Location: LABCELL_X26_Y8_N42
\inst10|Mod0|auto_generated|divider|divider|StageOut[156]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[156]~82_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_4~41_sumout\ & ( !\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datae => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[156]~82_combout\);

-- Location: LABCELL_X29_Y11_N42
\inst10|Mod0|auto_generated|divider|divider|StageOut[156]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[156]~85_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|StageOut[141]~84_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[141]~84_combout\,
	datae => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[156]~85_combout\);

-- Location: MLABCELL_X28_Y11_N6
\inst10|Mod0|auto_generated|divider|divider|StageOut[155]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[155]~2_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|StageOut[140]~1_combout\ ) ) # ( 
-- !\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_4~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[140]~1_combout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[155]~2_combout\);

-- Location: LABCELL_X26_Y11_N48
\inst10|Mod0|auto_generated|divider|divider|StageOut[154]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[154]~4_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_4~9_sumout\ & ( (!\inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\) # (\inst3|current_score\(2)) ) ) # ( 
-- !\inst10|Mod0|auto_generated|divider|divider|op_4~9_sumout\ & ( (\inst3|current_score\(2) & \inst10|Mod0|auto_generated|divider|divider|op_4~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_current_score\(2),
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[154]~4_combout\);

-- Location: LABCELL_X26_Y9_N6
\inst10|Mod0|auto_generated|divider|divider|op_6~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_6~62_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_6~62_cout\);

-- Location: LABCELL_X26_Y9_N9
\inst10|Mod0|auto_generated|divider|divider|op_6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_6~5_sumout\ = SUM(( \inst3|current_score[0]~DUPLICATE_q\ ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_6~62_cout\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_6~6\ = CARRY(( \inst3|current_score[0]~DUPLICATE_q\ ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_6~62_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_current_score[0]~DUPLICATE_q\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_6~62_cout\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_6~5_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_6~6\);

-- Location: LABCELL_X26_Y9_N12
\inst10|Mod0|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_5~13_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\inst3|current_score\(1))) ) + ( GND ) + ( \inst10|Mod0|auto_generated|divider|divider|op_6~6\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_6~18\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_5~13_sumout\))) # (\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst3|current_score\(1))) ) + ( GND ) + ( \inst10|Mod0|auto_generated|divider|divider|op_6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst3|ALT_INV_current_score\(1),
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_6~6\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X26_Y9_N15
\inst10|Mod0|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_5~9_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[154]~4_combout\)) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_6~18\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_6~14\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_5~9_sumout\))) # (\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst10|Mod0|auto_generated|divider|divider|StageOut[154]~4_combout\)) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[154]~4_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_6~18\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X26_Y9_N18
\inst10|Mod0|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_5~5_sumout\))) # (\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ 
-- & (\inst10|Mod0|auto_generated|divider|divider|StageOut[155]~2_combout\)) ) + ( GND ) + ( \inst10|Mod0|auto_generated|divider|divider|op_6~14\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_5~5_sumout\))) # (\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst10|Mod0|auto_generated|divider|divider|StageOut[155]~2_combout\)) ) + ( GND ) + ( \inst10|Mod0|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[155]~2_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_6~14\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X26_Y9_N21
\inst10|Mod0|auto_generated|divider|divider|op_6~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_6~49_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|op_5~45_sumout\)))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[156]~85_combout\)) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[156]~82_combout\))) ) + ( VCC ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_6~10\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_6~50\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|op_5~45_sumout\)))) # (\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ 
-- & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[156]~85_combout\)) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[156]~82_combout\))) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[156]~82_combout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[156]~85_combout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_6~10\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_6~49_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_6~50\);

-- Location: LABCELL_X26_Y9_N24
\inst10|Mod0|auto_generated|divider|divider|op_6~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_6~45_sumout\ = SUM(( VCC ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_5~41_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[157]~80_combout\)) ) + ( \inst10|Mod0|auto_generated|divider|divider|op_6~50\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_6~46\ = CARRY(( VCC ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_5~41_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[157]~80_combout\)) ) + ( \inst10|Mod0|auto_generated|divider|divider|op_6~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[157]~80_combout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_6~50\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_6~45_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_6~46\);

-- Location: LABCELL_X26_Y9_N27
\inst10|Mod0|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( VCC ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|op_5~21_sumout\)))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[158]~22_combout\)) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[158]~16_combout\))) ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_6~46\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_6~26\ = CARRY(( VCC ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|op_5~21_sumout\)))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[158]~22_combout\)) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[158]~16_combout\))) ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_6~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[158]~16_combout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[158]~22_combout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_6~46\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_6~26\);

-- Location: LABCELL_X26_Y9_N30
\inst10|Mod0|auto_generated|divider|divider|op_6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_6~21_sumout\ = SUM(( VCC ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_5~17_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[159]~14_combout\)) ) + ( \inst10|Mod0|auto_generated|divider|divider|op_6~26\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_6~22\ = CARRY(( VCC ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_5~17_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[159]~14_combout\)) ) + ( \inst10|Mod0|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[159]~14_combout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_6~26\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_6~21_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_6~22\);

-- Location: LABCELL_X26_Y9_N33
\inst10|Mod0|auto_generated|divider|divider|op_6~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_6~41_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|op_5~37_sumout\)))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[160]~74_combout\)) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[160]~65_combout\))) ) + ( VCC ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_6~22\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_6~42\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|op_5~37_sumout\)))) # (\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ 
-- & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[160]~74_combout\)) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[160]~65_combout\))) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[160]~65_combout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[160]~74_combout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_6~22\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_6~41_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_6~42\);

-- Location: LABCELL_X26_Y9_N36
\inst10|Mod0|auto_generated|divider|divider|op_6~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_6~37_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_5~33_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[161]~63_combout\)) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_6~42\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_6~38\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_5~33_sumout\))) # (\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst10|Mod0|auto_generated|divider|divider|StageOut[161]~63_combout\)) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_6~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[161]~63_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_6~42\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_6~37_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_6~38\);

-- Location: LABCELL_X26_Y9_N39
\inst10|Mod0|auto_generated|divider|divider|op_6~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_6~33_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|op_5~29_sumout\)))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[162]~51_combout\)) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[162]~39_combout\))) ) + ( VCC ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_6~38\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_6~34\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|op_5~29_sumout\)))) # (\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ 
-- & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[162]~51_combout\)) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[162]~39_combout\))) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_6~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[162]~39_combout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[162]~51_combout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_6~38\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_6~33_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_6~34\);

-- Location: LABCELL_X26_Y9_N42
\inst10|Mod0|auto_generated|divider|divider|op_6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_6~29_sumout\ = SUM(( VCC ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_5~25_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[163]~38_combout\)) ) + ( \inst10|Mod0|auto_generated|divider|divider|op_6~34\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_6~30\ = CARRY(( VCC ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_5~25_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[163]~38_combout\)) ) + ( \inst10|Mod0|auto_generated|divider|divider|op_6~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[163]~38_combout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_6~34\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_6~29_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_6~30\);

-- Location: LABCELL_X26_Y9_N45
\inst10|Mod0|auto_generated|divider|divider|op_6~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_6~57_sumout\ = SUM(( (!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|op_5~53_sumout\)))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[164]~118_combout\)) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[164]~105_combout\))) ) + ( VCC ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_6~30\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_6~58\ = CARRY(( (!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|op_5~53_sumout\)))) # (\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ 
-- & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[164]~118_combout\)) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[164]~105_combout\))) ) + ( VCC ) + ( \inst10|Mod0|auto_generated|divider|divider|op_6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[164]~105_combout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~53_sumout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[164]~118_combout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_6~30\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_6~57_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_6~58\);

-- Location: LABCELL_X26_Y9_N48
\inst10|Mod0|auto_generated|divider|divider|op_6~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_6~53_sumout\ = SUM(( VCC ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|op_5~49_sumout\)))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[165]~104_combout\)) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[165]~87_combout\))) ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_6~58\ ))
-- \inst10|Mod0|auto_generated|divider|divider|op_6~54\ = CARRY(( VCC ) + ( (!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|op_5~49_sumout\)))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|StageOut[165]~104_combout\)) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[165]~87_combout\))) ) + ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_6~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[165]~87_combout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~49_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[165]~104_combout\,
	cin => \inst10|Mod0|auto_generated|divider|divider|op_6~58\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_6~53_sumout\,
	cout => \inst10|Mod0|auto_generated|divider|divider|op_6~54\);

-- Location: LABCELL_X26_Y9_N51
\inst10|Mod0|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Mod0|auto_generated|divider|divider|op_6~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Mod0|auto_generated|divider|divider|op_6~54\,
	sumout => \inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X26_Y9_N0
\inst10|Mod0|auto_generated|divider|divider|StageOut[183]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[183]~6_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_6~17_sumout\ & ( (!\inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\) # 
-- ((!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_5~13_sumout\))) # (\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\inst3|current_score\(1)))) ) ) # ( 
-- !\inst10|Mod0|auto_generated|divider|divider|op_6~17_sumout\ & ( (\inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_5~13_sumout\))) 
-- # (\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\inst3|current_score\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001111001101111011111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst3|ALT_INV_current_score\(1),
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[183]~6_combout\);

-- Location: LABCELL_X26_Y10_N45
\inst10|current_score_digit[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|current_score_digit[0]~1_combout\ = ( !\inst10|char_address~45_combout\ & ( (!\inst10|char_address~43_combout\) # (!\inst10|char_address~46_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|ALT_INV_char_address~43_combout\,
	datad => \inst10|ALT_INV_char_address~46_combout\,
	dataf => \inst10|ALT_INV_char_address~45_combout\,
	combout => \inst10|current_score_digit[0]~1_combout\);

-- Location: LABCELL_X16_Y10_N0
\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~41_sumout\ = SUM(( !\inst3|current_score\(4) ) + ( !VCC ) + ( !VCC ))
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~42\ = CARRY(( !\inst3|current_score\(4) ) + ( !VCC ) + ( !VCC ))
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~43\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_current_score\(4),
	cin => GND,
	sharein => GND,
	sumout => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~41_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~42\,
	shareout => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~43\);

-- Location: LABCELL_X16_Y10_N3
\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~37_sumout\ = SUM(( !\inst3|current_score[5]~DUPLICATE_q\ ) + ( \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~43\ ) + ( 
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~42\ ))
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~38\ = CARRY(( !\inst3|current_score[5]~DUPLICATE_q\ ) + ( \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~43\ ) + ( 
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~42\ ))
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~39\ = SHARE(\inst3|current_score[5]~DUPLICATE_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_current_score[5]~DUPLICATE_q\,
	cin => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~42\,
	sharein => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~43\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~37_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~38\,
	shareout => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~39\);

-- Location: LABCELL_X16_Y10_N6
\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~33_sumout\ = SUM(( !\inst3|current_score\(6) ) + ( \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~39\ ) + ( 
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~38\ ))
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~34\ = CARRY(( !\inst3|current_score\(6) ) + ( \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~39\ ) + ( 
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~38\ ))
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~35\ = SHARE(\inst3|current_score\(6))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_current_score\(6),
	cin => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~38\,
	sharein => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~39\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~33_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~34\,
	shareout => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~35\);

-- Location: LABCELL_X16_Y10_N9
\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5_sumout\ = SUM(( \inst3|current_score[7]~DUPLICATE_q\ ) + ( \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~35\ ) + ( 
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~34\ ))
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~6\ = CARRY(( \inst3|current_score[7]~DUPLICATE_q\ ) + ( \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~35\ ) + ( 
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~34\ ))
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~7\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_current_score[7]~DUPLICATE_q\,
	cin => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~34\,
	sharein => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~35\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~6\,
	shareout => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~7\);

-- Location: LABCELL_X16_Y10_N12
\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~17_sumout\ = SUM(( \inst3|current_score\(8) ) + ( \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~7\ ) + ( 
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~6\ ))
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~18\ = CARRY(( \inst3|current_score\(8) ) + ( \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~7\ ) + ( 
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~6\ ))
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~19\ = SHARE(!\inst3|current_score\(8))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_current_score\(8),
	cin => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~6\,
	sharein => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~7\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~17_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~18\,
	shareout => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~19\);

-- Location: LABCELL_X16_Y10_N15
\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~13_sumout\ = SUM(( !\inst3|current_score\(9) ) + ( \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~19\ ) + ( 
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~18\ ))
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~14\ = CARRY(( !\inst3|current_score\(9) ) + ( \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~19\ ) + ( 
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~18\ ))
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_current_score\(9),
	cin => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~18\,
	sharein => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~19\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~13_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~14\,
	shareout => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~15\);

-- Location: LABCELL_X16_Y10_N18
\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~9_sumout\ = SUM(( !\inst3|current_score[10]~DUPLICATE_q\ ) + ( \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~15\ ) + ( 
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~14\ ))
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ = CARRY(( !\inst3|current_score[10]~DUPLICATE_q\ ) + ( \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~15\ ) + ( 
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~14\ ))
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_current_score[10]~DUPLICATE_q\,
	cin => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~14\,
	sharein => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~15\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~9_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10\,
	shareout => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LABCELL_X16_Y10_N21
\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~29_sumout\ = SUM(( \inst3|current_score[11]~DUPLICATE_q\ ) + ( \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ ) + ( 
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ ))
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~30\ = CARRY(( \inst3|current_score[11]~DUPLICATE_q\ ) + ( \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ ) + ( 
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ ))
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~31\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_current_score[11]~DUPLICATE_q\,
	cin => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10\,
	sharein => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~29_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~30\,
	shareout => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~31\);

-- Location: LABCELL_X16_Y10_N24
\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~25_sumout\ = SUM(( \inst3|current_score[12]~DUPLICATE_q\ ) + ( \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~31\ ) + ( 
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~30\ ))
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~26\ = CARRY(( \inst3|current_score[12]~DUPLICATE_q\ ) + ( \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~31\ ) + ( 
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~30\ ))
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~27\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_current_score[12]~DUPLICATE_q\,
	cin => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~30\,
	sharein => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~31\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~25_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~26\,
	shareout => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~27\);

-- Location: LABCELL_X16_Y10_N27
\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~21_sumout\ = SUM(( !\inst3|current_score\(13) ) + ( \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~27\ ) + ( 
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~26\ ))
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~22\ = CARRY(( !\inst3|current_score\(13) ) + ( \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~27\ ) + ( 
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~26\ ))
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~23\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_current_score\(13),
	cin => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~26\,
	sharein => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~27\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~21_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~22\,
	shareout => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~23\);

-- Location: LABCELL_X16_Y10_N30
\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ = SUM(( VCC ) + ( \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~23\ ) + ( \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~22\,
	sharein => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~23\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\);

-- Location: LABCELL_X16_Y10_N57
\inst10|Mod2|auto_generated|divider|divider|StageOut[135]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[135]~35_combout\ = ( !\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ( \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[9]~21_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[135]~35_combout\);

-- Location: LABCELL_X12_Y10_N6
\inst10|Mod2|auto_generated|divider|divider|StageOut[135]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[135]~36_combout\ = ( !\inst3|current_score\(13) & ( \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	dataf => \inst3|ALT_INV_current_score\(13),
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[135]~36_combout\);

-- Location: LABCELL_X16_Y10_N45
\inst10|Mod2|auto_generated|divider|divider|StageOut[133]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[133]~52_combout\ = ( !\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ( \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[7]~29_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[133]~52_combout\);

-- Location: LABCELL_X12_Y10_N57
\inst10|Mod2|auto_generated|divider|divider|StageOut[133]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[133]~53_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ( \inst3|current_score[11]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_current_score[11]~DUPLICATE_q\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[133]~53_combout\);

-- Location: LABCELL_X16_Y10_N36
\inst10|Mod2|auto_generated|divider|divider|StageOut[131]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[131]~19_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ( !\inst3|current_score\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_current_score\(9),
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[131]~19_combout\);

-- Location: LABCELL_X16_Y10_N48
\inst10|Mod2|auto_generated|divider|divider|StageOut[131]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[131]~18_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~13_sumout\ & ( !\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[5]~13_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[131]~18_combout\);

-- Location: LABCELL_X16_Y10_N39
\inst10|Mod2|auto_generated|divider|divider|StageOut[129]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[129]~2_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5_sumout\ & ( !\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[3]~5_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[129]~2_combout\);

-- Location: LABCELL_X16_Y10_N42
\inst10|Mod2|auto_generated|divider|divider|StageOut[129]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[129]~3_combout\ = ( \inst3|current_score[7]~DUPLICATE_q\ & ( \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	dataf => \inst3|ALT_INV_current_score[7]~DUPLICATE_q\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[129]~3_combout\);

-- Location: LABCELL_X12_Y10_N9
\inst10|Mod2|auto_generated|divider|divider|StageOut[127]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[127]~71_combout\ = ( \inst3|current_score[5]~DUPLICATE_q\ & ( \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	dataf => \inst3|ALT_INV_current_score[5]~DUPLICATE_q\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[127]~71_combout\);

-- Location: LABCELL_X16_Y10_N54
\inst10|Mod2|auto_generated|divider|divider|StageOut[127]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[127]~70_combout\ = ( !\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ( \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[1]~37_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[127]~70_combout\);

-- Location: LABCELL_X12_Y10_N12
\inst10|Mod2|auto_generated|divider|divider|op_3~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_3~50_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_3~50_cout\);

-- Location: LABCELL_X12_Y10_N15
\inst10|Mod2|auto_generated|divider|divider|op_3~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_3~45_sumout\ = SUM(( \inst3|current_score\(3) ) + ( VCC ) + ( \inst10|Mod2|auto_generated|divider|divider|op_3~50_cout\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_3~46\ = CARRY(( \inst3|current_score\(3) ) + ( VCC ) + ( \inst10|Mod2|auto_generated|divider|divider|op_3~50_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_current_score\(3),
	cin => \inst10|Mod2|auto_generated|divider|divider|op_3~50_cout\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_3~45_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_3~46\);

-- Location: LABCELL_X12_Y10_N18
\inst10|Mod2|auto_generated|divider|divider|op_3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_3~41_sumout\ = SUM(( (!\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~41_sumout\))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & (!\inst3|current_score[4]~DUPLICATE_q\)) ) + ( VCC ) + ( \inst10|Mod2|auto_generated|divider|divider|op_3~46\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_3~42\ = CARRY(( (!\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~41_sumout\))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & (!\inst3|current_score[4]~DUPLICATE_q\)) ) + ( VCC ) + ( \inst10|Mod2|auto_generated|divider|divider|op_3~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_current_score[4]~DUPLICATE_q\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[0]~41_sumout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_3~46\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_3~41_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_3~42\);

-- Location: LABCELL_X12_Y10_N21
\inst10|Mod2|auto_generated|divider|divider|op_3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_3~37_sumout\ = SUM(( (\inst10|Mod2|auto_generated|divider|divider|StageOut[127]~70_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[127]~71_combout\) ) + ( VCC ) + ( 
-- \inst10|Mod2|auto_generated|divider|divider|op_3~42\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_3~38\ = CARRY(( (\inst10|Mod2|auto_generated|divider|divider|StageOut[127]~70_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[127]~71_combout\) ) + ( VCC ) + ( 
-- \inst10|Mod2|auto_generated|divider|divider|op_3~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[127]~71_combout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[127]~70_combout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_3~42\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_3~37_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_3~38\);

-- Location: LABCELL_X12_Y10_N24
\inst10|Mod2|auto_generated|divider|divider|op_3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_3~33_sumout\ = SUM(( (!\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~33_sumout\))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & (\inst3|current_score\(6))) ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_3~38\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_3~34\ = CARRY(( (!\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~33_sumout\))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & (\inst3|current_score\(6))) ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_3~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_current_score\(6),
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[2]~33_sumout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_3~38\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_3~33_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_3~34\);

-- Location: LABCELL_X12_Y10_N27
\inst10|Mod2|auto_generated|divider|divider|op_3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_3~5_sumout\ = SUM(( (\inst10|Mod2|auto_generated|divider|divider|StageOut[129]~3_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[129]~2_combout\) ) + ( VCC ) + ( 
-- \inst10|Mod2|auto_generated|divider|divider|op_3~34\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_3~6\ = CARRY(( (\inst10|Mod2|auto_generated|divider|divider|StageOut[129]~3_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[129]~2_combout\) ) + ( VCC ) + ( 
-- \inst10|Mod2|auto_generated|divider|divider|op_3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[129]~2_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[129]~3_combout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_3~34\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_3~5_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_3~6\);

-- Location: LABCELL_X12_Y10_N30
\inst10|Mod2|auto_generated|divider|divider|op_3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_3~17_sumout\ = SUM(( (!\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~17_sumout\))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & (!\inst3|current_score\(8))) ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_3~6\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_3~18\ = CARRY(( (!\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~17_sumout\))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & (!\inst3|current_score\(8))) ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_current_score\(8),
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[4]~17_sumout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_3~6\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_3~17_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_3~18\);

-- Location: LABCELL_X12_Y10_N33
\inst10|Mod2|auto_generated|divider|divider|op_3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_3~13_sumout\ = SUM(( (\inst10|Mod2|auto_generated|divider|divider|StageOut[131]~18_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[131]~19_combout\) ) + ( GND ) + ( 
-- \inst10|Mod2|auto_generated|divider|divider|op_3~18\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_3~14\ = CARRY(( (\inst10|Mod2|auto_generated|divider|divider|StageOut[131]~18_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[131]~19_combout\) ) + ( GND ) + ( 
-- \inst10|Mod2|auto_generated|divider|divider|op_3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[131]~19_combout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[131]~18_combout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_3~18\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_3~13_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_3~14\);

-- Location: LABCELL_X12_Y10_N36
\inst10|Mod2|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( (!\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~9_sumout\))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & (!\inst3|current_score[10]~DUPLICATE_q\)) ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_3~14\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_3~10\ = CARRY(( (!\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~9_sumout\))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & (!\inst3|current_score[10]~DUPLICATE_q\)) ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_current_score[10]~DUPLICATE_q\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[6]~9_sumout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_3~14\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_3~10\);

-- Location: LABCELL_X12_Y10_N39
\inst10|Mod2|auto_generated|divider|divider|op_3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_3~29_sumout\ = SUM(( (\inst10|Mod2|auto_generated|divider|divider|StageOut[133]~53_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[133]~52_combout\) ) + ( GND ) + ( 
-- \inst10|Mod2|auto_generated|divider|divider|op_3~10\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_3~30\ = CARRY(( (\inst10|Mod2|auto_generated|divider|divider|StageOut[133]~53_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[133]~52_combout\) ) + ( GND ) + ( 
-- \inst10|Mod2|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[133]~52_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[133]~53_combout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_3~10\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_3~29_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_3~30\);

-- Location: LABCELL_X12_Y10_N42
\inst10|Mod2|auto_generated|divider|divider|op_3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_3~25_sumout\ = SUM(( (!\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~25_sumout\))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & (\inst3|current_score[12]~DUPLICATE_q\)) ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_3~30\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_3~26\ = CARRY(( (!\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~25_sumout\))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & (\inst3|current_score[12]~DUPLICATE_q\)) ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_current_score[12]~DUPLICATE_q\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[8]~25_sumout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_3~30\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_3~25_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_3~26\);

-- Location: LABCELL_X12_Y10_N45
\inst10|Mod2|auto_generated|divider|divider|op_3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_3~21_sumout\ = SUM(( (\inst10|Mod2|auto_generated|divider|divider|StageOut[135]~36_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[135]~35_combout\) ) + ( VCC ) + ( 
-- \inst10|Mod2|auto_generated|divider|divider|op_3~26\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_3~22\ = CARRY(( (\inst10|Mod2|auto_generated|divider|divider|StageOut[135]~36_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[135]~35_combout\) ) + ( VCC ) + ( 
-- \inst10|Mod2|auto_generated|divider|divider|op_3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[135]~35_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[135]~36_combout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_3~26\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_3~21_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_3~22\);

-- Location: LABCELL_X12_Y10_N48
\inst10|Mod2|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Mod2|auto_generated|divider|divider|op_3~22\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: MLABCELL_X13_Y10_N57
\inst10|Mod2|auto_generated|divider|divider|StageOut[134]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[134]~44_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~25_sumout\ & ( !\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[8]~25_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[134]~44_combout\);

-- Location: MLABCELL_X13_Y10_N48
\inst10|Mod2|auto_generated|divider|divider|StageOut[134]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[134]~45_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ( \inst3|current_score[12]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_current_score[12]~DUPLICATE_q\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[134]~45_combout\);

-- Location: LABCELL_X12_Y10_N54
\inst10|Mod2|auto_generated|divider|divider|StageOut[133]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[133]~54_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|StageOut[133]~53_combout\ ) # ( !\inst10|Mod2|auto_generated|divider|divider|StageOut[133]~53_combout\ & ( 
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[133]~52_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[133]~52_combout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[133]~53_combout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[133]~54_combout\);

-- Location: LABCELL_X16_Y10_N51
\inst10|Mod2|auto_generated|divider|divider|StageOut[132]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[132]~10_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~9_sumout\ & ( !\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[6]~9_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[132]~10_combout\);

-- Location: LABCELL_X14_Y11_N24
\inst10|Mod2|auto_generated|divider|divider|StageOut[132]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[132]~11_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ( !\inst3|current_score[10]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_current_score[10]~DUPLICATE_q\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[132]~11_combout\);

-- Location: LABCELL_X14_Y11_N18
\inst10|Mod2|auto_generated|divider|divider|StageOut[131]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[131]~20_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|StageOut[131]~19_combout\ ) # ( !\inst10|Mod2|auto_generated|divider|divider|StageOut[131]~19_combout\ & ( 
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[131]~18_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[131]~18_combout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[131]~19_combout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[131]~20_combout\);

-- Location: MLABCELL_X13_Y10_N51
\inst10|Mod2|auto_generated|divider|divider|StageOut[130]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[130]~26_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~17_sumout\ & ( !\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[4]~17_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[130]~26_combout\);

-- Location: LABCELL_X21_Y11_N39
\inst10|Mod2|auto_generated|divider|divider|StageOut[130]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[130]~27_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ( !\inst3|current_score[8]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	dataf => \inst3|ALT_INV_current_score[8]~DUPLICATE_q\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[130]~27_combout\);

-- Location: LABCELL_X14_Y11_N36
\inst10|Mod2|auto_generated|divider|divider|StageOut[129]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[129]~4_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|StageOut[129]~3_combout\ ) # ( !\inst10|Mod2|auto_generated|divider|divider|StageOut[129]~3_combout\ & ( 
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[129]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[129]~2_combout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[129]~3_combout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[129]~4_combout\);

-- Location: MLABCELL_X13_Y10_N54
\inst10|Mod2|auto_generated|divider|divider|StageOut[128]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[128]~61_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~33_sumout\ & ( !\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[2]~33_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[128]~61_combout\);

-- Location: LABCELL_X17_Y9_N21
\inst10|Mod2|auto_generated|divider|divider|StageOut[128]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[128]~62_combout\ = ( \inst3|current_score\(6) & ( \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	dataf => \inst3|ALT_INV_current_score\(6),
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[128]~62_combout\);

-- Location: LABCELL_X12_Y10_N3
\inst10|Mod2|auto_generated|divider|divider|StageOut[127]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[127]~72_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|StageOut[127]~71_combout\ ) # ( !\inst10|Mod2|auto_generated|divider|divider|StageOut[127]~71_combout\ & ( 
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[127]~70_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[127]~70_combout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[127]~71_combout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[127]~72_combout\);

-- Location: LABCELL_X21_Y11_N42
\inst10|Mod2|auto_generated|divider|divider|StageOut[126]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[126]~80_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ( \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~41_sumout\ & ( 
-- !\inst3|current_score\(4) ) ) ) # ( !\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ( \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~41_sumout\ ) ) # ( 
-- \inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ( !\inst10|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~41_sumout\ & ( !\inst3|current_score\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000011111111111111111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_current_score\(4),
	datae => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[0]~41_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[126]~80_combout\);

-- Location: MLABCELL_X13_Y10_N0
\inst10|Mod2|auto_generated|divider|divider|op_4~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_4~54_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_4~54_cout\);

-- Location: MLABCELL_X13_Y10_N3
\inst10|Mod2|auto_generated|divider|divider|op_4~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_4~49_sumout\ = SUM(( \inst3|current_score[2]~DUPLICATE_q\ ) + ( VCC ) + ( \inst10|Mod2|auto_generated|divider|divider|op_4~54_cout\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_4~50\ = CARRY(( \inst3|current_score[2]~DUPLICATE_q\ ) + ( VCC ) + ( \inst10|Mod2|auto_generated|divider|divider|op_4~54_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_current_score[2]~DUPLICATE_q\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_4~54_cout\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_4~49_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_4~50\);

-- Location: MLABCELL_X13_Y10_N6
\inst10|Mod2|auto_generated|divider|divider|op_4~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_4~45_sumout\ = SUM(( VCC ) + ( (!\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_3~45_sumout\))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst3|current_score\(3))) ) + ( \inst10|Mod2|auto_generated|divider|divider|op_4~50\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_4~46\ = CARRY(( VCC ) + ( (!\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_3~45_sumout\))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst3|current_score\(3))) ) + ( \inst10|Mod2|auto_generated|divider|divider|op_4~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011100100010000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \inst3|ALT_INV_current_score\(3),
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_4~50\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_4~45_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_4~46\);

-- Location: MLABCELL_X13_Y10_N9
\inst10|Mod2|auto_generated|divider|divider|op_4~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_4~41_sumout\ = SUM(( (!\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_3~41_sumout\))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|StageOut[126]~80_combout\)) ) + ( VCC ) + ( \inst10|Mod2|auto_generated|divider|divider|op_4~46\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_4~42\ = CARRY(( (!\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_3~41_sumout\))) # (\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst10|Mod2|auto_generated|divider|divider|StageOut[126]~80_combout\)) ) + ( VCC ) + ( \inst10|Mod2|auto_generated|divider|divider|op_4~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[126]~80_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_4~46\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_4~41_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_4~42\);

-- Location: MLABCELL_X13_Y10_N12
\inst10|Mod2|auto_generated|divider|divider|op_4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_4~37_sumout\ = SUM(( (!\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_3~37_sumout\))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|StageOut[127]~72_combout\)) ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_4~42\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_4~38\ = CARRY(( (!\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_3~37_sumout\))) # (\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst10|Mod2|auto_generated|divider|divider|StageOut[127]~72_combout\)) ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_4~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[127]~72_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_4~42\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_4~37_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_4~38\);

-- Location: MLABCELL_X13_Y10_N15
\inst10|Mod2|auto_generated|divider|divider|op_4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_4~33_sumout\ = SUM(( (!\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|op_3~33_sumout\)))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[128]~62_combout\)) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[128]~61_combout\))) ) + ( VCC ) + ( 
-- \inst10|Mod2|auto_generated|divider|divider|op_4~38\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_4~34\ = CARRY(( (!\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|op_3~33_sumout\)))) # (\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ 
-- & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[128]~62_combout\)) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[128]~61_combout\))) ) + ( VCC ) + ( \inst10|Mod2|auto_generated|divider|divider|op_4~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[128]~61_combout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[128]~62_combout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_4~38\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_4~33_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_4~34\);

-- Location: MLABCELL_X13_Y10_N18
\inst10|Mod2|auto_generated|divider|divider|op_4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_4~5_sumout\ = SUM(( (!\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_3~5_sumout\))) # (\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ 
-- & (\inst10|Mod2|auto_generated|divider|divider|StageOut[129]~4_combout\)) ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_4~34\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_4~6\ = CARRY(( (!\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_3~5_sumout\))) # (\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst10|Mod2|auto_generated|divider|divider|StageOut[129]~4_combout\)) ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[129]~4_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_4~34\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_4~5_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_4~6\);

-- Location: MLABCELL_X13_Y10_N21
\inst10|Mod2|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( (!\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|op_3~17_sumout\)) # (\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ 
-- & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[130]~27_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[130]~26_combout\)))) ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_4~6\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_4~18\ = CARRY(( (!\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|op_3~17_sumout\)) # (\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\inst10|Mod2|auto_generated|divider|divider|StageOut[130]~27_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[130]~26_combout\)))) ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[130]~26_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[130]~27_combout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_4~6\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_4~18\);

-- Location: MLABCELL_X13_Y10_N24
\inst10|Mod2|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( (!\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_3~13_sumout\))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|StageOut[131]~20_combout\)) ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_4~18\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_4~14\ = CARRY(( (!\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_3~13_sumout\))) # (\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst10|Mod2|auto_generated|divider|divider|StageOut[131]~20_combout\)) ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[131]~20_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_4~18\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_4~14\);

-- Location: MLABCELL_X13_Y10_N27
\inst10|Mod2|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( (!\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|op_3~9_sumout\)) # (\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\inst10|Mod2|auto_generated|divider|divider|StageOut[132]~11_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[132]~10_combout\)))) ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_4~14\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_4~10\ = CARRY(( (!\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|op_3~9_sumout\)) # (\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\inst10|Mod2|auto_generated|divider|divider|StageOut[132]~11_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[132]~10_combout\)))) ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[132]~10_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[132]~11_combout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_4~14\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_4~10\);

-- Location: MLABCELL_X13_Y10_N30
\inst10|Mod2|auto_generated|divider|divider|op_4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_4~29_sumout\ = SUM(( GND ) + ( (!\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_3~29_sumout\))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|StageOut[133]~54_combout\)) ) + ( \inst10|Mod2|auto_generated|divider|divider|op_4~10\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_4~30\ = CARRY(( GND ) + ( (!\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_3~29_sumout\))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|StageOut[133]~54_combout\)) ) + ( \inst10|Mod2|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[133]~54_combout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_4~10\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_4~29_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_4~30\);

-- Location: MLABCELL_X13_Y10_N33
\inst10|Mod2|auto_generated|divider|divider|op_4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_4~25_sumout\ = SUM(( VCC ) + ( (!\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|op_3~25_sumout\)) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[134]~45_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[134]~44_combout\)))) ) + ( 
-- \inst10|Mod2|auto_generated|divider|divider|op_4~30\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_4~26\ = CARRY(( VCC ) + ( (!\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|op_3~25_sumout\)) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[134]~45_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[134]~44_combout\)))) ) + ( 
-- \inst10|Mod2|auto_generated|divider|divider|op_4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[134]~44_combout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[134]~45_combout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_4~30\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_4~25_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_4~26\);

-- Location: MLABCELL_X13_Y10_N36
\inst10|Mod2|auto_generated|divider|divider|op_4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_4~21_sumout\ = SUM(( VCC ) + ( (!\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|op_3~21_sumout\)))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[135]~36_combout\)) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[135]~35_combout\))) ) + ( 
-- \inst10|Mod2|auto_generated|divider|divider|op_4~26\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_4~22\ = CARRY(( VCC ) + ( (!\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|op_3~21_sumout\)))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[135]~36_combout\)) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[135]~35_combout\))) ) + ( 
-- \inst10|Mod2|auto_generated|divider|divider|op_4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011000010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[135]~35_combout\,
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[135]~36_combout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_4~26\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_4~21_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_4~22\);

-- Location: MLABCELL_X13_Y10_N39
\inst10|Mod2|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Mod2|auto_generated|divider|divider|op_4~22\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: LABCELL_X12_Y10_N0
\inst10|Mod2|auto_generated|divider|divider|StageOut[150]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[150]~34_combout\ = ( !\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst10|Mod2|auto_generated|divider|divider|op_3~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[150]~34_combout\);

-- Location: LABCELL_X14_Y10_N6
\inst10|Mod2|auto_generated|divider|divider|StageOut[150]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[150]~37_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|StageOut[135]~36_combout\ & ( \inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ ) ) # ( 
-- !\inst10|Mod2|auto_generated|divider|divider|StageOut[135]~36_combout\ & ( (\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & \inst10|Mod2|auto_generated|divider|divider|StageOut[135]~35_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[135]~35_combout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[135]~36_combout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[150]~37_combout\);

-- Location: LABCELL_X14_Y10_N9
\inst10|Mod2|auto_generated|divider|divider|StageOut[149]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[149]~46_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_3~25_sumout\ & ( (!\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\) # 
-- ((\inst10|Mod2|auto_generated|divider|divider|StageOut[134]~45_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[134]~44_combout\)) ) ) # ( !\inst10|Mod2|auto_generated|divider|divider|op_3~25_sumout\ & ( 
-- (\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|StageOut[134]~45_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[134]~44_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[134]~44_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[134]~45_combout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[149]~46_combout\);

-- Location: LABCELL_X10_Y10_N36
\inst10|Mod2|auto_generated|divider|divider|StageOut[148]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[148]~51_combout\ = ( !\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst10|Mod2|auto_generated|divider|divider|op_3~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[148]~51_combout\);

-- Location: LABCELL_X10_Y10_N45
\inst10|Mod2|auto_generated|divider|divider|StageOut[148]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[148]~55_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|StageOut[133]~54_combout\ & ( \inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[133]~54_combout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[148]~55_combout\);

-- Location: LABCELL_X14_Y11_N45
\inst10|Mod2|auto_generated|divider|divider|StageOut[147]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[147]~12_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|StageOut[132]~10_combout\ & ( (\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_3~9_sumout\) ) ) # ( !\inst10|Mod2|auto_generated|divider|divider|StageOut[132]~10_combout\ & ( (!\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- ((\inst10|Mod2|auto_generated|divider|divider|op_3~9_sumout\))) # (\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|StageOut[132]~11_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[132]~11_combout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[132]~10_combout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[147]~12_combout\);

-- Location: LABCELL_X14_Y11_N15
\inst10|Mod2|auto_generated|divider|divider|StageOut[146]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[146]~17_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_3~13_sumout\ & ( !\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[146]~17_combout\);

-- Location: LABCELL_X14_Y11_N21
\inst10|Mod2|auto_generated|divider|divider|StageOut[146]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[146]~21_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|StageOut[131]~20_combout\ & ( \inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[131]~20_combout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[146]~21_combout\);

-- Location: LABCELL_X14_Y11_N54
\inst10|Mod2|auto_generated|divider|divider|StageOut[145]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[145]~28_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|StageOut[130]~27_combout\ & ( (\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_3~17_sumout\) ) ) # ( !\inst10|Mod2|auto_generated|divider|divider|StageOut[130]~27_combout\ & ( (!\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst10|Mod2|auto_generated|divider|divider|op_3~17_sumout\)) # (\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|StageOut[130]~26_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[130]~26_combout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[130]~27_combout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[145]~28_combout\);

-- Location: LABCELL_X10_Y10_N0
\inst10|Mod2|auto_generated|divider|divider|StageOut[144]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[144]~1_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_3~5_sumout\ & ( !\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[144]~1_combout\);

-- Location: LABCELL_X14_Y11_N42
\inst10|Mod2|auto_generated|divider|divider|StageOut[144]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[144]~5_combout\ = (\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & \inst10|Mod2|auto_generated|divider|divider|StageOut[129]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[129]~4_combout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[144]~5_combout\);

-- Location: LABCELL_X17_Y9_N12
\inst10|Mod2|auto_generated|divider|divider|StageOut[143]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[143]~63_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_3~33_sumout\ & ( (!\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\) # 
-- ((\inst10|Mod2|auto_generated|divider|divider|StageOut[128]~62_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[128]~61_combout\)) ) ) # ( !\inst10|Mod2|auto_generated|divider|divider|op_3~33_sumout\ & ( 
-- (\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|StageOut[128]~62_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[128]~61_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[128]~61_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[128]~62_combout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[143]~63_combout\);

-- Location: LABCELL_X10_Y10_N57
\inst10|Mod2|auto_generated|divider|divider|StageOut[142]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[142]~69_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_3~37_sumout\ & ( !\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[142]~69_combout\);

-- Location: LABCELL_X10_Y10_N33
\inst10|Mod2|auto_generated|divider|divider|StageOut[142]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[142]~73_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|StageOut[127]~72_combout\ & ( \inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[127]~72_combout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[142]~73_combout\);

-- Location: LABCELL_X10_Y10_N6
\inst10|Mod2|auto_generated|divider|divider|StageOut[141]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[141]~81_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_3~41_sumout\ & ( \inst10|Mod2|auto_generated|divider|divider|StageOut[126]~80_combout\ ) ) # ( 
-- !\inst10|Mod2|auto_generated|divider|divider|op_3~41_sumout\ & ( \inst10|Mod2|auto_generated|divider|divider|StageOut[126]~80_combout\ & ( \inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ ) ) ) # ( 
-- \inst10|Mod2|auto_generated|divider|divider|op_3~41_sumout\ & ( !\inst10|Mod2|auto_generated|divider|divider|StageOut[126]~80_combout\ & ( !\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datae => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[126]~80_combout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[141]~81_combout\);

-- Location: LABCELL_X10_Y10_N18
\inst10|Mod2|auto_generated|divider|divider|StageOut[140]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[140]~87_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_3~45_sumout\ & ( (!\inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\) # (\inst3|current_score\(3)) ) ) # ( 
-- !\inst10|Mod2|auto_generated|divider|divider|op_3~45_sumout\ & ( (\inst3|current_score\(3) & \inst10|Mod2|auto_generated|divider|divider|op_3~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_current_score\(3),
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[140]~87_combout\);

-- Location: LABCELL_X14_Y10_N12
\inst10|Mod2|auto_generated|divider|divider|op_5~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_5~58_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_5~58_cout\);

-- Location: LABCELL_X14_Y10_N15
\inst10|Mod2|auto_generated|divider|divider|op_5~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_5~53_sumout\ = SUM(( \inst3|current_score\(1) ) + ( VCC ) + ( \inst10|Mod2|auto_generated|divider|divider|op_5~58_cout\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_5~54\ = CARRY(( \inst3|current_score\(1) ) + ( VCC ) + ( \inst10|Mod2|auto_generated|divider|divider|op_5~58_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_current_score\(1),
	cin => \inst10|Mod2|auto_generated|divider|divider|op_5~58_cout\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_5~53_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_5~54\);

-- Location: LABCELL_X14_Y10_N18
\inst10|Mod2|auto_generated|divider|divider|op_5~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_5~49_sumout\ = SUM(( (!\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_4~49_sumout\))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst3|current_score\(2))) ) + ( VCC ) + ( \inst10|Mod2|auto_generated|divider|divider|op_5~54\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_5~50\ = CARRY(( (!\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_4~49_sumout\))) # (\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst3|current_score\(2))) ) + ( VCC ) + ( \inst10|Mod2|auto_generated|divider|divider|op_5~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst3|ALT_INV_current_score\(2),
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~49_sumout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_5~54\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_5~49_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_5~50\);

-- Location: LABCELL_X14_Y10_N21
\inst10|Mod2|auto_generated|divider|divider|op_5~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_5~45_sumout\ = SUM(( (!\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_4~45_sumout\))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|StageOut[140]~87_combout\)) ) + ( VCC ) + ( \inst10|Mod2|auto_generated|divider|divider|op_5~50\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_5~46\ = CARRY(( (!\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_4~45_sumout\))) # (\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst10|Mod2|auto_generated|divider|divider|StageOut[140]~87_combout\)) ) + ( VCC ) + ( \inst10|Mod2|auto_generated|divider|divider|op_5~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[140]~87_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_5~50\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_5~45_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_5~46\);

-- Location: LABCELL_X14_Y10_N24
\inst10|Mod2|auto_generated|divider|divider|op_5~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_5~41_sumout\ = SUM(( (!\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_4~41_sumout\))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|StageOut[141]~81_combout\)) ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_5~46\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_5~42\ = CARRY(( (!\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_4~41_sumout\))) # (\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst10|Mod2|auto_generated|divider|divider|StageOut[141]~81_combout\)) ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_5~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[141]~81_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_5~46\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_5~41_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_5~42\);

-- Location: LABCELL_X14_Y10_N27
\inst10|Mod2|auto_generated|divider|divider|op_5~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_5~37_sumout\ = SUM(( VCC ) + ( (!\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|op_4~37_sumout\)))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[142]~73_combout\)) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[142]~69_combout\))) ) + ( 
-- \inst10|Mod2|auto_generated|divider|divider|op_5~42\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_5~38\ = CARRY(( VCC ) + ( (!\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|op_4~37_sumout\)))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[142]~73_combout\)) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[142]~69_combout\))) ) + ( 
-- \inst10|Mod2|auto_generated|divider|divider|op_5~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[142]~69_combout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[142]~73_combout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_5~42\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_5~37_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_5~38\);

-- Location: LABCELL_X14_Y10_N30
\inst10|Mod2|auto_generated|divider|divider|op_5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_5~33_sumout\ = SUM(( (!\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_4~33_sumout\))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|StageOut[143]~63_combout\)) ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_5~38\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_5~34\ = CARRY(( (!\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_4~33_sumout\))) # (\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst10|Mod2|auto_generated|divider|divider|StageOut[143]~63_combout\)) ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_5~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[143]~63_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_5~38\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_5~33_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_5~34\);

-- Location: LABCELL_X14_Y10_N33
\inst10|Mod2|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( (!\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|op_4~5_sumout\)) # (\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\inst10|Mod2|auto_generated|divider|divider|StageOut[144]~5_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[144]~1_combout\)))) ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_5~34\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_5~6\ = CARRY(( (!\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|op_4~5_sumout\)) # (\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\inst10|Mod2|auto_generated|divider|divider|StageOut[144]~5_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[144]~1_combout\)))) ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[144]~1_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[144]~5_combout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_5~34\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_5~6\);

-- Location: LABCELL_X14_Y10_N36
\inst10|Mod2|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_4~17_sumout\))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|StageOut[145]~28_combout\)) ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_5~6\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_4~17_sumout\))) # (\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst10|Mod2|auto_generated|divider|divider|StageOut[145]~28_combout\)) ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[145]~28_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_5~6\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X14_Y10_N39
\inst10|Mod2|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (!\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|op_4~13_sumout\)) # (\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[146]~21_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[146]~17_combout\)))) ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_5~18\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_5~14\ = CARRY(( (!\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|op_4~13_sumout\)) # (\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\inst10|Mod2|auto_generated|divider|divider|StageOut[146]~21_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[146]~17_combout\)))) ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[146]~17_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[146]~21_combout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_5~18\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X14_Y10_N42
\inst10|Mod2|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (!\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_4~9_sumout\))) # (\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (\inst10|Mod2|auto_generated|divider|divider|StageOut[147]~12_combout\)) ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_5~14\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_5~10\ = CARRY(( (!\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_4~9_sumout\))) # (\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst10|Mod2|auto_generated|divider|divider|StageOut[147]~12_combout\)) ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[147]~12_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_5~14\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X14_Y10_N45
\inst10|Mod2|auto_generated|divider|divider|op_5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_5~29_sumout\ = SUM(( (!\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|op_4~29_sumout\)) # (\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[148]~55_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[148]~51_combout\)))) ) + ( VCC ) + ( \inst10|Mod2|auto_generated|divider|divider|op_5~10\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_5~30\ = CARRY(( (!\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|op_4~29_sumout\)) # (\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\inst10|Mod2|auto_generated|divider|divider|StageOut[148]~55_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[148]~51_combout\)))) ) + ( VCC ) + ( \inst10|Mod2|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[148]~51_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[148]~55_combout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_5~10\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_5~29_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_5~30\);

-- Location: LABCELL_X14_Y10_N48
\inst10|Mod2|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( (!\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_4~25_sumout\))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|StageOut[149]~46_combout\)) ) + ( VCC ) + ( \inst10|Mod2|auto_generated|divider|divider|op_5~30\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_5~26\ = CARRY(( (!\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_4~25_sumout\))) # (\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst10|Mod2|auto_generated|divider|divider|StageOut[149]~46_combout\)) ) + ( VCC ) + ( \inst10|Mod2|auto_generated|divider|divider|op_5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[149]~46_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_5~30\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_5~26\);

-- Location: LABCELL_X14_Y10_N51
\inst10|Mod2|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( VCC ) + ( (!\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|op_4~21_sumout\)) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[150]~37_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[150]~34_combout\)))) ) + ( 
-- \inst10|Mod2|auto_generated|divider|divider|op_5~26\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_5~22\ = CARRY(( VCC ) + ( (!\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|op_4~21_sumout\)) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[150]~37_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[150]~34_combout\)))) ) + ( 
-- \inst10|Mod2|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[150]~34_combout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[150]~37_combout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_5~26\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_5~22\);

-- Location: LABCELL_X14_Y10_N54
\inst10|Mod2|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Mod2|auto_generated|divider|divider|op_5~22\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X17_Y10_N3
\inst10|Mod2|auto_generated|divider|divider|StageOut[165]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[165]~33_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_4~21_sumout\ & ( !\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[165]~33_combout\);

-- Location: LABCELL_X17_Y10_N0
\inst10|Mod2|auto_generated|divider|divider|StageOut[165]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[165]~38_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|StageOut[150]~37_combout\ & ( \inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ ) ) # ( 
-- !\inst10|Mod2|auto_generated|divider|divider|StageOut[150]~37_combout\ & ( (\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & \inst10|Mod2|auto_generated|divider|divider|StageOut[150]~34_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[150]~34_combout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[150]~37_combout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[165]~38_combout\);

-- Location: MLABCELL_X13_Y10_N45
\inst10|Mod2|auto_generated|divider|divider|StageOut[164]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[164]~43_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_4~25_sumout\ & ( !\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[164]~43_combout\);

-- Location: LABCELL_X14_Y12_N3
\inst10|Mod2|auto_generated|divider|divider|StageOut[164]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[164]~47_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|StageOut[149]~46_combout\ & ( \inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[149]~46_combout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[164]~47_combout\);

-- Location: LABCELL_X10_Y10_N51
\inst10|Mod2|auto_generated|divider|divider|StageOut[163]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[163]~56_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_4~29_sumout\ & ( (!\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\) # 
-- ((\inst10|Mod2|auto_generated|divider|divider|StageOut[148]~51_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[148]~55_combout\)) ) ) # ( !\inst10|Mod2|auto_generated|divider|divider|op_4~29_sumout\ & ( 
-- (\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|StageOut[148]~51_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[148]~55_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[148]~55_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[148]~51_combout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[163]~56_combout\);

-- Location: MLABCELL_X13_Y10_N42
\inst10|Mod2|auto_generated|divider|divider|StageOut[162]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[162]~9_combout\ = ( !\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst10|Mod2|auto_generated|divider|divider|op_4~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[162]~9_combout\);

-- Location: LABCELL_X14_Y11_N30
\inst10|Mod2|auto_generated|divider|divider|StageOut[162]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[162]~13_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst10|Mod2|auto_generated|divider|divider|StageOut[147]~12_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[147]~12_combout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[162]~13_combout\);

-- Location: LABCELL_X14_Y11_N12
\inst10|Mod2|auto_generated|divider|divider|StageOut[161]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[161]~22_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ( (\inst10|Mod2|auto_generated|divider|divider|StageOut[146]~21_combout\) # 
-- (\inst10|Mod2|auto_generated|divider|divider|StageOut[146]~17_combout\) ) ) # ( !\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst10|Mod2|auto_generated|divider|divider|op_4~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[146]~17_combout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[146]~21_combout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[161]~22_combout\);

-- Location: MLABCELL_X13_Y9_N15
\inst10|Mod2|auto_generated|divider|divider|StageOut[160]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[160]~25_combout\ = ( !\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst10|Mod2|auto_generated|divider|divider|op_4~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[160]~25_combout\);

-- Location: LABCELL_X14_Y11_N57
\inst10|Mod2|auto_generated|divider|divider|StageOut[160]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[160]~29_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst10|Mod2|auto_generated|divider|divider|StageOut[145]~28_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[145]~28_combout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[160]~29_combout\);

-- Location: LABCELL_X14_Y11_N51
\inst10|Mod2|auto_generated|divider|divider|StageOut[159]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[159]~6_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_4~5_sumout\ & ( \inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ( 
-- (\inst10|Mod2|auto_generated|divider|divider|StageOut[144]~1_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[144]~5_combout\) ) ) ) # ( !\inst10|Mod2|auto_generated|divider|divider|op_4~5_sumout\ & ( 
-- \inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ( (\inst10|Mod2|auto_generated|divider|divider|StageOut[144]~1_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[144]~5_combout\) ) ) ) # ( 
-- \inst10|Mod2|auto_generated|divider|divider|op_4~5_sumout\ & ( !\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[144]~5_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[144]~1_combout\,
	datae => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[159]~6_combout\);

-- Location: LABCELL_X17_Y9_N48
\inst10|Mod2|auto_generated|divider|divider|StageOut[158]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[158]~60_combout\ = ( !\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst10|Mod2|auto_generated|divider|divider|op_4~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[158]~60_combout\);

-- Location: LABCELL_X17_Y9_N57
\inst10|Mod2|auto_generated|divider|divider|StageOut[158]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[158]~64_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|StageOut[143]~63_combout\ & ( \inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[143]~63_combout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[158]~64_combout\);

-- Location: LABCELL_X10_Y10_N30
\inst10|Mod2|auto_generated|divider|divider|StageOut[157]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[157]~74_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ( (\inst10|Mod2|auto_generated|divider|divider|StageOut[142]~69_combout\) # 
-- (\inst10|Mod2|auto_generated|divider|divider|StageOut[142]~73_combout\) ) ) # ( !\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst10|Mod2|auto_generated|divider|divider|op_4~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[142]~73_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[142]~69_combout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[157]~74_combout\);

-- Location: MLABCELL_X13_Y9_N54
\inst10|Mod2|auto_generated|divider|divider|StageOut[156]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[156]~79_combout\ = ( !\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst10|Mod2|auto_generated|divider|divider|op_4~41_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[156]~79_combout\);

-- Location: LABCELL_X10_Y10_N15
\inst10|Mod2|auto_generated|divider|divider|StageOut[156]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[156]~82_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst10|Mod2|auto_generated|divider|divider|StageOut[141]~81_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[141]~81_combout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[156]~82_combout\);

-- Location: LABCELL_X10_Y10_N27
\inst10|Mod2|auto_generated|divider|divider|StageOut[155]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[155]~88_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst10|Mod2|auto_generated|divider|divider|StageOut[140]~87_combout\ ) ) # ( 
-- !\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst10|Mod2|auto_generated|divider|divider|op_4~45_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[140]~87_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[155]~88_combout\);

-- Location: MLABCELL_X18_Y12_N0
\inst10|Mod2|auto_generated|divider|divider|StageOut[154]~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[154]~93_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst3|current_score\(2) ) ) # ( !\inst10|Mod2|auto_generated|divider|divider|op_4~1_sumout\ & ( 
-- \inst10|Mod2|auto_generated|divider|divider|op_4~49_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_current_score\(2),
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~49_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[154]~93_combout\);

-- Location: LABCELL_X17_Y10_N6
\inst10|Mod2|auto_generated|divider|divider|op_6~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_6~62_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_6~62_cout\);

-- Location: LABCELL_X17_Y10_N9
\inst10|Mod2|auto_generated|divider|divider|op_6~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_6~57_sumout\ = SUM(( \inst3|current_score[0]~DUPLICATE_q\ ) + ( VCC ) + ( \inst10|Mod2|auto_generated|divider|divider|op_6~62_cout\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_6~58\ = CARRY(( \inst3|current_score[0]~DUPLICATE_q\ ) + ( VCC ) + ( \inst10|Mod2|auto_generated|divider|divider|op_6~62_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_current_score[0]~DUPLICATE_q\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_6~62_cout\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_6~57_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_6~58\);

-- Location: LABCELL_X17_Y10_N12
\inst10|Mod2|auto_generated|divider|divider|op_6~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_6~53_sumout\ = SUM(( (!\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_5~53_sumout\))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (\inst3|current_score\(1))) ) + ( VCC ) + ( \inst10|Mod2|auto_generated|divider|divider|op_6~58\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_6~54\ = CARRY(( (!\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_5~53_sumout\))) # (\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst3|current_score\(1))) ) + ( VCC ) + ( \inst10|Mod2|auto_generated|divider|divider|op_6~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst3|ALT_INV_current_score\(1),
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~53_sumout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_6~58\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_6~53_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_6~54\);

-- Location: LABCELL_X17_Y10_N15
\inst10|Mod2|auto_generated|divider|divider|op_6~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_6~49_sumout\ = SUM(( (!\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_5~49_sumout\))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|StageOut[154]~93_combout\)) ) + ( VCC ) + ( \inst10|Mod2|auto_generated|divider|divider|op_6~54\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_6~50\ = CARRY(( (!\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_5~49_sumout\))) # (\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst10|Mod2|auto_generated|divider|divider|StageOut[154]~93_combout\)) ) + ( VCC ) + ( \inst10|Mod2|auto_generated|divider|divider|op_6~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[154]~93_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~49_sumout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_6~54\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_6~49_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_6~50\);

-- Location: LABCELL_X17_Y10_N18
\inst10|Mod2|auto_generated|divider|divider|op_6~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_6~45_sumout\ = SUM(( (!\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_5~45_sumout\))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|StageOut[155]~88_combout\)) ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_6~50\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_6~46\ = CARRY(( (!\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_5~45_sumout\))) # (\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst10|Mod2|auto_generated|divider|divider|StageOut[155]~88_combout\)) ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_6~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[155]~88_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_6~50\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_6~45_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_6~46\);

-- Location: LABCELL_X17_Y10_N21
\inst10|Mod2|auto_generated|divider|divider|op_6~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_6~41_sumout\ = SUM(( VCC ) + ( (!\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|op_5~41_sumout\)))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[156]~82_combout\)) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[156]~79_combout\))) ) + ( 
-- \inst10|Mod2|auto_generated|divider|divider|op_6~46\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_6~42\ = CARRY(( VCC ) + ( (!\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|op_5~41_sumout\)))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[156]~82_combout\)) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[156]~79_combout\))) ) + ( 
-- \inst10|Mod2|auto_generated|divider|divider|op_6~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[156]~79_combout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[156]~82_combout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_6~46\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_6~41_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_6~42\);

-- Location: LABCELL_X17_Y10_N24
\inst10|Mod2|auto_generated|divider|divider|op_6~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_6~37_sumout\ = SUM(( (!\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_5~37_sumout\))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|StageOut[157]~74_combout\)) ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_6~42\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_6~38\ = CARRY(( (!\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_5~37_sumout\))) # (\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst10|Mod2|auto_generated|divider|divider|StageOut[157]~74_combout\)) ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_6~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[157]~74_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_6~42\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_6~37_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_6~38\);

-- Location: LABCELL_X17_Y10_N27
\inst10|Mod2|auto_generated|divider|divider|op_6~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_6~33_sumout\ = SUM(( (!\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|op_5~33_sumout\)) # (\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ 
-- & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[158]~64_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[158]~60_combout\)))) ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_6~38\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_6~34\ = CARRY(( (!\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|op_5~33_sumout\)) # (\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\inst10|Mod2|auto_generated|divider|divider|StageOut[158]~64_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[158]~60_combout\)))) ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_6~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[158]~60_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[158]~64_combout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_6~38\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_6~33_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_6~34\);

-- Location: LABCELL_X17_Y10_N30
\inst10|Mod2|auto_generated|divider|divider|op_6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_6~5_sumout\ = SUM(( GND ) + ( (!\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_5~5_sumout\))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|StageOut[159]~6_combout\)) ) + ( \inst10|Mod2|auto_generated|divider|divider|op_6~34\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_6~6\ = CARRY(( GND ) + ( (!\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_5~5_sumout\))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|StageOut[159]~6_combout\)) ) + ( \inst10|Mod2|auto_generated|divider|divider|op_6~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[159]~6_combout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_6~34\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_6~5_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_6~6\);

-- Location: LABCELL_X17_Y10_N33
\inst10|Mod2|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( (!\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|op_5~17_sumout\)))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[160]~29_combout\)) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[160]~25_combout\))) ) + ( GND ) + ( 
-- \inst10|Mod2|auto_generated|divider|divider|op_6~6\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_6~18\ = CARRY(( (!\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|op_5~17_sumout\)))) # (\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ 
-- & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[160]~29_combout\)) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[160]~25_combout\))) ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[160]~25_combout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[160]~29_combout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_6~6\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X17_Y10_N36
\inst10|Mod2|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( (!\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_5~13_sumout\))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|StageOut[161]~22_combout\)) ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_6~18\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_6~14\ = CARRY(( (!\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_5~13_sumout\))) # (\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst10|Mod2|auto_generated|divider|divider|StageOut[161]~22_combout\)) ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[161]~22_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_6~18\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X17_Y10_N39
\inst10|Mod2|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|op_5~9_sumout\)))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[162]~13_combout\)) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[162]~9_combout\))) ) + ( VCC ) + ( 
-- \inst10|Mod2|auto_generated|divider|divider|op_6~14\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|op_5~9_sumout\)))) # (\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\inst10|Mod2|auto_generated|divider|divider|StageOut[162]~13_combout\)) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[162]~9_combout\))) ) + ( VCC ) + ( \inst10|Mod2|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[162]~9_combout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[162]~13_combout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_6~14\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X17_Y10_N42
\inst10|Mod2|auto_generated|divider|divider|op_6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_6~29_sumout\ = SUM(( (!\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_5~29_sumout\))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|StageOut[163]~56_combout\)) ) + ( VCC ) + ( \inst10|Mod2|auto_generated|divider|divider|op_6~10\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_6~30\ = CARRY(( (!\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_5~29_sumout\))) # (\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst10|Mod2|auto_generated|divider|divider|StageOut[163]~56_combout\)) ) + ( VCC ) + ( \inst10|Mod2|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[163]~56_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_6~10\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_6~29_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_6~30\);

-- Location: LABCELL_X17_Y10_N45
\inst10|Mod2|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( (!\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|op_5~25_sumout\)))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[164]~47_combout\)) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[164]~43_combout\))) ) + ( VCC ) + ( 
-- \inst10|Mod2|auto_generated|divider|divider|op_6~30\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_6~26\ = CARRY(( (!\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|op_5~25_sumout\)))) # (\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ 
-- & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[164]~47_combout\)) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[164]~43_combout\))) ) + ( VCC ) + ( \inst10|Mod2|auto_generated|divider|divider|op_6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[164]~43_combout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[164]~47_combout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_6~30\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_6~26\);

-- Location: LABCELL_X17_Y10_N48
\inst10|Mod2|auto_generated|divider|divider|op_6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_6~21_sumout\ = SUM(( (!\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|op_5~21_sumout\)) # (\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ 
-- & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[165]~38_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[165]~33_combout\)))) ) + ( VCC ) + ( \inst10|Mod2|auto_generated|divider|divider|op_6~26\ ))
-- \inst10|Mod2|auto_generated|divider|divider|op_6~22\ = CARRY(( (!\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|op_5~21_sumout\)) # (\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\inst10|Mod2|auto_generated|divider|divider|StageOut[165]~38_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[165]~33_combout\)))) ) + ( VCC ) + ( \inst10|Mod2|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[165]~33_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[165]~38_combout\,
	cin => \inst10|Mod2|auto_generated|divider|divider|op_6~26\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_6~21_sumout\,
	cout => \inst10|Mod2|auto_generated|divider|divider|op_6~22\);

-- Location: LABCELL_X17_Y10_N51
\inst10|Mod2|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Mod2|auto_generated|divider|divider|op_6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Mod2|auto_generated|divider|divider|op_6~22\,
	sumout => \inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X17_Y10_N54
\inst10|Mod2|auto_generated|divider|divider|StageOut[195]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[195]~40_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_6~21_sumout\ & ( !\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[195]~40_combout\);

-- Location: LABCELL_X14_Y10_N0
\inst10|Mod2|auto_generated|divider|divider|StageOut[180]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[180]~32_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_5~21_sumout\ & ( !\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[180]~32_combout\);

-- Location: LABCELL_X17_Y9_N33
\inst10|Mod2|auto_generated|divider|divider|StageOut[180]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[180]~39_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|StageOut[165]~33_combout\ & ( \inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ ) ) # ( 
-- !\inst10|Mod2|auto_generated|divider|divider|StageOut[165]~33_combout\ & ( \inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ( \inst10|Mod2|auto_generated|divider|divider|StageOut[165]~38_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[165]~38_combout\,
	datae => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[165]~33_combout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[180]~39_combout\);

-- Location: LABCELL_X14_Y10_N3
\inst10|Mod2|auto_generated|divider|divider|StageOut[179]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[179]~48_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_5~25_sumout\ & ( ((!\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\) # 
-- (\inst10|Mod2|auto_generated|divider|divider|StageOut[164]~47_combout\)) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[164]~43_combout\) ) ) # ( !\inst10|Mod2|auto_generated|divider|divider|op_5~25_sumout\ & ( 
-- (\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|StageOut[164]~47_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[164]~43_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[164]~43_combout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[164]~47_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[179]~48_combout\);

-- Location: MLABCELL_X13_Y8_N30
\inst10|Mod2|auto_generated|divider|divider|StageOut[178]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[178]~50_combout\ = ( !\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ( \inst10|Mod2|auto_generated|divider|divider|op_5~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[178]~50_combout\);

-- Location: LABCELL_X10_Y10_N48
\inst10|Mod2|auto_generated|divider|divider|StageOut[178]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[178]~57_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|StageOut[163]~56_combout\ & ( \inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[163]~56_combout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[178]~57_combout\);

-- Location: LABCELL_X14_Y11_N33
\inst10|Mod2|auto_generated|divider|divider|StageOut[177]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[177]~14_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_5~9_sumout\ & ( (!\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\) # 
-- ((\inst10|Mod2|auto_generated|divider|divider|StageOut[162]~9_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[162]~13_combout\)) ) ) # ( !\inst10|Mod2|auto_generated|divider|divider|op_5~9_sumout\ & ( 
-- (\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|StageOut[162]~9_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[162]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[162]~13_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[162]~9_combout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[177]~14_combout\);

-- Location: LABCELL_X16_Y12_N15
\inst10|Mod2|auto_generated|divider|divider|StageOut[176]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[176]~16_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_5~13_sumout\ & ( !\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[176]~16_combout\);

-- Location: LABCELL_X14_Y11_N6
\inst10|Mod2|auto_generated|divider|divider|StageOut[176]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[176]~23_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|StageOut[161]~22_combout\ & ( \inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[161]~22_combout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[176]~23_combout\);

-- Location: MLABCELL_X13_Y9_N18
\inst10|Mod2|auto_generated|divider|divider|StageOut[175]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[175]~30_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_5~17_sumout\ & ( \inst10|Mod2|auto_generated|divider|divider|StageOut[160]~29_combout\ ) ) # ( 
-- !\inst10|Mod2|auto_generated|divider|divider|op_5~17_sumout\ & ( \inst10|Mod2|auto_generated|divider|divider|StageOut[160]~29_combout\ & ( \inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ ) ) ) # ( 
-- \inst10|Mod2|auto_generated|divider|divider|op_5~17_sumout\ & ( !\inst10|Mod2|auto_generated|divider|divider|StageOut[160]~29_combout\ & ( (!\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\) # 
-- (\inst10|Mod2|auto_generated|divider|divider|StageOut[160]~25_combout\) ) ) ) # ( !\inst10|Mod2|auto_generated|divider|divider|op_5~17_sumout\ & ( !\inst10|Mod2|auto_generated|divider|divider|StageOut[160]~29_combout\ & ( 
-- (\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & \inst10|Mod2|auto_generated|divider|divider|StageOut[160]~25_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111100001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[160]~25_combout\,
	datae => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[160]~29_combout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[175]~30_combout\);

-- Location: LABCELL_X14_Y11_N0
\inst10|Mod2|auto_generated|divider|divider|StageOut[174]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[174]~0_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_5~5_sumout\ & ( !\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[174]~0_combout\);

-- Location: LABCELL_X14_Y11_N3
\inst10|Mod2|auto_generated|divider|divider|StageOut[174]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[174]~7_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|StageOut[159]~6_combout\ & ( \inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[159]~6_combout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[174]~7_combout\);

-- Location: LABCELL_X16_Y12_N30
\inst10|Div1|auto_generated|divider|divider|op_11~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_11~34_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Div1|auto_generated|divider|divider|op_11~34_cout\);

-- Location: LABCELL_X16_Y12_N33
\inst10|Div1|auto_generated|divider|divider|op_11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_11~9_sumout\ = SUM(( (!\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|op_6~5_sumout\)))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[174]~7_combout\)) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[174]~0_combout\))) ) + ( VCC ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_11~34_cout\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_11~10\ = CARRY(( (!\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|op_6~5_sumout\)))) # (\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ 
-- & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[174]~7_combout\)) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[174]~0_combout\))) ) + ( VCC ) + ( \inst10|Div1|auto_generated|divider|divider|op_11~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[174]~0_combout\,
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[174]~7_combout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_11~34_cout\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_11~9_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_11~10\);

-- Location: LABCELL_X16_Y12_N36
\inst10|Div1|auto_generated|divider|divider|op_11~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_11~21_sumout\ = SUM(( VCC ) + ( (!\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_6~17_sumout\))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|StageOut[175]~30_combout\)) ) + ( \inst10|Div1|auto_generated|divider|divider|op_11~10\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_11~22\ = CARRY(( VCC ) + ( (!\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_6~17_sumout\))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|StageOut[175]~30_combout\)) ) + ( \inst10|Div1|auto_generated|divider|divider|op_11~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[175]~30_combout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_11~10\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_11~21_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_11~22\);

-- Location: LABCELL_X16_Y12_N39
\inst10|Div1|auto_generated|divider|divider|op_11~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_11~17_sumout\ = SUM(( (!\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|op_6~13_sumout\)) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[176]~23_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[176]~16_combout\)))) ) + ( GND ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_11~22\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_11~18\ = CARRY(( (!\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|op_6~13_sumout\)) # (\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\inst10|Mod2|auto_generated|divider|divider|StageOut[176]~23_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[176]~16_combout\)))) ) + ( GND ) + ( \inst10|Div1|auto_generated|divider|divider|op_11~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[176]~16_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[176]~23_combout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_11~22\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_11~17_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_11~18\);

-- Location: LABCELL_X16_Y12_N42
\inst10|Div1|auto_generated|divider|divider|op_11~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_11~13_sumout\ = SUM(( (!\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_6~9_sumout\))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|StageOut[177]~14_combout\)) ) + ( VCC ) + ( \inst10|Div1|auto_generated|divider|divider|op_11~18\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_11~14\ = CARRY(( (!\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_6~9_sumout\))) # (\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\inst10|Mod2|auto_generated|divider|divider|StageOut[177]~14_combout\)) ) + ( VCC ) + ( \inst10|Div1|auto_generated|divider|divider|op_11~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[177]~14_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_11~18\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_11~13_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_11~14\);

-- Location: LABCELL_X16_Y12_N45
\inst10|Div1|auto_generated|divider|divider|op_11~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_11~29_sumout\ = SUM(( (!\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|op_6~29_sumout\)))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[178]~57_combout\)) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[178]~50_combout\))) ) + ( VCC ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_11~14\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_11~30\ = CARRY(( (!\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|op_6~29_sumout\)))) # (\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ 
-- & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[178]~57_combout\)) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[178]~50_combout\))) ) + ( VCC ) + ( \inst10|Div1|auto_generated|divider|divider|op_11~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[178]~50_combout\,
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[178]~57_combout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_11~14\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_11~29_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_11~30\);

-- Location: LABCELL_X16_Y12_N48
\inst10|Div1|auto_generated|divider|divider|op_11~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_11~25_sumout\ = SUM(( GND ) + ( (!\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_6~25_sumout\))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|StageOut[179]~48_combout\)) ) + ( \inst10|Div1|auto_generated|divider|divider|op_11~30\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_11~26\ = CARRY(( GND ) + ( (!\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_6~25_sumout\))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|StageOut[179]~48_combout\)) ) + ( \inst10|Div1|auto_generated|divider|divider|op_11~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[179]~48_combout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_11~30\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_11~25_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_11~26\);

-- Location: LABCELL_X16_Y12_N51
\inst10|Div1|auto_generated|divider|divider|op_11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_11~5_sumout\ = SUM(( GND ) + ( (!\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|op_6~21_sumout\)))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[180]~39_combout\)) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[180]~32_combout\))) ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_11~26\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_11~6\ = CARRY(( GND ) + ( (!\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|op_6~21_sumout\)))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[180]~39_combout\)) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[180]~32_combout\))) ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_11~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[180]~32_combout\,
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[180]~39_combout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_11~26\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_11~5_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_11~6\);

-- Location: LABCELL_X16_Y12_N54
\inst10|Div1|auto_generated|divider|divider|op_11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_11~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Div1|auto_generated|divider|divider|op_11~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Div1|auto_generated|divider|divider|op_11~6\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_11~1_sumout\);

-- Location: LABCELL_X17_Y9_N36
\inst10|Mod2|auto_generated|divider|divider|StageOut[195]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[195]~41_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ( (\inst10|Mod2|auto_generated|divider|divider|StageOut[180]~32_combout\) # 
-- (\inst10|Mod2|auto_generated|divider|divider|StageOut[180]~39_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[180]~39_combout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[180]~32_combout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[195]~41_combout\);

-- Location: LABCELL_X17_Y10_N57
\inst10|Mod2|auto_generated|divider|divider|StageOut[194]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[194]~42_combout\ = ( !\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ( \inst10|Mod2|auto_generated|divider|divider|op_6~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[194]~42_combout\);

-- Location: MLABCELL_X13_Y9_N45
\inst10|Mod2|auto_generated|divider|divider|StageOut[194]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[194]~49_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|StageOut[179]~48_combout\ & ( \inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[179]~48_combout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[194]~49_combout\);

-- Location: LABCELL_X16_Y12_N27
\inst10|Div1|auto_generated|divider|divider|StageOut[52]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[52]~34_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_6~29_sumout\ & ( (\inst10|Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((!\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[178]~57_combout\)) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[178]~50_combout\))) ) ) # ( 
-- !\inst10|Mod2|auto_generated|divider|divider|op_6~29_sumout\ & ( (\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- ((\inst10|Mod2|auto_generated|divider|divider|StageOut[178]~57_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[178]~50_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010011000000000001001100000000110111110000000011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[178]~50_combout\,
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[178]~57_combout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[52]~34_combout\);

-- Location: LABCELL_X16_Y12_N12
\inst10|Div1|auto_generated|divider|divider|StageOut[52]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[52]~33_combout\ = (\inst10|Div1|auto_generated|divider|divider|op_11~29_sumout\ & !\inst10|Div1|auto_generated|divider|divider|op_11~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[52]~33_combout\);

-- Location: LABCELL_X16_Y12_N24
\inst10|Div1|auto_generated|divider|divider|StageOut[52]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[52]~35_combout\ = ( \inst10|Div1|auto_generated|divider|divider|StageOut[52]~33_combout\ ) # ( !\inst10|Div1|auto_generated|divider|divider|StageOut[52]~33_combout\ & ( 
-- \inst10|Div1|auto_generated|divider|divider|StageOut[52]~34_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[52]~34_combout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[52]~33_combout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[52]~35_combout\);

-- Location: LABCELL_X14_Y11_N27
\inst10|Mod2|auto_generated|divider|divider|StageOut[192]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[192]~8_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_6~9_sumout\ & ( !\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[192]~8_combout\);

-- Location: LABCELL_X14_Y11_N39
\inst10|Mod2|auto_generated|divider|divider|StageOut[192]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[192]~15_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ( \inst10|Mod2|auto_generated|divider|divider|StageOut[177]~14_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[177]~14_combout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[192]~15_combout\);

-- Location: LABCELL_X16_Y12_N21
\inst10|Div1|auto_generated|divider|divider|StageOut[50]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[50]~17_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_6~13_sumout\ & ( (\inst10|Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((!\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[176]~16_combout\)) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[176]~23_combout\))) ) ) # ( 
-- !\inst10|Mod2|auto_generated|divider|divider|op_6~13_sumout\ & ( (\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- ((\inst10|Mod2|auto_generated|divider|divider|StageOut[176]~16_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[176]~23_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000111000000000000011100000000111101110000000011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[176]~23_combout\,
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[176]~16_combout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[50]~17_combout\);

-- Location: LABCELL_X16_Y12_N9
\inst10|Div1|auto_generated|divider|divider|StageOut[50]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[50]~16_combout\ = ( \inst10|Div1|auto_generated|divider|divider|op_11~17_sumout\ & ( !\inst10|Div1|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[50]~16_combout\);

-- Location: LABCELL_X16_Y12_N18
\inst10|Div1|auto_generated|divider|divider|StageOut[50]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[50]~18_combout\ = ( \inst10|Div1|auto_generated|divider|divider|StageOut[50]~16_combout\ ) # ( !\inst10|Div1|auto_generated|divider|divider|StageOut[50]~16_combout\ & ( 
-- \inst10|Div1|auto_generated|divider|divider|StageOut[50]~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~17_combout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~16_combout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[50]~18_combout\);

-- Location: MLABCELL_X13_Y9_N36
\inst10|Mod2|auto_generated|divider|divider|StageOut[190]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[190]~24_combout\ = ( !\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ( \inst10|Mod2|auto_generated|divider|divider|op_6~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[190]~24_combout\);

-- Location: MLABCELL_X13_Y9_N27
\inst10|Mod2|auto_generated|divider|divider|StageOut[190]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[190]~31_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ( \inst10|Mod2|auto_generated|divider|divider|StageOut[175]~30_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[175]~30_combout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[190]~31_combout\);

-- Location: LABCELL_X16_Y12_N0
\inst10|Div1|auto_generated|divider|divider|StageOut[48]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[48]~3_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_6~5_sumout\ & ( \inst10|Div1|auto_generated|divider|divider|op_11~9_sumout\ & ( 
-- (((!\inst10|Div1|auto_generated|divider|divider|op_11~1_sumout\) # (!\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\)) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[174]~7_combout\)) # 
-- (\inst10|Mod2|auto_generated|divider|divider|StageOut[174]~0_combout\) ) ) ) # ( !\inst10|Mod2|auto_generated|divider|divider|op_6~5_sumout\ & ( \inst10|Div1|auto_generated|divider|divider|op_11~9_sumout\ & ( 
-- (!\inst10|Div1|auto_generated|divider|divider|op_11~1_sumout\) # ((\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|StageOut[174]~7_combout\) # 
-- (\inst10|Mod2|auto_generated|divider|divider|StageOut[174]~0_combout\)))) ) ) ) # ( \inst10|Mod2|auto_generated|divider|divider|op_6~5_sumout\ & ( !\inst10|Div1|auto_generated|divider|divider|op_11~9_sumout\ & ( 
-- (\inst10|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((!\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[174]~7_combout\)) # 
-- (\inst10|Mod2|auto_generated|divider|divider|StageOut[174]~0_combout\))) ) ) ) # ( !\inst10|Mod2|auto_generated|divider|divider|op_6~5_sumout\ & ( !\inst10|Div1|auto_generated|divider|divider|op_11~9_sumout\ & ( 
-- (\inst10|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|StageOut[174]~7_combout\) # 
-- (\inst10|Mod2|auto_generated|divider|divider|StageOut[174]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000111000011110000011111110000111101111111111111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[174]~0_combout\,
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[174]~7_combout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datae => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[48]~3_combout\);

-- Location: LABCELL_X17_Y9_N42
\inst10|Mod2|auto_generated|divider|divider|StageOut[173]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[173]~59_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_5~33_sumout\ & ( !\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[173]~59_combout\);

-- Location: LABCELL_X17_Y9_N9
\inst10|Mod2|auto_generated|divider|divider|StageOut[173]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[173]~65_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ( (\inst10|Mod2|auto_generated|divider|divider|StageOut[158]~64_combout\) # 
-- (\inst10|Mod2|auto_generated|divider|divider|StageOut[158]~60_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[158]~60_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[158]~64_combout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[173]~65_combout\);

-- Location: LABCELL_X16_Y11_N30
\inst10|Div1|auto_generated|divider|divider|op_12~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_12~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Div1|auto_generated|divider|divider|op_12~38_cout\);

-- Location: LABCELL_X16_Y11_N33
\inst10|Div1|auto_generated|divider|divider|op_12~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_12~33_sumout\ = SUM(( (!\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|op_6~33_sumout\)) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[173]~65_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[173]~59_combout\)))) ) + ( VCC ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_12~38_cout\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_12~34\ = CARRY(( (!\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|op_6~33_sumout\)) # (\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\inst10|Mod2|auto_generated|divider|divider|StageOut[173]~65_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[173]~59_combout\)))) ) + ( VCC ) + ( \inst10|Div1|auto_generated|divider|divider|op_12~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\,
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[173]~59_combout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[173]~65_combout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_12~38_cout\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_12~33_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_12~34\);

-- Location: LABCELL_X16_Y11_N36
\inst10|Div1|auto_generated|divider|divider|op_12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_12~9_sumout\ = SUM(( \inst10|Div1|auto_generated|divider|divider|StageOut[48]~3_combout\ ) + ( VCC ) + ( \inst10|Div1|auto_generated|divider|divider|op_12~34\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_12~10\ = CARRY(( \inst10|Div1|auto_generated|divider|divider|StageOut[48]~3_combout\ ) + ( VCC ) + ( \inst10|Div1|auto_generated|divider|divider|op_12~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[48]~3_combout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_12~34\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_12~9_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_12~10\);

-- Location: LABCELL_X16_Y11_N39
\inst10|Div1|auto_generated|divider|divider|op_12~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_12~21_sumout\ = SUM(( (!\inst10|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|op_11~21_sumout\)))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[190]~31_combout\)) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[190]~24_combout\))) ) + ( GND ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_12~10\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_12~22\ = CARRY(( (!\inst10|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|op_11~21_sumout\)))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[190]~31_combout\)) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[190]~24_combout\))) ) + ( GND ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_12~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[190]~24_combout\,
	datab => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[190]~31_combout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_12~10\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_12~21_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_12~22\);

-- Location: LABCELL_X16_Y11_N42
\inst10|Div1|auto_generated|divider|divider|op_12~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_12~17_sumout\ = SUM(( \inst10|Div1|auto_generated|divider|divider|StageOut[50]~18_combout\ ) + ( VCC ) + ( \inst10|Div1|auto_generated|divider|divider|op_12~22\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_12~18\ = CARRY(( \inst10|Div1|auto_generated|divider|divider|StageOut[50]~18_combout\ ) + ( VCC ) + ( \inst10|Div1|auto_generated|divider|divider|op_12~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~18_combout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_12~22\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_12~17_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_12~18\);

-- Location: LABCELL_X16_Y11_N45
\inst10|Div1|auto_generated|divider|divider|op_12~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_12~13_sumout\ = SUM(( (!\inst10|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|op_11~13_sumout\)))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[192]~15_combout\)) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[192]~8_combout\))) ) + ( VCC ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_12~18\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_12~14\ = CARRY(( (!\inst10|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|op_11~13_sumout\)))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[192]~15_combout\)) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[192]~8_combout\))) ) + ( VCC ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_12~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[192]~8_combout\,
	datab => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[192]~15_combout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_12~18\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_12~13_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_12~14\);

-- Location: LABCELL_X16_Y11_N48
\inst10|Div1|auto_generated|divider|divider|op_12~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_12~29_sumout\ = SUM(( \inst10|Div1|auto_generated|divider|divider|StageOut[52]~35_combout\ ) + ( GND ) + ( \inst10|Div1|auto_generated|divider|divider|op_12~14\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_12~30\ = CARRY(( \inst10|Div1|auto_generated|divider|divider|StageOut[52]~35_combout\ ) + ( GND ) + ( \inst10|Div1|auto_generated|divider|divider|op_12~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[52]~35_combout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_12~14\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_12~29_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_12~30\);

-- Location: LABCELL_X16_Y11_N51
\inst10|Div1|auto_generated|divider|divider|op_12~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_12~25_sumout\ = SUM(( (!\inst10|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|op_11~25_sumout\)) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[194]~49_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[194]~42_combout\)))) ) + ( GND ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_12~30\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_12~26\ = CARRY(( (!\inst10|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|op_11~25_sumout\)) # (\inst10|Div1|auto_generated|divider|divider|op_11~1_sumout\ 
-- & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[194]~49_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[194]~42_combout\)))) ) + ( GND ) + ( \inst10|Div1|auto_generated|divider|divider|op_12~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\,
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[194]~42_combout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[194]~49_combout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_12~30\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_12~25_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_12~26\);

-- Location: LABCELL_X16_Y11_N54
\inst10|Div1|auto_generated|divider|divider|op_12~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_12~6_cout\ = CARRY(( VCC ) + ( (!\inst10|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|op_11~5_sumout\)))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[195]~41_combout\)) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[195]~40_combout\))) ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_12~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[195]~40_combout\,
	datab => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[195]~41_combout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_12~26\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_12~6_cout\);

-- Location: LABCELL_X16_Y11_N57
\inst10|Div1|auto_generated|divider|divider|op_12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Div1|auto_generated|divider|divider|op_12~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Div1|auto_generated|divider|divider|op_12~6_cout\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\);

-- Location: LABCELL_X17_Y11_N54
\inst10|Div1|auto_generated|divider|divider|StageOut[61]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[61]~32_combout\ = ( \inst10|Div1|auto_generated|divider|divider|op_12~29_sumout\ & ( !\inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[61]~32_combout\);

-- Location: LABCELL_X16_Y12_N6
\inst10|Div1|auto_generated|divider|divider|StageOut[53]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[53]~30_combout\ = ( \inst10|Div1|auto_generated|divider|divider|op_11~25_sumout\ & ( !\inst10|Div1|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[53]~30_combout\);

-- Location: MLABCELL_X13_Y9_N48
\inst10|Div1|auto_generated|divider|divider|StageOut[53]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[53]~31_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|StageOut[194]~42_combout\ & ( \inst10|Div1|auto_generated|divider|divider|op_11~1_sumout\ ) ) # ( 
-- !\inst10|Mod2|auto_generated|divider|divider|StageOut[194]~42_combout\ & ( (\inst10|Div1|auto_generated|divider|divider|op_11~1_sumout\ & \inst10|Mod2|auto_generated|divider|divider|StageOut[194]~49_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[194]~49_combout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[194]~42_combout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[53]~31_combout\);

-- Location: LABCELL_X14_Y11_N9
\inst10|Div1|auto_generated|divider|divider|StageOut[51]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[51]~11_combout\ = ( \inst10|Div1|auto_generated|divider|divider|op_11~13_sumout\ & ( ((!\inst10|Div1|auto_generated|divider|divider|op_11~1_sumout\) # 
-- (\inst10|Mod2|auto_generated|divider|divider|StageOut[192]~15_combout\)) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[192]~8_combout\) ) ) # ( !\inst10|Div1|auto_generated|divider|divider|op_11~13_sumout\ & ( 
-- (\inst10|Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|StageOut[192]~15_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[192]~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[192]~8_combout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[192]~15_combout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[51]~11_combout\);

-- Location: MLABCELL_X13_Y9_N33
\inst10|Div1|auto_generated|divider|divider|StageOut[49]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[49]~25_combout\ = ( \inst10|Div1|auto_generated|divider|divider|op_11~1_sumout\ & ( (\inst10|Mod2|auto_generated|divider|divider|StageOut[190]~24_combout\) # 
-- (\inst10|Mod2|auto_generated|divider|divider|StageOut[190]~31_combout\) ) ) # ( !\inst10|Div1|auto_generated|divider|divider|op_11~1_sumout\ & ( \inst10|Div1|auto_generated|divider|divider|op_11~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[190]~31_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[190]~24_combout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[49]~25_combout\);

-- Location: LABCELL_X17_Y9_N24
\inst10|Mod2|auto_generated|divider|divider|StageOut[188]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[188]~58_combout\ = ( !\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ( \inst10|Mod2|auto_generated|divider|divider|op_6~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[188]~58_combout\);

-- Location: LABCELL_X17_Y9_N51
\inst10|Mod2|auto_generated|divider|divider|StageOut[188]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[188]~66_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ( (\inst10|Mod2|auto_generated|divider|divider|StageOut[173]~59_combout\) # 
-- (\inst10|Mod2|auto_generated|divider|divider|StageOut[173]~65_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[173]~65_combout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[173]~59_combout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[188]~66_combout\);

-- Location: LABCELL_X10_Y10_N3
\inst10|Mod2|auto_generated|divider|divider|StageOut[172]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[172]~68_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_5~37_sumout\ & ( !\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[172]~68_combout\);

-- Location: LABCELL_X10_Y10_N54
\inst10|Mod2|auto_generated|divider|divider|StageOut[172]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[172]~75_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|StageOut[157]~74_combout\ & ( \inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[157]~74_combout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[172]~75_combout\);

-- Location: LABCELL_X16_Y11_N0
\inst10|Div1|auto_generated|divider|divider|op_13~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_13~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Div1|auto_generated|divider|divider|op_13~38_cout\);

-- Location: LABCELL_X16_Y11_N3
\inst10|Div1|auto_generated|divider|divider|op_13~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_13~33_sumout\ = SUM(( (!\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|op_6~37_sumout\)))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[172]~75_combout\)) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[172]~68_combout\))) ) + ( VCC ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_13~38_cout\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_13~34\ = CARRY(( (!\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|op_6~37_sumout\)))) # (\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ 
-- & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[172]~75_combout\)) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[172]~68_combout\))) ) + ( VCC ) + ( \inst10|Div1|auto_generated|divider|divider|op_13~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[172]~68_combout\,
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[172]~75_combout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_13~38_cout\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_13~33_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_13~34\);

-- Location: LABCELL_X16_Y11_N6
\inst10|Div1|auto_generated|divider|divider|op_13~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_13~29_sumout\ = SUM(( (!\inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|op_12~33_sumout\)) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[188]~66_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[188]~58_combout\)))) ) + ( VCC ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_13~34\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_13~30\ = CARRY(( (!\inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|op_12~33_sumout\)) # (\inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\ 
-- & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[188]~66_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[188]~58_combout\)))) ) + ( VCC ) + ( \inst10|Div1|auto_generated|divider|divider|op_13~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\,
	datab => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[188]~58_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[188]~66_combout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_13~34\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_13~29_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_13~30\);

-- Location: LABCELL_X16_Y11_N9
\inst10|Div1|auto_generated|divider|divider|op_13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_13~9_sumout\ = SUM(( (!\inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst10|Div1|auto_generated|divider|divider|op_12~9_sumout\))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|StageOut[48]~3_combout\)) ) + ( GND ) + ( \inst10|Div1|auto_generated|divider|divider|op_13~30\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_13~10\ = CARRY(( (!\inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst10|Div1|auto_generated|divider|divider|op_12~9_sumout\))) # (\inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\ 
-- & (\inst10|Div1|auto_generated|divider|divider|StageOut[48]~3_combout\)) ) + ( GND ) + ( \inst10|Div1|auto_generated|divider|divider|op_13~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[48]~3_combout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_13~30\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_13~9_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_13~10\);

-- Location: LABCELL_X16_Y11_N12
\inst10|Div1|auto_generated|divider|divider|op_13~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_13~21_sumout\ = SUM(( (!\inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst10|Div1|auto_generated|divider|divider|op_12~21_sumout\))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|StageOut[49]~25_combout\)) ) + ( VCC ) + ( \inst10|Div1|auto_generated|divider|divider|op_13~10\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_13~22\ = CARRY(( (!\inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst10|Div1|auto_generated|divider|divider|op_12~21_sumout\))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|StageOut[49]~25_combout\)) ) + ( VCC ) + ( \inst10|Div1|auto_generated|divider|divider|op_13~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~25_combout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_13~10\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_13~21_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_13~22\);

-- Location: LABCELL_X16_Y11_N15
\inst10|Div1|auto_generated|divider|divider|op_13~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_13~17_sumout\ = SUM(( (!\inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|op_12~17_sumout\)) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|StageOut[50]~17_combout\) # (\inst10|Div1|auto_generated|divider|divider|StageOut[50]~16_combout\)))) ) + ( VCC ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_13~22\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_13~18\ = CARRY(( (!\inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|op_12~17_sumout\)) # (\inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\ 
-- & (((\inst10|Div1|auto_generated|divider|divider|StageOut[50]~17_combout\) # (\inst10|Div1|auto_generated|divider|divider|StageOut[50]~16_combout\)))) ) + ( VCC ) + ( \inst10|Div1|auto_generated|divider|divider|op_13~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	datab => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~16_combout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~17_combout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_13~22\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_13~17_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_13~18\);

-- Location: LABCELL_X16_Y11_N18
\inst10|Div1|auto_generated|divider|divider|op_13~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_13~13_sumout\ = SUM(( (!\inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst10|Div1|auto_generated|divider|divider|op_12~13_sumout\))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|StageOut[51]~11_combout\)) ) + ( GND ) + ( \inst10|Div1|auto_generated|divider|divider|op_13~18\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_13~14\ = CARRY(( (!\inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst10|Div1|auto_generated|divider|divider|op_12~13_sumout\))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|StageOut[51]~11_combout\)) ) + ( GND ) + ( \inst10|Div1|auto_generated|divider|divider|op_13~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~11_combout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_13~18\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_13~13_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_13~14\);

-- Location: LABCELL_X16_Y11_N21
\inst10|Div1|auto_generated|divider|divider|op_13~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_13~25_sumout\ = SUM(( (!\inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|op_12~29_sumout\)) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|StageOut[52]~34_combout\) # (\inst10|Div1|auto_generated|divider|divider|StageOut[52]~33_combout\)))) ) + ( GND ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_13~14\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_13~26\ = CARRY(( (!\inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|op_12~29_sumout\)) # (\inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\ 
-- & (((\inst10|Div1|auto_generated|divider|divider|StageOut[52]~34_combout\) # (\inst10|Div1|auto_generated|divider|divider|StageOut[52]~33_combout\)))) ) + ( GND ) + ( \inst10|Div1|auto_generated|divider|divider|op_13~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\,
	datab => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[52]~33_combout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[52]~34_combout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_13~14\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_13~25_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_13~26\);

-- Location: LABCELL_X16_Y11_N24
\inst10|Div1|auto_generated|divider|divider|op_13~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_13~6_cout\ = CARRY(( VCC ) + ( (!\inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|op_12~25_sumout\)) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|StageOut[53]~31_combout\) # (\inst10|Div1|auto_generated|divider|divider|StageOut[53]~30_combout\)))) ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_13~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	datab => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[53]~30_combout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[53]~31_combout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_13~26\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_13~6_cout\);

-- Location: LABCELL_X16_Y11_N27
\inst10|Div1|auto_generated|divider|divider|op_13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Div1|auto_generated|divider|divider|op_13~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Div1|auto_generated|divider|divider|op_13~6_cout\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\);

-- Location: LABCELL_X17_Y11_N45
\inst10|Div1|auto_generated|divider|divider|StageOut[61]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[61]~36_combout\ = ( \inst10|Div1|auto_generated|divider|divider|StageOut[52]~35_combout\ & ( \inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[52]~35_combout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[61]~36_combout\);

-- Location: LABCELL_X17_Y11_N9
\inst10|Div1|auto_generated|divider|divider|StageOut[60]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[60]~10_combout\ = ( \inst10|Div1|auto_generated|divider|divider|op_12~13_sumout\ & ( !\inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[60]~10_combout\);

-- Location: MLABCELL_X13_Y9_N3
\inst10|Div1|auto_generated|divider|divider|StageOut[60]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[60]~12_combout\ = ( \inst10|Div1|auto_generated|divider|divider|StageOut[51]~11_combout\ & ( \inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~11_combout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[60]~12_combout\);

-- Location: LABCELL_X17_Y11_N42
\inst10|Div1|auto_generated|divider|divider|StageOut[59]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[59]~19_combout\ = (!\inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst10|Div1|auto_generated|divider|divider|op_12~17_sumout\))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|StageOut[50]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~18_combout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[59]~19_combout\);

-- Location: LABCELL_X17_Y9_N27
\inst10|Div1|auto_generated|divider|divider|StageOut[58]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[58]~24_combout\ = ( \inst10|Div1|auto_generated|divider|divider|op_12~21_sumout\ & ( !\inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[58]~24_combout\);

-- Location: MLABCELL_X13_Y9_N6
\inst10|Div1|auto_generated|divider|divider|StageOut[58]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[58]~26_combout\ = ( \inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\ & ( \inst10|Div1|auto_generated|divider|divider|StageOut[49]~25_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~25_combout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[58]~26_combout\);

-- Location: LABCELL_X17_Y9_N6
\inst10|Div1|auto_generated|divider|divider|StageOut[57]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[57]~4_combout\ = (!\inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst10|Div1|auto_generated|divider|divider|op_12~9_sumout\))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|StageOut[48]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[48]~3_combout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[57]~4_combout\);

-- Location: LABCELL_X17_Y9_N54
\inst10|Div1|auto_generated|divider|divider|StageOut[56]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[56]~39_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|StageOut[188]~66_combout\ & ( (\inst10|Div1|auto_generated|divider|divider|op_12~33_sumout\) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\) ) ) # ( !\inst10|Mod2|auto_generated|divider|divider|StageOut[188]~66_combout\ & ( (!\inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- ((\inst10|Div1|auto_generated|divider|divider|op_12~33_sumout\))) # (\inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|StageOut[188]~58_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[188]~58_combout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[188]~66_combout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[56]~39_combout\);

-- Location: LABCELL_X14_Y9_N30
\inst10|Mod2|auto_generated|divider|divider|StageOut[187]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[187]~67_combout\ = ( !\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ( \inst10|Mod2|auto_generated|divider|divider|op_6~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[187]~67_combout\);

-- Location: LABCELL_X10_Y10_N42
\inst10|Mod2|auto_generated|divider|divider|StageOut[187]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[187]~76_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ( (\inst10|Mod2|auto_generated|divider|divider|StageOut[172]~75_combout\) # 
-- (\inst10|Mod2|auto_generated|divider|divider|StageOut[172]~68_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[172]~68_combout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[172]~75_combout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[187]~76_combout\);

-- Location: MLABCELL_X13_Y9_N30
\inst10|Mod2|auto_generated|divider|divider|StageOut[171]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[171]~78_combout\ = ( !\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ( \inst10|Mod2|auto_generated|divider|divider|op_5~41_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[171]~78_combout\);

-- Location: MLABCELL_X13_Y9_N51
\inst10|Mod2|auto_generated|divider|divider|StageOut[171]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[171]~83_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ( (\inst10|Mod2|auto_generated|divider|divider|StageOut[156]~79_combout\) # 
-- (\inst10|Mod2|auto_generated|divider|divider|StageOut[156]~82_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[156]~82_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[156]~79_combout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[171]~83_combout\);

-- Location: LABCELL_X17_Y11_N12
\inst10|Div1|auto_generated|divider|divider|op_14~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_14~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Div1|auto_generated|divider|divider|op_14~38_cout\);

-- Location: LABCELL_X17_Y11_N15
\inst10|Div1|auto_generated|divider|divider|op_14~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_14~33_sumout\ = SUM(( (!\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|op_6~41_sumout\)))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[171]~83_combout\)) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[171]~78_combout\))) ) + ( VCC ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_14~38_cout\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_14~34\ = CARRY(( (!\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|op_6~41_sumout\)))) # (\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ 
-- & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[171]~83_combout\)) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[171]~78_combout\))) ) + ( VCC ) + ( \inst10|Div1|auto_generated|divider|divider|op_14~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[171]~78_combout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[171]~83_combout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_14~38_cout\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_14~33_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_14~34\);

-- Location: LABCELL_X17_Y11_N18
\inst10|Div1|auto_generated|divider|divider|op_14~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_14~29_sumout\ = SUM(( (!\inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|op_13~33_sumout\)) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[187]~76_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[187]~67_combout\)))) ) + ( VCC ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_14~34\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_14~30\ = CARRY(( (!\inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|op_13~33_sumout\)) # (\inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\ 
-- & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[187]~76_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[187]~67_combout\)))) ) + ( VCC ) + ( \inst10|Div1|auto_generated|divider|divider|op_14~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[187]~67_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[187]~76_combout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_14~34\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_14~29_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_14~30\);

-- Location: LABCELL_X17_Y11_N21
\inst10|Div1|auto_generated|divider|divider|op_14~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_14~25_sumout\ = SUM(( (!\inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst10|Div1|auto_generated|divider|divider|op_13~29_sumout\))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|StageOut[56]~39_combout\)) ) + ( GND ) + ( \inst10|Div1|auto_generated|divider|divider|op_14~30\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_14~26\ = CARRY(( (!\inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst10|Div1|auto_generated|divider|divider|op_13~29_sumout\))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|StageOut[56]~39_combout\)) ) + ( GND ) + ( \inst10|Div1|auto_generated|divider|divider|op_14~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[56]~39_combout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_14~30\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_14~25_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_14~26\);

-- Location: LABCELL_X17_Y11_N24
\inst10|Div1|auto_generated|divider|divider|op_14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_14~9_sumout\ = SUM(( (!\inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst10|Div1|auto_generated|divider|divider|op_13~9_sumout\))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|StageOut[57]~4_combout\)) ) + ( VCC ) + ( \inst10|Div1|auto_generated|divider|divider|op_14~26\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_14~10\ = CARRY(( (!\inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst10|Div1|auto_generated|divider|divider|op_13~9_sumout\))) # (\inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\ 
-- & (\inst10|Div1|auto_generated|divider|divider|StageOut[57]~4_combout\)) ) + ( VCC ) + ( \inst10|Div1|auto_generated|divider|divider|op_14~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~4_combout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_14~26\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_14~9_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_14~10\);

-- Location: LABCELL_X17_Y11_N27
\inst10|Div1|auto_generated|divider|divider|op_14~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_14~21_sumout\ = SUM(( (!\inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|op_13~21_sumout\)))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|StageOut[58]~26_combout\)) # (\inst10|Div1|auto_generated|divider|divider|StageOut[58]~24_combout\))) ) + ( VCC ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_14~10\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_14~22\ = CARRY(( (!\inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|op_13~21_sumout\)))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|StageOut[58]~26_combout\)) # (\inst10|Div1|auto_generated|divider|divider|StageOut[58]~24_combout\))) ) + ( VCC ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_14~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~24_combout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~26_combout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_14~10\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_14~21_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_14~22\);

-- Location: LABCELL_X17_Y11_N30
\inst10|Div1|auto_generated|divider|divider|op_14~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_14~17_sumout\ = SUM(( GND ) + ( (!\inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst10|Div1|auto_generated|divider|divider|op_13~17_sumout\))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|StageOut[59]~19_combout\)) ) + ( \inst10|Div1|auto_generated|divider|divider|op_14~22\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_14~18\ = CARRY(( GND ) + ( (!\inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst10|Div1|auto_generated|divider|divider|op_13~17_sumout\))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|StageOut[59]~19_combout\)) ) + ( \inst10|Div1|auto_generated|divider|divider|op_14~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[59]~19_combout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_14~22\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_14~17_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_14~18\);

-- Location: LABCELL_X17_Y11_N33
\inst10|Div1|auto_generated|divider|divider|op_14~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_14~13_sumout\ = SUM(( GND ) + ( (!\inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|op_13~13_sumout\)) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|StageOut[60]~12_combout\) # (\inst10|Div1|auto_generated|divider|divider|StageOut[60]~10_combout\)))) ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_14~18\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_14~14\ = CARRY(( GND ) + ( (!\inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|op_13~13_sumout\)) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|StageOut[60]~12_combout\) # (\inst10|Div1|auto_generated|divider|divider|StageOut[60]~10_combout\)))) ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_14~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[60]~10_combout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[60]~12_combout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_14~18\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_14~13_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_14~14\);

-- Location: LABCELL_X17_Y11_N36
\inst10|Div1|auto_generated|divider|divider|op_14~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_14~6_cout\ = CARRY(( (!\inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|op_13~25_sumout\)))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|StageOut[61]~36_combout\)) # (\inst10|Div1|auto_generated|divider|divider|StageOut[61]~32_combout\))) ) + ( VCC ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_14~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[61]~32_combout\,
	datab => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[61]~36_combout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_14~14\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_14~6_cout\);

-- Location: LABCELL_X17_Y11_N39
\inst10|Div1|auto_generated|divider|divider|op_14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Div1|auto_generated|divider|divider|op_14~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Div1|auto_generated|divider|divider|op_14~6_cout\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\);

-- Location: LABCELL_X16_Y9_N6
\inst10|Div1|auto_generated|divider|divider|StageOut[68]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[68]~15_combout\ = ( !\inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\ & ( \inst10|Div1|auto_generated|divider|divider|op_13~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[68]~15_combout\);

-- Location: LABCELL_X17_Y11_N0
\inst10|Div1|auto_generated|divider|divider|StageOut[68]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[68]~20_combout\ = ( \inst10|Div1|auto_generated|divider|divider|StageOut[59]~19_combout\ & ( \inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[59]~19_combout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[68]~20_combout\);

-- Location: LABCELL_X16_Y9_N15
\inst10|Div1|auto_generated|divider|divider|StageOut[67]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[67]~27_combout\ = ( \inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\ & ( (\inst10|Div1|auto_generated|divider|divider|StageOut[58]~24_combout\) # 
-- (\inst10|Div1|auto_generated|divider|divider|StageOut[58]~26_combout\) ) ) # ( !\inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\ & ( \inst10|Div1|auto_generated|divider|divider|op_13~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~26_combout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~24_combout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[67]~27_combout\);

-- Location: LABCELL_X17_Y9_N0
\inst10|Div1|auto_generated|divider|divider|StageOut[66]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[66]~2_combout\ = ( \inst10|Div1|auto_generated|divider|divider|op_13~9_sumout\ & ( !\inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[66]~2_combout\);

-- Location: LABCELL_X17_Y9_N15
\inst10|Div1|auto_generated|divider|divider|StageOut[66]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[66]~5_combout\ = ( \inst10|Div1|auto_generated|divider|divider|StageOut[57]~4_combout\ & ( \inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~4_combout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[66]~5_combout\);

-- Location: LABCELL_X17_Y9_N45
\inst10|Div1|auto_generated|divider|divider|StageOut[65]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[65]~40_combout\ = ( \inst10|Div1|auto_generated|divider|divider|op_13~29_sumout\ & ( (!\inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\) # 
-- (\inst10|Div1|auto_generated|divider|divider|StageOut[56]~39_combout\) ) ) # ( !\inst10|Div1|auto_generated|divider|divider|op_13~29_sumout\ & ( (\inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\ & 
-- \inst10|Div1|auto_generated|divider|divider|StageOut[56]~39_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[56]~39_combout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[65]~40_combout\);

-- Location: LABCELL_X16_Y9_N0
\inst10|Div1|auto_generated|divider|divider|StageOut[64]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[64]~45_combout\ = ( \inst10|Div1|auto_generated|divider|divider|op_13~33_sumout\ & ( (!\inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\) # 
-- ((\inst10|Mod2|auto_generated|divider|divider|StageOut[187]~76_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[187]~67_combout\)) ) ) # ( !\inst10|Div1|auto_generated|divider|divider|op_13~33_sumout\ & ( 
-- (\inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|StageOut[187]~76_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[187]~67_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[187]~67_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[187]~76_combout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[64]~45_combout\);

-- Location: LABCELL_X16_Y7_N54
\inst10|Mod2|auto_generated|divider|divider|StageOut[186]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[186]~77_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_6~41_sumout\ & ( !\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[186]~77_combout\);

-- Location: MLABCELL_X13_Y9_N9
\inst10|Mod2|auto_generated|divider|divider|StageOut[186]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[186]~84_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ( (\inst10|Mod2|auto_generated|divider|divider|StageOut[171]~78_combout\) # 
-- (\inst10|Mod2|auto_generated|divider|divider|StageOut[171]~83_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[171]~83_combout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[171]~78_combout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[186]~84_combout\);

-- Location: LABCELL_X10_Y10_N21
\inst10|Mod2|auto_generated|divider|divider|StageOut[170]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[170]~86_combout\ = (\inst10|Mod2|auto_generated|divider|divider|op_5~45_sumout\ & !\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[170]~86_combout\);

-- Location: LABCELL_X10_Y10_N24
\inst10|Mod2|auto_generated|divider|divider|StageOut[170]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[170]~89_combout\ = (\inst10|Mod2|auto_generated|divider|divider|StageOut[155]~88_combout\ & \inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[155]~88_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[170]~89_combout\);

-- Location: LABCELL_X16_Y9_N18
\inst10|Div1|auto_generated|divider|divider|op_3~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_3~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Div1|auto_generated|divider|divider|op_3~38_cout\);

-- Location: LABCELL_X16_Y9_N21
\inst10|Div1|auto_generated|divider|divider|op_3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_3~33_sumout\ = SUM(( (!\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|op_6~45_sumout\)))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[170]~89_combout\)) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[170]~86_combout\))) ) + ( VCC ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_3~38_cout\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_3~34\ = CARRY(( (!\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|op_6~45_sumout\)))) # (\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ 
-- & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[170]~89_combout\)) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[170]~86_combout\))) ) + ( VCC ) + ( \inst10|Div1|auto_generated|divider|divider|op_3~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[170]~86_combout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~45_sumout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[170]~89_combout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_3~38_cout\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_3~33_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_3~34\);

-- Location: LABCELL_X16_Y9_N24
\inst10|Div1|auto_generated|divider|divider|op_3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_3~29_sumout\ = SUM(( (!\inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|op_14~33_sumout\)))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[186]~84_combout\)) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[186]~77_combout\))) ) + ( VCC ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_3~34\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_3~30\ = CARRY(( (!\inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|op_14~33_sumout\)))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[186]~84_combout\)) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[186]~77_combout\))) ) + ( VCC ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[186]~77_combout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[186]~84_combout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_3~34\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_3~29_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_3~30\);

-- Location: LABCELL_X16_Y9_N27
\inst10|Div1|auto_generated|divider|divider|op_3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_3~25_sumout\ = SUM(( (!\inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Div1|auto_generated|divider|divider|op_14~29_sumout\))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|StageOut[64]~45_combout\)) ) + ( GND ) + ( \inst10|Div1|auto_generated|divider|divider|op_3~30\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_3~26\ = CARRY(( (!\inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Div1|auto_generated|divider|divider|op_14~29_sumout\))) # (\inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ 
-- & (\inst10|Div1|auto_generated|divider|divider|StageOut[64]~45_combout\)) ) + ( GND ) + ( \inst10|Div1|auto_generated|divider|divider|op_3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[64]~45_combout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_3~30\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_3~25_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_3~26\);

-- Location: LABCELL_X16_Y9_N30
\inst10|Div1|auto_generated|divider|divider|op_3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_3~21_sumout\ = SUM(( (!\inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Div1|auto_generated|divider|divider|op_14~25_sumout\))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|StageOut[65]~40_combout\)) ) + ( VCC ) + ( \inst10|Div1|auto_generated|divider|divider|op_3~26\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_3~22\ = CARRY(( (!\inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Div1|auto_generated|divider|divider|op_14~25_sumout\))) # (\inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ 
-- & (\inst10|Div1|auto_generated|divider|divider|StageOut[65]~40_combout\)) ) + ( VCC ) + ( \inst10|Div1|auto_generated|divider|divider|op_3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[65]~40_combout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_3~26\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_3~21_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_3~22\);

-- Location: LABCELL_X16_Y9_N33
\inst10|Div1|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( (!\inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|op_14~9_sumout\)))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|StageOut[66]~5_combout\)) # (\inst10|Div1|auto_generated|divider|divider|StageOut[66]~2_combout\))) ) + ( VCC ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_3~22\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_3~10\ = CARRY(( (!\inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|op_14~9_sumout\)))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|StageOut[66]~5_combout\)) # (\inst10|Div1|auto_generated|divider|divider|StageOut[66]~2_combout\))) ) + ( VCC ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[66]~2_combout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[66]~5_combout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_3~22\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_3~10\);

-- Location: LABCELL_X16_Y9_N36
\inst10|Div1|auto_generated|divider|divider|op_3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_3~17_sumout\ = SUM(( GND ) + ( (!\inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Div1|auto_generated|divider|divider|op_14~21_sumout\))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|StageOut[67]~27_combout\)) ) + ( \inst10|Div1|auto_generated|divider|divider|op_3~10\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_3~18\ = CARRY(( GND ) + ( (!\inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Div1|auto_generated|divider|divider|op_14~21_sumout\))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|StageOut[67]~27_combout\)) ) + ( \inst10|Div1|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[67]~27_combout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_3~10\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_3~17_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_3~18\);

-- Location: LABCELL_X16_Y9_N39
\inst10|Div1|auto_generated|divider|divider|op_3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_3~13_sumout\ = SUM(( (!\inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|op_14~17_sumout\)))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|StageOut[68]~20_combout\)) # (\inst10|Div1|auto_generated|divider|divider|StageOut[68]~15_combout\))) ) + ( GND ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_3~18\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_3~14\ = CARRY(( (!\inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|op_14~17_sumout\)))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|StageOut[68]~20_combout\)) # (\inst10|Div1|auto_generated|divider|divider|StageOut[68]~15_combout\))) ) + ( GND ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[68]~15_combout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[68]~20_combout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_3~18\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_3~13_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_3~14\);

-- Location: LABCELL_X17_Y11_N3
\inst10|Div1|auto_generated|divider|divider|StageOut[69]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[69]~9_combout\ = ( \inst10|Div1|auto_generated|divider|divider|op_13~13_sumout\ & ( !\inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[69]~9_combout\);

-- Location: LABCELL_X16_Y9_N3
\inst10|Div1|auto_generated|divider|divider|StageOut[69]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[69]~13_combout\ = ( \inst10|Div1|auto_generated|divider|divider|StageOut[60]~10_combout\ & ( \inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\ ) ) # ( 
-- !\inst10|Div1|auto_generated|divider|divider|StageOut[60]~10_combout\ & ( (\inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\ & \inst10|Div1|auto_generated|divider|divider|StageOut[60]~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[60]~12_combout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[60]~10_combout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[69]~13_combout\);

-- Location: LABCELL_X16_Y9_N42
\inst10|Div1|auto_generated|divider|divider|op_3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_3~6_cout\ = CARRY(( (!\inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|op_14~13_sumout\)))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|StageOut[69]~13_combout\)) # (\inst10|Div1|auto_generated|divider|divider|StageOut[69]~9_combout\))) ) + ( VCC ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[69]~9_combout\,
	datab => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[69]~13_combout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_3~14\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_3~6_cout\);

-- Location: LABCELL_X16_Y9_N45
\inst10|Div1|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Div1|auto_generated|divider|divider|op_3~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Div1|auto_generated|divider|divider|op_3~6_cout\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: LABCELL_X17_Y11_N6
\inst10|Div1|auto_generated|divider|divider|StageOut[77]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[77]~14_combout\ = ( !\inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ( \inst10|Div1|auto_generated|divider|divider|op_14~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[77]~14_combout\);

-- Location: LABCELL_X16_Y7_N30
\inst10|Div1|auto_generated|divider|divider|StageOut[77]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[77]~21_combout\ = ( \inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ( (\inst10|Div1|auto_generated|divider|divider|StageOut[68]~20_combout\) # 
-- (\inst10|Div1|auto_generated|divider|divider|StageOut[68]~15_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[68]~15_combout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[68]~20_combout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[77]~21_combout\);

-- Location: LABCELL_X17_Y11_N51
\inst10|Div1|auto_generated|divider|divider|StageOut[76]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[76]~23_combout\ = ( !\inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ( \inst10|Div1|auto_generated|divider|divider|op_14~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[76]~23_combout\);

-- Location: LABCELL_X16_Y9_N51
\inst10|Div1|auto_generated|divider|divider|StageOut[76]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[76]~28_combout\ = ( \inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ( \inst10|Div1|auto_generated|divider|divider|StageOut[67]~27_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[67]~27_combout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[76]~28_combout\);

-- Location: LABCELL_X17_Y9_N18
\inst10|Div1|auto_generated|divider|divider|StageOut[75]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[75]~6_combout\ = ( \inst10|Div1|auto_generated|divider|divider|op_14~9_sumout\ & ( ((!\inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\) # 
-- (\inst10|Div1|auto_generated|divider|divider|StageOut[66]~2_combout\)) # (\inst10|Div1|auto_generated|divider|divider|StageOut[66]~5_combout\) ) ) # ( !\inst10|Div1|auto_generated|divider|divider|op_14~9_sumout\ & ( 
-- (\inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Div1|auto_generated|divider|divider|StageOut[66]~2_combout\) # (\inst10|Div1|auto_generated|divider|divider|StageOut[66]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001111000000110000111111110011111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[66]~5_combout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[66]~2_combout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[75]~6_combout\);

-- Location: LABCELL_X17_Y11_N48
\inst10|Div1|auto_generated|divider|divider|StageOut[74]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[74]~38_combout\ = ( !\inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ( \inst10|Div1|auto_generated|divider|divider|op_14~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[74]~38_combout\);

-- Location: LABCELL_X16_Y7_N42
\inst10|Div1|auto_generated|divider|divider|StageOut[74]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[74]~41_combout\ = ( \inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ( \inst10|Div1|auto_generated|divider|divider|StageOut[65]~40_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[65]~40_combout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[74]~41_combout\);

-- Location: LABCELL_X16_Y9_N54
\inst10|Div1|auto_generated|divider|divider|StageOut[73]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[73]~46_combout\ = ( \inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ( \inst10|Div1|auto_generated|divider|divider|StageOut[64]~45_combout\ ) ) # ( 
-- !\inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ( \inst10|Div1|auto_generated|divider|divider|op_14~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[64]~45_combout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[73]~46_combout\);

-- Location: LABCELL_X17_Y11_N57
\inst10|Div1|auto_generated|divider|divider|StageOut[72]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[72]~50_combout\ = ( \inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ( (\inst10|Mod2|auto_generated|divider|divider|StageOut[186]~84_combout\) # 
-- (\inst10|Mod2|auto_generated|divider|divider|StageOut[186]~77_combout\) ) ) # ( !\inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ( \inst10|Div1|auto_generated|divider|divider|op_14~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[186]~77_combout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[186]~84_combout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[72]~50_combout\);

-- Location: LABCELL_X17_Y7_N0
\inst10|Mod2|auto_generated|divider|divider|StageOut[185]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[185]~85_combout\ = ( !\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ( \inst10|Mod2|auto_generated|divider|divider|op_6~45_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~45_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[185]~85_combout\);

-- Location: LABCELL_X10_Y10_N12
\inst10|Mod2|auto_generated|divider|divider|StageOut[185]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[185]~90_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ( (\inst10|Mod2|auto_generated|divider|divider|StageOut[170]~86_combout\) # 
-- (\inst10|Mod2|auto_generated|divider|divider|StageOut[170]~89_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[170]~89_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[170]~86_combout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[185]~90_combout\);

-- Location: MLABCELL_X13_Y9_N12
\inst10|Mod2|auto_generated|divider|divider|StageOut[169]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[169]~92_combout\ = ( !\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ( \inst10|Mod2|auto_generated|divider|divider|op_5~49_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~49_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[169]~92_combout\);

-- Location: MLABCELL_X18_Y12_N3
\inst10|Mod2|auto_generated|divider|divider|StageOut[169]~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[169]~94_combout\ = (\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & \inst10|Mod2|auto_generated|divider|divider|StageOut[154]~93_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[154]~93_combout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[169]~94_combout\);

-- Location: LABCELL_X16_Y7_N0
\inst10|Div1|auto_generated|divider|divider|op_4~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_4~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Div1|auto_generated|divider|divider|op_4~38_cout\);

-- Location: LABCELL_X16_Y7_N3
\inst10|Div1|auto_generated|divider|divider|op_4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_4~33_sumout\ = SUM(( (!\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|op_6~49_sumout\)))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[169]~94_combout\)) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[169]~92_combout\))) ) + ( VCC ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_4~38_cout\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_4~34\ = CARRY(( (!\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|op_6~49_sumout\)))) # (\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ 
-- & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[169]~94_combout\)) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[169]~92_combout\))) ) + ( VCC ) + ( \inst10|Div1|auto_generated|divider|divider|op_4~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[169]~92_combout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~49_sumout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[169]~94_combout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_4~38_cout\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_4~33_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_4~34\);

-- Location: LABCELL_X16_Y7_N6
\inst10|Div1|auto_generated|divider|divider|op_4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_4~29_sumout\ = SUM(( VCC ) + ( (!\inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|op_3~33_sumout\)) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[185]~90_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[185]~85_combout\)))) ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_4~34\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_4~30\ = CARRY(( VCC ) + ( (!\inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|op_3~33_sumout\)) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[185]~90_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[185]~85_combout\)))) ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	datab => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[185]~85_combout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[185]~90_combout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_4~34\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_4~29_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_4~30\);

-- Location: LABCELL_X16_Y7_N9
\inst10|Div1|auto_generated|divider|divider|op_4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_4~25_sumout\ = SUM(( GND ) + ( (!\inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Div1|auto_generated|divider|divider|op_3~29_sumout\))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|StageOut[72]~50_combout\)) ) + ( \inst10|Div1|auto_generated|divider|divider|op_4~30\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_4~26\ = CARRY(( GND ) + ( (!\inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Div1|auto_generated|divider|divider|op_3~29_sumout\))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|StageOut[72]~50_combout\)) ) + ( \inst10|Div1|auto_generated|divider|divider|op_4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[72]~50_combout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_4~30\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_4~25_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_4~26\);

-- Location: LABCELL_X16_Y7_N12
\inst10|Div1|auto_generated|divider|divider|op_4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_4~21_sumout\ = SUM(( (!\inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Div1|auto_generated|divider|divider|op_3~25_sumout\))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|StageOut[73]~46_combout\)) ) + ( VCC ) + ( \inst10|Div1|auto_generated|divider|divider|op_4~26\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_4~22\ = CARRY(( (!\inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Div1|auto_generated|divider|divider|op_3~25_sumout\))) # (\inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst10|Div1|auto_generated|divider|divider|StageOut[73]~46_combout\)) ) + ( VCC ) + ( \inst10|Div1|auto_generated|divider|divider|op_4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[73]~46_combout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_4~26\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_4~21_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_4~22\);

-- Location: LABCELL_X16_Y7_N15
\inst10|Div1|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( VCC ) + ( (!\inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|op_3~21_sumout\)) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|StageOut[74]~41_combout\) # (\inst10|Div1|auto_generated|divider|divider|StageOut[74]~38_combout\)))) ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_4~22\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_4~18\ = CARRY(( VCC ) + ( (!\inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|op_3~21_sumout\)) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|StageOut[74]~41_combout\) # (\inst10|Div1|auto_generated|divider|divider|StageOut[74]~38_combout\)))) ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	datab => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[74]~38_combout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[74]~41_combout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_4~22\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_4~18\);

-- Location: LABCELL_X16_Y7_N18
\inst10|Div1|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( (!\inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Div1|auto_generated|divider|divider|op_3~9_sumout\))) # (\inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\ 
-- & (\inst10|Div1|auto_generated|divider|divider|StageOut[75]~6_combout\)) ) + ( GND ) + ( \inst10|Div1|auto_generated|divider|divider|op_4~18\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_4~10\ = CARRY(( (!\inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Div1|auto_generated|divider|divider|op_3~9_sumout\))) # (\inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst10|Div1|auto_generated|divider|divider|StageOut[75]~6_combout\)) ) + ( GND ) + ( \inst10|Div1|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[75]~6_combout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_4~18\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_4~10\);

-- Location: LABCELL_X16_Y7_N21
\inst10|Div1|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( GND ) + ( (!\inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|op_3~17_sumout\)) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|StageOut[76]~28_combout\) # (\inst10|Div1|auto_generated|divider|divider|StageOut[76]~23_combout\)))) ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_4~10\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_4~14\ = CARRY(( GND ) + ( (!\inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|op_3~17_sumout\)) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|StageOut[76]~28_combout\) # (\inst10|Div1|auto_generated|divider|divider|StageOut[76]~23_combout\)))) ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[76]~23_combout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[76]~28_combout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_4~10\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_4~14\);

-- Location: LABCELL_X16_Y7_N24
\inst10|Div1|auto_generated|divider|divider|op_4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_4~6_cout\ = CARRY(( VCC ) + ( (!\inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|op_3~13_sumout\)) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|StageOut[77]~21_combout\) # (\inst10|Div1|auto_generated|divider|divider|StageOut[77]~14_combout\)))) ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	datab => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[77]~14_combout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[77]~21_combout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_4~14\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_4~6_cout\);

-- Location: LABCELL_X16_Y7_N27
\inst10|Div1|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Div1|auto_generated|divider|divider|op_4~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Div1|auto_generated|divider|divider|op_4~6_cout\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: LABCELL_X17_Y7_N15
\inst10|Div1|auto_generated|divider|divider|StageOut[85]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[85]~22_combout\ = ( \inst10|Div1|auto_generated|divider|divider|op_3~17_sumout\ & ( !\inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[85]~22_combout\);

-- Location: LABCELL_X17_Y7_N54
\inst10|Div1|auto_generated|divider|divider|StageOut[85]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[85]~29_combout\ = ( \inst10|Div1|auto_generated|divider|divider|StageOut[76]~23_combout\ & ( \inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\ ) ) # ( 
-- !\inst10|Div1|auto_generated|divider|divider|StageOut[76]~23_combout\ & ( (\inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\ & \inst10|Div1|auto_generated|divider|divider|StageOut[76]~28_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[76]~28_combout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[76]~23_combout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[85]~29_combout\);

-- Location: LABCELL_X17_Y7_N9
\inst10|Div1|auto_generated|divider|divider|StageOut[84]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[84]~1_combout\ = ( \inst10|Div1|auto_generated|divider|divider|op_3~9_sumout\ & ( !\inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[84]~1_combout\);

-- Location: LABCELL_X17_Y7_N12
\inst10|Div1|auto_generated|divider|divider|StageOut[84]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[84]~7_combout\ = ( \inst10|Div1|auto_generated|divider|divider|StageOut[75]~6_combout\ & ( \inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[75]~6_combout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[84]~7_combout\);

-- Location: LABCELL_X16_Y9_N48
\inst10|Div1|auto_generated|divider|divider|StageOut[83]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[83]~42_combout\ = ( \inst10|Div1|auto_generated|divider|divider|op_3~21_sumout\ & ( ((!\inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\) # 
-- (\inst10|Div1|auto_generated|divider|divider|StageOut[74]~38_combout\)) # (\inst10|Div1|auto_generated|divider|divider|StageOut[74]~41_combout\) ) ) # ( !\inst10|Div1|auto_generated|divider|divider|op_3~21_sumout\ & ( 
-- (\inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Div1|auto_generated|divider|divider|StageOut[74]~38_combout\) # (\inst10|Div1|auto_generated|divider|divider|StageOut[74]~41_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111111111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[74]~41_combout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[74]~38_combout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[83]~42_combout\);

-- Location: LABCELL_X16_Y9_N12
\inst10|Div1|auto_generated|divider|divider|StageOut[82]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[82]~44_combout\ = (\inst10|Div1|auto_generated|divider|divider|op_3~25_sumout\ & !\inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[82]~44_combout\);

-- Location: LABCELL_X17_Y7_N6
\inst10|Div1|auto_generated|divider|divider|StageOut[82]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[82]~47_combout\ = ( \inst10|Div1|auto_generated|divider|divider|StageOut[73]~46_combout\ & ( \inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[73]~46_combout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[82]~47_combout\);

-- Location: LABCELL_X16_Y9_N9
\inst10|Div1|auto_generated|divider|divider|StageOut[81]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[81]~51_combout\ = ( \inst10|Div1|auto_generated|divider|divider|StageOut[72]~50_combout\ & ( (\inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_3~29_sumout\) ) ) # ( !\inst10|Div1|auto_generated|divider|divider|StageOut[72]~50_combout\ & ( (\inst10|Div1|auto_generated|divider|divider|op_3~29_sumout\ & 
-- !\inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[72]~50_combout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[81]~51_combout\);

-- Location: LABCELL_X16_Y7_N33
\inst10|Div1|auto_generated|divider|divider|StageOut[80]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[80]~53_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|StageOut[185]~90_combout\ & ( (\inst10|Div1|auto_generated|divider|divider|op_3~33_sumout\) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\) ) ) # ( !\inst10|Mod2|auto_generated|divider|divider|StageOut[185]~90_combout\ & ( (!\inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- ((\inst10|Div1|auto_generated|divider|divider|op_3~33_sumout\))) # (\inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Mod2|auto_generated|divider|divider|StageOut[185]~85_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[185]~85_combout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[185]~90_combout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[80]~53_combout\);

-- Location: MLABCELL_X13_Y8_N9
\inst10|Mod2|auto_generated|divider|divider|StageOut[184]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[184]~91_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_6~49_sumout\ & ( !\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~49_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[184]~91_combout\);

-- Location: LABCELL_X17_Y7_N57
\inst10|Mod2|auto_generated|divider|divider|StageOut[184]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[184]~95_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|StageOut[169]~94_combout\ & ( \inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ ) ) # ( 
-- !\inst10|Mod2|auto_generated|divider|divider|StageOut[169]~94_combout\ & ( (\inst10|Mod2|auto_generated|divider|divider|StageOut[169]~92_combout\ & \inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[169]~92_combout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[169]~94_combout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[184]~95_combout\);

-- Location: LABCELL_X17_Y9_N39
\inst10|Mod2|auto_generated|divider|divider|StageOut[168]~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[168]~97_combout\ = ( !\inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ( \inst10|Mod2|auto_generated|divider|divider|op_5~53_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~53_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[168]~97_combout\);

-- Location: LABCELL_X21_Y11_N48
\inst10|Mod2|auto_generated|divider|divider|StageOut[168]~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[168]~98_combout\ = ( \inst3|current_score\(1) & ( \inst10|Mod2|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst3|ALT_INV_current_score\(1),
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[168]~98_combout\);

-- Location: LABCELL_X17_Y7_N24
\inst10|Div1|auto_generated|divider|divider|op_5~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_5~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Div1|auto_generated|divider|divider|op_5~38_cout\);

-- Location: LABCELL_X17_Y7_N27
\inst10|Div1|auto_generated|divider|divider|op_5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_5~33_sumout\ = SUM(( VCC ) + ( (!\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|op_6~53_sumout\)))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[168]~98_combout\)) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[168]~97_combout\))) ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_5~38_cout\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_5~34\ = CARRY(( VCC ) + ( (!\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|op_6~53_sumout\)))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[168]~98_combout\)) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[168]~97_combout\))) ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_5~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[168]~97_combout\,
	datab => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~53_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[168]~98_combout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_5~38_cout\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_5~33_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_5~34\);

-- Location: LABCELL_X17_Y7_N30
\inst10|Div1|auto_generated|divider|divider|op_5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_5~29_sumout\ = SUM(( (!\inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|op_4~33_sumout\)) # (\inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[184]~95_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[184]~91_combout\)))) ) + ( VCC ) + ( \inst10|Div1|auto_generated|divider|divider|op_5~34\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_5~30\ = CARRY(( (!\inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|op_4~33_sumout\)) # (\inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\inst10|Mod2|auto_generated|divider|divider|StageOut[184]~95_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[184]~91_combout\)))) ) + ( VCC ) + ( \inst10|Div1|auto_generated|divider|divider|op_5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[184]~91_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[184]~95_combout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_5~34\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_5~29_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_5~30\);

-- Location: LABCELL_X17_Y7_N33
\inst10|Div1|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( (!\inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Div1|auto_generated|divider|divider|op_4~29_sumout\))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|StageOut[80]~53_combout\)) ) + ( GND ) + ( \inst10|Div1|auto_generated|divider|divider|op_5~30\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_5~26\ = CARRY(( (!\inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Div1|auto_generated|divider|divider|op_4~29_sumout\))) # (\inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst10|Div1|auto_generated|divider|divider|StageOut[80]~53_combout\)) ) + ( GND ) + ( \inst10|Div1|auto_generated|divider|divider|op_5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[80]~53_combout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_5~30\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_5~26\);

-- Location: LABCELL_X17_Y7_N36
\inst10|Div1|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( (!\inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Div1|auto_generated|divider|divider|op_4~25_sumout\))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|StageOut[81]~51_combout\)) ) + ( VCC ) + ( \inst10|Div1|auto_generated|divider|divider|op_5~26\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_5~22\ = CARRY(( (!\inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Div1|auto_generated|divider|divider|op_4~25_sumout\))) # (\inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst10|Div1|auto_generated|divider|divider|StageOut[81]~51_combout\)) ) + ( VCC ) + ( \inst10|Div1|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[81]~51_combout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_5~26\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_5~22\);

-- Location: LABCELL_X17_Y7_N39
\inst10|Div1|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|op_4~21_sumout\)))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|StageOut[82]~47_combout\)) # (\inst10|Div1|auto_generated|divider|divider|StageOut[82]~44_combout\))) ) + ( VCC ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_5~22\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|op_4~21_sumout\)))) # (\inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (((\inst10|Div1|auto_generated|divider|divider|StageOut[82]~47_combout\)) # (\inst10|Div1|auto_generated|divider|divider|StageOut[82]~44_combout\))) ) + ( VCC ) + ( \inst10|Div1|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[82]~44_combout\,
	datab => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[82]~47_combout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_5~22\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X17_Y7_N42
\inst10|Div1|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (!\inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Div1|auto_generated|divider|divider|op_4~17_sumout\))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|StageOut[83]~42_combout\)) ) + ( GND ) + ( \inst10|Div1|auto_generated|divider|divider|op_5~18\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_5~14\ = CARRY(( (!\inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Div1|auto_generated|divider|divider|op_4~17_sumout\))) # (\inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst10|Div1|auto_generated|divider|divider|StageOut[83]~42_combout\)) ) + ( GND ) + ( \inst10|Div1|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[83]~42_combout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_5~18\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X17_Y7_N45
\inst10|Div1|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( GND ) + ( (!\inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|op_4~9_sumout\)) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|StageOut[84]~7_combout\) # (\inst10|Div1|auto_generated|divider|divider|StageOut[84]~1_combout\)))) ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_5~14\ ))
-- \inst10|Div1|auto_generated|divider|divider|op_5~10\ = CARRY(( GND ) + ( (!\inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|op_4~9_sumout\)) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|StageOut[84]~7_combout\) # (\inst10|Div1|auto_generated|divider|divider|StageOut[84]~1_combout\)))) ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[84]~1_combout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[84]~7_combout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_5~14\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X17_Y7_N48
\inst10|Div1|auto_generated|divider|divider|op_5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_5~6_cout\ = CARRY(( (!\inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|op_4~13_sumout\)))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|StageOut[85]~29_combout\)) # (\inst10|Div1|auto_generated|divider|divider|StageOut[85]~22_combout\))) ) + ( VCC ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[85]~22_combout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[85]~29_combout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_5~10\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_5~6_cout\);

-- Location: LABCELL_X17_Y7_N51
\inst10|Div1|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Div1|auto_generated|divider|divider|op_5~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Div1|auto_generated|divider|divider|op_5~6_cout\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X24_Y11_N0
\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~57_sumout\ = SUM(( \inst3|current_score[0]~DUPLICATE_q\ ) + ( !VCC ) + ( !VCC ))
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~58\ = CARRY(( \inst3|current_score[0]~DUPLICATE_q\ ) + ( !VCC ) + ( !VCC ))
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~59\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_current_score[0]~DUPLICATE_q\,
	cin => GND,
	sharein => GND,
	sumout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~57_sumout\,
	cout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~58\,
	shareout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~59\);

-- Location: LABCELL_X24_Y11_N3
\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~53_sumout\ = SUM(( !\inst3|current_score\(1) ) + ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~59\ ) + ( 
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~58\ ))
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~54\ = CARRY(( !\inst3|current_score\(1) ) + ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~59\ ) + ( 
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~58\ ))
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~55\ = SHARE(\inst3|current_score\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_current_score\(1),
	cin => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~58\,
	sharein => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~59\,
	sumout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~53_sumout\,
	cout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~54\,
	shareout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~55\);

-- Location: LABCELL_X24_Y11_N6
\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~49_sumout\ = SUM(( !\inst3|current_score\(2) ) + ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~55\ ) + ( 
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~54\ ))
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~50\ = CARRY(( !\inst3|current_score\(2) ) + ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~55\ ) + ( 
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~54\ ))
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~51\ = SHARE(\inst3|current_score\(2))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000001100110011001100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_current_score\(2),
	cin => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~54\,
	sharein => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~55\,
	sumout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~49_sumout\,
	cout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~50\,
	shareout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~51\);

-- Location: LABCELL_X24_Y11_N9
\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~45_sumout\ = SUM(( !\inst3|current_score\(3) ) + ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~51\ ) + ( 
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~50\ ))
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~46\ = CARRY(( !\inst3|current_score\(3) ) + ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~51\ ) + ( 
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~50\ ))
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~47\ = SHARE(\inst3|current_score\(3))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_current_score\(3),
	cin => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~50\,
	sharein => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~51\,
	sumout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~45_sumout\,
	cout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~46\,
	shareout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~47\);

-- Location: LABCELL_X24_Y11_N12
\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~41_sumout\ = SUM(( !\inst3|current_score\(4) ) + ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~47\ ) + ( 
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~46\ ))
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~42\ = CARRY(( !\inst3|current_score\(4) ) + ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~47\ ) + ( 
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~46\ ))
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~43\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_current_score\(4),
	cin => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~46\,
	sharein => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~47\,
	sumout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~41_sumout\,
	cout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~42\,
	shareout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~43\);

-- Location: LABCELL_X24_Y11_N15
\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~37_sumout\ = SUM(( !\inst3|current_score[5]~DUPLICATE_q\ ) + ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~43\ ) + ( 
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~42\ ))
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~38\ = CARRY(( !\inst3|current_score[5]~DUPLICATE_q\ ) + ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~43\ ) + ( 
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~42\ ))
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~39\ = SHARE(\inst3|current_score[5]~DUPLICATE_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_current_score[5]~DUPLICATE_q\,
	cin => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~42\,
	sharein => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~43\,
	sumout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~37_sumout\,
	cout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~38\,
	shareout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~39\);

-- Location: LABCELL_X24_Y11_N18
\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~33_sumout\ = SUM(( !\inst3|current_score\(6) ) + ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~39\ ) + ( 
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~38\ ))
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~34\ = CARRY(( !\inst3|current_score\(6) ) + ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~39\ ) + ( 
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~38\ ))
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~35\ = SHARE(\inst3|current_score\(6))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_current_score\(6),
	cin => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~38\,
	sharein => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~39\,
	sumout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~33_sumout\,
	cout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~34\,
	shareout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~35\);

-- Location: LABCELL_X24_Y11_N21
\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~29_sumout\ = SUM(( !\inst3|current_score[7]~DUPLICATE_q\ ) + ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~35\ ) + ( 
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~34\ ))
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~30\ = CARRY(( !\inst3|current_score[7]~DUPLICATE_q\ ) + ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~35\ ) + ( 
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~34\ ))
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~31\ = SHARE(\inst3|current_score[7]~DUPLICATE_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_current_score[7]~DUPLICATE_q\,
	cin => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~34\,
	sharein => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~35\,
	sumout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~29_sumout\,
	cout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~30\,
	shareout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~31\);

-- Location: LABCELL_X24_Y11_N24
\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~25_sumout\ = SUM(( !\inst3|current_score[8]~DUPLICATE_q\ ) + ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~31\ ) + ( 
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~30\ ))
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~26\ = CARRY(( !\inst3|current_score[8]~DUPLICATE_q\ ) + ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~31\ ) + ( 
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~30\ ))
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~27\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_current_score[8]~DUPLICATE_q\,
	cin => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~30\,
	sharein => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~31\,
	sumout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~25_sumout\,
	cout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~26\,
	shareout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~27\);

-- Location: LABCELL_X24_Y11_N27
\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~21_sumout\ = SUM(( !\inst3|current_score\(9) ) + ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~27\ ) + ( 
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~26\ ))
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~22\ = CARRY(( !\inst3|current_score\(9) ) + ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~27\ ) + ( 
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~26\ ))
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~23\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_current_score\(9),
	cin => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~26\,
	sharein => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~27\,
	sumout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~21_sumout\,
	cout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~22\,
	shareout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~23\);

-- Location: LABCELL_X24_Y11_N30
\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~5_sumout\ = SUM(( !\inst3|current_score[10]~DUPLICATE_q\ ) + ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~23\ ) + ( 
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~22\ ))
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~6\ = CARRY(( !\inst3|current_score[10]~DUPLICATE_q\ ) + ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~23\ ) + ( 
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~22\ ))
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~7\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_current_score[10]~DUPLICATE_q\,
	cin => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~22\,
	sharein => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~23\,
	sumout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~5_sumout\,
	cout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~6\,
	shareout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~7\);

-- Location: LABCELL_X24_Y11_N33
\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~17_sumout\ = SUM(( !\inst3|current_score[11]~DUPLICATE_q\ ) + ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~7\ ) + ( 
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~6\ ))
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~18\ = CARRY(( !\inst3|current_score[11]~DUPLICATE_q\ ) + ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~7\ ) + ( 
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~6\ ))
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~19\ = SHARE(\inst3|current_score[11]~DUPLICATE_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_current_score[11]~DUPLICATE_q\,
	cin => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~6\,
	sharein => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~7\,
	sumout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~17_sumout\,
	cout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~18\,
	shareout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~19\);

-- Location: LABCELL_X24_Y11_N36
\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~13_sumout\ = SUM(( !\inst3|current_score[12]~DUPLICATE_q\ ) + ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~19\ ) + ( 
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~18\ ))
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~14\ = CARRY(( !\inst3|current_score[12]~DUPLICATE_q\ ) + ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~19\ ) + ( 
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~18\ ))
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~15\ = SHARE(\inst3|current_score[12]~DUPLICATE_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_current_score[12]~DUPLICATE_q\,
	cin => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~18\,
	sharein => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~19\,
	sumout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~13_sumout\,
	cout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~14\,
	shareout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~15\);

-- Location: LABCELL_X24_Y11_N39
\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~9_sumout\ = SUM(( !\inst3|current_score\(13) ) + ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~15\ ) + ( 
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~14\ ))
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~10\ = CARRY(( !\inst3|current_score\(13) ) + ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~15\ ) + ( 
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~14\ ))
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_current_score\(13),
	cin => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~14\,
	sharein => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~15\,
	sumout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~9_sumout\,
	cout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~10\,
	shareout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~11\);

-- Location: LABCELL_X24_Y11_N42
\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ = SUM(( VCC ) + ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~11\ ) + ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~10\,
	sharein => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~11\,
	sumout => \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\);

-- Location: LABCELL_X20_Y12_N15
\inst10|Mod3|auto_generated|divider|divider|StageOut[194]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod3|auto_generated|divider|divider|StageOut[194]~4_combout\ = ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[12]~13_sumout\ & ( !\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	dataf => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[12]~13_sumout\,
	combout => \inst10|Mod3|auto_generated|divider|divider|StageOut[194]~4_combout\);

-- Location: MLABCELL_X23_Y12_N12
\inst10|Mod3|auto_generated|divider|divider|StageOut[194]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod3|auto_generated|divider|divider|StageOut[194]~5_combout\ = ( \inst3|current_score[12]~DUPLICATE_q\ & ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	dataf => \inst3|ALT_INV_current_score[12]~DUPLICATE_q\,
	combout => \inst10|Mod3|auto_generated|divider|divider|StageOut[194]~5_combout\);

-- Location: MLABCELL_X23_Y12_N3
\inst10|Mod3|auto_generated|divider|divider|StageOut[192]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod3|auto_generated|divider|divider|StageOut[192]~0_combout\ = ( !\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	dataf => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[10]~5_sumout\,
	combout => \inst10|Mod3|auto_generated|divider|divider|StageOut[192]~0_combout\);

-- Location: LABCELL_X20_Y12_N6
\inst10|Mod3|auto_generated|divider|divider|StageOut[192]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod3|auto_generated|divider|divider|StageOut[192]~1_combout\ = ( !\inst3|current_score[10]~DUPLICATE_q\ & ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	dataf => \inst3|ALT_INV_current_score[10]~DUPLICATE_q\,
	combout => \inst10|Mod3|auto_generated|divider|divider|StageOut[192]~1_combout\);

-- Location: LABCELL_X21_Y10_N48
\inst10|Mod3|auto_generated|divider|divider|StageOut[190]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod3|auto_generated|divider|divider|StageOut[190]~10_combout\ = ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~25_sumout\ & ( !\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	datae => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[8]~25_sumout\,
	combout => \inst10|Mod3|auto_generated|divider|divider|StageOut[190]~10_combout\);

-- Location: LABCELL_X21_Y10_N27
\inst10|Mod3|auto_generated|divider|divider|StageOut[190]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod3|auto_generated|divider|divider|StageOut[190]~11_combout\ = ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ( !\inst3|current_score\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_current_score\(8),
	dataf => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	combout => \inst10|Mod3|auto_generated|divider|divider|StageOut[190]~11_combout\);

-- Location: LABCELL_X21_Y10_N12
\inst10|Mod3|auto_generated|divider|divider|StageOut[188]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod3|auto_generated|divider|divider|StageOut[188]~14_combout\ = ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~33_sumout\ & ( !\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	dataf => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[6]~33_sumout\,
	combout => \inst10|Mod3|auto_generated|divider|divider|StageOut[188]~14_combout\);

-- Location: LABCELL_X21_Y10_N15
\inst10|Mod3|auto_generated|divider|divider|StageOut[188]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod3|auto_generated|divider|divider|StageOut[188]~15_combout\ = ( \inst3|current_score\(6) & ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	dataf => \inst3|ALT_INV_current_score\(6),
	combout => \inst10|Mod3|auto_generated|divider|divider|StageOut[188]~15_combout\);

-- Location: LABCELL_X20_Y12_N18
\inst10|Div2|auto_generated|divider|divider|op_14~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_14~46_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Div2|auto_generated|divider|divider|op_14~46_cout\);

-- Location: LABCELL_X20_Y12_N21
\inst10|Div2|auto_generated|divider|divider|op_14~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_14~41_sumout\ = SUM(( (!\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ((\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~41_sumout\))) # 
-- (\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & (!\inst3|current_score\(4))) ) + ( VCC ) + ( \inst10|Div2|auto_generated|divider|divider|op_14~46_cout\ ))
-- \inst10|Div2|auto_generated|divider|divider|op_14~42\ = CARRY(( (!\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ((\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~41_sumout\))) # 
-- (\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & (!\inst3|current_score\(4))) ) + ( VCC ) + ( \inst10|Div2|auto_generated|divider|divider|op_14~46_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010001011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_current_score\(4),
	datab => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	datad => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[4]~41_sumout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_14~46_cout\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_14~41_sumout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_14~42\);

-- Location: LABCELL_X20_Y12_N24
\inst10|Div2|auto_generated|divider|divider|op_14~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_14~37_sumout\ = SUM(( (!\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ((\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~37_sumout\))) # 
-- (\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & (\inst3|current_score\(5))) ) + ( VCC ) + ( \inst10|Div2|auto_generated|divider|divider|op_14~42\ ))
-- \inst10|Div2|auto_generated|divider|divider|op_14~38\ = CARRY(( (!\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ((\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~37_sumout\))) # 
-- (\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & (\inst3|current_score\(5))) ) + ( VCC ) + ( \inst10|Div2|auto_generated|divider|divider|op_14~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_current_score\(5),
	datab => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	datad => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[5]~37_sumout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_14~42\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_14~37_sumout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_14~38\);

-- Location: LABCELL_X20_Y12_N27
\inst10|Div2|auto_generated|divider|divider|op_14~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_14~33_sumout\ = SUM(( VCC ) + ( (\inst10|Mod3|auto_generated|divider|divider|StageOut[188]~15_combout\) # (\inst10|Mod3|auto_generated|divider|divider|StageOut[188]~14_combout\) ) + ( 
-- \inst10|Div2|auto_generated|divider|divider|op_14~38\ ))
-- \inst10|Div2|auto_generated|divider|divider|op_14~34\ = CARRY(( VCC ) + ( (\inst10|Mod3|auto_generated|divider|divider|StageOut[188]~15_combout\) # (\inst10|Mod3|auto_generated|divider|divider|StageOut[188]~14_combout\) ) + ( 
-- \inst10|Div2|auto_generated|divider|divider|op_14~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[188]~14_combout\,
	dataf => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[188]~15_combout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_14~38\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_14~33_sumout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_14~34\);

-- Location: LABCELL_X20_Y12_N30
\inst10|Div2|auto_generated|divider|divider|op_14~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_14~29_sumout\ = SUM(( (!\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ((\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~29_sumout\))) # 
-- (\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & (\inst3|current_score\(7))) ) + ( GND ) + ( \inst10|Div2|auto_generated|divider|divider|op_14~34\ ))
-- \inst10|Div2|auto_generated|divider|divider|op_14~30\ = CARRY(( (!\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ((\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~29_sumout\))) # 
-- (\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & (\inst3|current_score\(7))) ) + ( GND ) + ( \inst10|Div2|auto_generated|divider|divider|op_14~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_current_score\(7),
	datab => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	datac => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[7]~29_sumout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_14~34\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_14~29_sumout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_14~30\);

-- Location: LABCELL_X20_Y12_N33
\inst10|Div2|auto_generated|divider|divider|op_14~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_14~25_sumout\ = SUM(( (\inst10|Mod3|auto_generated|divider|divider|StageOut[190]~11_combout\) # (\inst10|Mod3|auto_generated|divider|divider|StageOut[190]~10_combout\) ) + ( VCC ) + ( 
-- \inst10|Div2|auto_generated|divider|divider|op_14~30\ ))
-- \inst10|Div2|auto_generated|divider|divider|op_14~26\ = CARRY(( (\inst10|Mod3|auto_generated|divider|divider|StageOut[190]~11_combout\) # (\inst10|Mod3|auto_generated|divider|divider|StageOut[190]~10_combout\) ) + ( VCC ) + ( 
-- \inst10|Div2|auto_generated|divider|divider|op_14~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[190]~10_combout\,
	datad => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[190]~11_combout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_14~30\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_14~25_sumout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_14~26\);

-- Location: LABCELL_X20_Y12_N36
\inst10|Div2|auto_generated|divider|divider|op_14~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_14~21_sumout\ = SUM(( (!\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ((\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~21_sumout\))) # 
-- (\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & (!\inst3|current_score\(9))) ) + ( GND ) + ( \inst10|Div2|auto_generated|divider|divider|op_14~26\ ))
-- \inst10|Div2|auto_generated|divider|divider|op_14~22\ = CARRY(( (!\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ((\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~21_sumout\))) # 
-- (\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & (!\inst3|current_score\(9))) ) + ( GND ) + ( \inst10|Div2|auto_generated|divider|divider|op_14~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	datac => \inst3|ALT_INV_current_score\(9),
	datad => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[9]~21_sumout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_14~26\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_14~21_sumout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_14~22\);

-- Location: LABCELL_X20_Y12_N39
\inst10|Div2|auto_generated|divider|divider|op_14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_14~9_sumout\ = SUM(( GND ) + ( (\inst10|Mod3|auto_generated|divider|divider|StageOut[192]~1_combout\) # (\inst10|Mod3|auto_generated|divider|divider|StageOut[192]~0_combout\) ) + ( 
-- \inst10|Div2|auto_generated|divider|divider|op_14~22\ ))
-- \inst10|Div2|auto_generated|divider|divider|op_14~10\ = CARRY(( GND ) + ( (\inst10|Mod3|auto_generated|divider|divider|StageOut[192]~1_combout\) # (\inst10|Mod3|auto_generated|divider|divider|StageOut[192]~0_combout\) ) + ( 
-- \inst10|Div2|auto_generated|divider|divider|op_14~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[192]~0_combout\,
	dataf => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[192]~1_combout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_14~22\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_14~9_sumout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_14~10\);

-- Location: LABCELL_X20_Y12_N42
\inst10|Div2|auto_generated|divider|divider|op_14~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_14~17_sumout\ = SUM(( (!\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ((\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~17_sumout\))) # 
-- (\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & (\inst3|current_score[11]~DUPLICATE_q\)) ) + ( GND ) + ( \inst10|Div2|auto_generated|divider|divider|op_14~10\ ))
-- \inst10|Div2|auto_generated|divider|divider|op_14~18\ = CARRY(( (!\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ((\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~17_sumout\))) # 
-- (\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & (\inst3|current_score[11]~DUPLICATE_q\)) ) + ( GND ) + ( \inst10|Div2|auto_generated|divider|divider|op_14~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_current_score[11]~DUPLICATE_q\,
	datab => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	datad => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[11]~17_sumout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_14~10\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_14~17_sumout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_14~18\);

-- Location: LABCELL_X20_Y12_N45
\inst10|Div2|auto_generated|divider|divider|op_14~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_14~13_sumout\ = SUM(( (\inst10|Mod3|auto_generated|divider|divider|StageOut[194]~5_combout\) # (\inst10|Mod3|auto_generated|divider|divider|StageOut[194]~4_combout\) ) + ( GND ) + ( 
-- \inst10|Div2|auto_generated|divider|divider|op_14~18\ ))
-- \inst10|Div2|auto_generated|divider|divider|op_14~14\ = CARRY(( (\inst10|Mod3|auto_generated|divider|divider|StageOut[194]~5_combout\) # (\inst10|Mod3|auto_generated|divider|divider|StageOut[194]~4_combout\) ) + ( GND ) + ( 
-- \inst10|Div2|auto_generated|divider|divider|op_14~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[194]~4_combout\,
	datad => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[194]~5_combout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_14~18\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_14~13_sumout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_14~14\);

-- Location: LABCELL_X20_Y12_N48
\inst10|Div2|auto_generated|divider|divider|op_14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_14~5_sumout\ = SUM(( (!\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ((\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~9_sumout\))) # 
-- (\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & (!\inst3|current_score\(13))) ) + ( GND ) + ( \inst10|Div2|auto_generated|divider|divider|op_14~14\ ))
-- \inst10|Div2|auto_generated|divider|divider|op_14~6\ = CARRY(( (!\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ((\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~9_sumout\))) # 
-- (\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & (!\inst3|current_score\(13))) ) + ( GND ) + ( \inst10|Div2|auto_generated|divider|divider|op_14~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010001011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_current_score\(13),
	datab => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	datad => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[13]~9_sumout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_14~14\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_14~5_sumout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_14~6\);

-- Location: LABCELL_X20_Y12_N51
\inst10|Div2|auto_generated|divider|divider|op_14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Div2|auto_generated|divider|divider|op_14~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Div2|auto_generated|divider|divider|op_14~6\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\);

-- Location: LABCELL_X20_Y12_N9
\inst10|Mod3|auto_generated|divider|divider|StageOut[195]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod3|auto_generated|divider|divider|StageOut[195]~2_combout\ = (!\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[13]~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	datac => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[13]~9_sumout\,
	combout => \inst10|Mod3|auto_generated|divider|divider|StageOut[195]~2_combout\);

-- Location: MLABCELL_X23_Y12_N6
\inst10|Mod3|auto_generated|divider|divider|StageOut[195]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod3|auto_generated|divider|divider|StageOut[195]~3_combout\ = ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ( !\inst3|current_score\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_current_score\(13),
	datae => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	combout => \inst10|Mod3|auto_generated|divider|divider|StageOut[195]~3_combout\);

-- Location: MLABCELL_X23_Y12_N15
\inst10|Div2|auto_generated|divider|divider|StageOut[107]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[107]~6_combout\ = ( \inst10|Div2|auto_generated|divider|divider|op_14~13_sumout\ & ( !\inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[107]~6_combout\);

-- Location: MLABCELL_X23_Y12_N48
\inst10|Div2|auto_generated|divider|divider|StageOut[107]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[107]~7_combout\ = ( \inst10|Mod3|auto_generated|divider|divider|StageOut[194]~5_combout\ & ( \inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\ ) ) # ( 
-- !\inst10|Mod3|auto_generated|divider|divider|StageOut[194]~5_combout\ & ( (\inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\ & \inst10|Mod3|auto_generated|divider|divider|StageOut[194]~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[194]~4_combout\,
	dataf => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[194]~5_combout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[107]~7_combout\);

-- Location: MLABCELL_X23_Y12_N51
\inst10|Div2|auto_generated|divider|divider|StageOut[107]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[107]~15_combout\ = ( \inst10|Div2|auto_generated|divider|divider|StageOut[107]~7_combout\ ) # ( !\inst10|Div2|auto_generated|divider|divider|StageOut[107]~7_combout\ & ( 
-- \inst10|Div2|auto_generated|divider|divider|StageOut[107]~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[107]~6_combout\,
	dataf => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[107]~7_combout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[107]~15_combout\);

-- Location: LABCELL_X21_Y10_N0
\inst10|Mod3|auto_generated|divider|divider|StageOut[193]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod3|auto_generated|divider|divider|StageOut[193]~6_combout\ = ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~17_sumout\ & ( !\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	dataf => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[11]~17_sumout\,
	combout => \inst10|Mod3|auto_generated|divider|divider|StageOut[193]~6_combout\);

-- Location: MLABCELL_X23_Y11_N3
\inst10|Mod3|auto_generated|divider|divider|StageOut[193]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod3|auto_generated|divider|divider|StageOut[193]~7_combout\ = ( \inst3|current_score[11]~DUPLICATE_q\ & ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	dataf => \inst3|ALT_INV_current_score[11]~DUPLICATE_q\,
	combout => \inst10|Mod3|auto_generated|divider|divider|StageOut[193]~7_combout\);

-- Location: LABCELL_X20_Y12_N0
\inst10|Div2|auto_generated|divider|divider|StageOut[105]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[105]~1_combout\ = ( \inst10|Div2|auto_generated|divider|divider|op_14~9_sumout\ & ( !\inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[105]~1_combout\);

-- Location: LABCELL_X20_Y12_N3
\inst10|Div2|auto_generated|divider|divider|StageOut[105]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[105]~2_combout\ = ( \inst10|Mod3|auto_generated|divider|divider|StageOut[192]~0_combout\ & ( \inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\ ) ) # ( 
-- !\inst10|Mod3|auto_generated|divider|divider|StageOut[192]~0_combout\ & ( (\inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\ & \inst10|Mod3|auto_generated|divider|divider|StageOut[192]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[192]~1_combout\,
	dataf => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[192]~0_combout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[105]~2_combout\);

-- Location: LABCELL_X20_Y12_N12
\inst10|Div2|auto_generated|divider|divider|StageOut[105]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[105]~3_combout\ = (\inst10|Div2|auto_generated|divider|divider|StageOut[105]~2_combout\) # (\inst10|Div2|auto_generated|divider|divider|StageOut[105]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[105]~1_combout\,
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[105]~2_combout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[105]~3_combout\);

-- Location: LABCELL_X24_Y11_N51
\inst10|Mod3|auto_generated|divider|divider|StageOut[191]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod3|auto_generated|divider|divider|StageOut[191]~8_combout\ = (!\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	datad => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[9]~21_sumout\,
	combout => \inst10|Mod3|auto_generated|divider|divider|StageOut[191]~8_combout\);

-- Location: LABCELL_X21_Y10_N6
\inst10|Mod3|auto_generated|divider|divider|StageOut[191]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod3|auto_generated|divider|divider|StageOut[191]~9_combout\ = ( !\inst3|current_score\(9) & ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst3|ALT_INV_current_score\(9),
	dataf => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	combout => \inst10|Mod3|auto_generated|divider|divider|StageOut[191]~9_combout\);

-- Location: LABCELL_X21_Y10_N3
\inst10|Div2|auto_generated|divider|divider|StageOut[103]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[103]~17_combout\ = ( \inst10|Div2|auto_generated|divider|divider|op_14~25_sumout\ & ( !\inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[103]~17_combout\);

-- Location: LABCELL_X21_Y10_N33
\inst10|Div2|auto_generated|divider|divider|StageOut[103]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[103]~18_combout\ = ( \inst10|Mod3|auto_generated|divider|divider|StageOut[190]~10_combout\ & ( \inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\ ) ) # ( 
-- !\inst10|Mod3|auto_generated|divider|divider|StageOut[190]~10_combout\ & ( (\inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\ & \inst10|Mod3|auto_generated|divider|divider|StageOut[190]~11_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[190]~11_combout\,
	dataf => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[190]~10_combout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[103]~18_combout\);

-- Location: LABCELL_X21_Y10_N24
\inst10|Div2|auto_generated|divider|divider|StageOut[103]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[103]~19_combout\ = ( \inst10|Div2|auto_generated|divider|divider|StageOut[103]~18_combout\ ) # ( !\inst10|Div2|auto_generated|divider|divider|StageOut[103]~18_combout\ & ( 
-- \inst10|Div2|auto_generated|divider|divider|StageOut[103]~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[103]~17_combout\,
	dataf => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[103]~18_combout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[103]~19_combout\);

-- Location: MLABCELL_X23_Y12_N39
\inst10|Mod3|auto_generated|divider|divider|StageOut[189]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod3|auto_generated|divider|divider|StageOut[189]~12_combout\ = ( !\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[7]~29_sumout\,
	datae => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	combout => \inst10|Mod3|auto_generated|divider|divider|StageOut[189]~12_combout\);

-- Location: MLABCELL_X23_Y12_N42
\inst10|Mod3|auto_generated|divider|divider|StageOut[189]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod3|auto_generated|divider|divider|StageOut[189]~13_combout\ = ( \inst3|current_score[7]~DUPLICATE_q\ & ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	dataf => \inst3|ALT_INV_current_score[7]~DUPLICATE_q\,
	combout => \inst10|Mod3|auto_generated|divider|divider|StageOut[189]~13_combout\);

-- Location: LABCELL_X21_Y10_N36
\inst10|Div2|auto_generated|divider|divider|StageOut[101]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[101]~28_combout\ = ( \inst10|Mod3|auto_generated|divider|divider|StageOut[188]~14_combout\ & ( \inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\ ) ) # ( 
-- !\inst10|Mod3|auto_generated|divider|divider|StageOut[188]~14_combout\ & ( (\inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\ & \inst10|Mod3|auto_generated|divider|divider|StageOut[188]~15_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[188]~15_combout\,
	dataf => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[188]~14_combout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[101]~28_combout\);

-- Location: LABCELL_X21_Y10_N39
\inst10|Div2|auto_generated|divider|divider|StageOut[101]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[101]~27_combout\ = (!\inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\ & \inst10|Div2|auto_generated|divider|divider|op_14~33_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[101]~27_combout\);

-- Location: LABCELL_X21_Y10_N18
\inst10|Div2|auto_generated|divider|divider|StageOut[101]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[101]~29_combout\ = ( \inst10|Div2|auto_generated|divider|divider|StageOut[101]~27_combout\ ) # ( !\inst10|Div2|auto_generated|divider|divider|StageOut[101]~27_combout\ & ( 
-- \inst10|Div2|auto_generated|divider|divider|StageOut[101]~28_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[101]~28_combout\,
	dataf => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[101]~27_combout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[101]~29_combout\);

-- Location: LABCELL_X24_Y11_N48
\inst10|Mod3|auto_generated|divider|divider|StageOut[187]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod3|auto_generated|divider|divider|StageOut[187]~16_combout\ = ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~37_sumout\ & ( !\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	dataf => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[5]~37_sumout\,
	combout => \inst10|Mod3|auto_generated|divider|divider|StageOut[187]~16_combout\);

-- Location: MLABCELL_X23_Y11_N51
\inst10|Mod3|auto_generated|divider|divider|StageOut[187]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod3|auto_generated|divider|divider|StageOut[187]~17_combout\ = (\inst3|current_score[5]~DUPLICATE_q\ & \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_current_score[5]~DUPLICATE_q\,
	datac => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	combout => \inst10|Mod3|auto_generated|divider|divider|StageOut[187]~17_combout\);

-- Location: LABCELL_X20_Y12_N57
\inst10|Div2|auto_generated|divider|divider|StageOut[99]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[99]~37_combout\ = ( \inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\ & ( (!\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & 
-- (\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~41_sumout\)) # (\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ((!\inst3|current_score\(4)))) ) ) # ( 
-- !\inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\ & ( \inst10|Div2|auto_generated|divider|divider|op_14~41_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001101011111010100000101111101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[4]~41_sumout\,
	datab => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\,
	datac => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	datad => \inst3|ALT_INV_current_score\(4),
	dataf => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[99]~37_combout\);

-- Location: MLABCELL_X23_Y11_N6
\inst10|Div2|auto_generated|divider|divider|op_3~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_3~50_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Div2|auto_generated|divider|divider|op_3~50_cout\);

-- Location: MLABCELL_X23_Y11_N9
\inst10|Div2|auto_generated|divider|divider|op_3~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_3~45_sumout\ = SUM(( (!\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ((\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~45_sumout\))) # 
-- (\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & (\inst3|current_score\(3))) ) + ( VCC ) + ( \inst10|Div2|auto_generated|divider|divider|op_3~50_cout\ ))
-- \inst10|Div2|auto_generated|divider|divider|op_3~46\ = CARRY(( (!\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ((\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~45_sumout\))) # 
-- (\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & (\inst3|current_score\(3))) ) + ( VCC ) + ( \inst10|Div2|auto_generated|divider|divider|op_3~50_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_current_score\(3),
	datac => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	datad => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[3]~45_sumout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_3~50_cout\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_3~45_sumout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_3~46\);

-- Location: MLABCELL_X23_Y11_N12
\inst10|Div2|auto_generated|divider|divider|op_3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_3~41_sumout\ = SUM(( \inst10|Div2|auto_generated|divider|divider|StageOut[99]~37_combout\ ) + ( VCC ) + ( \inst10|Div2|auto_generated|divider|divider|op_3~46\ ))
-- \inst10|Div2|auto_generated|divider|divider|op_3~42\ = CARRY(( \inst10|Div2|auto_generated|divider|divider|StageOut[99]~37_combout\ ) + ( VCC ) + ( \inst10|Div2|auto_generated|divider|divider|op_3~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[99]~37_combout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_3~46\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_3~41_sumout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_3~42\);

-- Location: MLABCELL_X23_Y11_N15
\inst10|Div2|auto_generated|divider|divider|op_3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_3~37_sumout\ = SUM(( VCC ) + ( (!\inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\ & (\inst10|Div2|auto_generated|divider|divider|op_14~37_sumout\)) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Mod3|auto_generated|divider|divider|StageOut[187]~17_combout\) # (\inst10|Mod3|auto_generated|divider|divider|StageOut[187]~16_combout\)))) ) + ( 
-- \inst10|Div2|auto_generated|divider|divider|op_3~42\ ))
-- \inst10|Div2|auto_generated|divider|divider|op_3~38\ = CARRY(( VCC ) + ( (!\inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\ & (\inst10|Div2|auto_generated|divider|divider|op_14~37_sumout\)) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Mod3|auto_generated|divider|divider|StageOut[187]~17_combout\) # (\inst10|Mod3|auto_generated|divider|divider|StageOut[187]~16_combout\)))) ) + ( 
-- \inst10|Div2|auto_generated|divider|divider|op_3~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\,
	datab => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[187]~16_combout\,
	dataf => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[187]~17_combout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_3~42\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_3~37_sumout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_3~38\);

-- Location: MLABCELL_X23_Y11_N18
\inst10|Div2|auto_generated|divider|divider|op_3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_3~33_sumout\ = SUM(( \inst10|Div2|auto_generated|divider|divider|StageOut[101]~29_combout\ ) + ( GND ) + ( \inst10|Div2|auto_generated|divider|divider|op_3~38\ ))
-- \inst10|Div2|auto_generated|divider|divider|op_3~34\ = CARRY(( \inst10|Div2|auto_generated|divider|divider|StageOut[101]~29_combout\ ) + ( GND ) + ( \inst10|Div2|auto_generated|divider|divider|op_3~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[101]~29_combout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_3~38\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_3~33_sumout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_3~34\);

-- Location: MLABCELL_X23_Y11_N21
\inst10|Div2|auto_generated|divider|divider|op_3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_3~29_sumout\ = SUM(( (!\inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Div2|auto_generated|divider|divider|op_14~29_sumout\)))) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Mod3|auto_generated|divider|divider|StageOut[189]~13_combout\)) # (\inst10|Mod3|auto_generated|divider|divider|StageOut[189]~12_combout\))) ) + ( VCC ) + ( 
-- \inst10|Div2|auto_generated|divider|divider|op_3~34\ ))
-- \inst10|Div2|auto_generated|divider|divider|op_3~30\ = CARRY(( (!\inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Div2|auto_generated|divider|divider|op_14~29_sumout\)))) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Mod3|auto_generated|divider|divider|StageOut[189]~13_combout\)) # (\inst10|Mod3|auto_generated|divider|divider|StageOut[189]~12_combout\))) ) + ( VCC ) + ( 
-- \inst10|Div2|auto_generated|divider|divider|op_3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[189]~12_combout\,
	datab => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\,
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[189]~13_combout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_3~34\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_3~29_sumout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_3~30\);

-- Location: MLABCELL_X23_Y11_N24
\inst10|Div2|auto_generated|divider|divider|op_3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_3~25_sumout\ = SUM(( \inst10|Div2|auto_generated|divider|divider|StageOut[103]~19_combout\ ) + ( GND ) + ( \inst10|Div2|auto_generated|divider|divider|op_3~30\ ))
-- \inst10|Div2|auto_generated|divider|divider|op_3~26\ = CARRY(( \inst10|Div2|auto_generated|divider|divider|StageOut[103]~19_combout\ ) + ( GND ) + ( \inst10|Div2|auto_generated|divider|divider|op_3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[103]~19_combout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_3~30\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_3~25_sumout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_3~26\);

-- Location: MLABCELL_X23_Y11_N27
\inst10|Div2|auto_generated|divider|divider|op_3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_3~21_sumout\ = SUM(( GND ) + ( (!\inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\ & (\inst10|Div2|auto_generated|divider|divider|op_14~21_sumout\)) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Mod3|auto_generated|divider|divider|StageOut[191]~9_combout\) # (\inst10|Mod3|auto_generated|divider|divider|StageOut[191]~8_combout\)))) ) + ( 
-- \inst10|Div2|auto_generated|divider|divider|op_3~26\ ))
-- \inst10|Div2|auto_generated|divider|divider|op_3~22\ = CARRY(( GND ) + ( (!\inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\ & (\inst10|Div2|auto_generated|divider|divider|op_14~21_sumout\)) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Mod3|auto_generated|divider|divider|StageOut[191]~9_combout\) # (\inst10|Mod3|auto_generated|divider|divider|StageOut[191]~8_combout\)))) ) + ( 
-- \inst10|Div2|auto_generated|divider|divider|op_3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	datab => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[191]~8_combout\,
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[191]~9_combout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_3~26\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_3~21_sumout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_3~22\);

-- Location: MLABCELL_X23_Y11_N30
\inst10|Div2|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( \inst10|Div2|auto_generated|divider|divider|StageOut[105]~3_combout\ ) + ( GND ) + ( \inst10|Div2|auto_generated|divider|divider|op_3~22\ ))
-- \inst10|Div2|auto_generated|divider|divider|op_3~10\ = CARRY(( \inst10|Div2|auto_generated|divider|divider|StageOut[105]~3_combout\ ) + ( GND ) + ( \inst10|Div2|auto_generated|divider|divider|op_3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[105]~3_combout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_3~22\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_3~10\);

-- Location: MLABCELL_X23_Y11_N33
\inst10|Div2|auto_generated|divider|divider|op_3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_3~17_sumout\ = SUM(( (!\inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\ & (\inst10|Div2|auto_generated|divider|divider|op_14~17_sumout\)) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Mod3|auto_generated|divider|divider|StageOut[193]~7_combout\) # (\inst10|Mod3|auto_generated|divider|divider|StageOut[193]~6_combout\)))) ) + ( GND ) + ( 
-- \inst10|Div2|auto_generated|divider|divider|op_3~10\ ))
-- \inst10|Div2|auto_generated|divider|divider|op_3~18\ = CARRY(( (!\inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\ & (\inst10|Div2|auto_generated|divider|divider|op_14~17_sumout\)) # (\inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\inst10|Mod3|auto_generated|divider|divider|StageOut[193]~7_combout\) # (\inst10|Mod3|auto_generated|divider|divider|StageOut[193]~6_combout\)))) ) + ( GND ) + ( \inst10|Div2|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	datab => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[193]~6_combout\,
	datad => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[193]~7_combout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_3~10\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_3~17_sumout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_3~18\);

-- Location: MLABCELL_X23_Y11_N36
\inst10|Div2|auto_generated|divider|divider|op_3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_3~13_sumout\ = SUM(( \inst10|Div2|auto_generated|divider|divider|StageOut[107]~15_combout\ ) + ( GND ) + ( \inst10|Div2|auto_generated|divider|divider|op_3~18\ ))
-- \inst10|Div2|auto_generated|divider|divider|op_3~14\ = CARRY(( \inst10|Div2|auto_generated|divider|divider|StageOut[107]~15_combout\ ) + ( GND ) + ( \inst10|Div2|auto_generated|divider|divider|op_3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[107]~15_combout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_3~18\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_3~13_sumout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_3~14\);

-- Location: MLABCELL_X23_Y11_N39
\inst10|Div2|auto_generated|divider|divider|op_3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_3~6_cout\ = CARRY(( (!\inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\ & (\inst10|Div2|auto_generated|divider|divider|op_14~5_sumout\)) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Mod3|auto_generated|divider|divider|StageOut[195]~3_combout\) # (\inst10|Mod3|auto_generated|divider|divider|StageOut[195]~2_combout\)))) ) + ( VCC ) + ( 
-- \inst10|Div2|auto_generated|divider|divider|op_3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	datab => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[195]~2_combout\,
	datad => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[195]~3_combout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_3~14\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_3~6_cout\);

-- Location: MLABCELL_X23_Y11_N42
\inst10|Div2|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Div2|auto_generated|divider|divider|op_3~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Div2|auto_generated|divider|divider|op_3~6_cout\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: MLABCELL_X23_Y11_N48
\inst10|Div2|auto_generated|divider|divider|StageOut[106]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[106]~9_combout\ = ( \inst10|Mod3|auto_generated|divider|divider|StageOut[193]~6_combout\ & ( (\inst10|Div2|auto_generated|divider|divider|op_14~17_sumout\) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\) ) ) # ( !\inst10|Mod3|auto_generated|divider|divider|StageOut[193]~6_combout\ & ( (!\inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\inst10|Div2|auto_generated|divider|divider|op_14~17_sumout\)) # (\inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Mod3|auto_generated|divider|divider|StageOut[193]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	datad => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[193]~7_combout\,
	dataf => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[193]~6_combout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[106]~9_combout\);

-- Location: MLABCELL_X23_Y11_N57
\inst10|Div2|auto_generated|divider|divider|StageOut[104]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[104]~12_combout\ = ( \inst10|Mod3|auto_generated|divider|divider|StageOut[191]~9_combout\ & ( (\inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_14~21_sumout\) ) ) # ( !\inst10|Mod3|auto_generated|divider|divider|StageOut[191]~9_combout\ & ( (!\inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\inst10|Div2|auto_generated|divider|divider|op_14~21_sumout\)) # (\inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Mod3|auto_generated|divider|divider|StageOut[191]~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	datab => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[191]~8_combout\,
	dataf => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[191]~9_combout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[104]~12_combout\);

-- Location: MLABCELL_X23_Y12_N18
\inst10|Div2|auto_generated|divider|divider|StageOut[102]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[102]~23_combout\ = ( \inst10|Div2|auto_generated|divider|divider|op_14~29_sumout\ & ( \inst10|Mod3|auto_generated|divider|divider|StageOut[189]~12_combout\ ) ) # ( 
-- !\inst10|Div2|auto_generated|divider|divider|op_14~29_sumout\ & ( \inst10|Mod3|auto_generated|divider|divider|StageOut[189]~12_combout\ & ( \inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\ ) ) ) # ( 
-- \inst10|Div2|auto_generated|divider|divider|op_14~29_sumout\ & ( !\inst10|Mod3|auto_generated|divider|divider|StageOut[189]~12_combout\ & ( (!\inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\) # 
-- (\inst10|Mod3|auto_generated|divider|divider|StageOut[189]~13_combout\) ) ) ) # ( !\inst10|Div2|auto_generated|divider|divider|op_14~29_sumout\ & ( !\inst10|Mod3|auto_generated|divider|divider|StageOut[189]~12_combout\ & ( 
-- (\inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\ & \inst10|Mod3|auto_generated|divider|divider|StageOut[189]~13_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111100110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[189]~13_combout\,
	datae => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\,
	dataf => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[189]~12_combout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[102]~23_combout\);

-- Location: MLABCELL_X23_Y11_N54
\inst10|Div2|auto_generated|divider|divider|StageOut[100]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[100]~33_combout\ = ( \inst10|Div2|auto_generated|divider|divider|op_14~37_sumout\ & ( (!\inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\) # 
-- ((\inst10|Mod3|auto_generated|divider|divider|StageOut[187]~16_combout\) # (\inst10|Mod3|auto_generated|divider|divider|StageOut[187]~17_combout\)) ) ) # ( !\inst10|Div2|auto_generated|divider|divider|op_14~37_sumout\ & ( 
-- (\inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Mod3|auto_generated|divider|divider|StageOut[187]~16_combout\) # (\inst10|Mod3|auto_generated|divider|divider|StageOut[187]~17_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[187]~17_combout\,
	datad => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[187]~16_combout\,
	dataf => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[100]~33_combout\);

-- Location: MLABCELL_X23_Y11_N0
\inst10|Mod3|auto_generated|divider|divider|StageOut[185]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod3|auto_generated|divider|divider|StageOut[185]~18_combout\ = (!\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~45_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	datac => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[3]~45_sumout\,
	combout => \inst10|Mod3|auto_generated|divider|divider|StageOut[185]~18_combout\);

-- Location: MLABCELL_X23_Y10_N54
\inst10|Mod3|auto_generated|divider|divider|StageOut[185]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod3|auto_generated|divider|divider|StageOut[185]~19_combout\ = (\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & \inst3|current_score\(3))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	datac => \inst3|ALT_INV_current_score\(3),
	combout => \inst10|Mod3|auto_generated|divider|divider|StageOut[185]~19_combout\);

-- Location: MLABCELL_X23_Y10_N0
\inst10|Div2|auto_generated|divider|divider|op_4~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_4~50_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Div2|auto_generated|divider|divider|op_4~50_cout\);

-- Location: MLABCELL_X23_Y10_N3
\inst10|Div2|auto_generated|divider|divider|op_4~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_4~45_sumout\ = SUM(( VCC ) + ( (!\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ((\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~49_sumout\))) # 
-- (\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & (\inst3|current_score[2]~DUPLICATE_q\)) ) + ( \inst10|Div2|auto_generated|divider|divider|op_4~50_cout\ ))
-- \inst10|Div2|auto_generated|divider|divider|op_4~46\ = CARRY(( VCC ) + ( (!\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ((\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~49_sumout\))) # 
-- (\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & (\inst3|current_score[2]~DUPLICATE_q\)) ) + ( \inst10|Div2|auto_generated|divider|divider|op_4~50_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100000101000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_current_score[2]~DUPLICATE_q\,
	datac => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	dataf => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[2]~49_sumout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_4~50_cout\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_4~45_sumout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_4~46\);

-- Location: MLABCELL_X23_Y10_N6
\inst10|Div2|auto_generated|divider|divider|op_4~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_4~41_sumout\ = SUM(( (!\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Div2|auto_generated|divider|divider|op_3~45_sumout\)) # (\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ 
-- & (((\inst10|Mod3|auto_generated|divider|divider|StageOut[185]~19_combout\) # (\inst10|Mod3|auto_generated|divider|divider|StageOut[185]~18_combout\)))) ) + ( VCC ) + ( \inst10|Div2|auto_generated|divider|divider|op_4~46\ ))
-- \inst10|Div2|auto_generated|divider|divider|op_4~42\ = CARRY(( (!\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Div2|auto_generated|divider|divider|op_3~45_sumout\)) # (\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\inst10|Mod3|auto_generated|divider|divider|StageOut[185]~19_combout\) # (\inst10|Mod3|auto_generated|divider|divider|StageOut[185]~18_combout\)))) ) + ( VCC ) + ( \inst10|Div2|auto_generated|divider|divider|op_4~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\,
	datac => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[185]~18_combout\,
	datad => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[185]~19_combout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_4~46\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_4~41_sumout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_4~42\);

-- Location: MLABCELL_X23_Y10_N9
\inst10|Div2|auto_generated|divider|divider|op_4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_4~37_sumout\ = SUM(( (!\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Div2|auto_generated|divider|divider|op_3~41_sumout\))) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Div2|auto_generated|divider|divider|StageOut[99]~37_combout\)) ) + ( VCC ) + ( \inst10|Div2|auto_generated|divider|divider|op_4~42\ ))
-- \inst10|Div2|auto_generated|divider|divider|op_4~38\ = CARRY(( (!\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Div2|auto_generated|divider|divider|op_3~41_sumout\))) # (\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst10|Div2|auto_generated|divider|divider|StageOut[99]~37_combout\)) ) + ( VCC ) + ( \inst10|Div2|auto_generated|divider|divider|op_4~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[99]~37_combout\,
	datad => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_4~42\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_4~37_sumout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_4~38\);

-- Location: MLABCELL_X23_Y10_N12
\inst10|Div2|auto_generated|divider|divider|op_4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_4~33_sumout\ = SUM(( GND ) + ( (!\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Div2|auto_generated|divider|divider|op_3~37_sumout\))) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Div2|auto_generated|divider|divider|StageOut[100]~33_combout\)) ) + ( \inst10|Div2|auto_generated|divider|divider|op_4~38\ ))
-- \inst10|Div2|auto_generated|divider|divider|op_4~34\ = CARRY(( GND ) + ( (!\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Div2|auto_generated|divider|divider|op_3~37_sumout\))) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Div2|auto_generated|divider|divider|StageOut[100]~33_combout\)) ) + ( \inst10|Div2|auto_generated|divider|divider|op_4~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[100]~33_combout\,
	dataf => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_4~38\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_4~33_sumout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_4~34\);

-- Location: MLABCELL_X23_Y10_N15
\inst10|Div2|auto_generated|divider|divider|op_4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_4~29_sumout\ = SUM(( VCC ) + ( (!\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Div2|auto_generated|divider|divider|op_3~33_sumout\)))) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Div2|auto_generated|divider|divider|StageOut[101]~28_combout\)) # (\inst10|Div2|auto_generated|divider|divider|StageOut[101]~27_combout\))) ) + ( 
-- \inst10|Div2|auto_generated|divider|divider|op_4~34\ ))
-- \inst10|Div2|auto_generated|divider|divider|op_4~30\ = CARRY(( VCC ) + ( (!\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Div2|auto_generated|divider|divider|op_3~33_sumout\)))) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Div2|auto_generated|divider|divider|StageOut[101]~28_combout\)) # (\inst10|Div2|auto_generated|divider|divider|StageOut[101]~27_combout\))) ) + ( 
-- \inst10|Div2|auto_generated|divider|divider|op_4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[101]~27_combout\,
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	dataf => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[101]~28_combout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_4~34\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_4~29_sumout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_4~30\);

-- Location: MLABCELL_X23_Y10_N18
\inst10|Div2|auto_generated|divider|divider|op_4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_4~25_sumout\ = SUM(( (!\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Div2|auto_generated|divider|divider|op_3~29_sumout\))) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Div2|auto_generated|divider|divider|StageOut[102]~23_combout\)) ) + ( GND ) + ( \inst10|Div2|auto_generated|divider|divider|op_4~30\ ))
-- \inst10|Div2|auto_generated|divider|divider|op_4~26\ = CARRY(( (!\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Div2|auto_generated|divider|divider|op_3~29_sumout\))) # (\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst10|Div2|auto_generated|divider|divider|StageOut[102]~23_combout\)) ) + ( GND ) + ( \inst10|Div2|auto_generated|divider|divider|op_4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[102]~23_combout\,
	datad => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_4~30\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_4~25_sumout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_4~26\);

-- Location: MLABCELL_X23_Y10_N21
\inst10|Div2|auto_generated|divider|divider|op_4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_4~21_sumout\ = SUM(( GND ) + ( (!\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Div2|auto_generated|divider|divider|op_3~25_sumout\)))) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Div2|auto_generated|divider|divider|StageOut[103]~18_combout\)) # (\inst10|Div2|auto_generated|divider|divider|StageOut[103]~17_combout\))) ) + ( 
-- \inst10|Div2|auto_generated|divider|divider|op_4~26\ ))
-- \inst10|Div2|auto_generated|divider|divider|op_4~22\ = CARRY(( GND ) + ( (!\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Div2|auto_generated|divider|divider|op_3~25_sumout\)))) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Div2|auto_generated|divider|divider|StageOut[103]~18_combout\)) # (\inst10|Div2|auto_generated|divider|divider|StageOut[103]~17_combout\))) ) + ( 
-- \inst10|Div2|auto_generated|divider|divider|op_4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[103]~17_combout\,
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	dataf => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[103]~18_combout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_4~26\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_4~21_sumout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_4~22\);

-- Location: MLABCELL_X23_Y10_N24
\inst10|Div2|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( (!\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Div2|auto_generated|divider|divider|op_3~21_sumout\))) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Div2|auto_generated|divider|divider|StageOut[104]~12_combout\)) ) + ( GND ) + ( \inst10|Div2|auto_generated|divider|divider|op_4~22\ ))
-- \inst10|Div2|auto_generated|divider|divider|op_4~18\ = CARRY(( (!\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Div2|auto_generated|divider|divider|op_3~21_sumout\))) # (\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst10|Div2|auto_generated|divider|divider|StageOut[104]~12_combout\)) ) + ( GND ) + ( \inst10|Div2|auto_generated|divider|divider|op_4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[104]~12_combout\,
	datad => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_4~22\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_4~18\);

-- Location: MLABCELL_X23_Y10_N27
\inst10|Div2|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( (!\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Div2|auto_generated|divider|divider|op_3~9_sumout\)))) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Div2|auto_generated|divider|divider|StageOut[105]~2_combout\)) # (\inst10|Div2|auto_generated|divider|divider|StageOut[105]~1_combout\))) ) + ( GND ) + ( 
-- \inst10|Div2|auto_generated|divider|divider|op_4~18\ ))
-- \inst10|Div2|auto_generated|divider|divider|op_4~10\ = CARRY(( (!\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Div2|auto_generated|divider|divider|op_3~9_sumout\)))) # (\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\inst10|Div2|auto_generated|divider|divider|StageOut[105]~2_combout\)) # (\inst10|Div2|auto_generated|divider|divider|StageOut[105]~1_combout\))) ) + ( GND ) + ( \inst10|Div2|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[105]~1_combout\,
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	datad => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[105]~2_combout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_4~18\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_4~10\);

-- Location: MLABCELL_X23_Y10_N30
\inst10|Div2|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( GND ) + ( (!\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Div2|auto_generated|divider|divider|op_3~17_sumout\))) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Div2|auto_generated|divider|divider|StageOut[106]~9_combout\)) ) + ( \inst10|Div2|auto_generated|divider|divider|op_4~10\ ))
-- \inst10|Div2|auto_generated|divider|divider|op_4~14\ = CARRY(( GND ) + ( (!\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Div2|auto_generated|divider|divider|op_3~17_sumout\))) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Div2|auto_generated|divider|divider|StageOut[106]~9_combout\)) ) + ( \inst10|Div2|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[106]~9_combout\,
	dataf => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_4~10\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_4~14\);

-- Location: MLABCELL_X23_Y10_N33
\inst10|Div2|auto_generated|divider|divider|op_4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_4~6_cout\ = CARRY(( VCC ) + ( (!\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Div2|auto_generated|divider|divider|op_3~13_sumout\)) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Div2|auto_generated|divider|divider|StageOut[107]~7_combout\) # (\inst10|Div2|auto_generated|divider|divider|StageOut[107]~6_combout\)))) ) + ( 
-- \inst10|Div2|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[107]~6_combout\,
	dataf => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[107]~7_combout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_4~14\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_4~6_cout\);

-- Location: MLABCELL_X23_Y10_N36
\inst10|Div2|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Div2|auto_generated|divider|divider|op_4~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Div2|auto_generated|divider|divider|op_4~6_cout\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: MLABCELL_X23_Y12_N24
\inst10|Div2|auto_generated|divider|divider|StageOut[118]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[118]~8_combout\ = ( \inst10|Div2|auto_generated|divider|divider|op_3~17_sumout\ & ( !\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	dataf => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[118]~8_combout\);

-- Location: MLABCELL_X23_Y12_N33
\inst10|Div2|auto_generated|divider|divider|StageOut[118]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[118]~10_combout\ = ( \inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst10|Div2|auto_generated|divider|divider|StageOut[106]~9_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[106]~9_combout\,
	dataf => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[118]~10_combout\);

-- Location: LABCELL_X21_Y11_N33
\inst10|Div2|auto_generated|divider|divider|StageOut[117]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[117]~4_combout\ = ( \inst10|Div2|auto_generated|divider|divider|op_3~9_sumout\ & ( (!\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\) # 
-- (\inst10|Div2|auto_generated|divider|divider|StageOut[105]~3_combout\) ) ) # ( !\inst10|Div2|auto_generated|divider|divider|op_3~9_sumout\ & ( (\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- \inst10|Div2|auto_generated|divider|divider|StageOut[105]~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[105]~3_combout\,
	dataf => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[117]~4_combout\);

-- Location: MLABCELL_X23_Y10_N45
\inst10|Div2|auto_generated|divider|divider|StageOut[116]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[116]~11_combout\ = (!\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & \inst10|Div2|auto_generated|divider|divider|op_3~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[116]~11_combout\);

-- Location: LABCELL_X21_Y10_N45
\inst10|Div2|auto_generated|divider|divider|StageOut[116]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[116]~13_combout\ = ( \inst10|Div2|auto_generated|divider|divider|StageOut[104]~12_combout\ & ( \inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[104]~12_combout\,
	dataf => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[116]~13_combout\);

-- Location: LABCELL_X21_Y10_N30
\inst10|Div2|auto_generated|divider|divider|StageOut[115]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[115]~20_combout\ = ( \inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst10|Div2|auto_generated|divider|divider|StageOut[103]~19_combout\ ) ) # ( 
-- !\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst10|Div2|auto_generated|divider|divider|op_3~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[103]~19_combout\,
	dataf => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[115]~20_combout\);

-- Location: MLABCELL_X23_Y10_N51
\inst10|Div2|auto_generated|divider|divider|StageOut[114]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[114]~22_combout\ = (!\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & \inst10|Div2|auto_generated|divider|divider|op_3~29_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[114]~22_combout\);

-- Location: MLABCELL_X23_Y12_N45
\inst10|Div2|auto_generated|divider|divider|StageOut[114]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[114]~24_combout\ = ( \inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst10|Div2|auto_generated|divider|divider|StageOut[102]~23_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[102]~23_combout\,
	dataf => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[114]~24_combout\);

-- Location: LABCELL_X21_Y10_N21
\inst10|Div2|auto_generated|divider|divider|StageOut[113]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[113]~30_combout\ = ( \inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst10|Div2|auto_generated|divider|divider|StageOut[101]~29_combout\ ) ) # ( 
-- !\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst10|Div2|auto_generated|divider|divider|op_3~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[101]~29_combout\,
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	dataf => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[113]~30_combout\);

-- Location: MLABCELL_X23_Y12_N57
\inst10|Div2|auto_generated|divider|divider|StageOut[112]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[112]~32_combout\ = ( \inst10|Div2|auto_generated|divider|divider|op_3~37_sumout\ & ( !\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[112]~32_combout\);

-- Location: MLABCELL_X23_Y10_N57
\inst10|Div2|auto_generated|divider|divider|StageOut[112]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[112]~34_combout\ = ( \inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst10|Div2|auto_generated|divider|divider|StageOut[100]~33_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[100]~33_combout\,
	dataf => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[112]~34_combout\);

-- Location: MLABCELL_X23_Y10_N48
\inst10|Div2|auto_generated|divider|divider|StageOut[111]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[111]~38_combout\ = (!\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Div2|auto_generated|divider|divider|op_3~41_sumout\))) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Div2|auto_generated|divider|divider|StageOut[99]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[99]~37_combout\,
	datad => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[111]~38_combout\);

-- Location: MLABCELL_X23_Y10_N42
\inst10|Div2|auto_generated|divider|divider|StageOut[110]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[110]~40_combout\ = (!\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Div2|auto_generated|divider|divider|op_3~45_sumout\)) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Mod3|auto_generated|divider|divider|StageOut[185]~18_combout\) # (\inst10|Mod3|auto_generated|divider|divider|StageOut[185]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011101110111001001110111011100100111011101110010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\,
	datac => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[185]~19_combout\,
	datad => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[185]~18_combout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[110]~40_combout\);

-- Location: LABCELL_X24_Y11_N57
\inst10|Mod3|auto_generated|divider|divider|StageOut[184]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod3|auto_generated|divider|divider|StageOut[184]~20_combout\ = ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~49_sumout\ & ( !\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	dataf => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[2]~49_sumout\,
	combout => \inst10|Mod3|auto_generated|divider|divider|StageOut[184]~20_combout\);

-- Location: LABCELL_X24_Y10_N27
\inst10|Mod3|auto_generated|divider|divider|StageOut[184]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod3|auto_generated|divider|divider|StageOut[184]~21_combout\ = ( \inst3|current_score[2]~DUPLICATE_q\ & ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst3|ALT_INV_current_score[2]~DUPLICATE_q\,
	dataf => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	combout => \inst10|Mod3|auto_generated|divider|divider|StageOut[184]~21_combout\);

-- Location: MLABCELL_X23_Y9_N18
\inst10|Div2|auto_generated|divider|divider|op_5~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_5~50_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Div2|auto_generated|divider|divider|op_5~50_cout\);

-- Location: MLABCELL_X23_Y9_N21
\inst10|Div2|auto_generated|divider|divider|op_5~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_5~45_sumout\ = SUM(( (!\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ((\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~53_sumout\))) # 
-- (\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & (\inst3|current_score\(1))) ) + ( VCC ) + ( \inst10|Div2|auto_generated|divider|divider|op_5~50_cout\ ))
-- \inst10|Div2|auto_generated|divider|divider|op_5~46\ = CARRY(( (!\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ((\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~53_sumout\))) # 
-- (\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & (\inst3|current_score\(1))) ) + ( VCC ) + ( \inst10|Div2|auto_generated|divider|divider|op_5~50_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	datac => \inst3|ALT_INV_current_score\(1),
	datad => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[1]~53_sumout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_5~50_cout\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_5~45_sumout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_5~46\);

-- Location: MLABCELL_X23_Y9_N24
\inst10|Div2|auto_generated|divider|divider|op_5~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_5~41_sumout\ = SUM(( (!\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Div2|auto_generated|divider|divider|op_4~45_sumout\)) # (\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (((\inst10|Mod3|auto_generated|divider|divider|StageOut[184]~21_combout\) # (\inst10|Mod3|auto_generated|divider|divider|StageOut[184]~20_combout\)))) ) + ( VCC ) + ( \inst10|Div2|auto_generated|divider|divider|op_5~46\ ))
-- \inst10|Div2|auto_generated|divider|divider|op_5~42\ = CARRY(( (!\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Div2|auto_generated|divider|divider|op_4~45_sumout\)) # (\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\inst10|Mod3|auto_generated|divider|divider|StageOut[184]~21_combout\) # (\inst10|Mod3|auto_generated|divider|divider|StageOut[184]~20_combout\)))) ) + ( VCC ) + ( \inst10|Div2|auto_generated|divider|divider|op_5~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\,
	datac => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[184]~20_combout\,
	datad => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[184]~21_combout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_5~46\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_5~41_sumout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_5~42\);

-- Location: MLABCELL_X23_Y9_N27
\inst10|Div2|auto_generated|divider|divider|op_5~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_5~37_sumout\ = SUM(( (!\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Div2|auto_generated|divider|divider|op_4~41_sumout\))) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Div2|auto_generated|divider|divider|StageOut[110]~40_combout\)) ) + ( VCC ) + ( \inst10|Div2|auto_generated|divider|divider|op_5~42\ ))
-- \inst10|Div2|auto_generated|divider|divider|op_5~38\ = CARRY(( (!\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Div2|auto_generated|divider|divider|op_4~41_sumout\))) # (\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst10|Div2|auto_generated|divider|divider|StageOut[110]~40_combout\)) ) + ( VCC ) + ( \inst10|Div2|auto_generated|divider|divider|op_5~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[110]~40_combout\,
	datad => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_5~42\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_5~37_sumout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_5~38\);

-- Location: MLABCELL_X23_Y9_N30
\inst10|Div2|auto_generated|divider|divider|op_5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_5~33_sumout\ = SUM(( GND ) + ( (!\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Div2|auto_generated|divider|divider|op_4~37_sumout\))) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Div2|auto_generated|divider|divider|StageOut[111]~38_combout\)) ) + ( \inst10|Div2|auto_generated|divider|divider|op_5~38\ ))
-- \inst10|Div2|auto_generated|divider|divider|op_5~34\ = CARRY(( GND ) + ( (!\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Div2|auto_generated|divider|divider|op_4~37_sumout\))) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Div2|auto_generated|divider|divider|StageOut[111]~38_combout\)) ) + ( \inst10|Div2|auto_generated|divider|divider|op_5~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[111]~38_combout\,
	dataf => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_5~38\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_5~33_sumout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_5~34\);

-- Location: MLABCELL_X23_Y9_N33
\inst10|Div2|auto_generated|divider|divider|op_5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_5~29_sumout\ = SUM(( VCC ) + ( (!\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Div2|auto_generated|divider|divider|op_4~33_sumout\)))) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Div2|auto_generated|divider|divider|StageOut[112]~34_combout\)) # (\inst10|Div2|auto_generated|divider|divider|StageOut[112]~32_combout\))) ) + ( 
-- \inst10|Div2|auto_generated|divider|divider|op_5~34\ ))
-- \inst10|Div2|auto_generated|divider|divider|op_5~30\ = CARRY(( VCC ) + ( (!\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Div2|auto_generated|divider|divider|op_4~33_sumout\)))) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Div2|auto_generated|divider|divider|StageOut[112]~34_combout\)) # (\inst10|Div2|auto_generated|divider|divider|StageOut[112]~32_combout\))) ) + ( 
-- \inst10|Div2|auto_generated|divider|divider|op_5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[112]~32_combout\,
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	dataf => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[112]~34_combout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_5~34\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_5~29_sumout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_5~30\);

-- Location: MLABCELL_X23_Y9_N36
\inst10|Div2|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( (!\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Div2|auto_generated|divider|divider|op_4~29_sumout\))) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Div2|auto_generated|divider|divider|StageOut[113]~30_combout\)) ) + ( GND ) + ( \inst10|Div2|auto_generated|divider|divider|op_5~30\ ))
-- \inst10|Div2|auto_generated|divider|divider|op_5~26\ = CARRY(( (!\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Div2|auto_generated|divider|divider|op_4~29_sumout\))) # (\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst10|Div2|auto_generated|divider|divider|StageOut[113]~30_combout\)) ) + ( GND ) + ( \inst10|Div2|auto_generated|divider|divider|op_5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[113]~30_combout\,
	datad => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_5~30\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_5~26\);

-- Location: MLABCELL_X23_Y9_N39
\inst10|Div2|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( (!\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Div2|auto_generated|divider|divider|op_4~25_sumout\)))) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Div2|auto_generated|divider|divider|StageOut[114]~24_combout\)) # (\inst10|Div2|auto_generated|divider|divider|StageOut[114]~22_combout\))) ) + ( GND ) + ( 
-- \inst10|Div2|auto_generated|divider|divider|op_5~26\ ))
-- \inst10|Div2|auto_generated|divider|divider|op_5~22\ = CARRY(( (!\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Div2|auto_generated|divider|divider|op_4~25_sumout\)))) # (\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (((\inst10|Div2|auto_generated|divider|divider|StageOut[114]~24_combout\)) # (\inst10|Div2|auto_generated|divider|divider|StageOut[114]~22_combout\))) ) + ( GND ) + ( \inst10|Div2|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[114]~22_combout\,
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	datad => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[114]~24_combout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_5~26\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_5~22\);

-- Location: MLABCELL_X23_Y9_N42
\inst10|Div2|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Div2|auto_generated|divider|divider|op_4~21_sumout\))) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Div2|auto_generated|divider|divider|StageOut[115]~20_combout\)) ) + ( GND ) + ( \inst10|Div2|auto_generated|divider|divider|op_5~22\ ))
-- \inst10|Div2|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Div2|auto_generated|divider|divider|op_4~21_sumout\))) # (\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst10|Div2|auto_generated|divider|divider|StageOut[115]~20_combout\)) ) + ( GND ) + ( \inst10|Div2|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[115]~20_combout\,
	datad => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_5~22\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_5~18\);

-- Location: MLABCELL_X23_Y9_N45
\inst10|Div2|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (!\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Div2|auto_generated|divider|divider|op_4~17_sumout\)) # (\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (((\inst10|Div2|auto_generated|divider|divider|StageOut[116]~13_combout\) # (\inst10|Div2|auto_generated|divider|divider|StageOut[116]~11_combout\)))) ) + ( GND ) + ( \inst10|Div2|auto_generated|divider|divider|op_5~18\ ))
-- \inst10|Div2|auto_generated|divider|divider|op_5~14\ = CARRY(( (!\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Div2|auto_generated|divider|divider|op_4~17_sumout\)) # (\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\inst10|Div2|auto_generated|divider|divider|StageOut[116]~13_combout\) # (\inst10|Div2|auto_generated|divider|divider|StageOut[116]~11_combout\)))) ) + ( GND ) + ( \inst10|Div2|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[116]~11_combout\,
	datad => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[116]~13_combout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_5~18\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_5~14\);

-- Location: MLABCELL_X23_Y9_N48
\inst10|Div2|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (!\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Div2|auto_generated|divider|divider|op_4~9_sumout\))) # (\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (\inst10|Div2|auto_generated|divider|divider|StageOut[117]~4_combout\)) ) + ( GND ) + ( \inst10|Div2|auto_generated|divider|divider|op_5~14\ ))
-- \inst10|Div2|auto_generated|divider|divider|op_5~10\ = CARRY(( (!\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Div2|auto_generated|divider|divider|op_4~9_sumout\))) # (\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst10|Div2|auto_generated|divider|divider|StageOut[117]~4_combout\)) ) + ( GND ) + ( \inst10|Div2|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[117]~4_combout\,
	datad => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_5~14\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_5~10\);

-- Location: MLABCELL_X23_Y9_N51
\inst10|Div2|auto_generated|divider|divider|op_5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_5~6_cout\ = CARRY(( (!\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Div2|auto_generated|divider|divider|op_4~13_sumout\)) # (\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (((\inst10|Div2|auto_generated|divider|divider|StageOut[118]~10_combout\) # (\inst10|Div2|auto_generated|divider|divider|StageOut[118]~8_combout\)))) ) + ( VCC ) + ( \inst10|Div2|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[118]~8_combout\,
	datad => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[118]~10_combout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_5~10\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_5~6_cout\);

-- Location: MLABCELL_X23_Y9_N54
\inst10|Div2|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Div2|auto_generated|divider|divider|op_5~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Div2|auto_generated|divider|divider|op_5~6_cout\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: FF_X21_Y13_N44
\inst3|current_score[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|current_score~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|current_score[13]~DUPLICATE_q\);

-- Location: FF_X21_Y12_N38
\inst3|current_score[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|Add16~53_sumout\,
	sclr => \inst3|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|current_score\(12));

-- Location: FF_X21_Y12_N35
\inst3|current_score[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|Add16~25_sumout\,
	sclr => \inst3|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|current_score\(11));

-- Location: FF_X21_Y12_N47
\inst3|current_score[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|current_score~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|current_score\(10));

-- Location: FF_X21_Y13_N2
\inst3|current_score[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|current_score~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|current_score[9]~DUPLICATE_q\);

-- Location: LABCELL_X20_Y13_N0
\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\ = SUM(( \inst3|current_score[7]~DUPLICATE_q\ ) + ( !VCC ) + ( !VCC ))
-- \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~6\ = CARRY(( \inst3|current_score[7]~DUPLICATE_q\ ) + ( !VCC ) + ( !VCC ))
-- \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~7\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_current_score[7]~DUPLICATE_q\,
	cin => GND,
	sharein => GND,
	sumout => \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~6\,
	shareout => \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~7\);

-- Location: LABCELL_X20_Y13_N3
\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~29_sumout\ = SUM(( \inst3|current_score\(8) ) + ( \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~7\ ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~6\ ))
-- \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~30\ = CARRY(( \inst3|current_score\(8) ) + ( \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~7\ ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~6\ ))
-- \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~31\ = SHARE(!\inst3|current_score\(8))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_current_score\(8),
	cin => \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~6\,
	sharein => \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~7\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~29_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~30\,
	shareout => \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~31\);

-- Location: LABCELL_X20_Y13_N6
\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~25_sumout\ = SUM(( !\inst3|current_score[9]~DUPLICATE_q\ ) + ( \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~31\ ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~30\ ))
-- \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~26\ = CARRY(( !\inst3|current_score[9]~DUPLICATE_q\ ) + ( \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~31\ ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~30\ ))
-- \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~27\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_current_score[9]~DUPLICATE_q\,
	cin => \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~30\,
	sharein => \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~31\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~25_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~26\,
	shareout => \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~27\);

-- Location: LABCELL_X20_Y13_N9
\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~13_sumout\ = SUM(( \inst3|current_score\(10) ) + ( \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~27\ ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~26\ ))
-- \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~14\ = CARRY(( \inst3|current_score\(10) ) + ( \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~27\ ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~26\ ))
-- \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~15\ = SHARE(!\inst3|current_score\(10))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_current_score\(10),
	cin => \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~26\,
	sharein => \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~27\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~13_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~14\,
	shareout => \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~15\);

-- Location: LABCELL_X20_Y13_N12
\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout\ = SUM(( !\inst3|current_score\(11) ) + ( \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~15\ ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~14\ ))
-- \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~10\ = CARRY(( !\inst3|current_score\(11) ) + ( \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~15\ ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~14\ ))
-- \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~11\ = SHARE(\inst3|current_score\(11))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_current_score\(11),
	cin => \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~14\,
	sharein => \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~15\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~10\,
	shareout => \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~11\);

-- Location: LABCELL_X20_Y13_N15
\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~21_sumout\ = SUM(( \inst3|current_score\(12) ) + ( \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~11\ ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~10\ ))
-- \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~22\ = CARRY(( \inst3|current_score\(12) ) + ( \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~11\ ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~10\ ))
-- \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~23\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_current_score\(12),
	cin => \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~10\,
	sharein => \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~11\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~21_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~22\,
	shareout => \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~23\);

-- Location: LABCELL_X20_Y13_N18
\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~17_sumout\ = SUM(( !\inst3|current_score[13]~DUPLICATE_q\ ) + ( \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~23\ ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~22\ ))
-- \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~18\ = CARRY(( !\inst3|current_score[13]~DUPLICATE_q\ ) + ( \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~23\ ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~22\ ))
-- \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~19\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_current_score[13]~DUPLICATE_q\,
	cin => \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~22\,
	sharein => \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~23\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~17_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~18\,
	shareout => \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~19\);

-- Location: LABCELL_X20_Y13_N21
\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ = SUM(( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~19\ ) + ( \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~18\,
	sharein => \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~19\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\);

-- Location: LABCELL_X20_Y13_N54
\inst10|Mod1|auto_generated|divider|divider|StageOut[89]~124\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[89]~124_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~21_sumout\ & ( !\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[5]~21_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[89]~124_combout\);

-- Location: LABCELL_X21_Y12_N54
\inst10|Mod1|auto_generated|divider|divider|StageOut[89]~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[89]~125_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \inst3|current_score\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_current_score\(12),
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[89]~125_combout\);

-- Location: LABCELL_X20_Y12_N54
\inst10|Mod1|auto_generated|divider|divider|StageOut[87]~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[87]~122_combout\ = ( !\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[3]~13_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[87]~122_combout\);

-- Location: LABCELL_X20_Y13_N57
\inst10|Mod1|auto_generated|divider|divider|StageOut[87]~123\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[87]~123_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( !\inst3|current_score\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_current_score\(10),
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[87]~123_combout\);

-- Location: LABCELL_X20_Y11_N0
\inst10|Mod1|auto_generated|divider|divider|StageOut[85]~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[85]~126_combout\ = ( !\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[1]~29_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[85]~126_combout\);

-- Location: LABCELL_X20_Y11_N39
\inst10|Mod1|auto_generated|divider|divider|StageOut[85]~127\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[85]~127_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( !\inst3|current_score[8]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_current_score[8]~DUPLICATE_q\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[85]~127_combout\);

-- Location: LABCELL_X20_Y13_N24
\inst10|Mod1|auto_generated|divider|divider|op_12~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_12~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_12~38_cout\);

-- Location: LABCELL_X20_Y13_N27
\inst10|Mod1|auto_generated|divider|divider|op_12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_12~9_sumout\ = SUM(( \inst3|current_score\(6) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_12~38_cout\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_12~10\ = CARRY(( \inst3|current_score\(6) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_12~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_current_score\(6),
	cin => \inst10|Mod1|auto_generated|divider|divider|op_12~38_cout\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_12~9_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_12~10\);

-- Location: LABCELL_X20_Y13_N30
\inst10|Mod1|auto_generated|divider|divider|op_12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_12~5_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\inst3|current_score[7]~DUPLICATE_q\)) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_12~10\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_12~6\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\inst3|current_score[7]~DUPLICATE_q\)) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_12~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_current_score[7]~DUPLICATE_q\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~5_sumout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_12~10\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_12~5_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_12~6\);

-- Location: LABCELL_X20_Y13_N33
\inst10|Mod1|auto_generated|divider|divider|op_12~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_12~33_sumout\ = SUM(( (\inst10|Mod1|auto_generated|divider|divider|StageOut[85]~127_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[85]~126_combout\) ) + ( GND ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_12~6\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_12~34\ = CARRY(( (\inst10|Mod1|auto_generated|divider|divider|StageOut[85]~127_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[85]~126_combout\) ) + ( GND ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_12~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[85]~126_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[85]~127_combout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_12~6\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_12~33_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_12~34\);

-- Location: LABCELL_X20_Y13_N36
\inst10|Mod1|auto_generated|divider|divider|op_12~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_12~29_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~25_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (!\inst3|current_score[9]~DUPLICATE_q\)) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_12~34\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_12~30\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~25_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (!\inst3|current_score[9]~DUPLICATE_q\)) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_12~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_current_score[9]~DUPLICATE_q\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~25_sumout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_12~34\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_12~29_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_12~30\);

-- Location: LABCELL_X20_Y13_N39
\inst10|Mod1|auto_generated|divider|divider|op_12~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_12~17_sumout\ = SUM(( (\inst10|Mod1|auto_generated|divider|divider|StageOut[87]~123_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[87]~122_combout\) ) + ( VCC ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_12~30\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_12~18\ = CARRY(( (\inst10|Mod1|auto_generated|divider|divider|StageOut[87]~123_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[87]~122_combout\) ) + ( VCC ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_12~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[87]~122_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[87]~123_combout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_12~30\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_12~17_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_12~18\);

-- Location: LABCELL_X20_Y13_N42
\inst10|Mod1|auto_generated|divider|divider|op_12~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_12~13_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\inst3|current_score\(11))) ) + ( GND ) + ( \inst10|Mod1|auto_generated|divider|divider|op_12~18\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_12~14\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\inst3|current_score\(11))) ) + ( GND ) + ( \inst10|Mod1|auto_generated|divider|divider|op_12~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_current_score\(11),
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~9_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_12~18\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_12~13_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_12~14\);

-- Location: LABCELL_X20_Y13_N45
\inst10|Mod1|auto_generated|divider|divider|op_12~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_12~25_sumout\ = SUM(( (\inst10|Mod1|auto_generated|divider|divider|StageOut[89]~125_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[89]~124_combout\) ) + ( GND ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_12~14\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_12~26\ = CARRY(( (\inst10|Mod1|auto_generated|divider|divider|StageOut[89]~125_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[89]~124_combout\) ) + ( GND ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_12~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[89]~124_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[89]~125_combout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_12~14\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_12~25_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_12~26\);

-- Location: LABCELL_X20_Y13_N48
\inst10|Mod1|auto_generated|divider|divider|op_12~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_12~21_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~17_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (!\inst3|current_score[13]~DUPLICATE_q\)) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_12~26\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_12~22\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~17_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (!\inst3|current_score[13]~DUPLICATE_q\)) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_12~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100111001001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datab => \inst3|ALT_INV_current_score[13]~DUPLICATE_q\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[6]~17_sumout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_12~26\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_12~21_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_12~22\);

-- Location: LABCELL_X20_Y13_N51
\inst10|Mod1|auto_generated|divider|divider|op_12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Mod1|auto_generated|divider|divider|op_12~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Mod1|auto_generated|divider|divider|op_12~22\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\);

-- Location: MLABCELL_X18_Y13_N48
\inst10|Mod1|auto_generated|divider|divider|StageOut[105]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[105]~68_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_12~21_sumout\ & ( !\inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[105]~68_combout\);

-- Location: LABCELL_X19_Y13_N0
\inst10|Mod1|auto_generated|divider|divider|StageOut[90]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[90]~69_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~17_sumout\ & ( !\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[6]~17_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[90]~69_combout\);

-- Location: LABCELL_X21_Y13_N54
\inst10|Mod1|auto_generated|divider|divider|StageOut[90]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[90]~70_combout\ = ( !\inst3|current_score\(13) & ( \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst3|ALT_INV_current_score\(13),
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[90]~70_combout\);

-- Location: LABCELL_X19_Y13_N51
\inst10|Mod1|auto_generated|divider|divider|StageOut[89]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[89]~83_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~21_sumout\ & ( (!\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\) # 
-- (\inst3|current_score\(12)) ) ) # ( !\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~21_sumout\ & ( (\inst3|current_score\(12) & \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_current_score\(12),
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[5]~21_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[89]~83_combout\);

-- Location: LABCELL_X19_Y13_N48
\inst10|Mod1|auto_generated|divider|divider|StageOut[88]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[88]~43_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout\ & ( !\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~9_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[88]~43_combout\);

-- Location: LABCELL_X20_Y11_N45
\inst10|Mod1|auto_generated|divider|divider|StageOut[88]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[88]~44_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \inst3|current_score[11]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_current_score[11]~DUPLICATE_q\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[88]~44_combout\);

-- Location: LABCELL_X20_Y11_N24
\inst10|Mod1|auto_generated|divider|divider|StageOut[87]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[87]~56_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~13_sumout\ & ( (!\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\) # 
-- (!\inst3|current_score[10]~DUPLICATE_q\) ) ) # ( !\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~13_sumout\ & ( (\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & !\inst3|current_score[10]~DUPLICATE_q\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000011111111110011001111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datad => \inst3|ALT_INV_current_score[10]~DUPLICATE_q\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[3]~13_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[87]~56_combout\);

-- Location: LABCELL_X19_Y11_N9
\inst10|Mod1|auto_generated|divider|divider|StageOut[86]~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[86]~94_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~25_sumout\ & ( !\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~25_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[86]~94_combout\);

-- Location: LABCELL_X19_Y11_N30
\inst10|Mod1|auto_generated|divider|divider|StageOut[86]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[86]~95_combout\ = ( !\inst3|current_score\(9) & ( \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \inst3|ALT_INV_current_score\(9),
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[86]~95_combout\);

-- Location: LABCELL_X20_Y11_N27
\inst10|Mod1|auto_generated|divider|divider|StageOut[85]~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[85]~108_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~29_sumout\ & ( (!\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\) # 
-- (!\inst3|current_score[8]~DUPLICATE_q\) ) ) # ( !\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~29_sumout\ & ( (\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & !\inst3|current_score[8]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datad => \inst3|ALT_INV_current_score[8]~DUPLICATE_q\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[1]~29_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[85]~108_combout\);

-- Location: LABCELL_X20_Y11_N9
\inst10|Mod1|auto_generated|divider|divider|StageOut[84]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[84]~12_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \inst3|current_score[7]~DUPLICATE_q\ ) ) # ( 
-- !\inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_current_score[7]~DUPLICATE_q\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~5_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[84]~12_combout\);

-- Location: LABCELL_X19_Y13_N12
\inst10|Mod1|auto_generated|divider|divider|op_13~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_13~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_13~42_cout\);

-- Location: LABCELL_X19_Y13_N15
\inst10|Mod1|auto_generated|divider|divider|op_13~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_13~13_sumout\ = SUM(( \inst3|current_score[5]~DUPLICATE_q\ ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_13~42_cout\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_13~14\ = CARRY(( \inst3|current_score[5]~DUPLICATE_q\ ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_13~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_current_score[5]~DUPLICATE_q\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_13~42_cout\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_13~13_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_13~14\);

-- Location: LABCELL_X19_Y13_N18
\inst10|Mod1|auto_generated|divider|divider|op_13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_13~9_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_12~9_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (\inst3|current_score\(6))) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_13~14\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_13~10\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_12~9_sumout\))) # (\inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ 
-- & (\inst3|current_score\(6))) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_13~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst3|ALT_INV_current_score\(6),
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_13~14\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_13~9_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_13~10\);

-- Location: LABCELL_X19_Y13_N21
\inst10|Mod1|auto_generated|divider|divider|op_13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_13~5_sumout\ = SUM(( GND ) + ( (!\inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_12~5_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|StageOut[84]~12_combout\)) ) + ( \inst10|Mod1|auto_generated|divider|divider|op_13~10\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_13~6\ = CARRY(( GND ) + ( (!\inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_12~5_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|StageOut[84]~12_combout\)) ) + ( \inst10|Mod1|auto_generated|divider|divider|op_13~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[84]~12_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_13~10\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_13~5_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_13~6\);

-- Location: LABCELL_X19_Y13_N24
\inst10|Mod1|auto_generated|divider|divider|op_13~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_13~37_sumout\ = SUM(( VCC ) + ( (!\inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_12~33_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|StageOut[85]~108_combout\)) ) + ( \inst10|Mod1|auto_generated|divider|divider|op_13~6\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_13~38\ = CARRY(( VCC ) + ( (!\inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_12~33_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|StageOut[85]~108_combout\)) ) + ( \inst10|Mod1|auto_generated|divider|divider|op_13~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[85]~108_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_13~6\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_13~37_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_13~38\);

-- Location: LABCELL_X19_Y13_N27
\inst10|Mod1|auto_generated|divider|divider|op_13~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_13~33_sumout\ = SUM(( VCC ) + ( (!\inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_12~29_sumout\)))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[86]~95_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[86]~94_combout\))) ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_13~38\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_13~34\ = CARRY(( VCC ) + ( (!\inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_12~29_sumout\)))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[86]~95_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[86]~94_combout\))) ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_13~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[86]~94_combout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[86]~95_combout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_13~38\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_13~33_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_13~34\);

-- Location: LABCELL_X19_Y13_N30
\inst10|Mod1|auto_generated|divider|divider|op_13~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_13~21_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_12~17_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|StageOut[87]~56_combout\)) ) + ( GND ) + ( \inst10|Mod1|auto_generated|divider|divider|op_13~34\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_13~22\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_12~17_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|StageOut[87]~56_combout\)) ) + ( GND ) + ( \inst10|Mod1|auto_generated|divider|divider|op_13~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[87]~56_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_13~34\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_13~21_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_13~22\);

-- Location: LABCELL_X19_Y13_N33
\inst10|Mod1|auto_generated|divider|divider|op_13~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_13~17_sumout\ = SUM(( GND ) + ( (!\inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_12~13_sumout\)))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[88]~44_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[88]~43_combout\))) ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_13~22\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_13~18\ = CARRY(( GND ) + ( (!\inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_12~13_sumout\)))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[88]~44_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[88]~43_combout\))) ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_13~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[88]~43_combout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[88]~44_combout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_13~22\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_13~17_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_13~18\);

-- Location: LABCELL_X19_Y13_N36
\inst10|Mod1|auto_generated|divider|divider|op_13~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_13~29_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_12~25_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|StageOut[89]~83_combout\)) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_13~18\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_13~30\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_12~25_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|StageOut[89]~83_combout\)) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_13~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[89]~83_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_13~18\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_13~29_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_13~30\);

-- Location: LABCELL_X19_Y13_N39
\inst10|Mod1|auto_generated|divider|divider|op_13~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_13~25_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_12~21_sumout\)))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[90]~70_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[90]~69_combout\))) ) + ( VCC ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_13~30\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_13~26\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_12~21_sumout\)))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[90]~70_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[90]~69_combout\))) ) + ( VCC ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_13~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[90]~69_combout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[90]~70_combout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_13~30\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_13~25_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_13~26\);

-- Location: LABCELL_X19_Y13_N42
\inst10|Mod1|auto_generated|divider|divider|op_13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Mod1|auto_generated|divider|divider|op_13~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Mod1|auto_generated|divider|divider|op_13~26\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\);

-- Location: LABCELL_X21_Y13_N33
\inst10|Mod1|auto_generated|divider|divider|StageOut[105]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[105]~71_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|StageOut[90]~69_combout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ ) ) # ( 
-- !\inst10|Mod1|auto_generated|divider|divider|StageOut[90]~69_combout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|StageOut[90]~70_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[90]~70_combout\,
	datae => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[90]~69_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[105]~71_combout\);

-- Location: MLABCELL_X18_Y13_N6
\inst10|Mod1|auto_generated|divider|divider|StageOut[104]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[104]~82_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_12~25_sumout\ & ( !\inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[104]~82_combout\);

-- Location: MLABCELL_X18_Y13_N57
\inst10|Mod1|auto_generated|divider|divider|StageOut[104]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[104]~84_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|StageOut[89]~83_combout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[89]~83_combout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[104]~84_combout\);

-- Location: LABCELL_X19_Y11_N12
\inst10|Mod1|auto_generated|divider|divider|StageOut[103]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[103]~45_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|StageOut[88]~43_combout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_12~13_sumout\ ) ) # ( 
-- !\inst10|Mod1|auto_generated|divider|divider|StageOut[88]~43_combout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_12~13_sumout\ & ( (!\inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\) # 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[88]~44_combout\) ) ) ) # ( \inst10|Mod1|auto_generated|divider|divider|StageOut[88]~43_combout\ & ( !\inst10|Mod1|auto_generated|divider|divider|op_12~13_sumout\ & ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ ) ) ) # ( !\inst10|Mod1|auto_generated|divider|divider|StageOut[88]~43_combout\ & ( !\inst10|Mod1|auto_generated|divider|divider|op_12~13_sumout\ & ( 
-- (\inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & \inst10|Mod1|auto_generated|divider|divider|StageOut[88]~44_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000011110000111111110000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[88]~44_combout\,
	datae => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[88]~43_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[103]~45_combout\);

-- Location: LABCELL_X19_Y11_N48
\inst10|Mod1|auto_generated|divider|divider|StageOut[102]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[102]~55_combout\ = ( !\inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_12~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[102]~55_combout\);

-- Location: LABCELL_X19_Y11_N3
\inst10|Mod1|auto_generated|divider|divider|StageOut[102]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[102]~57_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|StageOut[87]~56_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[87]~56_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[102]~57_combout\);

-- Location: LABCELL_X19_Y11_N54
\inst10|Mod1|auto_generated|divider|divider|StageOut[101]~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[101]~96_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ( (\inst10|Mod1|auto_generated|divider|divider|StageOut[86]~94_combout\) # 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[86]~95_combout\) ) ) # ( !\inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_12~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[86]~95_combout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[86]~94_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[101]~96_combout\);

-- Location: LABCELL_X19_Y11_N45
\inst10|Mod1|auto_generated|divider|divider|StageOut[100]~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[100]~107_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_12~33_sumout\ & ( !\inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[100]~107_combout\);

-- Location: LABCELL_X20_Y11_N42
\inst10|Mod1|auto_generated|divider|divider|StageOut[100]~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[100]~109_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|StageOut[85]~108_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[85]~108_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[100]~109_combout\);

-- Location: LABCELL_X19_Y11_N33
\inst10|Mod1|auto_generated|divider|divider|StageOut[99]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[99]~13_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|StageOut[84]~12_combout\ ) ) # ( 
-- !\inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_12~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[84]~12_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[99]~13_combout\);

-- Location: LABCELL_X19_Y11_N21
\inst10|Mod1|auto_generated|divider|divider|StageOut[98]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[98]~24_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_12~9_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ( \inst3|current_score\(6) ) ) ) # ( 
-- !\inst10|Mod1|auto_generated|divider|divider|op_12~9_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ( \inst3|current_score\(6) ) ) ) # ( \inst10|Mod1|auto_generated|divider|divider|op_12~9_sumout\ & ( 
-- !\inst10|Mod1|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_current_score\(6),
	datae => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[98]~24_combout\);

-- Location: MLABCELL_X18_Y13_N12
\inst10|Mod1|auto_generated|divider|divider|op_14~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_14~46_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_14~46_cout\);

-- Location: MLABCELL_X18_Y13_N15
\inst10|Mod1|auto_generated|divider|divider|op_14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_14~5_sumout\ = SUM(( !\inst3|current_score\(4) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_14~46_cout\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_14~6\ = CARRY(( !\inst3|current_score\(4) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_14~46_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_current_score\(4),
	cin => \inst10|Mod1|auto_generated|divider|divider|op_14~46_cout\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_14~5_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_14~6\);

-- Location: MLABCELL_X18_Y13_N18
\inst10|Mod1|auto_generated|divider|divider|op_14~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_14~17_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_13~13_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (\inst3|current_score[5]~DUPLICATE_q\)) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_14~6\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_14~18\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_13~13_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (\inst3|current_score[5]~DUPLICATE_q\)) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_14~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst3|ALT_INV_current_score[5]~DUPLICATE_q\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_14~6\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_14~17_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_14~18\);

-- Location: MLABCELL_X18_Y13_N21
\inst10|Mod1|auto_generated|divider|divider|op_14~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_14~13_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_13~9_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|StageOut[98]~24_combout\)) ) + ( GND ) + ( \inst10|Mod1|auto_generated|divider|divider|op_14~18\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_14~14\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_13~9_sumout\))) # (\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ 
-- & (\inst10|Mod1|auto_generated|divider|divider|StageOut[98]~24_combout\)) ) + ( GND ) + ( \inst10|Mod1|auto_generated|divider|divider|op_14~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[98]~24_combout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_14~18\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_14~13_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_14~14\);

-- Location: MLABCELL_X18_Y13_N24
\inst10|Mod1|auto_generated|divider|divider|op_14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_14~9_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_13~5_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|StageOut[99]~13_combout\)) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_14~14\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_14~10\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_13~5_sumout\))) # (\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ 
-- & (\inst10|Mod1|auto_generated|divider|divider|StageOut[99]~13_combout\)) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_14~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[99]~13_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_14~14\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_14~9_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_14~10\);

-- Location: MLABCELL_X18_Y13_N27
\inst10|Mod1|auto_generated|divider|divider|op_14~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_14~41_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_13~37_sumout\)))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[100]~109_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[100]~107_combout\))) ) + ( VCC ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_14~10\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_14~42\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_13~37_sumout\)))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[100]~109_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[100]~107_combout\))) ) + ( VCC ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_14~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[100]~107_combout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~37_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[100]~109_combout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_14~10\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_14~41_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_14~42\);

-- Location: MLABCELL_X18_Y13_N30
\inst10|Mod1|auto_generated|divider|divider|op_14~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_14~37_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_13~33_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|StageOut[101]~96_combout\)) ) + ( GND ) + ( \inst10|Mod1|auto_generated|divider|divider|op_14~42\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_14~38\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_13~33_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|StageOut[101]~96_combout\)) ) + ( GND ) + ( \inst10|Mod1|auto_generated|divider|divider|op_14~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[101]~96_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_14~42\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_14~37_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_14~38\);

-- Location: MLABCELL_X18_Y13_N33
\inst10|Mod1|auto_generated|divider|divider|op_14~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_14~25_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|op_13~21_sumout\)) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[102]~57_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[102]~55_combout\)))) ) + ( GND ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_14~38\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_14~26\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|op_13~21_sumout\)) # (\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ 
-- & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[102]~57_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[102]~55_combout\)))) ) + ( GND ) + ( \inst10|Mod1|auto_generated|divider|divider|op_14~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[102]~55_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[102]~57_combout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_14~38\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_14~25_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_14~26\);

-- Location: MLABCELL_X18_Y13_N36
\inst10|Mod1|auto_generated|divider|divider|op_14~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_14~21_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_13~17_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|StageOut[103]~45_combout\)) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_14~26\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_14~22\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_13~17_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|StageOut[103]~45_combout\)) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_14~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[103]~45_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_14~26\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_14~21_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_14~22\);

-- Location: MLABCELL_X18_Y13_N39
\inst10|Mod1|auto_generated|divider|divider|op_14~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_14~33_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_13~29_sumout\)))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[104]~84_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[104]~82_combout\))) ) + ( VCC ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_14~22\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_14~34\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_13~29_sumout\)))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[104]~84_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[104]~82_combout\))) ) + ( VCC ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_14~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[104]~82_combout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[104]~84_combout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_14~22\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_14~33_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_14~34\);

-- Location: MLABCELL_X18_Y13_N42
\inst10|Mod1|auto_generated|divider|divider|op_14~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_14~29_sumout\ = SUM(( VCC ) + ( (!\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_13~25_sumout\)))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[105]~71_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[105]~68_combout\))) ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_14~34\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_14~30\ = CARRY(( VCC ) + ( (!\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_13~25_sumout\)))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[105]~71_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[105]~68_combout\))) ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_14~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[105]~68_combout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[105]~71_combout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_14~34\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_14~29_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_14~30\);

-- Location: MLABCELL_X18_Y13_N45
\inst10|Mod1|auto_generated|divider|divider|op_14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Mod1|auto_generated|divider|divider|op_14~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Mod1|auto_generated|divider|divider|op_14~30\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\);

-- Location: LABCELL_X19_Y13_N9
\inst10|Mod1|auto_generated|divider|divider|StageOut[120]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[120]~67_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_13~25_sumout\ & ( !\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[120]~67_combout\);

-- Location: LABCELL_X19_Y12_N51
\inst10|Mod1|auto_generated|divider|divider|StageOut[120]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[120]~72_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|StageOut[105]~68_combout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ ) ) # ( 
-- !\inst10|Mod1|auto_generated|divider|divider|StageOut[105]~68_combout\ & ( (\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & \inst10|Mod1|auto_generated|divider|divider|StageOut[105]~71_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[105]~71_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[105]~68_combout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[120]~72_combout\);

-- Location: LABCELL_X19_Y12_N45
\inst10|Mod1|auto_generated|divider|divider|StageOut[119]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[119]~85_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_13~29_sumout\ & ( ((!\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\) # 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[104]~82_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[104]~84_combout\) ) ) # ( !\inst10|Mod1|auto_generated|divider|divider|op_13~29_sumout\ & ( 
-- (\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|StageOut[104]~82_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[104]~84_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000111000001110000011111110111111101111111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[104]~84_combout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[104]~82_combout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[119]~85_combout\);

-- Location: LABCELL_X19_Y13_N6
\inst10|Mod1|auto_generated|divider|divider|StageOut[118]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[118]~42_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_13~17_sumout\ & ( !\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[118]~42_combout\);

-- Location: LABCELL_X20_Y11_N51
\inst10|Mod1|auto_generated|divider|divider|StageOut[118]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[118]~46_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|StageOut[103]~45_combout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[103]~45_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[118]~46_combout\);

-- Location: LABCELL_X19_Y12_N48
\inst10|Mod1|auto_generated|divider|divider|StageOut[117]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[117]~58_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|StageOut[102]~55_combout\ & ( (\inst10|Mod1|auto_generated|divider|divider|op_13~21_sumout\) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\) ) ) # ( !\inst10|Mod1|auto_generated|divider|divider|StageOut[102]~55_combout\ & ( (!\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & 
-- ((\inst10|Mod1|auto_generated|divider|divider|op_13~21_sumout\))) # (\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|StageOut[102]~57_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[102]~57_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[102]~55_combout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[117]~58_combout\);

-- Location: LABCELL_X19_Y13_N54
\inst10|Mod1|auto_generated|divider|divider|StageOut[116]~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[116]~93_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_13~33_sumout\ & ( !\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[116]~93_combout\);

-- Location: LABCELL_X19_Y11_N57
\inst10|Mod1|auto_generated|divider|divider|StageOut[116]~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[116]~97_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|StageOut[101]~96_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[101]~96_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[116]~97_combout\);

-- Location: LABCELL_X19_Y13_N57
\inst10|Mod1|auto_generated|divider|divider|StageOut[115]~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[115]~110_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|StageOut[100]~107_combout\ & ( (\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_13~37_sumout\) ) ) # ( !\inst10|Mod1|auto_generated|divider|divider|StageOut[100]~107_combout\ & ( (!\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\inst10|Mod1|auto_generated|divider|divider|op_13~37_sumout\)) # (\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|StageOut[100]~109_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~37_sumout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[100]~109_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[100]~107_combout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[115]~110_combout\);

-- Location: LABCELL_X19_Y13_N3
\inst10|Mod1|auto_generated|divider|divider|StageOut[114]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[114]~11_combout\ = ( !\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_13~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[114]~11_combout\);

-- Location: LABCELL_X20_Y11_N15
\inst10|Mod1|auto_generated|divider|divider|StageOut[114]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[114]~14_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|StageOut[99]~13_combout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[99]~13_combout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[114]~14_combout\);

-- Location: LABCELL_X19_Y11_N24
\inst10|Mod1|auto_generated|divider|divider|StageOut[113]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[113]~25_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|StageOut[98]~24_combout\ ) ) # ( 
-- !\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_13~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[98]~24_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[113]~25_combout\);

-- Location: LABCELL_X20_Y11_N57
\inst10|Mod1|auto_generated|divider|divider|StageOut[112]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[112]~34_combout\ = ( \inst3|current_score[5]~DUPLICATE_q\ & ( (\inst10|Mod1|auto_generated|divider|divider|op_13~13_sumout\) # (\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\) ) ) # ( 
-- !\inst3|current_score[5]~DUPLICATE_q\ & ( (!\inst10|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & \inst10|Mod1|auto_generated|divider|divider|op_13~13_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	dataf => \inst3|ALT_INV_current_score[5]~DUPLICATE_q\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[112]~34_combout\);

-- Location: LABCELL_X19_Y12_N0
\inst10|Mod1|auto_generated|divider|divider|op_3~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_3~50_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_3~50_cout\);

-- Location: LABCELL_X19_Y12_N3
\inst10|Mod1|auto_generated|divider|divider|op_3~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_3~45_sumout\ = SUM(( \inst3|current_score\(3) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_3~50_cout\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_3~46\ = CARRY(( \inst3|current_score\(3) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_3~50_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_current_score\(3),
	cin => \inst10|Mod1|auto_generated|divider|divider|op_3~50_cout\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_3~45_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_3~46\);

-- Location: LABCELL_X19_Y12_N6
\inst10|Mod1|auto_generated|divider|divider|op_3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_3~5_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_14~5_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (!\inst3|current_score\(4))) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_3~46\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_3~6\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_14~5_sumout\))) # (\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (!\inst3|current_score\(4))) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_3~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_current_score\(4),
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_3~46\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_3~5_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_3~6\);

-- Location: LABCELL_X19_Y12_N9
\inst10|Mod1|auto_generated|divider|divider|op_3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_3~17_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_14~17_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|StageOut[112]~34_combout\)) ) + ( GND ) + ( \inst10|Mod1|auto_generated|divider|divider|op_3~6\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_3~18\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_14~17_sumout\))) # (\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ 
-- & (\inst10|Mod1|auto_generated|divider|divider|StageOut[112]~34_combout\)) ) + ( GND ) + ( \inst10|Mod1|auto_generated|divider|divider|op_3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[112]~34_combout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_3~6\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_3~17_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_3~18\);

-- Location: LABCELL_X19_Y12_N12
\inst10|Mod1|auto_generated|divider|divider|op_3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_3~13_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_14~13_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|StageOut[113]~25_combout\)) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_3~18\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_3~14\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_14~13_sumout\))) # (\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ 
-- & (\inst10|Mod1|auto_generated|divider|divider|StageOut[113]~25_combout\)) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[113]~25_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_3~18\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_3~13_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_3~14\);

-- Location: LABCELL_X19_Y12_N15
\inst10|Mod1|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_14~9_sumout\)))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[114]~14_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[114]~11_combout\))) ) + ( VCC ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_3~14\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_3~10\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_14~9_sumout\)))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[114]~14_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[114]~11_combout\))) ) + ( VCC ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[114]~11_combout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[114]~14_combout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_3~14\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_3~10\);

-- Location: LABCELL_X19_Y12_N18
\inst10|Mod1|auto_generated|divider|divider|op_3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_3~41_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_14~41_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|StageOut[115]~110_combout\)) ) + ( GND ) + ( \inst10|Mod1|auto_generated|divider|divider|op_3~10\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_3~42\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_14~41_sumout\))) # (\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ 
-- & (\inst10|Mod1|auto_generated|divider|divider|StageOut[115]~110_combout\)) ) + ( GND ) + ( \inst10|Mod1|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[115]~110_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_3~10\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_3~41_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_3~42\);

-- Location: LABCELL_X19_Y12_N21
\inst10|Mod1|auto_generated|divider|divider|op_3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_3~37_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|op_14~37_sumout\)) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[116]~97_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[116]~93_combout\)))) ) + ( GND ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_3~42\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_3~38\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|op_14~37_sumout\)) # (\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\inst10|Mod1|auto_generated|divider|divider|StageOut[116]~97_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[116]~93_combout\)))) ) + ( GND ) + ( \inst10|Mod1|auto_generated|divider|divider|op_3~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[116]~93_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[116]~97_combout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_3~42\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_3~37_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_3~38\);

-- Location: LABCELL_X19_Y12_N24
\inst10|Mod1|auto_generated|divider|divider|op_3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_3~25_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_14~25_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|StageOut[117]~58_combout\)) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_3~38\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_3~26\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_14~25_sumout\))) # (\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ 
-- & (\inst10|Mod1|auto_generated|divider|divider|StageOut[117]~58_combout\)) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_3~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[117]~58_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_3~38\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_3~25_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_3~26\);

-- Location: LABCELL_X19_Y12_N27
\inst10|Mod1|auto_generated|divider|divider|op_3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_3~21_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_14~21_sumout\)))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[118]~46_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[118]~42_combout\))) ) + ( VCC ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_3~26\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_3~22\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_14~21_sumout\)))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[118]~46_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[118]~42_combout\))) ) + ( VCC ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[118]~42_combout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[118]~46_combout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_3~26\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_3~21_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_3~22\);

-- Location: LABCELL_X19_Y12_N30
\inst10|Mod1|auto_generated|divider|divider|op_3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_3~33_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_14~33_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|StageOut[119]~85_combout\)) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_3~22\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_3~34\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_14~33_sumout\))) # (\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ 
-- & (\inst10|Mod1|auto_generated|divider|divider|StageOut[119]~85_combout\)) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[119]~85_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_3~22\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_3~33_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_3~34\);

-- Location: LABCELL_X19_Y12_N33
\inst10|Mod1|auto_generated|divider|divider|op_3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_3~29_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|op_14~29_sumout\)) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[120]~72_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[120]~67_combout\)))) ) + ( VCC ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_3~34\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_3~30\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|op_14~29_sumout\)) # (\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\inst10|Mod1|auto_generated|divider|divider|StageOut[120]~72_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[120]~67_combout\)))) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[120]~67_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[120]~72_combout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_3~34\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_3~29_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_3~30\);

-- Location: LABCELL_X19_Y12_N36
\inst10|Mod1|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Mod1|auto_generated|divider|divider|op_3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Mod1|auto_generated|divider|divider|op_3~30\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: LABCELL_X19_Y10_N6
\inst10|Mod1|auto_generated|divider|divider|StageOut[135]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[135]~66_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_14~29_sumout\ & ( !\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[135]~66_combout\);

-- Location: LABCELL_X19_Y10_N3
\inst10|Mod1|auto_generated|divider|divider|StageOut[135]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[135]~73_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ( (\inst10|Mod1|auto_generated|divider|divider|StageOut[120]~72_combout\) # 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[120]~67_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[120]~67_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[120]~72_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[135]~73_combout\);

-- Location: MLABCELL_X18_Y13_N3
\inst10|Mod1|auto_generated|divider|divider|StageOut[134]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[134]~81_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_14~33_sumout\ & ( !\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[134]~81_combout\);

-- Location: MLABCELL_X18_Y10_N48
\inst10|Mod1|auto_generated|divider|divider|StageOut[134]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[134]~86_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|StageOut[119]~85_combout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[119]~85_combout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[134]~86_combout\);

-- Location: MLABCELL_X18_Y13_N0
\inst10|Mod1|auto_generated|divider|divider|StageOut[133]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[133]~47_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|StageOut[118]~46_combout\ & ( (\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_14~21_sumout\) ) ) # ( !\inst10|Mod1|auto_generated|divider|divider|StageOut[118]~46_combout\ & ( (!\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- ((\inst10|Mod1|auto_generated|divider|divider|op_14~21_sumout\))) # (\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|StageOut[118]~42_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[118]~42_combout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[118]~46_combout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[133]~47_combout\);

-- Location: MLABCELL_X18_Y13_N9
\inst10|Mod1|auto_generated|divider|divider|StageOut[132]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[132]~54_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_14~25_sumout\ & ( !\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[132]~54_combout\);

-- Location: MLABCELL_X18_Y10_N51
\inst10|Mod1|auto_generated|divider|divider|StageOut[132]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[132]~59_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|StageOut[117]~58_combout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[117]~58_combout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[132]~59_combout\);

-- Location: MLABCELL_X18_Y13_N54
\inst10|Mod1|auto_generated|divider|divider|StageOut[131]~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[131]~98_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_14~37_sumout\ & ( (!\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\) # 
-- ((\inst10|Mod1|auto_generated|divider|divider|StageOut[116]~97_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[116]~93_combout\)) ) ) # ( !\inst10|Mod1|auto_generated|divider|divider|op_14~37_sumout\ & ( 
-- (\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|StageOut[116]~97_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[116]~93_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[116]~93_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[116]~97_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[131]~98_combout\);

-- Location: MLABCELL_X18_Y13_N51
\inst10|Mod1|auto_generated|divider|divider|StageOut[130]~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[130]~106_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_14~41_sumout\ & ( !\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[130]~106_combout\);

-- Location: MLABCELL_X18_Y9_N36
\inst10|Mod1|auto_generated|divider|divider|StageOut[130]~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[130]~111_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|StageOut[115]~110_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[115]~110_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[130]~111_combout\);

-- Location: LABCELL_X20_Y11_N18
\inst10|Mod1|auto_generated|divider|divider|StageOut[129]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[129]~15_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_14~9_sumout\ & ( ((!\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\) # 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[114]~11_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[114]~14_combout\) ) ) # ( !\inst10|Mod1|auto_generated|divider|divider|op_14~9_sumout\ & ( 
-- (\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|StageOut[114]~11_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[114]~14_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001111000000110000111111110011111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[114]~14_combout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[114]~11_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[129]~15_combout\);

-- Location: LABCELL_X19_Y11_N42
\inst10|Mod1|auto_generated|divider|divider|StageOut[128]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[128]~23_combout\ = ( !\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_14~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[128]~23_combout\);

-- Location: LABCELL_X19_Y11_N27
\inst10|Mod1|auto_generated|divider|divider|StageOut[128]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[128]~26_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|StageOut[113]~25_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[113]~25_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[128]~26_combout\);

-- Location: LABCELL_X19_Y11_N6
\inst10|Mod1|auto_generated|divider|divider|StageOut[127]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[127]~35_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|StageOut[112]~34_combout\ ) ) # ( 
-- !\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_14~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[112]~34_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[127]~35_combout\);

-- Location: MLABCELL_X18_Y10_N42
\inst10|Mod1|auto_generated|divider|divider|StageOut[126]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[126]~3_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ( !\inst3|current_score\(4) ) ) # ( !\inst10|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_14~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	datad => \inst3|ALT_INV_current_score\(4),
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[126]~3_combout\);

-- Location: LABCELL_X19_Y10_N12
\inst10|Mod1|auto_generated|divider|divider|op_4~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_4~54_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_4~54_cout\);

-- Location: LABCELL_X19_Y10_N15
\inst10|Mod1|auto_generated|divider|divider|op_4~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_4~49_sumout\ = SUM(( \inst3|current_score[2]~DUPLICATE_q\ ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_4~54_cout\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_4~50\ = CARRY(( \inst3|current_score[2]~DUPLICATE_q\ ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_4~54_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_current_score[2]~DUPLICATE_q\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_4~54_cout\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_4~49_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_4~50\);

-- Location: LABCELL_X19_Y10_N18
\inst10|Mod1|auto_generated|divider|divider|op_4~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_4~45_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_3~45_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst3|current_score\(3))) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_4~50\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_4~46\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_3~45_sumout\))) # (\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst3|current_score\(3))) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_4~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_current_score\(3),
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_4~50\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_4~45_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_4~46\);

-- Location: LABCELL_X19_Y10_N21
\inst10|Mod1|auto_generated|divider|divider|op_4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_4~5_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_3~5_sumout\))) # (\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ 
-- & (\inst10|Mod1|auto_generated|divider|divider|StageOut[126]~3_combout\)) ) + ( GND ) + ( \inst10|Mod1|auto_generated|divider|divider|op_4~46\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_4~6\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_3~5_sumout\))) # (\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[126]~3_combout\)) ) + ( GND ) + ( \inst10|Mod1|auto_generated|divider|divider|op_4~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[126]~3_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_4~46\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_4~5_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_4~6\);

-- Location: LABCELL_X19_Y10_N24
\inst10|Mod1|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_3~17_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|StageOut[127]~35_combout\)) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_4~6\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_4~18\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_3~17_sumout\))) # (\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[127]~35_combout\)) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[127]~35_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_4~6\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_4~18\);

-- Location: LABCELL_X19_Y10_N27
\inst10|Mod1|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|op_3~13_sumout\)) # (\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ 
-- & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[128]~26_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[128]~23_combout\)))) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_4~18\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_4~14\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|op_3~13_sumout\)) # (\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\inst10|Mod1|auto_generated|divider|divider|StageOut[128]~26_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[128]~23_combout\)))) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[128]~23_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[128]~26_combout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_4~18\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_4~14\);

-- Location: LABCELL_X19_Y10_N30
\inst10|Mod1|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_3~9_sumout\))) # (\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ 
-- & (\inst10|Mod1|auto_generated|divider|divider|StageOut[129]~15_combout\)) ) + ( GND ) + ( \inst10|Mod1|auto_generated|divider|divider|op_4~14\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_4~10\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_3~9_sumout\))) # (\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[129]~15_combout\)) ) + ( GND ) + ( \inst10|Mod1|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[129]~15_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_4~14\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_4~10\);

-- Location: LABCELL_X19_Y10_N33
\inst10|Mod1|auto_generated|divider|divider|op_4~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_4~41_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_3~41_sumout\)))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[130]~111_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[130]~106_combout\))) ) + ( GND ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_4~10\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_4~42\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_3~41_sumout\)))) # (\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ 
-- & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[130]~111_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[130]~106_combout\))) ) + ( GND ) + ( \inst10|Mod1|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[130]~106_combout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[130]~111_combout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_4~10\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_4~41_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_4~42\);

-- Location: LABCELL_X19_Y10_N36
\inst10|Mod1|auto_generated|divider|divider|op_4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_4~37_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_3~37_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|StageOut[131]~98_combout\)) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_4~42\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_4~38\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_3~37_sumout\))) # (\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[131]~98_combout\)) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_4~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[131]~98_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_4~42\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_4~37_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_4~38\);

-- Location: LABCELL_X19_Y10_N39
\inst10|Mod1|auto_generated|divider|divider|op_4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_4~25_sumout\ = SUM(( VCC ) + ( (!\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_3~25_sumout\)))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[132]~59_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[132]~54_combout\))) ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_4~38\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_4~26\ = CARRY(( VCC ) + ( (!\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_3~25_sumout\)))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[132]~59_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[132]~54_combout\))) ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_4~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[132]~54_combout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[132]~59_combout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_4~38\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_4~25_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_4~26\);

-- Location: LABCELL_X19_Y10_N42
\inst10|Mod1|auto_generated|divider|divider|op_4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_4~21_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_3~21_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|StageOut[133]~47_combout\)) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_4~26\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_4~22\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_3~21_sumout\))) # (\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[133]~47_combout\)) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[133]~47_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_4~26\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_4~21_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_4~22\);

-- Location: LABCELL_X19_Y10_N45
\inst10|Mod1|auto_generated|divider|divider|op_4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_4~33_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_3~33_sumout\)))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[134]~86_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[134]~81_combout\))) ) + ( VCC ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_4~22\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_4~34\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_3~33_sumout\)))) # (\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ 
-- & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[134]~86_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[134]~81_combout\))) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[134]~81_combout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[134]~86_combout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_4~22\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_4~33_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_4~34\);

-- Location: LABCELL_X19_Y10_N48
\inst10|Mod1|auto_generated|divider|divider|op_4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_4~29_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_3~29_sumout\)))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[135]~73_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[135]~66_combout\))) ) + ( VCC ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_4~34\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_4~30\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_3~29_sumout\)))) # (\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ 
-- & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[135]~73_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[135]~66_combout\))) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[135]~66_combout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[135]~73_combout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_4~34\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_4~29_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_4~30\);

-- Location: LABCELL_X19_Y10_N51
\inst10|Mod1|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Mod1|auto_generated|divider|divider|op_4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Mod1|auto_generated|divider|divider|op_4~30\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: LABCELL_X20_Y10_N54
\inst10|Mod1|auto_generated|divider|divider|StageOut[150]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[150]~65_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_3~29_sumout\ & ( !\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[150]~65_combout\);

-- Location: LABCELL_X20_Y10_N0
\inst10|Mod1|auto_generated|divider|divider|StageOut[150]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[150]~74_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ( (\inst10|Mod1|auto_generated|divider|divider|StageOut[135]~66_combout\) # 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[135]~73_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[135]~73_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[135]~66_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[150]~74_combout\);

-- Location: LABCELL_X19_Y12_N54
\inst10|Mod1|auto_generated|divider|divider|StageOut[149]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[149]~87_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_3~33_sumout\ & ( ((!\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\) # 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[134]~86_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[134]~81_combout\) ) ) # ( !\inst10|Mod1|auto_generated|divider|divider|op_3~33_sumout\ & ( 
-- (\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|StageOut[134]~86_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[134]~81_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111111111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[134]~81_combout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[134]~86_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[149]~87_combout\);

-- Location: LABCELL_X19_Y12_N42
\inst10|Mod1|auto_generated|divider|divider|StageOut[148]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[148]~41_combout\ = (\inst10|Mod1|auto_generated|divider|divider|op_3~21_sumout\ & !\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[148]~41_combout\);

-- Location: MLABCELL_X18_Y10_N27
\inst10|Mod1|auto_generated|divider|divider|StageOut[148]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[148]~48_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|StageOut[133]~47_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[133]~47_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[148]~48_combout\);

-- Location: LABCELL_X19_Y12_N57
\inst10|Mod1|auto_generated|divider|divider|StageOut[147]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[147]~60_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_3~25_sumout\ & ( ((!\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\) # 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[132]~59_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[132]~54_combout\) ) ) # ( !\inst10|Mod1|auto_generated|divider|divider|op_3~25_sumout\ & ( 
-- (\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|StageOut[132]~59_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[132]~54_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[132]~54_combout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[132]~59_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[147]~60_combout\);

-- Location: MLABCELL_X18_Y9_N18
\inst10|Mod1|auto_generated|divider|divider|StageOut[146]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[146]~92_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_3~37_sumout\ & ( !\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[146]~92_combout\);

-- Location: MLABCELL_X18_Y9_N21
\inst10|Mod1|auto_generated|divider|divider|StageOut[146]~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[146]~99_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|StageOut[131]~98_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[131]~98_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[146]~99_combout\);

-- Location: MLABCELL_X18_Y9_N57
\inst10|Mod1|auto_generated|divider|divider|StageOut[145]~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[145]~112_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ( (\inst10|Mod1|auto_generated|divider|divider|StageOut[130]~106_combout\) # 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[130]~111_combout\) ) ) # ( !\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_3~41_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[130]~111_combout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[130]~106_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[145]~112_combout\);

-- Location: LABCELL_X20_Y11_N33
\inst10|Mod1|auto_generated|divider|divider|StageOut[144]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[144]~10_combout\ = ( !\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_3~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[144]~10_combout\);

-- Location: LABCELL_X20_Y11_N21
\inst10|Mod1|auto_generated|divider|divider|StageOut[144]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[144]~16_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|StageOut[129]~15_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[129]~15_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[144]~16_combout\);

-- Location: LABCELL_X19_Y11_N0
\inst10|Mod1|auto_generated|divider|divider|StageOut[143]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[143]~27_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_3~13_sumout\ & ( ((!\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\) # 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[128]~26_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[128]~23_combout\) ) ) # ( !\inst10|Mod1|auto_generated|divider|divider|op_3~13_sumout\ & ( 
-- (\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|StageOut[128]~26_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[128]~23_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001111000000110000111111110011111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[128]~23_combout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[128]~26_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[143]~27_combout\);

-- Location: MLABCELL_X18_Y10_N3
\inst10|Mod1|auto_generated|divider|divider|StageOut[142]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[142]~33_combout\ = ( !\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_3~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[142]~33_combout\);

-- Location: LABCELL_X19_Y11_N39
\inst10|Mod1|auto_generated|divider|divider|StageOut[142]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[142]~36_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|StageOut[127]~35_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[127]~35_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[142]~36_combout\);

-- Location: MLABCELL_X18_Y10_N45
\inst10|Mod1|auto_generated|divider|divider|StageOut[141]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[141]~4_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|StageOut[126]~3_combout\ ) ) # ( 
-- !\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_3~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[126]~3_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[141]~4_combout\);

-- Location: MLABCELL_X18_Y10_N39
\inst10|Mod1|auto_generated|divider|divider|StageOut[140]~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[140]~118_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst3|current_score\(3) ) ) # ( !\inst10|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_3~45_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_current_score\(3),
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[140]~118_combout\);

-- Location: LABCELL_X20_Y10_N6
\inst10|Mod1|auto_generated|divider|divider|op_5~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_5~58_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_5~58_cout\);

-- Location: LABCELL_X20_Y10_N9
\inst10|Mod1|auto_generated|divider|divider|op_5~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_5~53_sumout\ = SUM(( \inst3|current_score\(1) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_5~58_cout\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_5~54\ = CARRY(( \inst3|current_score\(1) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_5~58_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_current_score\(1),
	cin => \inst10|Mod1|auto_generated|divider|divider|op_5~58_cout\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_5~53_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_5~54\);

-- Location: LABCELL_X20_Y10_N12
\inst10|Mod1|auto_generated|divider|divider|op_5~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_5~49_sumout\ = SUM(( VCC ) + ( (!\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_4~49_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (\inst3|current_score\(2))) ) + ( \inst10|Mod1|auto_generated|divider|divider|op_5~54\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_5~50\ = CARRY(( VCC ) + ( (!\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_4~49_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (\inst3|current_score\(2))) ) + ( \inst10|Mod1|auto_generated|divider|divider|op_5~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000000110000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_current_score\(2),
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~49_sumout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_5~54\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_5~49_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_5~50\);

-- Location: LABCELL_X20_Y10_N15
\inst10|Mod1|auto_generated|divider|divider|op_5~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_5~45_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_4~45_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|StageOut[140]~118_combout\)) ) + ( GND ) + ( \inst10|Mod1|auto_generated|divider|divider|op_5~50\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_5~46\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_4~45_sumout\))) # (\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[140]~118_combout\)) ) + ( GND ) + ( \inst10|Mod1|auto_generated|divider|divider|op_5~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[140]~118_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_5~50\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_5~45_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_5~46\);

-- Location: LABCELL_X20_Y10_N18
\inst10|Mod1|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_4~5_sumout\))) # (\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (\inst10|Mod1|auto_generated|divider|divider|StageOut[141]~4_combout\)) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_5~46\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_5~6\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_4~5_sumout\))) # (\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[141]~4_combout\)) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_5~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[141]~4_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_5~46\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_5~6\);

-- Location: LABCELL_X20_Y10_N21
\inst10|Mod1|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_4~17_sumout\)))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[142]~36_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[142]~33_combout\))) ) + ( VCC ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_5~6\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_4~17_sumout\)))) # (\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[142]~36_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[142]~33_combout\))) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[142]~33_combout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[142]~36_combout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_5~6\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X20_Y10_N24
\inst10|Mod1|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_4~13_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|StageOut[143]~27_combout\)) ) + ( GND ) + ( \inst10|Mod1|auto_generated|divider|divider|op_5~18\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_5~14\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_4~13_sumout\))) # (\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[143]~27_combout\)) ) + ( GND ) + ( \inst10|Mod1|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[143]~27_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_5~18\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X20_Y10_N27
\inst10|Mod1|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|op_4~9_sumout\)) # (\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\inst10|Mod1|auto_generated|divider|divider|StageOut[144]~16_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[144]~10_combout\)))) ) + ( GND ) + ( \inst10|Mod1|auto_generated|divider|divider|op_5~14\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_5~10\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|op_4~9_sumout\)) # (\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\inst10|Mod1|auto_generated|divider|divider|StageOut[144]~16_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[144]~10_combout\)))) ) + ( GND ) + ( \inst10|Mod1|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[144]~10_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[144]~16_combout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_5~14\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X20_Y10_N30
\inst10|Mod1|auto_generated|divider|divider|op_5~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_5~41_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_4~41_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|StageOut[145]~112_combout\)) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_5~10\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_5~42\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_4~41_sumout\))) # (\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[145]~112_combout\)) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[145]~112_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_5~10\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_5~41_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_5~42\);

-- Location: LABCELL_X20_Y10_N33
\inst10|Mod1|auto_generated|divider|divider|op_5~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_5~37_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_4~37_sumout\)))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[146]~99_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[146]~92_combout\))) ) + ( VCC ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_5~42\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_5~38\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_4~37_sumout\)))) # (\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[146]~99_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[146]~92_combout\))) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_5~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[146]~92_combout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[146]~99_combout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_5~42\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_5~37_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_5~38\);

-- Location: LABCELL_X20_Y10_N36
\inst10|Mod1|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( VCC ) + ( (!\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_4~25_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|StageOut[147]~60_combout\)) ) + ( \inst10|Mod1|auto_generated|divider|divider|op_5~38\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_5~26\ = CARRY(( VCC ) + ( (!\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_4~25_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|StageOut[147]~60_combout\)) ) + ( \inst10|Mod1|auto_generated|divider|divider|op_5~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[147]~60_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_5~38\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_5~26\);

-- Location: LABCELL_X20_Y10_N39
\inst10|Mod1|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_4~21_sumout\)))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[148]~48_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[148]~41_combout\))) ) + ( VCC ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_5~26\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_5~22\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_4~21_sumout\)))) # (\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[148]~48_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[148]~41_combout\))) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[148]~41_combout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[148]~48_combout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_5~26\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_5~22\);

-- Location: LABCELL_X20_Y10_N42
\inst10|Mod1|auto_generated|divider|divider|op_5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_5~33_sumout\ = SUM(( VCC ) + ( (!\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_4~33_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|StageOut[149]~87_combout\)) ) + ( \inst10|Mod1|auto_generated|divider|divider|op_5~22\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_5~34\ = CARRY(( VCC ) + ( (!\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_4~33_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|StageOut[149]~87_combout\)) ) + ( \inst10|Mod1|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[149]~87_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_5~22\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_5~33_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_5~34\);

-- Location: LABCELL_X20_Y10_N45
\inst10|Mod1|auto_generated|divider|divider|op_5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_5~29_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_4~29_sumout\)))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[150]~74_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[150]~65_combout\))) ) + ( VCC ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_5~34\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_5~30\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_4~29_sumout\)))) # (\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[150]~74_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[150]~65_combout\))) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[150]~65_combout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[150]~74_combout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_5~34\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_5~29_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_5~30\);

-- Location: LABCELL_X20_Y10_N48
\inst10|Mod1|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Mod1|auto_generated|divider|divider|op_5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Mod1|auto_generated|divider|divider|op_5~30\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X20_Y10_N3
\inst10|Mod1|auto_generated|divider|divider|StageOut[180]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[180]~63_combout\ = ( !\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_5~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[180]~63_combout\);

-- Location: LABCELL_X19_Y10_N54
\inst10|Mod1|auto_generated|divider|divider|StageOut[165]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[165]~64_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_4~29_sumout\ & ( !\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[165]~64_combout\);

-- Location: LABCELL_X21_Y9_N6
\inst10|Mod1|auto_generated|divider|divider|StageOut[165]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[165]~75_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( (\inst10|Mod1|auto_generated|divider|divider|StageOut[150]~65_combout\) # 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[150]~74_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[150]~74_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[150]~65_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[165]~75_combout\);

-- Location: LABCELL_X19_Y10_N57
\inst10|Mod1|auto_generated|divider|divider|StageOut[164]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[164]~80_combout\ = ( !\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_4~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[164]~80_combout\);

-- Location: LABCELL_X20_Y9_N39
\inst10|Mod1|auto_generated|divider|divider|StageOut[164]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[164]~88_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|StageOut[149]~87_combout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[149]~87_combout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[164]~88_combout\);

-- Location: LABCELL_X19_Y10_N0
\inst10|Mod1|auto_generated|divider|divider|StageOut[163]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[163]~49_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( (\inst10|Mod1|auto_generated|divider|divider|StageOut[148]~41_combout\) # 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[148]~48_combout\) ) ) # ( !\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_4~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[148]~48_combout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[148]~41_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[163]~49_combout\);

-- Location: LABCELL_X19_Y10_N9
\inst10|Mod1|auto_generated|divider|divider|StageOut[162]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[162]~53_combout\ = ( !\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_4~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[162]~53_combout\);

-- Location: MLABCELL_X18_Y10_N30
\inst10|Mod1|auto_generated|divider|divider|StageOut[162]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[162]~61_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|StageOut[147]~60_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[147]~60_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[162]~61_combout\);

-- Location: MLABCELL_X18_Y9_N27
\inst10|Mod1|auto_generated|divider|divider|StageOut[161]~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[161]~100_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( (\inst10|Mod1|auto_generated|divider|divider|StageOut[146]~92_combout\) # 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[146]~99_combout\) ) ) # ( !\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_4~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[146]~99_combout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[146]~92_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[161]~100_combout\);

-- Location: MLABCELL_X18_Y9_N51
\inst10|Mod1|auto_generated|divider|divider|StageOut[160]~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[160]~105_combout\ = ( !\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_4~41_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[160]~105_combout\);

-- Location: MLABCELL_X18_Y9_N54
\inst10|Mod1|auto_generated|divider|divider|StageOut[160]~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[160]~113_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|StageOut[145]~112_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[145]~112_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[160]~113_combout\);

-- Location: LABCELL_X20_Y11_N12
\inst10|Mod1|auto_generated|divider|divider|StageOut[159]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[159]~17_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_4~9_sumout\ & ( ((!\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\) # 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[144]~10_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[144]~16_combout\) ) ) # ( !\inst10|Mod1|auto_generated|divider|divider|op_4~9_sumout\ & ( 
-- (\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|StageOut[144]~10_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[144]~16_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010011000100110001001111011111110111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[144]~16_combout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[144]~10_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[159]~17_combout\);

-- Location: LABCELL_X19_Y11_N36
\inst10|Mod1|auto_generated|divider|divider|StageOut[158]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[158]~22_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_4~13_sumout\ & ( !\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[158]~22_combout\);

-- Location: LABCELL_X20_Y11_N6
\inst10|Mod1|auto_generated|divider|divider|StageOut[158]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[158]~28_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|StageOut[143]~27_combout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[143]~27_combout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[158]~28_combout\);

-- Location: MLABCELL_X18_Y10_N12
\inst10|Mod1|auto_generated|divider|divider|StageOut[157]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[157]~37_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( (\inst10|Mod1|auto_generated|divider|divider|StageOut[142]~36_combout\) # 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[142]~33_combout\) ) ) # ( !\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_4~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[142]~33_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[142]~36_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[157]~37_combout\);

-- Location: MLABCELL_X18_Y10_N9
\inst10|Mod1|auto_generated|divider|divider|StageOut[156]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[156]~2_combout\ = ( !\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_4~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[156]~2_combout\);

-- Location: MLABCELL_X18_Y10_N18
\inst10|Mod1|auto_generated|divider|divider|StageOut[156]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[156]~5_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|StageOut[141]~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[141]~4_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[156]~5_combout\);

-- Location: MLABCELL_X18_Y10_N54
\inst10|Mod1|auto_generated|divider|divider|StageOut[155]~119\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[155]~119_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_4~45_sumout\ & ( (!\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\) # 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[140]~118_combout\) ) ) # ( !\inst10|Mod1|auto_generated|divider|divider|op_4~45_sumout\ & ( (\inst10|Mod1|auto_generated|divider|divider|StageOut[140]~118_combout\ & 
-- \inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[140]~118_combout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[155]~119_combout\);

-- Location: LABCELL_X24_Y10_N42
\inst10|Mod1|auto_generated|divider|divider|StageOut[154]~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[154]~130_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_4~49_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst3|current_score[2]~DUPLICATE_q\ ) ) ) # ( 
-- !\inst10|Mod1|auto_generated|divider|divider|op_4~49_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst3|current_score[2]~DUPLICATE_q\ ) ) ) # ( \inst10|Mod1|auto_generated|divider|divider|op_4~49_sumout\ & ( 
-- !\inst10|Mod1|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_current_score[2]~DUPLICATE_q\,
	datae => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~49_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[154]~130_combout\);

-- Location: LABCELL_X21_Y9_N12
\inst10|Mod1|auto_generated|divider|divider|op_6~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_6~62_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_6~62_cout\);

-- Location: LABCELL_X21_Y9_N15
\inst10|Mod1|auto_generated|divider|divider|op_6~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_6~57_sumout\ = SUM(( \inst3|current_score[0]~DUPLICATE_q\ ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_6~62_cout\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_6~58\ = CARRY(( \inst3|current_score[0]~DUPLICATE_q\ ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_6~62_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_current_score[0]~DUPLICATE_q\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_6~62_cout\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_6~57_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_6~58\);

-- Location: LABCELL_X21_Y9_N18
\inst10|Mod1|auto_generated|divider|divider|op_6~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_6~53_sumout\ = SUM(( VCC ) + ( (!\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_5~53_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (\inst3|current_score\(1))) ) + ( \inst10|Mod1|auto_generated|divider|divider|op_6~58\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_6~54\ = CARRY(( VCC ) + ( (!\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_5~53_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (\inst3|current_score\(1))) ) + ( \inst10|Mod1|auto_generated|divider|divider|op_6~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100000101000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_current_score\(1),
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~53_sumout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_6~58\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_6~53_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_6~54\);

-- Location: LABCELL_X21_Y9_N21
\inst10|Mod1|auto_generated|divider|divider|op_6~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_6~49_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_5~49_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|StageOut[154]~130_combout\)) ) + ( GND ) + ( \inst10|Mod1|auto_generated|divider|divider|op_6~54\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_6~50\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_5~49_sumout\))) # (\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[154]~130_combout\)) ) + ( GND ) + ( \inst10|Mod1|auto_generated|divider|divider|op_6~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[154]~130_combout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~49_sumout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_6~54\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_6~49_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_6~50\);

-- Location: LABCELL_X21_Y9_N24
\inst10|Mod1|auto_generated|divider|divider|op_6~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_6~45_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_5~45_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|StageOut[155]~119_combout\)) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_6~50\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_6~46\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_5~45_sumout\))) # (\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[155]~119_combout\)) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_6~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[155]~119_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_6~50\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_6~45_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_6~46\);

-- Location: LABCELL_X21_Y9_N27
\inst10|Mod1|auto_generated|divider|divider|op_6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_6~5_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_5~5_sumout\)))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[156]~5_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[156]~2_combout\))) ) + ( VCC ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_6~46\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_6~6\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_5~5_sumout\)))) # (\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\inst10|Mod1|auto_generated|divider|divider|StageOut[156]~5_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[156]~2_combout\))) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_6~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[156]~2_combout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[156]~5_combout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_6~46\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_6~5_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_6~6\);

-- Location: LABCELL_X21_Y9_N30
\inst10|Mod1|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( GND ) + ( (!\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_5~17_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|StageOut[157]~37_combout\)) ) + ( \inst10|Mod1|auto_generated|divider|divider|op_6~6\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_6~18\ = CARRY(( GND ) + ( (!\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_5~17_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|StageOut[157]~37_combout\)) ) + ( \inst10|Mod1|auto_generated|divider|divider|op_6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[157]~37_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_6~6\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X21_Y9_N33
\inst10|Mod1|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_5~13_sumout\)))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[158]~28_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[158]~22_combout\))) ) + ( GND ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_6~18\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_6~14\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_5~13_sumout\)))) # (\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ 
-- & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[158]~28_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[158]~22_combout\))) ) + ( GND ) + ( \inst10|Mod1|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[158]~22_combout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[158]~28_combout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_6~18\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X21_Y9_N36
\inst10|Mod1|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_5~9_sumout\))) # (\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ 
-- & (\inst10|Mod1|auto_generated|divider|divider|StageOut[159]~17_combout\)) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_6~14\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_5~9_sumout\))) # (\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[159]~17_combout\)) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[159]~17_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_6~14\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X21_Y9_N39
\inst10|Mod1|auto_generated|divider|divider|op_6~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_6~41_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_5~41_sumout\)))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[160]~113_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[160]~105_combout\))) ) + ( VCC ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_6~10\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_6~42\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_5~41_sumout\)))) # (\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ 
-- & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[160]~113_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[160]~105_combout\))) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[160]~105_combout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[160]~113_combout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_6~10\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_6~41_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_6~42\);

-- Location: LABCELL_X21_Y9_N42
\inst10|Mod1|auto_generated|divider|divider|op_6~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_6~37_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_5~37_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|StageOut[161]~100_combout\)) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_6~42\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_6~38\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_5~37_sumout\))) # (\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[161]~100_combout\)) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_6~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[161]~100_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_6~42\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_6~37_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_6~38\);

-- Location: LABCELL_X21_Y9_N45
\inst10|Mod1|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_5~25_sumout\)))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[162]~61_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[162]~53_combout\))) ) + ( VCC ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_6~38\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_6~26\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_5~25_sumout\)))) # (\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ 
-- & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[162]~61_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[162]~53_combout\))) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_6~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[162]~53_combout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[162]~61_combout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_6~38\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_6~26\);

-- Location: LABCELL_X21_Y9_N48
\inst10|Mod1|auto_generated|divider|divider|op_6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_6~21_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_5~21_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|StageOut[163]~49_combout\)) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_6~26\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_6~22\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_5~21_sumout\))) # (\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[163]~49_combout\)) ) + ( VCC ) + ( \inst10|Mod1|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[163]~49_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_6~26\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_6~21_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_6~22\);

-- Location: LABCELL_X21_Y9_N51
\inst10|Mod1|auto_generated|divider|divider|op_6~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_6~33_sumout\ = SUM(( VCC ) + ( (!\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_5~33_sumout\)))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[164]~88_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[164]~80_combout\))) ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_6~22\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_6~34\ = CARRY(( VCC ) + ( (!\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_5~33_sumout\)))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[164]~88_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[164]~80_combout\))) ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[164]~80_combout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[164]~88_combout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_6~22\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_6~33_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_6~34\);

-- Location: LABCELL_X21_Y9_N54
\inst10|Mod1|auto_generated|divider|divider|op_6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_6~29_sumout\ = SUM(( VCC ) + ( (!\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|op_5~29_sumout\)) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[165]~75_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[165]~64_combout\)))) ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_6~34\ ))
-- \inst10|Mod1|auto_generated|divider|divider|op_6~30\ = CARRY(( VCC ) + ( (!\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|op_5~29_sumout\)) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[165]~75_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[165]~64_combout\)))) ) + ( 
-- \inst10|Mod1|auto_generated|divider|divider|op_6~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[165]~64_combout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[165]~75_combout\,
	cin => \inst10|Mod1|auto_generated|divider|divider|op_6~34\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_6~29_sumout\,
	cout => \inst10|Mod1|auto_generated|divider|divider|op_6~30\);

-- Location: LABCELL_X21_Y9_N57
\inst10|Mod1|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Mod1|auto_generated|divider|divider|op_6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Mod1|auto_generated|divider|divider|op_6~30\,
	sumout => \inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X20_Y9_N0
\inst10|Mod1|auto_generated|divider|divider|StageOut[180]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[180]~76_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ( (\inst10|Mod1|auto_generated|divider|divider|StageOut[165]~64_combout\) # 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[165]~75_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[165]~75_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[165]~64_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[180]~76_combout\);

-- Location: LABCELL_X20_Y10_N57
\inst10|Mod1|auto_generated|divider|divider|StageOut[179]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[179]~79_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_5~33_sumout\ & ( !\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[179]~79_combout\);

-- Location: LABCELL_X20_Y9_N54
\inst10|Mod1|auto_generated|divider|divider|StageOut[179]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[179]~89_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|StageOut[164]~88_combout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ ) ) # ( 
-- !\inst10|Mod1|auto_generated|divider|divider|StageOut[164]~88_combout\ & ( (\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & \inst10|Mod1|auto_generated|divider|divider|StageOut[164]~80_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[164]~80_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[164]~88_combout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[179]~89_combout\);

-- Location: LABCELL_X20_Y9_N30
\inst10|Mod1|auto_generated|divider|divider|StageOut[178]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[178]~50_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|StageOut[163]~49_combout\ & ( (\inst10|Mod1|auto_generated|divider|divider|op_5~21_sumout\) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\) ) ) # ( !\inst10|Mod1|auto_generated|divider|divider|StageOut[163]~49_combout\ & ( (!\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- \inst10|Mod1|auto_generated|divider|divider|op_5~21_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[163]~49_combout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[178]~50_combout\);

-- Location: LABCELL_X20_Y9_N33
\inst10|Mod1|auto_generated|divider|divider|StageOut[177]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[177]~52_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_5~25_sumout\ & ( !\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[177]~52_combout\);

-- Location: LABCELL_X20_Y9_N42
\inst10|Mod1|auto_generated|divider|divider|StageOut[177]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[177]~62_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|StageOut[162]~53_combout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ ) ) # ( 
-- !\inst10|Mod1|auto_generated|divider|divider|StageOut[162]~53_combout\ & ( (\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & \inst10|Mod1|auto_generated|divider|divider|StageOut[162]~61_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[162]~61_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[162]~53_combout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[177]~62_combout\);

-- Location: LABCELL_X20_Y9_N6
\inst10|Div0|auto_generated|divider|divider|op_8~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_8~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Div0|auto_generated|divider|divider|op_8~22_cout\);

-- Location: LABCELL_X20_Y9_N9
\inst10|Div0|auto_generated|divider|divider|op_8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_8~13_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|op_6~25_sumout\)) # (\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ 
-- & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[177]~62_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[177]~52_combout\)))) ) + ( VCC ) + ( \inst10|Div0|auto_generated|divider|divider|op_8~22_cout\ ))
-- \inst10|Div0|auto_generated|divider|divider|op_8~14\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|op_6~25_sumout\)) # (\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\inst10|Mod1|auto_generated|divider|divider|StageOut[177]~62_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[177]~52_combout\)))) ) + ( VCC ) + ( \inst10|Div0|auto_generated|divider|divider|op_8~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[177]~52_combout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[177]~62_combout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_8~22_cout\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_8~13_sumout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_8~14\);

-- Location: LABCELL_X20_Y9_N12
\inst10|Div0|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_6~21_sumout\))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|StageOut[178]~50_combout\)) ) + ( GND ) + ( \inst10|Div0|auto_generated|divider|divider|op_8~14\ ))
-- \inst10|Div0|auto_generated|divider|divider|op_8~10\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|op_6~21_sumout\))) # (\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[178]~50_combout\)) ) + ( GND ) + ( \inst10|Div0|auto_generated|divider|divider|op_8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[178]~50_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_8~14\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_8~10\);

-- Location: LABCELL_X20_Y9_N15
\inst10|Div0|auto_generated|divider|divider|op_8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_8~17_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_6~33_sumout\)))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[179]~89_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[179]~79_combout\))) ) + ( VCC ) + ( 
-- \inst10|Div0|auto_generated|divider|divider|op_8~10\ ))
-- \inst10|Div0|auto_generated|divider|divider|op_8~18\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_6~33_sumout\)))) # (\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ 
-- & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[179]~89_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[179]~79_combout\))) ) + ( VCC ) + ( \inst10|Div0|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[179]~79_combout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[179]~89_combout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_8~10\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_8~17_sumout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_8~18\);

-- Location: LABCELL_X20_Y9_N18
\inst10|Div0|auto_generated|divider|divider|op_8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_8~5_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_6~29_sumout\)))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[180]~76_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[180]~63_combout\))) ) + ( GND ) + ( 
-- \inst10|Div0|auto_generated|divider|divider|op_8~18\ ))
-- \inst10|Div0|auto_generated|divider|divider|op_8~6\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_6~29_sumout\)))) # (\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\inst10|Mod1|auto_generated|divider|divider|StageOut[180]~76_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[180]~63_combout\))) ) + ( GND ) + ( \inst10|Div0|auto_generated|divider|divider|op_8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[180]~63_combout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[180]~76_combout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_8~18\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_8~5_sumout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_8~6\);

-- Location: LABCELL_X20_Y9_N21
\inst10|Div0|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Div0|auto_generated|divider|divider|op_8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Div0|auto_generated|divider|divider|op_8~6\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: LABCELL_X21_Y9_N0
\inst10|Mod1|auto_generated|divider|divider|StageOut[193]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[193]~40_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_6~21_sumout\ & ( !\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[193]~40_combout\);

-- Location: LABCELL_X20_Y9_N27
\inst10|Mod1|auto_generated|divider|divider|StageOut[193]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[193]~51_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|StageOut[178]~50_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[178]~50_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[193]~51_combout\);

-- Location: LABCELL_X20_Y9_N48
\inst10|Div0|auto_generated|divider|divider|StageOut[15]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|StageOut[15]~20_combout\ = ( \inst10|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \inst10|Div0|auto_generated|divider|divider|op_8~13_sumout\ & ( 
-- (!\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_6~25_sumout\)))) # (\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\inst10|Mod1|auto_generated|divider|divider|StageOut[177]~62_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[177]~52_combout\))) ) ) ) # ( !\inst10|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( 
-- \inst10|Div0|auto_generated|divider|divider|op_8~13_sumout\ ) ) # ( \inst10|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( !\inst10|Div0|auto_generated|divider|divider|op_8~13_sumout\ & ( 
-- (!\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_6~25_sumout\)))) # (\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\inst10|Mod1|auto_generated|divider|divider|StageOut[177]~62_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[177]~52_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000111010011111111111111111111110001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[177]~52_combout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[177]~62_combout\,
	datae => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	combout => \inst10|Div0|auto_generated|divider|divider|StageOut[15]~20_combout\);

-- Location: MLABCELL_X18_Y9_N45
\inst10|Mod1|auto_generated|divider|divider|StageOut[176]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[176]~91_combout\ = ( !\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_5~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[176]~91_combout\);

-- Location: MLABCELL_X18_Y9_N24
\inst10|Mod1|auto_generated|divider|divider|StageOut[176]~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[176]~101_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|StageOut[161]~100_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[161]~100_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[176]~101_combout\);

-- Location: LABCELL_X19_Y9_N0
\inst10|Div0|auto_generated|divider|divider|op_9~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_9~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Div0|auto_generated|divider|divider|op_9~26_cout\);

-- Location: LABCELL_X19_Y9_N3
\inst10|Div0|auto_generated|divider|divider|op_9~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_9~21_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_6~37_sumout\)))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[176]~101_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[176]~91_combout\))) ) + ( VCC ) + ( 
-- \inst10|Div0|auto_generated|divider|divider|op_9~26_cout\ ))
-- \inst10|Div0|auto_generated|divider|divider|op_9~22\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_6~37_sumout\)))) # (\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ 
-- & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[176]~101_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[176]~91_combout\))) ) + ( VCC ) + ( \inst10|Div0|auto_generated|divider|divider|op_9~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[176]~91_combout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[176]~101_combout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_9~26_cout\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_9~21_sumout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_9~22\);

-- Location: LABCELL_X19_Y9_N6
\inst10|Div0|auto_generated|divider|divider|op_9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_9~13_sumout\ = SUM(( \inst10|Div0|auto_generated|divider|divider|StageOut[15]~20_combout\ ) + ( GND ) + ( \inst10|Div0|auto_generated|divider|divider|op_9~22\ ))
-- \inst10|Div0|auto_generated|divider|divider|op_9~14\ = CARRY(( \inst10|Div0|auto_generated|divider|divider|StageOut[15]~20_combout\ ) + ( GND ) + ( \inst10|Div0|auto_generated|divider|divider|op_9~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[15]~20_combout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_9~22\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_9~13_sumout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_9~14\);

-- Location: LABCELL_X19_Y9_N9
\inst10|Div0|auto_generated|divider|divider|op_9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_9~9_sumout\ = SUM(( (!\inst10|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\inst10|Div0|auto_generated|divider|divider|op_8~9_sumout\)))) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[193]~51_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[193]~40_combout\))) ) + ( VCC ) + ( 
-- \inst10|Div0|auto_generated|divider|divider|op_9~14\ ))
-- \inst10|Div0|auto_generated|divider|divider|op_9~10\ = CARRY(( (!\inst10|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\inst10|Div0|auto_generated|divider|divider|op_8~9_sumout\)))) # (\inst10|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (((\inst10|Mod1|auto_generated|divider|divider|StageOut[193]~51_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[193]~40_combout\))) ) + ( VCC ) + ( \inst10|Div0|auto_generated|divider|divider|op_9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[193]~40_combout\,
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[193]~51_combout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_9~14\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_9~9_sumout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_9~10\);

-- Location: LABCELL_X21_Y9_N9
\inst10|Mod1|auto_generated|divider|divider|StageOut[195]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[195]~77_combout\ = ( !\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_6~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[195]~77_combout\);

-- Location: LABCELL_X20_Y9_N57
\inst10|Mod1|auto_generated|divider|divider|StageOut[195]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[195]~78_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|StageOut[180]~63_combout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ ) ) # ( 
-- !\inst10|Mod1|auto_generated|divider|divider|StageOut[180]~63_combout\ & ( (\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & \inst10|Mod1|auto_generated|divider|divider|StageOut[180]~76_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[180]~76_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[180]~63_combout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[195]~78_combout\);

-- Location: LABCELL_X19_Y9_N54
\inst10|Div0|auto_generated|divider|divider|StageOut[17]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|StageOut[17]~35_combout\ = ( \inst10|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \inst10|Div0|auto_generated|divider|divider|op_8~17_sumout\ & ( 
-- (!\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_6~33_sumout\)))) # (\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\inst10|Mod1|auto_generated|divider|divider|StageOut[179]~89_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[179]~79_combout\))) ) ) ) # ( !\inst10|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( 
-- \inst10|Div0|auto_generated|divider|divider|op_8~17_sumout\ ) ) # ( \inst10|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( !\inst10|Div0|auto_generated|divider|divider|op_8~17_sumout\ & ( 
-- (!\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_6~33_sumout\)))) # (\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\inst10|Mod1|auto_generated|divider|divider|StageOut[179]~89_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[179]~79_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001101010011111111111111111111110011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[179]~79_combout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[179]~89_combout\,
	datae => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	combout => \inst10|Div0|auto_generated|divider|divider|StageOut[17]~35_combout\);

-- Location: LABCELL_X19_Y9_N12
\inst10|Div0|auto_generated|divider|divider|op_9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_9~17_sumout\ = SUM(( \inst10|Div0|auto_generated|divider|divider|StageOut[17]~35_combout\ ) + ( GND ) + ( \inst10|Div0|auto_generated|divider|divider|op_9~10\ ))
-- \inst10|Div0|auto_generated|divider|divider|op_9~18\ = CARRY(( \inst10|Div0|auto_generated|divider|divider|StageOut[17]~35_combout\ ) + ( GND ) + ( \inst10|Div0|auto_generated|divider|divider|op_9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~35_combout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_9~10\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_9~17_sumout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_9~18\);

-- Location: LABCELL_X19_Y9_N15
\inst10|Div0|auto_generated|divider|divider|op_9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_9~6_cout\ = CARRY(( (!\inst10|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\inst10|Div0|auto_generated|divider|divider|op_8~5_sumout\)))) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[195]~78_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[195]~77_combout\))) ) + ( VCC ) + ( 
-- \inst10|Div0|auto_generated|divider|divider|op_9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[195]~77_combout\,
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[195]~78_combout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_9~18\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_9~6_cout\);

-- Location: LABCELL_X19_Y9_N18
\inst10|Div0|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Div0|auto_generated|divider|divider|op_9~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Div0|auto_generated|divider|divider|op_9~6_cout\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: LABCELL_X19_Y9_N27
\inst10|Div0|auto_generated|divider|divider|StageOut[22]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|StageOut[22]~16_combout\ = ( !\inst10|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( \inst10|Div0|auto_generated|divider|divider|op_9~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	dataf => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \inst10|Div0|auto_generated|divider|divider|StageOut[22]~16_combout\);

-- Location: LABCELL_X20_Y9_N24
\inst10|Div0|auto_generated|divider|divider|StageOut[17]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|StageOut[17]~23_combout\ = ( \inst10|Div0|auto_generated|divider|divider|op_8~17_sumout\ & ( !\inst10|Div0|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	combout => \inst10|Div0|auto_generated|divider|divider|StageOut[17]~23_combout\);

-- Location: LABCELL_X20_Y9_N45
\inst10|Div0|auto_generated|divider|divider|StageOut[17]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|StageOut[17]~24_combout\ = ( \inst10|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( (!\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\inst10|Mod1|auto_generated|divider|divider|op_6~33_sumout\)))) # (\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[179]~79_combout\)) # 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[179]~89_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011010111110011001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[179]~89_combout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[179]~79_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \inst10|Div0|auto_generated|divider|divider|StageOut[17]~24_combout\);

-- Location: LABCELL_X20_Y9_N3
\inst10|Div0|auto_generated|divider|divider|StageOut[16]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|StageOut[16]~17_combout\ = ( \inst10|Div0|auto_generated|divider|divider|op_8~9_sumout\ & ( ((!\inst10|Div0|auto_generated|divider|divider|op_8~1_sumout\) # 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[193]~40_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[193]~51_combout\) ) ) # ( !\inst10|Div0|auto_generated|divider|divider|op_8~9_sumout\ & ( 
-- (\inst10|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst10|Mod1|auto_generated|divider|divider|StageOut[193]~40_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[193]~51_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[193]~51_combout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[193]~40_combout\,
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	combout => \inst10|Div0|auto_generated|divider|divider|StageOut[16]~17_combout\);

-- Location: LABCELL_X21_Y9_N3
\inst10|Mod1|auto_generated|divider|divider|StageOut[191]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[191]~90_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_6~37_sumout\ & ( !\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[191]~90_combout\);

-- Location: MLABCELL_X18_Y9_N0
\inst10|Mod1|auto_generated|divider|divider|StageOut[191]~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[191]~102_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ( (\inst10|Mod1|auto_generated|divider|divider|StageOut[176]~91_combout\) # 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[176]~101_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[176]~101_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[176]~91_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[191]~102_combout\);

-- Location: MLABCELL_X18_Y9_N15
\inst10|Mod1|auto_generated|divider|divider|StageOut[175]~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[175]~104_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_5~41_sumout\ & ( !\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[175]~104_combout\);

-- Location: MLABCELL_X18_Y9_N48
\inst10|Mod1|auto_generated|divider|divider|StageOut[175]~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[175]~114_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ( (\inst10|Mod1|auto_generated|divider|divider|StageOut[160]~113_combout\) # 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[160]~105_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[160]~105_combout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[160]~113_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[175]~114_combout\);

-- Location: LABCELL_X19_Y9_N30
\inst10|Div0|auto_generated|divider|divider|op_10~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_10~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Div0|auto_generated|divider|divider|op_10~26_cout\);

-- Location: LABCELL_X19_Y9_N33
\inst10|Div0|auto_generated|divider|divider|op_10~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_10~21_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_6~41_sumout\)))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[175]~114_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[175]~104_combout\))) ) + ( VCC ) + ( 
-- \inst10|Div0|auto_generated|divider|divider|op_10~26_cout\ ))
-- \inst10|Div0|auto_generated|divider|divider|op_10~22\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_6~41_sumout\)))) # (\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ 
-- & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[175]~114_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[175]~104_combout\))) ) + ( VCC ) + ( \inst10|Div0|auto_generated|divider|divider|op_10~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[175]~104_combout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[175]~114_combout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_10~26_cout\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_10~21_sumout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_10~22\);

-- Location: LABCELL_X19_Y9_N36
\inst10|Div0|auto_generated|divider|divider|op_10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_10~17_sumout\ = SUM(( (!\inst10|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\inst10|Div0|auto_generated|divider|divider|op_9~21_sumout\)))) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[191]~102_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[191]~90_combout\))) ) + ( GND ) + ( 
-- \inst10|Div0|auto_generated|divider|divider|op_10~22\ ))
-- \inst10|Div0|auto_generated|divider|divider|op_10~18\ = CARRY(( (!\inst10|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\inst10|Div0|auto_generated|divider|divider|op_9~21_sumout\)))) # (\inst10|Div0|auto_generated|divider|divider|op_9~1_sumout\ 
-- & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[191]~102_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[191]~90_combout\))) ) + ( GND ) + ( \inst10|Div0|auto_generated|divider|divider|op_10~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[191]~90_combout\,
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[191]~102_combout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_10~22\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_10~17_sumout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_10~18\);

-- Location: LABCELL_X19_Y9_N39
\inst10|Div0|auto_generated|divider|divider|op_10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_10~13_sumout\ = SUM(( (!\inst10|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst10|Div0|auto_generated|divider|divider|op_9~13_sumout\))) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst10|Div0|auto_generated|divider|divider|StageOut[15]~20_combout\)) ) + ( VCC ) + ( \inst10|Div0|auto_generated|divider|divider|op_10~18\ ))
-- \inst10|Div0|auto_generated|divider|divider|op_10~14\ = CARRY(( (!\inst10|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst10|Div0|auto_generated|divider|divider|op_9~13_sumout\))) # (\inst10|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\inst10|Div0|auto_generated|divider|divider|StageOut[15]~20_combout\)) ) + ( VCC ) + ( \inst10|Div0|auto_generated|divider|divider|op_10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[15]~20_combout\,
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_10~18\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_10~13_sumout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_10~14\);

-- Location: LABCELL_X19_Y9_N42
\inst10|Div0|auto_generated|divider|divider|op_10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_10~9_sumout\ = SUM(( (!\inst10|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst10|Div0|auto_generated|divider|divider|op_9~9_sumout\))) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst10|Div0|auto_generated|divider|divider|StageOut[16]~17_combout\)) ) + ( GND ) + ( \inst10|Div0|auto_generated|divider|divider|op_10~14\ ))
-- \inst10|Div0|auto_generated|divider|divider|op_10~10\ = CARRY(( (!\inst10|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst10|Div0|auto_generated|divider|divider|op_9~9_sumout\))) # (\inst10|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\inst10|Div0|auto_generated|divider|divider|StageOut[16]~17_combout\)) ) + ( GND ) + ( \inst10|Div0|auto_generated|divider|divider|op_10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~17_combout\,
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_10~14\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_10~9_sumout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_10~10\);

-- Location: LABCELL_X19_Y9_N45
\inst10|Div0|auto_generated|divider|divider|op_10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_10~6_cout\ = CARRY(( (!\inst10|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\inst10|Div0|auto_generated|divider|divider|op_9~17_sumout\)))) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\inst10|Div0|auto_generated|divider|divider|StageOut[17]~24_combout\)) # (\inst10|Div0|auto_generated|divider|divider|StageOut[17]~23_combout\))) ) + ( VCC ) + ( 
-- \inst10|Div0|auto_generated|divider|divider|op_10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~23_combout\,
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~24_combout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_10~10\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_10~6_cout\);

-- Location: LABCELL_X19_Y9_N48
\inst10|Div0|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Div0|auto_generated|divider|divider|op_10~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Div0|auto_generated|divider|divider|op_10~6_cout\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: LABCELL_X20_Y9_N36
\inst10|Div0|auto_generated|divider|divider|StageOut[22]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|StageOut[22]~18_combout\ = ( \inst10|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( \inst10|Div0|auto_generated|divider|divider|StageOut[16]~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~17_combout\,
	dataf => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \inst10|Div0|auto_generated|divider|divider|StageOut[22]~18_combout\);

-- Location: MLABCELL_X18_Y9_N30
\inst10|Div0|auto_generated|divider|divider|StageOut[21]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|StageOut[21]~21_combout\ = ( \inst10|Div0|auto_generated|divider|divider|op_9~13_sumout\ & ( \inst10|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( 
-- \inst10|Div0|auto_generated|divider|divider|StageOut[15]~20_combout\ ) ) ) # ( !\inst10|Div0|auto_generated|divider|divider|op_9~13_sumout\ & ( \inst10|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( 
-- \inst10|Div0|auto_generated|divider|divider|StageOut[15]~20_combout\ ) ) ) # ( \inst10|Div0|auto_generated|divider|divider|op_9~13_sumout\ & ( !\inst10|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[15]~20_combout\,
	datae => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	dataf => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \inst10|Div0|auto_generated|divider|divider|StageOut[21]~21_combout\);

-- Location: MLABCELL_X18_Y9_N42
\inst10|Div0|auto_generated|divider|divider|StageOut[20]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|StageOut[20]~26_combout\ = ( \inst10|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( (\inst10|Mod1|auto_generated|divider|divider|StageOut[191]~102_combout\) # 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[191]~90_combout\) ) ) # ( !\inst10|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( \inst10|Div0|auto_generated|divider|divider|op_9~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[191]~90_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[191]~102_combout\,
	dataf => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \inst10|Div0|auto_generated|divider|divider|StageOut[20]~26_combout\);

-- Location: MLABCELL_X18_Y9_N9
\inst10|Mod1|auto_generated|divider|divider|StageOut[190]~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[190]~103_combout\ = ( !\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_6~41_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[190]~103_combout\);

-- Location: MLABCELL_X18_Y9_N6
\inst10|Mod1|auto_generated|divider|divider|StageOut[190]~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[190]~115_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|StageOut[175]~114_combout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ ) ) # ( 
-- !\inst10|Mod1|auto_generated|divider|divider|StageOut[175]~114_combout\ & ( (\inst10|Mod1|auto_generated|divider|divider|StageOut[175]~104_combout\ & \inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[175]~104_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[175]~114_combout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[190]~115_combout\);

-- Location: LABCELL_X20_Y11_N30
\inst10|Mod1|auto_generated|divider|divider|StageOut[174]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[174]~9_combout\ = (!\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & \inst10|Mod1|auto_generated|divider|divider|op_5~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[174]~9_combout\);

-- Location: LABCELL_X20_Y11_N54
\inst10|Mod1|auto_generated|divider|divider|StageOut[174]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[174]~18_combout\ = (\inst10|Mod1|auto_generated|divider|divider|StageOut[159]~17_combout\ & \inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[159]~17_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[174]~18_combout\);

-- Location: LABCELL_X19_Y8_N36
\inst10|Div0|auto_generated|divider|divider|op_11~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_11~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Div0|auto_generated|divider|divider|op_11~26_cout\);

-- Location: LABCELL_X19_Y8_N39
\inst10|Div0|auto_generated|divider|divider|op_11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_11~9_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_6~9_sumout\)))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[174]~18_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[174]~9_combout\))) ) + ( VCC ) + ( 
-- \inst10|Div0|auto_generated|divider|divider|op_11~26_cout\ ))
-- \inst10|Div0|auto_generated|divider|divider|op_11~10\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_6~9_sumout\)))) # (\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ 
-- & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[174]~18_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[174]~9_combout\))) ) + ( VCC ) + ( \inst10|Div0|auto_generated|divider|divider|op_11~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[174]~9_combout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[174]~18_combout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_11~26_cout\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_11~9_sumout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_11~10\);

-- Location: LABCELL_X19_Y8_N42
\inst10|Div0|auto_generated|divider|divider|op_11~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_11~21_sumout\ = SUM(( (!\inst10|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst10|Div0|auto_generated|divider|divider|op_10~21_sumout\)))) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[190]~115_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[190]~103_combout\))) ) + ( GND ) + ( 
-- \inst10|Div0|auto_generated|divider|divider|op_11~10\ ))
-- \inst10|Div0|auto_generated|divider|divider|op_11~22\ = CARRY(( (!\inst10|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst10|Div0|auto_generated|divider|divider|op_10~21_sumout\)))) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[190]~115_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[190]~103_combout\))) ) + ( GND ) + ( 
-- \inst10|Div0|auto_generated|divider|divider|op_11~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[190]~103_combout\,
	datab => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[190]~115_combout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_11~10\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_11~21_sumout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_11~22\);

-- Location: LABCELL_X19_Y8_N45
\inst10|Div0|auto_generated|divider|divider|op_11~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_11~17_sumout\ = SUM(( (!\inst10|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst10|Div0|auto_generated|divider|divider|op_10~17_sumout\))) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst10|Div0|auto_generated|divider|divider|StageOut[20]~26_combout\)) ) + ( VCC ) + ( \inst10|Div0|auto_generated|divider|divider|op_11~22\ ))
-- \inst10|Div0|auto_generated|divider|divider|op_11~18\ = CARRY(( (!\inst10|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst10|Div0|auto_generated|divider|divider|op_10~17_sumout\))) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst10|Div0|auto_generated|divider|divider|StageOut[20]~26_combout\)) ) + ( VCC ) + ( \inst10|Div0|auto_generated|divider|divider|op_11~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~26_combout\,
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_11~22\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_11~17_sumout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_11~18\);

-- Location: LABCELL_X19_Y8_N48
\inst10|Div0|auto_generated|divider|divider|op_11~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_11~13_sumout\ = SUM(( (!\inst10|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst10|Div0|auto_generated|divider|divider|op_10~13_sumout\))) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst10|Div0|auto_generated|divider|divider|StageOut[21]~21_combout\)) ) + ( GND ) + ( \inst10|Div0|auto_generated|divider|divider|op_11~18\ ))
-- \inst10|Div0|auto_generated|divider|divider|op_11~14\ = CARRY(( (!\inst10|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst10|Div0|auto_generated|divider|divider|op_10~13_sumout\))) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst10|Div0|auto_generated|divider|divider|StageOut[21]~21_combout\)) ) + ( GND ) + ( \inst10|Div0|auto_generated|divider|divider|op_11~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[21]~21_combout\,
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_11~18\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_11~13_sumout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_11~14\);

-- Location: LABCELL_X19_Y8_N51
\inst10|Div0|auto_generated|divider|divider|op_11~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_11~6_cout\ = CARRY(( (!\inst10|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst10|Div0|auto_generated|divider|divider|op_10~9_sumout\)))) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst10|Div0|auto_generated|divider|divider|StageOut[22]~18_combout\)) # (\inst10|Div0|auto_generated|divider|divider|StageOut[22]~16_combout\))) ) + ( VCC ) + ( 
-- \inst10|Div0|auto_generated|divider|divider|op_11~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[22]~16_combout\,
	datab => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[22]~18_combout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_11~14\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_11~6_cout\);

-- Location: LABCELL_X19_Y8_N54
\inst10|Div0|auto_generated|divider|divider|op_11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_11~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Div0|auto_generated|divider|divider|op_11~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Div0|auto_generated|divider|divider|op_11~6_cout\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_11~1_sumout\);

-- Location: LABCELL_X19_Y9_N24
\inst10|Div0|auto_generated|divider|divider|StageOut[27]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|StageOut[27]~19_combout\ = ( \inst10|Div0|auto_generated|divider|divider|op_10~13_sumout\ & ( !\inst10|Div0|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	combout => \inst10|Div0|auto_generated|divider|divider|StageOut[27]~19_combout\);

-- Location: MLABCELL_X18_Y9_N39
\inst10|Div0|auto_generated|divider|divider|StageOut[27]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|StageOut[27]~22_combout\ = ( \inst10|Div0|auto_generated|divider|divider|StageOut[21]~21_combout\ & ( \inst10|Div0|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[21]~21_combout\,
	combout => \inst10|Div0|auto_generated|divider|divider|StageOut[27]~22_combout\);

-- Location: MLABCELL_X18_Y9_N3
\inst10|Div0|auto_generated|divider|divider|StageOut[26]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|StageOut[26]~27_combout\ = ( \inst10|Div0|auto_generated|divider|divider|StageOut[20]~26_combout\ & ( (\inst10|Div0|auto_generated|divider|divider|op_10~1_sumout\) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_10~17_sumout\) ) ) # ( !\inst10|Div0|auto_generated|divider|divider|StageOut[20]~26_combout\ & ( (\inst10|Div0|auto_generated|divider|divider|op_10~17_sumout\ & 
-- !\inst10|Div0|auto_generated|divider|divider|op_10~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~26_combout\,
	combout => \inst10|Div0|auto_generated|divider|divider|StageOut[26]~27_combout\);

-- Location: MLABCELL_X18_Y9_N12
\inst10|Div0|auto_generated|divider|divider|StageOut[25]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|StageOut[25]~30_combout\ = ( \inst10|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( (\inst10|Mod1|auto_generated|divider|divider|StageOut[190]~103_combout\) # 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[190]~115_combout\) ) ) # ( !\inst10|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \inst10|Div0|auto_generated|divider|divider|op_10~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[190]~115_combout\,
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[190]~103_combout\,
	dataf => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \inst10|Div0|auto_generated|divider|divider|StageOut[25]~30_combout\);

-- Location: MLABCELL_X18_Y8_N30
\inst10|Mod1|auto_generated|divider|divider|StageOut[189]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[189]~8_combout\ = ( !\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_6~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[189]~8_combout\);

-- Location: LABCELL_X20_Y11_N3
\inst10|Mod1|auto_generated|divider|divider|StageOut[189]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[189]~19_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ( (\inst10|Mod1|auto_generated|divider|divider|StageOut[174]~18_combout\) # 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[174]~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[174]~9_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[174]~18_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[189]~19_combout\);

-- Location: LABCELL_X20_Y7_N30
\inst10|Mod1|auto_generated|divider|divider|StageOut[173]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[173]~21_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_5~13_sumout\ & ( !\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[173]~21_combout\);

-- Location: LABCELL_X20_Y11_N36
\inst10|Mod1|auto_generated|divider|divider|StageOut[173]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[173]~29_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|StageOut[158]~28_combout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ ) ) # ( 
-- !\inst10|Mod1|auto_generated|divider|divider|StageOut[158]~28_combout\ & ( (\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & \inst10|Mod1|auto_generated|divider|divider|StageOut[158]~22_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[158]~22_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[158]~28_combout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[173]~29_combout\);

-- Location: LABCELL_X19_Y8_N12
\inst10|Div0|auto_generated|divider|divider|op_12~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_12~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Div0|auto_generated|divider|divider|op_12~26_cout\);

-- Location: LABCELL_X19_Y8_N15
\inst10|Div0|auto_generated|divider|divider|op_12~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_12~13_sumout\ = SUM(( VCC ) + ( (!\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|op_6~13_sumout\)) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[173]~29_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[173]~21_combout\)))) ) + ( 
-- \inst10|Div0|auto_generated|divider|divider|op_12~26_cout\ ))
-- \inst10|Div0|auto_generated|divider|divider|op_12~14\ = CARRY(( VCC ) + ( (!\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|op_6~13_sumout\)) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[173]~29_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[173]~21_combout\)))) ) + ( 
-- \inst10|Div0|auto_generated|divider|divider|op_12~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[173]~21_combout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[173]~29_combout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_12~26_cout\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_12~13_sumout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_12~14\);

-- Location: LABCELL_X19_Y8_N18
\inst10|Div0|auto_generated|divider|divider|op_12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_12~9_sumout\ = SUM(( GND ) + ( (!\inst10|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst10|Div0|auto_generated|divider|divider|op_11~9_sumout\)) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[189]~19_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[189]~8_combout\)))) ) + ( 
-- \inst10|Div0|auto_generated|divider|divider|op_12~14\ ))
-- \inst10|Div0|auto_generated|divider|divider|op_12~10\ = CARRY(( GND ) + ( (!\inst10|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst10|Div0|auto_generated|divider|divider|op_11~9_sumout\)) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[189]~19_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[189]~8_combout\)))) ) + ( 
-- \inst10|Div0|auto_generated|divider|divider|op_12~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[189]~8_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[189]~19_combout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_12~14\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_12~9_sumout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_12~10\);

-- Location: LABCELL_X19_Y8_N21
\inst10|Div0|auto_generated|divider|divider|op_12~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_12~21_sumout\ = SUM(( (!\inst10|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst10|Div0|auto_generated|divider|divider|op_11~21_sumout\))) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst10|Div0|auto_generated|divider|divider|StageOut[25]~30_combout\)) ) + ( VCC ) + ( \inst10|Div0|auto_generated|divider|divider|op_12~10\ ))
-- \inst10|Div0|auto_generated|divider|divider|op_12~22\ = CARRY(( (!\inst10|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst10|Div0|auto_generated|divider|divider|op_11~21_sumout\))) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst10|Div0|auto_generated|divider|divider|StageOut[25]~30_combout\)) ) + ( VCC ) + ( \inst10|Div0|auto_generated|divider|divider|op_12~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~30_combout\,
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_12~10\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_12~21_sumout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_12~22\);

-- Location: LABCELL_X19_Y8_N24
\inst10|Div0|auto_generated|divider|divider|op_12~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_12~17_sumout\ = SUM(( (!\inst10|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst10|Div0|auto_generated|divider|divider|op_11~17_sumout\))) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst10|Div0|auto_generated|divider|divider|StageOut[26]~27_combout\)) ) + ( GND ) + ( \inst10|Div0|auto_generated|divider|divider|op_12~22\ ))
-- \inst10|Div0|auto_generated|divider|divider|op_12~18\ = CARRY(( (!\inst10|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst10|Div0|auto_generated|divider|divider|op_11~17_sumout\))) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst10|Div0|auto_generated|divider|divider|StageOut[26]~27_combout\)) ) + ( GND ) + ( \inst10|Div0|auto_generated|divider|divider|op_12~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~27_combout\,
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_12~22\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_12~17_sumout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_12~18\);

-- Location: LABCELL_X19_Y8_N27
\inst10|Div0|auto_generated|divider|divider|op_12~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_12~6_cout\ = CARRY(( (!\inst10|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst10|Div0|auto_generated|divider|divider|op_11~13_sumout\)))) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst10|Div0|auto_generated|divider|divider|StageOut[27]~22_combout\)) # (\inst10|Div0|auto_generated|divider|divider|StageOut[27]~19_combout\))) ) + ( VCC ) + ( 
-- \inst10|Div0|auto_generated|divider|divider|op_12~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~19_combout\,
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~22_combout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_12~18\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_12~6_cout\);

-- Location: LABCELL_X19_Y8_N30
\inst10|Div0|auto_generated|divider|divider|op_12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_12~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Div0|auto_generated|divider|divider|op_12~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Div0|auto_generated|divider|divider|op_12~6_cout\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_12~1_sumout\);

-- Location: LABCELL_X19_Y8_N9
\inst10|Div0|auto_generated|divider|divider|StageOut[32]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|StageOut[32]~25_combout\ = ( !\inst10|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \inst10|Div0|auto_generated|divider|divider|op_11~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	dataf => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \inst10|Div0|auto_generated|divider|divider|StageOut[32]~25_combout\);

-- Location: LABCELL_X20_Y8_N57
\inst10|Div0|auto_generated|divider|divider|StageOut[32]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|StageOut[32]~28_combout\ = ( \inst10|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \inst10|Div0|auto_generated|divider|divider|StageOut[26]~27_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~27_combout\,
	dataf => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \inst10|Div0|auto_generated|divider|divider|StageOut[32]~28_combout\);

-- Location: LABCELL_X20_Y8_N54
\inst10|Div0|auto_generated|divider|divider|StageOut[31]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|StageOut[31]~31_combout\ = ( \inst10|Div0|auto_generated|divider|divider|StageOut[25]~30_combout\ & ( (\inst10|Div0|auto_generated|divider|divider|op_11~21_sumout\) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_11~1_sumout\) ) ) # ( !\inst10|Div0|auto_generated|divider|divider|StageOut[25]~30_combout\ & ( (!\inst10|Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- \inst10|Div0|auto_generated|divider|divider|op_11~21_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	dataf => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~30_combout\,
	combout => \inst10|Div0|auto_generated|divider|divider|StageOut[31]~31_combout\);

-- Location: LABCELL_X19_Y8_N3
\inst10|Div0|auto_generated|divider|divider|StageOut[30]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|StageOut[30]~5_combout\ = ( \inst10|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( (\inst10|Mod1|auto_generated|divider|divider|StageOut[189]~19_combout\) # 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[189]~8_combout\) ) ) # ( !\inst10|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \inst10|Div0|auto_generated|divider|divider|op_11~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[189]~8_combout\,
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[189]~19_combout\,
	dataf => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \inst10|Div0|auto_generated|divider|divider|StageOut[30]~5_combout\);

-- Location: LABCELL_X20_Y7_N57
\inst10|Mod1|auto_generated|divider|divider|StageOut[188]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[188]~20_combout\ = ( !\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_6~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[188]~20_combout\);

-- Location: LABCELL_X20_Y7_N33
\inst10|Mod1|auto_generated|divider|divider|StageOut[188]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[188]~30_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ( (\inst10|Mod1|auto_generated|divider|divider|StageOut[173]~29_combout\) # 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[173]~21_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[173]~21_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[173]~29_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[188]~30_combout\);

-- Location: MLABCELL_X18_Y10_N36
\inst10|Mod1|auto_generated|divider|divider|StageOut[172]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[172]~32_combout\ = (!\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & \inst10|Mod1|auto_generated|divider|divider|op_5~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[172]~32_combout\);

-- Location: MLABCELL_X18_Y10_N15
\inst10|Mod1|auto_generated|divider|divider|StageOut[172]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[172]~38_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|StageOut[157]~37_combout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[157]~37_combout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[172]~38_combout\);

-- Location: LABCELL_X20_Y8_N30
\inst10|Div0|auto_generated|divider|divider|op_13~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_13~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Div0|auto_generated|divider|divider|op_13~26_cout\);

-- Location: LABCELL_X20_Y8_N33
\inst10|Div0|auto_generated|divider|divider|op_13~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_13~17_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_6~17_sumout\)))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[172]~38_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[172]~32_combout\))) ) + ( VCC ) + ( 
-- \inst10|Div0|auto_generated|divider|divider|op_13~26_cout\ ))
-- \inst10|Div0|auto_generated|divider|divider|op_13~18\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_6~17_sumout\)))) # (\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ 
-- & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[172]~38_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[172]~32_combout\))) ) + ( VCC ) + ( \inst10|Div0|auto_generated|divider|divider|op_13~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[172]~32_combout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[172]~38_combout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_13~26_cout\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_13~17_sumout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_13~18\);

-- Location: LABCELL_X20_Y8_N36
\inst10|Div0|auto_generated|divider|divider|op_13~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_13~13_sumout\ = SUM(( (!\inst10|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\inst10|Div0|auto_generated|divider|divider|op_12~13_sumout\)) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[188]~30_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[188]~20_combout\)))) ) + ( GND ) + ( 
-- \inst10|Div0|auto_generated|divider|divider|op_13~18\ ))
-- \inst10|Div0|auto_generated|divider|divider|op_13~14\ = CARRY(( (!\inst10|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\inst10|Div0|auto_generated|divider|divider|op_12~13_sumout\)) # (\inst10|Div0|auto_generated|divider|divider|op_12~1_sumout\ 
-- & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[188]~30_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[188]~20_combout\)))) ) + ( GND ) + ( \inst10|Div0|auto_generated|divider|divider|op_13~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[188]~20_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[188]~30_combout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_13~18\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_13~13_sumout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_13~14\);

-- Location: LABCELL_X20_Y8_N39
\inst10|Div0|auto_generated|divider|divider|op_13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_13~9_sumout\ = SUM(( (!\inst10|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst10|Div0|auto_generated|divider|divider|op_12~9_sumout\))) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\inst10|Div0|auto_generated|divider|divider|StageOut[30]~5_combout\)) ) + ( VCC ) + ( \inst10|Div0|auto_generated|divider|divider|op_13~14\ ))
-- \inst10|Div0|auto_generated|divider|divider|op_13~10\ = CARRY(( (!\inst10|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst10|Div0|auto_generated|divider|divider|op_12~9_sumout\))) # (\inst10|Div0|auto_generated|divider|divider|op_12~1_sumout\ 
-- & (\inst10|Div0|auto_generated|divider|divider|StageOut[30]~5_combout\)) ) + ( VCC ) + ( \inst10|Div0|auto_generated|divider|divider|op_13~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~5_combout\,
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_13~14\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_13~9_sumout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_13~10\);

-- Location: LABCELL_X20_Y8_N42
\inst10|Div0|auto_generated|divider|divider|op_13~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_13~21_sumout\ = SUM(( (!\inst10|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst10|Div0|auto_generated|divider|divider|op_12~21_sumout\))) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\inst10|Div0|auto_generated|divider|divider|StageOut[31]~31_combout\)) ) + ( GND ) + ( \inst10|Div0|auto_generated|divider|divider|op_13~10\ ))
-- \inst10|Div0|auto_generated|divider|divider|op_13~22\ = CARRY(( (!\inst10|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\inst10|Div0|auto_generated|divider|divider|op_12~21_sumout\))) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\inst10|Div0|auto_generated|divider|divider|StageOut[31]~31_combout\)) ) + ( GND ) + ( \inst10|Div0|auto_generated|divider|divider|op_13~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~31_combout\,
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_13~10\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_13~21_sumout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_13~22\);

-- Location: LABCELL_X20_Y8_N45
\inst10|Div0|auto_generated|divider|divider|op_13~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_13~6_cout\ = CARRY(( (!\inst10|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst10|Div0|auto_generated|divider|divider|op_12~17_sumout\)))) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\inst10|Div0|auto_generated|divider|divider|StageOut[32]~28_combout\)) # (\inst10|Div0|auto_generated|divider|divider|StageOut[32]~25_combout\))) ) + ( VCC ) + ( 
-- \inst10|Div0|auto_generated|divider|divider|op_13~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~25_combout\,
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~28_combout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_13~22\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_13~6_cout\);

-- Location: LABCELL_X20_Y8_N48
\inst10|Div0|auto_generated|divider|divider|op_13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_13~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Div0|auto_generated|divider|divider|op_13~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Div0|auto_generated|divider|divider|op_13~6_cout\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_13~1_sumout\);

-- Location: LABCELL_X19_Y8_N0
\inst10|Div0|auto_generated|divider|divider|StageOut[37]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|StageOut[37]~29_combout\ = ( !\inst10|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \inst10|Div0|auto_generated|divider|divider|op_12~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	dataf => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \inst10|Div0|auto_generated|divider|divider|StageOut[37]~29_combout\);

-- Location: LABCELL_X20_Y8_N27
\inst10|Div0|auto_generated|divider|divider|StageOut[37]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|StageOut[37]~32_combout\ = ( \inst10|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \inst10|Div0|auto_generated|divider|divider|StageOut[31]~31_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~31_combout\,
	dataf => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \inst10|Div0|auto_generated|divider|divider|StageOut[37]~32_combout\);

-- Location: LABCELL_X19_Y8_N6
\inst10|Div0|auto_generated|divider|divider|StageOut[36]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|StageOut[36]~6_combout\ = ( \inst10|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \inst10|Div0|auto_generated|divider|divider|StageOut[30]~5_combout\ ) ) # ( 
-- !\inst10|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \inst10|Div0|auto_generated|divider|divider|op_12~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~5_combout\,
	dataf => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \inst10|Div0|auto_generated|divider|divider|StageOut[36]~6_combout\);

-- Location: LABCELL_X20_Y7_N36
\inst10|Div0|auto_generated|divider|divider|StageOut[35]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|StageOut[35]~9_combout\ = ( \inst10|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( (\inst10|Mod1|auto_generated|divider|divider|StageOut[188]~30_combout\) # 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[188]~20_combout\) ) ) # ( !\inst10|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \inst10|Div0|auto_generated|divider|divider|op_12~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[188]~20_combout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[188]~30_combout\,
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	dataf => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \inst10|Div0|auto_generated|divider|divider|StageOut[35]~9_combout\);

-- Location: LABCELL_X20_Y7_N21
\inst10|Mod1|auto_generated|divider|divider|StageOut[187]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[187]~31_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_6~17_sumout\ & ( !\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[187]~31_combout\);

-- Location: LABCELL_X20_Y7_N48
\inst10|Mod1|auto_generated|divider|divider|StageOut[187]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[187]~39_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ( (\inst10|Mod1|auto_generated|divider|divider|StageOut[172]~32_combout\) # 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[172]~38_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[172]~38_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[172]~32_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[187]~39_combout\);

-- Location: MLABCELL_X18_Y10_N0
\inst10|Mod1|auto_generated|divider|divider|StageOut[171]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[171]~1_combout\ = (!\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & \inst10|Mod1|auto_generated|divider|divider|op_5~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[171]~1_combout\);

-- Location: MLABCELL_X18_Y10_N24
\inst10|Mod1|auto_generated|divider|divider|StageOut[171]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[171]~6_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|StageOut[156]~5_combout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ ) ) # ( 
-- !\inst10|Mod1|auto_generated|divider|divider|StageOut[156]~5_combout\ & ( (\inst10|Mod1|auto_generated|divider|divider|StageOut[156]~2_combout\ & \inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[156]~2_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[156]~5_combout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[171]~6_combout\);

-- Location: LABCELL_X20_Y8_N0
\inst10|Div0|auto_generated|divider|divider|op_14~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_14~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Div0|auto_generated|divider|divider|op_14~26_cout\);

-- Location: LABCELL_X20_Y8_N3
\inst10|Div0|auto_generated|divider|divider|op_14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_14~9_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_6~5_sumout\)))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[171]~6_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[171]~1_combout\))) ) + ( VCC ) + ( 
-- \inst10|Div0|auto_generated|divider|divider|op_14~26_cout\ ))
-- \inst10|Div0|auto_generated|divider|divider|op_14~10\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_6~5_sumout\)))) # (\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ 
-- & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[171]~6_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[171]~1_combout\))) ) + ( VCC ) + ( \inst10|Div0|auto_generated|divider|divider|op_14~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[171]~1_combout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[171]~6_combout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_14~26_cout\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_14~9_sumout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_14~10\);

-- Location: LABCELL_X20_Y8_N6
\inst10|Div0|auto_generated|divider|divider|op_14~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_14~21_sumout\ = SUM(( (!\inst10|Div0|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst10|Div0|auto_generated|divider|divider|op_13~17_sumout\)))) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[187]~39_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[187]~31_combout\))) ) + ( GND ) + ( 
-- \inst10|Div0|auto_generated|divider|divider|op_14~10\ ))
-- \inst10|Div0|auto_generated|divider|divider|op_14~22\ = CARRY(( (!\inst10|Div0|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst10|Div0|auto_generated|divider|divider|op_13~17_sumout\)))) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[187]~39_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[187]~31_combout\))) ) + ( GND ) + ( 
-- \inst10|Div0|auto_generated|divider|divider|op_14~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[187]~31_combout\,
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[187]~39_combout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_14~10\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_14~21_sumout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_14~22\);

-- Location: LABCELL_X20_Y8_N9
\inst10|Div0|auto_generated|divider|divider|op_14~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_14~17_sumout\ = SUM(( (!\inst10|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst10|Div0|auto_generated|divider|divider|op_13~13_sumout\))) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_13~1_sumout\ & (\inst10|Div0|auto_generated|divider|divider|StageOut[35]~9_combout\)) ) + ( VCC ) + ( \inst10|Div0|auto_generated|divider|divider|op_14~22\ ))
-- \inst10|Div0|auto_generated|divider|divider|op_14~18\ = CARRY(( (!\inst10|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst10|Div0|auto_generated|divider|divider|op_13~13_sumout\))) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_13~1_sumout\ & (\inst10|Div0|auto_generated|divider|divider|StageOut[35]~9_combout\)) ) + ( VCC ) + ( \inst10|Div0|auto_generated|divider|divider|op_14~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[35]~9_combout\,
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_14~22\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_14~17_sumout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_14~18\);

-- Location: LABCELL_X20_Y8_N12
\inst10|Div0|auto_generated|divider|divider|op_14~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_14~13_sumout\ = SUM(( (!\inst10|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst10|Div0|auto_generated|divider|divider|op_13~9_sumout\))) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_13~1_sumout\ & (\inst10|Div0|auto_generated|divider|divider|StageOut[36]~6_combout\)) ) + ( GND ) + ( \inst10|Div0|auto_generated|divider|divider|op_14~18\ ))
-- \inst10|Div0|auto_generated|divider|divider|op_14~14\ = CARRY(( (!\inst10|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((\inst10|Div0|auto_generated|divider|divider|op_13~9_sumout\))) # (\inst10|Div0|auto_generated|divider|divider|op_13~1_sumout\ 
-- & (\inst10|Div0|auto_generated|divider|divider|StageOut[36]~6_combout\)) ) + ( GND ) + ( \inst10|Div0|auto_generated|divider|divider|op_14~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~6_combout\,
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_14~18\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_14~13_sumout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_14~14\);

-- Location: LABCELL_X20_Y8_N15
\inst10|Div0|auto_generated|divider|divider|op_14~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_14~6_cout\ = CARRY(( (!\inst10|Div0|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst10|Div0|auto_generated|divider|divider|op_13~21_sumout\)))) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_13~1_sumout\ & (((\inst10|Div0|auto_generated|divider|divider|StageOut[37]~32_combout\)) # (\inst10|Div0|auto_generated|divider|divider|StageOut[37]~29_combout\))) ) + ( VCC ) + ( 
-- \inst10|Div0|auto_generated|divider|divider|op_14~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~29_combout\,
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\,
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~32_combout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_14~14\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_14~6_cout\);

-- Location: LABCELL_X20_Y8_N18
\inst10|Div0|auto_generated|divider|divider|op_14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_14~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Div0|auto_generated|divider|divider|op_14~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Div0|auto_generated|divider|divider|op_14~6_cout\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_14~1_sumout\);

-- Location: LABCELL_X20_Y7_N6
\inst10|Div0|auto_generated|divider|divider|StageOut[40]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|StageOut[40]~13_combout\ = ( \inst10|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ( (\inst10|Mod1|auto_generated|divider|divider|StageOut[187]~31_combout\) # 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[187]~39_combout\) ) ) # ( !\inst10|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ( \inst10|Div0|auto_generated|divider|divider|op_13~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[187]~39_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[187]~31_combout\,
	dataf => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \inst10|Div0|auto_generated|divider|divider|StageOut[40]~13_combout\);

-- Location: LABCELL_X20_Y7_N9
\inst10|Mod1|auto_generated|divider|divider|StageOut[186]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[186]~0_combout\ = ( !\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_6~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[186]~0_combout\);

-- Location: MLABCELL_X18_Y10_N33
\inst10|Mod1|auto_generated|divider|divider|StageOut[186]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[186]~7_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ( (\inst10|Mod1|auto_generated|divider|divider|StageOut[171]~1_combout\) # 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[171]~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[171]~6_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[171]~1_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[186]~7_combout\);

-- Location: MLABCELL_X18_Y10_N6
\inst10|Mod1|auto_generated|divider|divider|StageOut[170]~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[170]~117_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_5~45_sumout\ & ( !\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[170]~117_combout\);

-- Location: MLABCELL_X18_Y10_N57
\inst10|Mod1|auto_generated|divider|divider|StageOut[170]~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[170]~120_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|StageOut[155]~119_combout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[155]~119_combout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[170]~120_combout\);

-- Location: LABCELL_X21_Y8_N30
\inst10|Div0|auto_generated|divider|divider|op_3~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_3~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Div0|auto_generated|divider|divider|op_3~26_cout\);

-- Location: LABCELL_X21_Y8_N33
\inst10|Div0|auto_generated|divider|divider|op_3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_3~21_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_6~45_sumout\)))) # 
-- (\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[170]~120_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[170]~117_combout\))) ) + ( VCC ) + ( 
-- \inst10|Div0|auto_generated|divider|divider|op_3~26_cout\ ))
-- \inst10|Div0|auto_generated|divider|divider|op_3~22\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|op_6~45_sumout\)))) # (\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ 
-- & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[170]~120_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[170]~117_combout\))) ) + ( VCC ) + ( \inst10|Div0|auto_generated|divider|divider|op_3~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[170]~117_combout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~45_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[170]~120_combout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_3~26_cout\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_3~21_sumout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_3~22\);

-- Location: LABCELL_X21_Y8_N36
\inst10|Div0|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( (!\inst10|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Div0|auto_generated|divider|divider|op_14~9_sumout\)))) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[186]~7_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[186]~0_combout\))) ) + ( GND ) + ( 
-- \inst10|Div0|auto_generated|divider|divider|op_3~22\ ))
-- \inst10|Div0|auto_generated|divider|divider|op_3~10\ = CARRY(( (!\inst10|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Div0|auto_generated|divider|divider|op_14~9_sumout\)))) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[186]~7_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[186]~0_combout\))) ) + ( GND ) + ( 
-- \inst10|Div0|auto_generated|divider|divider|op_3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[186]~0_combout\,
	datab => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[186]~7_combout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_3~22\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_3~10\);

-- Location: LABCELL_X21_Y8_N39
\inst10|Div0|auto_generated|divider|divider|op_3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_3~17_sumout\ = SUM(( (!\inst10|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Div0|auto_generated|divider|divider|op_14~21_sumout\))) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (\inst10|Div0|auto_generated|divider|divider|StageOut[40]~13_combout\)) ) + ( VCC ) + ( \inst10|Div0|auto_generated|divider|divider|op_3~10\ ))
-- \inst10|Div0|auto_generated|divider|divider|op_3~18\ = CARRY(( (!\inst10|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Div0|auto_generated|divider|divider|op_14~21_sumout\))) # (\inst10|Div0|auto_generated|divider|divider|op_14~1_sumout\ 
-- & (\inst10|Div0|auto_generated|divider|divider|StageOut[40]~13_combout\)) ) + ( VCC ) + ( \inst10|Div0|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[40]~13_combout\,
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_3~10\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_3~17_sumout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_3~18\);

-- Location: LABCELL_X20_Y8_N24
\inst10|Div0|auto_generated|divider|divider|StageOut[42]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|StageOut[42]~4_combout\ = ( \inst10|Div0|auto_generated|divider|divider|op_13~9_sumout\ & ( !\inst10|Div0|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	combout => \inst10|Div0|auto_generated|divider|divider|StageOut[42]~4_combout\);

-- Location: LABCELL_X21_Y8_N57
\inst10|Div0|auto_generated|divider|divider|StageOut[42]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|StageOut[42]~7_combout\ = ( \inst10|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ( \inst10|Div0|auto_generated|divider|divider|StageOut[36]~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~6_combout\,
	dataf => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \inst10|Div0|auto_generated|divider|divider|StageOut[42]~7_combout\);

-- Location: LABCELL_X20_Y7_N12
\inst10|Div0|auto_generated|divider|divider|StageOut[41]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|StageOut[41]~10_combout\ = ( \inst10|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ( \inst10|Div0|auto_generated|divider|divider|op_13~13_sumout\ & ( 
-- \inst10|Div0|auto_generated|divider|divider|StageOut[35]~9_combout\ ) ) ) # ( !\inst10|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ( \inst10|Div0|auto_generated|divider|divider|op_13~13_sumout\ ) ) # ( 
-- \inst10|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ( !\inst10|Div0|auto_generated|divider|divider|op_13~13_sumout\ & ( \inst10|Div0|auto_generated|divider|divider|StageOut[35]~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[35]~9_combout\,
	datae => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	combout => \inst10|Div0|auto_generated|divider|divider|StageOut[41]~10_combout\);

-- Location: LABCELL_X21_Y8_N42
\inst10|Div0|auto_generated|divider|divider|op_3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_3~13_sumout\ = SUM(( (!\inst10|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Div0|auto_generated|divider|divider|op_14~17_sumout\))) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (\inst10|Div0|auto_generated|divider|divider|StageOut[41]~10_combout\)) ) + ( GND ) + ( \inst10|Div0|auto_generated|divider|divider|op_3~18\ ))
-- \inst10|Div0|auto_generated|divider|divider|op_3~14\ = CARRY(( (!\inst10|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\inst10|Div0|auto_generated|divider|divider|op_14~17_sumout\))) # (\inst10|Div0|auto_generated|divider|divider|op_14~1_sumout\ 
-- & (\inst10|Div0|auto_generated|divider|divider|StageOut[41]~10_combout\)) ) + ( GND ) + ( \inst10|Div0|auto_generated|divider|divider|op_3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[41]~10_combout\,
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_3~18\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_3~13_sumout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_3~14\);

-- Location: LABCELL_X21_Y8_N45
\inst10|Div0|auto_generated|divider|divider|op_3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_3~6_cout\ = CARRY(( (!\inst10|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (\inst10|Div0|auto_generated|divider|divider|op_14~13_sumout\)) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\inst10|Div0|auto_generated|divider|divider|StageOut[42]~7_combout\) # (\inst10|Div0|auto_generated|divider|divider|StageOut[42]~4_combout\)))) ) + ( VCC ) + ( 
-- \inst10|Div0|auto_generated|divider|divider|op_3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	datab => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[42]~4_combout\,
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[42]~7_combout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_3~14\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_3~6_cout\);

-- Location: LABCELL_X21_Y8_N48
\inst10|Div0|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Div0|auto_generated|divider|divider|op_3~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Div0|auto_generated|divider|divider|op_3~6_cout\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: LABCELL_X21_Y7_N3
\inst10|Div0|auto_generated|divider|divider|StageOut[52]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|StageOut[52]~12_combout\ = ( \inst10|Div0|auto_generated|divider|divider|op_3~17_sumout\ & ( !\inst10|Div0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	dataf => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst10|Div0|auto_generated|divider|divider|StageOut[52]~12_combout\);

-- Location: LABCELL_X21_Y8_N54
\inst10|Div0|auto_generated|divider|divider|StageOut[47]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|StageOut[47]~8_combout\ = ( !\inst10|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \inst10|Div0|auto_generated|divider|divider|op_14~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	dataf => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \inst10|Div0|auto_generated|divider|divider|StageOut[47]~8_combout\);

-- Location: LABCELL_X21_Y8_N3
\inst10|Div0|auto_generated|divider|divider|StageOut[47]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|StageOut[47]~11_combout\ = ( \inst10|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \inst10|Div0|auto_generated|divider|divider|StageOut[41]~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[41]~10_combout\,
	dataf => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \inst10|Div0|auto_generated|divider|divider|StageOut[47]~11_combout\);

-- Location: LABCELL_X20_Y7_N27
\inst10|Div0|auto_generated|divider|divider|StageOut[46]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|StageOut[46]~14_combout\ = ( \inst10|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \inst10|Div0|auto_generated|divider|divider|StageOut[40]~13_combout\ ) ) # ( 
-- !\inst10|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \inst10|Div0|auto_generated|divider|divider|op_14~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[40]~13_combout\,
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	dataf => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \inst10|Div0|auto_generated|divider|divider|StageOut[46]~14_combout\);

-- Location: LABCELL_X20_Y7_N3
\inst10|Div0|auto_generated|divider|divider|StageOut[45]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|StageOut[45]~1_combout\ = ( \inst10|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( (\inst10|Mod1|auto_generated|divider|divider|StageOut[186]~7_combout\) # 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[186]~0_combout\) ) ) # ( !\inst10|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \inst10|Div0|auto_generated|divider|divider|op_14~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[186]~0_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[186]~7_combout\,
	dataf => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \inst10|Div0|auto_generated|divider|divider|StageOut[45]~1_combout\);

-- Location: LABCELL_X21_Y7_N6
\inst10|Mod1|auto_generated|divider|divider|StageOut[185]~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[185]~116_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_6~45_sumout\ & ( !\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~45_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[185]~116_combout\);

-- Location: MLABCELL_X18_Y10_N21
\inst10|Mod1|auto_generated|divider|divider|StageOut[185]~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[185]~121_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ( (\inst10|Mod1|auto_generated|divider|divider|StageOut[170]~120_combout\) # 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[170]~117_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[170]~117_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[170]~120_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[185]~121_combout\);

-- Location: LABCELL_X24_Y10_N39
\inst10|Mod1|auto_generated|divider|divider|StageOut[169]~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[169]~129_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_5~49_sumout\ & ( !\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~49_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[169]~129_combout\);

-- Location: LABCELL_X24_Y10_N51
\inst10|Mod1|auto_generated|divider|divider|StageOut[169]~131\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[169]~131_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|StageOut[154]~130_combout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[154]~130_combout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[169]~131_combout\);

-- Location: LABCELL_X21_Y8_N6
\inst10|Div0|auto_generated|divider|divider|op_4~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_4~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Div0|auto_generated|divider|divider|op_4~26_cout\);

-- Location: LABCELL_X21_Y8_N9
\inst10|Div0|auto_generated|divider|divider|op_4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_4~21_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|op_6~49_sumout\)) # (\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ 
-- & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[169]~131_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[169]~129_combout\)))) ) + ( VCC ) + ( \inst10|Div0|auto_generated|divider|divider|op_4~26_cout\ ))
-- \inst10|Div0|auto_generated|divider|divider|op_4~22\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|op_6~49_sumout\)) # (\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\inst10|Mod1|auto_generated|divider|divider|StageOut[169]~131_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[169]~129_combout\)))) ) + ( VCC ) + ( \inst10|Div0|auto_generated|divider|divider|op_4~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~49_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[169]~129_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[169]~131_combout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_4~26_cout\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_4~21_sumout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_4~22\);

-- Location: LABCELL_X21_Y8_N12
\inst10|Div0|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( GND ) + ( (!\inst10|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Div0|auto_generated|divider|divider|op_3~21_sumout\)) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[185]~121_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[185]~116_combout\)))) ) + ( 
-- \inst10|Div0|auto_generated|divider|divider|op_4~22\ ))
-- \inst10|Div0|auto_generated|divider|divider|op_4~18\ = CARRY(( GND ) + ( (!\inst10|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Div0|auto_generated|divider|divider|op_3~21_sumout\)) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[185]~121_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[185]~116_combout\)))) ) + ( 
-- \inst10|Div0|auto_generated|divider|divider|op_4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[185]~116_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[185]~121_combout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_4~22\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_4~18\);

-- Location: LABCELL_X21_Y8_N15
\inst10|Div0|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( (!\inst10|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Div0|auto_generated|divider|divider|op_3~9_sumout\))) # (\inst10|Div0|auto_generated|divider|divider|op_3~1_sumout\ 
-- & (\inst10|Div0|auto_generated|divider|divider|StageOut[45]~1_combout\)) ) + ( VCC ) + ( \inst10|Div0|auto_generated|divider|divider|op_4~18\ ))
-- \inst10|Div0|auto_generated|divider|divider|op_4~10\ = CARRY(( (!\inst10|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Div0|auto_generated|divider|divider|op_3~9_sumout\))) # (\inst10|Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst10|Div0|auto_generated|divider|divider|StageOut[45]~1_combout\)) ) + ( VCC ) + ( \inst10|Div0|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~1_combout\,
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_4~18\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_4~10\);

-- Location: LABCELL_X21_Y8_N18
\inst10|Div0|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( (!\inst10|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Div0|auto_generated|divider|divider|op_3~17_sumout\))) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\inst10|Div0|auto_generated|divider|divider|StageOut[46]~14_combout\)) ) + ( GND ) + ( \inst10|Div0|auto_generated|divider|divider|op_4~10\ ))
-- \inst10|Div0|auto_generated|divider|divider|op_4~14\ = CARRY(( (!\inst10|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst10|Div0|auto_generated|divider|divider|op_3~17_sumout\))) # (\inst10|Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst10|Div0|auto_generated|divider|divider|StageOut[46]~14_combout\)) ) + ( GND ) + ( \inst10|Div0|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[46]~14_combout\,
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_4~10\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_4~14\);

-- Location: LABCELL_X21_Y8_N21
\inst10|Div0|auto_generated|divider|divider|op_4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_4~6_cout\ = CARRY(( (!\inst10|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Div0|auto_generated|divider|divider|op_3~13_sumout\)))) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst10|Div0|auto_generated|divider|divider|StageOut[47]~11_combout\)) # (\inst10|Div0|auto_generated|divider|divider|StageOut[47]~8_combout\))) ) + ( VCC ) + ( 
-- \inst10|Div0|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[47]~8_combout\,
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[47]~11_combout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_4~14\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_4~6_cout\);

-- Location: LABCELL_X21_Y8_N24
\inst10|Div0|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Div0|auto_generated|divider|divider|op_4~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Div0|auto_generated|divider|divider|op_4~6_cout\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: LABCELL_X21_Y7_N36
\inst10|Div0|auto_generated|divider|divider|StageOut[52]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|StageOut[52]~15_combout\ = ( \inst10|Div0|auto_generated|divider|divider|StageOut[46]~14_combout\ & ( \inst10|Div0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[46]~14_combout\,
	dataf => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst10|Div0|auto_generated|divider|divider|StageOut[52]~15_combout\);

-- Location: LABCELL_X20_Y7_N45
\inst10|Div0|auto_generated|divider|divider|StageOut[51]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|StageOut[51]~2_combout\ = ( \inst10|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst10|Div0|auto_generated|divider|divider|op_3~9_sumout\ & ( 
-- \inst10|Div0|auto_generated|divider|divider|StageOut[45]~1_combout\ ) ) ) # ( !\inst10|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst10|Div0|auto_generated|divider|divider|op_3~9_sumout\ ) ) # ( 
-- \inst10|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( !\inst10|Div0|auto_generated|divider|divider|op_3~9_sumout\ & ( \inst10|Div0|auto_generated|divider|divider|StageOut[45]~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~1_combout\,
	datae => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	combout => \inst10|Div0|auto_generated|divider|divider|StageOut[51]~2_combout\);

-- Location: LABCELL_X21_Y7_N45
\inst10|Div0|auto_generated|divider|divider|StageOut[50]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|StageOut[50]~33_combout\ = ( \inst10|Div0|auto_generated|divider|divider|op_3~21_sumout\ & ( \inst10|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[185]~116_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[185]~121_combout\) ) ) ) # ( !\inst10|Div0|auto_generated|divider|divider|op_3~21_sumout\ & ( 
-- \inst10|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( (\inst10|Mod1|auto_generated|divider|divider|StageOut[185]~116_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[185]~121_combout\) ) ) ) # ( 
-- \inst10|Div0|auto_generated|divider|divider|op_3~21_sumout\ & ( !\inst10|Div0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[185]~121_combout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[185]~116_combout\,
	datae => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	dataf => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst10|Div0|auto_generated|divider|divider|StageOut[50]~33_combout\);

-- Location: LABCELL_X24_Y10_N33
\inst10|Mod1|auto_generated|divider|divider|StageOut[184]~128\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[184]~128_combout\ = ( !\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_6~49_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~49_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[184]~128_combout\);

-- Location: LABCELL_X24_Y10_N48
\inst10|Mod1|auto_generated|divider|divider|StageOut[184]~132\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[184]~132_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|StageOut[169]~129_combout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ ) ) # ( 
-- !\inst10|Mod1|auto_generated|divider|divider|StageOut[169]~129_combout\ & ( (\inst10|Mod1|auto_generated|divider|divider|StageOut[169]~131_combout\ & \inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[169]~131_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[169]~129_combout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[184]~132_combout\);

-- Location: LABCELL_X19_Y11_N51
\inst10|Mod1|auto_generated|divider|divider|StageOut[168]~134\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[168]~134_combout\ = (\inst10|Mod1|auto_generated|divider|divider|op_5~53_sumout\ & !\inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~53_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[168]~134_combout\);

-- Location: LABCELL_X20_Y7_N54
\inst10|Mod1|auto_generated|divider|divider|StageOut[168]~135\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[168]~135_combout\ = (\inst3|current_score\(1) & \inst10|Mod1|auto_generated|divider|divider|op_5~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_current_score\(1),
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[168]~135_combout\);

-- Location: LABCELL_X21_Y7_N12
\inst10|Div0|auto_generated|divider|divider|op_5~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_5~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Div0|auto_generated|divider|divider|op_5~26_cout\);

-- Location: LABCELL_X21_Y7_N15
\inst10|Div0|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( (!\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|op_6~53_sumout\)) # (\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ 
-- & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[168]~135_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[168]~134_combout\)))) ) + ( VCC ) + ( \inst10|Div0|auto_generated|divider|divider|op_5~26_cout\ ))
-- \inst10|Div0|auto_generated|divider|divider|op_5~22\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|op_6~53_sumout\)) # (\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\inst10|Mod1|auto_generated|divider|divider|StageOut[168]~135_combout\) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[168]~134_combout\)))) ) + ( VCC ) + ( \inst10|Div0|auto_generated|divider|divider|op_5~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~53_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[168]~134_combout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[168]~135_combout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_5~26_cout\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_5~22\);

-- Location: LABCELL_X21_Y7_N18
\inst10|Div0|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\inst10|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Div0|auto_generated|divider|divider|op_4~21_sumout\)))) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[184]~132_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[184]~128_combout\))) ) + ( GND ) + ( 
-- \inst10|Div0|auto_generated|divider|divider|op_5~22\ ))
-- \inst10|Div0|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\inst10|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Div0|auto_generated|divider|divider|op_4~21_sumout\)))) # (\inst10|Div0|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[184]~132_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[184]~128_combout\))) ) + ( GND ) + ( \inst10|Div0|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[184]~128_combout\,
	datab => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[184]~132_combout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_5~22\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X21_Y7_N21
\inst10|Div0|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (!\inst10|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Div0|auto_generated|divider|divider|op_4~17_sumout\))) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Div0|auto_generated|divider|divider|StageOut[50]~33_combout\)) ) + ( VCC ) + ( \inst10|Div0|auto_generated|divider|divider|op_5~18\ ))
-- \inst10|Div0|auto_generated|divider|divider|op_5~14\ = CARRY(( (!\inst10|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Div0|auto_generated|divider|divider|op_4~17_sumout\))) # (\inst10|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst10|Div0|auto_generated|divider|divider|StageOut[50]~33_combout\)) ) + ( VCC ) + ( \inst10|Div0|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~33_combout\,
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_5~18\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X21_Y7_N24
\inst10|Div0|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (!\inst10|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Div0|auto_generated|divider|divider|op_4~9_sumout\))) # (\inst10|Div0|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (\inst10|Div0|auto_generated|divider|divider|StageOut[51]~2_combout\)) ) + ( GND ) + ( \inst10|Div0|auto_generated|divider|divider|op_5~14\ ))
-- \inst10|Div0|auto_generated|divider|divider|op_5~10\ = CARRY(( (!\inst10|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Div0|auto_generated|divider|divider|op_4~9_sumout\))) # (\inst10|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst10|Div0|auto_generated|divider|divider|StageOut[51]~2_combout\)) ) + ( GND ) + ( \inst10|Div0|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~2_combout\,
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_5~14\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X21_Y7_N27
\inst10|Div0|auto_generated|divider|divider|op_5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_5~6_cout\ = CARRY(( (!\inst10|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Div0|auto_generated|divider|divider|op_4~13_sumout\)))) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Div0|auto_generated|divider|divider|StageOut[52]~15_combout\)) # (\inst10|Div0|auto_generated|divider|divider|StageOut[52]~12_combout\))) ) + ( VCC ) + ( 
-- \inst10|Div0|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[52]~12_combout\,
	datab => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[52]~15_combout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_5~10\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_5~6_cout\);

-- Location: LABCELL_X21_Y7_N30
\inst10|Div0|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Div0|auto_generated|divider|divider|op_5~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Div0|auto_generated|divider|divider|op_5~6_cout\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X26_Y10_N48
\inst10|current_score_digit[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|current_score_digit[0]~0_combout\ = ( !\inst10|char_address~45_combout\ & ( (!\inst10|char_address~48_combout\ & (\inst10|char_address~43_combout\ & ((\inst10|char_address~46_combout\)))) # (\inst10|char_address~48_combout\ & 
-- ((!\inst10|char_address~44_combout\) # ((\inst10|char_address~43_combout\ & \inst10|char_address~46_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001110011010100000111001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address~48_combout\,
	datab => \inst10|ALT_INV_char_address~43_combout\,
	datac => \inst10|ALT_INV_char_address~44_combout\,
	datad => \inst10|ALT_INV_char_address~46_combout\,
	dataf => \inst10|ALT_INV_char_address~45_combout\,
	combout => \inst10|current_score_digit[0]~0_combout\);

-- Location: MLABCELL_X23_Y7_N54
\inst10|current_score_digit[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|current_score_digit[1]~5_combout\ = ( \inst10|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \inst10|current_score_digit[0]~0_combout\ & ( (!\inst10|current_score_digit[0]~1_combout\ & 
-- !\inst10|Div1|auto_generated|divider|divider|op_5~1_sumout\) ) ) ) # ( !\inst10|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \inst10|current_score_digit[0]~0_combout\ & ( (!\inst10|Div1|auto_generated|divider|divider|op_5~1_sumout\) # 
-- (\inst10|current_score_digit[0]~1_combout\) ) ) ) # ( \inst10|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( !\inst10|current_score_digit[0]~0_combout\ & ( (!\inst10|current_score_digit[0]~1_combout\ & 
-- ((!\inst10|Div2|auto_generated|divider|divider|op_5~1_sumout\))) # (\inst10|current_score_digit[0]~1_combout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[183]~6_combout\)) ) ) ) # ( !\inst10|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ( !\inst10|current_score_digit[0]~0_combout\ & ( (!\inst10|current_score_digit[0]~1_combout\ & ((!\inst10|Div2|auto_generated|divider|divider|op_5~1_sumout\))) # (\inst10|current_score_digit[0]~1_combout\ & 
-- (\inst10|Mod0|auto_generated|divider|divider|StageOut[183]~6_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110100010001110111010001000111110011111100111100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[183]~6_combout\,
	datab => \inst10|ALT_INV_current_score_digit[0]~1_combout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datae => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst10|ALT_INV_current_score_digit[0]~0_combout\,
	combout => \inst10|current_score_digit[1]~5_combout\);

-- Location: MLABCELL_X23_Y7_N3
\inst10|current_score_digit[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|current_score_digit\(1) = ( \inst10|current_score_digit[1]~5_combout\ & ( (!\inst10|char_address~49_combout\) # (\inst10|current_score_digit\(1)) ) ) # ( !\inst10|current_score_digit[1]~5_combout\ & ( (\inst10|char_address~49_combout\ & 
-- \inst10|current_score_digit\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|ALT_INV_char_address~49_combout\,
	datad => \inst10|ALT_INV_current_score_digit\(1),
	dataf => \inst10|ALT_INV_current_score_digit[1]~5_combout\,
	combout => \inst10|current_score_digit\(1));

-- Location: MLABCELL_X23_Y9_N3
\inst10|Div2|auto_generated|divider|divider|StageOut[129]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[129]~0_combout\ = ( !\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst10|Div2|auto_generated|divider|divider|op_4~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	dataf => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[129]~0_combout\);

-- Location: LABCELL_X21_Y11_N30
\inst10|Div2|auto_generated|divider|divider|StageOut[129]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[129]~5_combout\ = ( \inst10|Div2|auto_generated|divider|divider|StageOut[117]~4_combout\ & ( \inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[117]~4_combout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[129]~5_combout\);

-- Location: MLABCELL_X23_Y9_N6
\inst10|Div2|auto_generated|divider|divider|StageOut[128]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[128]~14_combout\ = (!\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Div2|auto_generated|divider|divider|op_4~17_sumout\)))) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Div2|auto_generated|divider|divider|StageOut[116]~13_combout\)) # (\inst10|Div2|auto_generated|divider|divider|StageOut[116]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010110111111000101011011111100010101101111110001010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[116]~11_combout\,
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[116]~13_combout\,
	datad => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[128]~14_combout\);

-- Location: LABCELL_X25_Y7_N0
\inst10|Div2|auto_generated|divider|divider|StageOut[127]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[127]~16_combout\ = ( \inst10|Div2|auto_generated|divider|divider|op_4~21_sumout\ & ( !\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[127]~16_combout\);

-- Location: LABCELL_X25_Y7_N3
\inst10|Div2|auto_generated|divider|divider|StageOut[127]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[127]~21_combout\ = ( \inst10|Div2|auto_generated|divider|divider|StageOut[115]~20_combout\ & ( \inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[115]~20_combout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[127]~21_combout\);

-- Location: MLABCELL_X23_Y9_N9
\inst10|Div2|auto_generated|divider|divider|StageOut[126]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[126]~25_combout\ = ( \inst10|Div2|auto_generated|divider|divider|StageOut[114]~22_combout\ & ( (\inst10|Div2|auto_generated|divider|divider|op_4~25_sumout\) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\) ) ) # ( !\inst10|Div2|auto_generated|divider|divider|StageOut[114]~22_combout\ & ( (!\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst10|Div2|auto_generated|divider|divider|op_4~25_sumout\)) # (\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Div2|auto_generated|divider|divider|StageOut[114]~24_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	datad => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[114]~24_combout\,
	dataf => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[114]~22_combout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[126]~25_combout\);

-- Location: LABCELL_X25_Y7_N39
\inst10|Div2|auto_generated|divider|divider|StageOut[125]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[125]~26_combout\ = ( \inst10|Div2|auto_generated|divider|divider|op_4~29_sumout\ & ( !\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[125]~26_combout\);

-- Location: LABCELL_X25_Y7_N36
\inst10|Div2|auto_generated|divider|divider|StageOut[125]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[125]~31_combout\ = ( \inst10|Div2|auto_generated|divider|divider|StageOut[113]~30_combout\ & ( \inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[113]~30_combout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[125]~31_combout\);

-- Location: MLABCELL_X23_Y9_N15
\inst10|Div2|auto_generated|divider|divider|StageOut[124]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[124]~35_combout\ = ( \inst10|Div2|auto_generated|divider|divider|StageOut[112]~32_combout\ & ( (\inst10|Div2|auto_generated|divider|divider|op_4~33_sumout\) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\) ) ) # ( !\inst10|Div2|auto_generated|divider|divider|StageOut[112]~32_combout\ & ( (!\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\inst10|Div2|auto_generated|divider|divider|op_4~33_sumout\))) # (\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Div2|auto_generated|divider|divider|StageOut[112]~34_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[112]~34_combout\,
	datad => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	dataf => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[112]~32_combout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[124]~35_combout\);

-- Location: LABCELL_X24_Y8_N3
\inst10|Div2|auto_generated|divider|divider|StageOut[123]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[123]~36_combout\ = ( \inst10|Div2|auto_generated|divider|divider|op_4~37_sumout\ & ( !\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[123]~36_combout\);

-- Location: LABCELL_X25_Y7_N45
\inst10|Div2|auto_generated|divider|divider|StageOut[123]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[123]~39_combout\ = ( \inst10|Div2|auto_generated|divider|divider|StageOut[111]~38_combout\ & ( \inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[111]~38_combout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[123]~39_combout\);

-- Location: MLABCELL_X23_Y9_N0
\inst10|Div2|auto_generated|divider|divider|StageOut[122]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[122]~41_combout\ = ( \inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst10|Div2|auto_generated|divider|divider|StageOut[110]~40_combout\ ) ) # ( 
-- !\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst10|Div2|auto_generated|divider|divider|op_4~41_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[110]~40_combout\,
	datad => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\,
	dataf => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[122]~41_combout\);

-- Location: MLABCELL_X23_Y9_N12
\inst10|Div2|auto_generated|divider|divider|StageOut[121]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|StageOut[121]~42_combout\ = (!\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst10|Div2|auto_generated|divider|divider|op_4~45_sumout\)) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst10|Mod3|auto_generated|divider|divider|StageOut[184]~21_combout\) # (\inst10|Mod3|auto_generated|divider|divider|StageOut[184]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011101110111001001110111011100100111011101110010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\,
	datac => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[184]~20_combout\,
	datad => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[184]~21_combout\,
	combout => \inst10|Div2|auto_generated|divider|divider|StageOut[121]~42_combout\);

-- Location: LABCELL_X24_Y11_N54
\inst10|Mod3|auto_generated|divider|divider|StageOut[183]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod3|auto_generated|divider|divider|StageOut[183]~22_combout\ = (!\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~53_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	datac => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[1]~53_sumout\,
	combout => \inst10|Mod3|auto_generated|divider|divider|StageOut[183]~22_combout\);

-- Location: LABCELL_X24_Y9_N42
\inst10|Mod3|auto_generated|divider|divider|StageOut[183]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod3|auto_generated|divider|divider|StageOut[183]~23_combout\ = ( \inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ( \inst3|current_score\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_current_score\(1),
	dataf => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	combout => \inst10|Mod3|auto_generated|divider|divider|StageOut[183]~23_combout\);

-- Location: LABCELL_X24_Y9_N0
\inst10|Div2|auto_generated|divider|divider|op_6~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_6~50_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Div2|auto_generated|divider|divider|op_6~50_cout\);

-- Location: LABCELL_X24_Y9_N3
\inst10|Div2|auto_generated|divider|divider|op_6~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_6~46_cout\ = CARRY(( (!\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & (\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~57_sumout\)) # 
-- (\inst10|Mod3|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ((\inst3|current_score[0]~DUPLICATE_q\))) ) + ( VCC ) + ( \inst10|Div2|auto_generated|divider|divider|op_6~50_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	datab => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[0]~57_sumout\,
	datac => \inst3|ALT_INV_current_score[0]~DUPLICATE_q\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_6~50_cout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_6~46_cout\);

-- Location: LABCELL_X24_Y9_N6
\inst10|Div2|auto_generated|divider|divider|op_6~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_6~42_cout\ = CARRY(( (!\inst10|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Div2|auto_generated|divider|divider|op_5~45_sumout\)) # (\inst10|Div2|auto_generated|divider|divider|op_5~1_sumout\ 
-- & (((\inst10|Mod3|auto_generated|divider|divider|StageOut[183]~23_combout\) # (\inst10|Mod3|auto_generated|divider|divider|StageOut[183]~22_combout\)))) ) + ( VCC ) + ( \inst10|Div2|auto_generated|divider|divider|op_6~46_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\,
	datab => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[183]~22_combout\,
	datad => \inst10|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[183]~23_combout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_6~46_cout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_6~42_cout\);

-- Location: LABCELL_X24_Y9_N9
\inst10|Div2|auto_generated|divider|divider|op_6~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_6~38_cout\ = CARRY(( VCC ) + ( (!\inst10|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Div2|auto_generated|divider|divider|op_5~41_sumout\))) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Div2|auto_generated|divider|divider|StageOut[121]~42_combout\)) ) + ( \inst10|Div2|auto_generated|divider|divider|op_6~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[121]~42_combout\,
	dataf => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_6~42_cout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_6~38_cout\);

-- Location: LABCELL_X24_Y9_N12
\inst10|Div2|auto_generated|divider|divider|op_6~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_6~34_cout\ = CARRY(( (!\inst10|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Div2|auto_generated|divider|divider|op_5~37_sumout\))) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Div2|auto_generated|divider|divider|StageOut[122]~41_combout\)) ) + ( GND ) + ( \inst10|Div2|auto_generated|divider|divider|op_6~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[122]~41_combout\,
	datad => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_6~38_cout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_6~34_cout\);

-- Location: LABCELL_X24_Y9_N15
\inst10|Div2|auto_generated|divider|divider|op_6~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_6~30_cout\ = CARRY(( (!\inst10|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Div2|auto_generated|divider|divider|op_5~33_sumout\)) # (\inst10|Div2|auto_generated|divider|divider|op_5~1_sumout\ 
-- & (((\inst10|Div2|auto_generated|divider|divider|StageOut[123]~39_combout\) # (\inst10|Div2|auto_generated|divider|divider|StageOut[123]~36_combout\)))) ) + ( VCC ) + ( \inst10|Div2|auto_generated|divider|divider|op_6~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\,
	datab => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[123]~36_combout\,
	datad => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[123]~39_combout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_6~34_cout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_6~30_cout\);

-- Location: LABCELL_X24_Y9_N18
\inst10|Div2|auto_generated|divider|divider|op_6~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_6~26_cout\ = CARRY(( (!\inst10|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Div2|auto_generated|divider|divider|op_5~29_sumout\))) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Div2|auto_generated|divider|divider|StageOut[124]~35_combout\)) ) + ( GND ) + ( \inst10|Div2|auto_generated|divider|divider|op_6~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[124]~35_combout\,
	datad => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_6~30_cout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_6~26_cout\);

-- Location: LABCELL_X24_Y9_N21
\inst10|Div2|auto_generated|divider|divider|op_6~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_6~22_cout\ = CARRY(( (!\inst10|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Div2|auto_generated|divider|divider|op_5~25_sumout\)) # (\inst10|Div2|auto_generated|divider|divider|op_5~1_sumout\ 
-- & (((\inst10|Div2|auto_generated|divider|divider|StageOut[125]~31_combout\) # (\inst10|Div2|auto_generated|divider|divider|StageOut[125]~26_combout\)))) ) + ( GND ) + ( \inst10|Div2|auto_generated|divider|divider|op_6~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	datab => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[125]~26_combout\,
	datad => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[125]~31_combout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_6~26_cout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_6~22_cout\);

-- Location: LABCELL_X24_Y9_N24
\inst10|Div2|auto_generated|divider|divider|op_6~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_6~18_cout\ = CARRY(( GND ) + ( (!\inst10|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Div2|auto_generated|divider|divider|op_5~21_sumout\))) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Div2|auto_generated|divider|divider|StageOut[126]~25_combout\)) ) + ( \inst10|Div2|auto_generated|divider|divider|op_6~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[126]~25_combout\,
	dataf => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_6~22_cout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_6~18_cout\);

-- Location: LABCELL_X24_Y9_N27
\inst10|Div2|auto_generated|divider|divider|op_6~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_6~14_cout\ = CARRY(( GND ) + ( (!\inst10|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Div2|auto_generated|divider|divider|op_5~17_sumout\)))) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Div2|auto_generated|divider|divider|StageOut[127]~21_combout\)) # (\inst10|Div2|auto_generated|divider|divider|StageOut[127]~16_combout\))) ) + ( 
-- \inst10|Div2|auto_generated|divider|divider|op_6~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[127]~16_combout\,
	datab => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	dataf => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[127]~21_combout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_6~18_cout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_6~14_cout\);

-- Location: LABCELL_X24_Y9_N30
\inst10|Div2|auto_generated|divider|divider|op_6~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_6~10_cout\ = CARRY(( (!\inst10|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Div2|auto_generated|divider|divider|op_5~13_sumout\))) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Div2|auto_generated|divider|divider|StageOut[128]~14_combout\)) ) + ( GND ) + ( \inst10|Div2|auto_generated|divider|divider|op_6~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[128]~14_combout\,
	datad => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_6~14_cout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_6~10_cout\);

-- Location: LABCELL_X24_Y9_N33
\inst10|Div2|auto_generated|divider|divider|op_6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_6~6_cout\ = CARRY(( VCC ) + ( (!\inst10|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Div2|auto_generated|divider|divider|op_5~9_sumout\)) # 
-- (\inst10|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Div2|auto_generated|divider|divider|StageOut[129]~5_combout\) # (\inst10|Div2|auto_generated|divider|divider|StageOut[129]~0_combout\)))) ) + ( 
-- \inst10|Div2|auto_generated|divider|divider|op_6~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datab => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[129]~0_combout\,
	dataf => \inst10|Div2|auto_generated|divider|divider|ALT_INV_StageOut[129]~5_combout\,
	cin => \inst10|Div2|auto_generated|divider|divider|op_6~10_cout\,
	cout => \inst10|Div2|auto_generated|divider|divider|op_6~6_cout\);

-- Location: LABCELL_X24_Y9_N36
\inst10|Div2|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div2|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Div2|auto_generated|divider|divider|op_6~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Div2|auto_generated|divider|divider|op_6~6_cout\,
	sumout => \inst10|Div2|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: MLABCELL_X23_Y7_N12
\inst10|Mod0|auto_generated|divider|divider|StageOut[182]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( \inst3|current_score[0]~DUPLICATE_q\ ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_6~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datac => \inst3|ALT_INV_current_score[0]~DUPLICATE_q\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\);

-- Location: LABCELL_X17_Y7_N3
\inst10|Div1|auto_generated|divider|divider|StageOut[93]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[93]~0_combout\ = ( \inst10|Div1|auto_generated|divider|divider|op_4~9_sumout\ & ( !\inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[93]~0_combout\);

-- Location: LABCELL_X17_Y7_N18
\inst10|Div1|auto_generated|divider|divider|StageOut[93]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[93]~8_combout\ = ( \inst10|Div1|auto_generated|divider|divider|StageOut[84]~7_combout\ & ( \inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\ ) ) # ( 
-- !\inst10|Div1|auto_generated|divider|divider|StageOut[84]~7_combout\ & ( (\inst10|Div1|auto_generated|divider|divider|StageOut[84]~1_combout\ & \inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[84]~1_combout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[84]~7_combout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[93]~8_combout\);

-- Location: LABCELL_X16_Y7_N36
\inst10|Div1|auto_generated|divider|divider|StageOut[92]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[92]~37_combout\ = ( \inst10|Div1|auto_generated|divider|divider|op_4~17_sumout\ & ( !\inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[92]~37_combout\);

-- Location: LABCELL_X16_Y9_N57
\inst10|Div1|auto_generated|divider|divider|StageOut[92]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[92]~43_combout\ = ( \inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst10|Div1|auto_generated|divider|divider|StageOut[83]~42_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[83]~42_combout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[92]~43_combout\);

-- Location: LABCELL_X16_Y7_N48
\inst10|Div1|auto_generated|divider|divider|StageOut[91]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[91]~48_combout\ = ( \inst10|Div1|auto_generated|divider|divider|StageOut[82]~44_combout\ & ( (\inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_4~21_sumout\) ) ) # ( !\inst10|Div1|auto_generated|divider|divider|StageOut[82]~44_combout\ & ( (!\inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst10|Div1|auto_generated|divider|divider|op_4~21_sumout\)) # (\inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Div1|auto_generated|divider|divider|StageOut[82]~47_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[82]~47_combout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[82]~44_combout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[91]~48_combout\);

-- Location: LABCELL_X16_Y7_N57
\inst10|Div1|auto_generated|divider|divider|StageOut[90]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[90]~49_combout\ = ( \inst10|Div1|auto_generated|divider|divider|op_4~25_sumout\ & ( !\inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[90]~49_combout\);

-- Location: LABCELL_X16_Y7_N51
\inst10|Div1|auto_generated|divider|divider|StageOut[90]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[90]~52_combout\ = ( \inst10|Div1|auto_generated|divider|divider|StageOut[81]~51_combout\ & ( \inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[81]~51_combout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[90]~52_combout\);

-- Location: LABCELL_X16_Y7_N45
\inst10|Div1|auto_generated|divider|divider|StageOut[89]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[89]~54_combout\ = ( \inst10|Div1|auto_generated|divider|divider|StageOut[80]~53_combout\ & ( (\inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_4~29_sumout\) ) ) # ( !\inst10|Div1|auto_generated|divider|divider|StageOut[80]~53_combout\ & ( (\inst10|Div1|auto_generated|divider|divider|op_4~29_sumout\ & 
-- !\inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[80]~53_combout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[89]~54_combout\);

-- Location: LABCELL_X16_Y7_N39
\inst10|Div1|auto_generated|divider|divider|StageOut[88]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|StageOut[88]~55_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|StageOut[184]~91_combout\ & ( (\inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_4~33_sumout\) ) ) # ( !\inst10|Mod2|auto_generated|divider|divider|StageOut[184]~91_combout\ & ( (!\inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst10|Div1|auto_generated|divider|divider|op_4~33_sumout\)) # (\inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|StageOut[184]~95_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[184]~95_combout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[184]~91_combout\,
	combout => \inst10|Div1|auto_generated|divider|divider|StageOut[88]~55_combout\);

-- Location: LABCELL_X14_Y7_N33
\inst10|Mod2|auto_generated|divider|divider|StageOut[183]~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[183]~96_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|op_6~53_sumout\ & ( !\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~53_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[183]~96_combout\);

-- Location: LABCELL_X17_Y7_N21
\inst10|Mod2|auto_generated|divider|divider|StageOut[183]~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod2|auto_generated|divider|divider|StageOut[183]~99_combout\ = ( \inst10|Mod2|auto_generated|divider|divider|StageOut[168]~97_combout\ & ( \inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ ) ) # ( 
-- !\inst10|Mod2|auto_generated|divider|divider|StageOut[168]~97_combout\ & ( (\inst10|Mod2|auto_generated|divider|divider|StageOut[168]~98_combout\ & \inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[168]~98_combout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[168]~97_combout\,
	combout => \inst10|Mod2|auto_generated|divider|divider|StageOut[183]~99_combout\);

-- Location: MLABCELL_X18_Y7_N24
\inst10|Div1|auto_generated|divider|divider|op_6~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_6~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Div1|auto_generated|divider|divider|op_6~38_cout\);

-- Location: MLABCELL_X18_Y7_N27
\inst10|Div1|auto_generated|divider|divider|op_6~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_6~34_cout\ = CARRY(( VCC ) + ( (!\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst10|Mod2|auto_generated|divider|divider|op_6~57_sumout\))) # 
-- (\inst10|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (\inst3|current_score[0]~DUPLICATE_q\)) ) + ( \inst10|Div1|auto_generated|divider|divider|op_6~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011100100010000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \inst3|ALT_INV_current_score[0]~DUPLICATE_q\,
	dataf => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_op_6~57_sumout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_6~38_cout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_6~34_cout\);

-- Location: MLABCELL_X18_Y7_N30
\inst10|Div1|auto_generated|divider|divider|op_6~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_6~30_cout\ = CARRY(( (!\inst10|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|op_5~33_sumout\)) # (\inst10|Div1|auto_generated|divider|divider|op_5~1_sumout\ 
-- & (((\inst10|Mod2|auto_generated|divider|divider|StageOut[183]~99_combout\) # (\inst10|Mod2|auto_generated|divider|divider|StageOut[183]~96_combout\)))) ) + ( VCC ) + ( \inst10|Div1|auto_generated|divider|divider|op_6~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\,
	datac => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[183]~96_combout\,
	datad => \inst10|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[183]~99_combout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_6~34_cout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_6~30_cout\);

-- Location: MLABCELL_X18_Y7_N33
\inst10|Div1|auto_generated|divider|divider|op_6~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_6~26_cout\ = CARRY(( (!\inst10|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Div1|auto_generated|divider|divider|op_5~29_sumout\))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|StageOut[88]~55_combout\)) ) + ( GND ) + ( \inst10|Div1|auto_generated|divider|divider|op_6~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[88]~55_combout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_6~30_cout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_6~26_cout\);

-- Location: MLABCELL_X18_Y7_N36
\inst10|Div1|auto_generated|divider|divider|op_6~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_6~22_cout\ = CARRY(( (!\inst10|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Div1|auto_generated|divider|divider|op_5~25_sumout\))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|StageOut[89]~54_combout\)) ) + ( VCC ) + ( \inst10|Div1|auto_generated|divider|divider|op_6~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[89]~54_combout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_6~26_cout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_6~22_cout\);

-- Location: MLABCELL_X18_Y7_N39
\inst10|Div1|auto_generated|divider|divider|op_6~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_6~18_cout\ = CARRY(( (!\inst10|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|op_5~21_sumout\)))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|StageOut[90]~52_combout\)) # (\inst10|Div1|auto_generated|divider|divider|StageOut[90]~49_combout\))) ) + ( VCC ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_6~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[90]~49_combout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[90]~52_combout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_6~22_cout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_6~18_cout\);

-- Location: MLABCELL_X18_Y7_N42
\inst10|Div1|auto_generated|divider|divider|op_6~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_6~14_cout\ = CARRY(( GND ) + ( (!\inst10|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Div1|auto_generated|divider|divider|op_5~17_sumout\))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|StageOut[91]~48_combout\)) ) + ( \inst10|Div1|auto_generated|divider|divider|op_6~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[91]~48_combout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_6~18_cout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_6~14_cout\);

-- Location: MLABCELL_X18_Y7_N45
\inst10|Div1|auto_generated|divider|divider|op_6~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_6~10_cout\ = CARRY(( (!\inst10|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|op_5~13_sumout\)))) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|StageOut[92]~43_combout\)) # (\inst10|Div1|auto_generated|divider|divider|StageOut[92]~37_combout\))) ) + ( GND ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_6~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[92]~37_combout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[92]~43_combout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_6~14_cout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_6~10_cout\);

-- Location: MLABCELL_X18_Y7_N48
\inst10|Div1|auto_generated|divider|divider|op_6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_6~6_cout\ = CARRY(( VCC ) + ( (!\inst10|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Div1|auto_generated|divider|divider|op_5~9_sumout\)) # 
-- (\inst10|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Div1|auto_generated|divider|divider|StageOut[93]~8_combout\) # (\inst10|Div1|auto_generated|divider|divider|StageOut[93]~0_combout\)))) ) + ( 
-- \inst10|Div1|auto_generated|divider|divider|op_6~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datab => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[93]~0_combout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst10|Div1|auto_generated|divider|divider|ALT_INV_StageOut[93]~8_combout\,
	cin => \inst10|Div1|auto_generated|divider|divider|op_6~10_cout\,
	cout => \inst10|Div1|auto_generated|divider|divider|op_6~6_cout\);

-- Location: MLABCELL_X18_Y7_N51
\inst10|Div1|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div1|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Div1|auto_generated|divider|divider|op_6~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Div1|auto_generated|divider|divider|op_6~6_cout\,
	sumout => \inst10|Div1|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X21_Y8_N0
\inst10|Div0|auto_generated|divider|divider|StageOut[57]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|StageOut[57]~0_combout\ = ( \inst10|Div0|auto_generated|divider|divider|op_4~9_sumout\ & ( !\inst10|Div0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	combout => \inst10|Div0|auto_generated|divider|divider|StageOut[57]~0_combout\);

-- Location: LABCELL_X20_Y7_N18
\inst10|Div0|auto_generated|divider|divider|StageOut[57]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|StageOut[57]~3_combout\ = ( \inst10|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst10|Div0|auto_generated|divider|divider|StageOut[51]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~2_combout\,
	dataf => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst10|Div0|auto_generated|divider|divider|StageOut[57]~3_combout\);

-- Location: MLABCELL_X23_Y7_N27
\inst10|Div0|auto_generated|divider|divider|StageOut[56]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|StageOut[56]~34_combout\ = ( \inst10|Div0|auto_generated|divider|divider|StageOut[50]~33_combout\ & ( \inst10|Div0|auto_generated|divider|divider|op_4~1_sumout\ ) ) # ( 
-- \inst10|Div0|auto_generated|divider|divider|StageOut[50]~33_combout\ & ( !\inst10|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst10|Div0|auto_generated|divider|divider|op_4~17_sumout\ ) ) ) # ( 
-- !\inst10|Div0|auto_generated|divider|divider|StageOut[50]~33_combout\ & ( !\inst10|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst10|Div0|auto_generated|divider|divider|op_4~17_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	datae => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~33_combout\,
	dataf => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst10|Div0|auto_generated|divider|divider|StageOut[56]~34_combout\);

-- Location: MLABCELL_X23_Y7_N15
\inst10|Div0|auto_generated|divider|divider|StageOut[55]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|StageOut[55]~36_combout\ = ( \inst10|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( (\inst10|Mod1|auto_generated|divider|divider|StageOut[184]~128_combout\) # 
-- (\inst10|Mod1|auto_generated|divider|divider|StageOut[184]~132_combout\) ) ) # ( !\inst10|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst10|Div0|auto_generated|divider|divider|op_4~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[184]~132_combout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[184]~128_combout\,
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	dataf => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst10|Div0|auto_generated|divider|divider|StageOut[55]~36_combout\);

-- Location: LABCELL_X20_Y7_N39
\inst10|Mod1|auto_generated|divider|divider|StageOut[183]~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[183]~133_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|op_6~53_sumout\ & ( !\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~53_sumout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[183]~133_combout\);

-- Location: LABCELL_X20_Y7_N24
\inst10|Mod1|auto_generated|divider|divider|StageOut[183]~136\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod1|auto_generated|divider|divider|StageOut[183]~136_combout\ = ( \inst10|Mod1|auto_generated|divider|divider|StageOut[168]~134_combout\ & ( \inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ ) ) # ( 
-- !\inst10|Mod1|auto_generated|divider|divider|StageOut[168]~134_combout\ & ( (\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & \inst10|Mod1|auto_generated|divider|divider|StageOut[168]~135_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[168]~135_combout\,
	dataf => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[168]~134_combout\,
	combout => \inst10|Mod1|auto_generated|divider|divider|StageOut[183]~136_combout\);

-- Location: MLABCELL_X23_Y7_N30
\inst10|Div0|auto_generated|divider|divider|op_6~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_6~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst10|Div0|auto_generated|divider|divider|op_6~26_cout\);

-- Location: MLABCELL_X23_Y7_N33
\inst10|Div0|auto_generated|divider|divider|op_6~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_6~22_cout\ = CARRY(( (!\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (\inst10|Mod1|auto_generated|divider|divider|op_6~57_sumout\)) # (\inst10|Mod1|auto_generated|divider|divider|op_6~1_sumout\ 
-- & ((\inst3|current_score[0]~DUPLICATE_q\))) ) + ( VCC ) + ( \inst10|Div0|auto_generated|divider|divider|op_6~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~57_sumout\,
	datab => \inst3|ALT_INV_current_score[0]~DUPLICATE_q\,
	datac => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_6~26_cout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_6~22_cout\);

-- Location: MLABCELL_X23_Y7_N36
\inst10|Div0|auto_generated|divider|divider|op_6~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_6~18_cout\ = CARRY(( (!\inst10|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Div0|auto_generated|divider|divider|op_5~21_sumout\)))) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Mod1|auto_generated|divider|divider|StageOut[183]~136_combout\)) # (\inst10|Mod1|auto_generated|divider|divider|StageOut[183]~133_combout\))) ) + ( GND ) + ( 
-- \inst10|Div0|auto_generated|divider|divider|op_6~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[183]~133_combout\,
	datab => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	datad => \inst10|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[183]~136_combout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_6~22_cout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_6~18_cout\);

-- Location: MLABCELL_X23_Y7_N39
\inst10|Div0|auto_generated|divider|divider|op_6~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_6~14_cout\ = CARRY(( (!\inst10|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Div0|auto_generated|divider|divider|op_5~17_sumout\))) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Div0|auto_generated|divider|divider|StageOut[55]~36_combout\)) ) + ( VCC ) + ( \inst10|Div0|auto_generated|divider|divider|op_6~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~36_combout\,
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_6~18_cout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_6~14_cout\);

-- Location: MLABCELL_X23_Y7_N42
\inst10|Div0|auto_generated|divider|divider|op_6~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_6~10_cout\ = CARRY(( (!\inst10|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Div0|auto_generated|divider|divider|op_5~13_sumout\))) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\inst10|Div0|auto_generated|divider|divider|StageOut[56]~34_combout\)) ) + ( GND ) + ( \inst10|Div0|auto_generated|divider|divider|op_6~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[56]~34_combout\,
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_6~14_cout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_6~10_cout\);

-- Location: MLABCELL_X23_Y7_N45
\inst10|Div0|auto_generated|divider|divider|op_6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_6~6_cout\ = CARRY(( (!\inst10|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Div0|auto_generated|divider|divider|op_5~9_sumout\)))) # 
-- (\inst10|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst10|Div0|auto_generated|divider|divider|StageOut[57]~3_combout\)) # (\inst10|Div0|auto_generated|divider|divider|StageOut[57]~0_combout\))) ) + ( VCC ) + ( 
-- \inst10|Div0|auto_generated|divider|divider|op_6~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~0_combout\,
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~3_combout\,
	cin => \inst10|Div0|auto_generated|divider|divider|op_6~10_cout\,
	cout => \inst10|Div0|auto_generated|divider|divider|op_6~6_cout\);

-- Location: MLABCELL_X23_Y7_N48
\inst10|Div0|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Div0|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst10|Div0|auto_generated|divider|divider|op_6~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst10|Div0|auto_generated|divider|divider|op_6~6_cout\,
	sumout => \inst10|Div0|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: MLABCELL_X23_Y7_N18
\inst10|current_score_digit[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|current_score_digit[0]~2_combout\ = ( \inst10|current_score_digit[0]~1_combout\ & ( \inst10|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (\inst10|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\ & 
-- !\inst10|current_score_digit[0]~0_combout\) ) ) ) # ( !\inst10|current_score_digit[0]~1_combout\ & ( \inst10|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (!\inst10|current_score_digit[0]~0_combout\ & 
-- (!\inst10|Div2|auto_generated|divider|divider|op_6~1_sumout\)) # (\inst10|current_score_digit[0]~0_combout\ & ((!\inst10|Div1|auto_generated|divider|divider|op_6~1_sumout\))) ) ) ) # ( \inst10|current_score_digit[0]~1_combout\ & ( 
-- !\inst10|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (\inst10|current_score_digit[0]~0_combout\) # (\inst10|Mod0|auto_generated|divider|divider|StageOut[182]~0_combout\) ) ) ) # ( !\inst10|current_score_digit[0]~1_combout\ & ( 
-- !\inst10|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (!\inst10|current_score_digit[0]~0_combout\ & (!\inst10|Div2|auto_generated|divider|divider|op_6~1_sumout\)) # (\inst10|current_score_digit[0]~0_combout\ & 
-- ((!\inst10|Div1|auto_generated|divider|divider|op_6~1_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110100000001111110011111110101111101000000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[182]~0_combout\,
	datac => \inst10|ALT_INV_current_score_digit[0]~0_combout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datae => \inst10|ALT_INV_current_score_digit[0]~1_combout\,
	dataf => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst10|current_score_digit[0]~2_combout\);

-- Location: MLABCELL_X23_Y7_N6
\inst10|current_score_digit[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|current_score_digit\(0) = ( \inst10|char_address~49_combout\ & ( \inst10|current_score_digit\(0) ) ) # ( !\inst10|char_address~49_combout\ & ( \inst10|current_score_digit[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|ALT_INV_current_score_digit[0]~2_combout\,
	datad => \inst10|ALT_INV_current_score_digit\(0),
	dataf => \inst10|ALT_INV_char_address~49_combout\,
	combout => \inst10|current_score_digit\(0));

-- Location: LABCELL_X26_Y8_N0
\inst10|Mod0|auto_generated|divider|divider|StageOut[185]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[185]~3_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|StageOut[155]~2_combout\ & ( 
-- (\inst10|Mod0|auto_generated|divider|divider|op_5~5_sumout\) # (\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\) ) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[155]~2_combout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_6~9_sumout\ ) ) ) # ( \inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- !\inst10|Mod0|auto_generated|divider|divider|StageOut[155]~2_combout\ & ( (!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & \inst10|Mod0|auto_generated|divider|divider|op_5~5_sumout\) ) ) ) # ( 
-- !\inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( !\inst10|Mod0|auto_generated|divider|divider|StageOut[155]~2_combout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_6~9_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001100110000001111000011110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datae => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[155]~2_combout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[185]~3_combout\);

-- Location: LABCELL_X26_Y10_N54
\inst10|current_score_digit[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|current_score_digit[3]~3_combout\ = ( \inst10|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst10|current_score_digit[0]~0_combout\ & ( (!\inst10|current_score_digit[0]~1_combout\ & 
-- !\inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\) ) ) ) # ( !\inst10|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst10|current_score_digit[0]~0_combout\ & ( (!\inst10|Div1|auto_generated|divider|divider|op_3~1_sumout\) # 
-- (\inst10|current_score_digit[0]~1_combout\) ) ) ) # ( \inst10|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( !\inst10|current_score_digit[0]~0_combout\ & ( (!\inst10|current_score_digit[0]~1_combout\ & 
-- (!\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\)) # (\inst10|current_score_digit[0]~1_combout\ & ((\inst10|Mod0|auto_generated|divider|divider|StageOut[185]~3_combout\))) ) ) ) # ( !\inst10|Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- ( !\inst10|current_score_digit[0]~0_combout\ & ( (!\inst10|current_score_digit[0]~1_combout\ & (!\inst10|Div2|auto_generated|divider|divider|op_3~1_sumout\)) # (\inst10|current_score_digit[0]~1_combout\ & 
-- ((\inst10|Mod0|auto_generated|divider|divider|StageOut[185]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101110001011100010111000101111111111001100111100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \inst10|ALT_INV_current_score_digit[0]~1_combout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[185]~3_combout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datae => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst10|ALT_INV_current_score_digit[0]~0_combout\,
	combout => \inst10|current_score_digit[3]~3_combout\);

-- Location: LABCELL_X26_Y10_N36
\inst10|current_score_digit[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|current_score_digit\(3) = ( \inst10|current_score_digit[3]~3_combout\ & ( (!\inst10|char_address~49_combout\) # (\inst10|current_score_digit\(3)) ) ) # ( !\inst10|current_score_digit[3]~3_combout\ & ( (\inst10|char_address~49_combout\ & 
-- \inst10|current_score_digit\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|ALT_INV_char_address~49_combout\,
	datad => \inst10|ALT_INV_current_score_digit\(3),
	dataf => \inst10|ALT_INV_current_score_digit[3]~3_combout\,
	combout => \inst10|current_score_digit\(3));

-- Location: LABCELL_X26_Y11_N51
\inst10|Mod0|auto_generated|divider|divider|StageOut[184]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[184]~5_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_5~9_sumout\ & ( (!\inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\inst10|Mod0|auto_generated|divider|divider|op_6~13_sumout\)))) # (\inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\)) # 
-- (\inst10|Mod0|auto_generated|divider|divider|StageOut[154]~4_combout\))) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|op_5~9_sumout\ & ( (!\inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\inst10|Mod0|auto_generated|divider|divider|op_6~13_sumout\)))) # (\inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|StageOut[154]~4_combout\ & 
-- (\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101000000011100110100110001111111010011000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[154]~4_combout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[184]~5_combout\);

-- Location: LABCELL_X26_Y10_N12
\inst10|current_score_digit[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|current_score_digit[2]~4_combout\ = ( \inst10|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst10|current_score_digit[0]~0_combout\ & ( (!\inst10|current_score_digit[0]~1_combout\ & 
-- !\inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\) ) ) ) # ( !\inst10|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst10|current_score_digit[0]~0_combout\ & ( (!\inst10|Div1|auto_generated|divider|divider|op_4~1_sumout\) # 
-- (\inst10|current_score_digit[0]~1_combout\) ) ) ) # ( \inst10|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( !\inst10|current_score_digit[0]~0_combout\ & ( (!\inst10|current_score_digit[0]~1_combout\ & 
-- (!\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\)) # (\inst10|current_score_digit[0]~1_combout\ & ((\inst10|Mod0|auto_generated|divider|divider|StageOut[184]~5_combout\))) ) ) ) # ( !\inst10|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ( !\inst10|current_score_digit[0]~0_combout\ & ( (!\inst10|current_score_digit[0]~1_combout\ & (!\inst10|Div2|auto_generated|divider|divider|op_4~1_sumout\)) # (\inst10|current_score_digit[0]~1_combout\ & 
-- ((\inst10|Mod0|auto_generated|divider|divider|StageOut[184]~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100011011101100010001101110111110101111101011010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_current_score_digit[0]~1_combout\,
	datab => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[184]~5_combout\,
	datae => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst10|ALT_INV_current_score_digit[0]~0_combout\,
	combout => \inst10|current_score_digit[2]~4_combout\);

-- Location: LABCELL_X26_Y10_N3
\inst10|current_score_digit[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|current_score_digit\(2) = ( \inst10|current_score_digit[2]~4_combout\ & ( (!\inst10|char_address~49_combout\) # (\inst10|current_score_digit\(2)) ) ) # ( !\inst10|current_score_digit[2]~4_combout\ & ( (\inst10|char_address~49_combout\ & 
-- \inst10|current_score_digit\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address~49_combout\,
	datad => \inst10|ALT_INV_current_score_digit\(2),
	dataf => \inst10|ALT_INV_current_score_digit[2]~4_combout\,
	combout => \inst10|current_score_digit\(2));

-- Location: LABCELL_X26_Y8_N21
\inst10|Mod0|auto_generated|divider|divider|StageOut[186]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[186]~86_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_5~45_sumout\ & ( 
-- (!\inst10|Mod0|auto_generated|divider|divider|StageOut[156]~85_combout\ & (!\inst10|Mod0|auto_generated|divider|divider|StageOut[156]~82_combout\ & \inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\)) ) ) ) # ( 
-- !\inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_5~45_sumout\ & ( !\inst10|Mod0|auto_generated|divider|divider|op_6~49_sumout\ ) ) ) # ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( !\inst10|Mod0|auto_generated|divider|divider|op_5~45_sumout\ & ( (!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\) # 
-- ((!\inst10|Mod0|auto_generated|divider|divider|StageOut[156]~85_combout\ & !\inst10|Mod0|auto_generated|divider|divider|StageOut[156]~82_combout\)) ) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- !\inst10|Mod0|auto_generated|divider|divider|op_5~45_sumout\ & ( !\inst10|Mod0|auto_generated|divider|divider|op_6~49_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111111111010000011001100110011000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[156]~85_combout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~49_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[156]~82_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datae => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[186]~86_combout\);

-- Location: LABCELL_X26_Y10_N24
\inst10|current_score_digit[4]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|current_score_digit[4]~13_combout\ = ( \inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ( \inst10|current_score_digit[0]~0_combout\ & ( (!\inst10|Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- \inst10|current_score_digit[0]~1_combout\) ) ) ) # ( !\inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ( \inst10|current_score_digit[0]~0_combout\ & ( (!\inst10|Div0|auto_generated|divider|divider|op_14~1_sumout\) # 
-- (!\inst10|current_score_digit[0]~1_combout\) ) ) ) # ( \inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ( !\inst10|current_score_digit[0]~0_combout\ & ( (!\inst10|current_score_digit[0]~1_combout\ & 
-- (!\inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\)) # (\inst10|current_score_digit[0]~1_combout\ & ((!\inst10|Mod0|auto_generated|divider|divider|StageOut[186]~86_combout\))) ) ) ) # ( 
-- !\inst10|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ( !\inst10|current_score_digit[0]~0_combout\ & ( (!\inst10|current_score_digit[0]~1_combout\ & (!\inst10|Div2|auto_generated|divider|divider|op_14~1_sumout\)) # 
-- (\inst10|current_score_digit[0]~1_combout\ & ((!\inst10|Mod0|auto_generated|divider|divider|StageOut[186]~86_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110100000101011111010000011111100111111000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \inst10|ALT_INV_current_score_digit[0]~1_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[186]~86_combout\,
	datae => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \inst10|ALT_INV_current_score_digit[0]~0_combout\,
	combout => \inst10|current_score_digit[4]~13_combout\);

-- Location: LABCELL_X25_Y9_N33
\inst10|current_score_digit[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|current_score_digit\(4) = ( \inst10|current_score_digit\(4) & ( (\inst10|char_address~49_combout\) # (\inst10|current_score_digit[4]~13_combout\) ) ) # ( !\inst10|current_score_digit\(4) & ( (\inst10|current_score_digit[4]~13_combout\ & 
-- !\inst10|char_address~49_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|ALT_INV_current_score_digit[4]~13_combout\,
	datac => \inst10|ALT_INV_char_address~49_combout\,
	dataf => \inst10|ALT_INV_current_score_digit\(4),
	combout => \inst10|current_score_digit\(4));

-- Location: LABCELL_X26_Y8_N6
\inst10|Mod0|auto_generated|divider|divider|StageOut[190]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[190]~75_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|StageOut[160]~65_combout\ & ( 
-- (!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & !\inst10|Mod0|auto_generated|divider|divider|op_5~37_sumout\) ) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[160]~65_combout\ & ( !\inst10|Mod0|auto_generated|divider|divider|op_6~41_sumout\ ) ) ) # ( \inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- !\inst10|Mod0|auto_generated|divider|divider|StageOut[160]~65_combout\ & ( (!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((!\inst10|Mod0|auto_generated|divider|divider|op_5~37_sumout\))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (!\inst10|Mod0|auto_generated|divider|divider|StageOut[160]~74_combout\)) ) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- !\inst10|Mod0|auto_generated|divider|divider|StageOut[160]~65_combout\ & ( !\inst10|Mod0|auto_generated|divider|divider|op_6~41_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111000101110001011111111000000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[160]~74_combout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\,
	datae => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[160]~65_combout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[190]~75_combout\);

-- Location: LABCELL_X26_Y10_N9
\inst10|current_score_digit[8]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|current_score_digit[8]~11_combout\ = ( \inst10|current_score_digit[0]~1_combout\ & ( (!\inst10|current_score_digit[0]~0_combout\ & ((!\inst10|Mod0|auto_generated|divider|divider|StageOut[190]~75_combout\))) # 
-- (\inst10|current_score_digit[0]~0_combout\ & (!\inst10|Div0|auto_generated|divider|divider|op_10~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111010000010101111101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst10|ALT_INV_current_score_digit[0]~0_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[190]~75_combout\,
	dataf => \inst10|ALT_INV_current_score_digit[0]~1_combout\,
	combout => \inst10|current_score_digit[8]~11_combout\);

-- Location: LABCELL_X29_Y10_N39
\inst10|current_score_digit[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|current_score_digit\(8) = ( \inst10|current_score_digit[8]~11_combout\ & ( (!\inst10|char_address~49_combout\) # (\inst10|current_score_digit\(8)) ) ) # ( !\inst10|current_score_digit[8]~11_combout\ & ( (\inst10|current_score_digit\(8) & 
-- \inst10|char_address~49_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|ALT_INV_current_score_digit\(8),
	datac => \inst10|ALT_INV_char_address~49_combout\,
	dataf => \inst10|ALT_INV_current_score_digit[8]~11_combout\,
	combout => \inst10|current_score_digit\(8));

-- Location: LABCELL_X26_Y9_N3
\inst10|Mod0|auto_generated|divider|divider|StageOut[189]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[189]~15_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_5~17_sumout\ & ( (!\inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\inst10|Mod0|auto_generated|divider|divider|op_6~21_sumout\)))) # (\inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\) # 
-- ((\inst10|Mod0|auto_generated|divider|divider|StageOut[159]~14_combout\)))) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|op_5~17_sumout\ & ( (!\inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\inst10|Mod0|auto_generated|divider|divider|op_6~21_sumout\)))) # (\inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((\inst10|Mod0|auto_generated|divider|divider|StageOut[159]~14_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000011101000011000001110100101110001111110010111000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[159]~14_combout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[189]~15_combout\);

-- Location: LABCELL_X25_Y9_N36
\inst10|current_score_digit[7]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|current_score_digit[7]~6_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|StageOut[189]~15_combout\ & ( (!\inst10|current_score_digit[0]~0_combout\ & (\inst10|current_score_digit[0]~1_combout\)) # (\inst10|current_score_digit[0]~0_combout\ 
-- & ((!\inst10|current_score_digit[0]~1_combout\ & ((!\inst10|Div1|auto_generated|divider|divider|op_11~1_sumout\))) # (\inst10|current_score_digit[0]~1_combout\ & (!\inst10|Div0|auto_generated|divider|divider|op_11~1_sumout\)))) ) ) # ( 
-- !\inst10|Mod0|auto_generated|divider|divider|StageOut[189]~15_combout\ & ( (\inst10|current_score_digit[0]~0_combout\ & ((!\inst10|current_score_digit[0]~1_combout\ & ((!\inst10|Div1|auto_generated|divider|divider|op_11~1_sumout\))) # 
-- (\inst10|current_score_digit[0]~1_combout\ & (!\inst10|Div0|auto_generated|divider|divider|op_11~1_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010000010000010101000001000001110110001100100111011000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_current_score_digit[0]~0_combout\,
	datab => \inst10|ALT_INV_current_score_digit[0]~1_combout\,
	datac => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[189]~15_combout\,
	combout => \inst10|current_score_digit[7]~6_combout\);

-- Location: LABCELL_X25_Y9_N21
\inst10|current_score_digit[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|current_score_digit\(7) = (!\inst10|char_address~49_combout\ & (\inst10|current_score_digit[7]~6_combout\)) # (\inst10|char_address~49_combout\ & ((\inst10|current_score_digit\(7))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|ALT_INV_current_score_digit[7]~6_combout\,
	datac => \inst10|ALT_INV_char_address~49_combout\,
	datad => \inst10|ALT_INV_current_score_digit\(7),
	combout => \inst10|current_score_digit\(7));

-- Location: LABCELL_X26_Y9_N54
\inst10|Mod0|auto_generated|divider|divider|StageOut[187]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[187]~81_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_6~45_sumout\ & ( (!\inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\) # 
-- ((!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_5~41_sumout\))) # (\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst10|Mod0|auto_generated|divider|divider|StageOut[157]~80_combout\))) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|op_6~45_sumout\ & ( (\inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_5~41_sumout\))) # (\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst10|Mod0|auto_generated|divider|divider|StageOut[157]~80_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001111001101111011111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[157]~80_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~45_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[187]~81_combout\);

-- Location: LABCELL_X25_Y9_N48
\inst10|current_score_digit[5]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|current_score_digit[5]~12_combout\ = ( \inst10|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|StageOut[187]~81_combout\ & ( (!\inst10|current_score_digit[0]~1_combout\ & 
-- (!\inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\ & \inst10|current_score_digit[0]~0_combout\)) # (\inst10|current_score_digit[0]~1_combout\ & ((!\inst10|current_score_digit[0]~0_combout\))) ) ) ) # ( 
-- !\inst10|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|StageOut[187]~81_combout\ & ( ((!\inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\ & \inst10|current_score_digit[0]~0_combout\)) # 
-- (\inst10|current_score_digit[0]~1_combout\) ) ) ) # ( \inst10|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ( !\inst10|Mod0|auto_generated|divider|divider|StageOut[187]~81_combout\ & ( (!\inst10|current_score_digit[0]~1_combout\ & 
-- (!\inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\ & \inst10|current_score_digit[0]~0_combout\)) ) ) ) # ( !\inst10|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ( !\inst10|Mod0|auto_generated|divider|divider|StageOut[187]~81_combout\ & 
-- ( (\inst10|current_score_digit[0]~0_combout\ & ((!\inst10|Div1|auto_generated|divider|divider|op_13~1_sumout\) # (\inst10|current_score_digit[0]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110101000000001010000001010101111101010101010110100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_current_score_digit[0]~1_combout\,
	datac => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \inst10|ALT_INV_current_score_digit[0]~0_combout\,
	datae => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[187]~81_combout\,
	combout => \inst10|current_score_digit[5]~12_combout\);

-- Location: LABCELL_X25_Y9_N15
\inst10|current_score_digit[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|current_score_digit\(5) = ( \inst10|char_address~49_combout\ & ( \inst10|current_score_digit\(5) ) ) # ( !\inst10|char_address~49_combout\ & ( \inst10|current_score_digit[5]~12_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_current_score_digit[5]~12_combout\,
	datac => \inst10|ALT_INV_current_score_digit\(5),
	dataf => \inst10|ALT_INV_char_address~49_combout\,
	combout => \inst10|current_score_digit\(5));

-- Location: LABCELL_X25_Y8_N36
\inst10|Mod0|auto_generated|divider|divider|StageOut[191]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[191]~64_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_6~37_sumout\ & ( (!\inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\) # 
-- ((!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_5~33_sumout\))) # (\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst10|Mod0|auto_generated|divider|divider|StageOut[161]~63_combout\))) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|op_6~37_sumout\ & ( (\inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_5~33_sumout\))) # (\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst10|Mod0|auto_generated|divider|divider|StageOut[161]~63_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110111111111000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[161]~63_combout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[191]~64_combout\);

-- Location: LABCELL_X25_Y8_N45
\inst10|current_score_digit[9]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|current_score_digit[9]~10_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|StageOut[191]~64_combout\ & ( \inst10|current_score_digit[0]~1_combout\ & ( (!\inst10|current_score_digit[0]~0_combout\) # 
-- (!\inst10|Div0|auto_generated|divider|divider|op_9~1_sumout\) ) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|StageOut[191]~64_combout\ & ( \inst10|current_score_digit[0]~1_combout\ & ( (\inst10|current_score_digit[0]~0_combout\ & 
-- !\inst10|Div0|auto_generated|divider|divider|op_9~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101000000001111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_current_score_digit[0]~0_combout\,
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datae => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[191]~64_combout\,
	dataf => \inst10|ALT_INV_current_score_digit[0]~1_combout\,
	combout => \inst10|current_score_digit[9]~10_combout\);

-- Location: LABCELL_X25_Y8_N12
\inst10|current_score_digit[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|current_score_digit\(9) = ( \inst10|char_address~49_combout\ & ( \inst10|current_score_digit\(9) ) ) # ( !\inst10|char_address~49_combout\ & ( \inst10|current_score_digit[9]~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|ALT_INV_current_score_digit[9]~10_combout\,
	datad => \inst10|ALT_INV_current_score_digit\(9),
	dataf => \inst10|ALT_INV_char_address~49_combout\,
	combout => \inst10|current_score_digit\(9));

-- Location: LABCELL_X25_Y8_N0
\inst10|current_score_digit[13]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|current_score_digit[13]~17_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_6~53_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_5~49_sumout\ & ( (!\inst10|Mod0|auto_generated|divider|divider|StageOut[165]~87_combout\ & 
-- (\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (!\inst10|Mod0|auto_generated|divider|divider|StageOut[165]~104_combout\ & \inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\))) ) ) ) # ( 
-- !\inst10|Mod0|auto_generated|divider|divider|op_6~53_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_5~49_sumout\ & ( (!\inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\) # 
-- ((!\inst10|Mod0|auto_generated|divider|divider|StageOut[165]~87_combout\ & (\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & !\inst10|Mod0|auto_generated|divider|divider|StageOut[165]~104_combout\))) ) ) ) # ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_6~53_sumout\ & ( !\inst10|Mod0|auto_generated|divider|divider|op_5~49_sumout\ & ( (\inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\) # 
-- ((!\inst10|Mod0|auto_generated|divider|divider|StageOut[165]~87_combout\ & !\inst10|Mod0|auto_generated|divider|divider|StageOut[165]~104_combout\)))) ) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|op_6~53_sumout\ & ( 
-- !\inst10|Mod0|auto_generated|divider|divider|op_5~49_sumout\ & ( (!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\) # ((!\inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\) # 
-- ((!\inst10|Mod0|auto_generated|divider|divider|StageOut[165]~87_combout\ & !\inst10|Mod0|auto_generated|divider|divider|StageOut[165]~104_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111101100000000001110110011111111001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[165]~87_combout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[165]~104_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datae => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~53_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~49_sumout\,
	combout => \inst10|current_score_digit[13]~17_combout\);

-- Location: LABCELL_X25_Y8_N21
\inst10|current_score_digit[13]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|current_score_digit[13]~14_combout\ = ( !\inst10|current_score_digit[13]~17_combout\ & ( \inst10|char_address~46_combout\ & ( (!\inst10|char_address~45_combout\ & (!\inst10|char_address~43_combout\ & ((!\inst10|char_address~48_combout\) # 
-- (\inst10|char_address~44_combout\)))) ) ) ) # ( !\inst10|current_score_digit[13]~17_combout\ & ( !\inst10|char_address~46_combout\ & ( (!\inst10|char_address~45_combout\ & ((!\inst10|char_address~48_combout\) # (\inst10|char_address~44_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000010110000000000000000000010110000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address~48_combout\,
	datab => \inst10|ALT_INV_char_address~44_combout\,
	datac => \inst10|ALT_INV_char_address~45_combout\,
	datad => \inst10|ALT_INV_char_address~43_combout\,
	datae => \inst10|ALT_INV_current_score_digit[13]~17_combout\,
	dataf => \inst10|ALT_INV_char_address~46_combout\,
	combout => \inst10|current_score_digit[13]~14_combout\);

-- Location: LABCELL_X25_Y8_N51
\inst10|current_score_digit[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|current_score_digit\(13) = ( \inst10|current_score_digit[13]~14_combout\ & ( (!\inst10|char_address~49_combout\) # (\inst10|current_score_digit\(13)) ) ) # ( !\inst10|current_score_digit[13]~14_combout\ & ( (\inst10|char_address~49_combout\ & 
-- \inst10|current_score_digit\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address~49_combout\,
	datad => \inst10|ALT_INV_current_score_digit\(13),
	dataf => \inst10|ALT_INV_current_score_digit[13]~14_combout\,
	combout => \inst10|current_score_digit\(13));

-- Location: LABCELL_X29_Y11_N6
\inst10|Mod0|auto_generated|divider|divider|StageOut[192]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[192]~52_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_5~29_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_6~33_sumout\ & ( 
-- (\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (!\inst10|Mod0|auto_generated|divider|divider|StageOut[162]~39_combout\ & (!\inst10|Mod0|auto_generated|divider|divider|StageOut[162]~51_combout\ & 
-- \inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\))) ) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|op_5~29_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_6~33_sumout\ & ( 
-- (\inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\) # ((!\inst10|Mod0|auto_generated|divider|divider|StageOut[162]~39_combout\ & 
-- !\inst10|Mod0|auto_generated|divider|divider|StageOut[162]~51_combout\)))) ) ) ) # ( \inst10|Mod0|auto_generated|divider|divider|op_5~29_sumout\ & ( !\inst10|Mod0|auto_generated|divider|divider|op_6~33_sumout\ & ( 
-- (!\inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\) # ((\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (!\inst10|Mod0|auto_generated|divider|divider|StageOut[162]~39_combout\ & 
-- !\inst10|Mod0|auto_generated|divider|divider|StageOut[162]~51_combout\))) ) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|op_5~29_sumout\ & ( !\inst10|Mod0|auto_generated|divider|divider|op_6~33_sumout\ & ( 
-- (!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\) # ((!\inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\) # ((!\inst10|Mod0|auto_generated|divider|divider|StageOut[162]~39_combout\ & 
-- !\inst10|Mod0|auto_generated|divider|divider|StageOut[162]~51_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111101010111111110100000000000000111010100000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[162]~39_combout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[162]~51_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datae => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[192]~52_combout\);

-- Location: LABCELL_X25_Y8_N33
\inst10|current_score_digit[10]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|current_score_digit[10]~9_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|StageOut[192]~52_combout\ & ( \inst10|current_score_digit[0]~0_combout\ & ( (\inst10|current_score_digit[0]~1_combout\ & 
-- !\inst10|Div0|auto_generated|divider|divider|op_8~1_sumout\) ) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|StageOut[192]~52_combout\ & ( \inst10|current_score_digit[0]~0_combout\ & ( (\inst10|current_score_digit[0]~1_combout\ & 
-- !\inst10|Div0|auto_generated|divider|divider|op_8~1_sumout\) ) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|StageOut[192]~52_combout\ & ( !\inst10|current_score_digit[0]~0_combout\ & ( \inst10|current_score_digit[0]~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_current_score_digit[0]~1_combout\,
	datad => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datae => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[192]~52_combout\,
	dataf => \inst10|ALT_INV_current_score_digit[0]~0_combout\,
	combout => \inst10|current_score_digit[10]~9_combout\);

-- Location: LABCELL_X25_Y8_N39
\inst10|current_score_digit[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|current_score_digit\(10) = ( \inst10|current_score_digit[10]~9_combout\ & ( (!\inst10|char_address~49_combout\) # (\inst10|current_score_digit\(10)) ) ) # ( !\inst10|current_score_digit[10]~9_combout\ & ( (\inst10|current_score_digit\(10) & 
-- \inst10|char_address~49_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|ALT_INV_current_score_digit\(10),
	datad => \inst10|ALT_INV_char_address~49_combout\,
	dataf => \inst10|ALT_INV_current_score_digit[10]~9_combout\,
	combout => \inst10|current_score_digit\(10));

-- Location: LABCELL_X25_Y8_N6
\inst10|current_score_digit[12]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|current_score_digit[12]~18_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|StageOut[164]~118_combout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_5~53_sumout\ & ( (!\inst10|Mod0|auto_generated|divider|divider|op_6~57_sumout\ & 
-- !\inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\) ) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|StageOut[164]~118_combout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_5~53_sumout\ & ( 
-- (!\inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (!\inst10|Mod0|auto_generated|divider|divider|op_6~57_sumout\)) # (\inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- !\inst10|Mod0|auto_generated|divider|divider|StageOut[164]~105_combout\)))) ) ) ) # ( \inst10|Mod0|auto_generated|divider|divider|StageOut[164]~118_combout\ & ( !\inst10|Mod0|auto_generated|divider|divider|op_5~53_sumout\ & ( 
-- (!\inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (!\inst10|Mod0|auto_generated|divider|divider|op_6~57_sumout\)) # (\inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\))) 
-- ) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|StageOut[164]~118_combout\ & ( !\inst10|Mod0|auto_generated|divider|divider|op_5~53_sumout\ & ( (!\inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (!\inst10|Mod0|auto_generated|divider|divider|op_6~57_sumout\)) # (\inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\) # 
-- (!\inst10|Mod0|auto_generated|divider|divider|StageOut[164]~105_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101100101011001010110010100011101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~57_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[164]~105_combout\,
	datae => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[164]~118_combout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~53_sumout\,
	combout => \inst10|current_score_digit[12]~18_combout\);

-- Location: LABCELL_X25_Y8_N54
\inst10|current_score_digit[12]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|current_score_digit[12]~15_combout\ = ( \inst10|char_address~48_combout\ & ( \inst10|char_address~46_combout\ & ( (\inst10|char_address~44_combout\ & (!\inst10|current_score_digit[12]~18_combout\ & (!\inst10|char_address~43_combout\ & 
-- !\inst10|char_address~45_combout\))) ) ) ) # ( !\inst10|char_address~48_combout\ & ( \inst10|char_address~46_combout\ & ( (!\inst10|current_score_digit[12]~18_combout\ & (!\inst10|char_address~43_combout\ & !\inst10|char_address~45_combout\)) ) ) ) # ( 
-- \inst10|char_address~48_combout\ & ( !\inst10|char_address~46_combout\ & ( (\inst10|char_address~44_combout\ & (!\inst10|current_score_digit[12]~18_combout\ & !\inst10|char_address~45_combout\)) ) ) ) # ( !\inst10|char_address~48_combout\ & ( 
-- !\inst10|char_address~46_combout\ & ( (!\inst10|current_score_digit[12]~18_combout\ & !\inst10|char_address~45_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000010001000000000011000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address~44_combout\,
	datab => \inst10|ALT_INV_current_score_digit[12]~18_combout\,
	datac => \inst10|ALT_INV_char_address~43_combout\,
	datad => \inst10|ALT_INV_char_address~45_combout\,
	datae => \inst10|ALT_INV_char_address~48_combout\,
	dataf => \inst10|ALT_INV_char_address~46_combout\,
	combout => \inst10|current_score_digit[12]~15_combout\);

-- Location: LABCELL_X25_Y8_N27
\inst10|current_score_digit[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|current_score_digit\(12) = ( \inst10|current_score_digit\(12) & ( \inst10|current_score_digit[12]~15_combout\ ) ) # ( !\inst10|current_score_digit\(12) & ( \inst10|current_score_digit[12]~15_combout\ & ( !\inst10|char_address~49_combout\ ) ) ) # ( 
-- \inst10|current_score_digit\(12) & ( !\inst10|current_score_digit[12]~15_combout\ & ( \inst10|char_address~49_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|ALT_INV_char_address~49_combout\,
	datae => \inst10|ALT_INV_current_score_digit\(12),
	dataf => \inst10|ALT_INV_current_score_digit[12]~15_combout\,
	combout => \inst10|current_score_digit\(12));

-- Location: LABCELL_X26_Y9_N57
\inst10|current_score_digit[11]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|current_score_digit[11]~16_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|StageOut[163]~38_combout\ & ( (!\inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|op_6~29_sumout\)))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|op_5~25_sumout\)) # (\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\))) ) ) # ( 
-- !\inst10|Mod0|auto_generated|divider|divider|StageOut[163]~38_combout\ & ( (!\inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst10|Mod0|auto_generated|divider|divider|op_6~29_sumout\)))) # 
-- (\inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst10|Mod0|auto_generated|divider|divider|op_5~25_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000101110000011000010111000011101001111110001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[163]~38_combout\,
	combout => \inst10|current_score_digit[11]~16_combout\);

-- Location: MLABCELL_X28_Y10_N42
\inst10|current_score_digit[11]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|current_score_digit[11]~8_combout\ = ( \inst10|char_address~48_combout\ & ( \inst10|char_address~44_combout\ & ( (\inst10|current_score_digit[11]~16_combout\ & (!\inst10|char_address~45_combout\ & ((!\inst10|char_address~46_combout\) # 
-- (!\inst10|char_address~43_combout\)))) ) ) ) # ( !\inst10|char_address~48_combout\ & ( \inst10|char_address~44_combout\ & ( (\inst10|current_score_digit[11]~16_combout\ & (!\inst10|char_address~45_combout\ & ((!\inst10|char_address~46_combout\) # 
-- (!\inst10|char_address~43_combout\)))) ) ) ) # ( !\inst10|char_address~48_combout\ & ( !\inst10|char_address~44_combout\ & ( (\inst10|current_score_digit[11]~16_combout\ & (!\inst10|char_address~45_combout\ & ((!\inst10|char_address~46_combout\) # 
-- (!\inst10|char_address~43_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001000000000000000000000001010000010000000101000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_current_score_digit[11]~16_combout\,
	datab => \inst10|ALT_INV_char_address~46_combout\,
	datac => \inst10|ALT_INV_char_address~45_combout\,
	datad => \inst10|ALT_INV_char_address~43_combout\,
	datae => \inst10|ALT_INV_char_address~48_combout\,
	dataf => \inst10|ALT_INV_char_address~44_combout\,
	combout => \inst10|current_score_digit[11]~8_combout\);

-- Location: LABCELL_X25_Y8_N48
\inst10|current_score_digit[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|current_score_digit\(11) = ( \inst10|current_score_digit\(11) & ( (\inst10|char_address~49_combout\) # (\inst10|current_score_digit[11]~8_combout\) ) ) # ( !\inst10|current_score_digit\(11) & ( (\inst10|current_score_digit[11]~8_combout\ & 
-- !\inst10|char_address~49_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|ALT_INV_current_score_digit[11]~8_combout\,
	datac => \inst10|ALT_INV_char_address~49_combout\,
	dataf => \inst10|ALT_INV_current_score_digit\(11),
	combout => \inst10|current_score_digit\(11));

-- Location: LABCELL_X25_Y8_N15
\inst10|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Equal0~1_combout\ = ( !\inst10|current_score_digit\(11) & ( (!\inst10|current_score_digit\(9) & (!\inst10|current_score_digit\(13) & (!\inst10|current_score_digit\(10) & !\inst10|current_score_digit\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_current_score_digit\(9),
	datab => \inst10|ALT_INV_current_score_digit\(13),
	datac => \inst10|ALT_INV_current_score_digit\(10),
	datad => \inst10|ALT_INV_current_score_digit\(12),
	dataf => \inst10|ALT_INV_current_score_digit\(11),
	combout => \inst10|Equal0~1_combout\);

-- Location: LABCELL_X26_Y8_N12
\inst10|Mod0|auto_generated|divider|divider|StageOut[188]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Mod0|auto_generated|divider|divider|StageOut[188]~23_combout\ = ( \inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_5~21_sumout\ & ( 
-- (!\inst10|Mod0|auto_generated|divider|divider|StageOut[158]~22_combout\ & (!\inst10|Mod0|auto_generated|divider|divider|StageOut[158]~16_combout\ & \inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\)) ) ) ) # ( 
-- !\inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|op_5~21_sumout\ & ( !\inst10|Mod0|auto_generated|divider|divider|op_6~25_sumout\ ) ) ) # ( 
-- \inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( !\inst10|Mod0|auto_generated|divider|divider|op_5~21_sumout\ & ( (!\inst10|Mod0|auto_generated|divider|divider|op_5~1_sumout\) # 
-- ((!\inst10|Mod0|auto_generated|divider|divider|StageOut[158]~22_combout\ & !\inst10|Mod0|auto_generated|divider|divider|StageOut[158]~16_combout\)) ) ) ) # ( !\inst10|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- !\inst10|Mod0|auto_generated|divider|divider|op_5~21_sumout\ & ( !\inst10|Mod0|auto_generated|divider|divider|op_6~25_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111111111100000010101010101010100000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	datab => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[158]~22_combout\,
	datac => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[158]~16_combout\,
	datad => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datae => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	combout => \inst10|Mod0|auto_generated|divider|divider|StageOut[188]~23_combout\);

-- Location: LABCELL_X26_Y8_N51
\inst10|current_score_digit[6]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|current_score_digit[6]~7_combout\ = ( \inst10|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|StageOut[188]~23_combout\ & ( (!\inst10|current_score_digit[0]~1_combout\ & 
-- (\inst10|current_score_digit[0]~0_combout\ & !\inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\)) ) ) ) # ( !\inst10|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \inst10|Mod0|auto_generated|divider|divider|StageOut[188]~23_combout\ & 
-- ( (\inst10|current_score_digit[0]~0_combout\ & ((!\inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\) # (\inst10|current_score_digit[0]~1_combout\))) ) ) ) # ( \inst10|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( 
-- !\inst10|Mod0|auto_generated|divider|divider|StageOut[188]~23_combout\ & ( (!\inst10|current_score_digit[0]~1_combout\ & (\inst10|current_score_digit[0]~0_combout\ & !\inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\)) # 
-- (\inst10|current_score_digit[0]~1_combout\ & (!\inst10|current_score_digit[0]~0_combout\)) ) ) ) # ( !\inst10|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( !\inst10|Mod0|auto_generated|divider|divider|StageOut[188]~23_combout\ & ( 
-- ((\inst10|current_score_digit[0]~0_combout\ & !\inst10|Div1|auto_generated|divider|divider|op_12~1_sumout\)) # (\inst10|current_score_digit[0]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101010101010110100101000000001111000001010000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_current_score_digit[0]~1_combout\,
	datac => \inst10|ALT_INV_current_score_digit[0]~0_combout\,
	datad => \inst10|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datae => \inst10|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \inst10|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[188]~23_combout\,
	combout => \inst10|current_score_digit[6]~7_combout\);

-- Location: LABCELL_X26_Y8_N24
\inst10|current_score_digit[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|current_score_digit\(6) = ( \inst10|current_score_digit[6]~7_combout\ & ( (!\inst10|char_address~49_combout\) # (\inst10|current_score_digit\(6)) ) ) # ( !\inst10|current_score_digit[6]~7_combout\ & ( (\inst10|char_address~49_combout\ & 
-- \inst10|current_score_digit\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|ALT_INV_char_address~49_combout\,
	datac => \inst10|ALT_INV_current_score_digit\(6),
	dataf => \inst10|ALT_INV_current_score_digit[6]~7_combout\,
	combout => \inst10|current_score_digit\(6));

-- Location: LABCELL_X25_Y9_N42
\inst10|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|Equal0~0_combout\ = ( \inst10|Equal0~1_combout\ & ( !\inst10|current_score_digit\(6) & ( (!\inst10|current_score_digit\(4) & (!\inst10|current_score_digit\(8) & (!\inst10|current_score_digit\(7) & !\inst10|current_score_digit\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_current_score_digit\(4),
	datab => \inst10|ALT_INV_current_score_digit\(8),
	datac => \inst10|ALT_INV_current_score_digit\(7),
	datad => \inst10|ALT_INV_current_score_digit\(5),
	datae => \inst10|ALT_INV_Equal0~1_combout\,
	dataf => \inst10|ALT_INV_current_score_digit\(6),
	combout => \inst10|Equal0~0_combout\);

-- Location: MLABCELL_X23_Y7_N9
\inst10|comb~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|comb~1_combout\ = ( \inst10|Equal0~0_combout\ & ( (\inst10|current_score_digit\(0) & ((!\inst10|current_score_digit\(3)) # ((!\inst10|current_score_digit\(1) & !\inst10|current_score_digit\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110010001100000011001000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_current_score_digit\(1),
	datab => \inst10|ALT_INV_current_score_digit\(0),
	datac => \inst10|ALT_INV_current_score_digit\(3),
	datad => \inst10|ALT_INV_current_score_digit\(2),
	dataf => \inst10|ALT_INV_Equal0~0_combout\,
	combout => \inst10|comb~1_combout\);

-- Location: MLABCELL_X23_Y7_N0
\inst10|comb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|comb~0_combout\ = ( !\inst10|current_score_digit\(0) & ( (\inst10|Equal0~0_combout\ & ((!\inst10|current_score_digit\(3)) # ((!\inst10|current_score_digit\(1) & !\inst10|current_score_digit\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000001100000011100000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_current_score_digit\(1),
	datab => \inst10|ALT_INV_current_score_digit\(3),
	datac => \inst10|ALT_INV_Equal0~0_combout\,
	datad => \inst10|ALT_INV_current_score_digit\(2),
	dataf => \inst10|ALT_INV_current_score_digit\(0),
	combout => \inst10|comb~0_combout\);

-- Location: LABCELL_X32_Y13_N9
\inst10|score_character[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|score_character\(0) = ( \inst10|score_character\(0) & ( !\inst10|comb~0_combout\ ) ) # ( !\inst10|score_character\(0) & ( (\inst10|comb~1_combout\ & !\inst10|comb~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|ALT_INV_comb~1_combout\,
	datad => \inst10|ALT_INV_comb~0_combout\,
	dataf => \inst10|ALT_INV_score_character\(0),
	combout => \inst10|score_character\(0));

-- Location: LABCELL_X32_Y13_N12
\inst10|char_address~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~54_combout\ = ( \inst10|char_address~2_combout\ & ( (!\inst3|Add0~0_combout\ & !\inst10|char_address~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add0~0_combout\,
	datab => \inst10|ALT_INV_char_address~0_combout\,
	dataf => \inst10|ALT_INV_char_address~2_combout\,
	combout => \inst10|char_address~54_combout\);

-- Location: LABCELL_X32_Y13_N15
\inst10|char_address~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~53_combout\ = ( \inst10|LessThan29~0_combout\ & ( \inst10|LessThan11~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst10|ALT_INV_LessThan11~0_combout\,
	dataf => \inst10|ALT_INV_LessThan29~0_combout\,
	combout => \inst10|char_address~53_combout\);

-- Location: LABCELL_X32_Y13_N48
\inst10|char_address[5]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address[5]~55_combout\ = ( \inst10|char_address~21_combout\ & ( \inst10|char_address~53_combout\ & ( (\inst10|char_address~54_combout\) # (\inst10|char_address~3_combout\) ) ) ) # ( !\inst10|char_address~21_combout\ & ( 
-- \inst10|char_address~53_combout\ & ( \inst10|char_address~3_combout\ ) ) ) # ( \inst10|char_address~21_combout\ & ( !\inst10|char_address~53_combout\ & ( ((\inst10|char_address~16_combout\ & (\inst10|char_address~3_combout\ & !\inst2|pixel_column\(4)))) # 
-- (\inst10|char_address~54_combout\) ) ) ) # ( !\inst10|char_address~21_combout\ & ( !\inst10|char_address~53_combout\ & ( (\inst10|char_address~16_combout\ & (\inst10|char_address~3_combout\ & !\inst2|pixel_column\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100001111111100110011001100110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address~16_combout\,
	datab => \inst10|ALT_INV_char_address~3_combout\,
	datac => \inst2|ALT_INV_pixel_column\(4),
	datad => \inst10|ALT_INV_char_address~54_combout\,
	datae => \inst10|ALT_INV_char_address~21_combout\,
	dataf => \inst10|ALT_INV_char_address~53_combout\,
	combout => \inst10|char_address[5]~55_combout\);

-- Location: LABCELL_X31_Y10_N30
\inst10|char_address[0]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address[0]~56_combout\ = ( \inst10|char_address[5]~55_combout\ & ( \inst10|char_address~49_combout\ ) ) # ( !\inst10|char_address[5]~55_combout\ & ( \inst10|char_address~49_combout\ & ( (\inst10|char_address[2]~105_combout\) # 
-- (\inst10|char_address[0]~107_combout\) ) ) ) # ( \inst10|char_address[5]~55_combout\ & ( !\inst10|char_address~49_combout\ ) ) # ( !\inst10|char_address[5]~55_combout\ & ( !\inst10|char_address~49_combout\ & ( ((\inst10|char_address[3]~50_combout\ & 
-- \inst10|score_character\(0))) # (\inst10|char_address[0]~107_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011111111111111111111101110111011101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address[0]~107_combout\,
	datab => \inst10|ALT_INV_char_address[2]~105_combout\,
	datac => \inst10|ALT_INV_char_address[3]~50_combout\,
	datad => \inst10|ALT_INV_score_character\(0),
	datae => \inst10|ALT_INV_char_address[5]~55_combout\,
	dataf => \inst10|ALT_INV_char_address~49_combout\,
	combout => \inst10|char_address[0]~56_combout\);

-- Location: MLABCELL_X28_Y10_N18
\inst10|char_address~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~58_combout\ = ( \inst10|char_address~7_combout\ & ( (!\inst10|char_address~6_combout\ & !\inst2|pixel_column\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address~6_combout\,
	datac => \inst2|ALT_INV_pixel_column\(9),
	dataf => \inst10|ALT_INV_char_address~7_combout\,
	combout => \inst10|char_address~58_combout\);

-- Location: MLABCELL_X28_Y10_N6
\inst10|char_address~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~59_combout\ = ( \inst2|pixel_column\(8) & ( \inst2|pixel_column\(7) & ( (!\inst2|pixel_column\(5) & !\inst2|pixel_column\(6)) ) ) ) # ( \inst2|pixel_column\(8) & ( !\inst2|pixel_column\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_column\(5),
	datac => \inst2|ALT_INV_pixel_column\(6),
	datae => \inst2|ALT_INV_pixel_column\(8),
	dataf => \inst2|ALT_INV_pixel_column\(7),
	combout => \inst10|char_address~59_combout\);

-- Location: LABCELL_X31_Y8_N21
\inst10|LessThan18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|LessThan18~1_combout\ = ( \inst10|LessThan4~0_combout\ & ( (\inst2|pixel_column\(7) & !\inst10|LessThan11~0_combout\) ) ) # ( !\inst10|LessThan4~0_combout\ & ( \inst2|pixel_column\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(7),
	datac => \inst10|ALT_INV_LessThan11~0_combout\,
	dataf => \inst10|ALT_INV_LessThan4~0_combout\,
	combout => \inst10|LessThan18~1_combout\);

-- Location: LABCELL_X31_Y8_N9
\inst10|char_address~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~60_combout\ = ( \inst10|char_address~59_combout\ & ( \inst10|LessThan18~1_combout\ & ( (\inst10|Equal10~0_combout\ & (\inst10|Equal10~1_combout\ & (\inst10|Equal10~2_combout\ & \inst10|char_address~58_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_Equal10~0_combout\,
	datab => \inst10|ALT_INV_Equal10~1_combout\,
	datac => \inst10|ALT_INV_Equal10~2_combout\,
	datad => \inst10|ALT_INV_char_address~58_combout\,
	datae => \inst10|ALT_INV_char_address~59_combout\,
	dataf => \inst10|ALT_INV_LessThan18~1_combout\,
	combout => \inst10|char_address~60_combout\);

-- Location: LABCELL_X32_Y13_N42
\inst10|char_address~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~61_combout\ = ( \inst10|char_address~4_combout\ & ( (\inst10|Equal11~0_combout\ & (\inst10|Equal10~0_combout\ & (\inst10|Equal10~1_combout\ & \inst10|char_address~23_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_Equal11~0_combout\,
	datab => \inst10|ALT_INV_Equal10~0_combout\,
	datac => \inst10|ALT_INV_Equal10~1_combout\,
	datad => \inst10|ALT_INV_char_address~23_combout\,
	dataf => \inst10|ALT_INV_char_address~4_combout\,
	combout => \inst10|char_address~61_combout\);

-- Location: LABCELL_X32_Y9_N48
\inst10|char_address[2]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address[2]~64_combout\ = ( \inst10|char_address~16_combout\ & ( \inst10|char_address~13_combout\ & ( (\inst10|Equal10~1_combout\ & (\inst10|Equal11~0_combout\ & \inst10|Equal10~0_combout\)) ) ) ) # ( !\inst10|char_address~16_combout\ & ( 
-- \inst10|char_address~13_combout\ & ( (\inst10|Equal10~1_combout\ & (\inst10|Equal11~0_combout\ & \inst10|Equal10~0_combout\)) ) ) ) # ( \inst10|char_address~16_combout\ & ( !\inst10|char_address~13_combout\ & ( (\inst10|Equal10~1_combout\ & 
-- (\inst10|Equal11~0_combout\ & (\inst10|Equal10~0_combout\ & \inst10|char_address~15_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_Equal10~1_combout\,
	datab => \inst10|ALT_INV_Equal11~0_combout\,
	datac => \inst10|ALT_INV_Equal10~0_combout\,
	datad => \inst10|ALT_INV_char_address~15_combout\,
	datae => \inst10|ALT_INV_char_address~16_combout\,
	dataf => \inst10|ALT_INV_char_address~13_combout\,
	combout => \inst10|char_address[2]~64_combout\);

-- Location: LABCELL_X32_Y8_N48
\inst10|char_address~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~63_combout\ = ( \inst10|LessThan19~0_combout\ & ( (!\inst10|LessThan4~2_combout\ & \inst10|char_address~23_combout\) ) ) # ( !\inst10|LessThan19~0_combout\ & ( (!\inst10|LessThan18~0_combout\ & (!\inst10|LessThan4~2_combout\ & 
-- (\inst10|char_address~23_combout\))) # (\inst10|LessThan18~0_combout\ & (((!\inst10|LessThan4~2_combout\ & \inst10|char_address~23_combout\)) # (\inst10|char_address~20_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001011101000011000101110100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_LessThan18~0_combout\,
	datab => \inst10|ALT_INV_LessThan4~2_combout\,
	datac => \inst10|ALT_INV_char_address~23_combout\,
	datad => \inst10|ALT_INV_char_address~20_combout\,
	dataf => \inst10|ALT_INV_LessThan19~0_combout\,
	combout => \inst10|char_address~63_combout\);

-- Location: LABCELL_X32_Y8_N45
\inst10|char_address~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~62_combout\ = (\inst10|char_address~4_combout\ & \inst10|char_address~23_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|ALT_INV_char_address~4_combout\,
	datad => \inst10|ALT_INV_char_address~23_combout\,
	combout => \inst10|char_address~62_combout\);

-- Location: LABCELL_X32_Y9_N54
\inst10|char_address[1]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address[1]~65_combout\ = ( \inst10|char_address~62_combout\ & ( !\inst10|char_address~12_combout\ & ( ((\inst10|Equal10~3_combout\ & \inst10|char_address~37_combout\)) # (\inst10|char_address[2]~64_combout\) ) ) ) # ( 
-- !\inst10|char_address~62_combout\ & ( !\inst10|char_address~12_combout\ & ( ((\inst10|Equal10~3_combout\ & ((\inst10|char_address~37_combout\) # (\inst10|char_address~63_combout\)))) # (\inst10|char_address[2]~64_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011101011111010101010101111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address[2]~64_combout\,
	datab => \inst10|ALT_INV_char_address~63_combout\,
	datac => \inst10|ALT_INV_Equal10~3_combout\,
	datad => \inst10|ALT_INV_char_address~37_combout\,
	datae => \inst10|ALT_INV_char_address~62_combout\,
	dataf => \inst10|ALT_INV_char_address~12_combout\,
	combout => \inst10|char_address[1]~65_combout\);

-- Location: LABCELL_X32_Y9_N15
\inst10|char_address[3]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address[3]~66_combout\ = ( \inst10|char_address~4_combout\ & ( (!\inst10|char_address~33_combout\ & ((!\inst10|char_address~3_combout\) # (\inst2|pixel_column\(4)))) ) ) # ( !\inst10|char_address~4_combout\ & ( 
-- !\inst10|char_address~33_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000010100000111100001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address~3_combout\,
	datac => \inst10|ALT_INV_char_address~33_combout\,
	datad => \inst2|ALT_INV_pixel_column\(4),
	dataf => \inst10|ALT_INV_char_address~4_combout\,
	combout => \inst10|char_address[3]~66_combout\);

-- Location: LABCELL_X32_Y9_N0
\inst10|char_address[1]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address[1]~67_combout\ = ( \inst10|char_address[3]~66_combout\ & ( (!\inst10|Equal10~1_combout\) # ((!\inst10|Equal11~0_combout\) # ((!\inst10|Equal10~0_combout\) # (!\inst10|char_address~37_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111101111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_Equal10~1_combout\,
	datab => \inst10|ALT_INV_Equal11~0_combout\,
	datac => \inst10|ALT_INV_Equal10~0_combout\,
	datad => \inst10|ALT_INV_char_address~37_combout\,
	dataf => \inst10|ALT_INV_char_address[3]~66_combout\,
	combout => \inst10|char_address[1]~67_combout\);

-- Location: LABCELL_X32_Y9_N6
\inst10|char_address[1]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address[1]~68_combout\ = ( !\inst10|char_address~35_combout\ & ( \inst10|char_address[1]~31_combout\ & ( (!\inst10|char_address~61_combout\) # (!\inst10|char_address[1]~67_combout\) ) ) ) # ( !\inst10|char_address~35_combout\ & ( 
-- !\inst10|char_address[1]~31_combout\ & ( (!\inst10|char_address[1]~67_combout\) # ((!\inst10|char_address~61_combout\ & (!\inst10|char_address[1]~65_combout\ & !\inst10|char_address~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100011110000000000000000000011111010111110100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address~61_combout\,
	datab => \inst10|ALT_INV_char_address[1]~65_combout\,
	datac => \inst10|ALT_INV_char_address[1]~67_combout\,
	datad => \inst10|ALT_INV_char_address~9_combout\,
	datae => \inst10|ALT_INV_char_address~35_combout\,
	dataf => \inst10|ALT_INV_char_address[1]~31_combout\,
	combout => \inst10|char_address[1]~68_combout\);

-- Location: LABCELL_X20_Y7_N0
\inst10|comb~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|comb~3_combout\ = ( \inst10|current_score_digit\(1) & ( (\inst10|Equal0~0_combout\ & !\inst10|current_score_digit\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_Equal0~0_combout\,
	datac => \inst10|ALT_INV_current_score_digit\(3),
	dataf => \inst10|ALT_INV_current_score_digit\(1),
	combout => \inst10|comb~3_combout\);

-- Location: LABCELL_X25_Y9_N18
\inst10|comb~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|comb~2_combout\ = ( \inst10|Equal0~0_combout\ & ( (!\inst10|current_score_digit\(1) & ((!\inst10|current_score_digit\(2)) # (!\inst10|current_score_digit\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111010000000001111101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_current_score_digit\(2),
	datac => \inst10|ALT_INV_current_score_digit\(3),
	datad => \inst10|ALT_INV_current_score_digit\(1),
	dataf => \inst10|ALT_INV_Equal0~0_combout\,
	combout => \inst10|comb~2_combout\);

-- Location: LABCELL_X20_Y7_N51
\inst10|score_character[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|score_character\(1) = ( \inst10|score_character\(1) & ( !\inst10|comb~2_combout\ ) ) # ( !\inst10|score_character\(1) & ( (\inst10|comb~3_combout\ & !\inst10|comb~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_comb~3_combout\,
	datac => \inst10|ALT_INV_comb~2_combout\,
	dataf => \inst10|ALT_INV_score_character\(1),
	combout => \inst10|score_character\(1));

-- Location: LABCELL_X32_Y9_N12
\inst10|char_address[2]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address[2]~57_combout\ = ( \inst10|char_address~41_combout\ & ( (\inst10|char_address[3]~50_combout\ & ((!\inst10|char_address~49_combout\) # (!\inst10|char_address[2]~42_combout\))) ) ) # ( !\inst10|char_address~41_combout\ & ( 
-- (!\inst10|char_address~49_combout\ & \inst10|char_address[3]~50_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000111111000000000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|ALT_INV_char_address~49_combout\,
	datac => \inst10|ALT_INV_char_address[2]~42_combout\,
	datad => \inst10|ALT_INV_char_address[3]~50_combout\,
	dataf => \inst10|ALT_INV_char_address~41_combout\,
	combout => \inst10|char_address[2]~57_combout\);

-- Location: LABCELL_X32_Y9_N42
\inst10|char_address[1]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address[1]~69_combout\ = ( \inst10|char_address~49_combout\ & ( \inst10|char_address[2]~57_combout\ & ( (\inst10|char_address[5]~55_combout\) # (\inst10|char_address~60_combout\) ) ) ) # ( !\inst10|char_address~49_combout\ & ( 
-- \inst10|char_address[2]~57_combout\ & ( (\inst10|char_address[5]~55_combout\) # (\inst10|score_character\(1)) ) ) ) # ( \inst10|char_address~49_combout\ & ( !\inst10|char_address[2]~57_combout\ & ( (!\inst10|char_address[1]~68_combout\) # 
-- (\inst10|char_address[5]~55_combout\) ) ) ) # ( !\inst10|char_address~49_combout\ & ( !\inst10|char_address[2]~57_combout\ & ( (!\inst10|char_address[1]~68_combout\) # (\inst10|char_address[5]~55_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011111111110011001111111100001111111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address~60_combout\,
	datab => \inst10|ALT_INV_char_address[1]~68_combout\,
	datac => \inst10|ALT_INV_score_character\(1),
	datad => \inst10|ALT_INV_char_address[5]~55_combout\,
	datae => \inst10|ALT_INV_char_address~49_combout\,
	dataf => \inst10|ALT_INV_char_address[2]~57_combout\,
	combout => \inst10|char_address[1]~69_combout\);

-- Location: LABCELL_X32_Y13_N36
\inst10|char_address[2]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address[2]~70_combout\ = ( \inst10|char_address~53_combout\ & ( \inst10|char_address~3_combout\ ) ) # ( !\inst10|char_address~53_combout\ & ( (\inst10|char_address~3_combout\ & (\inst10|char_address~16_combout\ & !\inst2|pixel_column\(4))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|ALT_INV_char_address~3_combout\,
	datac => \inst10|ALT_INV_char_address~16_combout\,
	datad => \inst2|ALT_INV_pixel_column\(4),
	dataf => \inst10|ALT_INV_char_address~53_combout\,
	combout => \inst10|char_address[2]~70_combout\);

-- Location: LABCELL_X25_Y9_N27
\inst10|comb~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|comb~4_combout\ = ( \inst10|Equal0~0_combout\ & ( (!\inst10|current_score_digit\(2) & ((!\inst10|current_score_digit\(1)) # (!\inst10|current_score_digit\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101000001010101010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_current_score_digit\(2),
	datac => \inst10|ALT_INV_current_score_digit\(1),
	datad => \inst10|ALT_INV_current_score_digit\(3),
	dataf => \inst10|ALT_INV_Equal0~0_combout\,
	combout => \inst10|comb~4_combout\);

-- Location: LABCELL_X25_Y9_N30
\inst10|comb~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|comb~5_combout\ = ( \inst10|Equal0~0_combout\ & ( (\inst10|current_score_digit\(2) & !\inst10|current_score_digit\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_current_score_digit\(2),
	datac => \inst10|ALT_INV_current_score_digit\(3),
	dataf => \inst10|ALT_INV_Equal0~0_combout\,
	combout => \inst10|comb~5_combout\);

-- Location: LABCELL_X25_Y9_N57
\inst10|score_character[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|score_character\(2) = ( \inst10|score_character\(2) & ( !\inst10|comb~4_combout\ ) ) # ( !\inst10|score_character\(2) & ( (!\inst10|comb~4_combout\ & \inst10|comb~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010101010101010101000001010000010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_comb~4_combout\,
	datac => \inst10|ALT_INV_comb~5_combout\,
	datae => \inst10|ALT_INV_score_character\(2),
	combout => \inst10|score_character\(2));

-- Location: LABCELL_X32_Y8_N15
\inst10|char_address~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~71_combout\ = ( \inst10|char_address~21_combout\ & ( (\inst10|Equal10~1_combout\ & (\inst10|Equal10~0_combout\ & (\inst10|Equal11~0_combout\ & \inst10|char_address~20_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_Equal10~1_combout\,
	datab => \inst10|ALT_INV_Equal10~0_combout\,
	datac => \inst10|ALT_INV_Equal11~0_combout\,
	datad => \inst10|ALT_INV_char_address~20_combout\,
	dataf => \inst10|ALT_INV_char_address~21_combout\,
	combout => \inst10|char_address~71_combout\);

-- Location: LABCELL_X31_Y10_N0
\inst10|char_address[2]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address[2]~76_combout\ = (\inst10|Equal10~0_combout\ & (\inst10|Equal10~1_combout\ & (\inst10|Equal11~0_combout\ & \inst10|char_address~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_Equal10~0_combout\,
	datab => \inst10|ALT_INV_Equal10~1_combout\,
	datac => \inst10|ALT_INV_Equal11~0_combout\,
	datad => \inst10|ALT_INV_char_address~39_combout\,
	combout => \inst10|char_address[2]~76_combout\);

-- Location: LABCELL_X32_Y8_N24
\inst10|char_address[2]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address[2]~74_combout\ = ( \inst10|char_address~4_combout\ & ( (\inst10|Equal10~1_combout\ & (\inst10|Equal10~0_combout\ & (\inst10|Equal10~2_combout\ & !\inst10|char_address~23_combout\))) ) ) # ( !\inst10|char_address~4_combout\ & ( 
-- (\inst10|Equal10~1_combout\ & (\inst10|Equal10~0_combout\ & \inst10|Equal10~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_Equal10~1_combout\,
	datab => \inst10|ALT_INV_Equal10~0_combout\,
	datac => \inst10|ALT_INV_Equal10~2_combout\,
	datad => \inst10|ALT_INV_char_address~23_combout\,
	dataf => \inst10|ALT_INV_char_address~4_combout\,
	combout => \inst10|char_address[2]~74_combout\);

-- Location: LABCELL_X31_Y9_N57
\inst10|char_address~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~72_combout\ = ( \inst10|char_address~16_combout\ & ( \inst10|char_address~15_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|ALT_INV_char_address~15_combout\,
	dataf => \inst10|ALT_INV_char_address~16_combout\,
	combout => \inst10|char_address~72_combout\);

-- Location: LABCELL_X31_Y9_N12
\inst10|char_address~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~73_combout\ = ( \inst10|LessThan16~0_combout\ & ( (!\inst10|char_address~11_combout\ & !\inst10|char_address~8_combout\) ) ) # ( !\inst10|LessThan16~0_combout\ & ( !\inst10|char_address~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|ALT_INV_char_address~11_combout\,
	datad => \inst10|ALT_INV_char_address~8_combout\,
	dataf => \inst10|ALT_INV_LessThan16~0_combout\,
	combout => \inst10|char_address~73_combout\);

-- Location: LABCELL_X31_Y10_N48
\inst10|char_address[2]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address[2]~75_combout\ = ( \inst10|char_address~73_combout\ & ( !\inst10|char_address~22_combout\ & ( (\inst10|char_address[2]~74_combout\ & (!\inst10|char_address~19_combout\ & ((\inst10|char_address~72_combout\) # 
-- (\inst10|char_address~63_combout\)))) ) ) ) # ( !\inst10|char_address~73_combout\ & ( !\inst10|char_address~22_combout\ & ( (\inst10|char_address[2]~74_combout\ & !\inst10|char_address~19_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000000101010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address[2]~74_combout\,
	datab => \inst10|ALT_INV_char_address~63_combout\,
	datac => \inst10|ALT_INV_char_address~72_combout\,
	datad => \inst10|ALT_INV_char_address~19_combout\,
	datae => \inst10|ALT_INV_char_address~73_combout\,
	dataf => \inst10|ALT_INV_char_address~22_combout\,
	combout => \inst10|char_address[2]~75_combout\);

-- Location: LABCELL_X32_Y10_N45
\inst10|char_address[2]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address[2]~77_combout\ = ( \inst10|char_address~9_combout\ & ( \inst10|char_address~12_combout\ & ( (!\inst10|char_address~71_combout\ & \inst10|char_address[2]~76_combout\) ) ) ) # ( !\inst10|char_address~9_combout\ & ( 
-- \inst10|char_address~12_combout\ & ( !\inst10|char_address~71_combout\ ) ) ) # ( \inst10|char_address~9_combout\ & ( !\inst10|char_address~12_combout\ & ( (!\inst10|char_address~71_combout\ & \inst10|char_address[2]~76_combout\) ) ) ) # ( 
-- !\inst10|char_address~9_combout\ & ( !\inst10|char_address~12_combout\ & ( (!\inst10|char_address~71_combout\ & (((!\inst10|char_address[2]~75_combout\ & !\inst10|char_address[2]~64_combout\)) # (\inst10|char_address[2]~76_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001000100010001000100010001010101010101010100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address~71_combout\,
	datab => \inst10|ALT_INV_char_address[2]~76_combout\,
	datac => \inst10|ALT_INV_char_address[2]~75_combout\,
	datad => \inst10|ALT_INV_char_address[2]~64_combout\,
	datae => \inst10|ALT_INV_char_address~9_combout\,
	dataf => \inst10|ALT_INV_char_address~12_combout\,
	combout => \inst10|char_address[2]~77_combout\);

-- Location: LABCELL_X32_Y13_N24
\inst10|char_address~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~78_combout\ = ( \inst10|char_address~21_combout\ & ( \inst10|char_address~54_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|ALT_INV_char_address~54_combout\,
	dataf => \inst10|ALT_INV_char_address~21_combout\,
	combout => \inst10|char_address~78_combout\);

-- Location: LABCELL_X31_Y10_N27
\inst10|char_address[2]~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address[2]~106_combout\ = ( \inst10|char_address[2]~51_combout\ & ( (!\inst10|char_address~5_combout\ & (!\inst10|char_address~78_combout\ & ((\inst10|char_address~33_combout\) # (\inst10|char_address[2]~77_combout\)))) ) ) # ( 
-- !\inst10|char_address[2]~51_combout\ & ( !\inst10|char_address~78_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000001110000000000000111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address[2]~77_combout\,
	datab => \inst10|ALT_INV_char_address~33_combout\,
	datac => \inst10|ALT_INV_char_address~5_combout\,
	datad => \inst10|ALT_INV_char_address~78_combout\,
	dataf => \inst10|ALT_INV_char_address[2]~51_combout\,
	combout => \inst10|char_address[2]~106_combout\);

-- Location: LABCELL_X31_Y10_N18
\inst10|char_address[2]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address[2]~79_combout\ = ( \inst10|char_address[2]~106_combout\ & ( \inst10|char_address~49_combout\ & ( (\inst10|char_address[2]~105_combout\ & !\inst10|char_address[2]~70_combout\) ) ) ) # ( !\inst10|char_address[2]~106_combout\ & ( 
-- \inst10|char_address~49_combout\ & ( !\inst10|char_address[2]~70_combout\ ) ) ) # ( \inst10|char_address[2]~106_combout\ & ( !\inst10|char_address~49_combout\ & ( (\inst10|char_address[3]~50_combout\ & (!\inst10|char_address[2]~70_combout\ & 
-- \inst10|score_character\(2))) ) ) ) # ( !\inst10|char_address[2]~106_combout\ & ( !\inst10|char_address~49_combout\ & ( !\inst10|char_address[2]~70_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000101000011110000111100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address[3]~50_combout\,
	datab => \inst10|ALT_INV_char_address[2]~105_combout\,
	datac => \inst10|ALT_INV_char_address[2]~70_combout\,
	datad => \inst10|ALT_INV_score_character\(2),
	datae => \inst10|ALT_INV_char_address[2]~106_combout\,
	dataf => \inst10|ALT_INV_char_address~49_combout\,
	combout => \inst10|char_address[2]~79_combout\);

-- Location: LABCELL_X32_Y8_N54
\inst10|char_address~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~83_combout\ = ( \inst10|Equal10~1_combout\ & ( !\inst10|char_address~18_combout\ & ( (\inst10|char_address~4_combout\ & (\inst10|char_address~15_combout\ & (\inst10|Equal10~2_combout\ & \inst10|Equal10~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address~4_combout\,
	datab => \inst10|ALT_INV_char_address~15_combout\,
	datac => \inst10|ALT_INV_Equal10~2_combout\,
	datad => \inst10|ALT_INV_Equal10~0_combout\,
	datae => \inst10|ALT_INV_Equal10~1_combout\,
	dataf => \inst10|ALT_INV_char_address~18_combout\,
	combout => \inst10|char_address~83_combout\);

-- Location: LABCELL_X31_Y9_N54
\inst10|char_address~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~84_combout\ = ( \inst10|Equal10~0_combout\ & ( (\inst10|Equal10~1_combout\ & (\inst10|Equal10~2_combout\ & ((\inst10|char_address~13_combout\) # (\inst10|char_address~11_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001110000000000000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address~11_combout\,
	datab => \inst10|ALT_INV_char_address~13_combout\,
	datac => \inst10|ALT_INV_Equal10~1_combout\,
	datad => \inst10|ALT_INV_Equal10~2_combout\,
	dataf => \inst10|ALT_INV_Equal10~0_combout\,
	combout => \inst10|char_address~84_combout\);

-- Location: LABCELL_X31_Y9_N42
\inst10|char_address~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~85_combout\ = ( \inst10|char_address~72_combout\ & ( \inst10|char_address~29_combout\ & ( ((\inst10|char_address~83_combout\ & !\inst10|char_address~84_combout\)) # (\inst10|Equal10~3_combout\) ) ) ) # ( 
-- !\inst10|char_address~72_combout\ & ( \inst10|char_address~29_combout\ & ( ((\inst10|char_address~83_combout\ & !\inst10|char_address~84_combout\)) # (\inst10|Equal10~3_combout\) ) ) ) # ( \inst10|char_address~72_combout\ & ( 
-- !\inst10|char_address~29_combout\ & ( (!\inst10|char_address~84_combout\ & ((!\inst10|Equal10~3_combout\ & ((\inst10|char_address~83_combout\))) # (\inst10|Equal10~3_combout\ & (!\inst10|char_address~30_combout\)))) ) ) ) # ( 
-- !\inst10|char_address~72_combout\ & ( !\inst10|char_address~29_combout\ & ( (\inst10|char_address~83_combout\ & (!\inst10|char_address~84_combout\ & ((!\inst10|char_address~30_combout\) # (!\inst10|Equal10~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000100000001100001010000000110000111111110011000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address~30_combout\,
	datab => \inst10|ALT_INV_char_address~83_combout\,
	datac => \inst10|ALT_INV_char_address~84_combout\,
	datad => \inst10|ALT_INV_Equal10~3_combout\,
	datae => \inst10|ALT_INV_char_address~72_combout\,
	dataf => \inst10|ALT_INV_char_address~29_combout\,
	combout => \inst10|char_address~85_combout\);

-- Location: LABCELL_X32_Y9_N39
\inst10|char_address~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~86_combout\ = ( !\inst10|char_address~22_combout\ & ( (!\inst10|char_address[2]~17_combout\ & !\inst10|char_address~19_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|ALT_INV_char_address[2]~17_combout\,
	datad => \inst10|ALT_INV_char_address~19_combout\,
	dataf => \inst10|ALT_INV_char_address~22_combout\,
	combout => \inst10|char_address~86_combout\);

-- Location: LABCELL_X32_Y8_N30
\inst10|char_address~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~87_combout\ = ( \inst10|char_address~4_combout\ & ( (!\inst10|char_address~23_combout\ & ((!\inst10|char_address~21_combout\) # (!\inst10|char_address~20_combout\))) ) ) # ( !\inst10|char_address~4_combout\ & ( 
-- (!\inst10|char_address~23_combout\ & ((!\inst10|char_address~21_combout\) # ((!\inst10|char_address~20_combout\)))) # (\inst10|char_address~23_combout\ & (\inst10|LessThan4~2_combout\ & ((!\inst10|char_address~21_combout\) # 
-- (!\inst10|char_address~20_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100011111100101010001111110010101000101010001010100010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address~23_combout\,
	datab => \inst10|ALT_INV_char_address~21_combout\,
	datac => \inst10|ALT_INV_char_address~20_combout\,
	datad => \inst10|ALT_INV_LessThan4~2_combout\,
	dataf => \inst10|ALT_INV_char_address~4_combout\,
	combout => \inst10|char_address~87_combout\);

-- Location: LABCELL_X31_Y9_N30
\inst10|char_address~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~88_combout\ = ( \inst10|Equal10~0_combout\ & ( (\inst10|char_address~49_combout\ & ((!\inst10|Equal10~1_combout\) # ((!\inst10|Equal11~0_combout\) # (\inst10|char_address~87_combout\)))) ) ) # ( !\inst10|Equal10~0_combout\ & ( 
-- \inst10|char_address~49_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110010001100110011001000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_Equal10~1_combout\,
	datab => \inst10|ALT_INV_char_address~49_combout\,
	datac => \inst10|ALT_INV_Equal11~0_combout\,
	datad => \inst10|ALT_INV_char_address~87_combout\,
	dataf => \inst10|ALT_INV_Equal10~0_combout\,
	combout => \inst10|char_address~88_combout\);

-- Location: LABCELL_X31_Y9_N0
\inst10|char_address~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~82_combout\ = ( \inst10|Equal11~0_combout\ & ( \inst10|Equal10~1_combout\ & ( (\inst10|Equal10~0_combout\ & ((!\inst10|char_address~73_combout\) # ((\inst10|char_address~30_combout\) # (\inst10|char_address~13_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address~73_combout\,
	datab => \inst10|ALT_INV_char_address~13_combout\,
	datac => \inst10|ALT_INV_char_address~30_combout\,
	datad => \inst10|ALT_INV_Equal10~0_combout\,
	datae => \inst10|ALT_INV_Equal11~0_combout\,
	dataf => \inst10|ALT_INV_Equal10~1_combout\,
	combout => \inst10|char_address~82_combout\);

-- Location: LABCELL_X31_Y9_N33
\inst10|char_address~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~80_combout\ = ( \inst10|LessThan16~0_combout\ & ( \inst10|char_address~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|ALT_INV_char_address~8_combout\,
	dataf => \inst10|ALT_INV_LessThan16~0_combout\,
	combout => \inst10|char_address~80_combout\);

-- Location: LABCELL_X31_Y9_N6
\inst10|char_address~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~81_combout\ = ( \inst10|char_address~80_combout\ & ( \inst10|Equal10~1_combout\ & ( (\inst10|Equal10~2_combout\ & (\inst10|Equal10~0_combout\ & ((!\inst10|char_address~30_combout\) # (\inst10|char_address~62_combout\)))) ) ) ) # ( 
-- !\inst10|char_address~80_combout\ & ( \inst10|Equal10~1_combout\ & ( (\inst10|Equal10~2_combout\ & (\inst10|char_address~62_combout\ & \inst10|Equal10~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address~30_combout\,
	datab => \inst10|ALT_INV_Equal10~2_combout\,
	datac => \inst10|ALT_INV_char_address~62_combout\,
	datad => \inst10|ALT_INV_Equal10~0_combout\,
	datae => \inst10|ALT_INV_char_address~80_combout\,
	dataf => \inst10|ALT_INV_Equal10~1_combout\,
	combout => \inst10|char_address~81_combout\);

-- Location: LABCELL_X31_Y9_N48
\inst10|char_address~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~89_combout\ = ( \inst10|char_address~81_combout\ & ( (\inst10|char_address~88_combout\ & ((\inst10|char_address~82_combout\) # (\inst10|char_address~86_combout\))) ) ) # ( !\inst10|char_address~81_combout\ & ( 
-- (\inst10|char_address~88_combout\ & (((\inst10|char_address~85_combout\ & \inst10|char_address~86_combout\)) # (\inst10|char_address~82_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001111000000010000111100000011000011110000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address~85_combout\,
	datab => \inst10|ALT_INV_char_address~86_combout\,
	datac => \inst10|ALT_INV_char_address~88_combout\,
	datad => \inst10|ALT_INV_char_address~82_combout\,
	dataf => \inst10|ALT_INV_char_address~81_combout\,
	combout => \inst10|char_address~89_combout\);

-- Location: LABCELL_X25_Y9_N39
\inst10|comb~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|comb~6_combout\ = ( !\inst10|current_score_digit\(3) & ( \inst10|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|ALT_INV_Equal0~0_combout\,
	dataf => \inst10|ALT_INV_current_score_digit\(3),
	combout => \inst10|comb~6_combout\);

-- Location: LABCELL_X25_Y9_N12
\inst10|comb~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|comb~7_combout\ = ( !\inst10|current_score_digit\(1) & ( (\inst10|current_score_digit\(3) & (!\inst10|current_score_digit\(2) & \inst10|Equal0~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|ALT_INV_current_score_digit\(3),
	datac => \inst10|ALT_INV_current_score_digit\(2),
	datad => \inst10|ALT_INV_Equal0~0_combout\,
	dataf => \inst10|ALT_INV_current_score_digit\(1),
	combout => \inst10|comb~7_combout\);

-- Location: LABCELL_X25_Y9_N24
\inst10|score_character[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|score_character\(3) = ( \inst10|score_character\(3) & ( !\inst10|comb~6_combout\ ) ) # ( !\inst10|score_character\(3) & ( (!\inst10|comb~6_combout\ & \inst10|comb~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|ALT_INV_comb~6_combout\,
	datac => \inst10|ALT_INV_comb~7_combout\,
	dataf => \inst10|ALT_INV_score_character\(3),
	combout => \inst10|score_character\(3));

-- Location: LABCELL_X31_Y9_N24
\inst10|char_address[3]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address[3]~90_combout\ = ( !\inst10|char_address[2]~70_combout\ & ( \inst10|char_address~49_combout\ & ( ((\inst10|char_address~89_combout\ & \inst10|char_address[3]~50_combout\)) # (\inst10|char_address~78_combout\) ) ) ) # ( 
-- !\inst10|char_address[2]~70_combout\ & ( !\inst10|char_address~49_combout\ & ( ((\inst10|char_address[3]~50_combout\ & ((\inst10|score_character\(3)) # (\inst10|char_address~89_combout\)))) # (\inst10|char_address~78_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100111111000000000000000000011111000111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address~89_combout\,
	datab => \inst10|ALT_INV_char_address[3]~50_combout\,
	datac => \inst10|ALT_INV_char_address~78_combout\,
	datad => \inst10|ALT_INV_score_character\(3),
	datae => \inst10|ALT_INV_char_address[2]~70_combout\,
	dataf => \inst10|ALT_INV_char_address~49_combout\,
	combout => \inst10|char_address[3]~90_combout\);

-- Location: LABCELL_X32_Y13_N33
\inst10|char_address[4]~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address[4]~98_combout\ = ( \inst10|char_address~53_combout\ & ( ((\inst10|char_address~21_combout\ & \inst10|char_address~54_combout\)) # (\inst10|char_address~3_combout\) ) ) # ( !\inst10|char_address~53_combout\ & ( 
-- (\inst10|char_address~21_combout\ & \inst10|char_address~54_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100011111000111110001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address~21_combout\,
	datab => \inst10|ALT_INV_char_address~54_combout\,
	datac => \inst10|ALT_INV_char_address~3_combout\,
	dataf => \inst10|ALT_INV_char_address~53_combout\,
	combout => \inst10|char_address[4]~98_combout\);

-- Location: LABCELL_X32_Y13_N27
\inst10|char_address~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~91_combout\ = (\inst10|char_address~16_combout\ & (\inst10|char_address~3_combout\ & !\inst2|pixel_column\(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address~16_combout\,
	datac => \inst10|ALT_INV_char_address~3_combout\,
	datad => \inst2|ALT_INV_pixel_column\(4),
	combout => \inst10|char_address~91_combout\);

-- Location: LABCELL_X31_Y8_N36
\inst10|char_address~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~94_combout\ = ( \inst10|char_address~15_combout\ & ( (!\inst10|char_address~16_combout\ & (!\inst10|char_address~18_combout\ & !\inst10|char_address~13_combout\)) ) ) # ( !\inst10|char_address~15_combout\ & ( 
-- !\inst10|char_address~13_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|ALT_INV_char_address~16_combout\,
	datac => \inst10|ALT_INV_char_address~18_combout\,
	datad => \inst10|ALT_INV_char_address~13_combout\,
	dataf => \inst10|ALT_INV_char_address~15_combout\,
	combout => \inst10|char_address~94_combout\);

-- Location: LABCELL_X31_Y8_N12
\inst10|char_address~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~95_combout\ = ( \inst10|Equal10~0_combout\ & ( \inst10|char_address~63_combout\ & ( (\inst10|Equal11~0_combout\ & \inst10|Equal10~1_combout\) ) ) ) # ( \inst10|Equal10~0_combout\ & ( !\inst10|char_address~63_combout\ & ( 
-- (\inst10|Equal11~0_combout\ & (\inst10|Equal10~1_combout\ & ((!\inst10|char_address~94_combout\) # (!\inst10|char_address~73_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address~94_combout\,
	datab => \inst10|ALT_INV_char_address~73_combout\,
	datac => \inst10|ALT_INV_Equal11~0_combout\,
	datad => \inst10|ALT_INV_Equal10~1_combout\,
	datae => \inst10|ALT_INV_Equal10~0_combout\,
	dataf => \inst10|ALT_INV_char_address~63_combout\,
	combout => \inst10|char_address~95_combout\);

-- Location: LABCELL_X31_Y8_N0
\inst10|char_address~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~92_combout\ = ( !\inst10|char_address~13_combout\ & ( \inst10|char_address~38_combout\ & ( (\inst10|Equal10~3_combout\ & ((\inst10|char_address~72_combout\) # (\inst10|char_address~36_combout\))) ) ) ) # ( 
-- \inst10|char_address~13_combout\ & ( !\inst10|char_address~38_combout\ & ( (!\inst10|char_address~60_combout\ & !\inst10|Equal10~3_combout\) ) ) ) # ( !\inst10|char_address~13_combout\ & ( !\inst10|char_address~38_combout\ & ( 
-- (!\inst10|char_address~60_combout\) # ((\inst10|Equal10~3_combout\ & ((\inst10|char_address~72_combout\) # (\inst10|char_address~36_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110111111100000000000000000000011101110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address~36_combout\,
	datab => \inst10|ALT_INV_char_address~72_combout\,
	datac => \inst10|ALT_INV_char_address~60_combout\,
	datad => \inst10|ALT_INV_Equal10~3_combout\,
	datae => \inst10|ALT_INV_char_address~13_combout\,
	dataf => \inst10|ALT_INV_char_address~38_combout\,
	combout => \inst10|char_address~92_combout\);

-- Location: LABCELL_X32_Y8_N6
\inst10|char_address~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~93_combout\ = (!\inst10|char_address~80_combout\ & !\inst10|char_address~39_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address~80_combout\,
	datac => \inst10|ALT_INV_char_address~39_combout\,
	combout => \inst10|char_address~93_combout\);

-- Location: LABCELL_X31_Y8_N42
\inst10|char_address~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~96_combout\ = ( \inst10|char_address~93_combout\ & ( \inst10|char_address~11_combout\ & ( (!\inst10|char_address~95_combout\ & ((!\inst10|Equal10~3_combout\ & (!\inst10|char_address~92_combout\)) # (\inst10|Equal10~3_combout\ & 
-- ((\inst10|char_address~37_combout\))))) ) ) ) # ( !\inst10|char_address~93_combout\ & ( \inst10|char_address~11_combout\ & ( (!\inst10|char_address~95_combout\ & ((!\inst10|Equal10~3_combout\ & (!\inst10|char_address~92_combout\)) # 
-- (\inst10|Equal10~3_combout\ & ((\inst10|char_address~37_combout\))))) ) ) ) # ( \inst10|char_address~93_combout\ & ( !\inst10|char_address~11_combout\ & ( (!\inst10|char_address~95_combout\ & ((!\inst10|char_address~92_combout\) # 
-- ((\inst10|char_address~37_combout\ & \inst10|Equal10~3_combout\)))) ) ) ) # ( !\inst10|char_address~93_combout\ & ( !\inst10|char_address~11_combout\ & ( (!\inst10|char_address~95_combout\ & ((!\inst10|Equal10~3_combout\ & 
-- (!\inst10|char_address~92_combout\)) # (\inst10|Equal10~3_combout\ & ((\inst10|char_address~37_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000001010100010001000101010001000000010101000100000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address~95_combout\,
	datab => \inst10|ALT_INV_char_address~92_combout\,
	datac => \inst10|ALT_INV_char_address~37_combout\,
	datad => \inst10|ALT_INV_Equal10~3_combout\,
	datae => \inst10|ALT_INV_char_address~93_combout\,
	dataf => \inst10|ALT_INV_char_address~11_combout\,
	combout => \inst10|char_address~96_combout\);

-- Location: LABCELL_X31_Y8_N30
\inst10|char_address~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~97_combout\ = ( \inst10|char_address~37_combout\ & ( \inst10|char_address~62_combout\ & ( (\inst10|char_address~49_combout\ & ((!\inst10|Equal11~0_combout\) # ((!\inst10|Equal10~0_combout\) # (!\inst10|Equal10~1_combout\)))) ) ) ) # ( 
-- !\inst10|char_address~37_combout\ & ( \inst10|char_address~62_combout\ & ( (\inst10|char_address~49_combout\ & ((!\inst10|Equal11~0_combout\) # ((!\inst10|Equal10~0_combout\) # (!\inst10|Equal10~1_combout\)))) ) ) ) # ( \inst10|char_address~37_combout\ & 
-- ( !\inst10|char_address~62_combout\ & ( (\inst10|char_address~49_combout\ & ((!\inst10|Equal11~0_combout\) # ((!\inst10|Equal10~0_combout\) # (!\inst10|Equal10~1_combout\)))) ) ) ) # ( !\inst10|char_address~37_combout\ & ( 
-- !\inst10|char_address~62_combout\ & ( \inst10|char_address~49_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001000110011001100100011001100110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_Equal11~0_combout\,
	datab => \inst10|ALT_INV_char_address~49_combout\,
	datac => \inst10|ALT_INV_Equal10~0_combout\,
	datad => \inst10|ALT_INV_Equal10~1_combout\,
	datae => \inst10|ALT_INV_char_address~37_combout\,
	dataf => \inst10|ALT_INV_char_address~62_combout\,
	combout => \inst10|char_address~97_combout\);

-- Location: LABCELL_X31_Y8_N48
\inst10|char_address[4]~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address[4]~99_combout\ = ( \inst10|char_address~96_combout\ & ( \inst10|char_address~97_combout\ & ( ((!\inst10|char_address[4]~98_combout\ & ((\inst10|char_address[3]~66_combout\) # (\inst10|char_address~35_combout\)))) # 
-- (\inst10|char_address~91_combout\) ) ) ) # ( !\inst10|char_address~96_combout\ & ( \inst10|char_address~97_combout\ & ( ((\inst10|char_address~35_combout\ & !\inst10|char_address[4]~98_combout\)) # (\inst10|char_address~91_combout\) ) ) ) # ( 
-- \inst10|char_address~96_combout\ & ( !\inst10|char_address~97_combout\ & ( ((!\inst10|char_address[4]~98_combout\ & ((\inst10|char_address[3]~66_combout\) # (\inst10|char_address~35_combout\)))) # (\inst10|char_address~91_combout\) ) ) ) # ( 
-- !\inst10|char_address~96_combout\ & ( !\inst10|char_address~97_combout\ & ( ((!\inst10|char_address[4]~98_combout\ & ((\inst10|char_address[3]~66_combout\) # (\inst10|char_address~35_combout\)))) # (\inst10|char_address~91_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111111001111010011111100111101001111010011110100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address~35_combout\,
	datab => \inst10|ALT_INV_char_address[4]~98_combout\,
	datac => \inst10|ALT_INV_char_address~91_combout\,
	datad => \inst10|ALT_INV_char_address[3]~66_combout\,
	datae => \inst10|ALT_INV_char_address~96_combout\,
	dataf => \inst10|ALT_INV_char_address~97_combout\,
	combout => \inst10|char_address[4]~99_combout\);

-- Location: LABCELL_X31_Y8_N54
\inst10|char_address~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~101_combout\ = ( \inst10|char_address~59_combout\ & ( \inst10|LessThan18~1_combout\ & ( (\inst10|Equal10~3_combout\ & (((!\inst10|LessThan4~2_combout\ & \inst10|char_address~15_combout\)) # (\inst10|char_address~58_combout\))) ) ) ) # 
-- ( !\inst10|char_address~59_combout\ & ( \inst10|LessThan18~1_combout\ & ( (!\inst10|LessThan4~2_combout\ & (\inst10|char_address~15_combout\ & \inst10|Equal10~3_combout\)) ) ) ) # ( \inst10|char_address~59_combout\ & ( !\inst10|LessThan18~1_combout\ & ( 
-- (!\inst10|LessThan4~2_combout\ & (\inst10|char_address~15_combout\ & \inst10|Equal10~3_combout\)) ) ) ) # ( !\inst10|char_address~59_combout\ & ( !\inst10|LessThan18~1_combout\ & ( (!\inst10|LessThan4~2_combout\ & (\inst10|char_address~15_combout\ & 
-- \inst10|Equal10~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000000000011000000000001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address~58_combout\,
	datab => \inst10|ALT_INV_LessThan4~2_combout\,
	datac => \inst10|ALT_INV_char_address~15_combout\,
	datad => \inst10|ALT_INV_Equal10~3_combout\,
	datae => \inst10|ALT_INV_char_address~59_combout\,
	dataf => \inst10|ALT_INV_LessThan18~1_combout\,
	combout => \inst10|char_address~101_combout\);

-- Location: LABCELL_X32_Y9_N3
\inst10|char_address[5]~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address[5]~103_combout\ = ( !\inst10|char_address~5_combout\ & ( (!\inst10|char_address~35_combout\ & !\inst10|char_address[5]~55_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst10|ALT_INV_char_address~35_combout\,
	datad => \inst10|ALT_INV_char_address[5]~55_combout\,
	dataf => \inst10|ALT_INV_char_address~5_combout\,
	combout => \inst10|char_address[5]~103_combout\);

-- Location: LABCELL_X32_Y9_N30
\inst10|char_address~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~102_combout\ = ( \inst10|char_address~49_combout\ & ( !\inst10|char_address~33_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst10|ALT_INV_char_address~33_combout\,
	dataf => \inst10|ALT_INV_char_address~49_combout\,
	combout => \inst10|char_address~102_combout\);

-- Location: LABCELL_X32_Y9_N18
\inst10|char_address~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address~100_combout\ = ( \inst10|Equal10~0_combout\ & ( \inst10|char_address~39_combout\ & ( (\inst10|Equal10~1_combout\ & \inst10|Equal11~0_combout\) ) ) ) # ( \inst10|Equal10~0_combout\ & ( !\inst10|char_address~39_combout\ & ( 
-- (\inst10|Equal10~1_combout\ & (\inst10|Equal11~0_combout\ & ((!\inst10|char_address[2]~40_combout\) # (\inst10|char_address~37_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000101100000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address[2]~40_combout\,
	datab => \inst10|ALT_INV_char_address~37_combout\,
	datac => \inst10|ALT_INV_Equal10~1_combout\,
	datad => \inst10|ALT_INV_Equal11~0_combout\,
	datae => \inst10|ALT_INV_Equal10~0_combout\,
	dataf => \inst10|ALT_INV_char_address~39_combout\,
	combout => \inst10|char_address~100_combout\);

-- Location: LABCELL_X32_Y9_N24
\inst10|char_address[5]~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|char_address[5]~104_combout\ = ( !\inst10|char_address~102_combout\ & ( \inst10|char_address~100_combout\ & ( \inst10|char_address[5]~103_combout\ ) ) ) # ( \inst10|char_address~102_combout\ & ( !\inst10|char_address~100_combout\ & ( 
-- (\inst10|char_address[5]~103_combout\ & (((!\inst10|char_address~101_combout\ & \inst10|char_address~41_combout\)) # (\inst10|char_address~19_combout\))) ) ) ) # ( !\inst10|char_address~102_combout\ & ( !\inst10|char_address~100_combout\ & ( 
-- \inst10|char_address[5]~103_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000110000101100001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|ALT_INV_char_address~101_combout\,
	datab => \inst10|ALT_INV_char_address~19_combout\,
	datac => \inst10|ALT_INV_char_address[5]~103_combout\,
	datad => \inst10|ALT_INV_char_address~41_combout\,
	datae => \inst10|ALT_INV_char_address~102_combout\,
	dataf => \inst10|ALT_INV_char_address~100_combout\,
	combout => \inst10|char_address[5]~104_combout\);

-- Location: M10K_X30_Y10_N0
\inst9|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "000000006000060000600007800060000600007E000000007E00060000600007800060000600007E00000000780006C0006600066000660006C00078000000003C00066000600006000060000660003C000000007C00066000660007C00066000660007C000000006600066000660007E000660003C00018000000003C00066000060003E00066000660003C000000003C00066000660003C00066000660003C00000000180001800018000180000C000660007E000000003C00066000660007C00060000660003C000000003C0006600006000060007C000600007E0000000006000060007F000660001E0000E00006000000003C00066000060001C0000600",
	mem_init3 => "0660003C000000007E00060000300000C00006000660003C000000007E000180001800018000380001800018000000003C0006600066000760006E000660003C000000006000030000180000C0000600003000000000000018000180000000000000000000000000000000000000000000000007E0000000000000000003000018000180000000000000000000000000000000000000018000180007E0001800018000000000000000000660003C000FF0003C00066000000000000030000180000C0000C0000C0001800030000000000C00018000300003000030000180000C0000000000000000000000000000180000C00006000000003F00066000670003",
	mem_init2 => "80003C000660003C00000000460006600030000180000C000660006200000000180007C000060003C000600003E00018000000006600066000FF00066000FF00066000660000000000000000000000000000660006600066000000001800000000000001800018000180001800000000000000000000000000000000000000000000000010000300007F0007F000300001000000000180001800018000180007E0003C0001800000000000003C0000C0000C0000C0000C0000C0003C00000000180003C0007E00018000180001800018000000003C00030000300003000030000300003C000000007E0006000030000180000C000060007E0000000018000180",
	mem_init1 => "00180003C0006600066000660000000066000660003C000180003C00066000660000000063000770007F0006B00063000630006300000000180003C0006600066000660006600066000000003C000660006600066000660006600066000000001800018000180001800018000180007E000000003C00066000060003C00060000660003C00000000660006C000780007C00066000660007C000000000E0003C000660006600066000660003C000000006000060000600007C00066000660007C000000003C00066000660006600066000660003C0000000066000660006E0007E0007E0007600066000000006300063000630006B0007F000770006300000000",
	mem_init0 => "7E00060000600006000060000600006000000000660006C0007800070000780006C0006600000000380006C0000C0000C0000C0000C0001E000000003C00018000180001800018000180003C000000006600066000660007E000660006600066000000003C00066000660006E00060000660003C000000006000060000600007800060000600007E000000007E00060000600007800060000600007E00000000780006C0006600066000660006C00078000000003C00066000600006000060000660003C000000007C00066000660007C00066000660007C000000006600066000660007E000660003C00018000000003C00062000600006E0006E000660003C",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "tcgrom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "char_rom:inst9|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 20,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 9,
	port_b_data_width => 20,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	portaaddr => \inst9|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst9|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X32_Y6_N6
\inst9|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux0~4_combout\ = ( !\inst2|pixel_column\(2) & ( (!\inst2|pixel_column\(1) & (((\inst9|altsyncram_component|auto_generated|q_a\(7) & ((!\inst2|pixel_column\(3))))))) # (\inst2|pixel_column\(1) & ((((\inst2|pixel_column\(3)) # 
-- (\inst9|altsyncram_component|auto_generated|q_a\(6)))))) ) ) # ( \inst2|pixel_column\(2) & ( (!\inst2|pixel_column\(1) & (((\inst9|altsyncram_component|auto_generated|q_a\(5) & ((!\inst2|pixel_column\(3))))))) # (\inst2|pixel_column\(1) & 
-- ((((\inst2|pixel_column\(3)))) # (\inst9|altsyncram_component|auto_generated|q_a\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001011111000110110001101101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(1),
	datab => \inst9|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datac => \inst9|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datad => \inst9|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datae => \inst2|ALT_INV_pixel_column\(2),
	dataf => \inst2|ALT_INV_pixel_column\(3),
	datag => \inst9|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	combout => \inst9|Mux0~4_combout\);

-- Location: LABCELL_X32_Y6_N30
\inst9|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux0~0_combout\ = ( !\inst2|pixel_column\(2) & ( ((!\inst9|Mux0~4_combout\ & (\inst9|altsyncram_component|auto_generated|q_a\(3) & ((\inst2|pixel_column\(3))))) # (\inst9|Mux0~4_combout\ & (((!\inst2|pixel_column\(3)) # 
-- (\inst9|altsyncram_component|auto_generated|q_a\(2)))))) ) ) # ( \inst2|pixel_column\(2) & ( (!\inst9|Mux0~4_combout\ & (((\inst9|altsyncram_component|auto_generated|q_a\(1) & ((\inst2|pixel_column\(3))))))) # (\inst9|Mux0~4_combout\ & 
-- ((((!\inst2|pixel_column\(3)))) # (\inst9|altsyncram_component|auto_generated|q_a\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100110011001100110011001100001100001111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datab => \inst9|ALT_INV_Mux0~4_combout\,
	datac => \inst9|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datad => \inst9|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datae => \inst2|ALT_INV_pixel_column\(2),
	dataf => \inst2|ALT_INV_pixel_column\(3),
	datag => \inst9|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	combout => \inst9|Mux0~0_combout\);

-- Location: FF_X31_Y11_N10
\inst2|video_on_v\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|LessThan7~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|video_on_v~q\);

-- Location: FF_X31_Y7_N35
\inst2|video_on_h\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \inst2|LessThan6~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|video_on_h~q\);

-- Location: LABCELL_X32_Y7_N36
\inst2|video_on\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|video_on~combout\ = ( \inst2|video_on_h~q\ & ( \inst2|video_on_v~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_video_on_v~q\,
	dataf => \inst2|ALT_INV_video_on_h~q\,
	combout => \inst2|video_on~combout\);

-- Location: FF_X34_Y10_N19
\inst3|top_cloud_x_pos[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|top_cloud_x_pos[1]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|top_cloud_x_pos[1]~DUPLICATE_q\);

-- Location: MLABCELL_X34_Y10_N30
\inst3|Add14~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add14~38_cout\ = CARRY(( \inst3|top_cloud_x_pos[1]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_top_cloud_x_pos[1]~DUPLICATE_q\,
	cin => GND,
	cout => \inst3|Add14~38_cout\);

-- Location: MLABCELL_X34_Y10_N33
\inst3|Add14~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add14~29_sumout\ = SUM(( \inst3|top_cloud_x_pos\(2) ) + ( VCC ) + ( \inst3|Add14~38_cout\ ))
-- \inst3|Add14~30\ = CARRY(( \inst3|top_cloud_x_pos\(2) ) + ( VCC ) + ( \inst3|Add14~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud_x_pos\(2),
	cin => \inst3|Add14~38_cout\,
	sumout => \inst3|Add14~29_sumout\,
	cout => \inst3|Add14~30\);

-- Location: FF_X34_Y10_N2
\inst3|top_cloud_x_pos[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|Add14~29_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|top_cloud_x_pos\(2));

-- Location: MLABCELL_X34_Y10_N36
\inst3|Add14~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add14~25_sumout\ = SUM(( !\inst3|top_cloud_x_pos\(3) ) + ( GND ) + ( \inst3|Add14~30\ ))
-- \inst3|Add14~26\ = CARRY(( !\inst3|top_cloud_x_pos\(3) ) + ( GND ) + ( \inst3|Add14~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_top_cloud_x_pos\(3),
	cin => \inst3|Add14~30\,
	sumout => \inst3|Add14~25_sumout\,
	cout => \inst3|Add14~26\);

-- Location: LABCELL_X32_Y6_N18
\inst3|top_cloud_x_pos[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud_x_pos[3]~4_combout\ = ( !\inst3|Add14~25_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_Add14~25_sumout\,
	combout => \inst3|top_cloud_x_pos[3]~4_combout\);

-- Location: FF_X32_Y6_N20
\inst3|top_cloud_x_pos[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|top_cloud_x_pos[3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|top_cloud_x_pos\(3));

-- Location: MLABCELL_X34_Y10_N39
\inst3|Add14~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add14~21_sumout\ = SUM(( \inst3|top_cloud_x_pos\(4) ) + ( VCC ) + ( \inst3|Add14~26\ ))
-- \inst3|Add14~22\ = CARRY(( \inst3|top_cloud_x_pos\(4) ) + ( VCC ) + ( \inst3|Add14~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_top_cloud_x_pos\(4),
	cin => \inst3|Add14~26\,
	sumout => \inst3|Add14~21_sumout\,
	cout => \inst3|Add14~22\);

-- Location: FF_X34_Y10_N7
\inst3|top_cloud_x_pos[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|Add14~21_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|top_cloud_x_pos\(4));

-- Location: MLABCELL_X34_Y10_N42
\inst3|Add14~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add14~17_sumout\ = SUM(( !\inst3|top_cloud_x_pos\(5) ) + ( VCC ) + ( \inst3|Add14~22\ ))
-- \inst3|Add14~18\ = CARRY(( !\inst3|top_cloud_x_pos\(5) ) + ( VCC ) + ( \inst3|Add14~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_top_cloud_x_pos\(5),
	cin => \inst3|Add14~22\,
	sumout => \inst3|Add14~17_sumout\,
	cout => \inst3|Add14~18\);

-- Location: MLABCELL_X34_Y10_N24
\inst3|top_cloud_x_pos[5]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud_x_pos[5]~3_combout\ = ( !\inst3|Add14~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_Add14~17_sumout\,
	combout => \inst3|top_cloud_x_pos[5]~3_combout\);

-- Location: FF_X34_Y10_N25
\inst3|top_cloud_x_pos[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|top_cloud_x_pos[5]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|top_cloud_x_pos\(5));

-- Location: MLABCELL_X34_Y10_N45
\inst3|Add14~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add14~13_sumout\ = SUM(( !\inst3|top_cloud_x_pos\(6) ) + ( VCC ) + ( \inst3|Add14~18\ ))
-- \inst3|Add14~14\ = CARRY(( !\inst3|top_cloud_x_pos\(6) ) + ( VCC ) + ( \inst3|Add14~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud_x_pos\(6),
	cin => \inst3|Add14~18\,
	sumout => \inst3|Add14~13_sumout\,
	cout => \inst3|Add14~14\);

-- Location: MLABCELL_X34_Y10_N3
\inst3|top_cloud_x_pos[6]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud_x_pos[6]~2_combout\ = !\inst3|Add14~13_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Add14~13_sumout\,
	combout => \inst3|top_cloud_x_pos[6]~2_combout\);

-- Location: FF_X34_Y10_N4
\inst3|top_cloud_x_pos[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|top_cloud_x_pos[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|top_cloud_x_pos\(6));

-- Location: MLABCELL_X34_Y10_N48
\inst3|Add14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add14~9_sumout\ = SUM(( \inst3|top_cloud_x_pos\(7) ) + ( VCC ) + ( \inst3|Add14~14\ ))
-- \inst3|Add14~10\ = CARRY(( \inst3|top_cloud_x_pos\(7) ) + ( VCC ) + ( \inst3|Add14~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_top_cloud_x_pos\(7),
	cin => \inst3|Add14~14\,
	sumout => \inst3|Add14~9_sumout\,
	cout => \inst3|Add14~10\);

-- Location: FF_X28_Y9_N10
\inst3|top_cloud_x_pos[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|Add14~9_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|top_cloud_x_pos\(7));

-- Location: MLABCELL_X34_Y10_N51
\inst3|Add14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add14~5_sumout\ = SUM(( !\inst3|top_cloud_x_pos[8]~DUPLICATE_q\ ) + ( VCC ) + ( \inst3|Add14~10\ ))
-- \inst3|Add14~6\ = CARRY(( !\inst3|top_cloud_x_pos[8]~DUPLICATE_q\ ) + ( VCC ) + ( \inst3|Add14~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_top_cloud_x_pos[8]~DUPLICATE_q\,
	cin => \inst3|Add14~10\,
	sumout => \inst3|Add14~5_sumout\,
	cout => \inst3|Add14~6\);

-- Location: MLABCELL_X34_Y10_N9
\inst3|top_cloud_x_pos[8]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud_x_pos[8]~1_combout\ = ( !\inst3|Add14~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst3|ALT_INV_Add14~5_sumout\,
	combout => \inst3|top_cloud_x_pos[8]~1_combout\);

-- Location: FF_X34_Y10_N10
\inst3|top_cloud_x_pos[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|top_cloud_x_pos[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|top_cloud_x_pos[8]~DUPLICATE_q\);

-- Location: MLABCELL_X34_Y10_N54
\inst3|Add14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add14~1_sumout\ = SUM(( \inst3|top_cloud_x_pos\(9) ) + ( VCC ) + ( \inst3|Add14~6\ ))
-- \inst3|Add14~2\ = CARRY(( \inst3|top_cloud_x_pos\(9) ) + ( VCC ) + ( \inst3|Add14~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_top_cloud_x_pos\(9),
	cin => \inst3|Add14~6\,
	sumout => \inst3|Add14~1_sumout\,
	cout => \inst3|Add14~2\);

-- Location: FF_X28_Y9_N35
\inst3|top_cloud_x_pos[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|Add14~1_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|top_cloud_x_pos\(9));

-- Location: MLABCELL_X28_Y9_N6
\inst3|LessThan4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan4~0_combout\ = ( \inst3|top_cloud_x_pos\(9) & ( !\inst3|Add4~1_sumout\ ) ) # ( !\inst3|top_cloud_x_pos\(9) & ( \inst3|Add4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011110011001100110000110011001100111100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_Add4~1_sumout\,
	datae => \inst3|ALT_INV_top_cloud_x_pos\(9),
	combout => \inst3|LessThan4~0_combout\);

-- Location: FF_X28_Y9_N11
\inst3|top_cloud_x_pos[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|Add14~9_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|top_cloud_x_pos[7]~DUPLICATE_q\);

-- Location: MLABCELL_X28_Y9_N15
\inst3|Add5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add5~0_combout\ = ( \inst3|top_cloud_x_pos[7]~DUPLICATE_q\ & ( (\inst3|top_cloud_x_pos\(5)) # (\inst3|top_cloud_x_pos\(6)) ) ) # ( !\inst3|top_cloud_x_pos[7]~DUPLICATE_q\ & ( (!\inst3|top_cloud_x_pos\(6) & !\inst3|top_cloud_x_pos\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_top_cloud_x_pos\(6),
	datad => \inst3|ALT_INV_top_cloud_x_pos\(5),
	dataf => \inst3|ALT_INV_top_cloud_x_pos[7]~DUPLICATE_q\,
	combout => \inst3|Add5~0_combout\);

-- Location: MLABCELL_X28_Y9_N24
\inst3|LessThan5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan5~0_combout\ = (!\inst3|top_cloud_x_pos\(5) & \inst2|pixel_column\(5))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_top_cloud_x_pos\(5),
	datad => \inst2|ALT_INV_pixel_column\(5),
	combout => \inst3|LessThan5~0_combout\);

-- Location: MLABCELL_X34_Y10_N15
\inst3|LessThan5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan5~2_combout\ = ( \inst2|pixel_column\(1) & ( \inst3|top_cloud_x_pos[1]~DUPLICATE_q\ & ( (!\inst2|pixel_column\(0) & (\inst2|pixel_column\(2) & !\inst3|top_cloud_x_pos\(2))) # (\inst2|pixel_column\(0) & ((!\inst3|top_cloud_x_pos\(2)) # 
-- (\inst2|pixel_column\(2)))) ) ) ) # ( !\inst2|pixel_column\(1) & ( \inst3|top_cloud_x_pos[1]~DUPLICATE_q\ & ( (\inst2|pixel_column\(2) & !\inst3|top_cloud_x_pos\(2)) ) ) ) # ( \inst2|pixel_column\(1) & ( !\inst3|top_cloud_x_pos[1]~DUPLICATE_q\ & ( 
-- (!\inst3|top_cloud_x_pos\(2)) # (\inst2|pixel_column\(2)) ) ) ) # ( !\inst2|pixel_column\(1) & ( !\inst3|top_cloud_x_pos[1]~DUPLICATE_q\ & ( (!\inst2|pixel_column\(0) & (\inst2|pixel_column\(2) & !\inst3|top_cloud_x_pos\(2))) # (\inst2|pixel_column\(0) & 
-- ((!\inst3|top_cloud_x_pos\(2)) # (\inst2|pixel_column\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111100000101111111110000111100001111000000000101111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(0),
	datac => \inst2|ALT_INV_pixel_column\(2),
	datad => \inst3|ALT_INV_top_cloud_x_pos\(2),
	datae => \inst2|ALT_INV_pixel_column\(1),
	dataf => \inst3|ALT_INV_top_cloud_x_pos[1]~DUPLICATE_q\,
	combout => \inst3|LessThan5~2_combout\);

-- Location: MLABCELL_X34_Y9_N39
\inst3|LessThan5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan5~1_combout\ = ( \inst2|pixel_column\(5) & ( \inst3|top_cloud_x_pos\(5) ) ) # ( !\inst2|pixel_column\(5) & ( !\inst3|top_cloud_x_pos\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_top_cloud_x_pos\(5),
	dataf => \inst2|ALT_INV_pixel_column\(5),
	combout => \inst3|LessThan5~1_combout\);

-- Location: MLABCELL_X34_Y9_N12
\inst3|LessThan5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan5~3_combout\ = ( \inst3|top_cloud_x_pos\(4) & ( \inst3|top_cloud_x_pos\(3) & ( (\inst3|LessThan5~1_combout\ & (\inst2|pixel_column\(4) & ((\inst2|pixel_column\(3)) # (\inst3|LessThan5~2_combout\)))) ) ) ) # ( !\inst3|top_cloud_x_pos\(4) & ( 
-- \inst3|top_cloud_x_pos\(3) & ( (\inst3|LessThan5~1_combout\ & (((\inst2|pixel_column\(3)) # (\inst2|pixel_column\(4))) # (\inst3|LessThan5~2_combout\))) ) ) ) # ( \inst3|top_cloud_x_pos\(4) & ( !\inst3|top_cloud_x_pos\(3) & ( (\inst3|LessThan5~2_combout\ 
-- & (\inst3|LessThan5~1_combout\ & (\inst2|pixel_column\(4) & \inst2|pixel_column\(3)))) ) ) ) # ( !\inst3|top_cloud_x_pos\(4) & ( !\inst3|top_cloud_x_pos\(3) & ( (\inst3|LessThan5~1_combout\ & (((\inst3|LessThan5~2_combout\ & \inst2|pixel_column\(3))) # 
-- (\inst2|pixel_column\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010011000000000000000100010011001100110000000100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan5~2_combout\,
	datab => \inst3|ALT_INV_LessThan5~1_combout\,
	datac => \inst2|ALT_INV_pixel_column\(4),
	datad => \inst2|ALT_INV_pixel_column\(3),
	datae => \inst3|ALT_INV_top_cloud_x_pos\(4),
	dataf => \inst3|ALT_INV_top_cloud_x_pos\(3),
	combout => \inst3|LessThan5~3_combout\);

-- Location: MLABCELL_X28_Y9_N21
\inst3|Add5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add5~1_combout\ = !\inst3|top_cloud_x_pos\(6) $ (!\inst3|top_cloud_x_pos\(5))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_top_cloud_x_pos\(6),
	datad => \inst3|ALT_INV_top_cloud_x_pos\(5),
	combout => \inst3|Add5~1_combout\);

-- Location: MLABCELL_X28_Y9_N0
\inst3|LessThan5~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan5~4_combout\ = ( \inst3|LessThan5~3_combout\ & ( \inst3|Add5~1_combout\ & ( (!\inst3|Add5~0_combout\ & (!\inst2|pixel_column\(7) & !\inst2|pixel_column\(6))) # (\inst3|Add5~0_combout\ & ((!\inst2|pixel_column\(7)) # 
-- (!\inst2|pixel_column\(6)))) ) ) ) # ( !\inst3|LessThan5~3_combout\ & ( \inst3|Add5~1_combout\ & ( (!\inst3|Add5~0_combout\ & (!\inst2|pixel_column\(7) & ((!\inst3|LessThan5~0_combout\) # (!\inst2|pixel_column\(6))))) # (\inst3|Add5~0_combout\ & 
-- ((!\inst3|LessThan5~0_combout\) # ((!\inst2|pixel_column\(7)) # (!\inst2|pixel_column\(6))))) ) ) ) # ( \inst3|LessThan5~3_combout\ & ( !\inst3|Add5~1_combout\ & ( (\inst3|Add5~0_combout\ & !\inst2|pixel_column\(7)) ) ) ) # ( !\inst3|LessThan5~3_combout\ 
-- & ( !\inst3|Add5~1_combout\ & ( (!\inst3|Add5~0_combout\ & (!\inst3|LessThan5~0_combout\ & (!\inst2|pixel_column\(7) & !\inst2|pixel_column\(6)))) # (\inst3|Add5~0_combout\ & ((!\inst2|pixel_column\(7)) # ((!\inst3|LessThan5~0_combout\ & 
-- !\inst2|pixel_column\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101010001010000010100000101000011110101110101001111010101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add5~0_combout\,
	datab => \inst3|ALT_INV_LessThan5~0_combout\,
	datac => \inst2|ALT_INV_pixel_column\(7),
	datad => \inst2|ALT_INV_pixel_column\(6),
	datae => \inst3|ALT_INV_LessThan5~3_combout\,
	dataf => \inst3|ALT_INV_Add5~1_combout\,
	combout => \inst3|LessThan5~4_combout\);

-- Location: MLABCELL_X28_Y9_N39
\inst3|LessThan4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan4~6_combout\ = ( \inst3|top_cloud_x_pos\(9) & ( !\inst3|Add4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Add4~1_sumout\,
	dataf => \inst3|ALT_INV_top_cloud_x_pos\(9),
	combout => \inst3|LessThan4~6_combout\);

-- Location: MLABCELL_X34_Y9_N54
\inst3|LessThan7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan7~5_combout\ = ( !\inst8|current_state\(1) & ( \inst2|pixel_row\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_row\(1),
	dataf => \inst8|ALT_INV_current_state\(1),
	combout => \inst3|LessThan7~5_combout\);

-- Location: MLABCELL_X28_Y9_N30
\inst3|LessThan7~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan7~4_combout\ = !\inst2|pixel_row\(3) $ (!\inst8|current_state[3]~DUPLICATE_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110000111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_row\(3),
	datac => \inst8|ALT_INV_current_state[3]~DUPLICATE_q\,
	combout => \inst3|LessThan7~4_combout\);

-- Location: MLABCELL_X34_Y9_N36
\inst3|LessThan7~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan7~3_combout\ = !\inst8|current_state\(4) $ (!\inst2|pixel_row\(4))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst8|ALT_INV_current_state\(4),
	datad => \inst2|ALT_INV_pixel_row\(4),
	combout => \inst3|LessThan7~3_combout\);

-- Location: MLABCELL_X34_Y9_N30
\inst3|LessThan7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan7~6_combout\ = ( \inst2|pixel_row\(1) & ( (\inst8|current_state[0]~DUPLICATE_q\ & (\inst2|pixel_row\(0) & \inst8|current_state\(1))) ) ) # ( !\inst2|pixel_row\(1) & ( (\inst8|current_state[0]~DUPLICATE_q\ & (\inst2|pixel_row\(0) & 
-- !\inst8|current_state\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst8|ALT_INV_current_state[0]~DUPLICATE_q\,
	datac => \inst2|ALT_INV_pixel_row\(0),
	datad => \inst8|ALT_INV_current_state\(1),
	dataf => \inst2|ALT_INV_pixel_row\(1),
	combout => \inst3|LessThan7~6_combout\);

-- Location: MLABCELL_X34_Y9_N57
\inst3|LessThan7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan7~2_combout\ = !\inst8|current_state\(2) $ (!\inst2|pixel_row\(2))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101001011010010110100101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(2),
	datac => \inst2|ALT_INV_pixel_row\(2),
	combout => \inst3|LessThan7~2_combout\);

-- Location: LABCELL_X25_Y9_N0
\inst3|LessThan7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan7~0_combout\ = ( \inst8|current_state[5]~DUPLICATE_q\ & ( \inst2|pixel_row\(5) & ( (!\inst8|current_state\(7) & (!\inst2|pixel_row\(7) & (!\inst8|current_state\(6) $ (\inst2|pixel_row\(6))))) # (\inst8|current_state\(7) & 
-- (\inst2|pixel_row\(7) & (!\inst8|current_state\(6) $ (\inst2|pixel_row\(6))))) ) ) ) # ( !\inst8|current_state[5]~DUPLICATE_q\ & ( !\inst2|pixel_row\(5) & ( (!\inst8|current_state\(7) & (!\inst2|pixel_row\(7) & (!\inst8|current_state\(6) $ 
-- (\inst2|pixel_row\(6))))) # (\inst8|current_state\(7) & (\inst2|pixel_row\(7) & (!\inst8|current_state\(6) $ (\inst2|pixel_row\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000100001000000000000000000000000000000001000010000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(7),
	datab => \inst8|ALT_INV_current_state\(6),
	datac => \inst2|ALT_INV_pixel_row\(7),
	datad => \inst2|ALT_INV_pixel_row\(6),
	datae => \inst8|ALT_INV_current_state[5]~DUPLICATE_q\,
	dataf => \inst2|ALT_INV_pixel_row\(5),
	combout => \inst3|LessThan7~0_combout\);

-- Location: MLABCELL_X34_Y9_N6
\inst3|top_cloud_on~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud_on~1_combout\ = ( !\inst3|LessThan7~2_combout\ & ( \inst3|LessThan7~0_combout\ & ( (!\inst3|LessThan7~4_combout\ & (!\inst3|LessThan7~3_combout\ & ((\inst3|LessThan7~6_combout\) # (\inst3|LessThan7~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000110000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan7~5_combout\,
	datab => \inst3|ALT_INV_LessThan7~4_combout\,
	datac => \inst3|ALT_INV_LessThan7~3_combout\,
	datad => \inst3|ALT_INV_LessThan7~6_combout\,
	datae => \inst3|ALT_INV_LessThan7~2_combout\,
	dataf => \inst3|ALT_INV_LessThan7~0_combout\,
	combout => \inst3|top_cloud_on~1_combout\);

-- Location: MLABCELL_X34_Y10_N0
\inst3|LessThan7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan7~1_combout\ = ( !\inst8|current_state\(2) & ( \inst2|pixel_row\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pixel_row\(2),
	dataf => \inst8|ALT_INV_current_state\(2),
	combout => \inst3|LessThan7~1_combout\);

-- Location: MLABCELL_X34_Y9_N48
\inst3|top_cloud_on~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud_on~0_combout\ = ( \inst8|current_state\(4) & ( \inst3|LessThan7~0_combout\ & ( (\inst2|pixel_row\(4) & ((!\inst8|current_state[3]~DUPLICATE_q\ & ((\inst3|LessThan7~1_combout\) # (\inst2|pixel_row\(3)))) # 
-- (\inst8|current_state[3]~DUPLICATE_q\ & (\inst2|pixel_row\(3) & \inst3|LessThan7~1_combout\)))) ) ) ) # ( !\inst8|current_state\(4) & ( \inst3|LessThan7~0_combout\ & ( ((!\inst8|current_state[3]~DUPLICATE_q\ & ((\inst3|LessThan7~1_combout\) # 
-- (\inst2|pixel_row\(3)))) # (\inst8|current_state[3]~DUPLICATE_q\ & (\inst2|pixel_row\(3) & \inst3|LessThan7~1_combout\))) # (\inst2|pixel_row\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111011101111110000001000100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state[3]~DUPLICATE_q\,
	datab => \inst2|ALT_INV_pixel_row\(4),
	datac => \inst2|ALT_INV_pixel_row\(3),
	datad => \inst3|ALT_INV_LessThan7~1_combout\,
	datae => \inst8|ALT_INV_current_state\(4),
	dataf => \inst3|ALT_INV_LessThan7~0_combout\,
	combout => \inst3|top_cloud_on~0_combout\);

-- Location: MLABCELL_X34_Y10_N57
\inst3|Add14~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add14~33_sumout\ = SUM(( \inst3|top_cloud_x_pos\(10) ) + ( VCC ) + ( \inst3|Add14~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_top_cloud_x_pos\(10),
	cin => \inst3|Add14~2\,
	sumout => \inst3|Add14~33_sumout\);

-- Location: FF_X34_Y10_N28
\inst3|top_cloud_x_pos[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|Add14~33_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|top_cloud_x_pos\(10));

-- Location: MLABCELL_X34_Y10_N21
\inst3|top_cloud_on~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud_on~2_combout\ = ( \inst8|current_state\(7) & ( \inst8|current_state\(6) & ( (!\inst3|top_cloud_x_pos\(10) & !\inst2|pixel_row\(8)) ) ) ) # ( !\inst8|current_state\(7) & ( \inst8|current_state\(6) & ( (!\inst3|top_cloud_x_pos\(10) & 
-- (!\inst2|pixel_row\(7) & !\inst2|pixel_row\(8))) ) ) ) # ( \inst8|current_state\(7) & ( !\inst8|current_state\(6) & ( (!\inst3|top_cloud_x_pos\(10) & (!\inst2|pixel_row\(8) & ((!\inst2|pixel_row\(7)) # (!\inst2|pixel_row\(6))))) ) ) ) # ( 
-- !\inst8|current_state\(7) & ( !\inst8|current_state\(6) & ( (!\inst3|top_cloud_x_pos\(10) & (!\inst2|pixel_row\(7) & (!\inst2|pixel_row\(8) & !\inst2|pixel_row\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000101000001000000010000000100000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud_x_pos\(10),
	datab => \inst2|ALT_INV_pixel_row\(7),
	datac => \inst2|ALT_INV_pixel_row\(8),
	datad => \inst2|ALT_INV_pixel_row\(6),
	datae => \inst8|ALT_INV_current_state\(7),
	dataf => \inst8|ALT_INV_current_state\(6),
	combout => \inst3|top_cloud_on~2_combout\);

-- Location: FF_X34_Y10_N11
\inst3|top_cloud_x_pos[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|top_cloud_x_pos[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|top_cloud_x_pos\(8));

-- Location: MLABCELL_X28_Y9_N12
\inst3|Add5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add5~3_combout\ = ( !\inst3|top_cloud_x_pos\(5) & ( (!\inst3|top_cloud_x_pos\(6) & (\inst3|top_cloud_x_pos\(7) & !\inst3|top_cloud_x_pos\(8))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud_x_pos\(6),
	datab => \inst3|ALT_INV_top_cloud_x_pos\(7),
	datac => \inst3|ALT_INV_top_cloud_x_pos\(8),
	dataf => \inst3|ALT_INV_top_cloud_x_pos\(5),
	combout => \inst3|Add5~3_combout\);

-- Location: MLABCELL_X28_Y9_N36
\inst3|LessThan5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan5~6_combout\ = ( \inst3|top_cloud_x_pos\(5) & ( (\inst3|top_cloud_x_pos\(8) & \inst2|pixel_column\(8)) ) ) # ( !\inst3|top_cloud_x_pos\(5) & ( (\inst2|pixel_column\(8) & (!\inst3|top_cloud_x_pos\(8) $ (((!\inst3|top_cloud_x_pos\(7)) # 
-- (\inst3|top_cloud_x_pos\(6)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101101000000000010110100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud_x_pos\(6),
	datab => \inst3|ALT_INV_top_cloud_x_pos\(7),
	datac => \inst3|ALT_INV_top_cloud_x_pos\(8),
	datad => \inst2|ALT_INV_pixel_column\(8),
	dataf => \inst3|ALT_INV_top_cloud_x_pos\(5),
	combout => \inst3|LessThan5~6_combout\);

-- Location: LABCELL_X25_Y9_N6
\inst3|LessThan7~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan7~7_combout\ = ( !\inst8|current_state[5]~DUPLICATE_q\ & ( \inst2|pixel_row\(5) & ( (!\inst8|current_state\(7) & (!\inst2|pixel_row\(7) & (!\inst8|current_state\(6) $ (\inst2|pixel_row\(6))))) # (\inst8|current_state\(7) & 
-- (\inst2|pixel_row\(7) & (!\inst8|current_state\(6) $ (\inst2|pixel_row\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000100001000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|ALT_INV_current_state\(7),
	datab => \inst8|ALT_INV_current_state\(6),
	datac => \inst2|ALT_INV_pixel_row\(7),
	datad => \inst2|ALT_INV_pixel_row\(6),
	datae => \inst8|ALT_INV_current_state[5]~DUPLICATE_q\,
	dataf => \inst2|ALT_INV_pixel_row\(5),
	combout => \inst3|LessThan7~7_combout\);

-- Location: MLABCELL_X28_Y9_N42
\inst3|top_cloud_on~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud_on~3_combout\ = ( !\inst3|LessThan7~7_combout\ & ( \inst3|top_cloud_x_pos\(9) & ( (\inst3|top_cloud_on~2_combout\ & (((!\inst2|pixel_column\(9)) # (!\inst3|LessThan5~6_combout\)) # (\inst3|Add5~3_combout\))) ) ) ) # ( 
-- !\inst3|LessThan7~7_combout\ & ( !\inst3|top_cloud_x_pos\(9) & ( (\inst3|top_cloud_on~2_combout\ & ((!\inst3|Add5~3_combout\ & (!\inst2|pixel_column\(9) & !\inst3|LessThan5~6_combout\)) # (\inst3|Add5~3_combout\ & ((!\inst2|pixel_column\(9)) # 
-- (!\inst3|LessThan5~6_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000100010000000000000000000001010101010100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud_on~2_combout\,
	datab => \inst3|ALT_INV_Add5~3_combout\,
	datac => \inst2|ALT_INV_pixel_column\(9),
	datad => \inst3|ALT_INV_LessThan5~6_combout\,
	datae => \inst3|ALT_INV_LessThan7~7_combout\,
	dataf => \inst3|ALT_INV_top_cloud_x_pos\(9),
	combout => \inst3|top_cloud_on~3_combout\);

-- Location: MLABCELL_X28_Y9_N48
\inst3|top_cloud_on~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud_on~4_combout\ = ( !\inst3|top_cloud_on~0_combout\ & ( \inst3|top_cloud_on~3_combout\ & ( (!\inst3|Add4~21_sumout\ & (!\inst3|LessThan4~6_combout\ & (!\inst3|top_cloud_on~1_combout\ & !\inst3|Add6~1_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add4~21_sumout\,
	datab => \inst3|ALT_INV_LessThan4~6_combout\,
	datac => \inst3|ALT_INV_top_cloud_on~1_combout\,
	datad => \inst3|ALT_INV_Add6~1_sumout\,
	datae => \inst3|ALT_INV_top_cloud_on~0_combout\,
	dataf => \inst3|ALT_INV_top_cloud_on~3_combout\,
	combout => \inst3|top_cloud_on~4_combout\);

-- Location: MLABCELL_X34_Y9_N0
\inst3|LessThan4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan4~2_combout\ = ( \inst3|Add4~5_sumout\ & ( \inst3|top_cloud_x_pos[8]~DUPLICATE_q\ ) ) # ( !\inst3|Add4~5_sumout\ & ( !\inst3|top_cloud_x_pos[8]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud_x_pos[8]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_Add4~5_sumout\,
	combout => \inst3|LessThan4~2_combout\);

-- Location: LABCELL_X31_Y7_N0
\inst3|LessThan4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan4~3_combout\ = ( \inst3|top_cloud_x_pos\(2) & ( \inst3|top_cloud_x_pos[1]~DUPLICATE_q\ & ( (!\inst3|top_cloud_x_pos\(3) & ((!\inst2|pixel_column\(2)) # ((!\inst2|pixel_column\(1)) # (!\inst2|pixel_column\(3))))) # 
-- (\inst3|top_cloud_x_pos\(3) & (!\inst2|pixel_column\(3) & ((!\inst2|pixel_column\(2)) # (!\inst2|pixel_column\(1))))) ) ) ) # ( !\inst3|top_cloud_x_pos\(2) & ( \inst3|top_cloud_x_pos[1]~DUPLICATE_q\ & ( (!\inst3|top_cloud_x_pos\(3) & 
-- ((!\inst2|pixel_column\(3)) # ((!\inst2|pixel_column\(2) & !\inst2|pixel_column\(1))))) # (\inst3|top_cloud_x_pos\(3) & (!\inst2|pixel_column\(2) & (!\inst2|pixel_column\(1) & !\inst2|pixel_column\(3)))) ) ) ) # ( \inst3|top_cloud_x_pos\(2) & ( 
-- !\inst3|top_cloud_x_pos[1]~DUPLICATE_q\ & ( (!\inst3|top_cloud_x_pos\(3) & ((!\inst2|pixel_column\(2)) # (!\inst2|pixel_column\(3)))) # (\inst3|top_cloud_x_pos\(3) & (!\inst2|pixel_column\(2) & !\inst2|pixel_column\(3))) ) ) ) # ( 
-- !\inst3|top_cloud_x_pos\(2) & ( !\inst3|top_cloud_x_pos[1]~DUPLICATE_q\ & ( (!\inst3|top_cloud_x_pos\(3) & !\inst2|pixel_column\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000111011101000100011101010100000001111111010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud_x_pos\(3),
	datab => \inst2|ALT_INV_pixel_column\(2),
	datac => \inst2|ALT_INV_pixel_column\(1),
	datad => \inst2|ALT_INV_pixel_column\(3),
	datae => \inst3|ALT_INV_top_cloud_x_pos\(2),
	dataf => \inst3|ALT_INV_top_cloud_x_pos[1]~DUPLICATE_q\,
	combout => \inst3|LessThan4~3_combout\);

-- Location: LABCELL_X31_Y7_N15
\inst3|LessThan4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan4~4_combout\ = ( \inst3|LessThan4~3_combout\ & ( (!\inst3|Add4~17_sumout\ & ((!\inst2|pixel_column\(4)) # ((!\inst3|top_cloud_x_pos\(5)) # (\inst3|top_cloud_x_pos\(4))))) # (\inst3|Add4~17_sumout\ & (!\inst3|top_cloud_x_pos\(5) & 
-- ((!\inst2|pixel_column\(4)) # (\inst3|top_cloud_x_pos\(4))))) ) ) # ( !\inst3|LessThan4~3_combout\ & ( (!\inst3|Add4~17_sumout\ & ((!\inst3|top_cloud_x_pos\(5)) # ((!\inst2|pixel_column\(4) & \inst3|top_cloud_x_pos\(4))))) # (\inst3|Add4~17_sumout\ & 
-- (!\inst2|pixel_column\(4) & (\inst3|top_cloud_x_pos\(4) & !\inst3|top_cloud_x_pos\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111000001000101011100000100011101111100010101110111110001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add4~17_sumout\,
	datab => \inst2|ALT_INV_pixel_column\(4),
	datac => \inst3|ALT_INV_top_cloud_x_pos\(4),
	datad => \inst3|ALT_INV_top_cloud_x_pos\(5),
	dataf => \inst3|ALT_INV_LessThan4~3_combout\,
	combout => \inst3|LessThan4~4_combout\);

-- Location: LABCELL_X31_Y7_N6
\inst3|LessThan4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan4~5_combout\ = ( \inst3|LessThan4~4_combout\ & ( \inst3|top_cloud_x_pos[7]~DUPLICATE_q\ & ( (!\inst3|LessThan4~2_combout\ & ((!\inst3|top_cloud_x_pos\(6)) # ((!\inst3|Add4~9_sumout\) # (!\inst3|Add4~13_sumout\)))) ) ) ) # ( 
-- !\inst3|LessThan4~4_combout\ & ( \inst3|top_cloud_x_pos[7]~DUPLICATE_q\ & ( (!\inst3|LessThan4~2_combout\ & ((!\inst3|Add4~9_sumout\) # ((!\inst3|top_cloud_x_pos\(6) & !\inst3|Add4~13_sumout\)))) ) ) ) # ( \inst3|LessThan4~4_combout\ & ( 
-- !\inst3|top_cloud_x_pos[7]~DUPLICATE_q\ & ( (!\inst3|LessThan4~2_combout\ & (!\inst3|Add4~9_sumout\ & ((!\inst3|top_cloud_x_pos\(6)) # (!\inst3|Add4~13_sumout\)))) ) ) ) # ( !\inst3|LessThan4~4_combout\ & ( !\inst3|top_cloud_x_pos[7]~DUPLICATE_q\ & ( 
-- (!\inst3|LessThan4~2_combout\ & (!\inst3|top_cloud_x_pos\(6) & (!\inst3|Add4~9_sumout\ & !\inst3|Add4~13_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000101000001000000010101000101000001010101010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan4~2_combout\,
	datab => \inst3|ALT_INV_top_cloud_x_pos\(6),
	datac => \inst3|ALT_INV_Add4~9_sumout\,
	datad => \inst3|ALT_INV_Add4~13_sumout\,
	datae => \inst3|ALT_INV_LessThan4~4_combout\,
	dataf => \inst3|ALT_INV_top_cloud_x_pos[7]~DUPLICATE_q\,
	combout => \inst3|LessThan4~5_combout\);

-- Location: MLABCELL_X28_Y9_N27
\inst3|Add5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add5~2_combout\ = ( !\inst3|top_cloud_x_pos\(6) & ( (\inst3|top_cloud_x_pos\(7) & !\inst3|top_cloud_x_pos\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_top_cloud_x_pos\(7),
	datac => \inst3|ALT_INV_top_cloud_x_pos\(5),
	dataf => \inst3|ALT_INV_top_cloud_x_pos\(6),
	combout => \inst3|Add5~2_combout\);

-- Location: MLABCELL_X28_Y9_N18
\inst3|LessThan5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan5~5_combout\ = ( \inst3|top_cloud_x_pos\(9) & ( (\inst2|pixel_column\(9) & ((!\inst3|top_cloud_x_pos[8]~DUPLICATE_q\ & (!\inst3|Add5~2_combout\ & \inst2|pixel_column\(8))) # (\inst3|top_cloud_x_pos[8]~DUPLICATE_q\ & (!\inst3|Add5~2_combout\ 
-- $ (\inst2|pixel_column\(8)))))) ) ) # ( !\inst3|top_cloud_x_pos\(9) & ( (!\inst3|top_cloud_x_pos[8]~DUPLICATE_q\ & ((!\inst3|Add5~2_combout\ & (!\inst2|pixel_column\(9) & \inst2|pixel_column\(8))) # (\inst3|Add5~2_combout\ & (\inst2|pixel_column\(9) & 
-- !\inst2|pixel_column\(8))))) # (\inst3|top_cloud_x_pos[8]~DUPLICATE_q\ & (!\inst2|pixel_column\(9) & (!\inst3|Add5~2_combout\ $ (\inst2|pixel_column\(8))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100001010010000010000101001000000000100000010010000010000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_top_cloud_x_pos[8]~DUPLICATE_q\,
	datab => \inst3|ALT_INV_Add5~2_combout\,
	datac => \inst2|ALT_INV_pixel_column\(9),
	datad => \inst2|ALT_INV_pixel_column\(8),
	dataf => \inst3|ALT_INV_top_cloud_x_pos\(9),
	combout => \inst3|LessThan5~5_combout\);

-- Location: MLABCELL_X28_Y9_N33
\inst3|LessThan4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan4~1_combout\ = ( !\inst3|top_cloud_x_pos[8]~DUPLICATE_q\ & ( !\inst3|Add4~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add4~5_sumout\,
	dataf => \inst3|ALT_INV_top_cloud_x_pos[8]~DUPLICATE_q\,
	combout => \inst3|LessThan4~1_combout\);

-- Location: MLABCELL_X28_Y9_N54
\inst3|top_cloud_on\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|top_cloud_on~combout\ = ( \inst3|LessThan5~5_combout\ & ( \inst3|LessThan4~1_combout\ & ( (\inst3|LessThan4~0_combout\ & (\inst3|LessThan5~4_combout\ & \inst3|top_cloud_on~4_combout\)) ) ) ) # ( !\inst3|LessThan5~5_combout\ & ( 
-- \inst3|LessThan4~1_combout\ & ( (\inst3|LessThan4~0_combout\ & \inst3|top_cloud_on~4_combout\) ) ) ) # ( \inst3|LessThan5~5_combout\ & ( !\inst3|LessThan4~1_combout\ & ( (\inst3|LessThan5~4_combout\ & (\inst3|top_cloud_on~4_combout\ & 
-- ((!\inst3|LessThan4~5_combout\) # (\inst3|LessThan4~0_combout\)))) ) ) ) # ( !\inst3|LessThan5~5_combout\ & ( !\inst3|LessThan4~1_combout\ & ( (\inst3|top_cloud_on~4_combout\ & ((!\inst3|LessThan4~5_combout\) # (\inst3|LessThan4~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000101000000110000000100000101000001010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan4~0_combout\,
	datab => \inst3|ALT_INV_LessThan5~4_combout\,
	datac => \inst3|ALT_INV_top_cloud_on~4_combout\,
	datad => \inst3|ALT_INV_LessThan4~5_combout\,
	datae => \inst3|ALT_INV_LessThan5~5_combout\,
	dataf => \inst3|ALT_INV_LessThan4~1_combout\,
	combout => \inst3|top_cloud_on~combout\);

-- Location: FF_X31_Y9_N5
\inst3|ball_y_pos[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|Add13~37_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ball_y_pos\(9));

-- Location: FF_X36_Y9_N35
\inst3|ball_y_pos[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|Add13~1_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ball_y_pos[8]~DUPLICATE_q\);

-- Location: FF_X36_Y9_N31
\inst3|ball_y_pos[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|ball_y_pos[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ball_y_pos\(7));

-- Location: LABCELL_X35_Y10_N54
\inst3|LessThan13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan13~1_combout\ = (\inst3|ball_y_pos[6]~DUPLICATE_q\ & (\inst3|ball_y_pos[8]~DUPLICATE_q\ & \inst3|ball_y_pos\(7)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_ball_y_pos[6]~DUPLICATE_q\,
	datac => \inst3|ALT_INV_ball_y_pos[8]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_ball_y_pos\(7),
	combout => \inst3|LessThan13~1_combout\);

-- Location: FF_X36_Y9_N53
\inst3|ball_y_pos[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|Add13~21_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ball_y_pos\(3));

-- Location: FF_X36_Y9_N59
\inst3|ball_y_pos[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|ball_y_pos[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ball_y_pos[2]~DUPLICATE_q\);

-- Location: LABCELL_X35_Y9_N3
\inst3|Add13~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add13~29_sumout\ = SUM(( \inst3|ball_y_motion\(1) ) + ( \inst3|ball_y_pos\(1) ) + ( \inst3|Add13~34\ ))
-- \inst3|Add13~30\ = CARRY(( \inst3|ball_y_motion\(1) ) + ( \inst3|ball_y_pos\(1) ) + ( \inst3|Add13~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_ball_y_pos\(1),
	datad => \inst3|ALT_INV_ball_y_motion\(1),
	cin => \inst3|Add13~34\,
	sumout => \inst3|Add13~29_sumout\,
	cout => \inst3|Add13~30\);

-- Location: LABCELL_X35_Y9_N6
\inst3|Add13~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add13~25_sumout\ = SUM(( \inst3|ball_y_pos[2]~DUPLICATE_q\ ) + ( \inst3|ball_y_motion\(1) ) + ( \inst3|Add13~30\ ))
-- \inst3|Add13~26\ = CARRY(( \inst3|ball_y_pos[2]~DUPLICATE_q\ ) + ( \inst3|ball_y_motion\(1) ) + ( \inst3|Add13~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_ball_y_motion\(1),
	datad => \inst3|ALT_INV_ball_y_pos[2]~DUPLICATE_q\,
	cin => \inst3|Add13~30\,
	sumout => \inst3|Add13~25_sumout\,
	cout => \inst3|Add13~26\);

-- Location: LABCELL_X36_Y9_N57
\inst3|ball_y_pos[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|ball_y_pos[2]~feeder_combout\ = \inst3|Add13~25_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add13~25_sumout\,
	combout => \inst3|ball_y_pos[2]~feeder_combout\);

-- Location: FF_X36_Y9_N58
\inst3|ball_y_pos[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|ball_y_pos[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ball_y_pos\(2));

-- Location: LABCELL_X36_Y9_N42
\inst3|LessThan12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan12~0_combout\ = ( \inst3|ball_y_pos\(4) & ( \inst3|ball_y_pos\(2) & ( \inst3|ball_y_pos\(3) ) ) ) # ( \inst3|ball_y_pos\(4) & ( !\inst3|ball_y_pos\(2) & ( (\inst3|ball_y_pos\(3) & ((\inst3|ball_y_pos[0]~DUPLICATE_q\) # 
-- (\inst3|ball_y_pos\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(1),
	datac => \inst3|ALT_INV_ball_y_pos\(3),
	datad => \inst3|ALT_INV_ball_y_pos[0]~DUPLICATE_q\,
	datae => \inst3|ALT_INV_ball_y_pos\(4),
	dataf => \inst3|ALT_INV_ball_y_pos\(2),
	combout => \inst3|LessThan12~0_combout\);

-- Location: LABCELL_X35_Y10_N48
\inst3|LessThan12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan12~1_combout\ = ( !\inst3|ball_y_pos\(5) & ( (!\inst3|ball_y_pos[6]~DUPLICATE_q\ & (!\inst3|ball_y_pos[8]~DUPLICATE_q\ & !\inst3|ball_y_pos\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_ball_y_pos[6]~DUPLICATE_q\,
	datac => \inst3|ALT_INV_ball_y_pos[8]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_ball_y_pos\(7),
	dataf => \inst3|ALT_INV_ball_y_pos\(5),
	combout => \inst3|LessThan12~1_combout\);

-- Location: LABCELL_X35_Y10_N24
\inst3|ball_y_motion~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|ball_y_motion~2_combout\ = ( \inst3|LessThan12~0_combout\ & ( \inst3|LessThan12~1_combout\ & ( (!\inst3|ball_y_pos[9]~DUPLICATE_q\ & ((!\inst3|LessThan13~1_combout\) # ((\inst3|LessThan13~0_combout\) # (\inst5|left_button~q\)))) ) ) ) # ( 
-- !\inst3|LessThan12~0_combout\ & ( \inst3|LessThan12~1_combout\ & ( (!\inst5|left_button~q\ & (!\inst3|ball_y_pos[9]~DUPLICATE_q\ & ((!\inst3|LessThan13~1_combout\) # (\inst3|LessThan13~0_combout\)))) ) ) ) # ( \inst3|LessThan12~0_combout\ & ( 
-- !\inst3|LessThan12~1_combout\ & ( (!\inst3|ball_y_pos[9]~DUPLICATE_q\ & ((!\inst3|LessThan13~1_combout\) # ((\inst3|LessThan13~0_combout\) # (\inst5|left_button~q\)))) ) ) ) # ( !\inst3|LessThan12~0_combout\ & ( !\inst3|LessThan12~1_combout\ & ( 
-- (!\inst3|ball_y_pos[9]~DUPLICATE_q\ & ((!\inst3|LessThan13~1_combout\) # ((\inst3|LessThan13~0_combout\) # (\inst5|left_button~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000011110000101100001111000010000000110000001011000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan13~1_combout\,
	datab => \inst5|ALT_INV_left_button~q\,
	datac => \inst3|ALT_INV_ball_y_pos[9]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_LessThan13~0_combout\,
	datae => \inst3|ALT_INV_LessThan12~0_combout\,
	dataf => \inst3|ALT_INV_LessThan12~1_combout\,
	combout => \inst3|ball_y_motion~2_combout\);

-- Location: FF_X35_Y10_N25
\inst3|ball_y_motion[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|ball_y_motion~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ball_y_motion\(0));

-- Location: LABCELL_X35_Y9_N0
\inst3|Add13~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add13~33_sumout\ = SUM(( \inst3|ball_y_motion\(0) ) + ( \inst3|ball_y_pos[0]~DUPLICATE_q\ ) + ( !VCC ))
-- \inst3|Add13~34\ = CARRY(( \inst3|ball_y_motion\(0) ) + ( \inst3|ball_y_pos[0]~DUPLICATE_q\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_ball_y_pos[0]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_ball_y_motion\(0),
	cin => GND,
	sumout => \inst3|Add13~33_sumout\,
	cout => \inst3|Add13~34\);

-- Location: FF_X36_Y9_N11
\inst3|ball_y_pos[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|Add13~33_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ball_y_pos[0]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y9_N0
\inst3|ball_y_pos[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|ball_y_pos[1]~feeder_combout\ = ( \inst3|Add13~29_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_Add13~29_sumout\,
	combout => \inst3|ball_y_pos[1]~feeder_combout\);

-- Location: FF_X36_Y9_N2
\inst3|ball_y_pos[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|ball_y_pos[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ball_y_pos\(1));

-- Location: FF_X36_Y9_N10
\inst3|ball_y_pos[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|Add13~33_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ball_y_pos\(0));

-- Location: LABCELL_X36_Y9_N48
\inst3|LessThan13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan13~0_combout\ = ( !\inst3|ball_y_pos\(4) & ( !\inst3|ball_y_pos[3]~DUPLICATE_q\ & ( (!\inst3|ball_y_pos\(5) & ((!\inst3|ball_y_pos\(1)) # ((!\inst3|ball_y_pos[2]~DUPLICATE_q\) # (!\inst3|ball_y_pos\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(1),
	datab => \inst3|ALT_INV_ball_y_pos[2]~DUPLICATE_q\,
	datac => \inst3|ALT_INV_ball_y_pos\(5),
	datad => \inst3|ALT_INV_ball_y_pos\(0),
	datae => \inst3|ALT_INV_ball_y_pos\(4),
	dataf => \inst3|ALT_INV_ball_y_pos[3]~DUPLICATE_q\,
	combout => \inst3|LessThan13~0_combout\);

-- Location: LABCELL_X35_Y10_N45
\inst3|ball_y_motion~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|ball_y_motion~1_combout\ = ( \inst3|LessThan13~1_combout\ & ( (!\inst3|ball_y_pos[9]~DUPLICATE_q\ & (!\inst5|left_button~q\ & \inst3|LessThan13~0_combout\)) ) ) # ( !\inst3|LessThan13~1_combout\ & ( (!\inst3|ball_y_pos[9]~DUPLICATE_q\ & 
-- !\inst5|left_button~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos[9]~DUPLICATE_q\,
	datab => \inst5|ALT_INV_left_button~q\,
	datac => \inst3|ALT_INV_LessThan13~0_combout\,
	dataf => \inst3|ALT_INV_LessThan13~1_combout\,
	combout => \inst3|ball_y_motion~1_combout\);

-- Location: FF_X35_Y10_N47
\inst3|ball_y_motion[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|ball_y_motion~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ball_y_motion\(1));

-- Location: LABCELL_X35_Y9_N9
\inst3|Add13~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add13~21_sumout\ = SUM(( \inst3|ball_y_pos[3]~DUPLICATE_q\ ) + ( \inst3|ball_y_motion\(3) ) + ( \inst3|Add13~26\ ))
-- \inst3|Add13~22\ = CARRY(( \inst3|ball_y_pos[3]~DUPLICATE_q\ ) + ( \inst3|ball_y_motion\(3) ) + ( \inst3|Add13~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_ball_y_motion\(3),
	datad => \inst3|ALT_INV_ball_y_pos[3]~DUPLICATE_q\,
	cin => \inst3|Add13~26\,
	sumout => \inst3|Add13~21_sumout\,
	cout => \inst3|Add13~22\);

-- Location: FF_X36_Y9_N52
\inst3|ball_y_pos[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|Add13~21_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ball_y_pos[3]~DUPLICATE_q\);

-- Location: LABCELL_X35_Y9_N12
\inst3|Add13~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add13~17_sumout\ = SUM(( \inst3|ball_y_pos\(4) ) + ( \inst3|ball_y_motion\(3) ) + ( \inst3|Add13~22\ ))
-- \inst3|Add13~18\ = CARRY(( \inst3|ball_y_pos\(4) ) + ( \inst3|ball_y_motion\(3) ) + ( \inst3|Add13~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_ball_y_motion\(3),
	datad => \inst3|ALT_INV_ball_y_pos\(4),
	cin => \inst3|Add13~22\,
	sumout => \inst3|Add13~17_sumout\,
	cout => \inst3|Add13~18\);

-- Location: FF_X36_Y9_N44
\inst3|ball_y_pos[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|Add13~17_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ball_y_pos\(4));

-- Location: LABCELL_X35_Y9_N15
\inst3|Add13~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add13~13_sumout\ = SUM(( \inst3|ball_y_motion\(3) ) + ( \inst3|ball_y_pos\(5) ) + ( \inst3|Add13~18\ ))
-- \inst3|Add13~14\ = CARRY(( \inst3|ball_y_motion\(3) ) + ( \inst3|ball_y_pos\(5) ) + ( \inst3|Add13~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_ball_y_pos\(5),
	datad => \inst3|ALT_INV_ball_y_motion\(3),
	cin => \inst3|Add13~18\,
	sumout => \inst3|Add13~13_sumout\,
	cout => \inst3|Add13~14\);

-- Location: FF_X32_Y7_N2
\inst3|ball_y_pos[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|Add13~13_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ball_y_pos\(5));

-- Location: LABCELL_X35_Y9_N18
\inst3|Add13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add13~9_sumout\ = SUM(( \inst3|ball_y_motion\(3) ) + ( \inst3|ball_y_pos[6]~DUPLICATE_q\ ) + ( \inst3|Add13~14\ ))
-- \inst3|Add13~10\ = CARRY(( \inst3|ball_y_motion\(3) ) + ( \inst3|ball_y_pos[6]~DUPLICATE_q\ ) + ( \inst3|Add13~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_ball_y_pos[6]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_ball_y_motion\(3),
	cin => \inst3|Add13~14\,
	sumout => \inst3|Add13~9_sumout\,
	cout => \inst3|Add13~10\);

-- Location: LABCELL_X35_Y10_N36
\inst3|ball_y_pos[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|ball_y_pos[6]~feeder_combout\ = ( \inst3|Add13~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|ALT_INV_Add13~9_sumout\,
	combout => \inst3|ball_y_pos[6]~feeder_combout\);

-- Location: FF_X35_Y10_N38
\inst3|ball_y_pos[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|ball_y_pos[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ball_y_pos[6]~DUPLICATE_q\);

-- Location: LABCELL_X35_Y9_N21
\inst3|Add13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add13~5_sumout\ = SUM(( \inst3|ball_y_motion\(3) ) + ( \inst3|ball_y_pos[7]~DUPLICATE_q\ ) + ( \inst3|Add13~10\ ))
-- \inst3|Add13~6\ = CARRY(( \inst3|ball_y_motion\(3) ) + ( \inst3|ball_y_pos[7]~DUPLICATE_q\ ) + ( \inst3|Add13~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos[7]~DUPLICATE_q\,
	datac => \inst3|ALT_INV_ball_y_motion\(3),
	cin => \inst3|Add13~10\,
	sumout => \inst3|Add13~5_sumout\,
	cout => \inst3|Add13~6\);

-- Location: LABCELL_X35_Y9_N24
\inst3|Add13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add13~1_sumout\ = SUM(( \inst3|ball_y_pos\(8) ) + ( \inst3|ball_y_motion\(3) ) + ( \inst3|Add13~6\ ))
-- \inst3|Add13~2\ = CARRY(( \inst3|ball_y_pos\(8) ) + ( \inst3|ball_y_motion\(3) ) + ( \inst3|Add13~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_ball_y_motion\(3),
	datad => \inst3|ALT_INV_ball_y_pos\(8),
	cin => \inst3|Add13~6\,
	sumout => \inst3|Add13~1_sumout\,
	cout => \inst3|Add13~2\);

-- Location: FF_X36_Y9_N34
\inst3|ball_y_pos[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|Add13~1_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ball_y_pos\(8));

-- Location: LABCELL_X35_Y9_N27
\inst3|Add13~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add13~37_sumout\ = SUM(( \inst3|ball_y_pos\(9) ) + ( \inst3|ball_y_motion\(3) ) + ( \inst3|Add13~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_ball_y_motion\(3),
	datad => \inst3|ALT_INV_ball_y_pos\(9),
	cin => \inst3|Add13~2\,
	sumout => \inst3|Add13~37_sumout\);

-- Location: FF_X31_Y9_N4
\inst3|ball_y_pos[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	asdata => \inst3|Add13~37_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ball_y_pos[9]~DUPLICATE_q\);

-- Location: LABCELL_X35_Y10_N21
\inst3|ball_y_motion~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|ball_y_motion~0_combout\ = ( \inst3|LessThan12~0_combout\ & ( \inst3|LessThan12~1_combout\ & ( (\inst5|left_button~q\ & !\inst3|ball_y_pos[9]~DUPLICATE_q\) ) ) ) # ( \inst3|LessThan12~0_combout\ & ( !\inst3|LessThan12~1_combout\ & ( 
-- (\inst5|left_button~q\ & !\inst3|ball_y_pos[9]~DUPLICATE_q\) ) ) ) # ( !\inst3|LessThan12~0_combout\ & ( !\inst3|LessThan12~1_combout\ & ( (\inst5|left_button~q\ & !\inst3|ball_y_pos[9]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000000000000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_left_button~q\,
	datad => \inst3|ALT_INV_ball_y_pos[9]~DUPLICATE_q\,
	datae => \inst3|ALT_INV_LessThan12~0_combout\,
	dataf => \inst3|ALT_INV_LessThan12~1_combout\,
	combout => \inst3|ball_y_motion~0_combout\);

-- Location: FF_X35_Y10_N23
\inst3|ball_y_motion[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|ball_y_motion~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ball_y_motion\(3));

-- Location: LABCELL_X36_Y9_N30
\inst3|ball_y_pos[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|ball_y_pos[7]~feeder_combout\ = \inst3|Add13~5_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Add13~5_sumout\,
	combout => \inst3|ball_y_pos[7]~feeder_combout\);

-- Location: FF_X36_Y9_N32
\inst3|ball_y_pos[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|ball_y_pos[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ball_y_pos[7]~DUPLICATE_q\);

-- Location: FF_X35_Y10_N37
\inst3|ball_y_pos[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|vert_sync_out~q\,
	d => \inst3|ball_y_pos[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ball_y_pos\(6));

-- Location: LABCELL_X35_Y7_N0
\inst3|LessThan3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan3~0_combout\ = ( \inst3|ball_y_pos\(4) & ( \inst3|ball_y_pos[8]~DUPLICATE_q\ & ( !\inst2|pixel_row\(8) $ (((\inst3|ball_y_pos[7]~DUPLICATE_q\ & (\inst3|ball_y_pos\(5) & \inst3|ball_y_pos\(6))))) ) ) ) # ( !\inst3|ball_y_pos\(4) & ( 
-- \inst3|ball_y_pos[8]~DUPLICATE_q\ & ( !\inst2|pixel_row\(8) ) ) ) # ( \inst3|ball_y_pos\(4) & ( !\inst3|ball_y_pos[8]~DUPLICATE_q\ & ( !\inst2|pixel_row\(8) $ (((!\inst3|ball_y_pos[7]~DUPLICATE_q\) # ((!\inst3|ball_y_pos\(5)) # (!\inst3|ball_y_pos\(6))))) 
-- ) ) ) # ( !\inst3|ball_y_pos\(4) & ( !\inst3|ball_y_pos[8]~DUPLICATE_q\ & ( \inst2|pixel_row\(8) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101011010101010101010101010101010101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(8),
	datab => \inst3|ALT_INV_ball_y_pos[7]~DUPLICATE_q\,
	datac => \inst3|ALT_INV_ball_y_pos\(5),
	datad => \inst3|ALT_INV_ball_y_pos\(6),
	datae => \inst3|ALT_INV_ball_y_pos\(4),
	dataf => \inst3|ALT_INV_ball_y_pos[8]~DUPLICATE_q\,
	combout => \inst3|LessThan3~0_combout\);

-- Location: LABCELL_X35_Y10_N42
\inst3|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan0~0_combout\ = ( !\inst2|pixel_column\(3) & ( (!\inst2|pixel_column\(1)) # (!\inst2|pixel_column\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pixel_column\(1),
	datad => \inst2|ALT_INV_pixel_column\(2),
	dataf => \inst2|ALT_INV_pixel_column\(3),
	combout => \inst3|LessThan0~0_combout\);

-- Location: MLABCELL_X28_Y10_N51
\inst3|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan0~1_combout\ = ( !\inst2|pixel_column\(7) & ( (!\inst2|pixel_column\(4) & (!\inst2|pixel_column\(6) & (!\inst2|pixel_column\(5) & \inst3|LessThan0~0_combout\))) # (\inst2|pixel_column\(4) & (\inst2|pixel_column\(6) & 
-- (\inst2|pixel_column\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110000001000000000000000000000001100000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(4),
	datab => \inst2|ALT_INV_pixel_column\(6),
	datac => \inst2|ALT_INV_pixel_column\(5),
	datad => \inst3|ALT_INV_LessThan0~0_combout\,
	datae => \inst2|ALT_INV_pixel_column\(7),
	combout => \inst3|LessThan0~1_combout\);

-- Location: LABCELL_X29_Y11_N30
\inst3|ball_on~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|ball_on~0_combout\ = ( \inst2|pixel_column\(3) & ( \inst2|pixel_column\(4) & ( (!\inst3|ball_y_pos[9]~DUPLICATE_q\ & ((!\inst2|pixel_column\(7) & (\inst2|pixel_column\(6) & \inst2|pixel_column\(5))) # (\inst2|pixel_column\(7) & 
-- (!\inst2|pixel_column\(6) & !\inst2|pixel_column\(5))))) ) ) ) # ( !\inst2|pixel_column\(3) & ( \inst2|pixel_column\(4) & ( (!\inst3|ball_y_pos[9]~DUPLICATE_q\ & ((!\inst2|pixel_column\(7) & (\inst2|pixel_column\(6) & \inst2|pixel_column\(5))) # 
-- (\inst2|pixel_column\(7) & (!\inst2|pixel_column\(6) & !\inst2|pixel_column\(5))))) ) ) ) # ( \inst2|pixel_column\(3) & ( !\inst2|pixel_column\(4) & ( (\inst2|pixel_column\(7) & (!\inst3|ball_y_pos[9]~DUPLICATE_q\ & (!\inst2|pixel_column\(6) & 
-- !\inst2|pixel_column\(5)))) ) ) ) # ( !\inst2|pixel_column\(3) & ( !\inst2|pixel_column\(4) & ( (\inst2|pixel_column\(7) & (!\inst3|ball_y_pos[9]~DUPLICATE_q\ & !\inst2|pixel_column\(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000000000001000000000010000100000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(7),
	datab => \inst3|ALT_INV_ball_y_pos[9]~DUPLICATE_q\,
	datac => \inst2|ALT_INV_pixel_column\(6),
	datad => \inst2|ALT_INV_pixel_column\(5),
	datae => \inst2|ALT_INV_pixel_column\(3),
	dataf => \inst2|ALT_INV_pixel_column\(4),
	combout => \inst3|ball_on~0_combout\);

-- Location: LABCELL_X32_Y7_N42
\inst3|Add2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add2~0_combout\ = ( \inst2|pixel_row\(6) & ( (\inst2|pixel_row\(5) & (\inst2|pixel_row\(4) & \inst2|pixel_row\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(5),
	datac => \inst2|ALT_INV_pixel_row\(4),
	datad => \inst2|ALT_INV_pixel_row\(7),
	dataf => \inst2|ALT_INV_pixel_row\(6),
	combout => \inst3|Add2~0_combout\);

-- Location: LABCELL_X36_Y9_N27
\inst3|Add3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add3~2_combout\ = ( \inst3|ball_y_pos\(6) & ( \inst3|ball_y_pos\(4) & ( (\inst3|ball_y_pos\(5) & \inst3|ball_y_pos\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(5),
	datab => \inst3|ALT_INV_ball_y_pos\(7),
	datae => \inst3|ALT_INV_ball_y_pos\(6),
	dataf => \inst3|ALT_INV_ball_y_pos\(4),
	combout => \inst3|Add3~2_combout\);

-- Location: LABCELL_X31_Y7_N24
\inst3|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan0~2_combout\ = ( !\inst2|pixel_column\(4) & ( !\inst2|pixel_column\(3) & ( (!\inst2|pixel_column\(5) & (!\inst2|pixel_column\(6) & ((!\inst2|pixel_column\(1)) # (!\inst2|pixel_column\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(1),
	datab => \inst2|ALT_INV_pixel_column\(2),
	datac => \inst2|ALT_INV_pixel_column\(5),
	datad => \inst2|ALT_INV_pixel_column\(6),
	datae => \inst2|ALT_INV_pixel_column\(4),
	dataf => \inst2|ALT_INV_pixel_column\(3),
	combout => \inst3|LessThan0~2_combout\);

-- Location: LABCELL_X32_Y7_N18
\inst3|ball_on~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|ball_on~1_combout\ = ( !\inst3|LessThan0~2_combout\ & ( \inst3|ball_y_pos[8]~DUPLICATE_q\ & ( (\inst3|ball_on~0_combout\ & (!\inst3|Add3~2_combout\ & (!\inst3|Add2~0_combout\ $ (!\inst2|pixel_row\(8))))) ) ) ) # ( !\inst3|LessThan0~2_combout\ & ( 
-- !\inst3|ball_y_pos[8]~DUPLICATE_q\ & ( (\inst3|ball_on~0_combout\ & ((!\inst2|pixel_row\(8)) # ((!\inst3|Add2~0_combout\ & \inst3|Add3~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010100000000000000000000010100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_on~0_combout\,
	datab => \inst3|ALT_INV_Add2~0_combout\,
	datac => \inst2|ALT_INV_pixel_row\(8),
	datad => \inst3|ALT_INV_Add3~2_combout\,
	datae => \inst3|ALT_INV_LessThan0~2_combout\,
	dataf => \inst3|ALT_INV_ball_y_pos[8]~DUPLICATE_q\,
	combout => \inst3|ball_on~1_combout\);

-- Location: LABCELL_X32_Y6_N15
\inst3|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan1~0_combout\ = ( \inst2|pixel_column\(1) & ( (\inst2|pixel_column\(2) & (\inst2|pixel_column\(7) & (\inst2|pixel_column\(0) & \inst2|pixel_column\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(2),
	datab => \inst2|ALT_INV_pixel_column\(7),
	datac => \inst2|ALT_INV_pixel_column\(0),
	datad => \inst2|ALT_INV_pixel_column\(5),
	datae => \inst2|ALT_INV_pixel_column\(1),
	combout => \inst3|LessThan1~0_combout\);

-- Location: LABCELL_X32_Y7_N51
\inst3|ball_on~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|ball_on~2_combout\ = ( !\inst3|LessThan1~0_combout\ & ( (!\inst3|LessThan0~1_combout\ & (\inst3|ball_on~1_combout\ & (!\inst2|pixel_column\(8) & !\inst2|pixel_column\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan0~1_combout\,
	datab => \inst3|ALT_INV_ball_on~1_combout\,
	datac => \inst2|ALT_INV_pixel_column\(8),
	datad => \inst2|ALT_INV_pixel_column\(9),
	dataf => \inst3|ALT_INV_LessThan1~0_combout\,
	combout => \inst3|ball_on~2_combout\);

-- Location: LABCELL_X32_Y7_N48
\inst3|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add2~1_combout\ = ( \inst3|Add2~0_combout\ & ( !\inst2|pixel_row\(8) ) ) # ( !\inst3|Add2~0_combout\ & ( \inst2|pixel_row\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|ALT_INV_pixel_row\(8),
	dataf => \inst3|ALT_INV_Add2~0_combout\,
	combout => \inst3|Add2~1_combout\);

-- Location: LABCELL_X36_Y9_N18
\inst3|LessThan3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan3~3_combout\ = ( \inst2|pixel_row\(2) & ( \inst3|ball_y_pos\(1) & ( (!\inst3|ball_y_pos\(2)) # ((!\inst3|ball_y_pos\(0) & (\inst2|pixel_row\(1) & \inst2|pixel_row\(0)))) ) ) ) # ( !\inst2|pixel_row\(2) & ( \inst3|ball_y_pos\(1) & ( 
-- (!\inst3|ball_y_pos\(0) & (!\inst3|ball_y_pos\(2) & (\inst2|pixel_row\(1) & \inst2|pixel_row\(0)))) ) ) ) # ( \inst2|pixel_row\(2) & ( !\inst3|ball_y_pos\(1) & ( (!\inst3|ball_y_pos\(2)) # (((!\inst3|ball_y_pos\(0) & \inst2|pixel_row\(0))) # 
-- (\inst2|pixel_row\(1))) ) ) ) # ( !\inst2|pixel_row\(2) & ( !\inst3|ball_y_pos\(1) & ( (!\inst3|ball_y_pos\(2) & (((!\inst3|ball_y_pos\(0) & \inst2|pixel_row\(0))) # (\inst2|pixel_row\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110010001100110011111110111100000000000010001100110011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(0),
	datab => \inst3|ALT_INV_ball_y_pos\(2),
	datac => \inst2|ALT_INV_pixel_row\(1),
	datad => \inst2|ALT_INV_pixel_row\(0),
	datae => \inst2|ALT_INV_pixel_row\(2),
	dataf => \inst3|ALT_INV_ball_y_pos\(1),
	combout => \inst3|LessThan3~3_combout\);

-- Location: LABCELL_X35_Y10_N57
\inst3|LessThan3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan3~2_combout\ = !\inst3|ball_y_pos\(4) $ (!\inst3|ball_y_pos\(5) $ (\inst2|pixel_row\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010101011010101001010101101010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(4),
	datac => \inst3|ALT_INV_ball_y_pos\(5),
	datad => \inst2|ALT_INV_pixel_row\(5),
	combout => \inst3|LessThan3~2_combout\);

-- Location: LABCELL_X35_Y10_N0
\inst3|LessThan3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan3~4_combout\ = ( \inst2|pixel_row\(3) & ( \inst3|ball_y_pos\(4) & ( (!\inst3|LessThan3~2_combout\ & ((!\inst3|ball_y_pos[3]~DUPLICATE_q\) # ((\inst2|pixel_row\(4)) # (\inst3|LessThan3~3_combout\)))) ) ) ) # ( !\inst2|pixel_row\(3) & ( 
-- \inst3|ball_y_pos\(4) & ( (!\inst3|LessThan3~2_combout\ & (((!\inst3|ball_y_pos[3]~DUPLICATE_q\ & \inst3|LessThan3~3_combout\)) # (\inst2|pixel_row\(4)))) ) ) ) # ( \inst2|pixel_row\(3) & ( !\inst3|ball_y_pos\(4) & ( (!\inst3|LessThan3~2_combout\ & 
-- (\inst2|pixel_row\(4) & ((!\inst3|ball_y_pos[3]~DUPLICATE_q\) # (\inst3|LessThan3~3_combout\)))) ) ) ) # ( !\inst2|pixel_row\(3) & ( !\inst3|ball_y_pos\(4) & ( (!\inst3|ball_y_pos[3]~DUPLICATE_q\ & (\inst3|LessThan3~3_combout\ & 
-- (!\inst3|LessThan3~2_combout\ & \inst2|pixel_row\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000001011000000100000111100001011000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos[3]~DUPLICATE_q\,
	datab => \inst3|ALT_INV_LessThan3~3_combout\,
	datac => \inst3|ALT_INV_LessThan3~2_combout\,
	datad => \inst2|ALT_INV_pixel_row\(4),
	datae => \inst2|ALT_INV_pixel_row\(3),
	dataf => \inst3|ALT_INV_ball_y_pos\(4),
	combout => \inst3|LessThan3~4_combout\);

-- Location: LABCELL_X32_Y7_N45
\inst3|LessThan3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan3~1_combout\ = ( \inst3|ball_y_pos\(5) & ( (\inst2|pixel_row\(5) & \inst3|ball_y_pos\(4)) ) ) # ( !\inst3|ball_y_pos\(5) & ( (\inst2|pixel_row\(5) & !\inst3|ball_y_pos\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(5),
	datac => \inst3|ALT_INV_ball_y_pos\(4),
	dataf => \inst3|ALT_INV_ball_y_pos\(5),
	combout => \inst3|LessThan3~1_combout\);

-- Location: LABCELL_X35_Y10_N51
\inst3|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add3~1_combout\ = ( \inst3|ball_y_pos\(6) & ( (!\inst3|ball_y_pos\(5)) # (!\inst3|ball_y_pos\(4)) ) ) # ( !\inst3|ball_y_pos\(6) & ( (\inst3|ball_y_pos\(5) & \inst3|ball_y_pos\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111111010111110101111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(5),
	datac => \inst3|ALT_INV_ball_y_pos\(4),
	dataf => \inst3|ALT_INV_ball_y_pos\(6),
	combout => \inst3|Add3~1_combout\);

-- Location: LABCELL_X35_Y10_N12
\inst3|Add3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add3~0_combout\ = ( \inst3|ball_y_pos[7]~DUPLICATE_q\ & ( \inst3|ball_y_pos\(6) & ( (!\inst3|ball_y_pos\(4)) # (!\inst3|ball_y_pos\(5)) ) ) ) # ( !\inst3|ball_y_pos[7]~DUPLICATE_q\ & ( \inst3|ball_y_pos\(6) & ( (\inst3|ball_y_pos\(4) & 
-- \inst3|ball_y_pos\(5)) ) ) ) # ( \inst3|ball_y_pos[7]~DUPLICATE_q\ & ( !\inst3|ball_y_pos\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000011000000111111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_ball_y_pos\(4),
	datac => \inst3|ALT_INV_ball_y_pos\(5),
	datae => \inst3|ALT_INV_ball_y_pos[7]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_ball_y_pos\(6),
	combout => \inst3|Add3~0_combout\);

-- Location: LABCELL_X35_Y10_N6
\inst3|LessThan3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan3~5_combout\ = ( \inst3|Add3~1_combout\ & ( \inst3|Add3~0_combout\ & ( (!\inst2|pixel_row\(7)) # ((!\inst2|pixel_row\(6)) # ((!\inst3|LessThan3~4_combout\ & !\inst3|LessThan3~1_combout\))) ) ) ) # ( !\inst3|Add3~1_combout\ & ( 
-- \inst3|Add3~0_combout\ & ( (!\inst2|pixel_row\(7)) # ((!\inst3|LessThan3~4_combout\ & (!\inst3|LessThan3~1_combout\ & !\inst2|pixel_row\(6)))) ) ) ) # ( \inst3|Add3~1_combout\ & ( !\inst3|Add3~0_combout\ & ( (!\inst2|pixel_row\(7) & 
-- ((!\inst2|pixel_row\(6)) # ((!\inst3|LessThan3~4_combout\ & !\inst3|LessThan3~1_combout\)))) ) ) ) # ( !\inst3|Add3~1_combout\ & ( !\inst3|Add3~0_combout\ & ( (!\inst3|LessThan3~4_combout\ & (!\inst3|LessThan3~1_combout\ & (!\inst2|pixel_row\(7) & 
-- !\inst2|pixel_row\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000111100001000000011111000111100001111111111111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan3~4_combout\,
	datab => \inst3|ALT_INV_LessThan3~1_combout\,
	datac => \inst2|ALT_INV_pixel_row\(7),
	datad => \inst2|ALT_INV_pixel_row\(6),
	datae => \inst3|ALT_INV_Add3~1_combout\,
	dataf => \inst3|ALT_INV_Add3~0_combout\,
	combout => \inst3|LessThan3~5_combout\);

-- Location: LABCELL_X36_Y9_N39
\inst3|LessThan2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan2~0_combout\ = ( \inst2|pixel_row\(4) & ( (\inst3|ball_y_pos\(5) & \inst2|pixel_row\(5)) ) ) # ( !\inst2|pixel_row\(4) & ( (\inst3|ball_y_pos\(5) & !\inst2|pixel_row\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(5),
	datac => \inst2|ALT_INV_pixel_row\(5),
	dataf => \inst2|ALT_INV_pixel_row\(4),
	combout => \inst3|LessThan2~0_combout\);

-- Location: LABCELL_X32_Y7_N24
\inst3|Add2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add2~2_combout\ = ( \inst2|pixel_row\(5) & ( !\inst2|pixel_row\(7) $ (((!\inst2|pixel_row\(4)) # (!\inst2|pixel_row\(6)))) ) ) # ( !\inst2|pixel_row\(5) & ( \inst2|pixel_row\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100010001111011100001000111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(4),
	datab => \inst2|ALT_INV_pixel_row\(6),
	datad => \inst2|ALT_INV_pixel_row\(7),
	dataf => \inst2|ALT_INV_pixel_row\(5),
	combout => \inst3|Add2~2_combout\);

-- Location: LABCELL_X36_Y9_N12
\inst3|LessThan2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan2~2_combout\ = ( \inst2|pixel_row\(2) & ( \inst3|ball_y_pos\(1) & ( (\inst3|ball_y_pos\(2) & ((!\inst2|pixel_row\(1)) # ((\inst3|ball_y_pos\(0) & !\inst2|pixel_row\(0))))) ) ) ) # ( !\inst2|pixel_row\(2) & ( \inst3|ball_y_pos\(1) & ( 
-- ((!\inst2|pixel_row\(1)) # ((\inst3|ball_y_pos\(0) & !\inst2|pixel_row\(0)))) # (\inst3|ball_y_pos\(2)) ) ) ) # ( \inst2|pixel_row\(2) & ( !\inst3|ball_y_pos\(1) & ( (\inst3|ball_y_pos\(0) & (\inst3|ball_y_pos\(2) & (!\inst2|pixel_row\(1) & 
-- !\inst2|pixel_row\(0)))) ) ) ) # ( !\inst2|pixel_row\(2) & ( !\inst3|ball_y_pos\(1) & ( ((\inst3|ball_y_pos\(0) & (!\inst2|pixel_row\(1) & !\inst2|pixel_row\(0)))) # (\inst3|ball_y_pos\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001100110011000100000000000011110111111100110011000100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(0),
	datab => \inst3|ALT_INV_ball_y_pos\(2),
	datac => \inst2|ALT_INV_pixel_row\(1),
	datad => \inst2|ALT_INV_pixel_row\(0),
	datae => \inst2|ALT_INV_pixel_row\(2),
	dataf => \inst3|ALT_INV_ball_y_pos\(1),
	combout => \inst3|LessThan2~2_combout\);

-- Location: LABCELL_X32_Y7_N39
\inst3|LessThan2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan2~1_combout\ = ( \inst3|ball_y_pos\(5) & ( !\inst2|pixel_row\(5) $ (\inst2|pixel_row\(4)) ) ) # ( !\inst3|ball_y_pos\(5) & ( !\inst2|pixel_row\(5) $ (!\inst2|pixel_row\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101010100101101001011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_row\(5),
	datac => \inst2|ALT_INV_pixel_row\(4),
	dataf => \inst3|ALT_INV_ball_y_pos\(5),
	combout => \inst3|LessThan2~1_combout\);

-- Location: LABCELL_X32_Y7_N6
\inst3|LessThan2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan2~3_combout\ = ( \inst2|pixel_row\(4) & ( !\inst3|LessThan2~1_combout\ & ( ((!\inst3|LessThan2~2_combout\ & (\inst3|ball_y_pos[3]~DUPLICATE_q\ & !\inst2|pixel_row\(3))) # (\inst3|LessThan2~2_combout\ & ((!\inst2|pixel_row\(3)) # 
-- (\inst3|ball_y_pos[3]~DUPLICATE_q\)))) # (\inst3|ball_y_pos\(4)) ) ) ) # ( !\inst2|pixel_row\(4) & ( !\inst3|LessThan2~1_combout\ & ( (\inst3|ball_y_pos\(4) & ((!\inst3|LessThan2~2_combout\ & (\inst3|ball_y_pos[3]~DUPLICATE_q\ & !\inst2|pixel_row\(3))) # 
-- (\inst3|LessThan2~2_combout\ & ((!\inst2|pixel_row\(3)) # (\inst3|ball_y_pos[3]~DUPLICATE_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000001011111110001111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan2~2_combout\,
	datab => \inst3|ALT_INV_ball_y_pos[3]~DUPLICATE_q\,
	datac => \inst3|ALT_INV_ball_y_pos\(4),
	datad => \inst2|ALT_INV_pixel_row\(3),
	datae => \inst2|ALT_INV_pixel_row\(4),
	dataf => \inst3|ALT_INV_LessThan2~1_combout\,
	combout => \inst3|LessThan2~3_combout\);

-- Location: LABCELL_X32_Y7_N27
\inst3|Add2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add2~3_combout\ = ( \inst2|pixel_row\(5) & ( !\inst2|pixel_row\(6) $ (!\inst2|pixel_row\(4)) ) ) # ( !\inst2|pixel_row\(5) & ( \inst2|pixel_row\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011110011000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_pixel_row\(6),
	datad => \inst2|ALT_INV_pixel_row\(4),
	dataf => \inst2|ALT_INV_pixel_row\(5),
	combout => \inst3|Add2~3_combout\);

-- Location: LABCELL_X32_Y7_N12
\inst3|LessThan2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan2~4_combout\ = ( \inst3|Add2~3_combout\ & ( \inst3|ball_y_pos[7]~DUPLICATE_q\ & ( (\inst3|Add2~2_combout\ & ((!\inst3|ball_y_pos\(6)) # ((!\inst3|LessThan2~0_combout\ & !\inst3|LessThan2~3_combout\)))) ) ) ) # ( !\inst3|Add2~3_combout\ & ( 
-- \inst3|ball_y_pos[7]~DUPLICATE_q\ & ( (!\inst3|ball_y_pos\(6) & (!\inst3|LessThan2~0_combout\ & (\inst3|Add2~2_combout\ & !\inst3|LessThan2~3_combout\))) ) ) ) # ( \inst3|Add2~3_combout\ & ( !\inst3|ball_y_pos[7]~DUPLICATE_q\ & ( (!\inst3|ball_y_pos\(6)) 
-- # (((!\inst3|LessThan2~0_combout\ & !\inst3|LessThan2~3_combout\)) # (\inst3|Add2~2_combout\)) ) ) ) # ( !\inst3|Add2~3_combout\ & ( !\inst3|ball_y_pos[7]~DUPLICATE_q\ & ( ((!\inst3|ball_y_pos\(6) & (!\inst3|LessThan2~0_combout\ & 
-- !\inst3|LessThan2~3_combout\))) # (\inst3|Add2~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111100001111111011111010111100001000000000000000111000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_ball_y_pos\(6),
	datab => \inst3|ALT_INV_LessThan2~0_combout\,
	datac => \inst3|ALT_INV_Add2~2_combout\,
	datad => \inst3|ALT_INV_LessThan2~3_combout\,
	datae => \inst3|ALT_INV_Add2~3_combout\,
	dataf => \inst3|ALT_INV_ball_y_pos[7]~DUPLICATE_q\,
	combout => \inst3|LessThan2~4_combout\);

-- Location: LABCELL_X32_Y7_N54
\inst3|ball_on\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|ball_on~combout\ = ( \inst3|LessThan3~5_combout\ & ( \inst3|LessThan2~4_combout\ & ( \inst3|ball_on~2_combout\ ) ) ) # ( !\inst3|LessThan3~5_combout\ & ( \inst3|LessThan2~4_combout\ & ( (\inst3|LessThan3~0_combout\ & \inst3|ball_on~2_combout\) ) ) 
-- ) # ( \inst3|LessThan3~5_combout\ & ( !\inst3|LessThan2~4_combout\ & ( (\inst3|ball_on~2_combout\ & (!\inst3|Add2~1_combout\ $ (!\inst3|ball_y_pos[8]~DUPLICATE_q\))) ) ) ) # ( !\inst3|LessThan3~5_combout\ & ( !\inst3|LessThan2~4_combout\ & ( 
-- (\inst3|LessThan3~0_combout\ & (\inst3|ball_on~2_combout\ & (!\inst3|Add2~1_combout\ $ (!\inst3|ball_y_pos[8]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010000000000110011000000010001000100010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan3~0_combout\,
	datab => \inst3|ALT_INV_ball_on~2_combout\,
	datac => \inst3|ALT_INV_Add2~1_combout\,
	datad => \inst3|ALT_INV_ball_y_pos[8]~DUPLICATE_q\,
	datae => \inst3|ALT_INV_LessThan3~5_combout\,
	dataf => \inst3|ALT_INV_LessThan2~4_combout\,
	combout => \inst3|ball_on~combout\);

-- Location: LABCELL_X31_Y7_N39
\inst3|LessThan8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan8~1_combout\ = ( \inst2|pixel_column\(1) & ( \inst3|bottom_cloud_x_pos\(2) & ( (!\inst2|pixel_column\(3) & ((!\inst2|pixel_column\(2)) # (\inst3|bottom_cloud_x_pos[3]~DUPLICATE_q\))) # (\inst2|pixel_column\(3) & 
-- (\inst3|bottom_cloud_x_pos[3]~DUPLICATE_q\ & !\inst2|pixel_column\(2))) ) ) ) # ( !\inst2|pixel_column\(1) & ( \inst3|bottom_cloud_x_pos\(2) & ( (!\inst2|pixel_column\(3) & (((!\inst2|pixel_column\(2)) # (\inst3|top_cloud_x_pos[1]~DUPLICATE_q\)) # 
-- (\inst3|bottom_cloud_x_pos[3]~DUPLICATE_q\))) # (\inst2|pixel_column\(3) & (\inst3|bottom_cloud_x_pos[3]~DUPLICATE_q\ & ((!\inst2|pixel_column\(2)) # (\inst3|top_cloud_x_pos[1]~DUPLICATE_q\)))) ) ) ) # ( \inst2|pixel_column\(1) & ( 
-- !\inst3|bottom_cloud_x_pos\(2) & ( (!\inst2|pixel_column\(3) & \inst3|bottom_cloud_x_pos[3]~DUPLICATE_q\) ) ) ) # ( !\inst2|pixel_column\(1) & ( !\inst3|bottom_cloud_x_pos\(2) & ( (!\inst2|pixel_column\(3) & (((!\inst2|pixel_column\(2) & 
-- \inst3|top_cloud_x_pos[1]~DUPLICATE_q\)) # (\inst3|bottom_cloud_x_pos[3]~DUPLICATE_q\))) # (\inst2|pixel_column\(3) & (\inst3|bottom_cloud_x_pos[3]~DUPLICATE_q\ & (!\inst2|pixel_column\(2) & \inst3|top_cloud_x_pos[1]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001010110010001000100010001010110010101110111011001010110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_pixel_column\(3),
	datab => \inst3|ALT_INV_bottom_cloud_x_pos[3]~DUPLICATE_q\,
	datac => \inst2|ALT_INV_pixel_column\(2),
	datad => \inst3|ALT_INV_top_cloud_x_pos[1]~DUPLICATE_q\,
	datae => \inst2|ALT_INV_pixel_column\(1),
	dataf => \inst3|ALT_INV_bottom_cloud_x_pos\(2),
	combout => \inst3|LessThan8~1_combout\);

-- Location: LABCELL_X31_Y7_N12
\inst3|LessThan8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan8~2_combout\ = ( \inst3|LessThan8~1_combout\ & ( (!\inst3|Add4~17_sumout\ & ((!\inst2|pixel_column\(4)) # ((\inst3|bottom_cloud_x_pos\(4)) # (\inst3|bottom_cloud_x_pos\(5))))) # (\inst3|Add4~17_sumout\ & (\inst3|bottom_cloud_x_pos\(5) & 
-- ((!\inst2|pixel_column\(4)) # (\inst3|bottom_cloud_x_pos\(4))))) ) ) # ( !\inst3|LessThan8~1_combout\ & ( (!\inst3|Add4~17_sumout\ & (((!\inst2|pixel_column\(4) & \inst3|bottom_cloud_x_pos\(4))) # (\inst3|bottom_cloud_x_pos\(5)))) # 
-- (\inst3|Add4~17_sumout\ & (!\inst2|pixel_column\(4) & (\inst3|bottom_cloud_x_pos\(5) & \inst3|bottom_cloud_x_pos\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010001110000010101000111010001110101011111000111010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add4~17_sumout\,
	datab => \inst2|ALT_INV_pixel_column\(4),
	datac => \inst3|ALT_INV_bottom_cloud_x_pos\(5),
	datad => \inst3|ALT_INV_bottom_cloud_x_pos\(4),
	dataf => \inst3|ALT_INV_LessThan8~1_combout\,
	combout => \inst3|LessThan8~2_combout\);

-- Location: LABCELL_X31_Y7_N48
\inst3|LessThan8~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan8~3_combout\ = ( \inst3|LessThan8~2_combout\ & ( (!\inst3|bottom_cloud_x_pos[7]~DUPLICATE_q\ & (!\inst3|Add4~9_sumout\ & ((!\inst3|Add4~13_sumout\) # (\inst3|bottom_cloud_x_pos\(6))))) # (\inst3|bottom_cloud_x_pos[7]~DUPLICATE_q\ & 
-- ((!\inst3|Add4~13_sumout\) # ((!\inst3|Add4~9_sumout\) # (\inst3|bottom_cloud_x_pos\(6))))) ) ) # ( !\inst3|LessThan8~2_combout\ & ( (!\inst3|bottom_cloud_x_pos[7]~DUPLICATE_q\ & (!\inst3|Add4~13_sumout\ & (\inst3|bottom_cloud_x_pos\(6) & 
-- !\inst3|Add4~9_sumout\))) # (\inst3|bottom_cloud_x_pos[7]~DUPLICATE_q\ & ((!\inst3|Add4~9_sumout\) # ((!\inst3|Add4~13_sumout\ & \inst3|bottom_cloud_x_pos\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111100000010001011110000001010111111000010111011111100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add4~13_sumout\,
	datab => \inst3|ALT_INV_bottom_cloud_x_pos\(6),
	datac => \inst3|ALT_INV_bottom_cloud_x_pos[7]~DUPLICATE_q\,
	datad => \inst3|ALT_INV_Add4~9_sumout\,
	dataf => \inst3|ALT_INV_LessThan8~2_combout\,
	combout => \inst3|LessThan8~3_combout\);

-- Location: LABCELL_X29_Y8_N3
\inst3|LessThan8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan8~0_combout\ = ( \inst3|bottom_cloud_x_pos\(9) & ( !\inst3|Add4~1_sumout\ ) ) # ( !\inst3|bottom_cloud_x_pos\(9) & ( \inst3|Add4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add4~1_sumout\,
	dataf => \inst3|ALT_INV_bottom_cloud_x_pos\(9),
	combout => \inst3|LessThan8~0_combout\);

-- Location: LABCELL_X31_Y7_N33
\inst3|LessThan8~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan8~4_combout\ = ( \inst3|Add4~5_sumout\ & ( \inst3|bottom_cloud_x_pos\(8) & ( (\inst3|LessThan8~3_combout\ & !\inst3|LessThan8~0_combout\) ) ) ) # ( !\inst3|Add4~5_sumout\ & ( \inst3|bottom_cloud_x_pos\(8) & ( !\inst3|LessThan8~0_combout\ ) 
-- ) ) # ( !\inst3|Add4~5_sumout\ & ( !\inst3|bottom_cloud_x_pos\(8) & ( (\inst3|LessThan8~3_combout\ & !\inst3|LessThan8~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000000000000000011001100110011000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan8~3_combout\,
	datab => \inst3|ALT_INV_LessThan8~0_combout\,
	datae => \inst3|ALT_INV_Add4~5_sumout\,
	dataf => \inst3|ALT_INV_bottom_cloud_x_pos\(8),
	combout => \inst3|LessThan8~4_combout\);

-- Location: LABCELL_X32_Y7_N30
\inst2|blue_out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|blue_out~0_combout\ = ( !\inst3|ball_on~combout\ & ( \inst3|LessThan8~4_combout\ & ( (!\inst9|Mux0~0_combout\ & (\inst2|video_on~combout\ & !\inst3|top_cloud_on~combout\)) ) ) ) # ( !\inst3|ball_on~combout\ & ( !\inst3|LessThan8~4_combout\ & ( 
-- (!\inst3|bottom_cloud_on~2_combout\ & (!\inst9|Mux0~0_combout\ & (\inst2|video_on~combout\ & !\inst3|top_cloud_on~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000000000000000000001100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud_on~2_combout\,
	datab => \inst9|ALT_INV_Mux0~0_combout\,
	datac => \inst2|ALT_INV_video_on~combout\,
	datad => \inst3|ALT_INV_top_cloud_on~combout\,
	datae => \inst3|ALT_INV_ball_on~combout\,
	dataf => \inst3|ALT_INV_LessThan8~4_combout\,
	combout => \inst2|blue_out~0_combout\);

-- Location: FF_X32_Y7_N31
\inst2|blue_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|blue_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|blue_out~q\);

-- Location: LABCELL_X25_Y10_N12
\inst3|LessThan11~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan11~7_combout\ = ( !\inst3|LessThan11~5_combout\ & ( !\inst3|LessThan11~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_LessThan11~0_combout\,
	dataf => \inst3|ALT_INV_LessThan11~5_combout\,
	combout => \inst3|LessThan11~7_combout\);

-- Location: LABCELL_X31_Y7_N45
\inst3|LessThan8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan8~6_combout\ = ( \inst3|bottom_cloud_x_pos\(6) & ( !\inst3|Add4~13_sumout\ ) ) # ( !\inst3|bottom_cloud_x_pos\(6) & ( \inst3|Add4~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Add4~13_sumout\,
	dataf => \inst3|ALT_INV_bottom_cloud_x_pos\(6),
	combout => \inst3|LessThan8~6_combout\);

-- Location: LABCELL_X31_Y7_N18
\inst3|LessThan8~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan8~7_combout\ = ( \inst2|pixel_column\(4) & ( \inst3|bottom_cloud_x_pos\(4) & ( (!\inst3|LessThan8~6_combout\ & ((!\inst3|LessThan8~1_combout\ & (!\inst3|Add4~17_sumout\ & \inst3|bottom_cloud_x_pos\(5))) # (\inst3|LessThan8~1_combout\ & 
-- ((!\inst3|Add4~17_sumout\) # (\inst3|bottom_cloud_x_pos\(5)))))) ) ) ) # ( !\inst2|pixel_column\(4) & ( \inst3|bottom_cloud_x_pos\(4) & ( (!\inst3|LessThan8~6_combout\ & ((!\inst3|Add4~17_sumout\) # (\inst3|bottom_cloud_x_pos\(5)))) ) ) ) # ( 
-- \inst2|pixel_column\(4) & ( !\inst3|bottom_cloud_x_pos\(4) & ( (!\inst3|LessThan8~6_combout\ & (!\inst3|Add4~17_sumout\ & \inst3|bottom_cloud_x_pos\(5))) ) ) ) # ( !\inst2|pixel_column\(4) & ( !\inst3|bottom_cloud_x_pos\(4) & ( 
-- (!\inst3|LessThan8~6_combout\ & ((!\inst3|LessThan8~1_combout\ & (!\inst3|Add4~17_sumout\ & \inst3|bottom_cloud_x_pos\(5))) # (\inst3|LessThan8~1_combout\ & ((!\inst3|Add4~17_sumout\) # (\inst3|bottom_cloud_x_pos\(5)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000011000100000000001100000011000000110011000100000011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan8~1_combout\,
	datab => \inst3|ALT_INV_LessThan8~6_combout\,
	datac => \inst3|ALT_INV_Add4~17_sumout\,
	datad => \inst3|ALT_INV_bottom_cloud_x_pos\(5),
	datae => \inst2|ALT_INV_pixel_column\(4),
	dataf => \inst3|ALT_INV_bottom_cloud_x_pos\(4),
	combout => \inst3|LessThan8~7_combout\);

-- Location: LABCELL_X31_Y7_N51
\inst3|LessThan8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan8~5_combout\ = ( \inst3|bottom_cloud_x_pos\(6) & ( !\inst3|Add4~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ALT_INV_Add4~13_sumout\,
	dataf => \inst3|ALT_INV_bottom_cloud_x_pos\(6),
	combout => \inst3|LessThan8~5_combout\);

-- Location: LABCELL_X31_Y7_N54
\inst3|LessThan8~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan8~8_combout\ = ( \inst3|bottom_cloud_x_pos[7]~DUPLICATE_q\ & ( \inst3|LessThan8~5_combout\ & ( (!\inst3|bottom_cloud_x_pos\(8) & \inst3|Add4~5_sumout\) ) ) ) # ( !\inst3|bottom_cloud_x_pos[7]~DUPLICATE_q\ & ( \inst3|LessThan8~5_combout\ & ( 
-- (!\inst3|Add4~9_sumout\ & (!\inst3|bottom_cloud_x_pos\(8) & \inst3|Add4~5_sumout\)) # (\inst3|Add4~9_sumout\ & ((!\inst3|bottom_cloud_x_pos\(8)) # (\inst3|Add4~5_sumout\))) ) ) ) # ( \inst3|bottom_cloud_x_pos[7]~DUPLICATE_q\ & ( 
-- !\inst3|LessThan8~5_combout\ & ( (!\inst3|bottom_cloud_x_pos\(8) & (((\inst3|Add4~9_sumout\ & !\inst3|LessThan8~7_combout\)) # (\inst3|Add4~5_sumout\))) # (\inst3|bottom_cloud_x_pos\(8) & (\inst3|Add4~9_sumout\ & (!\inst3|LessThan8~7_combout\ & 
-- \inst3|Add4~5_sumout\))) ) ) ) # ( !\inst3|bottom_cloud_x_pos[7]~DUPLICATE_q\ & ( !\inst3|LessThan8~5_combout\ & ( (!\inst3|bottom_cloud_x_pos\(8) & (((!\inst3|LessThan8~7_combout\) # (\inst3|Add4~5_sumout\)) # (\inst3|Add4~9_sumout\))) # 
-- (\inst3|bottom_cloud_x_pos\(8) & (\inst3|Add4~5_sumout\ & ((!\inst3|LessThan8~7_combout\) # (\inst3|Add4~9_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010011111101010000001101110001000100110111010000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add4~9_sumout\,
	datab => \inst3|ALT_INV_bottom_cloud_x_pos\(8),
	datac => \inst3|ALT_INV_LessThan8~7_combout\,
	datad => \inst3|ALT_INV_Add4~5_sumout\,
	datae => \inst3|ALT_INV_bottom_cloud_x_pos[7]~DUPLICATE_q\,
	dataf => \inst3|ALT_INV_LessThan8~5_combout\,
	combout => \inst3|LessThan8~8_combout\);

-- Location: LABCELL_X25_Y10_N24
\inst3|LessThan10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan10~1_combout\ = (\inst3|Add6~9_sumout\ & \inst3|Add6~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add6~9_sumout\,
	datab => \inst3|ALT_INV_Add6~5_sumout\,
	combout => \inst3|LessThan10~1_combout\);

-- Location: LABCELL_X29_Y7_N12
\inst3|bottom_cloud_on~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud_on~3_combout\ = ( \inst3|Add9~0_combout\ & ( \inst2|pixel_row\(8) & ( (!\inst3|bottom_cloud_x_pos[10]~DUPLICATE_q\ & (!\inst3|LessThan9~7_combout\ & ((!\inst3|LessThan9~5_combout\) # (!\inst3|LessThan9~6_combout\)))) ) ) ) # ( 
-- !\inst3|Add9~0_combout\ & ( \inst2|pixel_row\(8) & ( (!\inst3|bottom_cloud_x_pos[10]~DUPLICATE_q\ & (!\inst3|LessThan9~7_combout\ & ((!\inst3|LessThan9~5_combout\) # (!\inst3|LessThan9~6_combout\)))) ) ) ) # ( \inst3|Add9~0_combout\ & ( 
-- !\inst2|pixel_row\(8) & ( (!\inst3|bottom_cloud_x_pos[10]~DUPLICATE_q\ & (!\inst3|LessThan9~7_combout\ & ((!\inst3|LessThan9~5_combout\) # (!\inst3|LessThan9~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010000000000010101000000000001010100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_bottom_cloud_x_pos[10]~DUPLICATE_q\,
	datab => \inst3|ALT_INV_LessThan9~5_combout\,
	datac => \inst3|ALT_INV_LessThan9~6_combout\,
	datad => \inst3|ALT_INV_LessThan9~7_combout\,
	datae => \inst3|ALT_INV_Add9~0_combout\,
	dataf => \inst2|ALT_INV_pixel_row\(8),
	combout => \inst3|bottom_cloud_on~3_combout\);

-- Location: LABCELL_X29_Y7_N18
\inst3|bottom_cloud_on~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud_on~4_combout\ = ( \inst3|Add6~13_sumout\ & ( \inst3|bottom_cloud_on~3_combout\ & ( (\inst3|bottom_cloud_on~0_combout\ & ((!\inst3|Add6~17_sumout\) # ((!\inst3|LessThan10~1_combout\) # (\inst3|Add6~1_sumout\)))) ) ) ) # ( 
-- !\inst3|Add6~13_sumout\ & ( \inst3|bottom_cloud_on~3_combout\ & ( \inst3|bottom_cloud_on~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Add6~17_sumout\,
	datab => \inst3|ALT_INV_Add6~1_sumout\,
	datac => \inst3|ALT_INV_bottom_cloud_on~0_combout\,
	datad => \inst3|ALT_INV_LessThan10~1_combout\,
	datae => \inst3|ALT_INV_Add6~13_sumout\,
	dataf => \inst3|ALT_INV_bottom_cloud_on~3_combout\,
	combout => \inst3|bottom_cloud_on~4_combout\);

-- Location: LABCELL_X29_Y7_N24
\inst3|bottom_cloud_on\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|bottom_cloud_on~combout\ = ( \inst3|LessThan8~8_combout\ & ( \inst3|bottom_cloud_on~4_combout\ & ( (!\inst3|LessThan11~7_combout\ & ((!\inst3|LessThan9~8_combout\) # (\inst3|LessThan9~4_combout\))) ) ) ) # ( !\inst3|LessThan8~8_combout\ & ( 
-- \inst3|bottom_cloud_on~4_combout\ & ( (\inst3|LessThan8~0_combout\ & (!\inst3|LessThan11~7_combout\ & ((!\inst3|LessThan9~8_combout\) # (\inst3|LessThan9~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110001000000001111010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_LessThan9~4_combout\,
	datab => \inst3|ALT_INV_LessThan8~0_combout\,
	datac => \inst3|ALT_INV_LessThan9~8_combout\,
	datad => \inst3|ALT_INV_LessThan11~7_combout\,
	datae => \inst3|ALT_INV_LessThan8~8_combout\,
	dataf => \inst3|ALT_INV_bottom_cloud_on~4_combout\,
	combout => \inst3|bottom_cloud_on~combout\);

-- Location: IOIBUF_X11_Y0_N35
\key[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key(1),
	o => \key[1]~input_o\);

-- Location: LABCELL_X29_Y7_N30
\inst2|green_out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|green_out~0_combout\ = ( !\key[1]~input_o\ & ( \inst3|top_cloud_on~combout\ & ( (\inst2|video_on~combout\ & ((!\inst3|bottom_cloud_on~combout\) # ((!\inst3|ball_on~combout\) # (\inst9|Mux0~0_combout\)))) ) ) ) # ( !\key[1]~input_o\ & ( 
-- !\inst3|top_cloud_on~combout\ & ( \inst2|video_on~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010001010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_video_on~combout\,
	datab => \inst3|ALT_INV_bottom_cloud_on~combout\,
	datac => \inst9|ALT_INV_Mux0~0_combout\,
	datad => \inst3|ALT_INV_ball_on~combout\,
	datae => \ALT_INV_key[1]~input_o\,
	dataf => \inst3|ALT_INV_top_cloud_on~combout\,
	combout => \inst2|green_out~0_combout\);

-- Location: FF_X29_Y7_N31
\inst2|green_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|green_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|green_out~q\);

-- Location: IOIBUF_X10_Y0_N92
\key[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key(0),
	o => \key[0]~input_o\);

-- Location: LABCELL_X29_Y7_N39
\inst2|red_out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|red_out~0_combout\ = ( \key[0]~input_o\ & ( \inst3|bottom_cloud_on~combout\ & ( \inst2|video_on~combout\ ) ) ) # ( !\key[0]~input_o\ & ( \inst3|bottom_cloud_on~combout\ & ( (\inst2|video_on~combout\ & (((!\inst9|Mux0~0_combout\) # 
-- (\inst3|ball_on~combout\)) # (\inst3|top_cloud_on~combout\))) ) ) ) # ( \key[0]~input_o\ & ( !\inst3|bottom_cloud_on~combout\ & ( \inst2|video_on~combout\ ) ) ) # ( !\key[0]~input_o\ & ( !\inst3|bottom_cloud_on~combout\ & ( (\inst2|video_on~combout\ & 
-- ((\inst3|ball_on~combout\) # (\inst3|top_cloud_on~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101010101010101010101010101000101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_video_on~combout\,
	datab => \inst3|ALT_INV_top_cloud_on~combout\,
	datac => \inst3|ALT_INV_ball_on~combout\,
	datad => \inst9|ALT_INV_Mux0~0_combout\,
	datae => \ALT_INV_key[0]~input_o\,
	dataf => \inst3|ALT_INV_bottom_cloud_on~combout\,
	combout => \inst2|red_out~0_combout\);

-- Location: FF_X29_Y7_N41
\inst2|red_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll2_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \inst2|red_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|red_out~q\);


pll_reconfig_inst_tasks : altera_pll_reconfig_tasks
-- pragma translate_off
GENERIC MAP (
      number_of_fplls => 1);
-- pragma translate_on
END structure;


