@N|Running in 64-bit mode
@N: CG364 :"C:\users\picoj\desktop\github\icestudio\icestcik\curso verilog\export_to_verilog\icetojedec\ejemplotojedec00\and00.v":2:7:2:11|Synthesizing module MyAnd

