<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2mega/impl/gwsynthesis/a2mega.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2mega/hdl/a2mega.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2mega/hdl/a2mega.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12.01</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AT-LV60PG484AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AT-60</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Feb 14 19:39:34 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>51929</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>40519</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>2</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>clk4x</td>
<td>Base</td>
<td>3.367</td>
<td>297.000
<td>0.000</td>
<td>1.684</td>
<td></td>
<td></td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2 </td>
</tr>
<tr>
<td>3</td>
<td>clk1x</td>
<td>Base</td>
<td>13.470</td>
<td>74.239
<td>0.000</td>
<td>6.734</td>
<td></td>
<td></td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
<tr>
<td>4</td>
<td>clk_g</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_d </td>
</tr>
<tr>
<td>5</td>
<td>clk_pixel</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td>clk </td>
<td>clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>6</td>
<td>clk_pixel_x5</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk </td>
<td>clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT1 </td>
</tr>
<tr>
<td>7</td>
<td>clk_logic</td>
<td>Generated</td>
<td>18.519</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>clk </td>
<td>clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk4x</td>
<td>297.000(MHz)</td>
<td>2016.128(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk1x</td>
<td>74.239(MHz)</td>
<td>77.769(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_g</td>
<td>50.000(MHz)</td>
<td>246.951(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clk_pixel</td>
<td>27.000(MHz)</td>
<td>70.640(MHz)</td>
<td>15</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>clk_logic</td>
<td>54.000(MHz)</td>
<td>59.534(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of clk_pixel_x5!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk4x</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk4x</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk1x</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk1x</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_g</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_g</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel_x5</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel_x5</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.611</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0/Q</td>
<td>u_ddr3_fb/n2592_s/CE[0]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>-0.009</td>
<td>12.455</td>
</tr>
<tr>
<td>2</td>
<td>1.084</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0/Q</td>
<td>u_ddr3_fb/fetch_target_line_0_s0/CE</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.000</td>
<td>12.075</td>
</tr>
<tr>
<td>3</td>
<td>1.703</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0/Q</td>
<td>u_ddr3_fb/fetch_target_line_1_s0/CE</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>-0.009</td>
<td>11.465</td>
</tr>
<tr>
<td>4</td>
<td>1.722</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[14]_6_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>16.476</td>
</tr>
<tr>
<td>5</td>
<td>1.741</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[15]_7_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>16.466</td>
</tr>
<tr>
<td>6</td>
<td>1.871</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0/Q</td>
<td>u_ddr3_fb/fetch_write_x_2_s1/CE</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>-0.009</td>
<td>11.297</td>
</tr>
<tr>
<td>7</td>
<td>1.871</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0/Q</td>
<td>u_ddr3_fb/fetch_write_x_3_s1/CE</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>-0.009</td>
<td>11.297</td>
</tr>
<tr>
<td>8</td>
<td>1.871</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0/Q</td>
<td>u_ddr3_fb/fetch_write_x_5_s1/CE</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>-0.009</td>
<td>11.297</td>
</tr>
<tr>
<td>9</td>
<td>1.871</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0/Q</td>
<td>u_ddr3_fb/fetch_write_x_8_s1/CE</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>-0.009</td>
<td>11.297</td>
</tr>
<tr>
<td>10</td>
<td>1.871</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0/Q</td>
<td>u_ddr3_fb/fetch_write_x_9_s1/CE</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>-0.009</td>
<td>11.297</td>
</tr>
<tr>
<td>11</td>
<td>1.909</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0/Q</td>
<td>u_ddr3_fb/fetch_target_line_2_s0/CE</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.000</td>
<td>11.250</td>
</tr>
<tr>
<td>12</td>
<td>1.909</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0/Q</td>
<td>u_ddr3_fb/fetch_target_line_5_s0/CE</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.000</td>
<td>11.250</td>
</tr>
<tr>
<td>13</td>
<td>1.909</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0/Q</td>
<td>u_ddr3_fb/fetch_target_line_7_s0/CE</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.000</td>
<td>11.250</td>
</tr>
<tr>
<td>14</td>
<td>1.909</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0/Q</td>
<td>u_ddr3_fb/fetch_target_line_8_s0/CE</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.000</td>
<td>11.250</td>
</tr>
<tr>
<td>15</td>
<td>1.982</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[15]_6_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>16.216</td>
</tr>
<tr>
<td>16</td>
<td>2.094</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0/Q</td>
<td>u_ddr3_fb/fetch_target_line_3_s0/CE</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.009</td>
<td>11.055</td>
</tr>
<tr>
<td>17</td>
<td>2.094</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0/Q</td>
<td>u_ddr3_fb/fetch_target_line_4_s0/CE</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.009</td>
<td>11.055</td>
</tr>
<tr>
<td>18</td>
<td>2.104</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0/Q</td>
<td>u_ddr3_fb/fetch_target_line_6_s0/CE</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.000</td>
<td>11.055</td>
</tr>
<tr>
<td>19</td>
<td>2.190</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[15]_5_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>16.026</td>
</tr>
<tr>
<td>20</td>
<td>2.267</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0/Q</td>
<td>u_ddr3_fb/fetch_write_x_1_s3/D</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>-0.009</td>
<td>11.149</td>
</tr>
<tr>
<td>21</td>
<td>2.267</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0/Q</td>
<td>u_ddr3_fb/fetch_write_x_6_s3/D</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>-0.009</td>
<td>11.149</td>
</tr>
<tr>
<td>22</td>
<td>2.281</td>
<td>scan_timer/scanline_counter_r_0_s4/Q</td>
<td>vgc_fb/n133_s/CE[0]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.019</td>
<td>15.806</td>
</tr>
<tr>
<td>23</td>
<td>2.282</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[14]_7_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>15.935</td>
</tr>
<tr>
<td>24</td>
<td>2.356</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0/Q</td>
<td>u_ddr3_fb/line_fetch_needed_s0/CE</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.000</td>
<td>10.802</td>
</tr>
<tr>
<td>25</td>
<td>2.365</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[14]_5_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>15.851</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.044</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_49_s0/Q</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/DI[17]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.282</td>
</tr>
<tr>
<td>2</td>
<td>0.044</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_48_s0/Q</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/DI[16]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.282</td>
</tr>
<tr>
<td>3</td>
<td>0.044</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_43_s0/Q</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/DI[11]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.282</td>
</tr>
<tr>
<td>4</td>
<td>0.044</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_42_s0/Q</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/DI[10]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.282</td>
</tr>
<tr>
<td>5</td>
<td>0.048</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_20_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/DI[4]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.282</td>
</tr>
<tr>
<td>6</td>
<td>0.048</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_19_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/DI[3]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.282</td>
</tr>
<tr>
<td>7</td>
<td>0.048</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_18_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/DI[2]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.282</td>
</tr>
<tr>
<td>8</td>
<td>0.048</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_38_s0/Q</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/DI[6]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.282</td>
</tr>
<tr>
<td>9</td>
<td>0.048</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_37_s0/Q</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/DI[5]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.282</td>
</tr>
<tr>
<td>10</td>
<td>0.048</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_36_s0/Q</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/DI[4]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.282</td>
</tr>
<tr>
<td>11</td>
<td>0.048</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_34_s0/Q</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/DI[2]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.282</td>
</tr>
<tr>
<td>12</td>
<td>0.048</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_33_s0/Q</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/DI[1]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.282</td>
</tr>
<tr>
<td>13</td>
<td>0.048</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_32_s0/Q</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/DI[0]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.282</td>
</tr>
<tr>
<td>14</td>
<td>0.048</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_56_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/DI[8]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.282</td>
</tr>
<tr>
<td>15</td>
<td>0.048</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_55_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/DI[7]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.282</td>
</tr>
<tr>
<td>16</td>
<td>0.048</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_52_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/DI[4]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.282</td>
</tr>
<tr>
<td>17</td>
<td>0.048</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_51_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/DI[3]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.282</td>
</tr>
<tr>
<td>18</td>
<td>0.048</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_49_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/DI[1]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.282</td>
</tr>
<tr>
<td>19</td>
<td>0.052</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_61_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/DI[13]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.193</td>
<td>0.282</td>
</tr>
<tr>
<td>20</td>
<td>0.052</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_60_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/DI[12]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.193</td>
<td>0.282</td>
</tr>
<tr>
<td>21</td>
<td>0.052</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_59_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/DI[11]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.193</td>
<td>0.282</td>
</tr>
<tr>
<td>22</td>
<td>0.052</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_58_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/DI[10]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.193</td>
<td>0.282</td>
</tr>
<tr>
<td>23</td>
<td>0.052</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_57_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/DI[9]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.193</td>
<td>0.282</td>
</tr>
<tr>
<td>24</td>
<td>0.069</td>
<td>u_ddr3_fb/u_asyncfifo/write_ptr_2_s0/Q</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s/ADA[7]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.193</td>
<td>0.299</td>
</tr>
<tr>
<td>25</td>
<td>0.069</td>
<td>u_ddr3_fb/u_asyncfifo/write_ptr_2_s0/Q</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_0_s/ADA[7]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.189</td>
<td>0.295</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>8.382</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>9.779</td>
</tr>
<tr>
<td>2</td>
<td>8.392</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>9.779</td>
</tr>
<tr>
<td>3</td>
<td>8.484</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>9.687</td>
</tr>
<tr>
<td>4</td>
<td>8.484</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>9.687</td>
</tr>
<tr>
<td>5</td>
<td>8.484</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>9.687</td>
</tr>
<tr>
<td>6</td>
<td>8.515</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>9.656</td>
</tr>
<tr>
<td>7</td>
<td>8.515</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>9.656</td>
</tr>
<tr>
<td>8</td>
<td>8.515</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_3_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>9.656</td>
</tr>
<tr>
<td>9</td>
<td>8.515</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_4_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>9.656</td>
</tr>
<tr>
<td>10</td>
<td>8.515</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>9.656</td>
</tr>
<tr>
<td>11</td>
<td>8.515</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>9.656</td>
</tr>
<tr>
<td>12</td>
<td>8.515</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_7_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>9.656</td>
</tr>
<tr>
<td>13</td>
<td>8.575</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/READ_STATE_1_s2/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>9.587</td>
</tr>
<tr>
<td>14</td>
<td>8.650</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/RDRF_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>9.512</td>
</tr>
<tr>
<td>15</td>
<td>8.650</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/RX_REG_0_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>9.512</td>
</tr>
<tr>
<td>16</td>
<td>8.650</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/RX_REG_1_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>9.512</td>
</tr>
<tr>
<td>17</td>
<td>8.650</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/RX_REG_3_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>9.512</td>
</tr>
<tr>
<td>18</td>
<td>8.659</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>9.503</td>
</tr>
<tr>
<td>19</td>
<td>8.659</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>9.503</td>
</tr>
<tr>
<td>20</td>
<td>8.659</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>9.503</td>
</tr>
<tr>
<td>21</td>
<td>8.659</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>9.503</td>
</tr>
<tr>
<td>22</td>
<td>8.659</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>9.503</td>
</tr>
<tr>
<td>23</td>
<td>8.659</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_valid_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>9.512</td>
</tr>
<tr>
<td>24</td>
<td>8.659</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>9.512</td>
</tr>
<tr>
<td>25</td>
<td>8.659</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>9.512</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.112</td>
<td>rstn_r_s4/Q</td>
<td>apple_memory/a2mem_if_BACKGROUND_COLOR_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.189</td>
<td>1.248</td>
</tr>
<tr>
<td>2</td>
<td>1.112</td>
<td>rstn_r_s4/Q</td>
<td>apple_memory/a2mem_if_BACKGROUND_COLOR_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.189</td>
<td>1.248</td>
</tr>
<tr>
<td>3</td>
<td>1.112</td>
<td>rstn_r_s4/Q</td>
<td>apple_memory/a2mem_if_TEXT_COLOR_0_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.189</td>
<td>1.248</td>
</tr>
<tr>
<td>4</td>
<td>1.112</td>
<td>rstn_r_s4/Q</td>
<td>apple_memory/a2mem_if_TEXT_COLOR_2_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.189</td>
<td>1.248</td>
</tr>
<tr>
<td>5</td>
<td>1.114</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/gpu_pdata_r_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>1.258</td>
</tr>
<tr>
<td>6</td>
<td>1.114</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/gpu_load_pc_r_15_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>1.258</td>
</tr>
<tr>
<td>7</td>
<td>1.114</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/vol_size_r[1]_23_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>1.258</td>
</tr>
<tr>
<td>8</td>
<td>1.114</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/vol_size_r[1]_30_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>1.258</td>
</tr>
<tr>
<td>9</td>
<td>1.114</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/vol_size_r[0]_15_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>1.258</td>
</tr>
<tr>
<td>10</td>
<td>1.114</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/scratch_r_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.193</td>
<td>1.254</td>
</tr>
<tr>
<td>11</td>
<td>1.114</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/vol_size_r[1]_15_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.193</td>
<td>1.254</td>
</tr>
<tr>
<td>12</td>
<td>1.114</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/vol_size_r[0]_31_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.193</td>
<td>1.254</td>
</tr>
<tr>
<td>13</td>
<td>1.114</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/scratch_r_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.193</td>
<td>1.254</td>
</tr>
<tr>
<td>14</td>
<td>1.117</td>
<td>rstn_r_s4/Q</td>
<td>apple_memory/a2mem_if_BACKGROUND_COLOR_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.189</td>
<td>1.253</td>
</tr>
<tr>
<td>15</td>
<td>1.117</td>
<td>rstn_r_s4/Q</td>
<td>apple_memory/a2mem_if_TEXT_COLOR_1_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.189</td>
<td>1.253</td>
</tr>
<tr>
<td>16</td>
<td>1.119</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/vol_size_r[0]_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>1.263</td>
</tr>
<tr>
<td>17</td>
<td>1.119</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/slot_card_r_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>1.263</td>
</tr>
<tr>
<td>18</td>
<td>1.119</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/gpu_vaddr_r_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.193</td>
<td>1.259</td>
</tr>
<tr>
<td>19</td>
<td>1.119</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/vol_size_r[1]_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.193</td>
<td>1.259</td>
</tr>
<tr>
<td>20</td>
<td>1.119</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/vol_size_r[0]_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.193</td>
<td>1.259</td>
</tr>
<tr>
<td>21</td>
<td>1.121</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/gpu_raddr_r_9_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.193</td>
<td>1.261</td>
</tr>
<tr>
<td>22</td>
<td>1.121</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/gpu_vaddr_r_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.193</td>
<td>1.261</td>
</tr>
<tr>
<td>23</td>
<td>1.121</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/vol_size_r[1]_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.193</td>
<td>1.261</td>
</tr>
<tr>
<td>24</td>
<td>1.121</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/gpu_pause_r_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>1.265</td>
</tr>
<tr>
<td>25</td>
<td>1.121</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/vol_size_r[1]_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>1.265</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.009</td>
<td>5.009</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>4.009</td>
<td>5.009</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>4.009</td>
<td>5.009</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>4.009</td>
<td>5.009</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s</td>
</tr>
<tr>
<td>5</td>
<td>4.010</td>
<td>5.010</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_0_s</td>
</tr>
<tr>
<td>6</td>
<td>4.010</td>
<td>5.010</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
<tr>
<td>7</td>
<td>4.010</td>
<td>5.010</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
<tr>
<td>8</td>
<td>4.010</td>
<td>5.010</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s</td>
</tr>
<tr>
<td>9</td>
<td>4.015</td>
<td>5.015</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_1_s</td>
</tr>
<tr>
<td>10</td>
<td>4.015</td>
<td>5.015</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/n2592_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C56[1][B]</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R45C56[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/cy_gray_sync1_7_s0/Q</td>
</tr>
<tr>
<td>4.114</td>
<td>1.633</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C33[2][B]</td>
<td>u_ddr3_fb/cy_sync1_7_s0/I2</td>
</tr>
<tr>
<td>4.631</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R42C33[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/cy_sync1_7_s0/F</td>
</tr>
<tr>
<td>5.906</td>
<td>1.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C58[2][A]</td>
<td>u_ddr3_fb/cy_sync1_5_s2/I0</td>
</tr>
<tr>
<td>6.367</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R42C58[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/cy_sync1_5_s2/F</td>
</tr>
<tr>
<td>7.967</td>
<td>1.600</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C32[1][A]</td>
<td>u_ddr3_fb/fb_line_x1_4_s/I0</td>
</tr>
<tr>
<td>8.698</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R42C32[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/fb_line_x1_4_s/SUM</td>
</tr>
<tr>
<td>8.858</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C31[2][B]</td>
<td>u_ddr3_fb/n2484_s4/I2</td>
</tr>
<tr>
<td>9.384</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R42C31[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2484_s4/F</td>
</tr>
<tr>
<td>9.879</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[1][A]</td>
<td>u_ddr3_fb/n2481_s3/I1</td>
</tr>
<tr>
<td>10.406</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C32[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2481_s3/F</td>
</tr>
<tr>
<td>10.411</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[0][B]</td>
<td>u_ddr3_fb/n6269_s8/I3</td>
</tr>
<tr>
<td>10.673</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s8/F</td>
</tr>
<tr>
<td>10.811</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[2][B]</td>
<td>u_ddr3_fb/n6269_s4/I3</td>
</tr>
<tr>
<td>11.337</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s4/F</td>
</tr>
<tr>
<td>11.339</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[3][B]</td>
<td>u_ddr3_fb/n6269_s1/I2</td>
</tr>
<tr>
<td>11.837</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s1/F</td>
</tr>
<tr>
<td>12.029</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[0][A]</td>
<td>u_ddr3_fb/fetch_target_line_8_s3/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R43C34[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/fetch_target_line_8_s3/F</td>
</tr>
<tr>
<td>14.554</td>
<td>1.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R47[19][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/n2592_s/CE[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.579</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R47[19][B]</td>
<td>u_ddr3_fb/n2592_s/CLK[0]</td>
</tr>
<tr>
<td>15.166</td>
<td>-0.413</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R47[19][B]</td>
<td>u_ddr3_fb/n2592_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.574, 36.722%; route: 7.499, 60.207%; tC2Q: 0.382, 3.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/fetch_target_line_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C56[1][B]</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R45C56[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/cy_gray_sync1_7_s0/Q</td>
</tr>
<tr>
<td>4.114</td>
<td>1.633</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C33[2][B]</td>
<td>u_ddr3_fb/cy_sync1_7_s0/I2</td>
</tr>
<tr>
<td>4.631</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R42C33[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/cy_sync1_7_s0/F</td>
</tr>
<tr>
<td>5.906</td>
<td>1.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C58[2][A]</td>
<td>u_ddr3_fb/cy_sync1_5_s2/I0</td>
</tr>
<tr>
<td>6.367</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R42C58[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/cy_sync1_5_s2/F</td>
</tr>
<tr>
<td>7.967</td>
<td>1.600</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C32[1][A]</td>
<td>u_ddr3_fb/fb_line_x1_4_s/I0</td>
</tr>
<tr>
<td>8.698</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R42C32[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/fb_line_x1_4_s/SUM</td>
</tr>
<tr>
<td>8.858</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C31[2][B]</td>
<td>u_ddr3_fb/n2484_s4/I2</td>
</tr>
<tr>
<td>9.384</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R42C31[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2484_s4/F</td>
</tr>
<tr>
<td>9.879</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[1][A]</td>
<td>u_ddr3_fb/n2481_s3/I1</td>
</tr>
<tr>
<td>10.406</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C32[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2481_s3/F</td>
</tr>
<tr>
<td>10.411</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[0][B]</td>
<td>u_ddr3_fb/n6269_s8/I3</td>
</tr>
<tr>
<td>10.673</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s8/F</td>
</tr>
<tr>
<td>10.811</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[2][B]</td>
<td>u_ddr3_fb/n6269_s4/I3</td>
</tr>
<tr>
<td>11.337</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s4/F</td>
</tr>
<tr>
<td>11.339</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[3][B]</td>
<td>u_ddr3_fb/n6269_s1/I2</td>
</tr>
<tr>
<td>11.837</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s1/F</td>
</tr>
<tr>
<td>12.029</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[0][A]</td>
<td>u_ddr3_fb/fetch_target_line_8_s3/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R43C34[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/fetch_target_line_8_s3/F</td>
</tr>
<tr>
<td>14.174</td>
<td>1.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C58[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/fetch_target_line_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.569</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C58[1][A]</td>
<td>u_ddr3_fb/fetch_target_line_0_s0/CLK</td>
</tr>
<tr>
<td>15.258</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C58[1][A]</td>
<td>u_ddr3_fb/fetch_target_line_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.574, 37.878%; route: 7.119, 58.954%; tC2Q: 0.382, 3.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.268</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/fetch_target_line_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C56[1][B]</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R45C56[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/cy_gray_sync1_7_s0/Q</td>
</tr>
<tr>
<td>4.114</td>
<td>1.633</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C33[2][B]</td>
<td>u_ddr3_fb/cy_sync1_7_s0/I2</td>
</tr>
<tr>
<td>4.631</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R42C33[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/cy_sync1_7_s0/F</td>
</tr>
<tr>
<td>5.906</td>
<td>1.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C58[2][A]</td>
<td>u_ddr3_fb/cy_sync1_5_s2/I0</td>
</tr>
<tr>
<td>6.367</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R42C58[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/cy_sync1_5_s2/F</td>
</tr>
<tr>
<td>7.967</td>
<td>1.600</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C32[1][A]</td>
<td>u_ddr3_fb/fb_line_x1_4_s/I0</td>
</tr>
<tr>
<td>8.698</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R42C32[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/fb_line_x1_4_s/SUM</td>
</tr>
<tr>
<td>8.858</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C31[2][B]</td>
<td>u_ddr3_fb/n2484_s4/I2</td>
</tr>
<tr>
<td>9.384</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R42C31[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2484_s4/F</td>
</tr>
<tr>
<td>9.879</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[1][A]</td>
<td>u_ddr3_fb/n2481_s3/I1</td>
</tr>
<tr>
<td>10.406</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C32[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2481_s3/F</td>
</tr>
<tr>
<td>10.411</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[0][B]</td>
<td>u_ddr3_fb/n6269_s8/I3</td>
</tr>
<tr>
<td>10.673</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s8/F</td>
</tr>
<tr>
<td>10.811</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[2][B]</td>
<td>u_ddr3_fb/n6269_s4/I3</td>
</tr>
<tr>
<td>11.337</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s4/F</td>
</tr>
<tr>
<td>11.339</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[3][B]</td>
<td>u_ddr3_fb/n6269_s1/I2</td>
</tr>
<tr>
<td>11.837</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s1/F</td>
</tr>
<tr>
<td>12.029</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[0][A]</td>
<td>u_ddr3_fb/fetch_target_line_8_s3/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R43C34[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/fetch_target_line_8_s3/F</td>
</tr>
<tr>
<td>13.564</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C29[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/fetch_target_line_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.579</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C29[1][A]</td>
<td>u_ddr3_fb/fetch_target_line_1_s0/CLK</td>
</tr>
<tr>
<td>15.268</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C29[1][A]</td>
<td>u_ddr3_fb/fetch_target_line_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.574, 39.893%; route: 6.509, 56.771%; tC2Q: 0.382, 3.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[14]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR54[B]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>2.467</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>IOR54[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>6.488</td>
<td>4.021</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C72[1][B]</td>
<td>apple_speaker/n14_s2/I2</td>
</tr>
<tr>
<td>7.004</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R34C72[1][B]</td>
<td style=" background: #97FFFF;">apple_speaker/n14_s2/F</td>
</tr>
<tr>
<td>7.633</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C76[3][B]</td>
<td>slotmaker/slot_if.slot_2_s4/I0</td>
</tr>
<tr>
<td>8.131</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R35C76[3][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s4/F</td>
</tr>
<tr>
<td>10.148</td>
<td>2.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C119[2][B]</td>
<td>slotmaker/slot_if.slot_1_s3/I2</td>
</tr>
<tr>
<td>10.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R34C119[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_1_s3/F</td>
</tr>
<tr>
<td>11.922</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C95[0][B]</td>
<td>supersprite/n58_s1/I1</td>
</tr>
<tr>
<td>12.383</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R35C95[0][B]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>13.618</td>
<td>1.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C96[0][B]</td>
<td>supersprite/ssp_psg/n718_s3/I2</td>
</tr>
<tr>
<td>13.881</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R67C96[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s3/F</td>
</tr>
<tr>
<td>14.873</td>
<td>0.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][B]</td>
<td>supersprite/ssp_psg/n2404_s1/I1</td>
</tr>
<tr>
<td>15.399</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R70C107[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s1/F</td>
</tr>
<tr>
<td>15.576</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C107[0][A]</td>
<td>supersprite/ssp_psg/n2452_s1/I3</td>
</tr>
<tr>
<td>15.838</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R71C107[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2452_s1/F</td>
</tr>
<tr>
<td>18.576</td>
<td>2.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C102[0][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[14]_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C102[0][A]</td>
<td>supersprite/ssp_psg/ymreg[14]_6_s0/CLK</td>
</tr>
<tr>
<td>20.297</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C102[0][A]</td>
<td>supersprite/ssp_psg/ymreg[14]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.043, 18.466%; route: 13.066, 79.304%; tC2Q: 0.368, 2.230%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.741</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[15]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR54[B]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>2.467</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>IOR54[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>6.488</td>
<td>4.021</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C72[1][B]</td>
<td>apple_speaker/n14_s2/I2</td>
</tr>
<tr>
<td>7.004</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R34C72[1][B]</td>
<td style=" background: #97FFFF;">apple_speaker/n14_s2/F</td>
</tr>
<tr>
<td>7.633</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C76[3][B]</td>
<td>slotmaker/slot_if.slot_2_s4/I0</td>
</tr>
<tr>
<td>8.131</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R35C76[3][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s4/F</td>
</tr>
<tr>
<td>10.148</td>
<td>2.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C119[2][B]</td>
<td>slotmaker/slot_if.slot_1_s3/I2</td>
</tr>
<tr>
<td>10.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R34C119[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_1_s3/F</td>
</tr>
<tr>
<td>11.922</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C95[0][B]</td>
<td>supersprite/n58_s1/I1</td>
</tr>
<tr>
<td>12.383</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R35C95[0][B]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>13.618</td>
<td>1.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C96[0][B]</td>
<td>supersprite/ssp_psg/n718_s3/I2</td>
</tr>
<tr>
<td>13.881</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R67C96[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s3/F</td>
</tr>
<tr>
<td>14.873</td>
<td>0.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][B]</td>
<td>supersprite/ssp_psg/n2404_s1/I1</td>
</tr>
<tr>
<td>15.399</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R70C107[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s1/F</td>
</tr>
<tr>
<td>15.576</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C107[3][A]</td>
<td>supersprite/ssp_psg/n2460_s0/I3</td>
</tr>
<tr>
<td>16.097</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R71C107[3][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2460_s0/F</td>
</tr>
<tr>
<td>18.566</td>
<td>2.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C105[0][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[15]_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C105[0][B]</td>
<td>supersprite/ssp_psg/ymreg[15]_7_s0/CLK</td>
</tr>
<tr>
<td>20.307</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C105[0][B]</td>
<td>supersprite/ssp_psg/ymreg[15]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.301, 20.049%; route: 12.798, 77.720%; tC2Q: 0.368, 2.232%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.268</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/fetch_write_x_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C56[1][B]</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R45C56[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/cy_gray_sync1_7_s0/Q</td>
</tr>
<tr>
<td>4.114</td>
<td>1.633</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C33[2][B]</td>
<td>u_ddr3_fb/cy_sync1_7_s0/I2</td>
</tr>
<tr>
<td>4.631</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R42C33[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/cy_sync1_7_s0/F</td>
</tr>
<tr>
<td>5.906</td>
<td>1.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C58[2][A]</td>
<td>u_ddr3_fb/cy_sync1_5_s2/I0</td>
</tr>
<tr>
<td>6.367</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R42C58[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/cy_sync1_5_s2/F</td>
</tr>
<tr>
<td>7.967</td>
<td>1.600</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C32[1][A]</td>
<td>u_ddr3_fb/fb_line_x1_4_s/I0</td>
</tr>
<tr>
<td>8.698</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R42C32[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/fb_line_x1_4_s/SUM</td>
</tr>
<tr>
<td>8.858</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C31[2][B]</td>
<td>u_ddr3_fb/n2484_s4/I2</td>
</tr>
<tr>
<td>9.384</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R42C31[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2484_s4/F</td>
</tr>
<tr>
<td>9.879</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[1][A]</td>
<td>u_ddr3_fb/n2481_s3/I1</td>
</tr>
<tr>
<td>10.406</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C32[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2481_s3/F</td>
</tr>
<tr>
<td>10.411</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[0][B]</td>
<td>u_ddr3_fb/n6269_s8/I3</td>
</tr>
<tr>
<td>10.673</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s8/F</td>
</tr>
<tr>
<td>10.811</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[2][B]</td>
<td>u_ddr3_fb/n6269_s4/I3</td>
</tr>
<tr>
<td>11.337</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s4/F</td>
</tr>
<tr>
<td>11.339</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[3][B]</td>
<td>u_ddr3_fb/n6269_s1/I2</td>
</tr>
<tr>
<td>11.837</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s1/F</td>
</tr>
<tr>
<td>12.029</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[0][A]</td>
<td>u_ddr3_fb/fetch_target_line_8_s3/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R43C34[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/fetch_target_line_8_s3/F</td>
</tr>
<tr>
<td>12.994</td>
<td>0.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[0][B]</td>
<td>u_ddr3_fb/fetch_write_x_9_s4/I1</td>
</tr>
<tr>
<td>13.257</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R43C37[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/fetch_write_x_9_s4/F</td>
</tr>
<tr>
<td>13.397</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[2][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/fetch_write_x_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.579</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[2][B]</td>
<td>u_ddr3_fb/fetch_write_x_2_s1/CLK</td>
</tr>
<tr>
<td>15.268</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C37[2][B]</td>
<td>u_ddr3_fb/fetch_write_x_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.836, 42.808%; route: 6.079, 53.806%; tC2Q: 0.382, 3.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.268</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/fetch_write_x_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C56[1][B]</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R45C56[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/cy_gray_sync1_7_s0/Q</td>
</tr>
<tr>
<td>4.114</td>
<td>1.633</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C33[2][B]</td>
<td>u_ddr3_fb/cy_sync1_7_s0/I2</td>
</tr>
<tr>
<td>4.631</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R42C33[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/cy_sync1_7_s0/F</td>
</tr>
<tr>
<td>5.906</td>
<td>1.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C58[2][A]</td>
<td>u_ddr3_fb/cy_sync1_5_s2/I0</td>
</tr>
<tr>
<td>6.367</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R42C58[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/cy_sync1_5_s2/F</td>
</tr>
<tr>
<td>7.967</td>
<td>1.600</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C32[1][A]</td>
<td>u_ddr3_fb/fb_line_x1_4_s/I0</td>
</tr>
<tr>
<td>8.698</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R42C32[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/fb_line_x1_4_s/SUM</td>
</tr>
<tr>
<td>8.858</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C31[2][B]</td>
<td>u_ddr3_fb/n2484_s4/I2</td>
</tr>
<tr>
<td>9.384</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R42C31[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2484_s4/F</td>
</tr>
<tr>
<td>9.879</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[1][A]</td>
<td>u_ddr3_fb/n2481_s3/I1</td>
</tr>
<tr>
<td>10.406</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C32[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2481_s3/F</td>
</tr>
<tr>
<td>10.411</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[0][B]</td>
<td>u_ddr3_fb/n6269_s8/I3</td>
</tr>
<tr>
<td>10.673</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s8/F</td>
</tr>
<tr>
<td>10.811</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[2][B]</td>
<td>u_ddr3_fb/n6269_s4/I3</td>
</tr>
<tr>
<td>11.337</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s4/F</td>
</tr>
<tr>
<td>11.339</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[3][B]</td>
<td>u_ddr3_fb/n6269_s1/I2</td>
</tr>
<tr>
<td>11.837</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s1/F</td>
</tr>
<tr>
<td>12.029</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[0][A]</td>
<td>u_ddr3_fb/fetch_target_line_8_s3/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R43C34[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/fetch_target_line_8_s3/F</td>
</tr>
<tr>
<td>12.994</td>
<td>0.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[0][B]</td>
<td>u_ddr3_fb/fetch_write_x_9_s4/I1</td>
</tr>
<tr>
<td>13.257</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R43C37[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/fetch_write_x_9_s4/F</td>
</tr>
<tr>
<td>13.397</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/fetch_write_x_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.579</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[2][A]</td>
<td>u_ddr3_fb/fetch_write_x_3_s1/CLK</td>
</tr>
<tr>
<td>15.268</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C37[2][A]</td>
<td>u_ddr3_fb/fetch_write_x_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.836, 42.808%; route: 6.079, 53.806%; tC2Q: 0.382, 3.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.268</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/fetch_write_x_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C56[1][B]</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R45C56[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/cy_gray_sync1_7_s0/Q</td>
</tr>
<tr>
<td>4.114</td>
<td>1.633</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C33[2][B]</td>
<td>u_ddr3_fb/cy_sync1_7_s0/I2</td>
</tr>
<tr>
<td>4.631</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R42C33[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/cy_sync1_7_s0/F</td>
</tr>
<tr>
<td>5.906</td>
<td>1.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C58[2][A]</td>
<td>u_ddr3_fb/cy_sync1_5_s2/I0</td>
</tr>
<tr>
<td>6.367</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R42C58[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/cy_sync1_5_s2/F</td>
</tr>
<tr>
<td>7.967</td>
<td>1.600</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C32[1][A]</td>
<td>u_ddr3_fb/fb_line_x1_4_s/I0</td>
</tr>
<tr>
<td>8.698</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R42C32[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/fb_line_x1_4_s/SUM</td>
</tr>
<tr>
<td>8.858</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C31[2][B]</td>
<td>u_ddr3_fb/n2484_s4/I2</td>
</tr>
<tr>
<td>9.384</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R42C31[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2484_s4/F</td>
</tr>
<tr>
<td>9.879</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[1][A]</td>
<td>u_ddr3_fb/n2481_s3/I1</td>
</tr>
<tr>
<td>10.406</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C32[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2481_s3/F</td>
</tr>
<tr>
<td>10.411</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[0][B]</td>
<td>u_ddr3_fb/n6269_s8/I3</td>
</tr>
<tr>
<td>10.673</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s8/F</td>
</tr>
<tr>
<td>10.811</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[2][B]</td>
<td>u_ddr3_fb/n6269_s4/I3</td>
</tr>
<tr>
<td>11.337</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s4/F</td>
</tr>
<tr>
<td>11.339</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[3][B]</td>
<td>u_ddr3_fb/n6269_s1/I2</td>
</tr>
<tr>
<td>11.837</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s1/F</td>
</tr>
<tr>
<td>12.029</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[0][A]</td>
<td>u_ddr3_fb/fetch_target_line_8_s3/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R43C34[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/fetch_target_line_8_s3/F</td>
</tr>
<tr>
<td>12.994</td>
<td>0.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[0][B]</td>
<td>u_ddr3_fb/fetch_write_x_9_s4/I1</td>
</tr>
<tr>
<td>13.257</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R43C37[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/fetch_write_x_9_s4/F</td>
</tr>
<tr>
<td>13.397</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[3][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/fetch_write_x_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.579</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[3][A]</td>
<td>u_ddr3_fb/fetch_write_x_5_s1/CLK</td>
</tr>
<tr>
<td>15.268</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C37[3][A]</td>
<td>u_ddr3_fb/fetch_write_x_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.836, 42.808%; route: 6.079, 53.806%; tC2Q: 0.382, 3.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.268</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/fetch_write_x_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C56[1][B]</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R45C56[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/cy_gray_sync1_7_s0/Q</td>
</tr>
<tr>
<td>4.114</td>
<td>1.633</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C33[2][B]</td>
<td>u_ddr3_fb/cy_sync1_7_s0/I2</td>
</tr>
<tr>
<td>4.631</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R42C33[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/cy_sync1_7_s0/F</td>
</tr>
<tr>
<td>5.906</td>
<td>1.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C58[2][A]</td>
<td>u_ddr3_fb/cy_sync1_5_s2/I0</td>
</tr>
<tr>
<td>6.367</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R42C58[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/cy_sync1_5_s2/F</td>
</tr>
<tr>
<td>7.967</td>
<td>1.600</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C32[1][A]</td>
<td>u_ddr3_fb/fb_line_x1_4_s/I0</td>
</tr>
<tr>
<td>8.698</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R42C32[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/fb_line_x1_4_s/SUM</td>
</tr>
<tr>
<td>8.858</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C31[2][B]</td>
<td>u_ddr3_fb/n2484_s4/I2</td>
</tr>
<tr>
<td>9.384</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R42C31[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2484_s4/F</td>
</tr>
<tr>
<td>9.879</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[1][A]</td>
<td>u_ddr3_fb/n2481_s3/I1</td>
</tr>
<tr>
<td>10.406</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C32[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2481_s3/F</td>
</tr>
<tr>
<td>10.411</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[0][B]</td>
<td>u_ddr3_fb/n6269_s8/I3</td>
</tr>
<tr>
<td>10.673</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s8/F</td>
</tr>
<tr>
<td>10.811</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[2][B]</td>
<td>u_ddr3_fb/n6269_s4/I3</td>
</tr>
<tr>
<td>11.337</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s4/F</td>
</tr>
<tr>
<td>11.339</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[3][B]</td>
<td>u_ddr3_fb/n6269_s1/I2</td>
</tr>
<tr>
<td>11.837</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s1/F</td>
</tr>
<tr>
<td>12.029</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[0][A]</td>
<td>u_ddr3_fb/fetch_target_line_8_s3/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R43C34[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/fetch_target_line_8_s3/F</td>
</tr>
<tr>
<td>12.994</td>
<td>0.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[0][B]</td>
<td>u_ddr3_fb/fetch_write_x_9_s4/I1</td>
</tr>
<tr>
<td>13.257</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R43C37[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/fetch_write_x_9_s4/F</td>
</tr>
<tr>
<td>13.397</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/fetch_write_x_8_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.579</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[1][A]</td>
<td>u_ddr3_fb/fetch_write_x_8_s1/CLK</td>
</tr>
<tr>
<td>15.268</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C37[1][A]</td>
<td>u_ddr3_fb/fetch_write_x_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.836, 42.808%; route: 6.079, 53.806%; tC2Q: 0.382, 3.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.268</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/fetch_write_x_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C56[1][B]</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R45C56[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/cy_gray_sync1_7_s0/Q</td>
</tr>
<tr>
<td>4.114</td>
<td>1.633</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C33[2][B]</td>
<td>u_ddr3_fb/cy_sync1_7_s0/I2</td>
</tr>
<tr>
<td>4.631</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R42C33[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/cy_sync1_7_s0/F</td>
</tr>
<tr>
<td>5.906</td>
<td>1.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C58[2][A]</td>
<td>u_ddr3_fb/cy_sync1_5_s2/I0</td>
</tr>
<tr>
<td>6.367</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R42C58[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/cy_sync1_5_s2/F</td>
</tr>
<tr>
<td>7.967</td>
<td>1.600</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C32[1][A]</td>
<td>u_ddr3_fb/fb_line_x1_4_s/I0</td>
</tr>
<tr>
<td>8.698</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R42C32[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/fb_line_x1_4_s/SUM</td>
</tr>
<tr>
<td>8.858</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C31[2][B]</td>
<td>u_ddr3_fb/n2484_s4/I2</td>
</tr>
<tr>
<td>9.384</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R42C31[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2484_s4/F</td>
</tr>
<tr>
<td>9.879</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[1][A]</td>
<td>u_ddr3_fb/n2481_s3/I1</td>
</tr>
<tr>
<td>10.406</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C32[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2481_s3/F</td>
</tr>
<tr>
<td>10.411</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[0][B]</td>
<td>u_ddr3_fb/n6269_s8/I3</td>
</tr>
<tr>
<td>10.673</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s8/F</td>
</tr>
<tr>
<td>10.811</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[2][B]</td>
<td>u_ddr3_fb/n6269_s4/I3</td>
</tr>
<tr>
<td>11.337</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s4/F</td>
</tr>
<tr>
<td>11.339</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[3][B]</td>
<td>u_ddr3_fb/n6269_s1/I2</td>
</tr>
<tr>
<td>11.837</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s1/F</td>
</tr>
<tr>
<td>12.029</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[0][A]</td>
<td>u_ddr3_fb/fetch_target_line_8_s3/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R43C34[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/fetch_target_line_8_s3/F</td>
</tr>
<tr>
<td>12.994</td>
<td>0.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[0][B]</td>
<td>u_ddr3_fb/fetch_write_x_9_s4/I1</td>
</tr>
<tr>
<td>13.257</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R43C37[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/fetch_write_x_9_s4/F</td>
</tr>
<tr>
<td>13.397</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/fetch_write_x_9_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.579</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[1][B]</td>
<td>u_ddr3_fb/fetch_write_x_9_s1/CLK</td>
</tr>
<tr>
<td>15.268</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C37[1][B]</td>
<td>u_ddr3_fb/fetch_write_x_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.836, 42.808%; route: 6.079, 53.806%; tC2Q: 0.382, 3.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.909</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/fetch_target_line_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C56[1][B]</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R45C56[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/cy_gray_sync1_7_s0/Q</td>
</tr>
<tr>
<td>4.114</td>
<td>1.633</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C33[2][B]</td>
<td>u_ddr3_fb/cy_sync1_7_s0/I2</td>
</tr>
<tr>
<td>4.631</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R42C33[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/cy_sync1_7_s0/F</td>
</tr>
<tr>
<td>5.906</td>
<td>1.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C58[2][A]</td>
<td>u_ddr3_fb/cy_sync1_5_s2/I0</td>
</tr>
<tr>
<td>6.367</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R42C58[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/cy_sync1_5_s2/F</td>
</tr>
<tr>
<td>7.967</td>
<td>1.600</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C32[1][A]</td>
<td>u_ddr3_fb/fb_line_x1_4_s/I0</td>
</tr>
<tr>
<td>8.698</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R42C32[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/fb_line_x1_4_s/SUM</td>
</tr>
<tr>
<td>8.858</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C31[2][B]</td>
<td>u_ddr3_fb/n2484_s4/I2</td>
</tr>
<tr>
<td>9.384</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R42C31[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2484_s4/F</td>
</tr>
<tr>
<td>9.879</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[1][A]</td>
<td>u_ddr3_fb/n2481_s3/I1</td>
</tr>
<tr>
<td>10.406</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C32[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2481_s3/F</td>
</tr>
<tr>
<td>10.411</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[0][B]</td>
<td>u_ddr3_fb/n6269_s8/I3</td>
</tr>
<tr>
<td>10.673</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s8/F</td>
</tr>
<tr>
<td>10.811</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[2][B]</td>
<td>u_ddr3_fb/n6269_s4/I3</td>
</tr>
<tr>
<td>11.337</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s4/F</td>
</tr>
<tr>
<td>11.339</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[3][B]</td>
<td>u_ddr3_fb/n6269_s1/I2</td>
</tr>
<tr>
<td>11.837</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s1/F</td>
</tr>
<tr>
<td>12.029</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[0][A]</td>
<td>u_ddr3_fb/fetch_target_line_8_s3/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R43C34[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/fetch_target_line_8_s3/F</td>
</tr>
<tr>
<td>13.349</td>
<td>0.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C30[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/fetch_target_line_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.569</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C30[0][A]</td>
<td>u_ddr3_fb/fetch_target_line_2_s0/CLK</td>
</tr>
<tr>
<td>15.258</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C30[0][A]</td>
<td>u_ddr3_fb/fetch_target_line_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.574, 40.656%; route: 6.294, 55.944%; tC2Q: 0.382, 3.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.909</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/fetch_target_line_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C56[1][B]</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R45C56[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/cy_gray_sync1_7_s0/Q</td>
</tr>
<tr>
<td>4.114</td>
<td>1.633</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C33[2][B]</td>
<td>u_ddr3_fb/cy_sync1_7_s0/I2</td>
</tr>
<tr>
<td>4.631</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R42C33[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/cy_sync1_7_s0/F</td>
</tr>
<tr>
<td>5.906</td>
<td>1.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C58[2][A]</td>
<td>u_ddr3_fb/cy_sync1_5_s2/I0</td>
</tr>
<tr>
<td>6.367</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R42C58[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/cy_sync1_5_s2/F</td>
</tr>
<tr>
<td>7.967</td>
<td>1.600</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C32[1][A]</td>
<td>u_ddr3_fb/fb_line_x1_4_s/I0</td>
</tr>
<tr>
<td>8.698</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R42C32[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/fb_line_x1_4_s/SUM</td>
</tr>
<tr>
<td>8.858</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C31[2][B]</td>
<td>u_ddr3_fb/n2484_s4/I2</td>
</tr>
<tr>
<td>9.384</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R42C31[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2484_s4/F</td>
</tr>
<tr>
<td>9.879</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[1][A]</td>
<td>u_ddr3_fb/n2481_s3/I1</td>
</tr>
<tr>
<td>10.406</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C32[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2481_s3/F</td>
</tr>
<tr>
<td>10.411</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[0][B]</td>
<td>u_ddr3_fb/n6269_s8/I3</td>
</tr>
<tr>
<td>10.673</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s8/F</td>
</tr>
<tr>
<td>10.811</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[2][B]</td>
<td>u_ddr3_fb/n6269_s4/I3</td>
</tr>
<tr>
<td>11.337</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s4/F</td>
</tr>
<tr>
<td>11.339</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[3][B]</td>
<td>u_ddr3_fb/n6269_s1/I2</td>
</tr>
<tr>
<td>11.837</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s1/F</td>
</tr>
<tr>
<td>12.029</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[0][A]</td>
<td>u_ddr3_fb/fetch_target_line_8_s3/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R43C34[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/fetch_target_line_8_s3/F</td>
</tr>
<tr>
<td>13.349</td>
<td>0.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C30[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/fetch_target_line_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.569</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C30[0][B]</td>
<td>u_ddr3_fb/fetch_target_line_5_s0/CLK</td>
</tr>
<tr>
<td>15.258</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C30[0][B]</td>
<td>u_ddr3_fb/fetch_target_line_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.574, 40.656%; route: 6.294, 55.944%; tC2Q: 0.382, 3.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.909</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/fetch_target_line_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C56[1][B]</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R45C56[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/cy_gray_sync1_7_s0/Q</td>
</tr>
<tr>
<td>4.114</td>
<td>1.633</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C33[2][B]</td>
<td>u_ddr3_fb/cy_sync1_7_s0/I2</td>
</tr>
<tr>
<td>4.631</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R42C33[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/cy_sync1_7_s0/F</td>
</tr>
<tr>
<td>5.906</td>
<td>1.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C58[2][A]</td>
<td>u_ddr3_fb/cy_sync1_5_s2/I0</td>
</tr>
<tr>
<td>6.367</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R42C58[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/cy_sync1_5_s2/F</td>
</tr>
<tr>
<td>7.967</td>
<td>1.600</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C32[1][A]</td>
<td>u_ddr3_fb/fb_line_x1_4_s/I0</td>
</tr>
<tr>
<td>8.698</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R42C32[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/fb_line_x1_4_s/SUM</td>
</tr>
<tr>
<td>8.858</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C31[2][B]</td>
<td>u_ddr3_fb/n2484_s4/I2</td>
</tr>
<tr>
<td>9.384</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R42C31[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2484_s4/F</td>
</tr>
<tr>
<td>9.879</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[1][A]</td>
<td>u_ddr3_fb/n2481_s3/I1</td>
</tr>
<tr>
<td>10.406</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C32[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2481_s3/F</td>
</tr>
<tr>
<td>10.411</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[0][B]</td>
<td>u_ddr3_fb/n6269_s8/I3</td>
</tr>
<tr>
<td>10.673</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s8/F</td>
</tr>
<tr>
<td>10.811</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[2][B]</td>
<td>u_ddr3_fb/n6269_s4/I3</td>
</tr>
<tr>
<td>11.337</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s4/F</td>
</tr>
<tr>
<td>11.339</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[3][B]</td>
<td>u_ddr3_fb/n6269_s1/I2</td>
</tr>
<tr>
<td>11.837</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s1/F</td>
</tr>
<tr>
<td>12.029</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[0][A]</td>
<td>u_ddr3_fb/fetch_target_line_8_s3/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R43C34[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/fetch_target_line_8_s3/F</td>
</tr>
<tr>
<td>13.349</td>
<td>0.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C30[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/fetch_target_line_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.569</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C30[1][B]</td>
<td>u_ddr3_fb/fetch_target_line_7_s0/CLK</td>
</tr>
<tr>
<td>15.258</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C30[1][B]</td>
<td>u_ddr3_fb/fetch_target_line_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.574, 40.656%; route: 6.294, 55.944%; tC2Q: 0.382, 3.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.909</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/fetch_target_line_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C56[1][B]</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R45C56[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/cy_gray_sync1_7_s0/Q</td>
</tr>
<tr>
<td>4.114</td>
<td>1.633</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C33[2][B]</td>
<td>u_ddr3_fb/cy_sync1_7_s0/I2</td>
</tr>
<tr>
<td>4.631</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R42C33[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/cy_sync1_7_s0/F</td>
</tr>
<tr>
<td>5.906</td>
<td>1.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C58[2][A]</td>
<td>u_ddr3_fb/cy_sync1_5_s2/I0</td>
</tr>
<tr>
<td>6.367</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R42C58[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/cy_sync1_5_s2/F</td>
</tr>
<tr>
<td>7.967</td>
<td>1.600</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C32[1][A]</td>
<td>u_ddr3_fb/fb_line_x1_4_s/I0</td>
</tr>
<tr>
<td>8.698</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R42C32[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/fb_line_x1_4_s/SUM</td>
</tr>
<tr>
<td>8.858</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C31[2][B]</td>
<td>u_ddr3_fb/n2484_s4/I2</td>
</tr>
<tr>
<td>9.384</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R42C31[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2484_s4/F</td>
</tr>
<tr>
<td>9.879</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[1][A]</td>
<td>u_ddr3_fb/n2481_s3/I1</td>
</tr>
<tr>
<td>10.406</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C32[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2481_s3/F</td>
</tr>
<tr>
<td>10.411</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[0][B]</td>
<td>u_ddr3_fb/n6269_s8/I3</td>
</tr>
<tr>
<td>10.673</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s8/F</td>
</tr>
<tr>
<td>10.811</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[2][B]</td>
<td>u_ddr3_fb/n6269_s4/I3</td>
</tr>
<tr>
<td>11.337</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s4/F</td>
</tr>
<tr>
<td>11.339</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[3][B]</td>
<td>u_ddr3_fb/n6269_s1/I2</td>
</tr>
<tr>
<td>11.837</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s1/F</td>
</tr>
<tr>
<td>12.029</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[0][A]</td>
<td>u_ddr3_fb/fetch_target_line_8_s3/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R43C34[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/fetch_target_line_8_s3/F</td>
</tr>
<tr>
<td>13.349</td>
<td>0.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C30[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/fetch_target_line_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.569</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C30[1][A]</td>
<td>u_ddr3_fb/fetch_target_line_8_s0/CLK</td>
</tr>
<tr>
<td>15.258</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C30[1][A]</td>
<td>u_ddr3_fb/fetch_target_line_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.574, 40.656%; route: 6.294, 55.944%; tC2Q: 0.382, 3.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.316</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[15]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR54[B]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>2.467</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>IOR54[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>6.488</td>
<td>4.021</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C72[1][B]</td>
<td>apple_speaker/n14_s2/I2</td>
</tr>
<tr>
<td>7.004</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R34C72[1][B]</td>
<td style=" background: #97FFFF;">apple_speaker/n14_s2/F</td>
</tr>
<tr>
<td>7.633</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C76[3][B]</td>
<td>slotmaker/slot_if.slot_2_s4/I0</td>
</tr>
<tr>
<td>8.131</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R35C76[3][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s4/F</td>
</tr>
<tr>
<td>10.148</td>
<td>2.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C119[2][B]</td>
<td>slotmaker/slot_if.slot_1_s3/I2</td>
</tr>
<tr>
<td>10.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R34C119[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_1_s3/F</td>
</tr>
<tr>
<td>11.922</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C95[0][B]</td>
<td>supersprite/n58_s1/I1</td>
</tr>
<tr>
<td>12.383</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R35C95[0][B]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>13.618</td>
<td>1.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C96[0][B]</td>
<td>supersprite/ssp_psg/n718_s3/I2</td>
</tr>
<tr>
<td>13.881</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R67C96[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s3/F</td>
</tr>
<tr>
<td>14.873</td>
<td>0.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][B]</td>
<td>supersprite/ssp_psg/n2404_s1/I1</td>
</tr>
<tr>
<td>15.399</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R70C107[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s1/F</td>
</tr>
<tr>
<td>15.576</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C107[3][A]</td>
<td>supersprite/ssp_psg/n2460_s0/I3</td>
</tr>
<tr>
<td>16.097</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R71C107[3][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2460_s0/F</td>
</tr>
<tr>
<td>18.316</td>
<td>2.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C102[2][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[15]_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C102[2][B]</td>
<td>supersprite/ssp_psg/ymreg[15]_6_s0/CLK</td>
</tr>
<tr>
<td>20.297</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C102[2][B]</td>
<td>supersprite/ssp_psg/ymreg[15]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.301, 20.358%; route: 12.548, 77.376%; tC2Q: 0.368, 2.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.249</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/fetch_target_line_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C56[1][B]</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R45C56[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/cy_gray_sync1_7_s0/Q</td>
</tr>
<tr>
<td>4.114</td>
<td>1.633</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C33[2][B]</td>
<td>u_ddr3_fb/cy_sync1_7_s0/I2</td>
</tr>
<tr>
<td>4.631</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R42C33[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/cy_sync1_7_s0/F</td>
</tr>
<tr>
<td>5.906</td>
<td>1.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C58[2][A]</td>
<td>u_ddr3_fb/cy_sync1_5_s2/I0</td>
</tr>
<tr>
<td>6.367</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R42C58[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/cy_sync1_5_s2/F</td>
</tr>
<tr>
<td>7.967</td>
<td>1.600</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C32[1][A]</td>
<td>u_ddr3_fb/fb_line_x1_4_s/I0</td>
</tr>
<tr>
<td>8.698</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R42C32[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/fb_line_x1_4_s/SUM</td>
</tr>
<tr>
<td>8.858</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C31[2][B]</td>
<td>u_ddr3_fb/n2484_s4/I2</td>
</tr>
<tr>
<td>9.384</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R42C31[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2484_s4/F</td>
</tr>
<tr>
<td>9.879</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[1][A]</td>
<td>u_ddr3_fb/n2481_s3/I1</td>
</tr>
<tr>
<td>10.406</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C32[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2481_s3/F</td>
</tr>
<tr>
<td>10.411</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[0][B]</td>
<td>u_ddr3_fb/n6269_s8/I3</td>
</tr>
<tr>
<td>10.673</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s8/F</td>
</tr>
<tr>
<td>10.811</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[2][B]</td>
<td>u_ddr3_fb/n6269_s4/I3</td>
</tr>
<tr>
<td>11.337</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s4/F</td>
</tr>
<tr>
<td>11.339</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[3][B]</td>
<td>u_ddr3_fb/n6269_s1/I2</td>
</tr>
<tr>
<td>11.837</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s1/F</td>
</tr>
<tr>
<td>12.029</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[0][A]</td>
<td>u_ddr3_fb/fetch_target_line_8_s3/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R43C34[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/fetch_target_line_8_s3/F</td>
</tr>
<tr>
<td>13.154</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C31[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/fetch_target_line_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.560</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C31[2][A]</td>
<td>u_ddr3_fb/fetch_target_line_3_s0/CLK</td>
</tr>
<tr>
<td>15.249</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C31[2][A]</td>
<td>u_ddr3_fb/fetch_target_line_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.574, 41.373%; route: 6.099, 55.167%; tC2Q: 0.382, 3.460%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.249</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/fetch_target_line_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C56[1][B]</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R45C56[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/cy_gray_sync1_7_s0/Q</td>
</tr>
<tr>
<td>4.114</td>
<td>1.633</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C33[2][B]</td>
<td>u_ddr3_fb/cy_sync1_7_s0/I2</td>
</tr>
<tr>
<td>4.631</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R42C33[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/cy_sync1_7_s0/F</td>
</tr>
<tr>
<td>5.906</td>
<td>1.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C58[2][A]</td>
<td>u_ddr3_fb/cy_sync1_5_s2/I0</td>
</tr>
<tr>
<td>6.367</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R42C58[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/cy_sync1_5_s2/F</td>
</tr>
<tr>
<td>7.967</td>
<td>1.600</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C32[1][A]</td>
<td>u_ddr3_fb/fb_line_x1_4_s/I0</td>
</tr>
<tr>
<td>8.698</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R42C32[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/fb_line_x1_4_s/SUM</td>
</tr>
<tr>
<td>8.858</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C31[2][B]</td>
<td>u_ddr3_fb/n2484_s4/I2</td>
</tr>
<tr>
<td>9.384</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R42C31[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2484_s4/F</td>
</tr>
<tr>
<td>9.879</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[1][A]</td>
<td>u_ddr3_fb/n2481_s3/I1</td>
</tr>
<tr>
<td>10.406</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C32[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2481_s3/F</td>
</tr>
<tr>
<td>10.411</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[0][B]</td>
<td>u_ddr3_fb/n6269_s8/I3</td>
</tr>
<tr>
<td>10.673</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s8/F</td>
</tr>
<tr>
<td>10.811</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[2][B]</td>
<td>u_ddr3_fb/n6269_s4/I3</td>
</tr>
<tr>
<td>11.337</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s4/F</td>
</tr>
<tr>
<td>11.339</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[3][B]</td>
<td>u_ddr3_fb/n6269_s1/I2</td>
</tr>
<tr>
<td>11.837</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s1/F</td>
</tr>
<tr>
<td>12.029</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[0][A]</td>
<td>u_ddr3_fb/fetch_target_line_8_s3/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R43C34[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/fetch_target_line_8_s3/F</td>
</tr>
<tr>
<td>13.154</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C31[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/fetch_target_line_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.560</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C31[0][B]</td>
<td>u_ddr3_fb/fetch_target_line_4_s0/CLK</td>
</tr>
<tr>
<td>15.249</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C31[0][B]</td>
<td>u_ddr3_fb/fetch_target_line_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.574, 41.373%; route: 6.099, 55.167%; tC2Q: 0.382, 3.460%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.104</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/fetch_target_line_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C56[1][B]</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R45C56[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/cy_gray_sync1_7_s0/Q</td>
</tr>
<tr>
<td>4.114</td>
<td>1.633</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C33[2][B]</td>
<td>u_ddr3_fb/cy_sync1_7_s0/I2</td>
</tr>
<tr>
<td>4.631</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R42C33[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/cy_sync1_7_s0/F</td>
</tr>
<tr>
<td>5.906</td>
<td>1.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C58[2][A]</td>
<td>u_ddr3_fb/cy_sync1_5_s2/I0</td>
</tr>
<tr>
<td>6.367</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R42C58[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/cy_sync1_5_s2/F</td>
</tr>
<tr>
<td>7.967</td>
<td>1.600</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C32[1][A]</td>
<td>u_ddr3_fb/fb_line_x1_4_s/I0</td>
</tr>
<tr>
<td>8.698</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R42C32[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/fb_line_x1_4_s/SUM</td>
</tr>
<tr>
<td>8.858</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C31[2][B]</td>
<td>u_ddr3_fb/n2484_s4/I2</td>
</tr>
<tr>
<td>9.384</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R42C31[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2484_s4/F</td>
</tr>
<tr>
<td>9.879</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[1][A]</td>
<td>u_ddr3_fb/n2481_s3/I1</td>
</tr>
<tr>
<td>10.406</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C32[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2481_s3/F</td>
</tr>
<tr>
<td>10.411</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[0][B]</td>
<td>u_ddr3_fb/n6269_s8/I3</td>
</tr>
<tr>
<td>10.673</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s8/F</td>
</tr>
<tr>
<td>10.811</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[2][B]</td>
<td>u_ddr3_fb/n6269_s4/I3</td>
</tr>
<tr>
<td>11.337</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s4/F</td>
</tr>
<tr>
<td>11.339</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[3][B]</td>
<td>u_ddr3_fb/n6269_s1/I2</td>
</tr>
<tr>
<td>11.837</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s1/F</td>
</tr>
<tr>
<td>12.029</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[0][A]</td>
<td>u_ddr3_fb/fetch_target_line_8_s3/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R43C34[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/fetch_target_line_8_s3/F</td>
</tr>
<tr>
<td>13.154</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C30[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/fetch_target_line_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.569</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C30[2][A]</td>
<td>u_ddr3_fb/fetch_target_line_6_s0/CLK</td>
</tr>
<tr>
<td>15.258</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C30[2][A]</td>
<td>u_ddr3_fb/fetch_target_line_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.574, 41.373%; route: 6.099, 55.167%; tC2Q: 0.382, 3.460%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.126</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[15]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR54[B]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>2.467</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>IOR54[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>6.488</td>
<td>4.021</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C72[1][B]</td>
<td>apple_speaker/n14_s2/I2</td>
</tr>
<tr>
<td>7.004</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R34C72[1][B]</td>
<td style=" background: #97FFFF;">apple_speaker/n14_s2/F</td>
</tr>
<tr>
<td>7.633</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C76[3][B]</td>
<td>slotmaker/slot_if.slot_2_s4/I0</td>
</tr>
<tr>
<td>8.131</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R35C76[3][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s4/F</td>
</tr>
<tr>
<td>10.148</td>
<td>2.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C119[2][B]</td>
<td>slotmaker/slot_if.slot_1_s3/I2</td>
</tr>
<tr>
<td>10.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R34C119[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_1_s3/F</td>
</tr>
<tr>
<td>11.922</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C95[0][B]</td>
<td>supersprite/n58_s1/I1</td>
</tr>
<tr>
<td>12.383</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R35C95[0][B]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>13.618</td>
<td>1.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C96[0][B]</td>
<td>supersprite/ssp_psg/n718_s3/I2</td>
</tr>
<tr>
<td>13.881</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R67C96[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s3/F</td>
</tr>
<tr>
<td>14.873</td>
<td>0.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][B]</td>
<td>supersprite/ssp_psg/n2404_s1/I1</td>
</tr>
<tr>
<td>15.399</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R70C107[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s1/F</td>
</tr>
<tr>
<td>15.576</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C107[3][A]</td>
<td>supersprite/ssp_psg/n2460_s0/I3</td>
</tr>
<tr>
<td>16.097</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R71C107[3][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2460_s0/F</td>
</tr>
<tr>
<td>18.126</td>
<td>2.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C104[0][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[15]_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C104[0][B]</td>
<td>supersprite/ssp_psg/ymreg[15]_5_s0/CLK</td>
</tr>
<tr>
<td>20.316</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C104[0][B]</td>
<td>supersprite/ssp_psg/ymreg[15]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.301, 20.599%; route: 12.358, 77.108%; tC2Q: 0.368, 2.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.267</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/fetch_write_x_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C56[1][B]</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R45C56[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/cy_gray_sync1_7_s0/Q</td>
</tr>
<tr>
<td>4.114</td>
<td>1.633</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C33[2][B]</td>
<td>u_ddr3_fb/cy_sync1_7_s0/I2</td>
</tr>
<tr>
<td>4.631</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R42C33[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/cy_sync1_7_s0/F</td>
</tr>
<tr>
<td>5.906</td>
<td>1.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C58[2][A]</td>
<td>u_ddr3_fb/cy_sync1_5_s2/I0</td>
</tr>
<tr>
<td>6.367</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R42C58[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/cy_sync1_5_s2/F</td>
</tr>
<tr>
<td>7.967</td>
<td>1.600</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C32[1][A]</td>
<td>u_ddr3_fb/fb_line_x1_4_s/I0</td>
</tr>
<tr>
<td>8.698</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R42C32[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/fb_line_x1_4_s/SUM</td>
</tr>
<tr>
<td>8.858</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C31[2][B]</td>
<td>u_ddr3_fb/n2484_s4/I2</td>
</tr>
<tr>
<td>9.384</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R42C31[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2484_s4/F</td>
</tr>
<tr>
<td>9.879</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[1][A]</td>
<td>u_ddr3_fb/n2481_s3/I1</td>
</tr>
<tr>
<td>10.406</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C32[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2481_s3/F</td>
</tr>
<tr>
<td>10.411</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[0][B]</td>
<td>u_ddr3_fb/n6269_s8/I3</td>
</tr>
<tr>
<td>10.673</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s8/F</td>
</tr>
<tr>
<td>10.811</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[2][B]</td>
<td>u_ddr3_fb/n6269_s4/I3</td>
</tr>
<tr>
<td>11.337</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s4/F</td>
</tr>
<tr>
<td>11.339</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[3][B]</td>
<td>u_ddr3_fb/n6269_s1/I2</td>
</tr>
<tr>
<td>11.837</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s1/F</td>
</tr>
<tr>
<td>12.029</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[0][A]</td>
<td>u_ddr3_fb/fetch_target_line_8_s3/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R43C34[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/fetch_target_line_8_s3/F</td>
</tr>
<tr>
<td>12.732</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C33[0][A]</td>
<td>u_ddr3_fb/n2568_s5/I1</td>
</tr>
<tr>
<td>13.248</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C33[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2568_s5/F</td>
</tr>
<tr>
<td>13.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C33[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/fetch_write_x_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.579</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C33[0][A]</td>
<td>u_ddr3_fb/fetch_write_x_1_s3/CLK</td>
</tr>
<tr>
<td>15.515</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C33[0][A]</td>
<td>u_ddr3_fb/fetch_write_x_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.090, 45.655%; route: 5.676, 50.914%; tC2Q: 0.382, 3.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.267</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/fetch_write_x_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C56[1][B]</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R45C56[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/cy_gray_sync1_7_s0/Q</td>
</tr>
<tr>
<td>4.114</td>
<td>1.633</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C33[2][B]</td>
<td>u_ddr3_fb/cy_sync1_7_s0/I2</td>
</tr>
<tr>
<td>4.631</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R42C33[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/cy_sync1_7_s0/F</td>
</tr>
<tr>
<td>5.906</td>
<td>1.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C58[2][A]</td>
<td>u_ddr3_fb/cy_sync1_5_s2/I0</td>
</tr>
<tr>
<td>6.367</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R42C58[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/cy_sync1_5_s2/F</td>
</tr>
<tr>
<td>7.967</td>
<td>1.600</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C32[1][A]</td>
<td>u_ddr3_fb/fb_line_x1_4_s/I0</td>
</tr>
<tr>
<td>8.698</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R42C32[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/fb_line_x1_4_s/SUM</td>
</tr>
<tr>
<td>8.858</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C31[2][B]</td>
<td>u_ddr3_fb/n2484_s4/I2</td>
</tr>
<tr>
<td>9.384</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R42C31[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2484_s4/F</td>
</tr>
<tr>
<td>9.879</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[1][A]</td>
<td>u_ddr3_fb/n2481_s3/I1</td>
</tr>
<tr>
<td>10.406</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C32[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2481_s3/F</td>
</tr>
<tr>
<td>10.411</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[0][B]</td>
<td>u_ddr3_fb/n6269_s8/I3</td>
</tr>
<tr>
<td>10.673</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s8/F</td>
</tr>
<tr>
<td>10.811</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[2][B]</td>
<td>u_ddr3_fb/n6269_s4/I3</td>
</tr>
<tr>
<td>11.337</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s4/F</td>
</tr>
<tr>
<td>11.339</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[3][B]</td>
<td>u_ddr3_fb/n6269_s1/I2</td>
</tr>
<tr>
<td>11.837</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s1/F</td>
</tr>
<tr>
<td>12.029</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[0][A]</td>
<td>u_ddr3_fb/fetch_target_line_8_s3/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R43C34[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/fetch_target_line_8_s3/F</td>
</tr>
<tr>
<td>12.732</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C33[1][A]</td>
<td>u_ddr3_fb/n2563_s6/I1</td>
</tr>
<tr>
<td>13.248</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C33[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2563_s6/F</td>
</tr>
<tr>
<td>13.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C33[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/fetch_write_x_6_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.579</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C33[1][A]</td>
<td>u_ddr3_fb/fetch_write_x_6_s3/CLK</td>
</tr>
<tr>
<td>15.515</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C33[1][A]</td>
<td>u_ddr3_fb/fetch_write_x_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.090, 45.655%; route: 5.676, 50.914%; tC2Q: 0.382, 3.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>scan_timer/scanline_counter_r_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>vgc_fb/n133_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C67[1][A]</td>
<td>scan_timer/scanline_counter_r_0_s4/CLK</td>
</tr>
<tr>
<td>2.491</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R62C67[1][A]</td>
<td style=" font-weight:bold;">scan_timer/scanline_counter_r_0_s4/Q</td>
</tr>
<tr>
<td>6.025</td>
<td>3.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C96[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_vga_cont/n58_s5/I1</td>
</tr>
<tr>
<td>6.551</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R46C96[1][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_vga_cont/n58_s5/F</td>
</tr>
<tr>
<td>8.627</td>
<td>2.076</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C67[2][B]</td>
<td>scan_timer/n616_s5/I0</td>
</tr>
<tr>
<td>8.890</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R71C67[2][B]</td>
<td style=" background: #97FFFF;">scan_timer/n616_s5/F</td>
</tr>
<tr>
<td>9.447</td>
<td>0.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C68[0][B]</td>
<td>scan_timer/n1286_s3/I2</td>
</tr>
<tr>
<td>9.974</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R69C68[0][B]</td>
<td style=" background: #97FFFF;">scan_timer/n1286_s3/F</td>
</tr>
<tr>
<td>9.979</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C68[2][B]</td>
<td>scan_timer/n620_s7/I3</td>
</tr>
<tr>
<td>10.495</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R69C68[2][B]</td>
<td style=" background: #97FFFF;">scan_timer/n620_s7/F</td>
</tr>
<tr>
<td>10.500</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C68[3][B]</td>
<td>scan_timer/n618_s9/I0</td>
</tr>
<tr>
<td>10.997</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R69C68[3][B]</td>
<td style=" background: #97FFFF;">scan_timer/n618_s9/F</td>
</tr>
<tr>
<td>11.350</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C67[2][A]</td>
<td>scan_timer/n616_s7/I2</td>
</tr>
<tr>
<td>11.876</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C67[2][A]</td>
<td style=" background: #97FFFF;">scan_timer/n616_s7/F</td>
</tr>
<tr>
<td>12.036</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C67[3][B]</td>
<td>scan_timer/n616_s2/I1</td>
</tr>
<tr>
<td>12.301</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R70C67[3][B]</td>
<td style=" background: #97FFFF;">scan_timer/n616_s2/F</td>
</tr>
<tr>
<td>12.800</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C69[2][A]</td>
<td>scan_timer/n1286_s2/I2</td>
</tr>
<tr>
<td>13.316</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R70C69[2][A]</td>
<td style=" background: #97FFFF;">scan_timer/n1286_s2/F</td>
</tr>
<tr>
<td>14.301</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C67[3][B]</td>
<td>scan_timer/n1286_s6/I0</td>
</tr>
<tr>
<td>14.822</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R64C67[3][B]</td>
<td style=" background: #97FFFF;">scan_timer/n1286_s6/F</td>
</tr>
<tr>
<td>15.792</td>
<td>0.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C68[3][A]</td>
<td>scan_timer/scanline_counter_r_8_s4/I1</td>
</tr>
<tr>
<td>16.290</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R59C68[3][A]</td>
<td style=" background: #97FFFF;">scan_timer/scanline_counter_r_8_s4/F</td>
</tr>
<tr>
<td>17.915</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R47[23][B]</td>
<td style=" font-weight:bold;">vgc_fb/n133_s/CE[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R47[23][B]</td>
<td>vgc_fb/n133_s/CLK[0]</td>
</tr>
<tr>
<td>20.196</td>
<td>-0.413</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R47[23][B]</td>
<td>vgc_fb/n133_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.655, 29.450%; route: 10.769, 68.130%; tC2Q: 0.382, 2.420%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[14]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR54[B]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>2.467</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>IOR54[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>6.488</td>
<td>4.021</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C72[1][B]</td>
<td>apple_speaker/n14_s2/I2</td>
</tr>
<tr>
<td>7.004</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R34C72[1][B]</td>
<td style=" background: #97FFFF;">apple_speaker/n14_s2/F</td>
</tr>
<tr>
<td>7.633</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C76[3][B]</td>
<td>slotmaker/slot_if.slot_2_s4/I0</td>
</tr>
<tr>
<td>8.131</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R35C76[3][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s4/F</td>
</tr>
<tr>
<td>10.148</td>
<td>2.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C119[2][B]</td>
<td>slotmaker/slot_if.slot_1_s3/I2</td>
</tr>
<tr>
<td>10.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R34C119[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_1_s3/F</td>
</tr>
<tr>
<td>11.922</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C95[0][B]</td>
<td>supersprite/n58_s1/I1</td>
</tr>
<tr>
<td>12.383</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R35C95[0][B]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>13.618</td>
<td>1.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C96[0][B]</td>
<td>supersprite/ssp_psg/n718_s3/I2</td>
</tr>
<tr>
<td>13.881</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R67C96[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s3/F</td>
</tr>
<tr>
<td>14.873</td>
<td>0.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][B]</td>
<td>supersprite/ssp_psg/n2404_s1/I1</td>
</tr>
<tr>
<td>15.399</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R70C107[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s1/F</td>
</tr>
<tr>
<td>15.576</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C107[0][A]</td>
<td>supersprite/ssp_psg/n2452_s1/I3</td>
</tr>
<tr>
<td>15.838</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R71C107[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2452_s1/F</td>
</tr>
<tr>
<td>18.034</td>
<td>2.196</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C104[2][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[14]_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C104[2][B]</td>
<td>supersprite/ssp_psg/ymreg[14]_7_s0/CLK</td>
</tr>
<tr>
<td>20.316</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C104[2][B]</td>
<td>supersprite/ssp_psg/ymreg[14]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.043, 19.093%; route: 12.525, 78.601%; tC2Q: 0.368, 2.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.902</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/line_fetch_needed_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C56[1][B]</td>
<td>u_ddr3_fb/cy_gray_sync1_7_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R45C56[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/cy_gray_sync1_7_s0/Q</td>
</tr>
<tr>
<td>4.114</td>
<td>1.633</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C33[2][B]</td>
<td>u_ddr3_fb/cy_sync1_7_s0/I2</td>
</tr>
<tr>
<td>4.631</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R42C33[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/cy_sync1_7_s0/F</td>
</tr>
<tr>
<td>5.906</td>
<td>1.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C58[2][A]</td>
<td>u_ddr3_fb/cy_sync1_5_s2/I0</td>
</tr>
<tr>
<td>6.367</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R42C58[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/cy_sync1_5_s2/F</td>
</tr>
<tr>
<td>7.967</td>
<td>1.600</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C32[1][A]</td>
<td>u_ddr3_fb/fb_line_x1_4_s/I0</td>
</tr>
<tr>
<td>8.698</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R42C32[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/fb_line_x1_4_s/SUM</td>
</tr>
<tr>
<td>8.858</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C31[2][B]</td>
<td>u_ddr3_fb/n2484_s4/I2</td>
</tr>
<tr>
<td>9.384</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R42C31[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2484_s4/F</td>
</tr>
<tr>
<td>9.879</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[1][A]</td>
<td>u_ddr3_fb/n2481_s3/I1</td>
</tr>
<tr>
<td>10.406</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C32[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2481_s3/F</td>
</tr>
<tr>
<td>10.411</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[0][B]</td>
<td>u_ddr3_fb/n6269_s8/I3</td>
</tr>
<tr>
<td>10.673</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s8/F</td>
</tr>
<tr>
<td>10.811</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[2][B]</td>
<td>u_ddr3_fb/n6269_s4/I3</td>
</tr>
<tr>
<td>11.337</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s4/F</td>
</tr>
<tr>
<td>11.339</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[3][B]</td>
<td>u_ddr3_fb/n6269_s1/I2</td>
</tr>
<tr>
<td>11.837</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C32[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n6269_s1/F</td>
</tr>
<tr>
<td>12.029</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[0][A]</td>
<td>u_ddr3_fb/fetch_target_line_8_s3/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R43C34[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/fetch_target_line_8_s3/F</td>
</tr>
<tr>
<td>12.902</td>
<td>0.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C34[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/line_fetch_needed_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.569</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C34[0][A]</td>
<td>u_ddr3_fb/line_fetch_needed_s0/CLK</td>
</tr>
<tr>
<td>15.258</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C34[0][A]</td>
<td>u_ddr3_fb/line_fetch_needed_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.574, 42.340%; route: 5.846, 54.119%; tC2Q: 0.382, 3.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[14]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR54[B]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>2.467</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>IOR54[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>6.488</td>
<td>4.021</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C72[1][B]</td>
<td>apple_speaker/n14_s2/I2</td>
</tr>
<tr>
<td>7.004</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R34C72[1][B]</td>
<td style=" background: #97FFFF;">apple_speaker/n14_s2/F</td>
</tr>
<tr>
<td>7.633</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C76[3][B]</td>
<td>slotmaker/slot_if.slot_2_s4/I0</td>
</tr>
<tr>
<td>8.131</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R35C76[3][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s4/F</td>
</tr>
<tr>
<td>10.148</td>
<td>2.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C119[2][B]</td>
<td>slotmaker/slot_if.slot_1_s3/I2</td>
</tr>
<tr>
<td>10.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R34C119[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_1_s3/F</td>
</tr>
<tr>
<td>11.922</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C95[0][B]</td>
<td>supersprite/n58_s1/I1</td>
</tr>
<tr>
<td>12.383</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R35C95[0][B]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>13.618</td>
<td>1.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C96[0][B]</td>
<td>supersprite/ssp_psg/n718_s3/I2</td>
</tr>
<tr>
<td>13.881</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R67C96[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s3/F</td>
</tr>
<tr>
<td>14.873</td>
<td>0.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][B]</td>
<td>supersprite/ssp_psg/n2404_s1/I1</td>
</tr>
<tr>
<td>15.399</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R70C107[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s1/F</td>
</tr>
<tr>
<td>15.576</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C107[0][A]</td>
<td>supersprite/ssp_psg/n2452_s1/I3</td>
</tr>
<tr>
<td>15.838</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R71C107[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2452_s1/F</td>
</tr>
<tr>
<td>17.951</td>
<td>2.113</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C104[2][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[14]_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C104[2][A]</td>
<td>supersprite/ssp_psg/ymreg[14]_5_s0/CLK</td>
</tr>
<tr>
<td>20.316</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C104[2][A]</td>
<td>supersprite/ssp_psg/ymreg[14]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.043, 19.194%; route: 12.441, 78.487%; tC2Q: 0.368, 2.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.907</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_49_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C27[1][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_49_s0/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C27[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_49_s0/Q</td>
</tr>
<tr>
<td>0.951</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/DI[17]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.907</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.907</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_48_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C27[1][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_48_s0/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C27[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_48_s0/Q</td>
</tr>
<tr>
<td>0.951</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/DI[16]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.907</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.907</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_43_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C27[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_43_s0/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C27[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_43_s0/Q</td>
</tr>
<tr>
<td>0.951</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/DI[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.907</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.907</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_42_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C27[0][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_42_s0/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C27[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_42_s0/Q</td>
</tr>
<tr>
<td>0.951</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.907</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.907</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C8[2][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_20_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C8[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_20_s0/Q</td>
</tr>
<tr>
<td>0.955</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[0][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.907</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[0][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.907</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C8[1][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_19_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C8[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_19_s0/Q</td>
</tr>
<tr>
<td>0.955</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[0][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.907</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[0][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.907</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C8[2][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_18_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C8[2][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_18_s0/Q</td>
</tr>
<tr>
<td>0.955</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[0][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.907</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[0][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.907</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_38_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C26[3][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_38_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C26[3][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_38_s0/Q</td>
</tr>
<tr>
<td>0.955</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.907</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.907</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_37_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C26[2][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_37_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C26[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_37_s0/Q</td>
</tr>
<tr>
<td>0.955</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.907</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.907</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_36_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C26[1][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_36_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C26[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_36_s0/Q</td>
</tr>
<tr>
<td>0.955</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.907</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.907</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_34_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C26[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_34_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C26[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_34_s0/Q</td>
</tr>
<tr>
<td>0.955</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.907</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.907</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_33_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C26[1][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_33_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C26[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_33_s0/Q</td>
</tr>
<tr>
<td>0.955</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.907</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.907</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_32_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C26[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_32_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C26[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_32_s0/Q</td>
</tr>
<tr>
<td>0.955</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.907</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.903</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_56_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C11[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_56_s0/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C11[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_56_s0/Q</td>
</tr>
<tr>
<td>0.951</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[1]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.866</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[1]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.903</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[1]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.903</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_55_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C11[2][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_55_s0/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C11[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_55_s0/Q</td>
</tr>
<tr>
<td>0.951</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[1]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.866</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[1]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.903</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[1]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.903</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_52_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C11[3][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_52_s0/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C11[3][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_52_s0/Q</td>
</tr>
<tr>
<td>0.951</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[1]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.866</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[1]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.903</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[1]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.903</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_51_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C11[1][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_51_s0/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C11[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_51_s0/Q</td>
</tr>
<tr>
<td>0.951</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[1]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.866</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[1]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.903</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[1]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.903</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_49_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C11[1][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_49_s0/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C11[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_49_s0/Q</td>
</tr>
<tr>
<td>0.951</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[1]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.866</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[1]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.903</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[1]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.903</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_61_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C12[0][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_61_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C12[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_61_s0/Q</td>
</tr>
<tr>
<td>0.955</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[1]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/DI[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.866</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[1]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.903</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[1]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.903</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_60_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C12[1][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_60_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C12[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_60_s0/Q</td>
</tr>
<tr>
<td>0.955</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[1]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.866</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[1]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.903</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[1]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.903</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_59_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C12[1][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_59_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C12[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_59_s0/Q</td>
</tr>
<tr>
<td>0.955</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[1]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/DI[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.866</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[1]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.903</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[1]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.903</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_58_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C12[2][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_58_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C12[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_58_s0/Q</td>
</tr>
<tr>
<td>0.955</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[1]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.866</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[1]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.903</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[1]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.903</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_57_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C12[2][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_57_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C12[2][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_57_s0/Q</td>
</tr>
<tr>
<td>0.955</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[1]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/DI[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.866</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[1]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.903</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[1]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.069</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.907</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_asyncfifo/write_ptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C43[2][A]</td>
<td>u_ddr3_fb/u_asyncfifo/write_ptr_2_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R42C43[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_asyncfifo/write_ptr_2_s0/Q</td>
</tr>
<tr>
<td>0.976</td>
<td>0.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[8][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[8][B]</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.907</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[8][B]</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.155, 51.839%; tC2Q: 0.144, 48.161%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.069</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.903</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_asyncfifo/write_ptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C43[2][A]</td>
<td>u_ddr3_fb/u_asyncfifo/write_ptr_2_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R42C43[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_asyncfifo/write_ptr_2_s0/Q</td>
</tr>
<tr>
<td>0.972</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[8][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_0_s/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.866</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[8][A]</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.903</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[8][A]</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.151, 51.186%; tC2Q: 0.144, 48.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.491</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.637</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C104[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.027</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R30C104[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>11.888</td>
<td>5.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C109[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C109[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_7_s0/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C109[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 3.988%; route: 9.007, 92.101%; tC2Q: 0.382, 3.911%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.491</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.637</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C104[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.027</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R30C104[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>11.888</td>
<td>5.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C108[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C108[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_7_s0/CLK</td>
</tr>
<tr>
<td>20.280</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C108[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 3.988%; route: 9.007, 92.101%; tC2Q: 0.382, 3.911%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.491</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.637</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C104[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.027</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R30C104[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>11.796</td>
<td>5.769</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C108[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C108[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_0_s0/CLK</td>
</tr>
<tr>
<td>20.280</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C108[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.026%; route: 8.914, 92.025%; tC2Q: 0.382, 3.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.491</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.637</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C104[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.027</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R30C104[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>11.796</td>
<td>5.769</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C108[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C108[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_1_s0/CLK</td>
</tr>
<tr>
<td>20.280</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C108[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.026%; route: 8.914, 92.025%; tC2Q: 0.382, 3.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.491</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.637</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C104[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.027</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R30C104[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>11.796</td>
<td>5.769</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C108[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C108[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_4_s0/CLK</td>
</tr>
<tr>
<td>20.280</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C108[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.026%; route: 8.914, 92.025%; tC2Q: 0.382, 3.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.491</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.637</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C104[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.027</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R30C104[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>11.764</td>
<td>5.738</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C112[3][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C112[3][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0/CLK</td>
</tr>
<tr>
<td>20.280</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C112[3][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.039%; route: 8.883, 91.999%; tC2Q: 0.382, 3.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.491</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.637</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C104[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.027</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R30C104[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>11.764</td>
<td>5.738</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C112[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_2_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C112[2][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0/CLK</td>
</tr>
<tr>
<td>20.280</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C112[2][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.039%; route: 8.883, 91.999%; tC2Q: 0.382, 3.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.491</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.637</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C104[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.027</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R30C104[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>11.764</td>
<td>5.738</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C112[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_3_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C112[2][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_3_s0/CLK</td>
</tr>
<tr>
<td>20.280</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C112[2][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.039%; route: 8.883, 91.999%; tC2Q: 0.382, 3.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.491</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.637</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C104[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.027</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R30C104[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>11.764</td>
<td>5.738</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C112[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_4_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C112[1][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_4_s0/CLK</td>
</tr>
<tr>
<td>20.280</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C112[1][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.039%; route: 8.883, 91.999%; tC2Q: 0.382, 3.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.491</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.637</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C104[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.027</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R30C104[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>11.764</td>
<td>5.738</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C112[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_5_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C112[1][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0/CLK</td>
</tr>
<tr>
<td>20.280</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C112[1][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.039%; route: 8.883, 91.999%; tC2Q: 0.382, 3.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.491</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.637</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C104[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.027</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R30C104[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>11.764</td>
<td>5.738</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C112[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_6_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C112[0][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0/CLK</td>
</tr>
<tr>
<td>20.280</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C112[0][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.039%; route: 8.883, 91.999%; tC2Q: 0.382, 3.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.491</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.637</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C104[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.027</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R30C104[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>11.764</td>
<td>5.738</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C112[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_7_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C112[0][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_7_s0/CLK</td>
</tr>
<tr>
<td>20.280</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C112[0][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.039%; route: 8.883, 91.999%; tC2Q: 0.382, 3.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.575</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/READ_STATE_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.491</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.637</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C104[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.027</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R30C104[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>11.696</td>
<td>5.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C107[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/READ_STATE_1_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C107[2][A]</td>
<td>superserial/COM2/READ_STATE_1_s2/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C107[2][A]</td>
<td>superserial/COM2/READ_STATE_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.068%; route: 8.814, 91.942%; tC2Q: 0.382, 3.990%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RDRF_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.491</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.637</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C104[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.027</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R30C104[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>11.621</td>
<td>5.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C107[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RDRF_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C107[0][A]</td>
<td>superserial/COM2/RDRF_s1/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C107[0][A]</td>
<td>superserial/COM2/RDRF_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.100%; route: 8.739, 91.879%; tC2Q: 0.382, 4.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.491</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.637</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C104[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.027</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R30C104[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>11.621</td>
<td>5.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C107[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C107[2][A]</td>
<td>superserial/COM2/RX_REG_0_s1/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C107[2][A]</td>
<td>superserial/COM2/RX_REG_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.100%; route: 8.739, 91.879%; tC2Q: 0.382, 4.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.491</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.637</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C104[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.027</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R30C104[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>11.621</td>
<td>5.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C107[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C107[1][B]</td>
<td>superserial/COM2/RX_REG_1_s1/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C107[1][B]</td>
<td>superserial/COM2/RX_REG_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.100%; route: 8.739, 91.879%; tC2Q: 0.382, 4.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.491</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.637</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C104[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.027</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R30C104[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>11.621</td>
<td>5.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C107[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C107[2][B]</td>
<td>superserial/COM2/RX_REG_3_s1/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C107[2][B]</td>
<td>superserial/COM2/RX_REG_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.100%; route: 8.739, 91.879%; tC2Q: 0.382, 4.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.491</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.637</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C104[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.027</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R30C104[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>11.612</td>
<td>5.585</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C109[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C109[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_3_s0/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C109[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.104%; route: 8.731, 91.871%; tC2Q: 0.382, 4.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.491</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.637</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C104[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.027</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R30C104[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>11.612</td>
<td>5.585</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C109[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C109[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_0_s0/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C109[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.104%; route: 8.731, 91.871%; tC2Q: 0.382, 4.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.491</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.637</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C104[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.027</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R30C104[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>11.612</td>
<td>5.585</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C109[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C109[1][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_1_s0/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C109[1][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.104%; route: 8.731, 91.871%; tC2Q: 0.382, 4.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.491</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.637</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C104[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.027</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R30C104[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>11.612</td>
<td>5.585</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C109[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C109[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_2_s0/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C109[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.104%; route: 8.731, 91.871%; tC2Q: 0.382, 4.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.491</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.637</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C104[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.027</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R30C104[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>11.612</td>
<td>5.585</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C109[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C109[2][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_3_s0/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C109[2][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.104%; route: 8.731, 91.871%; tC2Q: 0.382, 4.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_valid_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.491</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.637</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C104[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.027</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R30C104[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>11.621</td>
<td>5.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C108[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_valid_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C108[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_valid_s1/CLK</td>
</tr>
<tr>
<td>20.280</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C108[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_valid_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.100%; route: 8.739, 91.879%; tC2Q: 0.382, 4.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.491</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.637</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C104[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.027</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R30C104[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>11.621</td>
<td>5.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C108[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C108[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_4_s0/CLK</td>
</tr>
<tr>
<td>20.280</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C108[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.100%; route: 8.739, 91.879%; tC2Q: 0.382, 4.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.491</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.637</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C104[1][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>6.027</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R30C104[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>11.621</td>
<td>5.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C108[3][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C108[3][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_5_s0/CLK</td>
</tr>
<tr>
<td>20.280</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C108[3][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.100%; route: 8.739, 91.879%; tC2Q: 0.382, 4.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/a2mem_if_BACKGROUND_COLOR_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.925</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C69[0][A]</td>
<td style=" font-weight:bold;">apple_memory/a2mem_if_BACKGROUND_COLOR_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.866</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C69[0][A]</td>
<td>apple_memory/a2mem_if_BACKGROUND_COLOR_0_s0/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C69[0][A]</td>
<td>apple_memory/a2mem_if_BACKGROUND_COLOR_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.104, 88.462%; tC2Q: 0.144, 11.538%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/a2mem_if_BACKGROUND_COLOR_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.925</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C69[3][A]</td>
<td style=" font-weight:bold;">apple_memory/a2mem_if_BACKGROUND_COLOR_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.866</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C69[3][A]</td>
<td>apple_memory/a2mem_if_BACKGROUND_COLOR_2_s0/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C69[3][A]</td>
<td>apple_memory/a2mem_if_BACKGROUND_COLOR_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.104, 88.462%; tC2Q: 0.144, 11.538%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/a2mem_if_TEXT_COLOR_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.925</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C69[1][A]</td>
<td style=" font-weight:bold;">apple_memory/a2mem_if_TEXT_COLOR_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.866</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C69[1][A]</td>
<td>apple_memory/a2mem_if_TEXT_COLOR_0_s0/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C69[1][A]</td>
<td>apple_memory/a2mem_if_TEXT_COLOR_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.104, 88.462%; tC2Q: 0.144, 11.538%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/a2mem_if_TEXT_COLOR_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.925</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C69[0][B]</td>
<td style=" font-weight:bold;">apple_memory/a2mem_if_TEXT_COLOR_2_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.866</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C69[0][B]</td>
<td>apple_memory/a2mem_if_TEXT_COLOR_2_s0/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C69[0][B]</td>
<td>apple_memory/a2mem_if_TEXT_COLOR_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.104, 88.462%; tC2Q: 0.144, 11.538%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/gpu_pdata_r_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.935</td>
<td>1.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C67[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/gpu_pdata_r_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C67[0][A]</td>
<td>esp32_ospi/gpu_pdata_r_6_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C67[0][A]</td>
<td>esp32_ospi/gpu_pdata_r_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.114, 88.553%; tC2Q: 0.144, 11.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/gpu_load_pc_r_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.935</td>
<td>1.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C71[1][A]</td>
<td style=" font-weight:bold;">esp32_ospi/gpu_load_pc_r_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C71[1][A]</td>
<td>esp32_ospi/gpu_load_pc_r_15_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C71[1][A]</td>
<td>esp32_ospi/gpu_load_pc_r_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.114, 88.553%; tC2Q: 0.144, 11.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/vol_size_r[1]_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.935</td>
<td>1.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C71[2][B]</td>
<td style=" font-weight:bold;">esp32_ospi/vol_size_r[1]_23_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C71[2][B]</td>
<td>esp32_ospi/vol_size_r[1]_23_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C71[2][B]</td>
<td>esp32_ospi/vol_size_r[1]_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.114, 88.553%; tC2Q: 0.144, 11.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/vol_size_r[1]_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.935</td>
<td>1.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C67[1][A]</td>
<td style=" font-weight:bold;">esp32_ospi/vol_size_r[1]_30_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C67[1][A]</td>
<td>esp32_ospi/vol_size_r[1]_30_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C67[1][A]</td>
<td>esp32_ospi/vol_size_r[1]_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.114, 88.553%; tC2Q: 0.144, 11.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/vol_size_r[0]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.935</td>
<td>1.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C71[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/vol_size_r[0]_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C71[0][A]</td>
<td>esp32_ospi/vol_size_r[0]_15_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C71[0][A]</td>
<td>esp32_ospi/vol_size_r[0]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.114, 88.553%; tC2Q: 0.144, 11.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/scratch_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.931</td>
<td>1.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/scratch_r_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][A]</td>
<td>esp32_ospi/scratch_r_7_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C70[0][A]</td>
<td>esp32_ospi/scratch_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.110, 88.517%; tC2Q: 0.144, 11.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/vol_size_r[1]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.931</td>
<td>1.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[1][B]</td>
<td style=" font-weight:bold;">esp32_ospi/vol_size_r[1]_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[1][B]</td>
<td>esp32_ospi/vol_size_r[1]_15_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C70[1][B]</td>
<td>esp32_ospi/vol_size_r[1]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.110, 88.517%; tC2Q: 0.144, 11.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/vol_size_r[0]_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.931</td>
<td>1.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[2][A]</td>
<td style=" font-weight:bold;">esp32_ospi/vol_size_r[0]_31_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[2][A]</td>
<td>esp32_ospi/vol_size_r[0]_31_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C70[2][A]</td>
<td>esp32_ospi/vol_size_r[0]_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.110, 88.517%; tC2Q: 0.144, 11.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/scratch_r_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.931</td>
<td>1.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td style=" font-weight:bold;">esp32_ospi/scratch_r_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>esp32_ospi/scratch_r_6_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>esp32_ospi/scratch_r_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.110, 88.517%; tC2Q: 0.144, 11.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.930</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/a2mem_if_BACKGROUND_COLOR_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.930</td>
<td>1.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C69[0][A]</td>
<td style=" font-weight:bold;">apple_memory/a2mem_if_BACKGROUND_COLOR_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.866</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C69[0][A]</td>
<td>apple_memory/a2mem_if_BACKGROUND_COLOR_1_s0/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C69[0][A]</td>
<td>apple_memory/a2mem_if_BACKGROUND_COLOR_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.109, 88.508%; tC2Q: 0.144, 11.492%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.930</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/a2mem_if_TEXT_COLOR_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.930</td>
<td>1.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C69[1][A]</td>
<td style=" font-weight:bold;">apple_memory/a2mem_if_TEXT_COLOR_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.866</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C69[1][A]</td>
<td>apple_memory/a2mem_if_TEXT_COLOR_1_s0/CLK</td>
</tr>
<tr>
<td>0.813</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C69[1][A]</td>
<td>apple_memory/a2mem_if_TEXT_COLOR_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.109, 88.508%; tC2Q: 0.144, 11.492%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/vol_size_r[0]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.940</td>
<td>1.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C71[2][A]</td>
<td style=" font-weight:bold;">esp32_ospi/vol_size_r[0]_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C71[2][A]</td>
<td>esp32_ospi/vol_size_r[0]_7_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C71[2][A]</td>
<td>esp32_ospi/vol_size_r[0]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.119, 88.599%; tC2Q: 0.144, 11.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/slot_card_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.940</td>
<td>1.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C71[1][A]</td>
<td style=" font-weight:bold;">esp32_ospi/slot_card_r_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C71[1][A]</td>
<td>esp32_ospi/slot_card_r_7_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C71[1][A]</td>
<td>esp32_ospi/slot_card_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.119, 88.599%; tC2Q: 0.144, 11.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/gpu_vaddr_r_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.936</td>
<td>1.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C70[1][A]</td>
<td style=" font-weight:bold;">esp32_ospi/gpu_vaddr_r_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C70[1][A]</td>
<td>esp32_ospi/gpu_vaddr_r_6_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C70[1][A]</td>
<td>esp32_ospi/gpu_vaddr_r_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.115, 88.562%; tC2Q: 0.144, 11.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/vol_size_r[1]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.936</td>
<td>1.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C70[3][A]</td>
<td style=" font-weight:bold;">esp32_ospi/vol_size_r[1]_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C70[3][A]</td>
<td>esp32_ospi/vol_size_r[1]_6_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C70[3][A]</td>
<td>esp32_ospi/vol_size_r[1]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.115, 88.562%; tC2Q: 0.144, 11.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/vol_size_r[0]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.936</td>
<td>1.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C70[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/vol_size_r[0]_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C70[0][A]</td>
<td>esp32_ospi/vol_size_r[0]_6_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C70[0][A]</td>
<td>esp32_ospi/vol_size_r[0]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.115, 88.562%; tC2Q: 0.144, 11.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/gpu_raddr_r_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.938</td>
<td>1.117</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C70[1][B]</td>
<td style=" font-weight:bold;">esp32_ospi/gpu_raddr_r_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C70[1][B]</td>
<td>esp32_ospi/gpu_raddr_r_9_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C70[1][B]</td>
<td>esp32_ospi/gpu_raddr_r_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.117, 88.578%; tC2Q: 0.144, 11.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/gpu_vaddr_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.938</td>
<td>1.117</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C70[2][A]</td>
<td style=" font-weight:bold;">esp32_ospi/gpu_vaddr_r_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C70[2][A]</td>
<td>esp32_ospi/gpu_vaddr_r_1_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C70[2][A]</td>
<td>esp32_ospi/gpu_vaddr_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.117, 88.578%; tC2Q: 0.144, 11.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/vol_size_r[1]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.938</td>
<td>1.117</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C70[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/vol_size_r[1]_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C70[0][A]</td>
<td>esp32_ospi/vol_size_r[1]_1_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C70[0][A]</td>
<td>esp32_ospi/vol_size_r[1]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.117, 88.578%; tC2Q: 0.144, 11.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/gpu_pause_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.942</td>
<td>1.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C71[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/gpu_pause_r_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C71[0][A]</td>
<td>esp32_ospi/gpu_pause_r_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C71[0][A]</td>
<td>esp32_ospi/gpu_pause_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.121, 88.614%; tC2Q: 0.144, 11.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/vol_size_r[1]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C100[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R34C100[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.942</td>
<td>1.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C71[1][B]</td>
<td style=" font-weight:bold;">esp32_ospi/vol_size_r[1]_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7140</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C71[1][B]</td>
<td>esp32_ospi/vol_size_r[1]_7_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C71[1][B]</td>
<td>esp32_ospi/vol_size_r[1]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.121, 88.614%; tC2Q: 0.144, 11.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.009</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.009</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.613</td>
<td>0.879</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.009</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.009</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.613</td>
<td>0.879</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.009</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.009</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.613</td>
<td>0.879</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.009</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.009</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.613</td>
<td>0.879</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.010</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.334</td>
<td>2.600</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.344</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.010</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.334</td>
<td>2.600</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.344</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.010</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.334</td>
<td>2.600</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.344</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.010</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.334</td>
<td>2.600</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.344</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.015</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.015</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.594</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.609</td>
<td>0.875</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.015</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.015</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.594</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_1_s0/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.609</td>
<td>0.875</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_1_s0/CLKB</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>7140</td>
<td>a2bus_if.clk_pixel</td>
<td>1.722</td>
<td>2.604</td>
</tr>
<tr>
<td>3773</td>
<td>u_ddr3_fb/clk_x1</td>
<td>0.611</td>
<td>2.604</td>
</tr>
<tr>
<td>975</td>
<td>n48_7</td>
<td>12.070</td>
<td>2.330</td>
</tr>
<tr>
<td>940</td>
<td>clk_pixel_w</td>
<td>22.881</td>
<td>2.604</td>
</tr>
<tr>
<td>897</td>
<td>apple_video_fb/viderom_a_r[7]</td>
<td>10.603</td>
<td>4.982</td>
</tr>
<tr>
<td>897</td>
<td>apple_video_fb/viderom_a_r[8]</td>
<td>11.491</td>
<td>3.681</td>
</tr>
<tr>
<td>897</td>
<td>apple_video_fb/viderom_a_r[9]</td>
<td>10.635</td>
<td>4.106</td>
</tr>
<tr>
<td>897</td>
<td>apple_video_fb/viderom_a_r[10]</td>
<td>10.494</td>
<td>4.354</td>
</tr>
<tr>
<td>449</td>
<td>apple_video_fb/viderom_a_r[6]</td>
<td>12.832</td>
<td>2.671</td>
</tr>
<tr>
<td>412</td>
<td>a2bus_if.device_reset_n</td>
<td>7.315</td>
<td>3.578</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C75</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C76</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C77</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C103</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C104</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C95</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C96</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C79</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C119</td>
<td>100.00%</td>
</tr>
<tr>
<td>R31C10</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 20 -waveform {0 10} [get_ports {clk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk4x -period 3.367 -waveform {0 1.684} [get_pins {u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk1x -period 13.47 -waveform {0 6.734} [get_pins {u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_g -period 20 -waveform {0 10} [get_nets {clk_d}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_pixel -source [get_ports {clk}] -master_clock clk -divide_by 50 -multiply_by 27 [get_pins {clocks_pll/PLLA_inst/CLKOUT0}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_pixel_x5 -source [get_ports {clk}] -master_clock clk -divide_by 50 -multiply_by 135 [get_pins {clocks_pll/PLLA_inst/CLKOUT1}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_logic -source [get_ports {clk}] -master_clock clk -divide_by 50 -multiply_by 54 [get_pins {clocks_pll/PLLA_inst/CLKOUT2}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk}] -group [get_clocks {clk4x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk4x}] -group [get_clocks {clk1x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk}] -group [get_clocks {clk1x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_logic}] -group [get_clocks {clk4x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_logic}] -group [get_clocks {clk1x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_pixel}] -group [get_clocks {clk4x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_pixel}] -group [get_clocks {clk1x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_pixel_x5}] -group [get_clocks {clk4x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_pixel_x5}] -group [get_clocks {clk1x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_pixel_x5}] -group [get_clocks {clk_logic}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk}] -group [get_clocks {clk_logic}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_g}] -group [get_clocks {clk_logic}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_g}] -group [get_clocks {clk_pixel}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_g}] -group [get_clocks {clk_pixel_x5}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_g}] -group [get_clocks {clk1x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_g}] -group [get_clocks {clk4x}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
