#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Feb  8 20:16:15 2019
# Process ID: 32181
# Current directory: /home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.runs/synth_1
# Command line: vivado -log ultra96v2_valtest_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ultra96v2_valtest_wrapper.tcl
# Log file: /home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.runs/synth_1/ultra96v2_valtest_wrapper.vds
# Journal file: /home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source ultra96v2_valtest_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/training/Projects/Ultra96v2_wifi_val_2018_2/IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1630.094 ; gain = 448.156 ; free physical = 3069 ; free virtual = 26392
Command: synth_design -top ultra96v2_valtest_wrapper -part xczu3eg-sbva484-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32187 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1630.207 ; gain = 0.000 ; free physical = 2959 ; free virtual = 26282
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ultra96v2_valtest_wrapper' [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/hdl/ultra96v2_valtest_wrapper.vhd:27]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'ls_mezz_loop_in_tri_iobuf_0' of component 'IOBUF' [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/hdl/ultra96v2_valtest_wrapper.vhd:123]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'ls_mezz_loop_in_tri_iobuf_1' of component 'IOBUF' [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/hdl/ultra96v2_valtest_wrapper.vhd:130]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'ls_mezz_loop_in_tri_iobuf_2' of component 'IOBUF' [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/hdl/ultra96v2_valtest_wrapper.vhd:137]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'ls_mezz_loop_in_tri_iobuf_3' of component 'IOBUF' [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/hdl/ultra96v2_valtest_wrapper.vhd:144]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'ls_mezz_loop_in_tri_iobuf_4' of component 'IOBUF' [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/hdl/ultra96v2_valtest_wrapper.vhd:151]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'ls_mezz_loop_in_tri_iobuf_5' of component 'IOBUF' [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/hdl/ultra96v2_valtest_wrapper.vhd:158]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'ls_mezz_loop_in_tri_iobuf_6' of component 'IOBUF' [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/hdl/ultra96v2_valtest_wrapper.vhd:165]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'ls_mezz_loop_in_tri_iobuf_7' of component 'IOBUF' [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/hdl/ultra96v2_valtest_wrapper.vhd:172]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'ls_mezz_loop_out_tri_iobuf_0' of component 'IOBUF' [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/hdl/ultra96v2_valtest_wrapper.vhd:179]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'ls_mezz_loop_out_tri_iobuf_1' of component 'IOBUF' [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/hdl/ultra96v2_valtest_wrapper.vhd:186]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'ls_mezz_loop_out_tri_iobuf_2' of component 'IOBUF' [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/hdl/ultra96v2_valtest_wrapper.vhd:193]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'ls_mezz_loop_out_tri_iobuf_3' of component 'IOBUF' [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/hdl/ultra96v2_valtest_wrapper.vhd:200]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'ls_mezz_loop_out_tri_iobuf_4' of component 'IOBUF' [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/hdl/ultra96v2_valtest_wrapper.vhd:207]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'ls_mezz_loop_out_tri_iobuf_5' of component 'IOBUF' [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/hdl/ultra96v2_valtest_wrapper.vhd:214]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'ls_mezz_loop_out_tri_iobuf_6' of component 'IOBUF' [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/hdl/ultra96v2_valtest_wrapper.vhd:221]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'ls_mezz_loop_out_tri_iobuf_7' of component 'IOBUF' [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/hdl/ultra96v2_valtest_wrapper.vhd:228]
INFO: [Synth 8-3491] module 'ultra96v2_valtest' declared at '/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/synth/ultra96v2_valtest.vhd:1270' bound to instance 'ultra96v2_valtest_i' of component 'ultra96v2_valtest' [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/hdl/ultra96v2_valtest_wrapper.vhd:235]
INFO: [Synth 8-638] synthesizing module 'ultra96v2_valtest' [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/synth/ultra96v2_valtest.vhd:1293]
INFO: [Synth 8-3491] module 'ultra96v2_valtest_axi_gpio_0_0' declared at '/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.runs/synth_1/.Xil/Vivado-32181-ubuv1604/realtime/ultra96v2_valtest_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'ultra96v2_valtest_axi_gpio_0_0' [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/synth/ultra96v2_valtest.vhd:1646]
INFO: [Synth 8-638] synthesizing module 'ultra96v2_valtest_axi_gpio_0_0' [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.runs/synth_1/.Xil/Vivado-32181-ubuv1604/realtime/ultra96v2_valtest_axi_gpio_0_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'ultra96v2_valtest_axi_uart16550_0_0' declared at '/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.runs/synth_1/.Xil/Vivado-32181-ubuv1604/realtime/ultra96v2_valtest_axi_uart16550_0_0_stub.vhdl:5' bound to instance 'axi_uart16550_0' of component 'ultra96v2_valtest_axi_uart16550_0_0' [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/synth/ultra96v2_valtest.vhd:1674]
INFO: [Synth 8-638] synthesizing module 'ultra96v2_valtest_axi_uart16550_0_0' [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.runs/synth_1/.Xil/Vivado-32181-ubuv1604/realtime/ultra96v2_valtest_axi_uart16550_0_0_stub.vhdl:46]
INFO: [Synth 8-638] synthesizing module 'ultra96v2_valtest_ps8_0_axi_periph_0' [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/synth/ultra96v2_valtest.vhd:801]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_17YV9IC' [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/synth/ultra96v2_valtest.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_17YV9IC' (2#1) [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/synth/ultra96v2_valtest.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UV3ESL' [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/synth/ultra96v2_valtest.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UV3ESL' (3#1) [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/synth/ultra96v2_valtest.vhd:158]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_ATNZDM' [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/synth/ultra96v2_valtest.vhd:281]
INFO: [Synth 8-3491] module 'ultra96v2_valtest_auto_ds_0' declared at '/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.runs/synth_1/.Xil/Vivado-32181-ubuv1604/realtime/ultra96v2_valtest_auto_ds_0_stub.vhdl:5' bound to instance 'auto_ds' of component 'ultra96v2_valtest_auto_ds_0' [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/synth/ultra96v2_valtest.vhd:574]
INFO: [Synth 8-638] synthesizing module 'ultra96v2_valtest_auto_ds_0' [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.runs/synth_1/.Xil/Vivado-32181-ubuv1604/realtime/ultra96v2_valtest_auto_ds_0_stub.vhdl:87]
INFO: [Synth 8-3491] module 'ultra96v2_valtest_auto_pc_0' declared at '/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.runs/synth_1/.Xil/Vivado-32181-ubuv1604/realtime/ultra96v2_valtest_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'ultra96v2_valtest_auto_pc_0' [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/synth/ultra96v2_valtest.vhd:653]
INFO: [Synth 8-638] synthesizing module 'ultra96v2_valtest_auto_pc_0' [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.runs/synth_1/.Xil/Vivado-32181-ubuv1604/realtime/ultra96v2_valtest_auto_pc_0_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_ATNZDM' (4#1) [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/synth/ultra96v2_valtest.vhd:281]
INFO: [Synth 8-3491] module 'ultra96v2_valtest_xbar_0' declared at '/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.runs/synth_1/.Xil/Vivado-32181-ubuv1604/realtime/ultra96v2_valtest_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'ultra96v2_valtest_xbar_0' [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/synth/ultra96v2_valtest.vhd:1205]
INFO: [Synth 8-638] synthesizing module 'ultra96v2_valtest_xbar_0' [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.runs/synth_1/.Xil/Vivado-32181-ubuv1604/realtime/ultra96v2_valtest_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'ultra96v2_valtest_ps8_0_axi_periph_0' (5#1) [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/synth/ultra96v2_valtest.vhd:801]
INFO: [Synth 8-3491] module 'ultra96v2_valtest_rst_ps8_0_99M_0' declared at '/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.runs/synth_1/.Xil/Vivado-32181-ubuv1604/realtime/ultra96v2_valtest_rst_ps8_0_99M_0_stub.vhdl:5' bound to instance 'rst_ps8_0_99M' of component 'ultra96v2_valtest_rst_ps8_0_99M_0' [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/synth/ultra96v2_valtest.vhd:1794]
INFO: [Synth 8-638] synthesizing module 'ultra96v2_valtest_rst_ps8_0_99M_0' [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.runs/synth_1/.Xil/Vivado-32181-ubuv1604/realtime/ultra96v2_valtest_rst_ps8_0_99M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'ultra96v2_valtest_xlconcat_0_0' declared at '/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.runs/synth_1/.Xil/Vivado-32181-ubuv1604/realtime/ultra96v2_valtest_xlconcat_0_0_stub.vhdl:5' bound to instance 'xlconcat_0' of component 'ultra96v2_valtest_xlconcat_0_0' [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/synth/ultra96v2_valtest.vhd:1807]
INFO: [Synth 8-638] synthesizing module 'ultra96v2_valtest_xlconcat_0_0' [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.runs/synth_1/.Xil/Vivado-32181-ubuv1604/realtime/ultra96v2_valtest_xlconcat_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'ultra96v2_valtest_xlconstant_0_0' declared at '/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.runs/synth_1/.Xil/Vivado-32181-ubuv1604/realtime/ultra96v2_valtest_xlconstant_0_0_stub.vhdl:5' bound to instance 'xlconstant_0' of component 'ultra96v2_valtest_xlconstant_0_0' [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/synth/ultra96v2_valtest.vhd:1812]
INFO: [Synth 8-638] synthesizing module 'ultra96v2_valtest_xlconstant_0_0' [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.runs/synth_1/.Xil/Vivado-32181-ubuv1604/realtime/ultra96v2_valtest_xlconstant_0_0_stub.vhdl:12]
INFO: [Synth 8-3491] module 'ultra96v2_valtest_zynq_ultra_ps_e_0_0' declared at '/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.runs/synth_1/.Xil/Vivado-32181-ubuv1604/realtime/ultra96v2_valtest_zynq_ultra_ps_e_0_0_stub.vhdl:5' bound to instance 'zynq_ultra_ps_e_0' of component 'ultra96v2_valtest_zynq_ultra_ps_e_0_0' [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/synth/ultra96v2_valtest.vhd:1816]
INFO: [Synth 8-638] synthesizing module 'ultra96v2_valtest_zynq_ultra_ps_e_0_0' [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.runs/synth_1/.Xil/Vivado-32181-ubuv1604/realtime/ultra96v2_valtest_zynq_ultra_ps_e_0_0_stub.vhdl:103]
INFO: [Synth 8-256] done synthesizing module 'ultra96v2_valtest' (6#1) [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/synth/ultra96v2_valtest.vhd:1293]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'wifi_radio_rstn_tri_iobuf_0' of component 'IOBUF' [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/hdl/ultra96v2_valtest_wrapper.vhd:294]
INFO: [Synth 8-256] done synthesizing module 'ultra96v2_valtest_wrapper' (7#1) [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/hdl/ultra96v2_valtest_wrapper.vhd:27]
WARNING: [Synth 8-3331] design s00_couplers_imp_ATNZDM has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_ATNZDM has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UV3ESL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UV3ESL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UV3ESL has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UV3ESL has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_17YV9IC has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_17YV9IC has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_17YV9IC has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_17YV9IC has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1630.207 ; gain = 0.000 ; free physical = 2970 ; free virtual = 26293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1630.207 ; gain = 0.000 ; free physical = 2971 ; free virtual = 26294
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1630.207 ; gain = 0.000 ; free physical = 2971 ; free virtual = 26294
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/ip/ultra96v2_valtest_zynq_ultra_ps_e_0_0/ultra96v2_valtest_zynq_ultra_ps_e_0_0/ultra96v2_valtest_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'ultra96v2_valtest_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/ip/ultra96v2_valtest_zynq_ultra_ps_e_0_0/ultra96v2_valtest_zynq_ultra_ps_e_0_0/ultra96v2_valtest_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'ultra96v2_valtest_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/ip/ultra96v2_valtest_axi_uart16550_0_0/ultra96v2_valtest_axi_uart16550_0_0/ultra96v2_valtest_axi_uart16550_0_0_in_context.xdc] for cell 'ultra96v2_valtest_i/axi_uart16550_0'
Finished Parsing XDC File [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/ip/ultra96v2_valtest_axi_uart16550_0_0/ultra96v2_valtest_axi_uart16550_0_0/ultra96v2_valtest_axi_uart16550_0_0_in_context.xdc] for cell 'ultra96v2_valtest_i/axi_uart16550_0'
Parsing XDC File [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/ip/ultra96v2_valtest_rst_ps8_0_99M_0/ultra96v2_valtest_rst_ps8_0_99M_0/ultra96v2_valtest_rst_ps8_0_99M_0_in_context.xdc] for cell 'ultra96v2_valtest_i/rst_ps8_0_99M'
Finished Parsing XDC File [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/ip/ultra96v2_valtest_rst_ps8_0_99M_0/ultra96v2_valtest_rst_ps8_0_99M_0/ultra96v2_valtest_rst_ps8_0_99M_0_in_context.xdc] for cell 'ultra96v2_valtest_i/rst_ps8_0_99M'
Parsing XDC File [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/ip/ultra96v2_valtest_axi_gpio_0_0/ultra96v2_valtest_axi_gpio_0_0/ultra96v2_valtest_axi_gpio_0_0_in_context.xdc] for cell 'ultra96v2_valtest_i/axi_gpio_0'
Finished Parsing XDC File [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/ip/ultra96v2_valtest_axi_gpio_0_0/ultra96v2_valtest_axi_gpio_0_0/ultra96v2_valtest_axi_gpio_0_0_in_context.xdc] for cell 'ultra96v2_valtest_i/axi_gpio_0'
Parsing XDC File [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/ip/ultra96v2_valtest_xlconcat_0_0/ultra96v2_valtest_xlconcat_0_0/ultra96v2_valtest_xlconcat_0_0_in_context.xdc] for cell 'ultra96v2_valtest_i/xlconcat_0'
Finished Parsing XDC File [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/ip/ultra96v2_valtest_xlconcat_0_0/ultra96v2_valtest_xlconcat_0_0/ultra96v2_valtest_xlconcat_0_0_in_context.xdc] for cell 'ultra96v2_valtest_i/xlconcat_0'
Parsing XDC File [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/ip/ultra96v2_valtest_xbar_0/ultra96v2_valtest_xbar_0/ultra96v2_valtest_xbar_0_in_context.xdc] for cell 'ultra96v2_valtest_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/ip/ultra96v2_valtest_xbar_0/ultra96v2_valtest_xbar_0/ultra96v2_valtest_xbar_0_in_context.xdc] for cell 'ultra96v2_valtest_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/ip/ultra96v2_valtest_xlconstant_0_0/ultra96v2_valtest_xlconstant_0_0/ultra96v2_valtest_xlconstant_0_0_in_context.xdc] for cell 'ultra96v2_valtest_i/xlconstant_0'
Finished Parsing XDC File [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/ip/ultra96v2_valtest_xlconstant_0_0/ultra96v2_valtest_xlconstant_0_0/ultra96v2_valtest_xlconstant_0_0_in_context.xdc] for cell 'ultra96v2_valtest_i/xlconstant_0'
Parsing XDC File [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/ip/ultra96v2_valtest_auto_ds_0/ultra96v2_valtest_auto_ds_0/ultra96v2_valtest_auto_ds_0_in_context.xdc] for cell 'ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/ip/ultra96v2_valtest_auto_ds_0/ultra96v2_valtest_auto_ds_0/ultra96v2_valtest_auto_ds_0_in_context.xdc] for cell 'ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/ip/ultra96v2_valtest_auto_pc_0/ultra96v2_valtest_auto_pc_0/ultra96v2_valtest_auto_pc_0_in_context.xdc] for cell 'ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/sources_1/bd/ultra96v2_valtest/ip/ultra96v2_valtest_auto_pc_0/ultra96v2_valtest_auto_pc_0/ultra96v2_valtest_auto_pc_0_in_context.xdc] for cell 'ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/constrs_1/imports/2018.2/ultra96v2_valtest.xdc]
Finished Parsing XDC File [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/constrs_1/imports/2018.2/ultra96v2_valtest.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.srcs/constrs_1/imports/2018.2/ultra96v2_valtest.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ultra96v2_valtest_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ultra96v2_valtest_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 17 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2236.992 ; gain = 0.000 ; free physical = 2349 ; free virtual = 25673
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:53 . Memory (MB): peak = 2236.992 ; gain = 606.785 ; free physical = 2410 ; free virtual = 25734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:53 . Memory (MB): peak = 2236.992 ; gain = 606.785 ; free physical = 2410 ; free virtual = 25734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ultra96v2_valtest_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_valtest_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_valtest_i/axi_uart16550_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_valtest_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_valtest_i/rst_ps8_0_99M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_valtest_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_valtest_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_valtest_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_valtest_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:53 . Memory (MB): peak = 2236.992 ; gain = 606.785 ; free physical = 2410 ; free virtual = 25734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:53 . Memory (MB): peak = 2236.992 ; gain = 606.785 ; free physical = 2411 ; free virtual = 25736
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design ultra96v2_valtest_ps8_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design ultra96v2_valtest_ps8_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design ultra96v2_valtest_ps8_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design ultra96v2_valtest_ps8_0_axi_periph_0 has unconnected port M01_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:53 . Memory (MB): peak = 2236.992 ; gain = 606.785 ; free physical = 2409 ; free virtual = 25735
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'ultra96v2_valtest_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'ultra96v2_valtest_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:02:25 . Memory (MB): peak = 2467.844 ; gain = 837.637 ; free physical = 1851 ; free virtual = 25177
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:02:25 . Memory (MB): peak = 2467.844 ; gain = 837.637 ; free physical = 1851 ; free virtual = 25177
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:02:25 . Memory (MB): peak = 2468.844 ; gain = 838.637 ; free physical = 1849 ; free virtual = 25176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:02:26 . Memory (MB): peak = 2469.844 ; gain = 839.637 ; free physical = 1849 ; free virtual = 25176
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:02:26 . Memory (MB): peak = 2469.844 ; gain = 839.637 ; free physical = 1849 ; free virtual = 25176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:13 ; elapsed = 00:02:26 . Memory (MB): peak = 2469.844 ; gain = 839.637 ; free physical = 1849 ; free virtual = 25176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:13 ; elapsed = 00:02:26 . Memory (MB): peak = 2469.844 ; gain = 839.637 ; free physical = 1849 ; free virtual = 25176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:02:26 . Memory (MB): peak = 2469.844 ; gain = 839.637 ; free physical = 1849 ; free virtual = 25176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:13 ; elapsed = 00:02:26 . Memory (MB): peak = 2469.844 ; gain = 839.637 ; free physical = 1849 ; free virtual = 25176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------+----------+
|      |BlackBox name                         |Instances |
+------+--------------------------------------+----------+
|1     |ultra96v2_valtest_xbar_0              |         1|
|2     |ultra96v2_valtest_auto_ds_0           |         1|
|3     |ultra96v2_valtest_auto_pc_0           |         1|
|4     |ultra96v2_valtest_axi_gpio_0_0        |         1|
|5     |ultra96v2_valtest_axi_uart16550_0_0   |         1|
|6     |ultra96v2_valtest_rst_ps8_0_99M_0     |         1|
|7     |ultra96v2_valtest_xlconcat_0_0        |         1|
|8     |ultra96v2_valtest_xlconstant_0_0      |         1|
|9     |ultra96v2_valtest_zynq_ultra_ps_e_0_0 |         1|
+------+--------------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------------------+------+
|      |Cell                                         |Count |
+------+---------------------------------------------+------+
|1     |ultra96v2_valtest_auto_ds_0_bbox_2           |     1|
|2     |ultra96v2_valtest_auto_pc_0_bbox_3           |     1|
|3     |ultra96v2_valtest_axi_gpio_0_0_bbox_0        |     1|
|4     |ultra96v2_valtest_axi_uart16550_0_0_bbox_1   |     1|
|5     |ultra96v2_valtest_rst_ps8_0_99M_0_bbox_5     |     1|
|6     |ultra96v2_valtest_xbar_0_bbox_4              |     1|
|7     |ultra96v2_valtest_xlconcat_0_0_bbox_6        |     1|
|8     |ultra96v2_valtest_xlconstant_0_0_bbox_7      |     1|
|9     |ultra96v2_valtest_zynq_ultra_ps_e_0_0_bbox_8 |     1|
|10    |IBUF                                         |     2|
|11    |IOBUF                                        |    17|
|12    |OBUF                                         |     3|
+------+---------------------------------------------+------+

Report Instance Areas: 
+------+----------------------+-------------------------------------+------+
|      |Instance              |Module                               |Cells |
+------+----------------------+-------------------------------------+------+
|1     |top                   |                                     |  1661|
|2     |  ultra96v2_valtest_i |ultra96v2_valtest                    |  1639|
|3     |    ps8_0_axi_periph  |ultra96v2_valtest_ps8_0_axi_periph_0 |   814|
|4     |      s00_couplers    |s00_couplers_imp_ATNZDM              |   519|
+------+----------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:13 ; elapsed = 00:02:26 . Memory (MB): peak = 2469.844 ; gain = 839.637 ; free physical = 1849 ; free virtual = 25176
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:01:43 . Memory (MB): peak = 2469.844 ; gain = 232.852 ; free physical = 1888 ; free virtual = 25215
Synthesis Optimization Complete : Time (s): cpu = 00:01:13 ; elapsed = 00:02:26 . Memory (MB): peak = 2469.852 ; gain = 839.637 ; free physical = 1888 ; free virtual = 25215
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 17 instances

INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:02:27 . Memory (MB): peak = 2499.008 ; gain = 868.914 ; free physical = 1876 ; free virtual = 25203
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/training/Projects/Ultra96v2_wifi_val_2018_2/ultra96v2_valtest_2018_2/hardware/ULTRA96V2/ultra96v2_valtest.runs/synth_1/ultra96v2_valtest_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ultra96v2_valtest_wrapper_utilization_synth.rpt -pb ultra96v2_valtest_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2499.008 ; gain = 0.000 ; free physical = 1875 ; free virtual = 25202
INFO: [Common 17-206] Exiting Vivado at Fri Feb  8 20:19:11 2019...
