##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: Clock_1   | Frequency: 44.32 MHz  | Target: 20.00 MHz  | 
Clock: CyHFCLK   | N/A                   | Target: 40.00 MHz  | 
Clock: CyILO     | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO     | N/A                   | Target: 40.00 MHz  | 
Clock: CyLFCLK   | N/A                   | Target: 0.03 MHz   | 
Clock: CySYSCLK  | N/A                   | Target: 40.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        50000            27436       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name     Clock to Out  Clock Name:Phase  
------------  ------------  ----------------  
Pin_1(0)_PAD  24258         Clock_1:R         
Pin_2(0)_PAD  27777         Clock_1:R         
Pin_3(0)_PAD  26283         Clock_1:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 44.32 MHz | Target: 20.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter:u0\/so_comb
Path End       : \WS2812driver_1:pulseGen\/p_in_4
Capture Clock  : \WS2812driver_1:pulseGen\/clock
Path slack     : 27436p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -8280
--------------------------------------------   ----- 
End-of-path required time (ps)                 41720

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14284
-------------------------------------   ----- 
End-of-path arrival time (ps)           14284
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter:u0\/clock                         datapathcell2              0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter:u0\/so_comb  datapathcell2   4690   4690  27436  RISE       1
\WS2812driver_1:comp_val_4\/main_0   macrocell4      2247   6937  27436  RISE       1
\WS2812driver_1:comp_val_4\/q        macrocell4      3350  10287  27436  RISE       1
\WS2812driver_1:pulseGen\/p_in_4     datapathcell1   3997  14284  27436  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pulseGen\/clock                           datapathcell1              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter:u0\/so_comb
Path End       : \WS2812driver_1:pulseGen\/p_in_4
Capture Clock  : \WS2812driver_1:pulseGen\/clock
Path slack     : 27436p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -8280
--------------------------------------------   ----- 
End-of-path required time (ps)                 41720

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14284
-------------------------------------   ----- 
End-of-path arrival time (ps)           14284
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter:u0\/clock                         datapathcell2              0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter:u0\/so_comb  datapathcell2   4690   4690  27436  RISE       1
\WS2812driver_1:comp_val_4\/main_0   macrocell4      2247   6937  27436  RISE       1
\WS2812driver_1:comp_val_4\/q        macrocell4      3350  10287  27436  RISE       1
\WS2812driver_1:pulseGen\/p_in_4     datapathcell1   3997  14284  27436  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pulseGen\/clock                           datapathcell1              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter:u0\/so_comb
Path End       : \WS2812driver_1:pulseGen\/p_in_4
Capture Clock  : \WS2812driver_1:pulseGen\/clock
Path slack     : 27436p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -8280
--------------------------------------------   ----- 
End-of-path required time (ps)                 41720

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14284
-------------------------------------   ----- 
End-of-path arrival time (ps)           14284
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter:u0\/clock                         datapathcell2              0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter:u0\/so_comb  datapathcell2   4690   4690  27436  RISE       1
\WS2812driver_1:comp_val_4\/main_0   macrocell4      2247   6937  27436  RISE       1
\WS2812driver_1:comp_val_4\/q        macrocell4      3350  10287  27436  RISE       1
\WS2812driver_1:pulseGen\/p_in_4     datapathcell1   3997  14284  27436  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pulseGen\/clock                           datapathcell1              0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:pg_state_1\/q
Path End       : Net_187/main_2
Capture Clock  : Net_187/clock_0
Path slack     : 30246p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16244
-------------------------------------   ----- 
End-of-path arrival time (ps)           16244
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_1\/clock_0                       macrocell7                 0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\WS2812driver_1:pg_state_1\/q        macrocell7      1250   1250  30246  RISE       1
\WS2812driver_1:pulseGen\/cs_addr_1  datapathcell1   3006   4256  30246  RISE       1
\WS2812driver_1:pulseGen\/ce1_comb   datapathcell1   9740  13996  30246  RISE       1
Net_187/main_2                       macrocell1      2248  16244  30246  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_187/clock_0                                           macrocell1                 0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:pg_state_1\/q
Path End       : \WS2812driver_1:pg_data_req\/main_2
Capture Clock  : \WS2812driver_1:pg_data_req\/clock_0
Path slack     : 30246p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16244
-------------------------------------   ----- 
End-of-path arrival time (ps)           16244
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_1\/clock_0                       macrocell7                 0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\WS2812driver_1:pg_state_1\/q        macrocell7      1250   1250  30246  RISE       1
\WS2812driver_1:pulseGen\/cs_addr_1  datapathcell1   3006   4256  30246  RISE       1
\WS2812driver_1:pulseGen\/ce1_comb   datapathcell1   9740  13996  30246  RISE       1
\WS2812driver_1:pg_data_req\/main_2  macrocell5      2248  16244  30246  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_data_req\/clock_0                      macrocell5                 0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:pg_state_1\/q
Path End       : \WS2812driver_1:pg_state_0\/main_2
Capture Clock  : \WS2812driver_1:pg_state_0\/clock_0
Path slack     : 30246p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16244
-------------------------------------   ----- 
End-of-path arrival time (ps)           16244
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_1\/clock_0                       macrocell7                 0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\WS2812driver_1:pg_state_1\/q        macrocell7      1250   1250  30246  RISE       1
\WS2812driver_1:pulseGen\/cs_addr_1  datapathcell1   3006   4256  30246  RISE       1
\WS2812driver_1:pulseGen\/ce1_comb   datapathcell1   9740  13996  30246  RISE       1
\WS2812driver_1:pg_state_0\/main_2   macrocell6      2248  16244  30246  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_0\/clock_0                       macrocell6                 0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:pg_state_1\/q
Path End       : \WS2812driver_1:pulseGen\/cs_addr_1
Capture Clock  : \WS2812driver_1:pulseGen\/clock
Path slack     : 33114p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    50000
- Setup time                                   -12630
--------------------------------------------   ------ 
End-of-path required time (ps)                  37370

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_1\/clock_0                       macrocell7                 0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\WS2812driver_1:pg_state_1\/q        macrocell7      1250   1250  30246  RISE       1
\WS2812driver_1:pulseGen\/cs_addr_1  datapathcell1   3006   4256  33114  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pulseGen\/clock                           datapathcell1              0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:pg_state_0\/q
Path End       : \WS2812driver_1:pulseGen\/cs_addr_0
Capture Clock  : \WS2812driver_1:pulseGen\/clock
Path slack     : 33117p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    50000
- Setup time                                   -12630
--------------------------------------------   ------ 
End-of-path required time (ps)                  37370

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_0\/clock_0                       macrocell6                 0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\WS2812driver_1:pg_state_0\/q        macrocell6      1250   1250  30250  RISE       1
\WS2812driver_1:pulseGen\/cs_addr_0  datapathcell1   3003   4253  33117  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pulseGen\/clock                           datapathcell1              0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter:u0\/so_comb
Path End       : \WS2812driver_1:pulseGen\/p_in_2
Capture Clock  : \WS2812driver_1:pulseGen\/clock
Path slack     : 34781p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -8280
--------------------------------------------   ----- 
End-of-path required time (ps)                 41720

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6939
-------------------------------------   ---- 
End-of-path arrival time (ps)           6939
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter:u0\/clock                         datapathcell2              0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter:u0\/so_comb  datapathcell2   4690   4690  27436  RISE       1
\WS2812driver_1:pulseGen\/p_in_2     datapathcell1   2249   6939  34781  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pulseGen\/clock                           datapathcell1              0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter_state_2\/q
Path End       : \WS2812driver_1:shifter:u0\/cs_addr_2
Capture Clock  : \WS2812driver_1:shifter:u0\/clock
Path slack     : 36991p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -6300
--------------------------------------------   ----- 
End-of-path required time (ps)                 43700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6709
-------------------------------------   ---- 
End-of-path arrival time (ps)           6709
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_2\/clock_0                  macrocell13                0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter_state_2\/q     macrocell13     1250   1250  36991  RISE       1
\WS2812driver_1:shifter:u0\/cs_addr_2  datapathcell2   5459   6709  36991  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter:u0\/clock                         datapathcell2              0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter:u0\/f1_blk_stat_comb
Path End       : Net_189/main_5
Capture Clock  : Net_189/clock_0
Path slack     : 37912p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8578
-------------------------------------   ---- 
End-of-path arrival time (ps)           8578
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter:u0\/clock                         datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  37912  RISE       1
Net_189/main_5                                macrocell3      3298   8578  37912  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_189/clock_0                                           macrocell3                 0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter:u0\/f0_blk_stat_comb
Path End       : Net_189/main_4
Capture Clock  : Net_189/clock_0
Path slack     : 37914p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8576
-------------------------------------   ---- 
End-of-path arrival time (ps)           8576
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter:u0\/clock                         datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  37914  RISE       1
Net_189/main_4                                macrocell3      3296   8576  37914  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_189/clock_0                                           macrocell3                 0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter:u0\/f1_blk_stat_comb
Path End       : \WS2812driver_1:shifter_state_2\/main_7
Capture Clock  : \WS2812driver_1:shifter_state_2\/clock_0
Path slack     : 37925p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8565
-------------------------------------   ---- 
End-of-path arrival time (ps)           8565
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter:u0\/clock                         datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  37912  RISE       1
\WS2812driver_1:shifter_state_2\/main_7       macrocell13     3285   8565  37925  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_2\/clock_0                  macrocell13                0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter:u0\/f0_blk_stat_comb
Path End       : \WS2812driver_1:shifter_state_2\/main_6
Capture Clock  : \WS2812driver_1:shifter_state_2\/clock_0
Path slack     : 37926p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8564
-------------------------------------   ---- 
End-of-path arrival time (ps)           8564
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter:u0\/clock                         datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  37914  RISE       1
\WS2812driver_1:shifter_state_2\/main_6       macrocell13     3284   8564  37926  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_2\/clock_0                  macrocell13                0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter_state_0\/q
Path End       : \WS2812driver_1:shifter:u0\/cs_addr_0
Capture Clock  : \WS2812driver_1:shifter:u0\/clock
Path slack     : 38348p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -6300
--------------------------------------------   ----- 
End-of-path required time (ps)                 43700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5352
-------------------------------------   ---- 
End-of-path arrival time (ps)           5352
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_0\/clock_0                  macrocell11                0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter_state_0\/q     macrocell11     1250   1250  38348  RISE       1
\WS2812driver_1:shifter:u0\/cs_addr_0  datapathcell2   4102   5352  38348  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter:u0\/clock                         datapathcell2              0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter_state_1\/q
Path End       : \WS2812driver_1:shifter:u0\/cs_addr_1
Capture Clock  : \WS2812driver_1:shifter:u0\/clock
Path slack     : 38787p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -6300
--------------------------------------------   ----- 
End-of-path required time (ps)                 43700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4913
-------------------------------------   ---- 
End-of-path arrival time (ps)           4913
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_1\/clock_0                  macrocell12                0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter_state_1\/q     macrocell12     1250   1250  38787  RISE       1
\WS2812driver_1:shifter:u0\/cs_addr_1  datapathcell2   3663   4913  38787  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter:u0\/clock                         datapathcell2              0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter:u0\/f1_blk_stat_comb
Path End       : \WS2812driver_1:shifter_state_0\/main_8
Capture Clock  : \WS2812driver_1:shifter_state_0\/clock_0
Path slack     : 38968p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7522
-------------------------------------   ---- 
End-of-path arrival time (ps)           7522
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter:u0\/clock                         datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  37912  RISE       1
\WS2812driver_1:shifter_state_0\/main_8       macrocell11     2242   7522  38968  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_0\/clock_0                  macrocell11                0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter:u0\/f0_blk_stat_comb
Path End       : \WS2812driver_1:shifter_state_0\/main_7
Capture Clock  : \WS2812driver_1:shifter_state_0\/clock_0
Path slack     : 38970p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7520
-------------------------------------   ---- 
End-of-path arrival time (ps)           7520
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter:u0\/clock                         datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  37914  RISE       1
\WS2812driver_1:shifter_state_0\/main_7       macrocell11     2240   7520  38970  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_0\/clock_0                  macrocell11                0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter_state_2\/q
Path End       : \WS2812driver_1:shifter_state_0\/main_1
Capture Clock  : \WS2812driver_1:shifter_state_0\/clock_0
Path slack     : 39247p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7243
-------------------------------------   ---- 
End-of-path arrival time (ps)           7243
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_2\/clock_0                  macrocell13                0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter_state_2\/q       macrocell13   1250   1250  36991  RISE       1
\WS2812driver_1:shifter_state_0\/main_1  macrocell11   5993   7243  39247  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_0\/clock_0                  macrocell11                0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter_state_0\/q
Path End       : \WS2812driver_1:shift_counter_1\/main_2
Capture Clock  : \WS2812driver_1:shift_counter_1\/clock_0
Path slack     : 39346p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7144
-------------------------------------   ---- 
End-of-path arrival time (ps)           7144
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_0\/clock_0                  macrocell11                0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter_state_0\/q       macrocell11   1250   1250  38348  RISE       1
\WS2812driver_1:shift_counter_1\/main_2  macrocell9    5894   7144  39346  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_1\/clock_0                  macrocell9                 0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter_state_0\/q
Path End       : \WS2812driver_1:shift_counter_0\/main_2
Capture Clock  : \WS2812driver_1:shift_counter_0\/clock_0
Path slack     : 39851p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6639
-------------------------------------   ---- 
End-of-path arrival time (ps)           6639
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_0\/clock_0                  macrocell11                0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter_state_0\/q       macrocell11   1250   1250  38348  RISE       1
\WS2812driver_1:shift_counter_0\/main_2  macrocell8    5389   6639  39851  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_0\/clock_0                  macrocell8                 0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter_state_0\/q
Path End       : \WS2812driver_1:shifter_state_2\/main_2
Capture Clock  : \WS2812driver_1:shifter_state_2\/clock_0
Path slack     : 39851p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6639
-------------------------------------   ---- 
End-of-path arrival time (ps)           6639
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_0\/clock_0                  macrocell11                0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter_state_0\/q       macrocell11   1250   1250  38348  RISE       1
\WS2812driver_1:shifter_state_2\/main_2  macrocell13   5389   6639  39851  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_2\/clock_0                  macrocell13                0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shift_counter_0\/q
Path End       : \WS2812driver_1:shifter_state_0\/main_6
Capture Clock  : \WS2812driver_1:shifter_state_0\/clock_0
Path slack     : 39887p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6603
-------------------------------------   ---- 
End-of-path arrival time (ps)           6603
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_0\/clock_0                  macrocell8                 0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shift_counter_0\/q       macrocell8    1250   1250  39887  RISE       1
\WS2812driver_1:shifter_state_0\/main_6  macrocell11   5353   6603  39887  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_0\/clock_0                  macrocell11                0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter_state_0\/q
Path End       : Net_189/main_3
Capture Clock  : Net_189/clock_0
Path slack     : 39896p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6594
-------------------------------------   ---- 
End-of-path arrival time (ps)           6594
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_0\/clock_0                  macrocell11                0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter_state_0\/q  macrocell11   1250   1250  38348  RISE       1
Net_189/main_3                      macrocell3    5344   6594  39896  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_189/clock_0                                           macrocell3                 0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter_state_2\/q
Path End       : \WS2812driver_1:pg_state_0\/main_4
Capture Clock  : \WS2812driver_1:pg_state_0\/clock_0
Path slack     : 40147p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6343
-------------------------------------   ---- 
End-of-path arrival time (ps)           6343
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_2\/clock_0                  macrocell13                0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter_state_2\/q  macrocell13   1250   1250  36991  RISE       1
\WS2812driver_1:pg_state_0\/main_4  macrocell6    5093   6343  40147  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_0\/clock_0                       macrocell6                 0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter_state_2\/q
Path End       : \WS2812driver_1:shifter_state_1\/main_1
Capture Clock  : \WS2812driver_1:shifter_state_1\/clock_0
Path slack     : 40156p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6334
-------------------------------------   ---- 
End-of-path arrival time (ps)           6334
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_2\/clock_0                  macrocell13                0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter_state_2\/q       macrocell13   1250   1250  36991  RISE       1
\WS2812driver_1:shifter_state_1\/main_1  macrocell12   5084   6334  40156  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_1\/clock_0                  macrocell12                0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter_state_1\/q
Path End       : \WS2812driver_1:shift_counter_2\/main_1
Capture Clock  : \WS2812driver_1:shift_counter_2\/clock_0
Path slack     : 40165p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6325
-------------------------------------   ---- 
End-of-path arrival time (ps)           6325
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_1\/clock_0                  macrocell12                0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter_state_1\/q       macrocell12   1250   1250  38787  RISE       1
\WS2812driver_1:shift_counter_2\/main_1  macrocell10   5075   6325  40165  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_2\/clock_0                  macrocell10                0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter_state_1\/q
Path End       : Net_189/main_2
Capture Clock  : Net_189/clock_0
Path slack     : 40170p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6320
-------------------------------------   ---- 
End-of-path arrival time (ps)           6320
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_1\/clock_0                  macrocell12                0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter_state_1\/q  macrocell12   1250   1250  38787  RISE       1
Net_189/main_2                      macrocell3    5070   6320  40170  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_189/clock_0                                           macrocell3                 0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter_state_1\/q
Path End       : \WS2812driver_1:shift_counter_1\/main_1
Capture Clock  : \WS2812driver_1:shift_counter_1\/clock_0
Path slack     : 40199p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6291
-------------------------------------   ---- 
End-of-path arrival time (ps)           6291
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_1\/clock_0                  macrocell12                0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter_state_1\/q       macrocell12   1250   1250  38787  RISE       1
\WS2812driver_1:shift_counter_1\/main_1  macrocell9    5041   6291  40199  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_1\/clock_0                  macrocell9                 0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter_state_1\/q
Path End       : \WS2812driver_1:shift_counter_0\/main_1
Capture Clock  : \WS2812driver_1:shift_counter_0\/clock_0
Path slack     : 40203p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6287
-------------------------------------   ---- 
End-of-path arrival time (ps)           6287
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_1\/clock_0                  macrocell12                0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter_state_1\/q       macrocell12   1250   1250  38787  RISE       1
\WS2812driver_1:shift_counter_0\/main_1  macrocell8    5037   6287  40203  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_0\/clock_0                  macrocell8                 0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter_state_1\/q
Path End       : \WS2812driver_1:shifter_state_2\/main_1
Capture Clock  : \WS2812driver_1:shifter_state_2\/clock_0
Path slack     : 40203p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6287
-------------------------------------   ---- 
End-of-path arrival time (ps)           6287
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_1\/clock_0                  macrocell12                0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter_state_1\/q       macrocell12   1250   1250  38787  RISE       1
\WS2812driver_1:shifter_state_2\/main_1  macrocell13   5037   6287  40203  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_2\/clock_0                  macrocell13                0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter_state_0\/q
Path End       : \WS2812driver_1:shift_counter_2\/main_2
Capture Clock  : \WS2812driver_1:shift_counter_2\/clock_0
Path slack     : 40316p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6174
-------------------------------------   ---- 
End-of-path arrival time (ps)           6174
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_0\/clock_0                  macrocell11                0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter_state_0\/q       macrocell11   1250   1250  38348  RISE       1
\WS2812driver_1:shift_counter_2\/main_2  macrocell10   4924   6174  40316  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_2\/clock_0                  macrocell10                0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:pulseGen\/z0_comb
Path End       : \WS2812driver_1:pg_state_0\/main_3
Capture Clock  : \WS2812driver_1:pg_state_0\/clock_0
Path slack     : 40391p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6099
-------------------------------------   ---- 
End-of-path arrival time (ps)           6099
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pulseGen\/clock                           datapathcell1              0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\WS2812driver_1:pulseGen\/z0_comb   datapathcell1   3850   3850  40391  RISE       1
\WS2812driver_1:pg_state_0\/main_3  macrocell6      2249   6099  40391  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_0\/clock_0                       macrocell6                 0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:pulseGen\/z0_comb
Path End       : \WS2812driver_1:pg_state_1\/main_2
Capture Clock  : \WS2812driver_1:pg_state_1\/clock_0
Path slack     : 40391p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6099
-------------------------------------   ---- 
End-of-path arrival time (ps)           6099
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pulseGen\/clock                           datapathcell1              0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\WS2812driver_1:pulseGen\/z0_comb   datapathcell1   3850   3850  40391  RISE       1
\WS2812driver_1:pg_state_1\/main_2  macrocell7      2249   6099  40391  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_1\/clock_0                       macrocell7                 0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shift_counter_0\/q
Path End       : \WS2812driver_1:shifter_state_1\/main_6
Capture Clock  : \WS2812driver_1:shifter_state_1\/clock_0
Path slack     : 40414p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6076
-------------------------------------   ---- 
End-of-path arrival time (ps)           6076
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_0\/clock_0                  macrocell8                 0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shift_counter_0\/q       macrocell8    1250   1250  39887  RISE       1
\WS2812driver_1:shifter_state_1\/main_6  macrocell12   4826   6076  40414  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_1\/clock_0                  macrocell12                0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter_state_1\/q
Path End       : \WS2812driver_1:shifter_state_0\/main_2
Capture Clock  : \WS2812driver_1:shifter_state_0\/clock_0
Path slack     : 40643p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5847
-------------------------------------   ---- 
End-of-path arrival time (ps)           5847
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_1\/clock_0                  macrocell12                0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter_state_1\/q       macrocell12   1250   1250  38787  RISE       1
\WS2812driver_1:shifter_state_0\/main_2  macrocell11   4597   5847  40643  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_0\/clock_0                  macrocell11                0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shift_counter_1\/q
Path End       : \WS2812driver_1:shifter_state_0\/main_5
Capture Clock  : \WS2812driver_1:shifter_state_0\/clock_0
Path slack     : 41116p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5374
-------------------------------------   ---- 
End-of-path arrival time (ps)           5374
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_1\/clock_0                  macrocell9                 0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shift_counter_1\/q       macrocell9    1250   1250  41116  RISE       1
\WS2812driver_1:shifter_state_0\/main_5  macrocell11   4124   5374  41116  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_0\/clock_0                  macrocell11                0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shift_counter_1\/q
Path End       : \WS2812driver_1:shifter_state_1\/main_5
Capture Clock  : \WS2812driver_1:shifter_state_1\/clock_0
Path slack     : 41127p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_1\/clock_0                  macrocell9                 0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shift_counter_1\/q       macrocell9    1250   1250  41116  RISE       1
\WS2812driver_1:shifter_state_1\/main_5  macrocell12   4113   5363  41127  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_1\/clock_0                  macrocell12                0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter_state_1\/q
Path End       : \WS2812driver_1:shifter_state_1\/main_2
Capture Clock  : \WS2812driver_1:shifter_state_1\/clock_0
Path slack     : 41198p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5292
-------------------------------------   ---- 
End-of-path arrival time (ps)           5292
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_1\/clock_0                  macrocell12                0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter_state_1\/q       macrocell12   1250   1250  38787  RISE       1
\WS2812driver_1:shifter_state_1\/main_2  macrocell12   4042   5292  41198  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_1\/clock_0                  macrocell12                0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter_state_0\/q
Path End       : \WS2812driver_1:pg_state_0\/main_6
Capture Clock  : \WS2812driver_1:pg_state_0\/clock_0
Path slack     : 41404p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5086
-------------------------------------   ---- 
End-of-path arrival time (ps)           5086
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_0\/clock_0                  macrocell11                0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter_state_0\/q  macrocell11   1250   1250  38348  RISE       1
\WS2812driver_1:pg_state_0\/main_6  macrocell6    3836   5086  41404  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_0\/clock_0                       macrocell6                 0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter_state_0\/q
Path End       : \WS2812driver_1:shifter_state_0\/main_3
Capture Clock  : \WS2812driver_1:shifter_state_0\/clock_0
Path slack     : 41404p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5086
-------------------------------------   ---- 
End-of-path arrival time (ps)           5086
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_0\/clock_0                  macrocell11                0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter_state_0\/q       macrocell11   1250   1250  38348  RISE       1
\WS2812driver_1:shifter_state_0\/main_3  macrocell11   3836   5086  41404  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_0\/clock_0                  macrocell11                0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shift_counter_2\/q
Path End       : \WS2812driver_1:shifter_state_0\/main_4
Capture Clock  : \WS2812driver_1:shifter_state_0\/clock_0
Path slack     : 41410p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5080
-------------------------------------   ---- 
End-of-path arrival time (ps)           5080
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_2\/clock_0                  macrocell10                0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shift_counter_2\/q       macrocell10   1250   1250  41410  RISE       1
\WS2812driver_1:shifter_state_0\/main_4  macrocell11   3830   5080  41410  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_0\/clock_0                  macrocell11                0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shift_counter_2\/q
Path End       : \WS2812driver_1:shifter_state_1\/main_4
Capture Clock  : \WS2812driver_1:shifter_state_1\/clock_0
Path slack     : 41421p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5069
-------------------------------------   ---- 
End-of-path arrival time (ps)           5069
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_2\/clock_0                  macrocell10                0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shift_counter_2\/q       macrocell10   1250   1250  41410  RISE       1
\WS2812driver_1:shifter_state_1\/main_4  macrocell12   3819   5069  41421  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_1\/clock_0                  macrocell12                0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter_state_1\/q
Path End       : \WS2812driver_1:pg_state_0\/main_5
Capture Clock  : \WS2812driver_1:pg_state_0\/clock_0
Path slack     : 41595p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4895
-------------------------------------   ---- 
End-of-path arrival time (ps)           4895
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_1\/clock_0                  macrocell12                0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter_state_1\/q  macrocell12   1250   1250  38787  RISE       1
\WS2812driver_1:pg_state_0\/main_5  macrocell6    3645   4895  41595  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_0\/clock_0                       macrocell6                 0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_189/q
Path End       : Net_189/main_0
Capture Clock  : Net_189/clock_0
Path slack     : 41738p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_189/clock_0                                           macrocell3                 0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_189/q       macrocell3    1250   1250  41738  RISE       1
Net_189/main_0  macrocell3    3502   4752  41738  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_189/clock_0                                           macrocell3                 0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter_state_2\/q
Path End       : \WS2812driver_1:shift_counter_2\/main_0
Capture Clock  : \WS2812driver_1:shift_counter_2\/clock_0
Path slack     : 41857p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4633
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_2\/clock_0                  macrocell13                0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter_state_2\/q       macrocell13   1250   1250  36991  RISE       1
\WS2812driver_1:shift_counter_2\/main_0  macrocell10   3383   4633  41857  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_2\/clock_0                  macrocell10                0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter_state_2\/q
Path End       : Net_189/main_1
Capture Clock  : Net_189/clock_0
Path slack     : 41859p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4631
-------------------------------------   ---- 
End-of-path arrival time (ps)           4631
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_2\/clock_0                  macrocell13                0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter_state_2\/q  macrocell13   1250   1250  36991  RISE       1
Net_189/main_1                      macrocell3    3381   4631  41859  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_189/clock_0                                           macrocell3                 0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter_state_2\/q
Path End       : \WS2812driver_1:shift_counter_1\/main_0
Capture Clock  : \WS2812driver_1:shift_counter_1\/clock_0
Path slack     : 41860p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4630
-------------------------------------   ---- 
End-of-path arrival time (ps)           4630
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_2\/clock_0                  macrocell13                0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter_state_2\/q       macrocell13   1250   1250  36991  RISE       1
\WS2812driver_1:shift_counter_1\/main_0  macrocell9    3380   4630  41860  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_1\/clock_0                  macrocell9                 0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter_state_0\/q
Path End       : \WS2812driver_1:shifter_state_1\/main_3
Capture Clock  : \WS2812driver_1:shifter_state_1\/clock_0
Path slack     : 41906p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4584
-------------------------------------   ---- 
End-of-path arrival time (ps)           4584
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_0\/clock_0                  macrocell11                0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter_state_0\/q       macrocell11   1250   1250  38348  RISE       1
\WS2812driver_1:shifter_state_1\/main_3  macrocell12   3334   4584  41906  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_1\/clock_0                  macrocell12                0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter_state_2\/q
Path End       : \WS2812driver_1:shift_counter_0\/main_0
Capture Clock  : \WS2812driver_1:shift_counter_0\/clock_0
Path slack     : 42127p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_2\/clock_0                  macrocell13                0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter_state_2\/q       macrocell13   1250   1250  36991  RISE       1
\WS2812driver_1:shift_counter_0\/main_0  macrocell8    3113   4363  42127  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_0\/clock_0                  macrocell8                 0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shifter_state_2\/q
Path End       : \WS2812driver_1:shifter_state_2\/main_0
Capture Clock  : \WS2812driver_1:shifter_state_2\/clock_0
Path slack     : 42127p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_2\/clock_0                  macrocell13                0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shifter_state_2\/q       macrocell13   1250   1250  36991  RISE       1
\WS2812driver_1:shifter_state_2\/main_0  macrocell13   3113   4363  42127  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_2\/clock_0                  macrocell13                0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shift_counter_0\/q
Path End       : \WS2812driver_1:shift_counter_2\/main_5
Capture Clock  : \WS2812driver_1:shift_counter_2\/clock_0
Path slack     : 42160p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4330
-------------------------------------   ---- 
End-of-path arrival time (ps)           4330
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_0\/clock_0                  macrocell8                 0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shift_counter_0\/q       macrocell8    1250   1250  39887  RISE       1
\WS2812driver_1:shift_counter_2\/main_5  macrocell10   3080   4330  42160  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_2\/clock_0                  macrocell10                0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shift_counter_0\/q
Path End       : \WS2812driver_1:shift_counter_1\/main_4
Capture Clock  : \WS2812driver_1:shift_counter_1\/clock_0
Path slack     : 42167p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_0\/clock_0                  macrocell8                 0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shift_counter_0\/q       macrocell8    1250   1250  39887  RISE       1
\WS2812driver_1:shift_counter_1\/main_4  macrocell9    3073   4323  42167  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_1\/clock_0                  macrocell9                 0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shift_counter_1\/q
Path End       : \WS2812driver_1:shifter_state_2\/main_4
Capture Clock  : \WS2812driver_1:shifter_state_2\/clock_0
Path slack     : 42178p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4312
-------------------------------------   ---- 
End-of-path arrival time (ps)           4312
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_1\/clock_0                  macrocell9                 0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shift_counter_1\/q       macrocell9    1250   1250  41116  RISE       1
\WS2812driver_1:shifter_state_2\/main_4  macrocell13   3062   4312  42178  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_2\/clock_0                  macrocell13                0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shift_counter_1\/q
Path End       : \WS2812driver_1:shift_counter_2\/main_4
Capture Clock  : \WS2812driver_1:shift_counter_2\/clock_0
Path slack     : 42180p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4310
-------------------------------------   ---- 
End-of-path arrival time (ps)           4310
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_1\/clock_0                  macrocell9                 0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shift_counter_1\/q       macrocell9    1250   1250  41116  RISE       1
\WS2812driver_1:shift_counter_2\/main_4  macrocell10   3060   4310  42180  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_2\/clock_0                  macrocell10                0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:pg_state_1\/q
Path End       : Net_187/main_0
Capture Clock  : Net_187/clock_0
Path slack     : 42245p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_1\/clock_0                       macrocell7                 0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:pg_state_1\/q  macrocell7    1250   1250  30246  RISE       1
Net_187/main_0                 macrocell1    2995   4245  42245  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_187/clock_0                                           macrocell1                 0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:pg_state_1\/q
Path End       : \WS2812driver_1:pg_data_req\/main_0
Capture Clock  : \WS2812driver_1:pg_data_req\/clock_0
Path slack     : 42245p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_1\/clock_0                       macrocell7                 0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:pg_state_1\/q        macrocell7    1250   1250  30246  RISE       1
\WS2812driver_1:pg_data_req\/main_0  macrocell5    2995   4245  42245  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_data_req\/clock_0                      macrocell5                 0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:pg_state_1\/q
Path End       : \WS2812driver_1:pg_state_0\/main_0
Capture Clock  : \WS2812driver_1:pg_state_0\/clock_0
Path slack     : 42245p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_1\/clock_0                       macrocell7                 0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:pg_state_1\/q       macrocell7    1250   1250  30246  RISE       1
\WS2812driver_1:pg_state_0\/main_0  macrocell6    2995   4245  42245  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_0\/clock_0                       macrocell6                 0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:pg_state_1\/q
Path End       : \WS2812driver_1:pg_state_1\/main_0
Capture Clock  : \WS2812driver_1:pg_state_1\/clock_0
Path slack     : 42245p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_1\/clock_0                       macrocell7                 0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:pg_state_1\/q       macrocell7    1250   1250  30246  RISE       1
\WS2812driver_1:pg_state_1\/main_0  macrocell7    2995   4245  42245  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_1\/clock_0                       macrocell7                 0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:pg_state_0\/q
Path End       : Net_187/main_1
Capture Clock  : Net_187/clock_0
Path slack     : 42250p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4240
-------------------------------------   ---- 
End-of-path arrival time (ps)           4240
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_0\/clock_0                       macrocell6                 0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:pg_state_0\/q  macrocell6    1250   1250  30250  RISE       1
Net_187/main_1                 macrocell1    2990   4240  42250  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_187/clock_0                                           macrocell1                 0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:pg_state_0\/q
Path End       : \WS2812driver_1:pg_data_req\/main_1
Capture Clock  : \WS2812driver_1:pg_data_req\/clock_0
Path slack     : 42250p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4240
-------------------------------------   ---- 
End-of-path arrival time (ps)           4240
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_0\/clock_0                       macrocell6                 0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:pg_state_0\/q        macrocell6    1250   1250  30250  RISE       1
\WS2812driver_1:pg_data_req\/main_1  macrocell5    2990   4240  42250  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_data_req\/clock_0                      macrocell5                 0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:pg_state_0\/q
Path End       : \WS2812driver_1:pg_state_0\/main_1
Capture Clock  : \WS2812driver_1:pg_state_0\/clock_0
Path slack     : 42250p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4240
-------------------------------------   ---- 
End-of-path arrival time (ps)           4240
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_0\/clock_0                       macrocell6                 0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:pg_state_0\/q       macrocell6    1250   1250  30250  RISE       1
\WS2812driver_1:pg_state_0\/main_1  macrocell6    2990   4240  42250  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_0\/clock_0                       macrocell6                 0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:pg_state_0\/q
Path End       : \WS2812driver_1:pg_state_1\/main_1
Capture Clock  : \WS2812driver_1:pg_state_1\/clock_0
Path slack     : 42250p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4240
-------------------------------------   ---- 
End-of-path arrival time (ps)           4240
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_0\/clock_0                       macrocell6                 0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:pg_state_0\/q       macrocell6    1250   1250  30250  RISE       1
\WS2812driver_1:pg_state_1\/main_1  macrocell7    2990   4240  42250  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_state_1\/clock_0                       macrocell7                 0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shift_counter_0\/q
Path End       : \WS2812driver_1:shift_counter_0\/main_3
Capture Clock  : \WS2812driver_1:shift_counter_0\/clock_0
Path slack     : 42285p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4205
-------------------------------------   ---- 
End-of-path arrival time (ps)           4205
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_0\/clock_0                  macrocell8                 0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shift_counter_0\/q       macrocell8    1250   1250  39887  RISE       1
\WS2812driver_1:shift_counter_0\/main_3  macrocell8    2955   4205  42285  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_0\/clock_0                  macrocell8                 0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shift_counter_0\/q
Path End       : \WS2812driver_1:shifter_state_2\/main_5
Capture Clock  : \WS2812driver_1:shifter_state_2\/clock_0
Path slack     : 42285p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4205
-------------------------------------   ---- 
End-of-path arrival time (ps)           4205
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_0\/clock_0                  macrocell8                 0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shift_counter_0\/q       macrocell8    1250   1250  39887  RISE       1
\WS2812driver_1:shifter_state_2\/main_5  macrocell13   2955   4205  42285  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_2\/clock_0                  macrocell13                0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shift_counter_1\/q
Path End       : \WS2812driver_1:shift_counter_1\/main_3
Capture Clock  : \WS2812driver_1:shift_counter_1\/clock_0
Path slack     : 42306p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_1\/clock_0                  macrocell9                 0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shift_counter_1\/q       macrocell9    1250   1250  41116  RISE       1
\WS2812driver_1:shift_counter_1\/main_3  macrocell9    2934   4184  42306  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_1\/clock_0                  macrocell9                 0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shift_counter_2\/q
Path End       : \WS2812driver_1:shifter_state_2\/main_3
Capture Clock  : \WS2812driver_1:shifter_state_2\/clock_0
Path slack     : 42463p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_2\/clock_0                  macrocell10                0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shift_counter_2\/q       macrocell10   1250   1250  41410  RISE       1
\WS2812driver_1:shifter_state_2\/main_3  macrocell13   2777   4027  42463  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_2\/clock_0                  macrocell13                0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:shift_counter_2\/q
Path End       : \WS2812driver_1:shift_counter_2\/main_3
Capture Clock  : \WS2812driver_1:shift_counter_2\/clock_0
Path slack     : 42478p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4012
-------------------------------------   ---- 
End-of-path arrival time (ps)           4012
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_2\/clock_0                  macrocell10                0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:shift_counter_2\/q       macrocell10   1250   1250  41410  RISE       1
\WS2812driver_1:shift_counter_2\/main_3  macrocell10   2762   4012  42478  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shift_counter_2\/clock_0                  macrocell10                0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:pg_data_req\/q
Path End       : \WS2812driver_1:shifter_state_1\/main_0
Capture Clock  : \WS2812driver_1:shifter_state_1\/clock_0
Path slack     : 42542p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3948
-------------------------------------   ---- 
End-of-path arrival time (ps)           3948
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_data_req\/clock_0                      macrocell5                 0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:pg_data_req\/q           macrocell5    1250   1250  42542  RISE       1
\WS2812driver_1:shifter_state_1\/main_0  macrocell12   2698   3948  42542  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_1\/clock_0                  macrocell12                0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WS2812driver_1:pg_data_req\/q
Path End       : \WS2812driver_1:shifter_state_0\/main_0
Capture Clock  : \WS2812driver_1:shifter_state_0\/clock_0
Path slack     : 42543p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3947
-------------------------------------   ---- 
End-of-path arrival time (ps)           3947
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:pg_data_req\/clock_0                      macrocell5                 0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\WS2812driver_1:pg_data_req\/q           macrocell5    1250   1250  42542  RISE       1
\WS2812driver_1:shifter_state_0\/main_0  macrocell11   2697   3947  42543  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\WS2812driver_1:shifter_state_0\/clock_0                  macrocell11                0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

