<profile>

<section name = "Vitis HLS Report for 'write_out_stream_direct_Pipeline_ln231_for_each_i'" level="0">
<item name = "Date">Wed Jul 31 17:04:37 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">Deit_cpp</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- _ln231_for_each_i">?, ?, 4, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 157, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 72, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 63, -</column>
<column name="Register">-, -, 829, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_21_32_1_1_U806">mux_21_32_1_1, 0, 0, 0, 9, 0</column>
<column name="mux_21_32_1_1_U807">mux_21_32_1_1, 0, 0, 0, 9, 0</column>
<column name="mux_21_32_1_1_U808">mux_21_32_1_1, 0, 0, 0, 9, 0</column>
<column name="mux_21_32_1_1_U809">mux_21_32_1_1, 0, 0, 0, 9, 0</column>
<column name="mux_21_32_1_1_U810">mux_21_32_1_1, 0, 0, 0, 9, 0</column>
<column name="mux_21_32_1_1_U811">mux_21_32_1_1, 0, 0, 0, 9, 0</column>
<column name="mux_21_32_1_1_U812">mux_21_32_1_1, 0, 0, 0, 9, 0</column>
<column name="mux_21_32_1_1_U813">mux_21_32_1_1, 0, 0, 0, 9, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln231_fu_245_p2">+, 0, 0, 23, 16, 1</column>
<column name="add_ln236_fu_257_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op49_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln231_fu_240_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln236_fu_251_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="icmp_ln238_fu_271_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="next_block_fu_263_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="block_fu_122">9, 2, 32, 64</column>
<column name="i_fu_126">9, 2, 16, 32</column>
<column name="inout2_blk_n_W">9, 2, 1, 2</column>
<column name="out_stream_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="block_fu_122">32, 0, 32, 0</column>
<column name="i_fu_126">16, 0, 16, 0</column>
<column name="icmp_ln231_reg_783">1, 0, 1, 0</column>
<column name="icmp_ln231_reg_783_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="icmp_ln238_reg_787">1, 0, 1, 0</column>
<column name="p_0_0_0_0_0_031_i_fu_130">32, 0, 32, 0</column>
<column name="p_0_0_10_0_0_021_i_fu_170">32, 0, 32, 0</column>
<column name="p_0_0_11_0_0_023_i_fu_174">32, 0, 32, 0</column>
<column name="p_0_0_12_0_0_025_i_fu_178">32, 0, 32, 0</column>
<column name="p_0_0_13_0_0_027_i_fu_182">32, 0, 32, 0</column>
<column name="p_0_0_14_0_0_029_i_fu_186">32, 0, 32, 0</column>
<column name="p_0_0_15_0_0_031_i_fu_190">32, 0, 32, 0</column>
<column name="p_0_0_1_0_0_043_i_fu_134">32, 0, 32, 0</column>
<column name="p_0_0_2_0_0_055_i_fu_138">32, 0, 32, 0</column>
<column name="p_0_0_3_0_0_067_i_fu_142">32, 0, 32, 0</column>
<column name="p_0_0_4_0_0_079_i_fu_146">32, 0, 32, 0</column>
<column name="p_0_0_5_0_0_0811_i_fu_150">32, 0, 32, 0</column>
<column name="p_0_0_6_0_0_0913_i_fu_154">32, 0, 32, 0</column>
<column name="p_0_0_7_0_0_01015_i_fu_158">32, 0, 32, 0</column>
<column name="p_0_0_8_0_0_017_i_fu_162">32, 0, 32, 0</column>
<column name="p_0_0_9_0_0_019_i_fu_166">32, 0, 32, 0</column>
<column name="tmp_14_i_reg_808">32, 0, 32, 0</column>
<column name="tmp_15_i_reg_813">32, 0, 32, 0</column>
<column name="tmp_16_i_reg_818">32, 0, 32, 0</column>
<column name="tmp_17_i_reg_823">32, 0, 32, 0</column>
<column name="tmp_18_i_reg_828">32, 0, 32, 0</column>
<column name="tmp_19_i_reg_833">32, 0, 32, 0</column>
<column name="tmp_20_i_reg_838">32, 0, 32, 0</column>
<column name="tmp_21_i_reg_843">32, 0, 32, 0</column>
<column name="trunc_ln255_reg_791">1, 0, 1, 0</column>
<column name="trunc_ln255_reg_791_pp0_iter2_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, write_out_stream_direct_Pipeline__ln231_for_each_i, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, write_out_stream_direct_Pipeline__ln231_for_each_i, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, write_out_stream_direct_Pipeline__ln231_for_each_i, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, write_out_stream_direct_Pipeline__ln231_for_each_i, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, write_out_stream_direct_Pipeline__ln231_for_each_i, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, write_out_stream_direct_Pipeline__ln231_for_each_i, return value</column>
<column name="out_stream_dout">in, 512, ap_fifo, out_stream, pointer</column>
<column name="out_stream_num_data_valid">in, 2, ap_fifo, out_stream, pointer</column>
<column name="out_stream_fifo_cap">in, 2, ap_fifo, out_stream, pointer</column>
<column name="out_stream_empty_n">in, 1, ap_fifo, out_stream, pointer</column>
<column name="out_stream_read">out, 1, ap_fifo, out_stream, pointer</column>
<column name="m_axi_inout2_AWVALID">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWREADY">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWADDR">out, 64, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWID">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWLEN">out, 32, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWSIZE">out, 3, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWBURST">out, 2, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWLOCK">out, 2, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWCACHE">out, 4, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWPROT">out, 3, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWQOS">out, 4, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWREGION">out, 4, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWUSER">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_WVALID">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_WREADY">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_WDATA">out, 256, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_WSTRB">out, 32, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_WLAST">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_WID">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_WUSER">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARVALID">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARREADY">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARADDR">out, 64, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARID">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARLEN">out, 32, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARSIZE">out, 3, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARBURST">out, 2, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARLOCK">out, 2, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARCACHE">out, 4, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARPROT">out, 3, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARQOS">out, 4, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARREGION">out, 4, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARUSER">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RVALID">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RREADY">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RDATA">in, 256, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RLAST">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RID">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RFIFONUM">in, 9, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RUSER">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RRESP">in, 2, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_BVALID">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_BREADY">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_BRESP">in, 2, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_BID">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_BUSER">in, 1, m_axi, inout2, pointer</column>
<column name="sext_ln231">in, 59, ap_none, sext_ln231, scalar</column>
<column name="iters">in, 16, ap_none, iters, scalar</column>
</table>
</item>
</section>
</profile>
