# FULL_ADDER-FROM-RTL-TO-GDSII-IN-CADENCE

End-to-end implementation of a 1-bit Full Adder using Cadence tools. Covers RTL design in Verilog, synthesis with Genus, physical design with Innovus, and GDSII generation. Includes testbenches, reports, layout snapshots, and final GDSII output for ASIC tape-out.


<img width="1024" height="1536" alt="Image" src="https://github.com/user-attachments/assets/47bd66f3-e7ae-431d-b5c6-30d254eb0564" />

*Outcome files in this repo*

<img width="1919" height="1079" alt="Image" src="https://github.com/user-attachments/assets/2ddf7804-9efe-4c49-a46a-369c00abf065" />
