Attempting a 5 stage Pipeline CPU.
The design is from Harris & Harris RISC-V Edition

![](5_stage_pipeline.png)


this is bad code

final implementation should look like

![](5_stage_pipeline_with_hazard.png)