$date
	Thu Jun 10 22:59:17 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_bench $end
$var reg 1 ! clk $end
$scope module duv $end
$var wire 1 ! clk $end
$var wire 1 " z_flag $end
$var wire 32 # out_shift [31:0] $end
$var wire 5 $ out_mux_wb [4:0] $end
$var wire 32 % out_adder2 [31:0] $end
$var wire 32 & outPC [31:0] $end
$var wire 32 ' outMux0 [31:0] $end
$var wire 32 ( outInsMem [31:0] $end
$var wire 2 ) outB_WB2 [1:0] $end
$var wire 2 * outB_WB1 [1:0] $end
$var wire 2 + outB_WB0 [1:0] $end
$var wire 3 , outB_M1 [2:0] $end
$var wire 3 - outB_M0 [2:0] $end
$var wire 5 . outB_EX0 [4:0] $end
$var wire 32 / mux_alu [31:0] $end
$var wire 32 0 mem_out [31:0] $end
$var wire 32 1 inMuxB [31:0] $end
$var wire 32 2 inMuxA [31:0] $end
$var wire 32 3 final_WriteData [31:0] $end
$var wire 32 4 ext [31:0] $end
$var wire 32 5 alu_out [31:0] $end
$var wire 3 6 alu_c [2:0] $end
$var wire 1 7 RegWrite $end
$var wire 1 8 RegDst $end
$var wire 32 9 RD2 [31:0] $end
$var wire 32 : RD1 [31:0] $end
$var wire 1 ; PCSrc $end
$var wire 1 < MemWrite $end
$var wire 1 = MemToReg $end
$var wire 1 > MemRead $end
$var wire 5 ? F1 [4:0] $end
$var wire 5 @ E2 [4:0] $end
$var wire 5 A E1 [4:0] $end
$var wire 32 B D2 [31:0] $end
$var wire 32 C D1 [31:0] $end
$var wire 5 D C3 [4:0] $end
$var wire 32 E C2 [31:0] $end
$var wire 32 F C1 [31:0] $end
$var wire 1 G Branch $end
$var wire 32 H B3 [31:0] $end
$var wire 1 I B2 $end
$var wire 32 J B1 [31:0] $end
$var wire 32 K B0 [31:0] $end
$var wire 1 L ALUSrc $end
$var wire 3 M ALUOp [2:0] $end
$var wire 32 N A3 [31:0] $end
$var wire 32 O A1 [31:0] $end
$var wire 32 P A0 [31:0] $end
$scope module a_control $end
$var wire 3 Q ALUOP [2:0] $end
$var wire 6 R FUNCTION [5:0] $end
$var reg 3 S OP [2:0] $end
$upscope $end
$scope module adder_ins $end
$var wire 32 T B [31:0] $end
$var wire 32 U R [31:0] $end
$var wire 32 V A [31:0] $end
$upscope $end
$scope module and_branch $end
$var wire 1 W A $end
$var wire 1 ; R $end
$var wire 1 I B $end
$upscope $end
$scope module b0 $end
$var wire 1 ! clk $end
$var wire 32 X inAdd [31:0] $end
$var wire 32 Y inInsMem [31:0] $end
$var reg 32 Z outAdd [31:0] $end
$var reg 32 [ outInsMem [31:0] $end
$upscope $end
$scope module b1 $end
$var wire 1 ! clk $end
$var wire 32 \ inAdder [31:0] $end
$var wire 5 ] inInsA [4:0] $end
$var wire 5 ^ inInsB [4:0] $end
$var wire 32 _ inSignExt [31:0] $end
$var wire 32 ` inRD2 [31:0] $end
$var wire 32 a inRD1 [31:0] $end
$var reg 32 b outAdder [31:0] $end
$var reg 5 c outInsA [4:0] $end
$var reg 5 d outInsB [4:0] $end
$var reg 32 e outRD1 [31:0] $end
$var reg 32 f outRD2 [31:0] $end
$var reg 32 g outSignExt [31:0] $end
$upscope $end
$scope module b2 $end
$var wire 1 ! clk $end
$var wire 32 h inRD2 [31:0] $end
$var wire 1 " inZf $end
$var wire 32 i inOutAlu [31:0] $end
$var wire 5 j inMux5b [4:0] $end
$var wire 32 k inAdder [31:0] $end
$var reg 32 l outAdder [31:0] $end
$var reg 5 m outMux5b [4:0] $end
$var reg 32 n outOutAlu [31:0] $end
$var reg 32 o outRD2 [31:0] $end
$var reg 1 I outZf $end
$upscope $end
$scope module b3 $end
$var wire 1 ! clk $end
$var wire 5 p inMux5b [4:0] $end
$var wire 32 q inOutAlu [31:0] $end
$var wire 32 r inReadData [31:0] $end
$var reg 5 s outMux5b [4:0] $end
$var reg 32 t outOutAlu [31:0] $end
$var reg 32 u outReadData [31:0] $end
$upscope $end
$scope module b_ex0 $end
$var wire 1 ! clk $end
$var wire 5 v in [4:0] $end
$var reg 5 w out [4:0] $end
$upscope $end
$scope module b_m0 $end
$var wire 1 ! clk $end
$var wire 3 x in [2:0] $end
$var reg 3 y out [2:0] $end
$upscope $end
$scope module b_m1 $end
$var wire 1 ! clk $end
$var wire 3 z in [2:0] $end
$var reg 3 { out [2:0] $end
$upscope $end
$scope module b_wb0 $end
$var wire 1 ! clk $end
$var wire 2 | in [1:0] $end
$var reg 2 } out [1:0] $end
$upscope $end
$scope module b_wb1 $end
$var wire 1 ! clk $end
$var wire 2 ~ in [1:0] $end
$var reg 2 !" out [1:0] $end
$upscope $end
$scope module b_wb2 $end
$var wire 1 ! clk $end
$var wire 2 "" in [1:0] $end
$var reg 2 #" out [1:0] $end
$upscope $end
$scope module bank $end
$var wire 5 $" AR1 [4:0] $end
$var wire 5 %" AR2 [4:0] $end
$var wire 5 &" AW [4:0] $end
$var wire 1 '" REG_WRITE $end
$var wire 32 (" DIN [31:0] $end
$var reg 32 )" DR1 [31:0] $end
$var reg 32 *" DR2 [31:0] $end
$upscope $end
$scope module extensor $end
$var wire 16 +" IN [15:0] $end
$var wire 32 ," OUT [31:0] $end
$upscope $end
$scope module instructions $end
$var wire 32 -" INS [31:0] $end
$var wire 32 ." ADDR [31:0] $end
$upscope $end
$scope module memory $end
$var wire 32 /" ADDR [31:0] $end
$var wire 32 0" DIN [31:0] $end
$var wire 1 1" en_R $end
$var wire 1 2" en_W $end
$var reg 32 3" R [31:0] $end
$upscope $end
$scope module mux0 $end
$var wire 32 4" A [31:0] $end
$var wire 32 5" B [31:0] $end
$var wire 1 ; SEL $end
$var reg 32 6" R [31:0] $end
$upscope $end
$scope module pcontrol $end
$var wire 32 7" INS [31:0] $end
$var wire 1 ! clk $end
$var reg 32 8" INS_OUT [31:0] $end
$upscope $end
$scope module post_memory $end
$var wire 32 9" A [31:0] $end
$var wire 32 :" B [31:0] $end
$var wire 1 ;" SEL $end
$var reg 32 <" R [31:0] $end
$upscope $end
$scope module post_shift $end
$var wire 32 =" A [31:0] $end
$var wire 32 >" R [31:0] $end
$var wire 32 ?" B [31:0] $end
$upscope $end
$scope module pre_alu $end
$var wire 32 @" A [31:0] $end
$var wire 32 A" B [31:0] $end
$var wire 1 B" SEL $end
$var reg 32 C" R [31:0] $end
$upscope $end
$scope module s_left $end
$var wire 32 D" IN [31:0] $end
$var wire 32 E" OUT [31:0] $end
$upscope $end
$scope module super $end
$var wire 6 F" OPCODE [5:0] $end
$var reg 3 G" ALUOp [2:0] $end
$var reg 1 L ALUSrc $end
$var reg 1 G Branch $end
$var reg 1 > MemRead $end
$var reg 1 = MemToReg $end
$var reg 1 < MemWrite $end
$var reg 1 8 RegDst $end
$var reg 1 7 RegWrite $end
$upscope $end
$scope module super_alu $end
$var wire 32 H" A [31:0] $end
$var wire 32 I" B [31:0] $end
$var wire 3 J" SEL [2:0] $end
$var reg 32 K" R [31:0] $end
$var reg 1 " ZF $end
$upscope $end
$scope module write_back $end
$var wire 5 L" A [4:0] $end
$var wire 5 M" B [4:0] $end
$var wire 1 N" SEL $end
$var reg 5 O" R [4:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx O"
xN"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
bx F"
bx00 E"
bx D"
bx C"
xB"
bx A"
bx @"
bx00 ?"
bx >"
bx ="
bx <"
x;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
x2"
x1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
x'"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
bx v
bx u
bx t
bx s
bx r
bx q
bx p
bx o
bx n
bx m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
xW
bx V
bx U
b100 T
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
xL
bx K
bx J
xI
bx H
xG
bx F
bx E
bx D
bx C
bx B
bx A
bx @
bx ?
x>
x=
x<
x;
bx :
bx 9
x8
x7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
bx '
bx &
bx %
bx $
bx00 #
x"
1!
$end
#100
b100 '
b100 6"
b100 7"
b1000101010000000100000 (
b1000101010000000100000 Y
b1000101010000000100000 -"
b100 2
b100 U
b100 X
b100 4"
b0 &
b0 V
b0 ."
b0 8"
0!
#200
1!
#300
b100 9
b100 `
b100 *"
b101 :
b101 a
b101 )"
17
0L
0<
b10 M
b10 G"
b10 |
0=
0>
b0 x
0G
b10100 v
18
b10101 ^
b100 ]
b11111111111111111010100000100010 4
b11111111111111111010100000100010 _
b11111111111111111010100000100010 ,"
b1010100000100010 +"
b100 %"
b101 $"
b0 F"
b1000 '
b1000 6"
b1000 7"
b1000 O
b1000 b
b1000 ="
b101001001010100000100010 K
b101001001010100000100010 [
b1000 P
b1000 Z
b1000 \
b101001001010100000100010 (
b101001001010100000100010 Y
b101001001010100000100010 -"
b1000 2
b1000 U
b1000 X
b1000 4"
b100 &
b100 V
b100 ."
b100 8"
0!
#400
1!
#500
0"
b1 5
b1 i
b1 K"
b10101 $
b10101 j
b10101 O"
b1 6
b1 S
b1 J"
b1100 '
b1100 6"
b1100 7"
1N"
b10 Q
0B"
b11111111111111101010000010010000 %
b11111111111111101010000010010000 k
b11111111111111101010000010010000 >"
b11111111111111101010000010001000 #
b11111111111111101010000010001000 ?"
b11111111111111101010000010001000 E"
b100010 R
b100 /
b100 C"
b100 I"
b1000001001100000000100100 (
b1000001001100000000100100 Y
b1000001001100000000100100 -"
b1100 2
b1100 U
b1100 X
b1100 4"
b1000 &
b1000 V
b1000 ."
b1000 8"
b10 +
b10 }
b10 ~
b0 -
b0 y
b0 z
b10100 .
b10100 w
b10101 ?
b10101 d
b10101 M"
b100 A
b100 c
b100 L"
b11111111111111111010100000100010 C
b11111111111111111010100000100010 g
b11111111111111111010100000100010 A"
b11111111111111111010100000100010 D"
b100 F
b100 f
b100 h
b100 @"
b101 J
b101 e
b101 H"
0!
#600
1!
#700
b1010 9
b1010 `
b1010 *"
b1010 :
b1010 a
b1010 )"
b1 3
b1 ("
b1 <"
0;"
1'"
0;
01"
02"
0W
b11001 ^
b1010 ]
b11111111111111111100100000100101 4
b11111111111111111100100000100101 _
b11111111111111111100100000100101 ,"
b1100100000100101 +"
b1010 %"
b1010 $"
b10000 '
b10000 6"
b10000 7"
b10101 D
b10101 s
b10101 &"
b1 H
b1 t
b1 9"
b10 )
b10 #"
b10101 @
b10101 m
b10101 p
b100 B
b100 o
b100 0"
b1 E
b1 n
b1 q
b1 /"
0I
b11111111111111101010000010011000 1
b11111111111111101010000010011000 l
b11111111111111101010000010011000 5"
b0 ,
b0 {
b10 *
b10 !"
b10 ""
b11111111111111101010000010011000 %
b11111111111111101010000010011000 k
b11111111111111101010000010011000 >"
b10000 O
b10000 b
b10000 ="
b1010010101100100000100101 K
b1010010101100100000100101 [
b10000 P
b10000 Z
b10000 \
b1010010101100100000100101 (
b1010010101100100000100101 Y
b1010010101100100000100101 -"
b10000 2
b10000 U
b10000 X
b10000 4"
b1100 &
b1100 V
b1100 ."
b1100 8"
0!
#800
1!
#900
0"
b11 6
b11 S
b11 J"
b10100 '
b10100 6"
b10100 7"
b11001 $
b11001 j
b11001 O"
b11111111111111110010000010100100 %
b11111111111111110010000010100100 k
b11111111111111110010000010100100 >"
b11111111111111110010000010010100 #
b11111111111111110010000010010100 ?"
b11111111111111110010000010010100 E"
b100101 R
b1010 /
b1010 C"
b1010 I"
b1010 5
b1010 i
b1010 K"
b101010101101000000101010 (
b101010101101000000101010 Y
b101010101101000000101010 -"
b10100 2
b10100 U
b10100 X
b10100 4"
b10000 &
b10000 V
b10000 ."
b10000 8"
b11001 ?
b11001 d
b11001 M"
b1010 A
b1010 c
b1010 L"
b11111111111111111100100000100101 C
b11111111111111111100100000100101 g
b11111111111111111100100000100101 A"
b11111111111111111100100000100101 D"
b1010 F
b1010 f
b1010 h
b1010 @"
b1010 J
b1010 e
b1010 H"
0!
#1000
1!
#1100
b0 9
b0 `
b0 *"
b0 :
b0 a
b0 )"
b1010 3
b1010 ("
b1010 <"
b0 ^
b0 ]
b0 4
b0 _
b0 ,"
b0 +"
b0 %"
b0 $"
b11000 '
b11000 6"
b11000 7"
b11001 D
b11001 s
b11001 &"
b1010 H
b1010 t
b1010 9"
b11001 @
b11001 m
b11001 p
b1010 B
b1010 o
b1010 0"
b1010 E
b1010 n
b1010 q
b1010 /"
b11111111111111110010000010101100 1
b11111111111111110010000010101100 l
b11111111111111110010000010101100 5"
b11111111111111110010000010101100 %
b11111111111111110010000010101100 k
b11111111111111110010000010101100 >"
b11000 O
b11000 b
b11000 ="
b0 K
b0 [
b11000 P
b11000 Z
b11000 \
b0 (
b0 Y
b0 -"
b11000 2
b11000 U
b11000 X
b11000 4"
b10100 &
b10100 V
b10100 ."
b10100 8"
0!
#1200
1!
#1300
1"
b111 6
b111 S
b111 J"
b0 5
b0 i
b0 K"
b11100 '
b11100 6"
b11100 7"
b0 $
b0 j
b0 O"
b11000 %
b11000 k
b11000 >"
b0 #
b0 ?"
b0 E"
b0 R
b0 /
b0 C"
b0 I"
bx (
bx Y
bx -"
b11100 2
b11100 U
b11100 X
b11100 4"
b11000 &
b11000 V
b11000 ."
b11000 8"
b0 ?
b0 d
b0 M"
b0 A
b0 c
b0 L"
b0 C
b0 g
b0 A"
b0 D"
b0 F
b0 f
b0 h
b0 @"
b0 J
b0 e
b0 H"
0!
#1400
1!
#1500
x7
xL
x<
b1x M
b1x G"
bx |
x=
x>
bx x
xG
bx01xx v
x8
bx 9
bx `
bx *"
bx :
bx a
bx )"
b0 3
b0 ("
b0 <"
bx ^
bx ]
bx 4
bx _
bx ,"
bx +"
bx %"
bx $"
bx F"
b100000 '
b100000 6"
b100000 7"
b0 D
b0 s
b0 &"
b0 H
b0 t
b0 9"
b0 @
b0 m
b0 p
b0 B
b0 o
b0 0"
b0 E
b0 n
b0 q
b0 /"
1I
b100000 1
b100000 l
b100000 5"
b100000 %
b100000 k
b100000 >"
b100000 O
b100000 b
b100000 ="
bx K
bx [
b100000 P
b100000 Z
b100000 \
b100000 2
b100000 U
b100000 X
b100000 4"
b11100 &
b11100 V
b11100 ."
b11100 8"
0!
#1600
1!
#1700
x"
bx 6
bx S
bx J"
bx 5
bx i
bx K"
b100100 '
b100100 6"
b100100 7"
xN"
b1x Q
xB"
bx $
bx j
bx O"
bx %
bx k
bx >"
bx00 #
bx00 ?"
bx00 E"
bx R
bx /
bx C"
bx I"
b100100 2
b100100 U
b100100 X
b100100 4"
b100000 &
b100000 V
b100000 ."
b100000 8"
bx +
bx }
bx ~
bx -
bx y
bx z
bx01xx .
bx01xx w
bx ?
bx d
bx M"
bx A
bx c
bx L"
bx C
bx g
bx A"
bx D"
bx F
bx f
bx h
bx @"
bx J
bx e
bx H"
0!
#1800
1!
#1900
bx 3
bx ("
bx <"
x;"
x'"
x;
x1"
x2"
xW
b101000 '
b101000 6"
b101000 7"
bx D
bx s
bx &"
bx H
bx t
bx 9"
bx )
bx #"
bx @
bx m
bx p
bx B
bx o
bx 0"
bx E
bx n
bx q
bx /"
xI
bx 1
bx l
bx 5"
bx ,
bx {
bx *
bx !"
bx ""
b101000 O
b101000 b
b101000 ="
b101000 P
b101000 Z
b101000 \
b101000 2
b101000 U
b101000 X
b101000 4"
b100100 &
b100100 V
b100100 ."
b100100 8"
0!
#2000
1!
#2100
b101100 '
b101100 6"
b101100 7"
b101100 2
b101100 U
b101100 X
b101100 4"
b101000 &
b101000 V
b101000 ."
b101000 8"
0!
#2200
1!
#2300
b110000 '
b110000 6"
b110000 7"
b110000 O
b110000 b
b110000 ="
b110000 P
b110000 Z
b110000 \
b110000 2
b110000 U
b110000 X
b110000 4"
b101100 &
b101100 V
b101100 ."
b101100 8"
0!
#2400
1!
#2500
b110100 '
b110100 6"
b110100 7"
b110100 2
b110100 U
b110100 X
b110100 4"
b110000 &
b110000 V
b110000 ."
b110000 8"
0!
#2600
1!
#2700
b111000 '
b111000 6"
b111000 7"
b111000 O
b111000 b
b111000 ="
b111000 P
b111000 Z
b111000 \
b111000 2
b111000 U
b111000 X
b111000 4"
b110100 &
b110100 V
b110100 ."
b110100 8"
0!
#2800
1!
#2900
b111100 '
b111100 6"
b111100 7"
b111100 2
b111100 U
b111100 X
b111100 4"
b111000 &
b111000 V
b111000 ."
b111000 8"
0!
#3000
1!
#3100
b1000000 '
b1000000 6"
b1000000 7"
b1000000 O
b1000000 b
b1000000 ="
b1000000 P
b1000000 Z
b1000000 \
b1000000 2
b1000000 U
b1000000 X
b1000000 4"
b111100 &
b111100 V
b111100 ."
b111100 8"
0!
#3200
1!
#3300
b1000100 '
b1000100 6"
b1000100 7"
b1000100 2
b1000100 U
b1000100 X
b1000100 4"
b1000000 &
b1000000 V
b1000000 ."
b1000000 8"
0!
#3400
1!
#3500
b1001000 '
b1001000 6"
b1001000 7"
b1001000 O
b1001000 b
b1001000 ="
b1001000 P
b1001000 Z
b1001000 \
b1001000 2
b1001000 U
b1001000 X
b1001000 4"
b1000100 &
b1000100 V
b1000100 ."
b1000100 8"
0!
#3600
1!
#3700
b1001100 '
b1001100 6"
b1001100 7"
b1001100 2
b1001100 U
b1001100 X
b1001100 4"
b1001000 &
b1001000 V
b1001000 ."
b1001000 8"
0!
#3800
1!
#3900
b1010000 '
b1010000 6"
b1010000 7"
b1010000 O
b1010000 b
b1010000 ="
b1010000 P
b1010000 Z
b1010000 \
b1010000 2
b1010000 U
b1010000 X
b1010000 4"
b1001100 &
b1001100 V
b1001100 ."
b1001100 8"
0!
#4000
1!
#4100
b1010100 '
b1010100 6"
b1010100 7"
b1010100 2
b1010100 U
b1010100 X
b1010100 4"
b1010000 &
b1010000 V
b1010000 ."
b1010000 8"
0!
#4200
1!
#4300
b1011000 '
b1011000 6"
b1011000 7"
b1011000 O
b1011000 b
b1011000 ="
b1011000 P
b1011000 Z
b1011000 \
b1011000 2
b1011000 U
b1011000 X
b1011000 4"
b1010100 &
b1010100 V
b1010100 ."
b1010100 8"
0!
#4400
1!
#4500
b1011100 '
b1011100 6"
b1011100 7"
b1011100 2
b1011100 U
b1011100 X
b1011100 4"
b1011000 &
b1011000 V
b1011000 ."
b1011000 8"
0!
#4600
1!
#4700
b1100000 '
b1100000 6"
b1100000 7"
b1100000 O
b1100000 b
b1100000 ="
b1100000 P
b1100000 Z
b1100000 \
b1100000 2
b1100000 U
b1100000 X
b1100000 4"
b1011100 &
b1011100 V
b1011100 ."
b1011100 8"
0!
#4800
1!
#4900
b1100100 '
b1100100 6"
b1100100 7"
b1100100 2
b1100100 U
b1100100 X
b1100100 4"
b1100000 &
b1100000 V
b1100000 ."
b1100000 8"
0!
#5000
1!
