# 32-Bit-MIPS-Processor

This is a personal project containing a 
32-bit, 5-stage MIPS processor.
The 5 stages are:  
    1. Instruction Fetch (IF)  
    2. Instruction Decode (ID)  
    3. Execute (EX)  
    4. Memory Access (MEM)  
    5. Write Back (WB)  


![Alt text](Images/500px-MIPS_Architecture_(Pipelined)_svg.png)


