============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Fri Oct 28 17:27:14 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 WARNING: identifier 'post2_frame_clken' is used before its declaration in ../../RTL/image_process.v(83)
HDL-5007 WARNING: identifier 'post2_img_Y' is used before its declaration in ../../RTL/image_process.v(84)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 6269 instances
RUN-0007 : 2453 luts, 2235 seqs, 952 mslices, 457 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 7415 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4936 nets have 2 pins
RUN-1001 : 1561 nets have [3 - 5] pins
RUN-1001 : 755 nets have [6 - 10] pins
RUN-1001 : 85 nets have [11 - 20] pins
RUN-1001 : 69 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1415     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     611     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    63   |  36   |    110     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 210
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6267 instances, 2453 luts, 2235 seqs, 1409 slices, 277 macros(1408 instances: 951 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1846 pins
PHY-0007 : Cell area utilization is 26%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29655, tnet num: 7413, tinst num: 6267, tnode num: 37001, tedge num: 48955.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.164186s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (99.3%)

RUN-1004 : used memory is 271 MB, reserved memory is 250 MB, peak memory is 271 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.313154s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (100.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.85527e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6267.
PHY-3001 : End clustering;  0.000024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 26%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.24633e+06, overlap = 42.75
PHY-3002 : Step(2): len = 1.05993e+06, overlap = 59.3438
PHY-3002 : Step(3): len = 610852, overlap = 70.875
PHY-3002 : Step(4): len = 550751, overlap = 91.0625
PHY-3002 : Step(5): len = 428699, overlap = 105.75
PHY-3002 : Step(6): len = 388679, overlap = 118
PHY-3002 : Step(7): len = 340987, overlap = 138.25
PHY-3002 : Step(8): len = 315055, overlap = 168.906
PHY-3002 : Step(9): len = 268037, overlap = 188.875
PHY-3002 : Step(10): len = 242234, overlap = 201.75
PHY-3002 : Step(11): len = 232474, overlap = 217.25
PHY-3002 : Step(12): len = 213167, overlap = 250.688
PHY-3002 : Step(13): len = 203765, overlap = 258
PHY-3002 : Step(14): len = 187701, overlap = 279.281
PHY-3002 : Step(15): len = 182043, overlap = 303.219
PHY-3002 : Step(16): len = 176086, overlap = 312.375
PHY-3002 : Step(17): len = 168997, overlap = 348.688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.47052e-06
PHY-3002 : Step(18): len = 177459, overlap = 295.562
PHY-3002 : Step(19): len = 185018, overlap = 279.438
PHY-3002 : Step(20): len = 192868, overlap = 207
PHY-3002 : Step(21): len = 203778, overlap = 195.906
PHY-3002 : Step(22): len = 200422, overlap = 158.344
PHY-3002 : Step(23): len = 203457, overlap = 148.469
PHY-3002 : Step(24): len = 204389, overlap = 126.312
PHY-3002 : Step(25): len = 208368, overlap = 103.844
PHY-3002 : Step(26): len = 197499, overlap = 109.062
PHY-3002 : Step(27): len = 194623, overlap = 104.062
PHY-3002 : Step(28): len = 192183, overlap = 107.031
PHY-3002 : Step(29): len = 188858, overlap = 106.688
PHY-3002 : Step(30): len = 187046, overlap = 102.062
PHY-3002 : Step(31): len = 181596, overlap = 96.875
PHY-3002 : Step(32): len = 177858, overlap = 95.4688
PHY-3002 : Step(33): len = 173955, overlap = 89.7188
PHY-3002 : Step(34): len = 168586, overlap = 89.4375
PHY-3002 : Step(35): len = 169073, overlap = 90.875
PHY-3002 : Step(36): len = 170710, overlap = 87.9062
PHY-3002 : Step(37): len = 170824, overlap = 77.375
PHY-3002 : Step(38): len = 167489, overlap = 76.1875
PHY-3002 : Step(39): len = 166580, overlap = 78.5312
PHY-3002 : Step(40): len = 162803, overlap = 77.875
PHY-3002 : Step(41): len = 162609, overlap = 75.0625
PHY-3002 : Step(42): len = 161036, overlap = 74.8125
PHY-3002 : Step(43): len = 160647, overlap = 79.5625
PHY-3002 : Step(44): len = 157993, overlap = 76.7188
PHY-3002 : Step(45): len = 157763, overlap = 77.25
PHY-3002 : Step(46): len = 156600, overlap = 79.25
PHY-3002 : Step(47): len = 154637, overlap = 81.75
PHY-3002 : Step(48): len = 153758, overlap = 78.4375
PHY-3002 : Step(49): len = 153144, overlap = 79.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.8941e-05
PHY-3002 : Step(50): len = 153097, overlap = 77.5312
PHY-3002 : Step(51): len = 153285, overlap = 77.4062
PHY-3002 : Step(52): len = 153584, overlap = 76.5625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.7498e-05
PHY-3002 : Step(53): len = 155145, overlap = 75.375
PHY-3002 : Step(54): len = 155425, overlap = 73.4375
PHY-3002 : Step(55): len = 158809, overlap = 64.8125
PHY-3002 : Step(56): len = 159726, overlap = 67.375
PHY-3002 : Step(57): len = 161133, overlap = 60.9688
PHY-3002 : Step(58): len = 162834, overlap = 61.4375
PHY-3002 : Step(59): len = 169131, overlap = 53.75
PHY-3002 : Step(60): len = 173780, overlap = 65.1562
PHY-3002 : Step(61): len = 177497, overlap = 62.5
PHY-3002 : Step(62): len = 178789, overlap = 58.0625
PHY-3002 : Step(63): len = 179965, overlap = 52.875
PHY-3002 : Step(64): len = 180841, overlap = 50.3125
PHY-3002 : Step(65): len = 177843, overlap = 57.375
PHY-3002 : Step(66): len = 176920, overlap = 52.4062
PHY-3002 : Step(67): len = 176100, overlap = 51.125
PHY-3002 : Step(68): len = 175630, overlap = 45.9688
PHY-3002 : Step(69): len = 174487, overlap = 51.2188
PHY-3002 : Step(70): len = 173489, overlap = 53.2188
PHY-3002 : Step(71): len = 172520, overlap = 51.8125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.49959e-05
PHY-3002 : Step(72): len = 173562, overlap = 51.4375
PHY-3002 : Step(73): len = 174127, overlap = 46.8125
PHY-3002 : Step(74): len = 174683, overlap = 46.8125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000124346
PHY-3002 : Step(75): len = 174095, overlap = 47.0625
PHY-3002 : Step(76): len = 174053, overlap = 47.0625
PHY-3002 : Step(77): len = 177089, overlap = 41.0625
PHY-3002 : Step(78): len = 180950, overlap = 41.0625
PHY-3002 : Step(79): len = 182424, overlap = 41.3125
PHY-3002 : Step(80): len = 185440, overlap = 40.5625
PHY-3002 : Step(81): len = 186371, overlap = 42.8125
PHY-3002 : Step(82): len = 189839, overlap = 44.9688
PHY-3002 : Step(83): len = 195146, overlap = 41.75
PHY-3002 : Step(84): len = 197423, overlap = 39.5312
PHY-3002 : Step(85): len = 196420, overlap = 42.0625
PHY-3002 : Step(86): len = 195988, overlap = 44.5938
PHY-3002 : Step(87): len = 196033, overlap = 43.5312
PHY-3002 : Step(88): len = 195859, overlap = 38.7812
PHY-3002 : Step(89): len = 195526, overlap = 36.7188
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000248692
PHY-3002 : Step(90): len = 195225, overlap = 33.9688
PHY-3002 : Step(91): len = 195237, overlap = 33.375
PHY-3002 : Step(92): len = 195275, overlap = 30.7188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018385s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (255.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7415.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 237504, over cnt = 930(2%), over = 4184, worst = 35
PHY-1001 : End global iterations;  0.428230s wall, 0.671875s user + 0.078125s system = 0.750000s CPU (175.1%)

PHY-1001 : Congestion index: top1 = 56.47, top5 = 40.11, top10 = 33.39, top15 = 29.06.
PHY-3001 : End congestion estimation;  0.542562s wall, 0.781250s user + 0.078125s system = 0.859375s CPU (158.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.175558s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (106.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.99154e-06
PHY-3002 : Step(93): len = 190387, overlap = 56.6875
PHY-3002 : Step(94): len = 190485, overlap = 60
PHY-3002 : Step(95): len = 180398, overlap = 55.125
PHY-3002 : Step(96): len = 178894, overlap = 54.0312
PHY-3002 : Step(97): len = 171844, overlap = 51.6875
PHY-3002 : Step(98): len = 171658, overlap = 51.5625
PHY-3002 : Step(99): len = 168783, overlap = 53.9375
PHY-3002 : Step(100): len = 168833, overlap = 54.4688
PHY-3002 : Step(101): len = 169277, overlap = 55.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.99831e-05
PHY-3002 : Step(102): len = 168905, overlap = 57.0625
PHY-3002 : Step(103): len = 168944, overlap = 56.5625
PHY-3002 : Step(104): len = 170451, overlap = 55.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.99662e-05
PHY-3002 : Step(105): len = 174182, overlap = 57.8438
PHY-3002 : Step(106): len = 174531, overlap = 58.1562
PHY-3002 : Step(107): len = 179825, overlap = 56.0938
PHY-3002 : Step(108): len = 180644, overlap = 55.7188
PHY-3002 : Step(109): len = 185015, overlap = 51.625
PHY-3002 : Step(110): len = 183306, overlap = 52.6562
PHY-3002 : Step(111): len = 183306, overlap = 52.6562
PHY-3002 : Step(112): len = 182066, overlap = 51.5938
PHY-3002 : Step(113): len = 182005, overlap = 51.6562
PHY-3002 : Step(114): len = 181125, overlap = 51.4062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.99323e-05
PHY-3002 : Step(115): len = 183779, overlap = 44.1562
PHY-3002 : Step(116): len = 184268, overlap = 42.9062
PHY-3002 : Step(117): len = 197846, overlap = 26.375
PHY-3002 : Step(118): len = 206757, overlap = 17.3125
PHY-3002 : Step(119): len = 196187, overlap = 24.5938
PHY-3002 : Step(120): len = 195311, overlap = 25.5938
PHY-3002 : Step(121): len = 191200, overlap = 26.1875
PHY-3002 : Step(122): len = 192295, overlap = 25
PHY-3002 : Step(123): len = 192295, overlap = 25
PHY-3002 : Step(124): len = 191409, overlap = 26.1562
PHY-3002 : Step(125): len = 191409, overlap = 26.1562
PHY-3002 : Step(126): len = 191312, overlap = 23.6875
PHY-3002 : Step(127): len = 191312, overlap = 23.6875
PHY-3002 : Step(128): len = 191193, overlap = 23.8438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000159865
PHY-3002 : Step(129): len = 200111, overlap = 18.5938
PHY-3002 : Step(130): len = 201438, overlap = 15.5
PHY-3002 : Step(131): len = 203380, overlap = 16.1562
PHY-3002 : Step(132): len = 203770, overlap = 16.4062
PHY-3002 : Step(133): len = 205624, overlap = 13.9688
PHY-3002 : Step(134): len = 206860, overlap = 12.75
PHY-3002 : Step(135): len = 209992, overlap = 9.25
PHY-3002 : Step(136): len = 209423, overlap = 10.5625
PHY-3002 : Step(137): len = 209246, overlap = 11.375
PHY-3002 : Step(138): len = 208211, overlap = 11.4062
PHY-3002 : Step(139): len = 208136, overlap = 10.9688
PHY-3002 : Step(140): len = 207901, overlap = 10.6562
PHY-3002 : Step(141): len = 206099, overlap = 10.4375
PHY-3002 : Step(142): len = 205536, overlap = 10.625
PHY-3002 : Step(143): len = 204782, overlap = 10.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000319729
PHY-3002 : Step(144): len = 205894, overlap = 9.875
PHY-3002 : Step(145): len = 207532, overlap = 11.5312
PHY-3002 : Step(146): len = 207970, overlap = 11.5312
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000614233
PHY-3002 : Step(147): len = 209034, overlap = 10.6562
PHY-3002 : Step(148): len = 212884, overlap = 10
PHY-3002 : Step(149): len = 219314, overlap = 10.1562
PHY-3002 : Step(150): len = 222024, overlap = 6.8125
PHY-3002 : Step(151): len = 222153, overlap = 5.0625
PHY-3002 : Step(152): len = 222628, overlap = 5
PHY-3002 : Step(153): len = 223074, overlap = 4.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00122847
PHY-3002 : Step(154): len = 224904, overlap = 4.25
PHY-3002 : Step(155): len = 226549, overlap = 3.25
PHY-3002 : Step(156): len = 228163, overlap = 3.5
PHY-3002 : Step(157): len = 229464, overlap = 3
PHY-3002 : Step(158): len = 231465, overlap = 2.5
PHY-3002 : Step(159): len = 233787, overlap = 3
PHY-3002 : Step(160): len = 235621, overlap = 2.75
PHY-3002 : Step(161): len = 236572, overlap = 2.9375
PHY-3002 : Step(162): len = 237132, overlap = 3.125
PHY-3002 : Step(163): len = 237275, overlap = 3.0625
PHY-3002 : Step(164): len = 236457, overlap = 3
PHY-3002 : Step(165): len = 235623, overlap = 3
PHY-3002 : Step(166): len = 235060, overlap = 3
PHY-3002 : Step(167): len = 234341, overlap = 3.0625
PHY-3002 : Step(168): len = 233532, overlap = 2.0625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 40/7415.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 274752, over cnt = 939(2%), over = 3843, worst = 23
PHY-1001 : End global iterations;  0.425129s wall, 0.703125s user + 0.062500s system = 0.765625s CPU (180.1%)

PHY-1001 : Congestion index: top1 = 47.78, top5 = 36.06, top10 = 30.66, top15 = 27.12.
PHY-3001 : End congestion estimation;  0.549773s wall, 0.828125s user + 0.062500s system = 0.890625s CPU (162.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.178174s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (96.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000102036
PHY-3002 : Step(169): len = 235993, overlap = 70.3438
PHY-3002 : Step(170): len = 237877, overlap = 62.8125
PHY-3002 : Step(171): len = 234126, overlap = 49.75
PHY-3002 : Step(172): len = 232682, overlap = 46.8125
PHY-3002 : Step(173): len = 229156, overlap = 45.3125
PHY-3002 : Step(174): len = 225445, overlap = 46.8125
PHY-3002 : Step(175): len = 221739, overlap = 47.7188
PHY-3002 : Step(176): len = 220063, overlap = 48.7188
PHY-3002 : Step(177): len = 219439, overlap = 50.9062
PHY-3002 : Step(178): len = 216620, overlap = 49
PHY-3002 : Step(179): len = 215821, overlap = 48.4062
PHY-3002 : Step(180): len = 214829, overlap = 47.7812
PHY-3002 : Step(181): len = 214826, overlap = 44.0938
PHY-3002 : Step(182): len = 213949, overlap = 44.4688
PHY-3002 : Step(183): len = 213720, overlap = 44.125
PHY-3002 : Step(184): len = 213503, overlap = 42.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000204073
PHY-3002 : Step(185): len = 217039, overlap = 42.5312
PHY-3002 : Step(186): len = 218305, overlap = 43.5312
PHY-3002 : Step(187): len = 220553, overlap = 43.1562
PHY-3002 : Step(188): len = 221740, overlap = 40.4688
PHY-3002 : Step(189): len = 221943, overlap = 39.1562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000408145
PHY-3002 : Step(190): len = 224426, overlap = 40.5938
PHY-3002 : Step(191): len = 225314, overlap = 38.75
PHY-3002 : Step(192): len = 228184, overlap = 37.7188
PHY-3002 : Step(193): len = 231087, overlap = 35.9688
PHY-3002 : Step(194): len = 232256, overlap = 34.2812
PHY-3002 : Step(195): len = 232625, overlap = 30.5
PHY-3002 : Step(196): len = 232955, overlap = 29.5312
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29655, tnet num: 7413, tinst num: 6267, tnode num: 37001, tedge num: 48955.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.189523s wall, 1.171875s user + 0.031250s system = 1.203125s CPU (101.1%)

RUN-1004 : used memory is 315 MB, reserved memory is 296 MB, peak memory is 327 MB
OPT-1001 : Total overflow 211.91 peak overflow 1.94
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 242/7415.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 288280, over cnt = 974(2%), over = 3086, worst = 16
PHY-1001 : End global iterations;  0.467511s wall, 0.734375s user + 0.062500s system = 0.796875s CPU (170.5%)

PHY-1001 : Congestion index: top1 = 39.12, top5 = 32.16, top10 = 28.25, top15 = 25.63.
PHY-1001 : End incremental global routing;  0.589295s wall, 0.859375s user + 0.062500s system = 0.921875s CPU (156.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.194681s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (96.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.906122s wall, 1.171875s user + 0.062500s system = 1.234375s CPU (136.2%)

OPT-1001 : Current memory(MB): used = 322, reserve = 303, peak = 327.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5918/7415.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 288280, over cnt = 974(2%), over = 3086, worst = 16
PHY-1002 : len = 297944, over cnt = 604(1%), over = 1623, worst = 16
PHY-1002 : len = 309272, over cnt = 129(0%), over = 261, worst = 11
PHY-1002 : len = 311672, over cnt = 22(0%), over = 35, worst = 4
PHY-1002 : len = 311944, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.433322s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (129.8%)

PHY-1001 : Congestion index: top1 = 33.97, top5 = 28.94, top10 = 25.78, top15 = 23.79.
OPT-1001 : End congestion update;  0.549703s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (125.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.139890s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (100.5%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.689739s wall, 0.812500s user + 0.015625s system = 0.828125s CPU (120.1%)

OPT-1001 : Current memory(MB): used = 325, reserve = 307, peak = 327.
OPT-1001 : End physical optimization;  2.843783s wall, 3.203125s user + 0.109375s system = 3.312500s CPU (116.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2453 LUT to BLE ...
SYN-4008 : Packed 2453 LUT and 1139 SEQ to BLE.
SYN-4003 : Packing 1096 remaining SEQ's ...
SYN-4005 : Packed 534 SEQ with LUT/SLICE
SYN-4006 : 954 single LUT's are left
SYN-4006 : 562 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 3015/5656 primitive instances ...
PHY-3001 : End packing;  0.288851s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (102.8%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3301 instances
RUN-1001 : 1564 mslices, 1565 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6348 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3847 nets have 2 pins
RUN-1001 : 1569 nets have [3 - 5] pins
RUN-1001 : 767 nets have [6 - 10] pins
RUN-1001 : 92 nets have [11 - 20] pins
RUN-1001 : 63 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 3299 instances, 3129 slices, 277 macros(1408 instances: 951 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1074 pins
PHY-3001 : Cell area utilization is 38%
PHY-3001 : After packing: Len = 235507, Over = 53.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3190/6348.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 305136, over cnt = 383(1%), over = 561, worst = 6
PHY-1002 : len = 306568, over cnt = 229(0%), over = 301, worst = 4
PHY-1002 : len = 308888, over cnt = 43(0%), over = 56, worst = 3
PHY-1002 : len = 309384, over cnt = 15(0%), over = 17, worst = 2
PHY-1002 : len = 309632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.546301s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (140.1%)

PHY-1001 : Congestion index: top1 = 33.73, top5 = 28.04, top10 = 24.88, top15 = 22.95.
PHY-3001 : End congestion estimation;  0.689476s wall, 0.890625s user + 0.015625s system = 0.906250s CPU (131.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25824, tnet num: 6346, tinst num: 3299, tnode num: 31157, tedge num: 44466.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.294392s wall, 1.281250s user + 0.015625s system = 1.296875s CPU (100.2%)

RUN-1004 : used memory is 329 MB, reserved memory is 311 MB, peak memory is 329 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6346 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.471184s wall, 1.453125s user + 0.015625s system = 1.468750s CPU (99.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.42561e-05
PHY-3002 : Step(197): len = 227590, overlap = 55.75
PHY-3002 : Step(198): len = 224293, overlap = 60
PHY-3002 : Step(199): len = 214344, overlap = 71.75
PHY-3002 : Step(200): len = 209791, overlap = 78.25
PHY-3002 : Step(201): len = 207578, overlap = 81.25
PHY-3002 : Step(202): len = 205142, overlap = 84.25
PHY-3002 : Step(203): len = 204056, overlap = 84.25
PHY-3002 : Step(204): len = 203245, overlap = 86.25
PHY-3002 : Step(205): len = 203197, overlap = 86
PHY-3002 : Step(206): len = 202751, overlap = 80.25
PHY-3002 : Step(207): len = 202854, overlap = 81.25
PHY-3002 : Step(208): len = 202805, overlap = 79.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.85123e-05
PHY-3002 : Step(209): len = 210537, overlap = 64
PHY-3002 : Step(210): len = 212811, overlap = 63
PHY-3002 : Step(211): len = 215164, overlap = 59
PHY-3002 : Step(212): len = 215484, overlap = 58.5
PHY-3002 : Step(213): len = 215947, overlap = 52.25
PHY-3002 : Step(214): len = 215947, overlap = 52.25
PHY-3002 : Step(215): len = 215439, overlap = 52.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000137025
PHY-3002 : Step(216): len = 225688, overlap = 47
PHY-3002 : Step(217): len = 228127, overlap = 45.5
PHY-3002 : Step(218): len = 228472, overlap = 43
PHY-3002 : Step(219): len = 228638, overlap = 40.25
PHY-3002 : Step(220): len = 228684, overlap = 37.75
PHY-3002 : Step(221): len = 229234, overlap = 38.25
PHY-3002 : Step(222): len = 229234, overlap = 38.25
PHY-3002 : Step(223): len = 228956, overlap = 37.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000274049
PHY-3002 : Step(224): len = 235966, overlap = 34.5
PHY-3002 : Step(225): len = 240915, overlap = 34.5
PHY-3002 : Step(226): len = 245339, overlap = 32
PHY-3002 : Step(227): len = 243747, overlap = 30.75
PHY-3002 : Step(228): len = 242876, overlap = 31
PHY-3002 : Step(229): len = 243361, overlap = 32.25
PHY-3002 : Step(230): len = 244114, overlap = 29.5
PHY-3002 : Step(231): len = 244394, overlap = 28.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000548098
PHY-3002 : Step(232): len = 248585, overlap = 29.5
PHY-3002 : Step(233): len = 251586, overlap = 29
PHY-3002 : Step(234): len = 251894, overlap = 28.5
PHY-3002 : Step(235): len = 252108, overlap = 28.5
PHY-3002 : Step(236): len = 253017, overlap = 27.5
PHY-3002 : Step(237): len = 254056, overlap = 25.5
PHY-3002 : Step(238): len = 255140, overlap = 25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000963291
PHY-3002 : Step(239): len = 257251, overlap = 25.75
PHY-3002 : Step(240): len = 259429, overlap = 24.75
PHY-3002 : Step(241): len = 261420, overlap = 24
PHY-3002 : Step(242): len = 263326, overlap = 22.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.937953s wall, 0.828125s user + 1.750000s system = 2.578125s CPU (274.9%)

PHY-3001 : Trial Legalized: Len = 277534
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 107/6348.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 342536, over cnt = 497(1%), over = 791, worst = 8
PHY-1002 : len = 345160, over cnt = 266(0%), over = 368, worst = 5
PHY-1002 : len = 348056, over cnt = 78(0%), over = 104, worst = 5
PHY-1002 : len = 348952, over cnt = 22(0%), over = 23, worst = 2
PHY-1002 : len = 349112, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End global iterations;  0.838461s wall, 1.281250s user + 0.078125s system = 1.359375s CPU (162.1%)

PHY-1001 : Congestion index: top1 = 34.09, top5 = 28.83, top10 = 26.12, top15 = 24.25.
PHY-3001 : End congestion estimation;  0.993525s wall, 1.437500s user + 0.078125s system = 1.515625s CPU (152.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6346 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.170115s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000110548
PHY-3002 : Step(243): len = 261990, overlap = 1.25
PHY-3002 : Step(244): len = 252925, overlap = 6.25
PHY-3002 : Step(245): len = 250874, overlap = 7
PHY-3002 : Step(246): len = 250520, overlap = 7.5
PHY-3002 : Step(247): len = 250086, overlap = 7
PHY-3002 : Step(248): len = 249316, overlap = 9.5
PHY-3002 : Step(249): len = 248727, overlap = 9.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008871s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (176.1%)

PHY-3001 : Legalized: Len = 254474, Over = 0
PHY-3001 : Spreading special nets. 29 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.021472s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (145.5%)

PHY-3001 : 37 instances has been re-located, deltaX = 1, deltaY = 18, maxDist = 1.
PHY-3001 : Final: Len = 254960, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25824, tnet num: 6346, tinst num: 3299, tnode num: 31157, tedge num: 44466.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.324138s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (100.3%)

RUN-1004 : used memory is 332 MB, reserved memory is 317 MB, peak memory is 338 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1882/6348.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 321648, over cnt = 465(1%), over = 736, worst = 8
PHY-1002 : len = 324504, over cnt = 256(0%), over = 334, worst = 5
PHY-1002 : len = 327184, over cnt = 84(0%), over = 109, worst = 3
PHY-1002 : len = 328160, over cnt = 10(0%), over = 12, worst = 2
PHY-1002 : len = 328304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.763330s wall, 1.250000s user + 0.203125s system = 1.453125s CPU (190.4%)

PHY-1001 : Congestion index: top1 = 32.67, top5 = 28.13, top10 = 25.33, top15 = 23.48.
PHY-1001 : End incremental global routing;  0.909213s wall, 1.406250s user + 0.203125s system = 1.609375s CPU (177.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6346 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.174462s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.208510s wall, 1.703125s user + 0.203125s system = 1.906250s CPU (157.7%)

OPT-1001 : Current memory(MB): used = 334, reserve = 317, peak = 338.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5390/6348.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 328304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041948s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (111.7%)

PHY-1001 : Congestion index: top1 = 32.67, top5 = 28.13, top10 = 25.33, top15 = 23.48.
OPT-1001 : End congestion update;  0.174693s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6346 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.122898s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (101.7%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.297724s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (99.7%)

OPT-1001 : Current memory(MB): used = 335, reserve = 317, peak = 338.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6346 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.122297s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (102.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5390/6348.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 328304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042504s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (110.3%)

PHY-1001 : Congestion index: top1 = 32.67, top5 = 28.13, top10 = 25.33, top15 = 23.48.
PHY-1001 : End incremental global routing;  0.170019s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6346 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.170156s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (91.8%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5390/6348.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 328304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.044138s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (106.2%)

PHY-1001 : Congestion index: top1 = 32.67, top5 = 28.13, top10 = 25.33, top15 = 23.48.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6346 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.143944s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (97.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 32.310345
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.662735s wall, 4.140625s user + 0.203125s system = 4.343750s CPU (118.6%)

RUN-1003 : finish command "place" in  23.466144s wall, 40.906250s user + 13.078125s system = 53.984375s CPU (230.1%)

RUN-1004 : used memory is 306 MB, reserved memory is 287 MB, peak memory is 338 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3301 instances
RUN-1001 : 1564 mslices, 1565 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6348 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3847 nets have 2 pins
RUN-1001 : 1569 nets have [3 - 5] pins
RUN-1001 : 767 nets have [6 - 10] pins
RUN-1001 : 92 nets have [11 - 20] pins
RUN-1001 : 63 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25824, tnet num: 6346, tinst num: 3299, tnode num: 31157, tedge num: 44466.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.281274s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (100.0%)

RUN-1004 : used memory is 323 MB, reserved memory is 305 MB, peak memory is 358 MB
PHY-1001 : 1564 mslices, 1565 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6346 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 313688, over cnt = 568(1%), over = 934, worst = 9
PHY-1002 : len = 317880, over cnt = 310(0%), over = 430, worst = 7
PHY-1002 : len = 321352, over cnt = 92(0%), over = 127, worst = 4
PHY-1002 : len = 322824, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 322832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.835281s wall, 1.296875s user + 0.109375s system = 1.406250s CPU (168.4%)

PHY-1001 : Congestion index: top1 = 32.67, top5 = 27.91, top10 = 25.16, top15 = 23.37.
PHY-1001 : End global routing;  0.968673s wall, 1.421875s user + 0.109375s system = 1.531250s CPU (158.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 353, reserve = 336, peak = 359.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 611, reserve = 596, peak = 611.
PHY-1001 : End build detailed router design. 3.922573s wall, 3.875000s user + 0.046875s system = 3.921875s CPU (100.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 88536, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 3.937290s wall, 3.937500s user + 0.000000s system = 3.937500s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 644, reserve = 630, peak = 644.
PHY-1001 : End phase 1; 3.943826s wall, 3.953125s user + 0.000000s system = 3.953125s CPU (100.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Patch 2471 net; 2.437109s wall, 2.437500s user + 0.000000s system = 2.437500s CPU (100.0%)

PHY-1022 : len = 862384, over cnt = 137(0%), over = 137, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 648, reserve = 634, peak = 648.
PHY-1001 : End initial routed; 10.779384s wall, 18.796875s user + 0.125000s system = 18.921875s CPU (175.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5134(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.643     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.605358s wall, 1.593750s user + 0.000000s system = 1.593750s CPU (99.3%)

PHY-1001 : Current memory(MB): used = 655, reserve = 641, peak = 655.
PHY-1001 : End phase 2; 12.384805s wall, 20.390625s user + 0.125000s system = 20.515625s CPU (165.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 862384, over cnt = 137(0%), over = 137, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.022351s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.9%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 861344, over cnt = 24(0%), over = 24, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.120056s wall, 0.218750s user + 0.046875s system = 0.265625s CPU (221.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 861352, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.065398s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (143.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 861256, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.052123s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (89.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5134(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.643     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.602673s wall, 1.609375s user + 0.000000s system = 1.609375s CPU (100.4%)

PHY-1001 : Commit to database.....
PHY-1001 : 26 feed throughs used by 23 nets
PHY-1001 : End commit to database; 0.778134s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (100.4%)

PHY-1001 : Current memory(MB): used = 689, reserve = 676, peak = 689.
PHY-1001 : End phase 3; 2.798375s wall, 2.890625s user + 0.062500s system = 2.953125s CPU (105.5%)

PHY-1003 : Routed, final wirelength = 861256
PHY-1001 : Current memory(MB): used = 690, reserve = 678, peak = 690.
PHY-1001 : End export database. 0.022979s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (136.0%)

PHY-1001 : End detail routing;  23.345703s wall, 31.406250s user + 0.234375s system = 31.640625s CPU (135.5%)

RUN-1003 : finish command "route" in  25.850270s wall, 34.359375s user + 0.343750s system = 34.703125s CPU (134.2%)

RUN-1004 : used memory is 648 MB, reserved memory is 635 MB, peak memory is 690 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5368   out of  19600   27.39%
#reg                     2238   out of  19600   11.42%
#le                      5930
  #lut only              3692   out of   5930   62.26%
  #reg only               562   out of   5930    9.48%
  #lut&reg               1676   out of   5930   28.26%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                              Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                   1007
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                188
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                45
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                34
#5        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/add2_syn_56.q1                        22
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/add2_syn_56.q0                        18
#7        u_image_select/mode[3]_syn_26                              GCLK               mslice             u_image_process/u_RGBYCbCr/img_cb1_b_n_syn_11.f1    11
#8        u_image_process/wrreq                                      GCLK               mslice             u_image_process/u_RGBYCbCr/reg7_syn_21.f0           10
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                    6
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5930   |3959    |1409    |2238    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |760    |501     |161     |392     |2       |0       |
|    command1                          |command                                    |57     |56      |0       |43      |0       |0       |
|    control1                          |control_interface                          |95     |57      |24      |53      |0       |0       |
|    data_path1                        |sdr_data_path                              |8      |8       |0       |4       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |128    |76      |18      |99      |1       |0       |
|      dcfifo_component                |softfifo                                   |128    |76      |18      |99      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |34     |23      |0       |34      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |29      |0       |36      |0       |0       |
|    sdram1                            |sdram                                      |2      |2       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |122    |60      |18      |95      |1       |0       |
|      dcfifo_component                |softfifo                                   |122    |60      |18      |95      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |32     |20      |0       |32      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |34     |22      |0       |34      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |113    |69      |44      |30      |0       |0       |
|  u_camera_init                       |camera_init                                |572    |550     |9       |83      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |178    |174     |0       |43      |0       |0       |
|  u_camera_reader                     |camera_reader                              |90     |48      |17      |54      |0       |0       |
|  u_image_process                     |image_process                              |4148   |2566    |1168    |1615    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |177    |115     |45      |84      |2       |0       |
|      u_three_martix_4                |three_martix                               |162    |104     |45      |71      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |164    |114     |45      |75      |2       |0       |
|      u_three_martix_3                |three_martix                               |154    |104     |45      |65      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |935    |648     |249     |251     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |745    |424     |235     |277     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |508    |310     |190     |135     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |90     |60      |30      |27      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |34      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |27      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |49     |29      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |10      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |10      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |71     |41      |30      |9       |0       |0       |
|      u_three_martix                  |three_martix                               |237    |114     |45      |142     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |737    |446     |235     |271     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |501    |311     |190     |132     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |29      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |86     |56      |30      |33      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |90     |60      |30      |28      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |12      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |71     |41      |30      |11      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |52     |32      |20      |11      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |236    |135     |45      |139     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |726    |424     |235     |274     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |492    |302     |190     |133     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |88     |58      |30      |29      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |87     |57      |30      |26      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |85     |55      |30      |30      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |12      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |16      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |46     |26      |20      |10      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |10      |0       |0       |
|      u_three_martix                  |three_martix                               |234    |122     |45      |141     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |1      |1       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |95     |30      |14      |67      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |365    |202     |92      |166     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |142    |94      |47      |42      |0       |0       |
|      u_three_martix_2                |three_martix                               |223    |108     |45      |124     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |49     |49      |0       |28      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |164    |142     |10      |24      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3766  
    #2          2       663   
    #3          3       591   
    #4          4       262   
    #5        5-10      781   
    #6        11-50     125   
    #7       51-100      9    
    #8       101-500     3    
    #9        >500       1    
  Average     2.89            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3299
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6348, pip num: 60467
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 26
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3103 valid insts, and 185271 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.584468s wall, 70.500000s user + 0.484375s system = 70.984375s CPU (1271.1%)

RUN-1004 : used memory is 652 MB, reserved memory is 649 MB, peak memory is 832 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221028_172714.log"
