$date
	Tue Apr 23 23:16:22 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module encoder4_2_tb $end
$var wire 1 ! Y1 $end
$var wire 1 " Y0 $end
$var wire 1 # E0 $end
$var reg 1 $ A0 $end
$var reg 1 % A1 $end
$var reg 1 & A2 $end
$var reg 1 ' A3 $end
$var reg 4 ( i [3:0] $end
$scope module DUT $end
$var wire 1 $ A0 $end
$var wire 1 % A1 $end
$var wire 1 & A2 $end
$var wire 1 ' A3 $end
$var reg 1 # E0 $end
$var reg 1 " Y0 $end
$var reg 1 ! Y1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
0'
0&
0%
0$
0#
0"
0!
$end
#10
1"
1!
1#
1'
b1 (
#20
0!
1&
0'
b10 (
#30
1!
1'
b11 (
#40
0"
1%
0&
0'
b100 (
#50
1"
1'
b101 (
#60
0!
1&
0'
b110 (
#70
1!
1'
b111 (
#80
0"
0!
1$
0%
0&
0'
b1000 (
#90
1"
1!
1'
b1001 (
#100
0!
1&
0'
b1010 (
#110
1!
1'
b1011 (
#120
0"
1%
0&
0'
b1100 (
#130
1"
1'
b1101 (
#140
0!
1&
0'
b1110 (
#150
1!
1'
b1111 (
#160
0"
0!
0#
0$
0%
0&
0'
b0 (
#170
1"
1!
1#
1'
b1 (
#180
0!
1&
0'
b10 (
#190
1!
1'
b11 (
#200
0"
1%
0&
0'
b100 (
#210
1"
1'
b101 (
#220
0!
1&
0'
b110 (
#230
1!
1'
b111 (
#240
0"
0!
1$
0%
0&
0'
b1000 (
#250
1"
1!
1'
b1001 (
#260
0!
1&
0'
b1010 (
#270
1!
1'
b1011 (
#280
0"
1%
0&
0'
b1100 (
#290
1"
1'
b1101 (
#300
0!
1&
0'
b1110 (
#310
1!
1'
b1111 (
#320
