Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Sat Aug 28 03:27:18 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_114_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 SharedReg523_instance/s3_reg_c_rep__4/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SharedReg330_instance/Y_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.166ns (4.923%)  route 3.206ns (95.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 5.946 - 4.000 ) 
    Source Clock Delay      (SCD):    2.513ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.478ns (routing 0.171ns, distribution 1.307ns)
  Clock Net Delay (Destination): 1.205ns (routing 0.155ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.007    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=65356, routed)       1.478     2.513    SharedReg523_instance/clk_IBUF_BUFG
    SLICE_X156Y454       FDCE                                         r  SharedReg523_instance/s3_reg_c_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y454       FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.591 r  SharedReg523_instance/s3_reg_c_rep__4/Q
                         net (fo=131, routed)         3.139     5.730    SharedReg330_instance/s3_reg_c_rep__4
    SLICE_X142Y303       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.088     5.818 r  SharedReg330_instance/s3_reg_gate__30/O
                         net (fo=1, routed)           0.067     5.885    SharedReg330_instance/s3_reg_gate__30_n_0
    SLICE_X142Y303       FDCE                                         r  SharedReg330_instance/Y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC10                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.408     4.408 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.408    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.408 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.717    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.741 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=65356, routed)       1.205     5.946    SharedReg330_instance/clk_IBUF_BUFG
    SLICE_X142Y303       FDCE                                         r  SharedReg330_instance/Y_reg[2]/C
                         clock pessimism              0.310     6.256    
                         clock uncertainty           -0.035     6.221    
    SLICE_X142Y303       FDCE (Setup_FFF_SLICEM_C_D)
                                                      0.025     6.246    SharedReg330_instance/Y_reg[2]
  -------------------------------------------------------------------
                         required time                          6.246    
                         arrival time                          -5.885    
  -------------------------------------------------------------------
                         slack                                  0.361    




