sh: 1: spike-dasm: not found
Emu compiled at Feb 14 2024, 08:06:22
The image is ready2run/coremark-mt-riscv64-nutshell.bin
Using simulated 256MB RAM
NemuProxy using ./ready2run/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 

============== Commit Group Trace (Core 0) ==============
commit group [00]: pc 0080000000 cmtcnt 1
commit group [01]: pc 0080000004 cmtcnt 1
commit group [02]: pc 0080000008 cmtcnt 1
commit group [03]: pc 008000000c cmtcnt 1
commit group [04]: pc 0080000010 cmtcnt 1
commit group [05]: pc 0080000014 cmtcnt 1
commit group [06]: pc 00800069cc cmtcnt 1
commit group [07]: pc 00800069d0 cmtcnt 1
commit group [08]: pc 00800069d4 cmtcnt 1
commit group [09]: pc 00800069d8 cmtcnt 1
commit group [10]: pc 00800069dc cmtcnt 1
commit group [11]: pc 0080006a14 cmtcnt 1
commit group [12]: pc 0080006a38 cmtcnt 1
commit group [13]: pc 0080006a3c cmtcnt 1
commit group [14]: pc 0080006a40 cmtcnt 1 <--
commit group [15]: pc 0000000000 cmtcnt 0

============== Commit Instr Trace ==============
commit inst [00]: pc 0080000000 inst 00000413 wen 1 dst 00000008 data 0000000000000000
commit inst [01]: pc 0080000004 inst 0000e117 wen 1 dst 00000002 data 000000008000e004
commit inst [02]: pc 0080000008 inst ffc10113 wen 1 dst 00000002 data 000000008000e000
commit inst [03]: pc 008000000c inst f14022f3 wen 1 dst 00000005 data 0000000000000000
commit inst [04]: pc 0080000010 inst 00029463 wen 0 dst 00000008 data 0000000000000000
commit inst [05]: pc 0080000014 inst 1b9060ef wen 1 dst 00000001 data 0000000080000018
commit inst [06]: pc 00800069cc inst ff010113 wen 1 dst 00000002 data 000000008000dff0
commit inst [07]: pc 00800069d0 inst 00113423 wen 0 dst 00000008 data 0000000000000000
commit inst [08]: pc 00800069d4 inst f14027f3 wen 1 dst 0000000f data 0000000000000000
commit inst [09]: pc 00800069d8 inst 0007859b wen 1 dst 0000000b data 0000000000000000
commit inst [10]: pc 00800069dc inst 02058c63 wen 0 dst 00000018 data 0000000000000000
commit inst [11]: pc 0080006a14 inst 024000ef wen 1 dst 00000001 data 0000000080006a18
commit inst [12]: pc 0080006a38 inst 406007b7 wen 1 dst 0000000f data 0000000040600000
commit inst [13]: pc 0080006a3c inst 00300713 wen 1 dst 0000000e data 0000000000000003
commit inst [14]: pc 0080006a40 inst 00e78623 wen 0 dst 0000000c data 0000000000000000 <--
commit inst [15]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [16]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [17]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [18]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [19]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [20]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [21]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [22]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [23]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [24]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [25]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [26]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [27]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [28]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [29]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [30]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [31]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000

==============  REF Regs  ==============
ERROR: invalid mem write to paddr 0x000000004060000c, NEMU raise access exception
  $0: 0x0000000000000000   ra: 0x0000000080006a18   sp: 0x000000008000dff0   gp: 0xa7eed0187cb584f0 
  tp: 0x398cc2b754431246   t0: 0x0000000000000000   t1: 0x7a301a237d7b5ebe   t2: 0x541d81eeb59f9322 
  s0: 0x0000000000000000   s1: 0xf5f0d7f097e37329   a0: 0x7cd04af75d41209e   a1: 0x0000000000000000 
  a2: 0x980004c87a7674bb   a3: 0x9bcc5df3700e832c   a4: 0x0000000000000003   a5: 0x0000000040600000 
  a6: 0x67aa7660be247a37   a7: 0x2daccc61a7bf9d82   s2: 0xd2c36fe031f01db1   s3: 0xa2d58711fe96d750 
  s4: 0x63a29416a810a95c   s5: 0xa34cafc68a4aea24   s6: 0x90aabf4c553c174f   s7: 0x3c3924830812c6df 
  s8: 0x2b4111ab3300f8b2   s9: 0x6aef9a8a78d350e6  s10: 0xad59a887571997aa  s11: 0x4b361e19cd470872 
  t3: 0x622bc978816f9e7b   t4: 0x54a1a1e913e69bf5   t5: 0x9b0b702dd9fc816e   t6: 0xb06b756bef782d5a 
 ft0: 0x0000000000000000  ft1: 0x0000000000000000  ft2: 0x0000000000000000  ft3: 0x0000000000000000 
 ft4: 0x0000000000000000  ft5: 0x0000000000000000  ft6: 0x0000000000000000  ft7: 0x0000000000000000 
 fs0: 0x0000000000000000  fs1: 0x0000000000000000  fa0: 0x0000000000000000  fa1: 0x0000000000000000 
 fa2: 0x0000000000000000  fa3: 0x0000000000000000  fa4: 0x0000000000000000  fa5: 0x0000000000000000 
 fa6: 0x0000000000000000  fa7: 0x0000000000000000  fs2: 0x0000000000000000  fs3: 0x0000000000000000 
 fs4: 0x0000000000000000  fs5: 0x0000000000000000  fs6: 0x0000000000000000  fs7: 0x0000000000000000 
 fs8: 0x0000000000000000  fs9: 0x0000000000000000 fs10: 0x0000000000000000 fs11: 0x0000000000000000 
 ft8: 0x0000000000000000  ft9: 0x0000000000000000 ft10: 0x0000000000000000 ft11: 0x0000000000000000 
pc: 0x0000000000000000 mstatus: 0x0000000000001800 mcause: 0x0000000000000007 mepc: 0x0000000080006a40
                       sstatus: 0x0000000000000000 scause: 0x0000000000000000 sepc: 0x0000000000000000
satp: 0x0000000000000000
mip: 0x0000000000000000 mie: 0x0000000000000000 mscratch: 0x0000000000000000 sscratch: 0x0000000000000000
mideleg: 0x0000000000000000 medeleg: 0x0000000000000000
mtval: 0x000000004060000c stval: 0x0000000000000000 mtvec: 0x0000000000000000 stvec: 0x0000000000000000
privilege mode:3  pmp: below
 0: cfg:0x00 addr:0x0000000000000000| 1: cfg:0x00 addr:0x0000000000000000
 2: cfg:0x00 addr:0x0000000000000000| 3: cfg:0x00 addr:0x0000000000000000
pmp csr rw: enable, pmp check: disable
is write req,addr is 80000000, data is 0000000000000000
is write req,addr is 80000000, data is 0000000000000000
is write req,addr is 800069cc, data is 0000000000000000
is write req,addr is 800069cc, data is 0000000000000000
is write req,addr is 8000dff8, data is 0000000080000018
is write req,addr is 8000dff8, data is 0000000080000018
is write req,addr is 80006a14, data is 0000000000000000
is write req,addr is 80006a14, data is 0000000000000000
is write req,addr is 80006a40, data is 0000000000000000
is write req,addr is 80006a40, data is 0000000000000000
is write req,addr is 4060000c, data is 0303030303030303
is write req,addr is 4060000c, data is 0303030303030303
priviledgeMode: 3
mstatus different at pc = 0x0080006a40, right= 0x0000000000001800, wrong = 0x0000000000000000
 mcause different at pc = 0x0080006a40, right= 0x0000000000000007, wrong = 0x0000000000000000
   mepc different at pc = 0x0080006a40, right= 0x0000000080006a40, wrong = 0x0000000000000000
  mtval different at pc = 0x0080006a40, right= 0x000000004060000c, wrong = 0x0000000000000000
Core 0: [31mABORT at pc = 0x0
[0m[35mtotal guest instructions = 15
[0m[35minstrCnt = 15, cycleCnt = 207, IPC = 0.072464
[0m[34mSeed=0 Guest cycle spent: 208 (this will be different from cycleCnt if emu loads a snapshot)
[0m[34mHost time spent: 3ms
[0m