Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Jun  7 10:50:05 2024
| Host         : DESKTOP-JBTK6O5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                           18          
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.529        0.000                      0                  206       -0.296       -4.736                     16                  206        2.833        0.000                       0                   133  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk100MHz                 {0.000 5.000}        10.000          100.000         
  clk_100MHz_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
  clk_150MHz_clk_wiz_0_1  {0.000 3.333}        6.667           150.000         
  clkfbout_clk_wiz_0_1    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100MHz                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_100MHz_clk_wiz_0_1        3.627        0.000                      0                  142        0.157        0.000                      0                  142        4.500        0.000                       0                    95  
  clk_150MHz_clk_wiz_0_1        0.529        0.000                      0                   64       -0.296       -4.736                     16                   64        2.833        0.000                       0                    34  
  clkfbout_clk_wiz_0_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock              
----------              ----------              --------              
(none)                  clk_100MHz_clk_wiz_0_1                          
(none)                  clk_150MHz_clk_wiz_0_1                          
(none)                  clkfbout_clk_wiz_0_1                            
(none)                                          clk_100MHz_clk_wiz_0_1  
(none)                                          clk_150MHz_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz
  To Clock:  clk100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0_1
  To Clock:  clk_100MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.627ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.627ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 1.785ns (28.844%)  route 4.404ns (71.156%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 8.028 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          1.796    -2.324    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X105Y37        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y37        FDCE (Prop_fdce_C_Q)         0.456    -1.868 r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[1]/Q
                         net (fo=16, routed)          1.252    -0.616    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep_n_0_[1]
    SLICE_X107Y37        LUT6 (Prop_lut6_I1_O)        0.124    -0.492 r  hdmi_ctrl_inst/i2c_stream_inst/g0_b0/O
                         net (fo=4, routed)           0.914     0.422    hdmi_ctrl_inst/i2c_stream_inst/g0_b0_n_0
    SLICE_X105Y37        LUT4 (Prop_lut4_I1_O)        0.124     0.546 r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.546    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr0_carry_i_4_n_0
    SLICE_X105Y37        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.970 r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr0_carry/O[1]
                         net (fo=1, routed)           0.812     1.782    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr0_carry_n_6
    SLICE_X105Y39        LUT2 (Prop_lut2_I0_O)        0.331     2.113 r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr[1]_i_3/O
                         net (fo=1, routed)           0.550     2.663    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr[1]_i_3_n_0
    SLICE_X106Y37        LUT6 (Prop_lut6_I3_O)        0.326     2.989 r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr[1]_i_1/O
                         net (fo=2, routed)           0.876     3.865    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr[1]_i_1_n_0
    SLICE_X105Y37        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.601    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970     4.631 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     6.317    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.408 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          1.619     8.028    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X105Y37        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[1]/C
                         clock pessimism             -0.351     7.676    
                         clock uncertainty           -0.077     7.600    
    SLICE_X105Y37        FDCE (Setup_fdce_C_D)       -0.108     7.492    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[1]
  -------------------------------------------------------------------
                         required time                          7.492    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  3.627    

Slack (MET) :             3.699ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 1.785ns (29.159%)  route 4.337ns (70.841%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 8.028 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          1.796    -2.324    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X105Y37        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y37        FDCE (Prop_fdce_C_Q)         0.456    -1.868 r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[1]/Q
                         net (fo=16, routed)          1.252    -0.616    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep_n_0_[1]
    SLICE_X107Y37        LUT6 (Prop_lut6_I1_O)        0.124    -0.492 r  hdmi_ctrl_inst/i2c_stream_inst/g0_b0/O
                         net (fo=4, routed)           0.914     0.422    hdmi_ctrl_inst/i2c_stream_inst/g0_b0_n_0
    SLICE_X105Y37        LUT4 (Prop_lut4_I1_O)        0.124     0.546 r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.546    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr0_carry_i_4_n_0
    SLICE_X105Y37        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.970 r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr0_carry/O[1]
                         net (fo=1, routed)           0.812     1.782    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr0_carry_n_6
    SLICE_X105Y39        LUT2 (Prop_lut2_I0_O)        0.331     2.113 r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr[1]_i_3/O
                         net (fo=1, routed)           0.550     2.663    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr[1]_i_3_n_0
    SLICE_X106Y37        LUT6 (Prop_lut6_I3_O)        0.326     2.989 r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr[1]_i_1/O
                         net (fo=2, routed)           0.809     3.798    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr[1]_i_1_n_0
    SLICE_X105Y37        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.601    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970     4.631 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     6.317    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.408 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          1.619     8.028    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X105Y37        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg[1]/C
                         clock pessimism             -0.351     7.676    
                         clock uncertainty           -0.077     7.600    
    SLICE_X105Y37        FDCE (Setup_fdce_C_D)       -0.103     7.497    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                          7.497    
                         arrival time                          -3.798    
  -------------------------------------------------------------------
                         slack                                  3.699    

Slack (MET) :             4.129ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.690ns  (logic 1.553ns (27.296%)  route 4.137ns (72.704%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 8.028 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          1.796    -2.324    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X105Y37        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y37        FDCE (Prop_fdce_C_Q)         0.456    -1.868 r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[1]/Q
                         net (fo=16, routed)          1.252    -0.616    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep_n_0_[1]
    SLICE_X107Y37        LUT6 (Prop_lut6_I1_O)        0.124    -0.492 r  hdmi_ctrl_inst/i2c_stream_inst/g0_b0/O
                         net (fo=4, routed)           0.914     0.422    hdmi_ctrl_inst/i2c_stream_inst/g0_b0_n_0
    SLICE_X105Y37        LUT4 (Prop_lut4_I1_O)        0.124     0.546 r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.546    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr0_carry_i_4_n_0
    SLICE_X105Y37        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     1.093 r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr0_carry/O[2]
                         net (fo=1, routed)           1.057     2.151    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr0_carry_n_5
    SLICE_X106Y37        LUT6 (Prop_lut6_I2_O)        0.302     2.453 r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr[2]_i_1/O
                         net (fo=2, routed)           0.913     3.366    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr[2]_i_1_n_0
    SLICE_X105Y37        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.601    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970     4.631 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     6.317    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.408 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          1.619     8.028    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X105Y37        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg[2]/C
                         clock pessimism             -0.351     7.676    
                         clock uncertainty           -0.077     7.600    
    SLICE_X105Y37        FDCE (Setup_fdce_C_D)       -0.105     7.495    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                          7.495    
                         arrival time                          -3.366    
  -------------------------------------------------------------------
                         slack                                  4.129    

Slack (MET) :             4.348ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 1.185ns (22.231%)  route 4.145ns (77.769%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.971ns = ( 8.029 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          1.877    -2.243    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X111Y39        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y39        FDCE (Prop_fdce_C_Q)         0.456    -1.787 f  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/Q
                         net (fo=4, routed)           0.707    -1.079    hdmi_ctrl_inst/i2c_stream_inst/D[1]
    SLICE_X110Y39        LUT4 (Prop_lut4_I0_O)        0.124    -0.955 f  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr[6]_i_8/O
                         net (fo=2, routed)           0.864    -0.092    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr[6]_i_8_n_0
    SLICE_X110Y39        LUT5 (Prop_lut5_I4_O)        0.154     0.062 r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr[6]_i_6/O
                         net (fo=2, routed)           0.465     0.527    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr[6]_i_6_n_0
    SLICE_X108Y39        LUT6 (Prop_lut6_I4_O)        0.327     0.854 r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr[6]_i_3/O
                         net (fo=7, routed)           1.375     2.230    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr[6]_i_3_n_0
    SLICE_X105Y39        LUT6 (Prop_lut6_I1_O)        0.124     2.354 r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr[4]_i_1/O
                         net (fo=2, routed)           0.734     3.088    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr[4]_i_1_n_0
    SLICE_X105Y38        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.601    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970     4.631 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     6.317    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.408 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          1.620     8.029    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X105Y38        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg[4]/C
                         clock pessimism             -0.413     7.615    
                         clock uncertainty           -0.077     7.539    
    SLICE_X105Y38        FDCE (Setup_fdce_C_D)       -0.103     7.436    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                          7.436    
                         arrival time                          -3.088    
  -------------------------------------------------------------------
                         slack                                  4.348    

Slack (MET) :             4.350ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.328ns  (logic 1.185ns (22.239%)  route 4.143ns (77.761%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.971ns = ( 8.029 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          1.877    -2.243    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X111Y39        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y39        FDCE (Prop_fdce_C_Q)         0.456    -1.787 f  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/Q
                         net (fo=4, routed)           0.707    -1.079    hdmi_ctrl_inst/i2c_stream_inst/D[1]
    SLICE_X110Y39        LUT4 (Prop_lut4_I0_O)        0.124    -0.955 f  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr[6]_i_8/O
                         net (fo=2, routed)           0.864    -0.092    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr[6]_i_8_n_0
    SLICE_X110Y39        LUT5 (Prop_lut5_I4_O)        0.154     0.062 r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr[6]_i_6/O
                         net (fo=2, routed)           0.465     0.527    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr[6]_i_6_n_0
    SLICE_X108Y39        LUT6 (Prop_lut6_I4_O)        0.327     0.854 r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr[6]_i_3/O
                         net (fo=7, routed)           1.375     2.230    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr[6]_i_3_n_0
    SLICE_X105Y39        LUT6 (Prop_lut6_I1_O)        0.124     2.354 r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr[4]_i_1/O
                         net (fo=2, routed)           0.732     3.086    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr[4]_i_1_n_0
    SLICE_X105Y38        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.601    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970     4.631 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     6.317    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.408 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          1.620     8.029    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X105Y38        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[4]/C
                         clock pessimism             -0.413     7.615    
                         clock uncertainty           -0.077     7.539    
    SLICE_X105Y38        FDCE (Setup_fdce_C_D)       -0.103     7.436    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[4]
  -------------------------------------------------------------------
                         required time                          7.436    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  4.350    

Slack (MET) :             4.491ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 1.873ns (34.802%)  route 3.509ns (65.198%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.970ns = ( 8.030 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.376ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          1.796    -2.324    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X105Y37        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y37        FDCE (Prop_fdce_C_Q)         0.456    -1.868 r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[1]/Q
                         net (fo=16, routed)          1.252    -0.616    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep_n_0_[1]
    SLICE_X107Y37        LUT6 (Prop_lut6_I1_O)        0.124    -0.492 r  hdmi_ctrl_inst/i2c_stream_inst/g0_b0/O
                         net (fo=4, routed)           0.914     0.422    hdmi_ctrl_inst/i2c_stream_inst/g0_b0_n_0
    SLICE_X105Y37        LUT4 (Prop_lut4_I1_O)        0.124     0.546 r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.546    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr0_carry_i_4_n_0
    SLICE_X105Y37        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.078 r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.078    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr0_carry_n_0
    SLICE_X105Y38        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.412 r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr0_carry__0/O[1]
                         net (fo=1, routed)           0.764     2.176    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr0_carry__0_n_6
    SLICE_X104Y39        LUT6 (Prop_lut6_I2_O)        0.303     2.479 r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr[5]_i_1/O
                         net (fo=2, routed)           0.579     3.058    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr[5]_i_1_n_0
    SLICE_X104Y39        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.601    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970     4.631 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     6.317    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.408 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          1.621     8.030    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X104Y39        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[5]/C
                         clock pessimism             -0.376     7.653    
                         clock uncertainty           -0.077     7.577    
    SLICE_X104Y39        FDCE (Setup_fdce_C_D)       -0.028     7.549    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          7.549    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                  4.491    

Slack (MET) :             4.570ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 1.553ns (29.388%)  route 3.732ns (70.612%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 8.028 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          1.796    -2.324    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X105Y37        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y37        FDCE (Prop_fdce_C_Q)         0.456    -1.868 r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[1]/Q
                         net (fo=16, routed)          1.252    -0.616    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep_n_0_[1]
    SLICE_X107Y37        LUT6 (Prop_lut6_I1_O)        0.124    -0.492 r  hdmi_ctrl_inst/i2c_stream_inst/g0_b0/O
                         net (fo=4, routed)           0.914     0.422    hdmi_ctrl_inst/i2c_stream_inst/g0_b0_n_0
    SLICE_X105Y37        LUT4 (Prop_lut4_I1_O)        0.124     0.546 r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.546    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr0_carry_i_4_n_0
    SLICE_X105Y37        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     1.093 r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr0_carry/O[2]
                         net (fo=1, routed)           1.057     2.151    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr0_carry_n_5
    SLICE_X106Y37        LUT6 (Prop_lut6_I2_O)        0.302     2.453 r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr[2]_i_1/O
                         net (fo=2, routed)           0.508     2.961    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr[2]_i_1_n_0
    SLICE_X105Y37        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.601    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970     4.631 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     6.317    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.408 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          1.619     8.028    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X105Y37        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[2]/C
                         clock pessimism             -0.351     7.676    
                         clock uncertainty           -0.077     7.600    
    SLICE_X105Y37        FDCE (Setup_fdce_C_D)       -0.069     7.531    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[2]
  -------------------------------------------------------------------
                         required time                          7.531    
                         arrival time                          -2.961    
  -------------------------------------------------------------------
                         slack                                  4.570    

Slack (MET) :             4.677ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 1.873ns (36.071%)  route 3.320ns (63.929%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.970ns = ( 8.030 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.376ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          1.796    -2.324    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X105Y37        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y37        FDCE (Prop_fdce_C_Q)         0.456    -1.868 r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[1]/Q
                         net (fo=16, routed)          1.252    -0.616    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep_n_0_[1]
    SLICE_X107Y37        LUT6 (Prop_lut6_I1_O)        0.124    -0.492 r  hdmi_ctrl_inst/i2c_stream_inst/g0_b0/O
                         net (fo=4, routed)           0.914     0.422    hdmi_ctrl_inst/i2c_stream_inst/g0_b0_n_0
    SLICE_X105Y37        LUT4 (Prop_lut4_I1_O)        0.124     0.546 r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.546    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr0_carry_i_4_n_0
    SLICE_X105Y37        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.078 r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.078    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr0_carry_n_0
    SLICE_X105Y38        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.412 r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr0_carry__0/O[1]
                         net (fo=1, routed)           0.764     2.176    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr0_carry__0_n_6
    SLICE_X104Y39        LUT6 (Prop_lut6_I2_O)        0.303     2.479 r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr[5]_i_1/O
                         net (fo=2, routed)           0.390     2.869    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr[5]_i_1_n_0
    SLICE_X104Y39        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.601    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970     4.631 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     6.317    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.408 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          1.621     8.030    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X104Y39        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg[5]/C
                         clock pessimism             -0.376     7.653    
                         clock uncertainty           -0.077     7.577    
    SLICE_X104Y39        FDCE (Setup_fdce_C_D)       -0.031     7.546    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                          7.546    
                         arrival time                          -2.869    
  -------------------------------------------------------------------
                         slack                                  4.677    

Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.128ns  (logic 1.740ns (33.933%)  route 3.388ns (66.067%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.970ns = ( 8.030 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.376ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          1.796    -2.324    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X105Y37        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y37        FDCE (Prop_fdce_C_Q)         0.456    -1.868 r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[1]/Q
                         net (fo=16, routed)          1.252    -0.616    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep_n_0_[1]
    SLICE_X107Y37        LUT6 (Prop_lut6_I1_O)        0.124    -0.492 r  hdmi_ctrl_inst/i2c_stream_inst/g0_b0/O
                         net (fo=4, routed)           0.914     0.422    hdmi_ctrl_inst/i2c_stream_inst/g0_b0_n_0
    SLICE_X105Y37        LUT4 (Prop_lut4_I1_O)        0.124     0.546 r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.546    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr0_carry_i_4_n_0
    SLICE_X105Y37        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     1.152 r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr0_carry/O[3]
                         net (fo=1, routed)           0.579     1.731    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr0_carry_n_4
    SLICE_X105Y39        LUT2 (Prop_lut2_I0_O)        0.306     2.037 r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr[3]_i_3/O
                         net (fo=1, routed)           0.264     2.301    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr[3]_i_3_n_0
    SLICE_X105Y39        LUT6 (Prop_lut6_I3_O)        0.124     2.425 r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr[3]_i_1/O
                         net (fo=2, routed)           0.379     2.804    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr[3]_i_1_n_0
    SLICE_X105Y39        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.601    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970     4.631 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     6.317    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.408 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          1.621     8.030    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X105Y39        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg[3]/C
                         clock pessimism             -0.376     7.653    
                         clock uncertainty           -0.077     7.577    
    SLICE_X105Y39        FDCE (Setup_fdce_C_D)       -0.067     7.510    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                          7.510    
                         arrival time                          -2.804    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             4.714ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.159ns  (logic 1.583ns (30.687%)  route 3.576ns (69.313%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.970ns = ( 8.030 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.324ns
    Clock Pessimism Removal (CPR):    -0.376ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          1.796    -2.324    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X105Y37        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y37        FDCE (Prop_fdce_C_Q)         0.456    -1.868 r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[1]/Q
                         net (fo=16, routed)          1.427    -0.441    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep_n_0_[1]
    SLICE_X106Y38        LUT6 (Prop_lut6_I1_O)        0.124    -0.317 r  hdmi_ctrl_inst/i2c_stream_inst/g1_b5/O
                         net (fo=3, routed)           1.025     0.708    hdmi_ctrl_inst/i2c_stream_inst/g1_b5_n_0
    SLICE_X104Y38        LUT4 (Prop_lut4_I0_O)        0.124     0.832 r  hdmi_ctrl_inst/i2c_stream_inst/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.832    hdmi_ctrl_inst/i2c_stream_inst/i__carry__0_i_2_n_0
    SLICE_X104Y38        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.410 r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.573     1.984    hdmi_ctrl_inst/i2c_stream_inst/data1[6]
    SLICE_X104Y39        LUT6 (Prop_lut6_I4_O)        0.301     2.285 r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr[6]_i_1/O
                         net (fo=2, routed)           0.550     2.835    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr[6]_i_1_n_0
    SLICE_X104Y39        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.601    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970     4.631 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     6.317    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.408 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          1.621     8.030    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X104Y39        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[6]/C
                         clock pessimism             -0.376     7.653    
                         clock uncertainty           -0.077     7.577    
    SLICE_X104Y39        FDCE (Setup_fdce_C_D)       -0.028     7.549    hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[6]
  -------------------------------------------------------------------
                         required time                          7.549    
                         arrival time                          -2.835    
  -------------------------------------------------------------------
                         slack                                  4.714    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/lst_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.705%)  route 0.091ns (39.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          0.636    -0.491    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/CLK
    SLICE_X111Y34        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y34        FDCE (Prop_fdce_C_Q)         0.141    -0.350 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st_reg[0]/Q
                         net (fo=8, routed)           0.091    -0.258    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st[0]
    SLICE_X111Y34        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/lst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          0.905    -0.259    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/CLK
    SLICE_X111Y34        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/lst_reg[0]/C
                         clock pessimism             -0.232    -0.491    
    SLICE_X111Y34        FDCE (Hold_fdce_C_D)         0.075    -0.416    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/lst_reg[0]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.379%)  route 0.127ns (40.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          0.638    -0.489    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X110Y38        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y38        FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[3]/Q
                         net (fo=1, routed)           0.127    -0.220    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[7]_3[3]
    SLICE_X112Y37        LUT6 (Prop_lut6_I5_O)        0.045    -0.175 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold[3]_i_1_n_0
    SLICE_X112Y37        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          0.907    -0.257    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/CLK
    SLICE_X112Y37        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[3]/C
                         clock pessimism             -0.218    -0.475    
    SLICE_X112Y37        FDRE (Hold_fdre_C_D)         0.121    -0.354    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[3]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/dev_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.913%)  route 0.135ns (42.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          0.637    -0.490    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X111Y37        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y37        FDCE (Prop_fdce_C_Q)         0.141    -0.349 r  hdmi_ctrl_inst/i2c_stream_inst/dev_reg_reg[2]/Q
                         net (fo=1, routed)           0.135    -0.213    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[7]_4[2]
    SLICE_X112Y37        LUT6 (Prop_lut6_I3_O)        0.045    -0.168 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold[2]_i_1_n_0
    SLICE_X112Y37        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          0.907    -0.257    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/CLK
    SLICE_X112Y37        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[2]/C
                         clock pessimism             -0.218    -0.475    
    SLICE_X112Y37        FDRE (Hold_fdre_C_D)         0.121    -0.354    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[2]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/dev_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.445%)  route 0.115ns (35.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          0.636    -0.491    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X108Y37        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y37        FDCE (Prop_fdce_C_Q)         0.164    -0.327 r  hdmi_ctrl_inst/i2c_stream_inst/dev_reg_reg[6]/Q
                         net (fo=1, routed)           0.115    -0.211    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[7]_4[6]
    SLICE_X110Y37        LUT6 (Prop_lut6_I5_O)        0.045    -0.166 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold[6]_i_1_n_0
    SLICE_X110Y37        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          0.907    -0.257    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/CLK
    SLICE_X110Y37        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[6]/C
                         clock pessimism             -0.196    -0.453    
    SLICE_X110Y37        FDRE (Hold_fdre_C_D)         0.092    -0.361    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[6]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.085%)  route 0.152ns (51.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          0.638    -0.489    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X110Y39        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y39        FDCE (Prop_fdce_C_Q)         0.141    -0.348 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[6]/Q
                         net (fo=5, routed)           0.152    -0.195    hdmi_ctrl_inst/i2c_stream_inst/D[6]
    SLICE_X110Y38        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          0.909    -0.255    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X110Y38        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[6]/C
                         clock pessimism             -0.218    -0.473    
    SLICE_X110Y38        FDRE (Hold_fdre_C_D)         0.076    -0.397    hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[6]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          0.638    -0.489    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X111Y38        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y38        FDCE (Prop_fdce_C_Q)         0.141    -0.348 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[7]/Q
                         net (fo=5, routed)           0.157    -0.191    hdmi_ctrl_inst/i2c_stream_inst/D[7]
    SLICE_X110Y38        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          0.909    -0.255    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X110Y38        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[7]/C
                         clock pessimism             -0.221    -0.476    
    SLICE_X110Y38        FDRE (Hold_fdre_C_D)         0.078    -0.398    hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[7]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.308%)  route 0.157ns (52.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          0.638    -0.489    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X110Y39        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y39        FDCE (Prop_fdce_C_Q)         0.141    -0.348 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[4]/Q
                         net (fo=5, routed)           0.157    -0.191    hdmi_ctrl_inst/i2c_stream_inst/D[4]
    SLICE_X110Y38        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          0.909    -0.255    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X110Y38        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[4]/C
                         clock pessimism             -0.218    -0.473    
    SLICE_X110Y38        FDRE (Hold_fdre_C_D)         0.075    -0.398    hdmi_ctrl_inst/i2c_stream_inst/dev_data_write_reg[4]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.582%)  route 0.132ns (41.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          0.635    -0.492    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/CLK
    SLICE_X109Y35        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y35        FDCE (Prop_fdce_C_Q)         0.141    -0.351 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[5]/Q
                         net (fo=5, routed)           0.132    -0.219    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/Q[4]
    SLICE_X109Y36        LUT6 (Prop_lut6_I3_O)        0.045    -0.174 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/st[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.174    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st_reg[2]_0[0]
    SLICE_X109Y36        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          0.905    -0.259    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/CLK
    SLICE_X109Y36        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st_reg[1]/C
                         clock pessimism             -0.218    -0.477    
    SLICE_X109Y36        FDCE (Hold_fdce_C_D)         0.091    -0.386    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st_reg[1]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/ctr_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.017%)  route 0.186ns (49.983%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.258ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          0.635    -0.492    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/CLK
    SLICE_X109Y35        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y35        FDCE (Prop_fdce_C_Q)         0.141    -0.351 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[3]/Q
                         net (fo=17, routed)          0.186    -0.165    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/Q[2]
    SLICE_X112Y35        LUT6 (Prop_lut6_I1_O)        0.045    -0.120 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/ctr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.120    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/p_0_in[2]
    SLICE_X112Y35        FDPE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          0.906    -0.258    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/CLK
    SLICE_X112Y35        FDPE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/ctr_reg[2]/C
                         clock pessimism             -0.196    -0.454    
    SLICE_X112Y35        FDPE (Hold_fdpe_C_D)         0.121    -0.333    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/ctr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.227ns (74.539%)  route 0.078ns (25.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.258ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          0.636    -0.491    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/CLK
    SLICE_X110Y36        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y36        FDCE (Prop_fdce_C_Q)         0.128    -0.363 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[10]/Q
                         net (fo=2, routed)           0.078    -0.285    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/st[10]
    SLICE_X110Y36        LUT6 (Prop_lut6_I0_O)        0.099    -0.186 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/nst__0[0]
    SLICE_X110Y36        FDPE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          0.906    -0.258    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/CLK
    SLICE_X110Y36        FDPE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[0]/C
                         clock pessimism             -0.233    -0.491    
    SLICE_X110Y36        FDPE (Hold_fdpe_C_D)         0.091    -0.400    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X112Y38   hdmi_ctrl_inst/i2c_stream_inst/acc_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X111Y39   hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X112Y38   hdmi_ctrl_inst/i2c_stream_inst/acc_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X112Y38   hdmi_ctrl_inst/i2c_stream_inst/acc_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X110Y39   hdmi_ctrl_inst/i2c_stream_inst/acc_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X111Y38   hdmi_ctrl_inst/i2c_stream_inst/acc_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X110Y39   hdmi_ctrl_inst/i2c_stream_inst/acc_reg[6]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X111Y38   hdmi_ctrl_inst/i2c_stream_inst/acc_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X112Y38   hdmi_ctrl_inst/i2c_stream_inst/acc_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X112Y38   hdmi_ctrl_inst/i2c_stream_inst/acc_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X111Y39   hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X111Y39   hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X112Y38   hdmi_ctrl_inst/i2c_stream_inst/acc_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X112Y38   hdmi_ctrl_inst/i2c_stream_inst/acc_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X112Y38   hdmi_ctrl_inst/i2c_stream_inst/acc_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X112Y38   hdmi_ctrl_inst/i2c_stream_inst/acc_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X110Y39   hdmi_ctrl_inst/i2c_stream_inst/acc_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X110Y39   hdmi_ctrl_inst/i2c_stream_inst/acc_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X112Y38   hdmi_ctrl_inst/i2c_stream_inst/acc_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X112Y38   hdmi_ctrl_inst/i2c_stream_inst/acc_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X111Y39   hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X111Y39   hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X112Y38   hdmi_ctrl_inst/i2c_stream_inst/acc_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X112Y38   hdmi_ctrl_inst/i2c_stream_inst/acc_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X112Y38   hdmi_ctrl_inst/i2c_stream_inst/acc_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X112Y38   hdmi_ctrl_inst/i2c_stream_inst/acc_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X110Y39   hdmi_ctrl_inst/i2c_stream_inst/acc_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X110Y39   hdmi_ctrl_inst/i2c_stream_inst/acc_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_150MHz_clk_wiz_0_1
  To Clock:  clk_150MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.529ns,  Total Violation        0.000ns
Hold  :           16  Failing Endpoints,  Worst Slack       -0.296ns,  Total Violation       -4.736ns
PW    :            0  Failing Endpoints,  Worst Slack        2.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_150MHz_clk_wiz_0_1'  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_150MHz_clk_wiz_0_1 rise@6.667ns - clk_150MHz_clk_wiz_0_1 fall@3.333ns)
  Data Path Delay:        5.800ns  (logic 0.343ns (5.913%)  route 5.457ns (94.087%))
  Logic Levels:           3  (BUFG=1 LUT1=1 LUT2=1)
  Clock Path Skew:        3.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.893ns = ( 4.773 - 6.667 ) 
    Source Clock Delay      (SCD):    -6.070ns = ( -2.736 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 fall edge)
                                                      3.333     3.333 f  
    Y9                                                0.000     3.333 f  clk (IN)
                         net (fo=0)                   0.000     3.333    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     4.824 f  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     6.130    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -2.736 f  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -0.887    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.786 f  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          2.541     1.755    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X109Y41        LUT2 (Prop_lut2_I0_O)        0.124     1.879 f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1/O
                         net (fo=16, routed)          0.444     2.323    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1_n_0
    SLICE_X107Y42        LUT1 (Prop_lut1_I0_O)        0.118     2.441 f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1_n_0_hold_fix/O
                         net (fo=1, routed)           0.624     3.064    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1_n_0_hold_fix_1
    SLICE_X111Y42        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.086 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.267    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970     1.298 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686     2.984    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.075 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          1.698     4.773    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X111Y42        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[4]/C
                         clock pessimism             -0.701     4.073    
                         clock uncertainty           -0.072     4.001    
    SLICE_X111Y42        FDCE (Setup_fdce_C_CE)      -0.407     3.594    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.594    
                         arrival time                          -3.064    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             1.239ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_150MHz_clk_wiz_0_1'  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_150MHz_clk_wiz_0_1 rise@6.667ns - clk_150MHz_clk_wiz_0_1 fall@3.333ns)
  Data Path Delay:        5.294ns  (logic 0.225ns (4.250%)  route 5.069ns (95.750%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        3.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.892ns = ( 4.774 - 6.667 ) 
    Source Clock Delay      (SCD):    -6.070ns = ( -2.736 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 fall edge)
                                                      3.333     3.333 f  
    Y9                                                0.000     3.333 f  clk (IN)
                         net (fo=0)                   0.000     3.333    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     4.824 f  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     6.130    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -2.736 f  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -0.887    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.786 f  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          2.541     1.755    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X109Y41        LUT2 (Prop_lut2_I0_O)        0.124     1.879 f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1/O
                         net (fo=16, routed)          0.679     2.558    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1_n_0
    SLICE_X111Y46        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.086 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.267    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970     1.298 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686     2.984    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.075 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          1.699     4.774    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X111Y46        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[13]/C
                         clock pessimism             -0.701     4.074    
                         clock uncertainty           -0.072     4.002    
    SLICE_X111Y46        FDCE (Setup_fdce_C_CE)      -0.205     3.797    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          3.797    
                         arrival time                          -2.558    
  -------------------------------------------------------------------
                         slack                                  1.239    

Slack (MET) :             1.239ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_150MHz_clk_wiz_0_1'  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_150MHz_clk_wiz_0_1 rise@6.667ns - clk_150MHz_clk_wiz_0_1 fall@3.333ns)
  Data Path Delay:        5.294ns  (logic 0.225ns (4.250%)  route 5.069ns (95.750%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        3.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.892ns = ( 4.774 - 6.667 ) 
    Source Clock Delay      (SCD):    -6.070ns = ( -2.736 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 fall edge)
                                                      3.333     3.333 f  
    Y9                                                0.000     3.333 f  clk (IN)
                         net (fo=0)                   0.000     3.333    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     4.824 f  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     6.130    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -2.736 f  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -0.887    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.786 f  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          2.541     1.755    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X109Y41        LUT2 (Prop_lut2_I0_O)        0.124     1.879 f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1/O
                         net (fo=16, routed)          0.679     2.558    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1_n_0
    SLICE_X111Y46        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.086 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.267    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970     1.298 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686     2.984    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.075 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          1.699     4.774    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X111Y46        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[14]/C
                         clock pessimism             -0.701     4.074    
                         clock uncertainty           -0.072     4.002    
    SLICE_X111Y46        FDCE (Setup_fdce_C_CE)      -0.205     3.797    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          3.797    
                         arrival time                          -2.558    
  -------------------------------------------------------------------
                         slack                                  1.239    

Slack (MET) :             1.239ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_150MHz_clk_wiz_0_1'  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_150MHz_clk_wiz_0_1 rise@6.667ns - clk_150MHz_clk_wiz_0_1 fall@3.333ns)
  Data Path Delay:        5.294ns  (logic 0.225ns (4.250%)  route 5.069ns (95.750%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        3.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.892ns = ( 4.774 - 6.667 ) 
    Source Clock Delay      (SCD):    -6.070ns = ( -2.736 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 fall edge)
                                                      3.333     3.333 f  
    Y9                                                0.000     3.333 f  clk (IN)
                         net (fo=0)                   0.000     3.333    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     4.824 f  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     6.130    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -2.736 f  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -0.887    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.786 f  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          2.541     1.755    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X109Y41        LUT2 (Prop_lut2_I0_O)        0.124     1.879 f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1/O
                         net (fo=16, routed)          0.679     2.558    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1_n_0
    SLICE_X111Y46        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.086 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.267    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970     1.298 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686     2.984    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.075 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          1.699     4.774    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X111Y46        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[15]/C
                         clock pessimism             -0.701     4.074    
                         clock uncertainty           -0.072     4.002    
    SLICE_X111Y46        FDCE (Setup_fdce_C_CE)      -0.205     3.797    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          3.797    
                         arrival time                          -2.558    
  -------------------------------------------------------------------
                         slack                                  1.239    

Slack (MET) :             1.239ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_150MHz_clk_wiz_0_1'  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_150MHz_clk_wiz_0_1 rise@6.667ns - clk_150MHz_clk_wiz_0_1 fall@3.333ns)
  Data Path Delay:        5.294ns  (logic 0.225ns (4.250%)  route 5.069ns (95.750%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        3.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.892ns = ( 4.774 - 6.667 ) 
    Source Clock Delay      (SCD):    -6.070ns = ( -2.736 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 fall edge)
                                                      3.333     3.333 f  
    Y9                                                0.000     3.333 f  clk (IN)
                         net (fo=0)                   0.000     3.333    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     4.824 f  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     6.130    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -2.736 f  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -0.887    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.786 f  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          2.541     1.755    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X109Y41        LUT2 (Prop_lut2_I0_O)        0.124     1.879 f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1/O
                         net (fo=16, routed)          0.679     2.558    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1_n_0
    SLICE_X111Y45        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.086 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.267    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970     1.298 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686     2.984    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.075 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          1.699     4.774    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X111Y45        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[10]/C
                         clock pessimism             -0.701     4.074    
                         clock uncertainty           -0.072     4.002    
    SLICE_X111Y45        FDCE (Setup_fdce_C_CE)      -0.205     3.797    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          3.797    
                         arrival time                          -2.558    
  -------------------------------------------------------------------
                         slack                                  1.239    

Slack (MET) :             1.239ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_150MHz_clk_wiz_0_1'  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_150MHz_clk_wiz_0_1 rise@6.667ns - clk_150MHz_clk_wiz_0_1 fall@3.333ns)
  Data Path Delay:        5.294ns  (logic 0.225ns (4.250%)  route 5.069ns (95.750%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        3.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.892ns = ( 4.774 - 6.667 ) 
    Source Clock Delay      (SCD):    -6.070ns = ( -2.736 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 fall edge)
                                                      3.333     3.333 f  
    Y9                                                0.000     3.333 f  clk (IN)
                         net (fo=0)                   0.000     3.333    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     4.824 f  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     6.130    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -2.736 f  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -0.887    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.786 f  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          2.541     1.755    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X109Y41        LUT2 (Prop_lut2_I0_O)        0.124     1.879 f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1/O
                         net (fo=16, routed)          0.679     2.558    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1_n_0
    SLICE_X111Y45        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.086 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.267    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970     1.298 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686     2.984    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.075 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          1.699     4.774    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X111Y45        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[11]/C
                         clock pessimism             -0.701     4.074    
                         clock uncertainty           -0.072     4.002    
    SLICE_X111Y45        FDCE (Setup_fdce_C_CE)      -0.205     3.797    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          3.797    
                         arrival time                          -2.558    
  -------------------------------------------------------------------
                         slack                                  1.239    

Slack (MET) :             1.239ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_150MHz_clk_wiz_0_1'  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_150MHz_clk_wiz_0_1 rise@6.667ns - clk_150MHz_clk_wiz_0_1 fall@3.333ns)
  Data Path Delay:        5.294ns  (logic 0.225ns (4.250%)  route 5.069ns (95.750%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        3.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.892ns = ( 4.774 - 6.667 ) 
    Source Clock Delay      (SCD):    -6.070ns = ( -2.736 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 fall edge)
                                                      3.333     3.333 f  
    Y9                                                0.000     3.333 f  clk (IN)
                         net (fo=0)                   0.000     3.333    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     4.824 f  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     6.130    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -2.736 f  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -0.887    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.786 f  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          2.541     1.755    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X109Y41        LUT2 (Prop_lut2_I0_O)        0.124     1.879 f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1/O
                         net (fo=16, routed)          0.679     2.558    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1_n_0
    SLICE_X111Y45        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.086 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.267    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970     1.298 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686     2.984    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.075 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          1.699     4.774    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X111Y45        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[12]/C
                         clock pessimism             -0.701     4.074    
                         clock uncertainty           -0.072     4.002    
    SLICE_X111Y45        FDCE (Setup_fdce_C_CE)      -0.205     3.797    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          3.797    
                         arrival time                          -2.558    
  -------------------------------------------------------------------
                         slack                                  1.239    

Slack (MET) :             1.239ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_150MHz_clk_wiz_0_1'  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_150MHz_clk_wiz_0_1 rise@6.667ns - clk_150MHz_clk_wiz_0_1 fall@3.333ns)
  Data Path Delay:        5.294ns  (logic 0.225ns (4.250%)  route 5.069ns (95.750%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        3.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.892ns = ( 4.774 - 6.667 ) 
    Source Clock Delay      (SCD):    -6.070ns = ( -2.736 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 fall edge)
                                                      3.333     3.333 f  
    Y9                                                0.000     3.333 f  clk (IN)
                         net (fo=0)                   0.000     3.333    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     4.824 f  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     6.130    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -2.736 f  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -0.887    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.786 f  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          2.541     1.755    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X109Y41        LUT2 (Prop_lut2_I0_O)        0.124     1.879 f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1/O
                         net (fo=16, routed)          0.679     2.558    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1_n_0
    SLICE_X111Y45        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.086 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.267    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970     1.298 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686     2.984    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.075 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          1.699     4.774    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X111Y45        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[9]/C
                         clock pessimism             -0.701     4.074    
                         clock uncertainty           -0.072     4.002    
    SLICE_X111Y45        FDCE (Setup_fdce_C_CE)      -0.205     3.797    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          3.797    
                         arrival time                          -2.558    
  -------------------------------------------------------------------
                         slack                                  1.239    

Slack (MET) :             1.380ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_150MHz_clk_wiz_0_1'  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_150MHz_clk_wiz_0_1 rise@6.667ns - clk_150MHz_clk_wiz_0_1 fall@3.333ns)
  Data Path Delay:        5.153ns  (logic 0.225ns (4.366%)  route 4.928ns (95.634%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        3.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.892ns = ( 4.774 - 6.667 ) 
    Source Clock Delay      (SCD):    -6.070ns = ( -2.736 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 fall edge)
                                                      3.333     3.333 f  
    Y9                                                0.000     3.333 f  clk (IN)
                         net (fo=0)                   0.000     3.333    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     4.824 f  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     6.130    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -2.736 f  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -0.887    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.786 f  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          2.541     1.755    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X109Y41        LUT2 (Prop_lut2_I0_O)        0.124     1.879 f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1/O
                         net (fo=16, routed)          0.538     2.417    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1_n_0
    SLICE_X111Y44        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.086 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.267    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970     1.298 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686     2.984    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.075 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          1.699     4.774    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X111Y44        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[5]/C
                         clock pessimism             -0.701     4.074    
                         clock uncertainty           -0.072     4.002    
    SLICE_X111Y44        FDCE (Setup_fdce_C_CE)      -0.205     3.797    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          3.797    
                         arrival time                          -2.417    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.380ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_150MHz_clk_wiz_0_1'  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_150MHz_clk_wiz_0_1 rise@6.667ns - clk_150MHz_clk_wiz_0_1 fall@3.333ns)
  Data Path Delay:        5.153ns  (logic 0.225ns (4.366%)  route 4.928ns (95.634%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        3.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.892ns = ( 4.774 - 6.667 ) 
    Source Clock Delay      (SCD):    -6.070ns = ( -2.736 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 fall edge)
                                                      3.333     3.333 f  
    Y9                                                0.000     3.333 f  clk (IN)
                         net (fo=0)                   0.000     3.333    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     4.824 f  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     6.130    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -2.736 f  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -0.887    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.786 f  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          2.541     1.755    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X109Y41        LUT2 (Prop_lut2_I0_O)        0.124     1.879 f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1/O
                         net (fo=16, routed)          0.538     2.417    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1_n_0
    SLICE_X111Y44        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.086 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.267    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970     1.298 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686     2.984    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.075 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          1.699     4.774    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X111Y44        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[7]/C
                         clock pessimism             -0.701     4.074    
                         clock uncertainty           -0.072     4.002    
    SLICE_X111Y44        FDCE (Setup_fdce_C_CE)      -0.205     3.797    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          3.797    
                         arrival time                          -2.417    
  -------------------------------------------------------------------
                         slack                                  1.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.296ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_150MHz_clk_wiz_0_1'  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150MHz_clk_wiz_0_1 rise@0.000ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.026ns (2.072%)  route 1.229ns (97.928%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -1.685ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          0.696    -0.430    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X109Y40        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          0.909    -0.255    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X109Y40        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[0]/C
                         clock pessimism              0.088    -0.167    
                         clock uncertainty            0.072    -0.095    
    SLICE_X109Y40        FDCE (Hold_fdce_C_CE)       -0.039    -0.134    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                 -0.296    

Slack (VIOLATED) :        -0.296ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_150MHz_clk_wiz_0_1'  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150MHz_clk_wiz_0_1 rise@0.000ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.026ns (2.072%)  route 1.229ns (97.928%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -1.685ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          0.696    -0.430    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y41        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          0.909    -0.255    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y41        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[10]/C
                         clock pessimism              0.088    -0.167    
                         clock uncertainty            0.072    -0.095    
    SLICE_X107Y41        FDCE (Hold_fdce_C_CE)       -0.039    -0.134    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                 -0.296    

Slack (VIOLATED) :        -0.296ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_150MHz_clk_wiz_0_1'  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150MHz_clk_wiz_0_1 rise@0.000ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.026ns (2.072%)  route 1.229ns (97.928%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -1.685ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          0.696    -0.430    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y41        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          0.909    -0.255    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y41        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[11]/C
                         clock pessimism              0.088    -0.167    
                         clock uncertainty            0.072    -0.095    
    SLICE_X107Y41        FDCE (Hold_fdce_C_CE)       -0.039    -0.134    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                 -0.296    

Slack (VIOLATED) :        -0.296ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_150MHz_clk_wiz_0_1'  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150MHz_clk_wiz_0_1 rise@0.000ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.026ns (2.072%)  route 1.229ns (97.928%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -1.685ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          0.696    -0.430    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y41        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          0.909    -0.255    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y41        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[12]/C
                         clock pessimism              0.088    -0.167    
                         clock uncertainty            0.072    -0.095    
    SLICE_X107Y41        FDCE (Hold_fdce_C_CE)       -0.039    -0.134    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                 -0.296    

Slack (VIOLATED) :        -0.296ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_150MHz_clk_wiz_0_1'  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150MHz_clk_wiz_0_1 rise@0.000ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.026ns (2.072%)  route 1.229ns (97.928%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -1.685ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          0.696    -0.430    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y41        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          0.909    -0.255    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y41        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[13]/C
                         clock pessimism              0.088    -0.167    
                         clock uncertainty            0.072    -0.095    
    SLICE_X107Y41        FDCE (Hold_fdce_C_CE)       -0.039    -0.134    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                 -0.296    

Slack (VIOLATED) :        -0.296ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_150MHz_clk_wiz_0_1'  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150MHz_clk_wiz_0_1 rise@0.000ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.026ns (2.072%)  route 1.229ns (97.928%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -1.685ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          0.696    -0.430    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y41        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          0.909    -0.255    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y41        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[14]/C
                         clock pessimism              0.088    -0.167    
                         clock uncertainty            0.072    -0.095    
    SLICE_X107Y41        FDCE (Hold_fdce_C_CE)       -0.039    -0.134    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                 -0.296    

Slack (VIOLATED) :        -0.296ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_150MHz_clk_wiz_0_1'  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150MHz_clk_wiz_0_1 rise@0.000ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.026ns (2.072%)  route 1.229ns (97.928%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -1.685ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          0.696    -0.430    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y41        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          0.909    -0.255    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y41        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[15]/C
                         clock pessimism              0.088    -0.167    
                         clock uncertainty            0.072    -0.095    
    SLICE_X107Y41        FDCE (Hold_fdce_C_CE)       -0.039    -0.134    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                 -0.296    

Slack (VIOLATED) :        -0.296ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_150MHz_clk_wiz_0_1'  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150MHz_clk_wiz_0_1 rise@0.000ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.026ns (2.072%)  route 1.229ns (97.928%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -1.685ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          0.696    -0.430    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y40        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          0.909    -0.255    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y40        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[1]/C
                         clock pessimism              0.088    -0.167    
                         clock uncertainty            0.072    -0.095    
    SLICE_X107Y40        FDCE (Hold_fdce_C_CE)       -0.039    -0.134    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                 -0.296    

Slack (VIOLATED) :        -0.296ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_150MHz_clk_wiz_0_1'  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150MHz_clk_wiz_0_1 rise@0.000ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.026ns (2.072%)  route 1.229ns (97.928%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -1.685ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          0.696    -0.430    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y40        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          0.909    -0.255    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y40        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[2]/C
                         clock pessimism              0.088    -0.167    
                         clock uncertainty            0.072    -0.095    
    SLICE_X107Y40        FDCE (Hold_fdce_C_CE)       -0.039    -0.134    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                 -0.296    

Slack (VIOLATED) :        -0.296ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_150MHz_clk_wiz_0_1'  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150MHz_clk_wiz_0_1 rise@0.000ns - clk_150MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.026ns (2.072%)  route 1.229ns (97.928%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -1.685ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          0.696    -0.430    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y40        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          0.909    -0.255    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y40        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[3]/C
                         clock pessimism              0.088    -0.167    
                         clock uncertainty            0.072    -0.095    
    SLICE_X107Y40        FDCE (Hold_fdce_C_CE)       -0.039    -0.134    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                 -0.296    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_150MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         6.667       4.511      BUFGCTRL_X0Y1   hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         6.667       5.418      PLLE2_ADV_X0Y0  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         6.667       5.667      SLICE_X109Y40   hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         6.667       5.667      SLICE_X107Y41   hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         6.667       5.667      SLICE_X107Y41   hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         6.667       5.667      SLICE_X107Y41   hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         6.667       5.667      SLICE_X107Y41   hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         6.667       5.667      SLICE_X107Y41   hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         6.667       5.667      SLICE_X107Y41   hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[15]/C
Min Period        n/a     FDCE/C             n/a            1.000         6.667       5.667      SLICE_X107Y40   hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.667       153.333    PLLE2_ADV_X0Y0  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C             n/a            0.500         3.333       2.833      SLICE_X109Y40   hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         3.333       2.833      SLICE_X109Y40   hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         3.333       2.833      SLICE_X107Y41   hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         3.333       2.833      SLICE_X107Y41   hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         3.333       2.833      SLICE_X107Y41   hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         3.333       2.833      SLICE_X107Y41   hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         3.333       2.833      SLICE_X107Y41   hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         3.333       2.833      SLICE_X107Y41   hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         3.333       2.833      SLICE_X107Y41   hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         3.333       2.833      SLICE_X107Y41   hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         3.333       2.833      SLICE_X109Y40   hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         3.333       2.833      SLICE_X109Y40   hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         3.333       2.833      SLICE_X107Y41   hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         3.333       2.833      SLICE_X107Y41   hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         3.333       2.833      SLICE_X107Y41   hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         3.333       2.833      SLICE_X107Y41   hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         3.333       2.833      SLICE_X107Y41   hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         3.333       2.833      SLICE_X107Y41   hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         3.333       2.833      SLICE_X107Y41   hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         3.333       2.833      SLICE_X107Y41   hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100MHz_clk_wiz_0_1
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/st_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HD_DE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.820ns  (logic 4.772ns (48.592%)  route 5.048ns (51.408%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          1.873    -2.247    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X108Y36        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/st_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y36        FDCE (Prop_fdce_C_Q)         0.478    -1.769 f  hdmi_ctrl_inst/i2c_stream_inst/st_reg[3]/Q
                         net (fo=26, routed)          1.046    -0.722    hdmi_ctrl_inst/i2c_stream_inst/st_reg_n_0_[3]
    SLICE_X108Y38        LUT5 (Prop_lut5_I2_O)        0.317    -0.405 r  hdmi_ctrl_inst/i2c_stream_inst/BUFG_inst_fin_i_1/O
                         net (fo=4, routed)           1.008     0.603    hdmi_ctrl_inst/hdmi_stream_inst/lopt
    SLICE_X108Y41        LUT6 (Prop_lut6_I0_O)        0.328     0.931 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_DE_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.493     1.424    hdmi_ctrl_inst/hdmi_stream_inst/HD_DE_OBUF_inst_i_5_n_0
    SLICE_X109Y41        LUT5 (Prop_lut5_I4_O)        0.124     1.548 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_DE_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.500     4.049    HD_DE_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.525     7.573 r  HD_DE_OBUF_inst/O
                         net (fo=0)                   0.000     7.573    HD_DE
    U16                                                               r  HD_DE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/st_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HD_HSYNC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.751ns  (logic 4.753ns (48.741%)  route 4.998ns (51.259%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          1.873    -2.247    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X108Y36        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/st_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y36        FDCE (Prop_fdce_C_Q)         0.478    -1.769 f  hdmi_ctrl_inst/i2c_stream_inst/st_reg[3]/Q
                         net (fo=26, routed)          1.046    -0.722    hdmi_ctrl_inst/i2c_stream_inst/st_reg_n_0_[3]
    SLICE_X108Y38        LUT5 (Prop_lut5_I2_O)        0.317    -0.405 r  hdmi_ctrl_inst/i2c_stream_inst/BUFG_inst_fin_i_1/O
                         net (fo=4, routed)           0.981     0.576    hdmi_ctrl_inst/i2c_stream_fin
    SLICE_X110Y40        LUT2 (Prop_lut2_I1_O)        0.328     0.904 r  hdmi_ctrl_inst/HD_HSYNC_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.448     1.352    hdmi_ctrl_inst/hdmi_stream_inst/HD_HSYNC
    SLICE_X108Y41        LUT6 (Prop_lut6_I4_O)        0.124     1.476 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_HSYNC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.522     3.999    HD_HSYNC_OBUF
    V17                  OBUF (Prop_obuf_I_O)         3.506     7.504 r  HD_HSYNC_OBUF_inst/O
                         net (fo=0)                   0.000     7.504    HD_HSYNC
    V17                                                               r  HD_HSYNC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/st_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HD_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.216ns  (logic 4.882ns (52.979%)  route 4.333ns (47.021%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          1.873    -2.247    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X108Y36        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/st_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y36        FDCE (Prop_fdce_C_Q)         0.478    -1.769 f  hdmi_ctrl_inst/i2c_stream_inst/st_reg[3]/Q
                         net (fo=26, routed)          1.046    -0.722    hdmi_ctrl_inst/i2c_stream_inst/st_reg_n_0_[3]
    SLICE_X108Y38        LUT5 (Prop_lut5_I2_O)        0.317    -0.405 r  hdmi_ctrl_inst/i2c_stream_inst/BUFG_inst_fin_i_1/O
                         net (fo=4, routed)           0.981     0.576    hdmi_ctrl_inst/i2c_stream_fin
    SLICE_X110Y40        LUT3 (Prop_lut3_I0_O)        0.356     0.932 r  hdmi_ctrl_inst/HD_CLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.306     3.238    HD_CLK_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.731     6.969 r  HD_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     6.969    HD_CLK
    W18                                                               r  HD_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/st_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HD_VSYNC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.793ns  (logic 4.662ns (53.019%)  route 4.131ns (46.981%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          1.873    -2.247    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X108Y36        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/st_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y36        FDCE (Prop_fdce_C_Q)         0.478    -1.769 f  hdmi_ctrl_inst/i2c_stream_inst/st_reg[3]/Q
                         net (fo=26, routed)          1.046    -0.722    hdmi_ctrl_inst/i2c_stream_inst/st_reg_n_0_[3]
    SLICE_X108Y38        LUT5 (Prop_lut5_I2_O)        0.317    -0.405 r  hdmi_ctrl_inst/i2c_stream_inst/BUFG_inst_fin_i_1/O
                         net (fo=4, routed)           0.620     0.215    hdmi_ctrl_inst/hdmi_stream_inst/lopt
    SLICE_X111Y42        LUT4 (Prop_lut4_I2_O)        0.328     0.543 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_VSYNC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.464     3.007    HD_VSYNC_OBUF
    W17                  OBUF (Prop_obuf_I_O)         3.539     6.546 r  HD_VSYNC_OBUF_inst/O
                         net (fo=0)                   0.000     6.546    HD_VSYNC
    W17                                                               r  HD_VSYNC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.969ns  (logic 3.958ns (56.791%)  route 3.011ns (43.209%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          1.876    -2.244    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X111Y38        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y38        FDCE (Prop_fdce_C_Q)         0.456    -1.788 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[7]/Q
                         net (fo=5, routed)           3.011     1.224    acc[7]
    U14                  OBUF (Prop_obuf_I_O)         3.502     4.726 r  LD_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.726    LD[7]
    U14                                                               r  LD[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.154ns  (logic 4.048ns (65.772%)  route 2.106ns (34.228%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          1.876    -2.244    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X112Y38        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y38        FDCE (Prop_fdce_C_Q)         0.518    -1.726 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[3]/Q
                         net (fo=5, routed)           2.106     0.381    acc[3]
    U21                  OBUF (Prop_obuf_I_O)         3.530     3.911 r  LD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.911    LD[3]
    U21                                                               r  LD[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.096ns  (logic 4.040ns (66.279%)  route 2.056ns (33.721%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          1.876    -2.244    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X112Y38        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y38        FDCE (Prop_fdce_C_Q)         0.518    -1.726 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[0]/Q
                         net (fo=6, routed)           2.056     0.330    acc[0]
    T22                  OBUF (Prop_obuf_I_O)         3.522     3.852 r  LD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.852    LD[0]
    T22                                                               r  LD[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_sda_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.094ns  (logic 4.041ns (66.301%)  route 2.054ns (33.699%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          1.872    -2.248    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/CLK
    SLICE_X113Y34        FDPE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_sda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDPE (Prop_fdpe_C_Q)         0.456    -1.792 f  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_sda_reg/Q
                         net (fo=2, routed)           2.054     0.262    i2c_sda_IOBUF_inst/T
    Y16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.585     3.847 r  i2c_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.847    i2c_sda
    Y16                                                               r  i2c_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.058ns  (logic 3.970ns (65.527%)  route 2.088ns (34.473%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          1.877    -2.243    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X111Y39        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y39        FDCE (Prop_fdce_C_Q)         0.456    -1.787 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/Q
                         net (fo=4, routed)           2.088     0.302    acc[1]
    T21                  OBUF (Prop_obuf_I_O)         3.514     3.815 r  LD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.815    LD[1]
    T21                                                               r  LD[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_scl_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.045ns  (logic 4.069ns (67.305%)  route 1.976ns (32.695%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          1.872    -2.248    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/CLK
    SLICE_X112Y34        FDPE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_scl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y34        FDPE (Prop_fdpe_C_Q)         0.518    -1.730 f  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_scl_reg/Q
                         net (fo=2, routed)           1.976     0.247    i2c_scl_IOBUF_inst/T
    AA18                 OBUFT (TriStatE_obuft_T_O)
                                                      3.551     3.797 r  i2c_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.797    i2c_scl
    AA18                                                              r  i2c_scl (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_scl_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.713ns  (logic 0.988ns (57.664%)  route 0.725ns (42.336%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          0.636    -0.491    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/CLK
    SLICE_X112Y34        FDPE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_scl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y34        FDPE (Prop_fdpe_C_Q)         0.164    -0.327 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_scl_reg/Q
                         net (fo=2, routed)           0.725     0.399    i2c_scl_IOBUF_inst/T
    AA18                 OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.223 r  i2c_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.223    i2c_scl
    AA18                                                              r  i2c_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_sda_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.762ns  (logic 0.965ns (54.776%)  route 0.797ns (45.224%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          0.636    -0.491    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/CLK
    SLICE_X113Y34        FDPE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_sda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDPE (Prop_fdpe_C_Q)         0.141    -0.350 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_sda_reg/Q
                         net (fo=2, routed)           0.797     0.447    i2c_sda_IOBUF_inst/T
    Y16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.271 r  i2c_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.271    i2c_sda
    Y16                                                               r  i2c_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 1.373ns (75.410%)  route 0.448ns (24.590%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          0.638    -0.489    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X111Y38        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y38        FDCE (Prop_fdce_C_Q)         0.141    -0.348 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[5]/Q
                         net (fo=5, routed)           0.448     0.100    acc[5]
    W22                  OBUF (Prop_obuf_I_O)         1.232     1.332 r  LD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.332    LD[5]
    W22                                                               r  LD[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.839ns  (logic 1.354ns (73.637%)  route 0.485ns (26.363%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          0.638    -0.489    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X110Y39        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y39        FDCE (Prop_fdce_C_Q)         0.141    -0.348 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[6]/Q
                         net (fo=5, routed)           0.485     0.137    acc[6]
    U19                  OBUF (Prop_obuf_I_O)         1.213     1.351 r  LD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.351    LD[6]
    U19                                                               r  LD[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.841ns  (logic 1.379ns (74.888%)  route 0.462ns (25.112%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          0.638    -0.489    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X110Y39        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y39        FDCE (Prop_fdce_C_Q)         0.141    -0.348 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[4]/Q
                         net (fo=5, routed)           0.462     0.115    acc[4]
    V22                  OBUF (Prop_obuf_I_O)         1.238     1.352 r  LD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.352    LD[4]
    V22                                                               r  LD[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 1.396ns (75.383%)  route 0.456ns (24.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          0.638    -0.489    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X112Y38        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y38        FDCE (Prop_fdce_C_Q)         0.164    -0.325 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[2]/Q
                         net (fo=6, routed)           0.456     0.131    acc[2]
    U22                  OBUF (Prop_obuf_I_O)         1.232     1.363 r  LD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.363    LD[2]
    U22                                                               r  LD[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.868ns  (logic 1.356ns (72.572%)  route 0.512ns (27.428%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          0.638    -0.489    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X111Y39        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y39        FDCE (Prop_fdce_C_Q)         0.141    -0.348 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/Q
                         net (fo=4, routed)           0.512     0.165    acc[1]
    T21                  OBUF (Prop_obuf_I_O)         1.215     1.379 r  LD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.379    LD[1]
    T21                                                               r  LD[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.898ns  (logic 1.387ns (73.095%)  route 0.511ns (26.905%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          0.638    -0.489    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X112Y38        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y38        FDCE (Prop_fdce_C_Q)         0.164    -0.325 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[0]/Q
                         net (fo=6, routed)           0.511     0.186    acc[0]
    T22                  OBUF (Prop_obuf_I_O)         1.223     1.409 r  LD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.409    LD[0]
    T22                                                               r  LD[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.925ns  (logic 1.395ns (72.445%)  route 0.530ns (27.555%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          0.638    -0.489    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X112Y38        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y38        FDCE (Prop_fdce_C_Q)         0.164    -0.325 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[3]/Q
                         net (fo=5, routed)           0.530     0.206    acc[3]
    U21                  OBUF (Prop_obuf_I_O)         1.231     1.437 r  LD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.437    LD[3]
    U21                                                               r  LD[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/i2c_stream_inst/acc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.283ns  (logic 1.344ns (58.863%)  route 0.939ns (41.137%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          0.638    -0.489    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X111Y38        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y38        FDCE (Prop_fdce_C_Q)         0.141    -0.348 r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[7]/Q
                         net (fo=5, routed)           0.939     0.592    acc[7]
    U14                  OBUF (Prop_obuf_I_O)         1.203     1.795 r  LD_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.795    LD[7]
    U14                                                               r  LD[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_150MHz_clk_wiz_0_1
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_150MHz_clk_wiz_0_1'  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            HD_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.517ns  (logic 3.982ns (37.866%)  route 6.534ns (62.134%))
  Logic Levels:           3  (BUFG=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 fall edge)
                                                      3.333     3.333 f  
    Y9                                                0.000     3.333 f  clk (IN)
                         net (fo=0)                   0.000     3.333    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     4.824 f  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     6.130    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -2.736 f  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -0.887    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.786 f  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          2.380     1.593    hdmi_ctrl_inst/clk_150MHz
    SLICE_X110Y40        LUT3 (Prop_lut3_I2_O)        0.150     1.743 r  hdmi_ctrl_inst/HD_CLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.306     4.049    HD_CLK_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.731     7.780 r  HD_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     7.780    HD_CLK
    W18                                                               r  HD_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            HD_HSYNC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.900ns  (logic 4.596ns (46.421%)  route 5.304ns (53.579%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          1.877    -2.243    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y41        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y41        FDCE (Prop_fdce_C_Q)         0.419    -1.824 r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[9]/Q
                         net (fo=3, routed)           0.858    -0.966    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg_n_0_[9]
    SLICE_X108Y41        LUT4 (Prop_lut4_I3_O)        0.299    -0.667 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_DE_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.811     0.144    hdmi_ctrl_inst/hdmi_stream_inst/HD_DE_OBUF_inst_i_4_n_0
    SLICE_X108Y40        LUT6 (Prop_lut6_I0_O)        0.124     0.268 f  hdmi_ctrl_inst/hdmi_stream_inst/HD_HSYNC_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.452     0.720    hdmi_ctrl_inst/hdmi_stream_inst/HD_HSYNC_OBUF_inst_i_4_n_0
    SLICE_X108Y40        LUT6 (Prop_lut6_I0_O)        0.124     0.844 f  hdmi_ctrl_inst/hdmi_stream_inst/HD_HSYNC_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.661     1.505    hdmi_ctrl_inst/hdmi_stream_inst/HD_HSYNC_OBUF_inst_i_3_n_0
    SLICE_X108Y41        LUT6 (Prop_lut6_I5_O)        0.124     1.629 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_HSYNC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.522     4.152    HD_HSYNC_OBUF
    V17                  OBUF (Prop_obuf_I_O)         3.506     7.658 r  HD_HSYNC_OBUF_inst/O
                         net (fo=0)                   0.000     7.658    HD_HSYNC
    V17                                                               r  HD_HSYNC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            HD_DE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.251ns  (logic 4.581ns (49.514%)  route 4.671ns (50.486%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          1.879    -2.241    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X111Y44        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y44        FDCE (Prop_fdce_C_Q)         0.456    -1.785 f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[7]/Q
                         net (fo=3, routed)           1.077    -0.708    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg_n_0_[7]
    SLICE_X111Y44        LUT3 (Prop_lut3_I0_O)        0.150    -0.558 f  hdmi_ctrl_inst/hdmi_stream_inst/HD_DE_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.649     0.091    hdmi_ctrl_inst/hdmi_stream_inst/HD_DE_OBUF_inst_i_6_n_0
    SLICE_X111Y43        LUT6 (Prop_lut6_I0_O)        0.326     0.417 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_DE_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.445     0.862    hdmi_ctrl_inst/hdmi_stream_inst/HD_DE_OBUF_inst_i_2_n_0
    SLICE_X109Y41        LUT5 (Prop_lut5_I0_O)        0.124     0.986 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_DE_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.500     3.486    HD_DE_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.525     7.011 r  HD_DE_OBUF_inst/O
                         net (fo=0)                   0.000     7.011    HD_DE
    U16                                                               r  HD_DE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            HD_VSYNC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.135ns  (logic 4.367ns (47.804%)  route 4.768ns (52.196%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          1.879    -2.241    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X111Y46        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y46        FDCE (Prop_fdce_C_Q)         0.456    -1.785 f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[15]/Q
                         net (fo=2, routed)           0.670    -1.114    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg_n_0_[15]
    SLICE_X111Y46        LUT5 (Prop_lut5_I2_O)        0.124    -0.990 f  hdmi_ctrl_inst/hdmi_stream_inst/HD_DE_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.554    -0.436    hdmi_ctrl_inst/hdmi_stream_inst/HD_DE_OBUF_inst_i_3_n_0
    SLICE_X111Y44        LUT5 (Prop_lut5_I0_O)        0.124    -0.312 f  hdmi_ctrl_inst/hdmi_stream_inst/HD_VSYNC_OBUF_inst_i_3/O
                         net (fo=17, routed)          1.079     0.767    hdmi_ctrl_inst/hdmi_stream_inst/HD_VSYNC_OBUF_inst_i_3_n_0
    SLICE_X111Y42        LUT4 (Prop_lut4_I3_O)        0.124     0.891 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_VSYNC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.464     3.356    HD_VSYNC_OBUF
    W17                  OBUF (Prop_obuf_I_O)         3.539     6.895 r  HD_VSYNC_OBUF_inst/O
                         net (fo=0)                   0.000     6.895    HD_VSYNC
    W17                                                               r  HD_VSYNC (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_150MHz_clk_wiz_0_1'  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            HD_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.309ns  (logic 1.360ns (41.103%)  route 1.949ns (58.897%))
  Logic Levels:           3  (BUFG=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          0.810    -0.316    hdmi_ctrl_inst/clk_150MHz
    SLICE_X110Y40        LUT3 (Prop_lut3_I2_O)        0.042    -0.274 f  hdmi_ctrl_inst/HD_CLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.606     0.332    HD_CLK_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.292     1.624 f  HD_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     1.624    HD_CLK
    W18                                                               f  HD_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            HD_HSYNC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.280ns  (logic 1.433ns (62.834%)  route 0.848ns (37.166%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          0.638    -0.489    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y41        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y41        FDCE (Prop_fdce_C_Q)         0.128    -0.361 f  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[12]/Q
                         net (fo=4, routed)           0.135    -0.226    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg_n_0_[12]
    SLICE_X108Y41        LUT6 (Prop_lut6_I0_O)        0.098    -0.128 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_HSYNC_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.712     0.585    HD_HSYNC_OBUF
    V17                  OBUF (Prop_obuf_I_O)         1.207     1.792 r  HD_HSYNC_OBUF_inst/O
                         net (fo=0)                   0.000     1.792    HD_HSYNC
    V17                                                               r  HD_HSYNC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            HD_VSYNC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.387ns  (logic 1.471ns (61.628%)  route 0.916ns (38.372%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          0.639    -0.488    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X110Y42        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y42        FDCE (Prop_fdce_C_Q)         0.141    -0.347 f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[0]/Q
                         net (fo=18, routed)          0.085    -0.262    hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg_n_0_[0]
    SLICE_X111Y42        LUT6 (Prop_lut6_I1_O)        0.045    -0.217 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_VSYNC_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.137    -0.079    hdmi_ctrl_inst/hdmi_stream_inst/HD_VSYNC_OBUF_inst_i_2_n_0
    SLICE_X111Y42        LUT4 (Prop_lut4_I0_O)        0.045    -0.034 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_VSYNC_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.693     0.659    HD_VSYNC_OBUF
    W17                  OBUF (Prop_obuf_I_O)         1.240     1.899 r  HD_VSYNC_OBUF_inst/O
                         net (fo=0)                   0.000     1.899    HD_VSYNC
    W17                                                               r  HD_VSYNC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            HD_DE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.399ns  (logic 1.412ns (58.855%)  route 0.987ns (41.145%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          0.638    -0.489    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y41        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y41        FDCE (Prop_fdce_C_Q)         0.141    -0.348 f  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[11]/Q
                         net (fo=4, routed)           0.290    -0.057    hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg_n_0_[11]
    SLICE_X109Y41        LUT5 (Prop_lut5_I3_O)        0.045    -0.012 r  hdmi_ctrl_inst/hdmi_stream_inst/HD_DE_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.696     0.684    HD_DE_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.226     1.910 r  HD_DE_OBUF_inst/O
                         net (fo=0)                   0.000     1.910    HD_DE
    U16                                                               r  HD_DE (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.458ns  (logic 0.029ns (1.989%)  route 1.429ns (98.011%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     5.446 f  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.927    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.700     3.227 f  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.580     3.807    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.836 f  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.849     4.685    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    f  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.366ns  (logic 0.091ns (2.703%)  route 3.275ns (97.297%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.970    -5.369 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.686    -3.683    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.589    -2.002    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100MHz_clk_wiz_0_1

Max Delay            93 Endpoints
Min Delay            93 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/st_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.186ns  (logic 0.248ns (4.782%)  route 4.938ns (95.218%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 f  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/LOCKED
                         net (fo=6, routed)           4.124     4.124    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/locked
    SLICE_X111Y38        LUT6 (Prop_lut6_I3_O)        0.124     4.248 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/st[0]_i_2__0/O
                         net (fo=1, routed)           0.814     5.062    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/st[0]_i_2__0_n_0
    SLICE_X109Y38        LUT6 (Prop_lut6_I0_O)        0.124     5.186 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/st[0]_i_1/O
                         net (fo=1, routed)           0.000     5.186    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst_n_7
    SLICE_X109Y38        FDPE                                         r  hdmi_ctrl_inst/i2c_stream_inst/st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          1.694    -1.897    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X109Y38        FDPE                                         r  hdmi_ctrl_inst/i2c_stream_inst/st_reg[0]/C

Slack:                    inf
  Source:                 hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/st_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.015ns  (logic 0.372ns (7.417%)  route 4.643ns (92.583%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/LOCKED
                         net (fo=6, routed)           3.402     3.402    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/locked
    SLICE_X109Y38        LUT5 (Prop_lut5_I1_O)        0.124     3.526 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/st[1]_i_5/O
                         net (fo=1, routed)           0.808     4.334    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/st[1]_i_5_n_0
    SLICE_X109Y37        LUT6 (Prop_lut6_I2_O)        0.124     4.458 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/st[1]_i_4/O
                         net (fo=1, routed)           0.433     4.891    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/st[1]_i_4_n_0
    SLICE_X109Y37        LUT6 (Prop_lut6_I5_O)        0.124     5.015 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/st[1]_i_1/O
                         net (fo=1, routed)           0.000     5.015    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst_n_6
    SLICE_X109Y37        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/st_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          1.693    -1.898    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X109Y37        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/st_reg[1]/C

Slack:                    inf
  Source:                 i2c_sda
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.915ns  (logic 1.763ns (35.859%)  route 3.153ns (64.141%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  i2c_sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    i2c_sda_IOBUF_inst/IO
    Y16                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  i2c_sda_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           1.996     3.511    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/i2c_sda_IBUF
    SLICE_X111Y34        LUT6 (Prop_lut6_I1_O)        0.124     3.635 f  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st[3]_i_2__0/O
                         net (fo=3, routed)           1.157     4.791    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/st_reg[1]_0[0]
    SLICE_X109Y36        LUT6 (Prop_lut6_I5_O)        0.124     4.915 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/st[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.915    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st_reg[2]_0[1]
    SLICE_X109Y36        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          1.692    -1.899    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/CLK
    SLICE_X109Y36        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st_reg[2]/C

Slack:                    inf
  Source:                 i2c_sda
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.736ns  (logic 1.763ns (37.218%)  route 2.973ns (62.782%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  i2c_sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    i2c_sda_IOBUF_inst/IO
    Y16                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  i2c_sda_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           1.996     3.511    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/i2c_sda_IBUF
    SLICE_X111Y34        LUT6 (Prop_lut6_I1_O)        0.124     3.635 f  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st[3]_i_2__0/O
                         net (fo=3, routed)           0.977     4.612    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/st_reg[1]_0[0]
    SLICE_X109Y36        LUT6 (Prop_lut6_I5_O)        0.124     4.736 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/st[1]_i_1__0/O
                         net (fo=1, routed)           0.000     4.736    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st_reg[2]_0[0]
    SLICE_X109Y36        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          1.692    -1.899    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/CLK
    SLICE_X109Y36        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_scl_reg/PRE
                            (recovery check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.559ns  (logic 0.944ns (20.715%)  route 3.615ns (79.285%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=111, routed)         3.615     4.559    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/AR[0]
    SLICE_X112Y34        FDPE                                         f  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_scl_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          1.693    -1.898    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/CLK
    SLICE_X112Y34        FDPE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_scl_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_sda_reg/PRE
                            (recovery check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.559ns  (logic 0.944ns (20.715%)  route 3.615ns (79.285%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=111, routed)         3.615     4.559    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/AR[0]
    SLICE_X113Y34        FDPE                                         f  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_sda_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          1.693    -1.898    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/CLK
    SLICE_X113Y34        FDPE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/force_sda_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/phase_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.559ns  (logic 0.944ns (20.715%)  route 3.615ns (79.285%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=111, routed)         3.615     4.559    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/AR[0]
    SLICE_X113Y34        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/phase_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          1.693    -1.898    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/CLK
    SLICE_X113Y34        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/phase_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/phase_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.559ns  (logic 0.944ns (20.715%)  route 3.615ns (79.285%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=111, routed)         3.615     4.559    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/AR[0]
    SLICE_X112Y34        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/phase_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          1.693    -1.898    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/CLK
    SLICE_X112Y34        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/phase_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[6]/CLR
                            (recovery check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.415ns  (logic 0.944ns (21.390%)  route 3.471ns (78.610%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=111, routed)         3.471     4.415    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/AR[0]
    SLICE_X110Y35        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          1.694    -1.897    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/CLK
    SLICE_X110Y35        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[8]/CLR
                            (recovery check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.415ns  (logic 0.944ns (21.390%)  route 3.471ns (78.610%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=111, routed)         3.471     4.415    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/AR[0]
    SLICE_X110Y35        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          1.694    -1.897    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/CLK
    SLICE_X110Y35        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/FSM_onehot_st_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2c_sda
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.901ns  (logic 0.327ns (36.312%)  route 0.574ns (63.688%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  i2c_sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    i2c_sda_IOBUF_inst/IO
    Y16                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  i2c_sda_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.574     0.856    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/i2c_sda_IBUF
    SLICE_X111Y34        LUT6 (Prop_lut6_I1_O)        0.045     0.901 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.901    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st[0]_i_1__0_n_0
    SLICE_X111Y34        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          0.905    -0.259    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/CLK
    SLICE_X111Y34        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/CLR
                            (removal check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.046ns  (logic 0.173ns (16.583%)  route 0.873ns (83.417%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=111, routed)         0.873     1.046    hdmi_ctrl_inst/i2c_stream_inst/AR[0]
    SLICE_X111Y39        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          0.909    -0.255    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X111Y39        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/acc_reg[4]/CLR
                            (removal check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.050ns  (logic 0.173ns (16.515%)  route 0.877ns (83.485%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=111, routed)         0.877     1.050    hdmi_ctrl_inst/i2c_stream_inst/AR[0]
    SLICE_X110Y39        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          0.909    -0.255    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X110Y39        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/acc_reg[6]/CLR
                            (removal check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.050ns  (logic 0.173ns (16.515%)  route 0.877ns (83.485%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=111, routed)         0.877     1.050    hdmi_ctrl_inst/i2c_stream_inst/AR[0]
    SLICE_X110Y39        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          0.909    -0.255    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X110Y39        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/acc_reg[6]/C

Slack:                    inf
  Source:                 i2c_scl
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.104ns  (logic 0.293ns (26.565%)  route 0.811ns (73.435%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                              0.000     0.000 f  i2c_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    i2c_scl_IOBUF_inst/IO
    AA18                 IBUF (Prop_ibuf_I_O)         0.248     0.248 f  i2c_scl_IOBUF_inst/IBUF/O
                         net (fo=2, routed)           0.682     0.930    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/i2c_scl_IBUF
    SLICE_X111Y34        LUT6 (Prop_lut6_I2_O)        0.045     0.975 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st[3]_i_2__0/O
                         net (fo=3, routed)           0.129     1.104    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/D[0]
    SLICE_X111Y34        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          0.905    -0.259    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/CLK
    SLICE_X111Y34        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/st_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/st_reg[0]/PRE
                            (removal check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.203ns  (logic 0.173ns (14.424%)  route 1.029ns (85.576%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=111, routed)         1.029     1.203    hdmi_ctrl_inst/i2c_stream_inst/AR[0]
    SLICE_X109Y38        FDPE                                         f  hdmi_ctrl_inst/i2c_stream_inst/st_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          0.908    -0.256    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X109Y38        FDPE                                         r  hdmi_ctrl_inst/i2c_stream_inst/st_reg[0]/C

Slack:                    inf
  Source:                 i2c_sda
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.372ns (30.573%)  route 0.845ns (69.427%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.258ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  i2c_sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    i2c_sda_IOBUF_inst/IO
    Y16                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  i2c_sda_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.650     0.932    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/i2c_sda_IBUF
    SLICE_X111Y34        LUT3 (Prop_lut3_I2_O)        0.045     0.977 f  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/hold[0]_i_2/O
                         net (fo=1, routed)           0.195     1.172    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/hold[0]_i_2_n_0
    SLICE_X111Y36        LUT6 (Prop_lut6_I4_O)        0.045     1.217 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/hold[0]_i_1/O
                         net (fo=1, routed)           0.000     1.217    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[0]_0[0]
    SLICE_X111Y36        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          0.906    -0.258    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/CLK
    SLICE_X111Y36        FDRE                                         r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg[0]/CLR
                            (removal check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.251ns  (logic 0.173ns (13.869%)  route 1.077ns (86.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.258ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=111, routed)         1.077     1.251    hdmi_ctrl_inst/i2c_stream_inst/AR[0]
    SLICE_X107Y37        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          0.906    -0.258    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X107Y37        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[0]/CLR
                            (removal check against rising-edge clock clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.251ns  (logic 0.173ns (13.869%)  route 1.077ns (86.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.258ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=111, routed)         1.077     1.251    hdmi_ctrl_inst/i2c_stream_inst/AR[0]
    SLICE_X107Y37        FDCE                                         f  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          0.906    -0.258    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X107Y37        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/rom_ctr_reg_rep[0]/C

Slack:                    inf
  Source:                 HD_INT
                            (input port)
  Destination:            hdmi_ctrl_inst/i2c_stream_inst/st_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.264ns  (logic 0.383ns (30.278%)  route 0.881ns (69.722%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  HD_INT (IN)
                         net (fo=0)                   0.000     0.000    HD_INT
    W16                  IBUF (Prop_ibuf_I_O)         0.293     0.293 r  HD_INT_IBUF_inst/O
                         net (fo=1, routed)           0.659     0.951    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/HD_INT_IBUF
    SLICE_X111Y36        LUT6 (Prop_lut6_I5_O)        0.045     0.996 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/st[4]_i_2/O
                         net (fo=1, routed)           0.222     1.219    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/st[4]_i_2_n_0
    SLICE_X108Y36        LUT6 (Prop_lut6_I0_O)        0.045     1.264 r  hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/st[4]_i_1/O
                         net (fo=1, routed)           0.000     1.264    hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst_n_3
    SLICE_X108Y36        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/st_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=93, routed)          0.905    -0.259    hdmi_ctrl_inst/i2c_stream_inst/CLK
    SLICE_X108Y36        FDCE                                         r  hdmi_ctrl_inst/i2c_stream_inst/st_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_150MHz_clk_wiz_0_1

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.487ns  (logic 0.944ns (27.084%)  route 2.543ns (72.916%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=111, routed)         2.543     3.487    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X107Y40        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -5.369 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -3.683    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          1.695    -1.896    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y40        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.487ns  (logic 0.944ns (27.084%)  route 2.543ns (72.916%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=111, routed)         2.543     3.487    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X107Y40        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -5.369 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -3.683    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          1.695    -1.896    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y40        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.487ns  (logic 0.944ns (27.084%)  route 2.543ns (72.916%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=111, routed)         2.543     3.487    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X107Y40        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -5.369 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -3.683    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          1.695    -1.896    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y40        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.487ns  (logic 0.944ns (27.084%)  route 2.543ns (72.916%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=111, routed)         2.543     3.487    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X107Y40        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -5.369 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -3.683    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          1.695    -1.896    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y40        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.487ns  (logic 0.944ns (27.084%)  route 2.543ns (72.916%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=111, routed)         2.543     3.487    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X107Y40        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -5.369 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -3.683    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          1.695    -1.896    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y40        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.487ns  (logic 0.944ns (27.084%)  route 2.543ns (72.916%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=111, routed)         2.543     3.487    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X107Y40        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -5.369 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -3.683    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          1.695    -1.896    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y40        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.487ns  (logic 0.944ns (27.084%)  route 2.543ns (72.916%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=111, routed)         2.543     3.487    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X107Y40        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -5.369 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -3.683    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          1.695    -1.896    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X107Y40        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/h_cnt_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.341ns  (logic 0.944ns (28.271%)  route 2.396ns (71.729%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=111, routed)         2.396     3.341    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X110Y42        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -5.369 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -3.683    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          1.698    -1.893    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X110Y42        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.341ns  (logic 0.944ns (28.271%)  route 2.396ns (71.729%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=111, routed)         2.396     3.341    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X110Y42        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -5.369 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -3.683    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          1.698    -1.893    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X110Y42        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.336ns  (logic 0.944ns (28.308%)  route 2.392ns (71.692%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  rst_IBUF_inst/O
                         net (fo=111, routed)         2.392     3.336    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X111Y42        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -5.369 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -3.683    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          1.698    -1.893    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X111Y42        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.173ns (24.145%)  route 0.545ns (75.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=111, routed)         0.545     0.718    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X111Y46        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          0.911    -0.253    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X111Y46        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.173ns (24.145%)  route 0.545ns (75.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=111, routed)         0.545     0.718    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X111Y46        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          0.911    -0.253    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X111Y46        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.173ns (24.145%)  route 0.545ns (75.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=111, routed)         0.545     0.718    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X111Y46        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          0.911    -0.253    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X111Y46        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.173ns (23.692%)  route 0.559ns (76.308%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=111, routed)         0.559     0.732    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X111Y44        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          0.911    -0.253    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X111Y44        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.173ns (23.692%)  route 0.559ns (76.308%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=111, routed)         0.559     0.732    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X111Y44        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          0.911    -0.253    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X111Y44        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.173ns (23.692%)  route 0.559ns (76.308%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=111, routed)         0.559     0.732    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X111Y44        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          0.911    -0.253    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X111Y44        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.173ns (22.160%)  route 0.609ns (77.840%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=111, routed)         0.609     0.783    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X111Y45        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          0.911    -0.253    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X111Y45        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.173ns (22.160%)  route 0.609ns (77.840%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=111, routed)         0.609     0.783    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X111Y45        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          0.911    -0.253    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X111Y45        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.173ns (22.160%)  route 0.609ns (77.840%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=111, routed)         0.609     0.783    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X111Y45        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          0.911    -0.253    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X111Y45        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_150MHz_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.173ns (22.160%)  route 0.609ns (77.840%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  rst_IBUF_inst/O
                         net (fo=111, routed)         0.609     0.783    hdmi_ctrl_inst/hdmi_stream_inst/AR[0]
    SLICE_X111Y45        FDCE                                         f  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    hdmi_ctrl_inst/clk_wiz_0_inst/inst/clk_150MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  hdmi_ctrl_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=50, routed)          0.911    -0.253    hdmi_ctrl_inst/hdmi_stream_inst/CLK
    SLICE_X111Y45        FDCE                                         r  hdmi_ctrl_inst/hdmi_stream_inst/v_cnt_reg[9]/C





