{"metadata":{"symbolKind":"method","roleHeading":"Instance Method","role":"symbol","title":"parseArrangement(wrapper:)","modules":[{"name":"VHDLMachines"}],"fragments":[{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"parseArrangement","kind":"identifier"},{"text":"(","kind":"text"},{"text":"wrapper","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:10SwiftUtils11FileWrapperC","text":"FileWrapper","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"preciseIdentifier":"s:12VHDLMachines11ArrangementV","text":"Arrangement","kind":"typeIdentifier"},{"text":"?","kind":"text"}],"externalID":"s:12VHDLMachines10VHDLParserV16parseArrangement7wrapperAA0D0VSg10SwiftUtils11FileWrapperC_tF"},"abstract":[{"type":"text","text":"Parse an arrangement folder "},{"type":"codeVoice","code":"FileWrapper"},{"type":"text","text":" and retrieve the arrangement within."}],"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParser"]]},"schemaVersion":{"major":0,"patch":0,"minor":3},"primaryContentSections":[{"kind":"declarations","declarations":[{"tokens":[{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"parseArrangement"},{"kind":"text","text":"("},{"kind":"externalParam","text":"wrapper"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:10SwiftUtils11FileWrapperC","text":"FileWrapper"},{"kind":"text","text":") -> "},{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Arrangement","kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines11ArrangementV","text":"Arrangement"},{"kind":"text","text":"?"}],"platforms":["Linux"],"languages":["swift"]}]},{"parameters":[{"name":"wrapper","content":[{"type":"paragraph","inlineContent":[{"type":"text","text":"The "},{"type":"codeVoice","code":"FileWrapper"},{"type":"text","text":" to the arrangement folder."}]}]}],"kind":"parameters"},{"content":[{"text":"Return Value","level":2,"anchor":"return-value","type":"heading"},{"inlineContent":[{"text":"An optional ","type":"text"},{"type":"reference","isActive":true,"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Arrangement"},{"text":".","type":"text"}],"type":"paragraph"}],"kind":"content"},{"content":[{"type":"heading","anchor":"discussion","level":2,"text":"Discussion"},{"type":"paragraph","inlineContent":[{"type":"text","text":"This structure of the "},{"type":"codeVoice","code":"FileWrapper"},{"type":"text","text":" must be consistent with the structure generated using"},{"type":"text","text":" "},{"type":"reference","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLGenerator","isActive":true},{"type":"text","text":"."}]}],"kind":"content"}],"variants":[{"paths":["\/documentation\/vhdlmachines\/vhdlparser\/parsearrangement(wrapper:)"],"traits":[{"interfaceLanguage":"swift"}]}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParser\/parseArrangement(wrapper:)"},"kind":"symbol","sections":[],"references":{"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/VHDLGenerator":{"role":"symbol","navigatorTitle":[{"text":"VHDLGenerator","kind":"identifier"}],"abstract":[{"type":"text","text":"A generator that can generate a "},{"type":"codeVoice","code":"FileWrapper"},{"type":"text","text":" from a "},{"type":"reference","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","isActive":true},{"type":"text","text":"."}],"type":"topic","title":"VHDLGenerator","url":"\/documentation\/vhdlmachines\/vhdlgenerator","kind":"symbol","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VHDLGenerator","kind":"identifier"}],"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLGenerator"},"doc://VHDLMachines/documentation/VHDLMachines/Arrangement":{"abstract":[{"type":"text","text":"An arrangement represents a collection of machines that are executing together."}],"type":"topic","role":"symbol","url":"\/documentation\/vhdlmachines\/arrangement","navigatorTitle":[{"text":"Arrangement","kind":"identifier"}],"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Arrangement","title":"Arrangement","kind":"symbol","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"Arrangement"}]},"doc://VHDLMachines/documentation/VHDLMachines/VHDLParser/parseArrangement(wrapper:)":{"title":"parseArrangement(wrapper:)","kind":"symbol","abstract":[{"type":"text","text":"Parse an arrangement folder "},{"type":"codeVoice","code":"FileWrapper"},{"type":"text","text":" and retrieve the arrangement within."}],"role":"symbol","fragments":[{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"parseArrangement","kind":"identifier"},{"text":"(","kind":"text"},{"text":"wrapper","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:10SwiftUtils11FileWrapperC","text":"FileWrapper","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"text":"Arrangement","preciseIdentifier":"s:12VHDLMachines11ArrangementV","kind":"typeIdentifier"},{"text":"?","kind":"text"}],"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParser\/parseArrangement(wrapper:)","type":"topic","url":"\/documentation\/vhdlmachines\/vhdlparser\/parsearrangement(wrapper:)"},"doc://VHDLMachines/documentation/VHDLMachines/VHDLParser":{"navigatorTitle":[{"text":"VHDLParser","kind":"identifier"}],"fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VHDLParser","kind":"identifier"}],"title":"VHDLParser","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParser","url":"\/documentation\/vhdlmachines\/vhdlparser","kind":"symbol","abstract":[{"type":"text","text":"A parser for VHDL machines."}]},"doc://VHDLMachines/documentation/VHDLMachines/Machine":{"navigatorTitle":[{"kind":"identifier","text":"Machine"}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Machine"}],"title":"Machine","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","url":"\/documentation\/vhdlmachines\/machine","kind":"symbol","abstract":[{"type":"text","text":"The VHDL implementation of an LLFSM."}]}}}