{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616429903904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616429903904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 23 00:18:23 2021 " "Processing started: Tue Mar 23 00:18:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616429903904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616429903904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i281_CPU -c i281_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off i281_CPU -c i281_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616429903904 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "24 " "User specified to use only one processors but 24 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Analysis & Synthesis" 0 -1 1616429904037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DMEM.BDF 1 1 " "Found 1 design units, including 1 entities, in source file DMEM.BDF" { { "Info" "ISGN_ENTITY_NAME" "1 DMEM " "Found entity 1: DMEM" {  } { { "DMEM.BDF" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/DMEM.BDF" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429908761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616429908761 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Serial_slow.bdf " "Can't analyze file -- file output_files/Serial_slow.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1616429908762 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Serial_slow.bdf " "Can't analyze file -- file Serial_slow.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1616429908762 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/1024_Slow.bdf " "Can't analyze file -- file output_files/1024_Slow.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1616429908762 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Clock_divider_8_and_16.bdf " "Can't analyze file -- file Clock_divider_8_and_16.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1616429908762 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Clock_divider_1024.bdf " "Can't analyze file -- file Clock_divider_1024.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1616429908763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock_dividers.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Clock_dividers.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_dividers " "Found entity 1: Clock_dividers" {  } { { "Clock_dividers.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/Clock_dividers.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429908763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616429908763 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Clock_divider_4_and_16.bdf " "Can't analyze file -- file Clock_divider_4_and_16.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1616429908763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock_divider_512.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Clock_divider_512.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider_512 " "Found entity 1: Clock_divider_512" {  } { { "Clock_divider_512.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/Clock_divider_512.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429908764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616429908764 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Clock_divider_4_8_and_32.bdf " "Can't analyze file -- file output_files/Clock_divider_4_8_and_32.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1616429908764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock_divider_4_16_and_64.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Clock_divider_4_16_and_64.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider_4_16_and_64 " "Found entity 1: Clock_divider_4_16_and_64" {  } { { "Clock_divider_4_16_and_64.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/Clock_divider_4_16_and_64.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429908765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616429908765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i281_CPU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file i281_CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 i281_CPU " "Found entity 1: i281_CPU" {  } { { "i281_CPU.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/i281_CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429908765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616429908765 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i281_CPU " "Elaborating entity \"i281_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616429908817 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ProgramCounter.bdf 1 1 " "Using design file ProgramCounter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/ProgramCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429908820 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616429908820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:inst17 " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:inst17\"" {  } { { "i281_CPU.bdf" "inst17" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 1472 2768 3000 1600 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429908820 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_2to1mux.bdf 1 1 " "Using design file _2to1mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _2to1mux " "Found entity 1: _2to1mux" {  } { { "_2to1mux.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/_2to1mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429908822 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616429908822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_2to1mux ProgramCounter:inst17\|_2to1mux:inst1 " "Elaborating entity \"_2to1mux\" for hierarchy \"ProgramCounter:inst17\|_2to1mux:inst1\"" {  } { { "ProgramCounter.bdf" "inst1" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/ProgramCounter.bdf" { { 184 264 360 280 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429908822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_dividers Clock_dividers:inst4 " "Elaborating entity \"Clock_dividers\" for hierarchy \"Clock_dividers:inst4\"" {  } { { "i281_CPU.bdf" "inst4" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 208 240 480 336 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429908823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider_4_16_and_64 Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4 " "Elaborating entity \"Clock_divider_4_16_and_64\" for hierarchy \"Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4\"" {  } { { "Clock_dividers.bdf" "inst4" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/Clock_dividers.bdf" { { 264 800 968 360 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429908824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider_512 Clock_dividers:inst4\|Clock_divider_512:inst " "Elaborating entity \"Clock_divider_512\" for hierarchy \"Clock_dividers:inst4\|Clock_divider_512:inst\"" {  } { { "Clock_dividers.bdf" "inst" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/Clock_dividers.bdf" { { 264 576 728 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429908825 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Control_FSM.bdf 1 1 " "Using design file Control_FSM.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Control_FSM " "Found entity 1: Control_FSM" {  } { { "Control_FSM.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/Control_FSM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429908827 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616429908827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_FSM Control_FSM:inst23 " "Elaborating entity \"Control_FSM\" for hierarchy \"Control_FSM:inst23\"" {  } { { "i281_CPU.bdf" "inst23" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 32 3576 3896 544 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429908827 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "NOOP " "Pin \"NOOP\" not connected" {  } { { "Control_FSM.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/Control_FSM.bdf" { { 112 656 672 280 "NOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1616429908828 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CARRY_FLAG " "Pin \"CARRY_FLAG\" not connected" {  } { { "Control_FSM.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/Control_FSM.bdf" { { 112 904 920 280 "CARRY_FLAG" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1616429908828 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU.bdf 1 1 " "Using design file ALU.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429908830 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616429908830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst6 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst6\"" {  } { { "i281_CPU.bdf" "inst6" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 672 3144 3432 832 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429908830 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Flag_Registers.bdf 1 1 " "Using design file Flag_Registers.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Flag_Registers " "Found entity 1: Flag_Registers" {  } { { "Flag_Registers.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/Flag_Registers.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429908832 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616429908832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flag_Registers ALU:inst6\|Flag_Registers:inst1 " "Elaborating entity \"Flag_Registers\" for hierarchy \"ALU:inst6\|Flag_Registers:inst1\"" {  } { { "ALU.bdf" "inst1" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/ALU.bdf" { { 560 1472 1704 720 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429908832 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU_Flag_Calculator.bdf 1 1 " "Using design file ALU_Flag_Calculator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Flag_Calculator " "Found entity 1: ALU_Flag_Calculator" {  } { { "ALU_Flag_Calculator.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/ALU_Flag_Calculator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429908834 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616429908834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Flag_Calculator ALU:inst6\|ALU_Flag_Calculator:inst3 " "Elaborating entity \"ALU_Flag_Calculator\" for hierarchy \"ALU:inst6\|ALU_Flag_Calculator:inst3\"" {  } { { "ALU.bdf" "inst3" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/ALU.bdf" { { 344 1168 1376 440 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429908835 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8WidWideBusMux.bdf 1 1 " "Using design file 8WidWideBusMux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8WidWideBusMux " "Found entity 1: 8WidWideBusMux" {  } { { "8WidWideBusMux.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/8WidWideBusMux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429908837 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616429908837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8WidWideBusMux ALU:inst6\|8WidWideBusMux:inst4 " "Elaborating entity \"8WidWideBusMux\" for hierarchy \"ALU:inst6\|8WidWideBusMux:inst4\"" {  } { { "ALU.bdf" "inst4" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/ALU.bdf" { { 328 872 1056 424 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429908837 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ShiftNoDff.bdf 1 1 " "Using design file ShiftNoDff.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftNoDff " "Found entity 1: ShiftNoDff" {  } { { "ShiftNoDff.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/ShiftNoDff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429908840 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616429908840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftNoDff ALU:inst6\|ShiftNoDff:inst " "Elaborating entity \"ShiftNoDff\" for hierarchy \"ALU:inst6\|ShiftNoDff:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/ALU.bdf" { { 232 464 728 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429908840 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8bitAdder.bdf 1 1 " "Using design file 8bitAdder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8bitAdder " "Found entity 1: 8bitAdder" {  } { { "8bitAdder.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/8bitAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429908844 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616429908844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8bitAdder ALU:inst6\|8bitAdder:inst5 " "Elaborating entity \"8bitAdder\" for hierarchy \"ALU:inst6\|8bitAdder:inst5\"" {  } { { "ALU.bdf" "inst5" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/ALU.bdf" { { 448 440 720 544 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429908844 ""}
{ "Warning" "WSGN_SEARCH_FILE" "FullAdder.bdf 1 1 " "Using design file FullAdder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/FullAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429908846 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616429908846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder ALU:inst6\|8bitAdder:inst5\|FullAdder:inst32 " "Elaborating entity \"FullAdder\" for hierarchy \"ALU:inst6\|8bitAdder:inst5\|FullAdder:inst32\"" {  } { { "8bitAdder.bdf" "inst32" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/8bitAdder.bdf" { { 592 592 688 688 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429908846 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4x8BitRegisters.bdf 1 1 " "Using design file 4x8BitRegisters.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4x8BitRegisters " "Found entity 1: 4x8BitRegisters" {  } { { "4x8BitRegisters.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/4x8BitRegisters.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429908850 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616429908850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4x8BitRegisters 4x8BitRegisters:inst " "Elaborating entity \"4x8BitRegisters\" for hierarchy \"4x8BitRegisters:inst\"" {  } { { "i281_CPU.bdf" "inst" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 672 2456 2776 832 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429908850 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Registers8bit.bdf 1 1 " "Using design file Registers8bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Registers8bit " "Found entity 1: Registers8bit" {  } { { "Registers8bit.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/Registers8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429908852 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616429908852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers8bit 4x8BitRegisters:inst\|Registers8bit:A " "Elaborating entity \"Registers8bit\" for hierarchy \"4x8BitRegisters:inst\|Registers8bit:A\"" {  } { { "4x8BitRegisters.bdf" "A" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/4x8BitRegisters.bdf" { { 160 816 1088 288 "A" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429908852 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2BitDecoderWithEnable.bdf 1 1 " "Using design file 2BitDecoderWithEnable.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2BitDecoderWithEnable " "Found entity 1: 2BitDecoderWithEnable" {  } { { "2BitDecoderWithEnable.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/2BitDecoderWithEnable.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429908856 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616429908856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2BitDecoderWithEnable 4x8BitRegisters:inst\|2BitDecoderWithEnable:inst " "Elaborating entity \"2BitDecoderWithEnable\" for hierarchy \"4x8BitRegisters:inst\|2BitDecoderWithEnable:inst\"" {  } { { "4x8BitRegisters.bdf" "inst" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/4x8BitRegisters.bdf" { { 752 224 528 848 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429908856 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8wide4to1BusMUX.bdf 1 1 " "Using design file 8wide4to1BusMUX.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8wide4to1BusMUX " "Found entity 1: 8wide4to1BusMUX" {  } { { "8wide4to1BusMUX.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/8wide4to1BusMUX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429908863 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616429908863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8wide4to1BusMUX 4x8BitRegisters:inst\|8wide4to1BusMUX:inst5 " "Elaborating entity \"8wide4to1BusMUX\" for hierarchy \"4x8BitRegisters:inst\|8wide4to1BusMUX:inst5\"" {  } { { "4x8BitRegisters.bdf" "inst5" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/4x8BitRegisters.bdf" { { 664 1376 1592 792 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429908863 ""}
{ "Warning" "WSGN_SEARCH_FILE" "IMEM.bdf 1 1 " "Using design file IMEM.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM " "Found entity 1: IMEM" {  } { { "IMEM.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/IMEM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429908880 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616429908880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM IMEM:inst22 " "Elaborating entity \"IMEM\" for hierarchy \"IMEM:inst22\"" {  } { { "i281_CPU.bdf" "inst22" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 1040 1360 1744 1200 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429908880 ""}
{ "Warning" "WSGN_SEARCH_FILE" "16Wide4To1BusMux.bdf 1 1 " "Using design file 16Wide4To1BusMux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 16Wide4To1BusMux " "Found entity 1: 16Wide4To1BusMux" {  } { { "16Wide4To1BusMux.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/16Wide4To1BusMux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429908882 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616429908882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16Wide4To1BusMux IMEM:inst22\|16Wide4To1BusMux:inst252 " "Elaborating entity \"16Wide4To1BusMux\" for hierarchy \"IMEM:inst22\|16Wide4To1BusMux:inst252\"" {  } { { "IMEM.bdf" "inst252" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/IMEM.bdf" { { 280 2344 2576 408 "inst252" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429908882 ""}
{ "Warning" "WSGN_SEARCH_FILE" "SixteenWideBusMux.bdf 1 1 " "Using design file SixteenWideBusMux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SixteenWideBusMux " "Found entity 1: SixteenWideBusMux" {  } { { "SixteenWideBusMux.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/SixteenWideBusMux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429908884 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616429908884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenWideBusMux IMEM:inst22\|16Wide4To1BusMux:inst252\|SixteenWideBusMux:inst10 " "Elaborating entity \"SixteenWideBusMux\" for hierarchy \"IMEM:inst22\|16Wide4To1BusMux:inst252\|SixteenWideBusMux:inst10\"" {  } { { "16Wide4To1BusMux.bdf" "inst10" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/16Wide4To1BusMux.bdf" { { 56 184 376 152 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429908884 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ReadOnly_16x16_Register_File_Low.bdf 1 1 " "Using design file ReadOnly_16x16_Register_File_Low.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ReadOnly_16x16_Register_File_Low " "Found entity 1: ReadOnly_16x16_Register_File_Low" {  } { { "ReadOnly_16x16_Register_File_Low.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/ReadOnly_16x16_Register_File_Low.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429908898 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616429908898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReadOnly_16x16_Register_File_Low IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2 " "Elaborating entity \"ReadOnly_16x16_Register_File_Low\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\"" {  } { { "IMEM.bdf" "inst2" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/IMEM.bdf" { { 392 1832 2128 552 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429908898 ""}
{ "Warning" "WSGN_SEARCH_FILE" "C16to1BusMUX.bdf 1 1 " "Using design file C16to1BusMUX.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 C16to1BusMUX " "Found entity 1: C16to1BusMUX" {  } { { "C16to1BusMUX.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/C16to1BusMUX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429908900 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616429908900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C16to1BusMUX IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|C16to1BusMUX:inst35 " "Elaborating entity \"C16to1BusMUX\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|C16to1BusMUX:inst35\"" {  } { { "ReadOnly_16x16_Register_File_Low.bdf" "inst35" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/ReadOnly_16x16_Register_File_Low.bdf" { { 56 2104 2368 376 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429908901 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Registers16bit.bdf 1 1 " "Using design file Registers16bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Registers16bit " "Found entity 1: Registers16bit" {  } { { "Registers16bit.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/Registers16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429908978 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616429908978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers16bit IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|Registers16bit:inst22 " "Elaborating entity \"Registers16bit\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|Registers16bit:inst22\"" {  } { { "ReadOnly_16x16_Register_File_Low.bdf" "inst22" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/ReadOnly_16x16_Register_File_Low.bdf" { { 456 1136 1424 584 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429908978 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ONES.v 1 1 " "Using design file ONES.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ONES " "Found entity 1: ONES" {  } { { "ONES.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/ONES.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429908996 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616429908996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ONES IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|ONES:inst1 " "Elaborating entity \"ONES\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|ONES:inst1\"" {  } { { "ReadOnly_16x16_Register_File_Low.bdf" "inst1" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/ReadOnly_16x16_Register_File_Low.bdf" { { 16 0 192 96 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429908996 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4to16DecoderWithEnable.bdf 1 1 " "Using design file 4to16DecoderWithEnable.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4to16DecoderWithEnable " "Found entity 1: 4to16DecoderWithEnable" {  } { { "4to16DecoderWithEnable.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/4to16DecoderWithEnable.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429908998 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616429908998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4to16DecoderWithEnable IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|4to16DecoderWithEnable:inst37 " "Elaborating entity \"4to16DecoderWithEnable\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|4to16DecoderWithEnable:inst37\"" {  } { { "ReadOnly_16x16_Register_File_Low.bdf" "inst37" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/ReadOnly_16x16_Register_File_Low.bdf" { { 104 -136 176 200 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429908998 ""}
{ "Warning" "WSGN_SEARCH_FILE" "PONG_Code_0.v 1 1 " "Using design file PONG_Code_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PONG_Code_0 " "Found entity 1: PONG_Code_0" {  } { { "PONG_Code_0.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/PONG_Code_0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429909004 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616429909004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PONG_Code_0 IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|PONG_Code_0:inst2 " "Elaborating entity \"PONG_Code_0\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|PONG_Code_0:inst2\"" {  } { { "ReadOnly_16x16_Register_File_Low.bdf" "inst2" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/ReadOnly_16x16_Register_File_Low.bdf" { { 1568 -144 0 1872 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429909005 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2to4DecoderWithEnable.bdf 1 1 " "Using design file 2to4DecoderWithEnable.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2to4DecoderWithEnable " "Found entity 1: 2to4DecoderWithEnable" {  } { { "2to4DecoderWithEnable.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/2to4DecoderWithEnable.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429909130 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616429909130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2to4DecoderWithEnable IMEM:inst22\|2to4DecoderWithEnable:inst7 " "Elaborating entity \"2to4DecoderWithEnable\" for hierarchy \"IMEM:inst22\|2to4DecoderWithEnable:inst7\"" {  } { { "IMEM.bdf" "inst7" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/IMEM.bdf" { { 544 1000 1304 640 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429909130 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ReadOnly_16x16_Register_File_High.bdf 1 1 " "Using design file ReadOnly_16x16_Register_File_High.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ReadOnly_16x16_Register_File_High " "Found entity 1: ReadOnly_16x16_Register_File_High" {  } { { "ReadOnly_16x16_Register_File_High.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/ReadOnly_16x16_Register_File_High.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429909132 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616429909132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReadOnly_16x16_Register_File_High IMEM:inst22\|ReadOnly_16x16_Register_File_High:inst251 " "Elaborating entity \"ReadOnly_16x16_Register_File_High\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_High:inst251\"" {  } { { "IMEM.bdf" "inst251" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/IMEM.bdf" { { 592 1832 2128 752 "inst251" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429909132 ""}
{ "Warning" "WSGN_SEARCH_FILE" "PONG_Code_1.v 1 1 " "Using design file PONG_Code_1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PONG_Code_1 " "Found entity 1: PONG_Code_1" {  } { { "PONG_Code_1.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/PONG_Code_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429909224 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616429909224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PONG_Code_1 IMEM:inst22\|ReadOnly_16x16_Register_File_High:inst251\|PONG_Code_1:inst1 " "Elaborating entity \"PONG_Code_1\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_High:inst251\|PONG_Code_1:inst1\"" {  } { { "ReadOnly_16x16_Register_File_High.bdf" "inst1" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/ReadOnly_16x16_Register_File_High.bdf" { { 1576 -560 -416 1880 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429909224 ""}
{ "Warning" "WSGN_SEARCH_FILE" "IMEM_low.bdf 1 1 " "Using design file IMEM_low.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM_low " "Found entity 1: IMEM_low" {  } { { "IMEM_low.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/IMEM_low.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429909350 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616429909350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM_low IMEM:inst22\|IMEM_low:inst5 " "Elaborating entity \"IMEM_low\" for hierarchy \"IMEM:inst22\|IMEM_low:inst5\"" {  } { { "IMEM.bdf" "inst5" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/IMEM.bdf" { { 888 1832 2128 1048 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429909350 ""}
{ "Warning" "WSGN_SEARCH_FILE" "PONG_Code_2.v 1 1 " "Using design file PONG_Code_2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PONG_Code_2 " "Found entity 1: PONG_Code_2" {  } { { "PONG_Code_2.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/PONG_Code_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429909441 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616429909441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PONG_Code_2 IMEM:inst22\|IMEM_low:inst5\|PONG_Code_2:inst " "Elaborating entity \"PONG_Code_2\" for hierarchy \"IMEM:inst22\|IMEM_low:inst5\|PONG_Code_2:inst\"" {  } { { "IMEM_low.bdf" "inst" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/IMEM_low.bdf" { { 1920 496 640 2224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429909441 ""}
{ "Warning" "WSGN_SEARCH_FILE" "IMEM_high.bdf 1 1 " "Using design file IMEM_high.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM_high " "Found entity 1: IMEM_high" {  } { { "IMEM_high.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/IMEM_high.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429909565 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616429909565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM_high IMEM:inst22\|IMEM_high:inst1 " "Elaborating entity \"IMEM_high\" for hierarchy \"IMEM:inst22\|IMEM_high:inst1\"" {  } { { "IMEM.bdf" "inst1" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/IMEM.bdf" { { 1088 1832 2128 1248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429909565 ""}
{ "Warning" "WSGN_SEARCH_FILE" "PONG_Code_3.v 1 1 " "Using design file PONG_Code_3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PONG_Code_3 " "Found entity 1: PONG_Code_3" {  } { { "PONG_Code_3.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/PONG_Code_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429909657 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616429909657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PONG_Code_3 IMEM:inst22\|IMEM_high:inst1\|PONG_Code_3:inst " "Elaborating entity \"PONG_Code_3\" for hierarchy \"IMEM:inst22\|IMEM_high:inst1\|PONG_Code_3:inst\"" {  } { { "IMEM_high.bdf" "inst" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/IMEM_high.bdf" { { 2624 568 712 2928 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429909658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEM DMEM:inst8 " "Elaborating entity \"DMEM\" for hierarchy \"DMEM:inst8\"" {  } { { "i281_CPU.bdf" "inst8" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 760 3792 4096 952 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429909784 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8wide16to1BusMUX.bdf 1 1 " "Using design file 8wide16to1BusMUX.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8wide16to1BusMUX " "Found entity 1: 8wide16to1BusMUX" {  } { { "8wide16to1BusMUX.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/8wide16to1BusMUX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429909787 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616429909787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8wide16to1BusMUX DMEM:inst8\|8wide16to1BusMUX:inst24 " "Elaborating entity \"8wide16to1BusMUX\" for hierarchy \"DMEM:inst8\|8wide16to1BusMUX:inst24\"" {  } { { "DMEM.BDF" "inst24" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/DMEM.BDF" { { 552 3872 4096 872 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429909787 ""}
{ "Warning" "WSGN_SEARCH_FILE" "PONG_Data.v 1 1 " "Using design file PONG_Data.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PONG_Data " "Found entity 1: PONG_Data" {  } { { "PONG_Data.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/PONG_Data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429909829 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616429909829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PONG_Data DMEM:inst8\|PONG_Data:inst5 " "Elaborating entity \"PONG_Data\" for hierarchy \"DMEM:inst8\|PONG_Data:inst5\"" {  } { { "DMEM.BDF" "inst5" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/DMEM.BDF" { { 1696 1216 1352 2000 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429909829 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Opcode_Decoder.bdf 1 1 " "Using design file Opcode_Decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Opcode_Decoder " "Found entity 1: Opcode_Decoder" {  } { { "Opcode_Decoder.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/Opcode_Decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429909890 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616429909890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Opcode_Decoder Opcode_Decoder:inst1 " "Elaborating entity \"Opcode_Decoder\" for hierarchy \"Opcode_Decoder:inst1\"" {  } { { "i281_CPU.bdf" "inst1" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 32 1984 2224 480 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429909890 ""}
{ "Warning" "WSGN_SEARCH_FILE" "1to2DecoderWithEnable.bdf 1 1 " "Using design file 1to2DecoderWithEnable.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 1to2DecoderWithEnable " "Found entity 1: 1to2DecoderWithEnable" {  } { { "1to2DecoderWithEnable.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/1to2DecoderWithEnable.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429909893 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616429909893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "1to2DecoderWithEnable Opcode_Decoder:inst1\|1to2DecoderWithEnable:inst6 " "Elaborating entity \"1to2DecoderWithEnable\" for hierarchy \"Opcode_Decoder:inst1\|1to2DecoderWithEnable:inst6\"" {  } { { "Opcode_Decoder.bdf" "inst6" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/Opcode_Decoder.bdf" { { -112 1568 1840 -16 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429909893 ""}
{ "Warning" "WSGN_SEARCH_FILE" "6WideBusMux.bdf 1 1 " "Using design file 6WideBusMux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 6WideBusMux " "Found entity 1: 6WideBusMux" {  } { { "6WideBusMux.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/6WideBusMux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429909895 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616429909895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "6WideBusMux 6WideBusMux:Program_Counter_Multiplexer " "Elaborating entity \"6WideBusMux\" for hierarchy \"6WideBusMux:Program_Counter_Multiplexer\"" {  } { { "i281_CPU.bdf" "Program_Counter_Multiplexer" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 1488 2432 2640 1584 "Program_Counter_Multiplexer" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429909895 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "_2to1mux inst5 " "Block or symbol \"_2to1mux\" of instance \"inst5\" overlaps another block or symbol" {  } { { "6WideBusMux.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/6WideBusMux.bdf" { { 824 744 840 920 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1616429909896 ""}
{ "Warning" "WSGN_SEARCH_FILE" "6bitAdder.bdf 1 1 " "Using design file 6bitAdder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 6bitAdder " "Found entity 1: 6bitAdder" {  } { { "6bitAdder.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/6bitAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429909898 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616429909898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "6bitAdder 6bitAdder:Program_Counter_Increment_By_1 " "Elaborating entity \"6bitAdder\" for hierarchy \"6bitAdder:Program_Counter_Increment_By_1\"" {  } { { "i281_CPU.bdf" "Program_Counter_Increment_By_1" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 1424 1592 1872 1520 "Program_Counter_Increment_By_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429909898 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Video_Card.bdf 1 1 " "Using design file Video_Card.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Video_Card " "Found entity 1: Video_Card" {  } { { "Video_Card.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/Video_Card.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429909903 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616429909903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_Card Video_Card:inst7 " "Elaborating entity \"Video_Card\" for hierarchy \"Video_Card:inst7\"" {  } { { "i281_CPU.bdf" "inst7" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 784 4160 4448 1080 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429909903 ""}
{ "Warning" "WSGN_SEARCH_FILE" "7WidWideBusMux.bdf 1 1 " "Using design file 7WidWideBusMux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 7WidWideBusMux " "Found entity 1: 7WidWideBusMux" {  } { { "7WidWideBusMux.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/7WidWideBusMux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429909905 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616429909905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7WidWideBusMux Video_Card:inst7\|7WidWideBusMux:inst43 " "Elaborating entity \"7WidWideBusMux\" for hierarchy \"Video_Card:inst7\|7WidWideBusMux:inst43\"" {  } { { "Video_Card.bdf" "inst43" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/Video_Card.bdf" { { 160 1432 1616 256 "inst43" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429909905 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "BusNot inst1 " "Block or symbol \"BusNot\" of instance \"inst1\" overlaps another block or symbol" {  } { { "7WidWideBusMux.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/7WidWideBusMux.bdf" { { -832 280 520 -736 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1616429909905 ""}
{ "Warning" "WSGN_SEARCH_FILE" "BusNot.bdf 1 1 " "Using design file BusNot.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BusNot " "Found entity 1: BusNot" {  } { { "BusNot.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/BusNot.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429909907 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616429909907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusNot Video_Card:inst7\|7WidWideBusMux:inst43\|BusNot:inst1 " "Elaborating entity \"BusNot\" for hierarchy \"Video_Card:inst7\|7WidWideBusMux:inst43\|BusNot:inst1\"" {  } { { "7WidWideBusMux.bdf" "inst1" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/7WidWideBusMux.bdf" { { -832 280 520 -736 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429909907 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder_BUSOUT.v 1 1 " "Using design file seven_seg_decoder_BUSOUT.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder_BUSOUT " "Found entity 1: seven_seg_decoder_BUSOUT" {  } { { "seven_seg_decoder_BUSOUT.v" "" { Text "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/seven_seg_decoder_BUSOUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429909911 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616429909911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder_BUSOUT Video_Card:inst7\|seven_seg_decoder_BUSOUT:inst2 " "Elaborating entity \"seven_seg_decoder_BUSOUT\" for hierarchy \"Video_Card:inst7\|seven_seg_decoder_BUSOUT:inst2\"" {  } { { "Video_Card.bdf" "inst2" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/Video_Card.bdf" { { 192 968 1192 272 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429909911 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4WideBusMux.bdf 1 1 " "Using design file 4WideBusMux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4WideBusMux " "Found entity 1: 4WideBusMux" {  } { { "4WideBusMux.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/4WideBusMux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616429909913 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616429909913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4WideBusMux Video_Card:inst7\|4WideBusMux:inst37 " "Elaborating entity \"4WideBusMux\" for hierarchy \"Video_Card:inst7\|4WideBusMux:inst37\"" {  } { { "Video_Card.bdf" "inst37" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/Video_Card.bdf" { { 192 696 904 288 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429909913 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "_2to1mux:inst12\|inst3~0 " "Found clock multiplexer _2to1mux:inst12\|inst3~0" {  } { { "_2to1mux.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/_2to1mux.bdf" { { 256 840 904 304 "inst3" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1616429911984 "|i281_CPU|_2to1mux:inst12|inst3~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "_2to1mux:inst151\|inst3~0 " "Found clock multiplexer _2to1mux:inst151\|inst3~0" {  } { { "_2to1mux.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/_2to1mux.bdf" { { 256 840 904 304 "inst3" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1616429911984 "|i281_CPU|_2to1mux:inst151|inst3~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "_2to1mux:inst10\|inst3~0 " "Found clock multiplexer _2to1mux:inst10\|inst3~0" {  } { { "_2to1mux.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/_2to1mux.bdf" { { 256 840 904 304 "inst3" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1616429911984 "|i281_CPU|_2to1mux:inst10|inst3~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1616429911984 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1616429913539 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616429915309 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616429915309 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1681 " "Implemented 1681 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616429915428 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616429915428 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1576 " "Implemented 1576 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616429915428 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616429915428 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "428 " "Peak virtual memory: 428 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616429915442 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 23 00:18:35 2021 " "Processing ended: Tue Mar 23 00:18:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616429915442 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616429915442 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616429915442 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616429915442 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1616429915994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616429915994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 23 00:18:35 2021 " "Processing started: Tue Mar 23 00:18:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616429915994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1616429915994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off i281_CPU -c i281_CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off i281_CPU -c i281_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1616429915994 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1616429916018 ""}
{ "Info" "0" "" "Project  = i281_CPU" {  } {  } 0 0 "Project  = i281_CPU" 0 0 "Fitter" 0 0 1616429916019 ""}
{ "Info" "0" "" "Revision = i281_CPU" {  } {  } 0 0 "Revision = i281_CPU" 0 0 "Fitter" 0 0 1616429916019 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "24 " "User specified to use only one processors but 24 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Fitter" 0 -1 1616429916067 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "i281_CPU EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"i281_CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1616429916080 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1616429916116 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1616429916116 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1616429916375 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1616429916378 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616429916427 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616429916427 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616429916427 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616429916427 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616429916427 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616429916427 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616429916427 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616429916427 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616429916427 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1616429916427 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/aiman/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/aiman/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 6293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1616429916431 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/aiman/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/aiman/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 6295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1616429916431 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/aiman/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/aiman/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 6297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1616429916431 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/aiman/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/aiman/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 6299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1616429916431 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/aiman/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/aiman/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 6301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1616429916431 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1616429916431 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1616429916433 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 105 " "No exact pin location assignment(s) for 1 pins of 105 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1616429917282 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "i281_CPU.sdc " "Synopsys Design Constraints File file not found: 'i281_CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1616429917582 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1616429917582 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst151\|inst3~0  from: datac  to: combout " "Cell: inst151\|inst3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616429917591 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1616429917591 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1616429917596 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1616429917596 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1616429917597 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Board_Clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Board_Clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616429917801 ""}  } { { "i281_CPU.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 232 -32 136 248 "Board_Clock" "" } } } } { "temporary_test_loc" "" { Generic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 6288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616429917801 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "_2to1mux:inst12\|inst3  " "Automatically promoted node _2to1mux:inst12\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616429917801 ""}  } { { "_2to1mux.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/_2to1mux.bdf" { { 256 840 904 304 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 5295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616429917801 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9  " "Automatically promoted node Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616429917801 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9~0 " "Destination node Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9~0" {  } { { "Clock_divider_512.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/Clock_divider_512.bdf" { { 176 1448 1512 256 "inst9" "" } } } } { "temporary_test_loc" "" { Generic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 6145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616429917801 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1616429917801 ""}  } { { "Clock_divider_512.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/Clock_divider_512.bdf" { { 176 1448 1512 256 "inst9" "" } } } } { "temporary_test_loc" "" { Generic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 5296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616429917801 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_dividers:inst4\|Clock_divider_512:inst\|inst9  " "Automatically promoted node Clock_dividers:inst4\|Clock_divider_512:inst\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616429917801 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4\|inst4 " "Destination node Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4\|inst4" {  } { { "Clock_divider_4_16_and_64.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/Clock_divider_4_16_and_64.bdf" { { 256 624 688 336 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 4282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616429917801 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4\|inst6 " "Destination node Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4\|inst6" {  } { { "Clock_divider_4_16_and_64.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/Clock_divider_4_16_and_64.bdf" { { 256 944 1008 336 "inst6" "" } } } } { "temporary_test_loc" "" { Generic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 4277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616429917801 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_2to1mux:inst12\|inst3 " "Destination node _2to1mux:inst12\|inst3" {  } { { "_2to1mux.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/_2to1mux.bdf" { { 256 840 904 304 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 5295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616429917801 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_dividers:inst4\|Clock_divider_512:inst\|inst9~0 " "Destination node Clock_dividers:inst4\|Clock_divider_512:inst\|inst9~0" {  } { { "Clock_divider_512.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/Clock_divider_512.bdf" { { 176 1448 1512 256 "inst9" "" } } } } { "temporary_test_loc" "" { Generic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 6133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616429917801 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1616429917801 ""}  } { { "Clock_divider_512.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/Clock_divider_512.bdf" { { 176 1448 1512 256 "inst9" "" } } } } { "temporary_test_loc" "" { Generic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 4266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616429917801 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst21  " "Automatically promoted node inst21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616429917801 ""}  } { { "i281_CPU.bdf" "" { Schematic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 536 792 856 616 "inst21" "" } } } } { "temporary_test_loc" "" { Generic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 4290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616429917801 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1616429918055 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1616429918057 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1616429918057 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1616429918061 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1616429918066 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1616429918071 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1616429918071 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1616429918073 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1616429918163 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1616429918166 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1616429918166 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1616429918179 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1616429918179 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1616429918179 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1616429918180 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1616429918180 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1616429918180 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 32 39 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1616429918180 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 34 31 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 34 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1616429918180 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 9 49 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1616429918180 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 28 44 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 28 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1616429918180 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1616429918180 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1616429918180 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1616429918180 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616429918522 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1616429918526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1616429920952 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616429921446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1616429921490 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1616429927897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616429927897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1616429928228 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X81_Y24 X91_Y36 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X81_Y24 to location X91_Y36" {  } { { "loc" "" { Generic "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X81_Y24 to location X91_Y36"} { { 12 { 0 ""} 81 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1616429932199 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1616429932199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1616429939171 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1616429939171 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616429939172 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.56 " "Total time spent on timing analysis during the Fitter is 1.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1616429939276 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1616429939291 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1616429939662 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1616429939663 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1616429940012 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616429940482 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/output_files/i281_CPU.fit.smsg " "Generated suppressed messages file /home/aiman/Documents/sdmay21-38/VerilogConversion/Cleaned_Ready/Quartus BDF/i281_CPU_Hardware_PONG/output_files/i281_CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1616429941126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "800 " "Peak virtual memory: 800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616429941422 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 23 00:19:01 2021 " "Processing ended: Tue Mar 23 00:19:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616429941422 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616429941422 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616429941422 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1616429941422 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1616429941968 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616429941968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 23 00:19:01 2021 " "Processing started: Tue Mar 23 00:19:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616429941968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1616429941968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off i281_CPU -c i281_CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off i281_CPU -c i281_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1616429941968 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1616429943962 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1616429944029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "373 " "Peak virtual memory: 373 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616429944244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 23 00:19:04 2021 " "Processing ended: Tue Mar 23 00:19:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616429944244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616429944244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616429944244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1616429944244 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1616429944352 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1616429944792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616429944793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 23 00:19:04 2021 " "Processing started: Tue Mar 23 00:19:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616429944793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1616429944793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta i281_CPU -c i281_CPU " "Command: quartus_sta i281_CPU -c i281_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1616429944793 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1616429944819 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "24 " "User specified to use only one processors but 24 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Timing Analyzer" 0 -1 1616429944902 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616429944945 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616429944945 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "i281_CPU.sdc " "Synopsys Design Constraints File file not found: 'i281_CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1616429945314 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1616429945314 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Auto_Clock Auto_Clock " "create_clock -period 1.000 -name Auto_Clock Auto_Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1616429945319 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4\|inst2 Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4\|inst2 " "create_clock -period 1.000 -name Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4\|inst2 Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4\|inst2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1616429945319 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_dividers:inst4\|Clock_divider_512:inst\|inst9 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9 " "create_clock -period 1.000 -name Clock_dividers:inst4\|Clock_divider_512:inst\|inst9 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1616429945319 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9 Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9 " "create_clock -period 1.000 -name Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9 Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1616429945319 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Board_Clock Board_Clock " "create_clock -period 1.000 -name Board_Clock Board_Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1616429945319 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616429945319 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst151\|inst3~0  from: dataa  to: combout " "Cell: inst151\|inst3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616429945323 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1616429945323 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1616429945325 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616429945326 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1616429945327 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1616429945333 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1616429945523 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1616429945523 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.779 " "Worst-case setup slack is -18.779" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429945523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429945523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.779          -11377.321 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9  " "  -18.779          -11377.321 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429945523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.280           -9657.547 Auto_Clock  " "  -16.280           -9657.547 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429945523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.311              -6.697 Board_Clock  " "   -2.311              -6.697 Board_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429945523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.302              -7.176 Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9  " "   -2.302              -7.176 Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429945523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616429945523 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.114 " "Worst-case hold slack is -1.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429945532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429945532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.114              -3.342 Auto_Clock  " "   -1.114              -3.342 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429945532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 Board_Clock  " "    0.401               0.000 Board_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429945532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9  " "    0.402               0.000 Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429945532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9  " "    0.402               0.000 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429945532 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616429945532 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.012 " "Worst-case recovery slack is -2.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429945534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429945534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.012           -1371.749 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9  " "   -2.012           -1371.749 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429945534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.690            -467.501 Auto_Clock  " "   -0.690            -467.501 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429945534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616429945534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.807 " "Worst-case removal slack is 0.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429945535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429945535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.807               0.000 Auto_Clock  " "    0.807               0.000 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429945535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.217               0.000 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9  " "    2.217               0.000 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429945535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616429945535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429945536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429945536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -881.940 Auto_Clock  " "   -3.000            -881.940 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429945536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.565 Board_Clock  " "   -3.000             -14.565 Board_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429945536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -886.650 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9  " "   -1.285            -886.650 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429945536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -11.565 Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9  " "   -1.285             -11.565 Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429945536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4\|inst2  " "   -1.285              -2.570 Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429945536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616429945536 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1616429945621 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1616429945638 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1616429946019 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst151\|inst3~0  from: dataa  to: combout " "Cell: inst151\|inst3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616429946074 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1616429946074 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616429946075 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1616429946097 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1616429946097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.240 " "Worst-case setup slack is -17.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.240          -10400.819 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9  " "  -17.240          -10400.819 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.948           -8824.104 Auto_Clock  " "  -14.948           -8824.104 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.042              -5.290 Board_Clock  " "   -2.042              -5.290 Board_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.023              -5.727 Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9  " "   -2.023              -5.727 Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616429946098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.958 " "Worst-case hold slack is -0.958" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.958              -2.874 Auto_Clock  " "   -0.958              -2.874 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 Board_Clock  " "    0.352               0.000 Board_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9  " "    0.353               0.000 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9  " "    0.354               0.000 Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616429946109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.694 " "Worst-case recovery slack is -1.694" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.694           -1155.788 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9  " "   -1.694           -1155.788 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.561            -380.816 Auto_Clock  " "   -0.561            -380.816 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616429946112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.848 " "Worst-case removal slack is 0.848" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.848               0.000 Auto_Clock  " "    0.848               0.000 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.059               0.000 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9  " "    2.059               0.000 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616429946115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -881.940 Auto_Clock  " "   -3.000            -881.940 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.565 Board_Clock  " "   -3.000             -14.565 Board_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -886.650 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9  " "   -1.285            -886.650 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -11.565 Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9  " "   -1.285             -11.565 Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4\|inst2  " "   -1.285              -2.570 Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616429946117 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1616429946218 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst151\|inst3~0  from: dataa  to: combout " "Cell: inst151\|inst3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616429946289 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1616429946289 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616429946289 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1616429946299 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1616429946299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.496 " "Worst-case setup slack is -9.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.496           -5766.908 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9  " "   -9.496           -5766.908 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.620           -4481.131 Auto_Clock  " "   -7.620           -4481.131 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.646              -0.674 Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9  " "   -0.646              -0.674 Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.606              -0.632 Board_Clock  " "   -0.606              -0.632 Board_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616429946303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.714 " "Worst-case hold slack is -0.714" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.714              -2.142 Auto_Clock  " "   -0.714              -2.142 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 Board_Clock  " "    0.180               0.000 Board_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9  " "    0.181               0.000 Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9  " "    0.181               0.000 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616429946315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.683 " "Worst-case recovery slack is -0.683" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.683            -464.949 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9  " "   -0.683            -464.949 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091               0.000 Auto_Clock  " "    0.091               0.000 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616429946319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.295 " "Worst-case removal slack is 0.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 Auto_Clock  " "    0.295               0.000 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.127               0.000 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9  " "    1.127               0.000 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616429946323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -807.486 Auto_Clock  " "   -3.000            -807.486 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -12.540 Board_Clock  " "   -3.000             -12.540 Board_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -690.000 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9  " "   -1.000            -690.000 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9  " "   -1.000              -9.000 Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4\|inst2  " "   -1.000              -2.000 Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616429946327 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616429946327 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1616429946764 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1616429946768 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "508 " "Peak virtual memory: 508 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616429946839 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 23 00:19:06 2021 " "Processing ended: Tue Mar 23 00:19:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616429946839 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616429946839 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616429946839 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1616429946839 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 67 s " "Quartus Prime Full Compilation was successful. 0 errors, 67 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1616429946982 ""}
