<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MyLATCHS.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CSR_LATCH.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CSR_LATCH.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CSR_LATCH.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_FLIPFLOP.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="D_FLIPFLOP.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="D_FLIPFLOP.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="D_FLIPFLOP_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_LATCH.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="D_LATCH.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="D_LATCH.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MS_FLIPFLOP.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MS_FLIPFLOP.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MS_FLIPFLOP.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SR_LATCH.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SR_LATCH.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SR_LATCH.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_csr_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_dflipflop_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_dflipflop_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_dflipflop_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="text_dlatch_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="text_flipflop_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="text_srlatch_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1669103314" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1669103314">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670236702" xil_pn:in_ck="9036851925590078659" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1670236702">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CSR_LATCH.v"/>
      <outfile xil_pn:name="D_FLIPFLOP.v"/>
      <outfile xil_pn:name="D_LATCH.v"/>
      <outfile xil_pn:name="MS_FLIPFLOP.v"/>
      <outfile xil_pn:name="SR_LATCH.v"/>
      <outfile xil_pn:name="test_csr.v"/>
      <outfile xil_pn:name="test_dflipflop.v"/>
      <outfile xil_pn:name="text_dlatch.v"/>
      <outfile xil_pn:name="text_flipflop.v"/>
      <outfile xil_pn:name="text_srlatch.v"/>
    </transform>
    <transform xil_pn:end_ts="1670236541" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6778886520071041482" xil_pn:start_ts="1670236541">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670236541" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6447911450417051286" xil_pn:start_ts="1670236541">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1669108684" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="266334949976490129" xil_pn:start_ts="1669108684">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670236702" xil_pn:in_ck="9036851925590078659" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1670236702">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CSR_LATCH.v"/>
      <outfile xil_pn:name="D_FLIPFLOP.v"/>
      <outfile xil_pn:name="D_LATCH.v"/>
      <outfile xil_pn:name="MS_FLIPFLOP.v"/>
      <outfile xil_pn:name="SR_LATCH.v"/>
      <outfile xil_pn:name="test_csr.v"/>
      <outfile xil_pn:name="test_dflipflop.v"/>
      <outfile xil_pn:name="text_dlatch.v"/>
      <outfile xil_pn:name="text_flipflop.v"/>
      <outfile xil_pn:name="text_srlatch.v"/>
    </transform>
    <transform xil_pn:end_ts="1670236704" xil_pn:in_ck="9036851925590078659" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2849279046388630086" xil_pn:start_ts="1670236702">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_dflipflop_beh.prj"/>
      <outfile xil_pn:name="test_dflipflop_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1670236704" xil_pn:in_ck="-8409963239062595832" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7832641923555376407" xil_pn:start_ts="1670236704">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_dflipflop_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
