// Seed: 1577511842
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout supply1 id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  tri0 id_7 = 1;
  wire id_8;
  wire id_9;
  assign id_4 = id_8 + 1;
  wire id_10;
  assign id_9 = id_4;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    output wor id_2,
    input tri0 id_3,
    input wor id_4,
    output wor id_5,
    input supply1 id_6,
    output tri0 id_7
);
  logic id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  assign id_9 = 1;
endmodule
