EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# chip1_CHIP1
#
DEF chip1_CHIP1 U 0 40 Y Y 1 F N
F0 "U" 300 1350 60 H V C CNN
F1 "chip1_CHIP1" 400 -650 118 H V C CNB
F2 "" 0 0 60 H I C CNN
F3 "" 0 0 60 H I C CNN
DRAW
P 6 0 1 0 -750 550 -750 -2250 1800 -2250 1800 800 -550 800 -750 550 N
X VSS_IO 1 -950 250 200 R 50 50 1 1 I
X VDDQ 10 -950 -650 200 R 50 50 1 1 I
X VDD_IO 11 -950 -750 200 R 50 50 1 1 I
X I_SEL4 12 -950 -850 200 R 50 50 1 1 I
X I_SEL3 13 -950 -950 200 R 50 50 1 1 I
X I_SEL2 14 -950 -1050 200 R 50 50 1 1 I
X I_SEL1 15 -950 -1150 200 R 50 50 1 1 I
X I_SEL0 16 -950 -1250 200 R 50 50 1 1 I
X I_enable 17 -950 -1350 200 R 50 50 1 1 I
X VSSQ 18 -950 -1450 200 R 50 50 1 1 I
X VDDQ 19 -950 -1550 200 R 50 50 1 1 I
X VDDQ 2 -950 150 200 R 50 50 1 1 I
X VSS_IO 20 -950 -1650 200 R 50 50 1 1 I
X VSS_IO 21 -500 -2450 200 U 50 50 1 1 I
X I_testmode 22 -400 -2450 200 U 50 50 1 1 I
X I_scanEn 23 -300 -2450 200 U 50 50 1 1 I
X O_outData0 24 -200 -2450 200 U 50 50 1 1 I
X O_outData1 25 -100 -2450 200 U 50 50 1 1 I
X O_outData2 26 0 -2450 200 U 50 50 1 1 I
X O_outData3 27 100 -2450 200 U 50 50 1 1 I
X O_SO 28 200 -2450 200 U 50 50 1 1 I
X VSS_core 29 300 -2450 200 U 50 50 1 1 I
X VSSQ 3 -950 50 200 R 50 50 1 1 I
X VDD_IO 30 400 -2450 200 U 50 50 1 1 I
X VDD_core 31 500 -2450 200 U 50 50 1 1 I
X I_SCLK 32 600 -2450 200 U 50 50 1 1 I
X I_SI 33 700 -2450 200 U 50 50 1 1 I
X O_outData4 34 800 -2450 200 U 50 50 1 1 I
X O_outData5 35 900 -2450 200 U 50 50 1 1 I
X O_outData6 36 1000 -2450 200 U 50 50 1 1 I
X O_outData7 37 1100 -2450 200 U 50 50 1 1 I
X B_outData_bi7 38 1200 -2450 200 U 50 50 1 1 I
X B_outData_bi6 39 1300 -2450 200 U 50 50 1 1 I
X O_DOUT 4 -950 -50 200 R 50 50 1 1 I
X VSS_IO 40 1400 -2450 200 U 50 50 1 1 I
X VSS_IO 41 2000 -1650 200 L 50 50 1 1 I
X B_outData_bi5 42 2000 -1550 200 L 50 50 1 1 I
X B_outData_bi4 43 2000 -1450 200 L 50 50 1 1 I
X B_outData_bi3 44 2000 -1350 200 L 50 50 1 1 I
X B_outData_bi2 45 2000 -1250 200 L 50 50 1 1 I
X B_outData_bi1 46 2000 -1150 200 L 50 50 1 1 I
X B_outData_bi0 47 2000 -1050 200 L 50 50 1 1 I
X B_inData_bi11 48 2000 -950 200 L 50 50 1 1 I
X VSS_core 49 2000 -850 200 L 50 50 1 1 I
X I_DIN 5 -950 -150 200 R 50 50 1 1 I
X VDD_IO 50 2000 -750 200 L 50 50 1 1 I
X VDD_core 51 2000 -650 200 L 50 50 1 1 I
X I_clk 52 2000 -550 200 L 50 50 1 1 I
X B_inData_bi10 53 2000 -450 200 L 50 50 1 1 I
X B_inData_bi9 54 2000 -350 200 L 50 50 1 1 I
X B_inData_bi8 55 2000 -250 200 L 50 50 1 1 I
X B_inData_bi7 56 2000 -150 200 L 50 50 1 1 I
X B_inData_bi6 57 2000 -50 200 L 50 50 1 1 I
X B_inData_bi5 58 2000 50 200 L 50 50 1 1 I
X B_inData_bi4 59 2000 150 200 L 50 50 1 1 I
X I_PGM 6 -950 -250 200 R 50 50 1 1 I
X VSS_IO 60 2000 250 200 L 50 50 1 1 I
X VSS_IO 61 1550 1000 200 D 50 50 1 1 I
X B_inData_bi3 62 1450 1000 200 D 50 50 1 1 I
X B_inData_bi2 63 1350 1000 200 D 50 50 1 1 I
X B_inData_bi1 64 1250 1000 200 D 50 50 1 1 I
X B_inData_bi0 65 1150 1000 200 D 50 50 1 1 I
X I_inData3 66 1050 1000 200 D 50 50 1 1 I
X I_inData2 67 950 1000 200 D 50 50 1 1 I
X I_inData1 68 850 1000 200 D 50 50 1 1 I
X I_inData0 69 750 1000 200 D 50 50 1 1 I
X I_FCLK 7 -950 -350 200 R 50 50 1 1 I
X VDD_core 70 650 1000 200 D 50 50 1 1 I
X VDD_IO 71 550 1000 200 D 50 50 1 1 I
X VSS_core 72 450 1000 200 D 50 50 1 1 I
X I_reset 73 350 1000 200 D 50 50 1 1 I
X I_address5 74 250 1000 200 D 50 50 1 1 I
X I_address4 75 150 1000 200 D 50 50 1 1 I
X I_address3 76 50 1000 200 D 50 50 1 1 I
X I_address2 77 -50 1000 200 D 50 50 1 1 I
X I_address1 78 -150 1000 200 D 50 50 1 1 I
X I_address0 79 -250 1000 200 D 50 50 1 1 I
X VDD_core 8 -950 -450 200 R 50 50 1 1 I
X VSS_IO 80 -350 1000 200 D 50 50 1 1 I
X VSS_core 9 -950 -550 200 R 50 50 1 1 I
ENDDRAW
ENDDEF
#
#End Library
