# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
clk_cpu(F)->clk_cpu(R)	27.692   */-1.507        */0.406         ram1/A[4]    1
clk_cpu(F)->clk_cpu(R)	27.698   -1.491/*        0.400/*         ram1/A[11]    1
clk_cpu(F)->clk_cpu(R)	28.012   -1.469/*        0.085/*         system0/clr_wdt_reg/D    1
clk_cpu(F)->clk_cpu(R)	28.023   -1.418/*        0.075/*         system0/unlock_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.690   */-1.288        */0.408         ram1/A[1]    1
clk_cpu(F)->clk_cpu(R)	27.886   -1.261/*        0.211/*         ram1/GWEN    1
clk_cpu(F)->clk_cpu(R)	27.694   */-1.215        */0.404         ram1/A[3]    1
clk_cpu(F)->clk_cpu(R)	27.703   -1.195/*        0.395/*         ram1/A[0]    1
clk_cpu(F)->clk_cpu(R)	27.694   */-1.188        */0.404         ram1/A[5]    1
clk_cpu(F)->clk_cpu(R)	27.886   -1.185/*        0.211/*         ram1/WEN[0]    1
clk_cpu(F)->clk_cpu(R)	27.850   -1.177/*        0.248/*         afe0/RC_CG_HIER_INST32/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.692   */-1.112        */0.406         ram1/A[2]    1
clk_cpu(F)->clk_cpu(R)	27.709   -1.109/*        0.389/*         gpio3/PxOUT_reg[0]/SE    1
clk_cpu(F)->clk_cpu(R)	27.713   -1.106/*        0.385/*         gpio3/PxOUT_reg[7]/SE    1
clk_cpu(F)->clk_cpu(R)	27.715   -1.103/*        0.383/*         gpio3/PxOUT_reg[3]/SE    1
clk_cpu(F)->clk_cpu(R)	27.711   -1.101/*        0.387/*         gpio3/PxOUT_reg[2]/SE    1
clk_cpu(F)->clk_cpu(R)	27.841   -1.101/*        0.257/*         timer0/RC_CG_HIER_INST260/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.853   -1.093/*        0.244/*         timer1/RC_CG_HIER_INST280/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	28.039   -1.088/*        0.059/*         timer1/latch_timer_value_reg/D    1
clk_cpu(F)->clk_cpu(R)	28.040   -1.086/*        0.058/*         timer0/latch_timer_value_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.720   -1.086/*        0.378/*         gpio3/PxOUT_reg[1]/SE    1
clk_cpu(F)->clk_cpu(R)	27.721   -1.084/*        0.376/*         gpio3/PxOUT_reg[6]/SE    1
clk_cpu(F)->clk_cpu(R)	27.719   -1.079/*        0.378/*         gpio3/PxOUT_reg[4]/SE    1
clk_cpu(F)->clk_cpu(R)	27.720   -1.076/*        0.378/*         gpio3/PxOUT_reg[5]/SE    1
clk_cpu(F)->clk_cpu(R)	27.887   */-1.068        */0.211         afe0/RC_CG_HIER_INST30/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.888   */-1.064        */0.210         afe0/RC_CG_HIER_INST29/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.893   */-1.050        */0.205         afe0/RC_CG_HIER_INST23/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.893   */-1.048        */0.205         afe0/RC_CG_HIER_INST31/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.892   */-1.045        */0.206         afe0/RC_CG_HIER_INST33/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.709   -1.036/*        0.389/*         gpio0/PxOUT_reg[2]/SE    1
clk_cpu(F)->clk_cpu(R)	27.894   */-1.031        */0.204         afe0/RC_CG_HIER_INST26/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.719   -1.020/*        0.379/*         gpio0/PxOUT_reg[6]/SE    1
clk_cpu(F)->clk_cpu(R)	27.718   -1.018/*        0.380/*         gpio0/PxOUT_reg[3]/SE    1
clk_cpu(F)->clk_cpu(R)	27.894   */-1.012        */0.204         afe0/RC_CG_HIER_INST25/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.721   -1.012/*        0.377/*         gpio0/PxOUT_reg[4]/SE    1
clk_cpu(F)->clk_cpu(R)	27.719   -1.011/*        0.379/*         gpio0/PxOUT_reg[1]/SE    1
clk_cpu(F)->clk_cpu(R)	27.865   -1.010/*        0.233/*         ram1/WEN[1]    1
clk_cpu(F)->clk_cpu(R)	27.722   -1.009/*        0.376/*         gpio0/PxOUT_reg[7]/SE    1
clk_cpu(R)->clk_cpu(F)	13.746   -1.006/*        0.105/*         adddec0/mem_en_periph_reg[9]/D    1
clk_cpu(F)->clk_cpu(R)	27.722   -1.005/*        0.375/*         gpio0/PxOUT_reg[5]/SE    1
clk_cpu(F)->clk_cpu(R)	27.730   -1.001/*        0.368/*         system0/first_crc_flag_reg/SE    1
clk_cpu(F)->clk_cpu(R)	27.901   */-1.000        */0.197         afe0/RC_CG_HIER_INST27/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.840   */-0.997        */0.257         ram0/GWEN    1
clk_cpu(F)->clk_cpu(R)	27.687   */-0.997        */0.411         ram1/A[10]    1
clk_cpu(F)->clk_cpu(R)	27.748   -0.994/*        0.350/*         gpio0/PxOUT_reg[0]/SE    1
clk_cpu(R)->clk_cpu(F)	13.782   -0.986/*        0.069/*         adddec0/mem_en_periph_reg[13]/D    1
clk_cpu(F)->clk_cpu(R)	27.708   -0.984/*        0.390/*         saradc0/SARADC_CR_reg[8]/SE    1
clk_cpu(R)->clk_cpu(F)	13.782   */-0.977        */0.069         adddec0/mem_en_periph_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.720   -0.975/*        0.378/*         gpio2/PxOUT_reg[1]/SE    1
clk_cpu(F)->clk_cpu(R)	27.689   */-0.967        */0.409         ram0/A[4]    1
clk_cpu(R)->clk_cpu(F)	13.775   -0.962/*        0.077/*         adddec0/mem_en_periph_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.720   -0.961/*        0.378/*         gpio2/PxOUT_reg[5]/SE    1
clk_cpu(R)->clk_cpu(F)	13.776   */-0.958        */0.076         adddec0/mem_en_periph_reg[15]/D    1
clk_cpu(F)->clk_cpu(R)	27.718   -0.957/*        0.379/*         gpio2/PxOUT_reg[0]/SE    1
clk_cpu(F)->clk_cpu(R)	27.725   -0.954/*        0.372/*         gpio2/PxOUT_reg[2]/SE    1
clk_cpu(F)->clk_cpu(R)	27.723   -0.952/*        0.375/*         gpio2/PxOUT_reg[6]/SE    1
clk_cpu(R)->clk_cpu(F)	13.769   */-0.952        */0.082         adddec0/mem_en_periph_reg[11]/D    1
clk_cpu(F)->clk_cpu(R)	27.724   -0.951/*        0.374/*         gpio2/PxOUT_reg[3]/SE    1
clk_cpu(R)->clk_cpu(F)	13.824   -0.949/*        0.028/*         adddec0/mem_en_periph_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.728   -0.948/*        0.370/*         gpio2/PxOUT_reg[7]/SE    1
clk_cpu(F)->clk_cpu(R)	27.728   -0.948/*        0.370/*         gpio2/PxOUT_reg[4]/SE    1
clk_cpu(F)->clk_cpu(R)	27.646   -0.947/*        0.452/*         system0/DCO0_BIAS_reg[3]/SE    1
clk_cpu(F)->clk_cpu(R)	27.646   -0.947/*        0.452/*         system0/DCO0_BIAS_reg[2]/SE    1
clk_cpu(F)->clk_cpu(R)	27.646   -0.947/*        0.452/*         system0/DCO0_BIAS_reg[5]/SE    1
clk_cpu(F)->clk_cpu(R)	27.646   -0.947/*        0.452/*         system0/DCO0_BIAS_reg[4]/SE    1
clk_cpu(F)->clk_cpu(R)	27.646   -0.947/*        0.452/*         system0/DCO0_BIAS_reg[1]/SE    1
clk_cpu(F)->clk_cpu(R)	27.646   -0.947/*        0.452/*         system0/DCO0_BIAS_reg[7]/SE    1
clk_cpu(F)->clk_cpu(R)	27.646   -0.947/*        0.452/*         system0/DCO0_BIAS_reg[6]/SE    1
clk_cpu(F)->clk_cpu(R)	27.646   -0.947/*        0.452/*         system0/DCO0_BIAS_reg[0]/SE    1
clk_cpu(R)->clk_cpu(F)	13.814   -0.945/*        0.038/*         adddec0/mem_en_periph_reg[10]/D    1
clk_cpu(R)->clk_cpu(F)	13.765   */-0.941        */0.086         adddec0/mem_en_periph_reg[3]/D    1
clk_cpu(R)->clk_cpu(F)	13.769   */-0.938        */0.082         adddec0/mem_en_periph_reg[12]/D    1
clk_cpu(R)->clk_cpu(F)	13.783   -0.935/*        0.069/*         adddec0/mem_en_periph_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	27.703   -0.929/*        0.395/*         ram1/A[9]    1
clk_cpu(F)->clk_cpu(R)	27.713   -0.918/*        0.385/*         gpio1/PxOUT_reg[7]/SE    1
clk_cpu(F)->clk_cpu(R)	27.697   -0.918/*        0.400/*         ram1/A[6]    1
clk_cpu(F)->clk_cpu(R)	27.709   -0.916/*        0.389/*         gpio1/PxOUT_reg[5]/SE    1
clk_cpu(F)->clk_cpu(R)	27.694   */-0.916        */0.404         ram1/A[7]    1
clk_cpu(F)->clk_cpu(R)	27.868   -0.916/*        0.230/*         ram1/WEN[3]    1
clk_cpu(R)->clk_cpu(F)	13.776   */-0.916        */0.075         adddec0/mem_en_periph_reg[5]/D    1
clk_cpu(R)->clk_cpu(F)	13.774   */-0.908        */0.078         adddec0/mem_en_periph_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.654   -0.903/*        0.444/*         system0/SYS_IRQ_CR_reg[1]/SE    1
clk_cpu(R)->clk_cpu(F)	13.759   */-0.901        */0.092         adddec0/mem_en_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.719   -0.895/*        0.378/*         gpio1/PxOUT_reg[1]/SE    1
clk_cpu(F)->clk_cpu(R)	27.715   -0.894/*        0.382/*         gpio1/PxOUT_reg[2]/SE    1
clk_cpu(F)->clk_cpu(R)	27.717   -0.889/*        0.381/*         gpio1/PxOUT_reg[0]/SE    1
clk_cpu(F)->clk_cpu(R)	27.723   -0.888/*        0.375/*         gpio1/PxOUT_reg[6]/SE    1
clk_cpu(F)->clk_cpu(R)	27.719   -0.887/*        0.379/*         gpio1/PxOUT_reg[4]/SE    1
clk_cpu(F)->clk_cpu(R)	27.656   -0.887/*        0.442/*         system0/DCO1_BIAS_reg[2]/SE    1
clk_cpu(F)->clk_cpu(R)	27.656   -0.887/*        0.442/*         system0/DCO1_BIAS_reg[4]/SE    1
clk_cpu(F)->clk_cpu(R)	27.656   -0.887/*        0.442/*         system0/DCO1_BIAS_reg[3]/SE    1
clk_cpu(F)->clk_cpu(R)	27.656   -0.887/*        0.442/*         system0/DCO1_BIAS_reg[1]/SE    1
clk_cpu(F)->clk_cpu(R)	27.656   -0.887/*        0.442/*         system0/DCO1_BIAS_reg[6]/SE    1
clk_cpu(F)->clk_cpu(R)	27.656   -0.887/*        0.442/*         system0/DCO1_BIAS_reg[5]/SE    1
clk_cpu(F)->clk_cpu(R)	27.656   -0.887/*        0.442/*         system0/DCO1_BIAS_reg[0]/SE    1
clk_cpu(F)->clk_cpu(R)	27.656   -0.887/*        0.442/*         system0/DCO1_BIAS_reg[7]/SE    1
clk_cpu(R)->clk_cpu(F)	13.774   */-0.884        */0.077         adddec0/mem_en_periph_reg[14]/D    1
clk_cpu(F)->clk_cpu(R)	27.724   -0.884/*        0.374/*         gpio1/PxOUT_reg[3]/SE    1
clk_cpu(F)->clk_cpu(R)	28.039   -0.880/*        0.059/*         spi0/start_tx_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.884   -0.874/*        0.213/*         afe0/RC_CG_HIER_INST24/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.884   -0.872/*        0.214/*         afe0/RC_CG_HIER_INST28/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.913   */-0.870        */0.185         uart0/RC_CG_HIER_INST285/RC_CGIC_INST/E    1
clk_cpu(R)->clk_cpu(F)	13.784   */-0.862        */0.067         adddec0/mem_en_periph_reg[2]/D    1
clk_cpu(R)->clk_cpu(F)	13.780   */-0.859        */0.071         adddec0/mem_en_periph_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.705   -0.852/*        0.393/*         system0/SYS_IRQ_CR_reg[0]/SE    1
clk_cpu(R)->clk_cpu(F)	13.776   -0.843/*        0.076/*         adddec0/mem_en_reg[2]/D    1
clk_cpu(R)->clk_cpu(F)	13.693   */-0.843        */0.159         adddec0/addr_periph_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.685   */-0.841        */0.413         ram1/A[8]    1
clk_cpu(F)->clk_cpu(R)	27.916   */-0.839        */0.182         uart1/RC_CG_HIER_INST300/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	28.040   -0.833/*        0.057/*         spi1/start_tx_reg/D    1
clk_cpu(R)->clk_cpu(F)	13.687   */-0.827        */0.164         adddec0/addr_periph_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.689   -0.825/*        0.409/*         npu0/NPUCR_reg[17]/SE    1
clk_cpu(F)->clk_cpu(R)	27.689   -0.825/*        0.409/*         npu0/NPUCR_reg[18]/SE    1
clk_cpu(F)->clk_cpu(R)	27.838   -0.822/*        0.260/*         afe0/RC_CG_HIER_INST21/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.869   -0.822/*        0.229/*         ram1/WEN[2]    1
clk_cpu(R)->clk_cpu(F)	13.784   */-0.819        */0.067         adddec0/mem_en_reg[0]/D    1
clk_cpu(R)->clk_cpu(F)	13.702   */-0.808        */0.149         adddec0/mab_out_reg[13]/D    1
clk_cpu(R)->clk_cpu(F)	13.785   */-0.798        */0.066         spi0/FlashActive_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.726   -0.798/*        0.372/*         npu0/NPUTHINK_reg/SE    1
clk_cpu(R)->clk_cpu(F)	13.703   */-0.794        */0.149         adddec0/addr_periph_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	28.040   */-0.792        */0.058         spi0/clr_spi_tcif_reg/D    1
clk_cpu(R)->clk_cpu(F)	13.723   */-0.785        */0.128         adddec0/addr_periph_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.881   -0.774/*        0.217/*         system0/RC_CG_HIER_INST237/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.578   */-0.771        */0.520         rom0/A[3]    1
clk_cpu(F)->clk_cpu(R)	27.904   -0.767/*        0.194/*         npu0/RC_CG_HIER_INST164/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	28.045   */-0.762        */0.053         timer1/clear_compare2_flag_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.571   */-0.759        */0.527         rom0/A[1]    1
clk_cpu(F)->clk_cpu(R)	28.047   */-0.758        */0.051         timer1/clear_overflow_flag_reg/D    1
clk_cpu(F)->clk_cpu(R)	28.047   */-0.757        */0.051         timer1/clear_compare1_flag_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.907   -0.754/*        0.191/*         afe0/RC_CG_HIER_INST11/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	28.047   */-0.754        */0.051         timer1/clear_capture0_flag_reg/D    1
clk_cpu(F)->clk_cpu(R)	28.047   */-0.754        */0.051         timer1/clear_capture1_flag_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.854   -0.754/*        0.244/*         system0/RC_CG_HIER_INST219/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.908   -0.754/*        0.190/*         npu0/RC_CG_HIER_INST166/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	28.047   */-0.752        */0.051         timer1/clear_compare0_flag_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.912   -0.751/*        0.186/*         afe0/RC_CG_HIER_INST34/RC_CGIC_INST/E    1
clk_cpu(R)->clk_cpu(F)	13.734   -0.749/*        0.117/*         adddec0/addr_periph_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.889   -0.745/*        0.209/*         adddec0/RC_CG_HIER_INST1/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.889   -0.745/*        0.209/*         adddec0/RC_CG_HIER_INST0/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.894   -0.744/*        0.204/*         i2c0/RC_CG_HIER_INST129/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	28.045   */-0.743        */0.053         timer0/clear_compare0_flag_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.904   -0.742/*        0.194/*         spi1/RC_CG_HIER_INST197/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.878   */-0.741        */0.220         gpio3/RC_CG_HIER_INST118/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	28.046   */-0.740        */0.052         timer0/clear_capture1_flag_reg/D    1
clk_cpu(F)->clk_cpu(R)	28.046   */-0.738        */0.052         timer0/clear_compare2_flag_reg/D    1
clk_cpu(F)->clk_cpu(R)	28.046   */-0.737        */0.051         timer0/clear_capture0_flag_reg/D    1
clk_cpu(F)->clk_cpu(R)	28.047   */-0.737        */0.051         timer0/clear_overflow_flag_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.572   */-0.736        */0.526         rom0/A[5]    1
clk_cpu(F)->clk_cpu(R)	27.879   */-0.735        */0.219         gpio3/RC_CG_HIER_INST120/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	28.048   */-0.735        */0.050         timer0/clear_compare1_flag_reg/D    1
clk_cpu(F)->clk_cpu(R)	28.039   -0.732/*        0.059/*         afe0/clr_adc_ovf_if_reg/D    1
clk_cpu(F)->clk_cpu(R)	28.039   -0.731/*        0.059/*         afe0/clr_adc_data_rdy_if_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.911   -0.729/*        0.186/*         afe0/RC_CG_HIER_INST9/RC_CGIC_INST/E    1
clk_cpu(R)->clk_cpu(F)	13.722   */-0.728        */0.130         adddec0/addr_periph_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.880   */-0.726        */0.217         gpio3/RC_CG_HIER_INST116/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.881   -0.726/*        0.216/*         gpio0/RC_CG_HIER_INST98/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.916   -0.724/*        0.182/*         npu0/RC_CG_HIER_INST160/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	28.036   */-0.724        */0.062         uart0/start_tx_reg/R    1
clk_cpu(F)->clk_cpu(R)	27.881   */-0.721        */0.217         gpio3/RC_CG_HIER_INST117/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.855   -0.720/*        0.242/*         system0/RC_CG_HIER_INST221/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.594   */-0.717        */0.504         rom0/A[11]    1
clk_cpu(F)->clk_cpu(R)	27.896   -0.717/*        0.201/*         afe0/RC_CG_HIER_INST22/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.904   -0.717/*        0.194/*         afe0/RC_CG_HIER_INST20/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.914   -0.714/*        0.183/*         npu0/RC_CG_HIER_INST162/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	28.005   -0.713/*        0.093/*         afe0/adc_val_written_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.602   */-0.713        */0.496         rom0/A[4]    1
clk_cpu(F)->clk_cpu(R)	27.883   */-0.713        */0.215         gpio3/RC_CG_HIER_INST122/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.907   -0.710/*        0.190/*         spi0/RC_CG_HIER_INST182/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	28.035   */-0.710        */0.063         uart1/start_tx_reg/R    1
clk_cpu(F)->clk_cpu(R)	28.038   -0.706/*        0.060/*         i2c0/I2CMRB_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.910   -0.705/*        0.187/*         spi1/RC_CG_HIER_INST194/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.869   -0.702/*        0.228/*         afe0/RC_CG_HIER_INST19/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.907   -0.701/*        0.191/*         i2c1/RC_CG_HIER_INST143/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.911   -0.700/*        0.187/*         system0/RC_CG_HIER_INST211/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.889   -0.698/*        0.208/*         gpio0/RC_CG_HIER_INST93/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.890   -0.696/*        0.208/*         gpio0/RC_CG_HIER_INST97/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.871   -0.696/*        0.227/*         afe0/RC_CG_HIER_INST13/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.670   */-0.694        */0.428         ram0/A[3]    1
clk_cpu(F)->clk_cpu(R)	27.908   -0.694/*        0.190/*         timer1/RC_CG_HIER_INST275/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	28.039   -0.690/*        0.059/*         i2c0/I2CMSP_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.912   -0.688/*        0.186/*         spi0/RC_CG_HIER_INST176/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.891   -0.687/*        0.207/*         afe0/RC_CG_HIER_INST14/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.907   -0.687/*        0.190/*         timer0/RC_CG_HIER_INST247/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.871   -0.684/*        0.227/*         system0/RC_CG_HIER_INST225/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.908   -0.684/*        0.190/*         timer0/RC_CG_HIER_INST257/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.872   -0.683/*        0.226/*         afe0/RC_CG_HIER_INST17/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	28.039   -0.682/*        0.059/*         saradc0/clr_adc_ovf_if_reg/D    1
clk_cpu(F)->clk_cpu(R)	28.036   -0.682/*        0.062/*         i2c1/ClearI2CMSTS_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.901   -0.682/*        0.197/*         afe0/RC_CG_HIER_INST16/RC_CGIC_INST/E    1
clk_cpu(R)->clk_cpu(F)	13.657   -0.681/*        0.195/*         adddec0/gen_flash_clk.cg_flash/CG1/E    1
clk_cpu(F)->clk_cpu(R)	27.666   */-0.681        */0.432         ram0/A[1]    1
clk_cpu(F)->clk_cpu(R)	28.036   -0.681/*        0.062/*         i2c1/ClearI2CMXC_reg/D    1
clk_cpu(F)->clk_cpu(R)	28.040   -0.680/*        0.058/*         saradc0/clr_data_valid_reg/D    1
clk_cpu(F)->clk_cpu(R)	28.037   -0.678/*        0.061/*         i2c1/ClearI2CMSPS_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.884   */-0.677        */0.213         timer1/RC_CG_HIER_INST272/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.874   -0.677/*        0.224/*         system0/RC_CG_HIER_INST223/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.910   -0.675/*        0.188/*         timer0/RC_CG_HIER_INST251/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.896   -0.674/*        0.202/*         gpio0/RC_CG_HIER_INST96/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.891   */-0.673        */0.207         gpio3/RC_CG_HIER_INST121/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.910   -0.672/*        0.188/*         timer0/RC_CG_HIER_INST255/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.898   -0.671/*        0.200/*         npu0/RC_CG_HIER_INST163/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.897   -0.670/*        0.201/*         gpio0/RC_CG_HIER_INST92/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	28.037   -0.670/*        0.061/*         i2c0/ClearI2CMSTS_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.915   -0.670/*        0.183/*         spi0/RC_CG_HIER_INST179/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	28.037   -0.670/*        0.061/*         i2c0/ClearI2CMSPS_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.898   -0.670/*        0.200/*         saradc0/RC_CG_HIER_INST170/RC_CGIC_INST/E    1
clk_cpu(R)->clk_cpu(F)	13.688   -0.668/*        0.164/*         adddec0/RC_CG_HIER_INST6/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.856   */-0.668        */0.241         ram0/WEN[1]    1
clk_cpu(F)->clk_cpu(R)	28.038   -0.666/*        0.060/*         i2c0/ClearI2CMXC_reg/D    1
clk_cpu(F)->clk_cpu(R)	28.040   -0.665/*        0.058/*         i2c1/ClearI2CMTXE_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.597   */-0.664        */0.501         rom0/A[2]    1
clk_cpu(R)->clk_cpu(F)	13.697   */-0.663        */0.154         adddec0/mab_out_reg[12]/D    1
clk_cpu(F)->clk_cpu(R)	28.040   -0.661/*        0.058/*         i2c0/ClearI2CMTXE_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.918   -0.661/*        0.180/*         adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.915   -0.661/*        0.183/*         uart1/RC_CG_HIER_INST297/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	28.038   -0.659/*        0.060/*         spi0/clr_spi_teif_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.667   */-0.659        */0.431         ram0/A[5]    1
clk_cpu(F)->clk_cpu(R)	27.897   -0.655/*        0.201/*         spi0/RC_CG_HIER_INST184/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.916   -0.655/*        0.182/*         timer1/RC_CG_HIER_INST267/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.916   -0.654/*        0.182/*         uart0/RC_CG_HIER_INST282/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.678   */-0.654        */0.420         ram0/A[11]    1
clk_cpu(F)->clk_cpu(R)	27.915   -0.653/*        0.182/*         timer1/RC_CG_HIER_INST277/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.889   */-0.653        */0.209         uart1/RC_CG_HIER_INST298/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.889   */-0.650        */0.209         timer1/RC_CG_HIER_INST268/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.890   */-0.650        */0.208         uart1/RC_CG_HIER_INST296/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.916   -0.650/*        0.182/*         afe0/RC_CG_HIER_INST18/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.892   */-0.648        */0.206         uart0/RC_CG_HIER_INST283/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.903   -0.647/*        0.194/*         npu0/RC_CG_HIER_INST165/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.594   */-0.646        */0.504         rom0/A[0]    1
clk_cpu(F)->clk_cpu(R)	28.075   -0.645/*        0.023/*         uart1/start_tx_reg/SN    1
clk_cpu(F)->clk_cpu(R)	28.039   -0.644/*        0.059/*         i2c0/I2CMST_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.921   -0.642/*        0.176/*         timer1/RC_CG_HIER_INST271/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.905   -0.640/*        0.193/*         gpio0/RC_CG_HIER_INST94/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	28.082   -0.639/*        0.015/*         uart0/start_tx_reg/SN    1
clk_cpu(F)->clk_cpu(R)	27.894   */-0.636        */0.204         uart0/RC_CG_HIER_INST281/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.898   -0.635/*        0.200/*         spi1/RC_CG_HIER_INST199/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.890   */-0.634        */0.208         timer1/RC_CG_HIER_INST276/RC_CGIC_INST/E    1
clk_cpu(R)->clk_cpu(F)	13.675   -0.634/*        0.177/*         adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.893   -0.633/*        0.205/*         timer0/RC_CG_HIER_INST245/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	28.038   -0.632/*        0.060/*         i2c1/I2CMSP_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.890   -0.632/*        0.208/*         system0/RC_CG_HIER_INST234/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.890   */-0.632        */0.208         timer1/RC_CG_HIER_INST264/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.898   -0.631/*        0.200/*         spi0/RC_CG_HIER_INST181/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	28.038   -0.631/*        0.060/*         i2c1/I2CMRB_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.887   -0.630/*        0.210/*         system0/RC_CG_HIER_INST214/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.903   -0.630/*        0.195/*         afe0/RC_CG_HIER_INST7/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.879   -0.629/*        0.218/*         afe0/RC_CG_HIER_INST15/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.903   -0.628/*        0.194/*         afe0/RC_CG_HIER_INST10/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.889   -0.627/*        0.209/*         gpio2/RC_CG_HIER_INST114/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.893   -0.626/*        0.205/*         gpio2/RC_CG_HIER_INST113/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.888   */-0.625        */0.209         timer0/RC_CG_HIER_INST252/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.904   -0.623/*        0.194/*         saradc0/RC_CG_HIER_INST171/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.693   -0.623/*        0.405/*         ram0/A[0]    1
clk_cpu(F)->clk_cpu(R)	27.657   -0.622/*        0.440/*         system0/DCO1_BIAS_reg[9]/SE    1
clk_cpu(F)->clk_cpu(R)	27.657   -0.622/*        0.440/*         system0/DCO1_BIAS_reg[10]/SE    1
clk_cpu(F)->clk_cpu(R)	27.657   -0.622/*        0.440/*         system0/DCO1_BIAS_reg[8]/SE    1
clk_cpu(F)->clk_cpu(R)	27.892   -0.619/*        0.206/*         timer1/RC_CG_HIER_INST265/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.919   */-0.619        */0.179         i2c0/RC_CG_HIER_INST132/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.918   */-0.617        */0.180         i2c1/RC_CG_HIER_INST146/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.891   */-0.616        */0.207         timer0/RC_CG_HIER_INST244/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.893   -0.615/*        0.205/*         spi1/RC_CG_HIER_INST193/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.901   -0.615/*        0.197/*         spi0/RC_CG_HIER_INST175/RC_CGIC_INST/E    1
clk_cpu(R)->clk_cpu(F)	13.668   -0.613/*        0.184/*         adddec0/RC_CG_HIER_INST3/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.897   -0.612/*        0.201/*         gpio2/RC_CG_HIER_INST108/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.897   -0.611/*        0.201/*         gpio2/RC_CG_HIER_INST112/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.912   -0.606/*        0.186/*         npu0/RC_CG_HIER_INST159/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.897   -0.603/*        0.200/*         timer0/RC_CG_HIER_INST249/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.892   -0.601/*        0.206/*         system0/RC_CG_HIER_INST228/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.899   -0.600/*        0.198/*         timer1/RC_CG_HIER_INST269/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.901   -0.599/*        0.197/*         gpio2/RC_CG_HIER_INST109/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.893   */-0.599        */0.204         timer0/RC_CG_HIER_INST248/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.898   -0.597/*        0.200/*         system0/RC_CG_HIER_INST236/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.667   -0.596/*        0.431/*         system0/DCO0_BIAS_reg[10]/SE    1
clk_cpu(F)->clk_cpu(R)	27.667   -0.596/*        0.431/*         system0/DCO0_BIAS_reg[9]/SE    1
clk_cpu(F)->clk_cpu(R)	27.667   -0.596/*        0.431/*         system0/DCO0_BIAS_reg[8]/SE    1
clk_cpu(F)->clk_cpu(R)	27.680   */-0.596        */0.418         ram0/A[2]    1
clk_cpu(F)->clk_cpu(R)	27.894   -0.594/*        0.204/*         system0/RC_CG_HIER_INST232/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.914   -0.591/*        0.184/*         npu0/RC_CG_HIER_INST161/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.894   */-0.590        */0.204         timer0/RC_CG_HIER_INST256/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.983   -0.582/*        0.115/*         adddec0/mem_sel_periph_int_reg[13]/D    1
clk_cpu(F)->clk_cpu(R)	27.969   -0.581/*        0.129/*         adddec0/mem_sel_periph_int_reg[9]/D    1
clk_cpu(F)->clk_cpu(R)	27.901   -0.580/*        0.197/*         timer1/RC_CG_HIER_INST273/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.895   -0.580/*        0.203/*         afe0/RC_CG_HIER_INST12/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	28.039   -0.578/*        0.059/*         i2c1/I2CMST_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.588   */-0.577        */0.510         rom0/A[10]    1
clk_cpu(F)->clk_cpu(R)	28.038   -0.576/*        0.060/*         spi1/clr_spi_teif_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.906   -0.575/*        0.192/*         gpio2/RC_CG_HIER_INST110/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.904   -0.572/*        0.194/*         spi1/RC_CG_HIER_INST196/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.899   -0.571/*        0.199/*         system0/RC_CG_HIER_INST217/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.844   */-0.570        */0.254         ram0/WEN[3]    1
clk_cpu(F)->clk_cpu(R)	28.010   -0.569/*        0.088/*         adddec0/mem_sel_periph_int_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.712   -0.568/*        0.386/*         system0/DCO1_BIAS_reg[11]/SE    1
clk_cpu(R)->clk_cpu(F)	13.724   -0.567/*        0.128/*         adddec0/mab_out_reg[11]/D    1
clk_cpu(R)->clk_cpu(F)	13.675   */-0.566        */0.177         adddec0/RC_CG_HIER_INST5/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.905   -0.566/*        0.192/*         system0/RC_CG_HIER_INST230/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	28.038   -0.564/*        0.060/*         spi1/clr_spi_tcif_reg/D    1
clk_cpu(F)->clk_cpu(R)	28.013   */-0.562        */0.084         uart1/clr_UTEIF_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.887   -0.558/*        0.210/*         timer0/RC_CG_HIER_INST258/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	28.014   */-0.558        */0.084         uart0/clr_UTCIF_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.907   -0.557/*        0.190/*         system0/RC_CG_HIER_INST212/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	28.014   */-0.556        */0.083         uart1/clr_UTCIF_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.975   -0.556/*        0.122/*         adddec0/mem_sel_periph_int_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	28.016   */-0.551        */0.082         uart0/clr_UTEIF_reg/D    1
clk_cpu(R)->clk_cpu(F)	13.737   */-0.549        */0.115         adddec0/mab_out_reg[14]/D    1
clk_cpu(F)->clk_cpu(R)	27.909   -0.547/*        0.188/*         timer0/RC_CG_HIER_INST253/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.909   -0.543/*        0.189/*         system0/RC_CG_HIER_INST208/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.722   -0.541/*        0.376/*         system0/DCO0_BIAS_reg[11]/SE    1
clk_cpu(F)->clk_cpu(R)	27.912   -0.541/*        0.186/*         spi0/RC_CG_HIER_INST178/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	28.024   -0.541/*        0.073/*         i2c1/MasterWrite_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.911   -0.540/*        0.187/*         system0/RC_CG_HIER_INST209/RC_CGIC_INST/E    1
clk_cpu(R)->clk_cpu(F)	13.748   */-0.539        */0.104         adddec0/mab_out_reg[9]/D    1
clk_cpu(F)->clk_cpu(R)	28.026   -0.535/*        0.071/*         i2c0/MasterWrite_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.891   */-0.534        */0.207         timer0/RC_CG_HIER_INST246/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.890   */-0.532        */0.208         timer1/RC_CG_HIER_INST270/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.983   -0.531/*        0.115/*         adddec0/mem_sel_periph_int_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	27.891   */-0.531        */0.206         timer0/RC_CG_HIER_INST250/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	28.027   -0.529/*        0.071/*         adddec0/mem_sel_periph_int_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.902   -0.528/*        0.196/*         gpio1/RC_CG_HIER_INST101/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.914   -0.528/*        0.184/*         system0/RC_CG_HIER_INST210/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.902   -0.528/*        0.196/*         gpio1/RC_CG_HIER_INST100/RC_CGIC_INST/E    1
clk_cpu(R)->clk_cpu(F)	13.745   -0.528/*        0.107/*         adddec0/mab_out_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	27.901   -0.526/*        0.197/*         i2c0/RC_CG_HIER_INST128/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.898   */-0.526        */0.200         spi0/RC_CG_HIER_INST183/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	28.010   -0.525/*        0.088/*         adddec0/mem_sel_periph_int_reg[12]/D    1
clk_cpu(F)->clk_cpu(R)	27.846   */-0.525        */0.252         ram0/WEN[0]    1
clk_cpu(F)->clk_cpu(R)	27.893   */-0.524        */0.205         timer1/RC_CG_HIER_INST274/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	28.029   -0.522/*        0.069/*         adddec0/mem_sel_periph_int_reg[10]/D    1
clk_cpu(F)->clk_cpu(R)	28.028   -0.520/*        0.070/*         adddec0/mem_sel_periph_int_reg[15]/D    1
clk_cpu(F)->clk_cpu(R)	27.905   -0.518/*        0.193/*         gpio1/RC_CG_HIER_INST105/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.898   */-0.518        */0.200         spi0/RC_CG_HIER_INST180/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.909   -0.518/*        0.189/*         afe0/RC_CG_HIER_INST8/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.902   -0.517/*        0.196/*         i2c1/RC_CG_HIER_INST142/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.898   */-0.517        */0.199         spi1/RC_CG_HIER_INST198/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.895   */-0.509        */0.203         i2c0/RC_CG_HIER_INST130/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.675   */-0.509        */0.423         ram0/A[10]    1
clk_cpu(R)->clk_cpu(F)	13.732   */-0.507        */0.119         adddec0/mab_out_reg[10]/D    1
clk_cpu(F)->clk_cpu(R)	28.013   */-0.506        */0.085         adddec0/mem_sel_periph_int_reg[11]/D    1
clk_cpu(F)->clk_cpu(R)	27.902   */-0.505        */0.196         spi1/RC_CG_HIER_INST195/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	28.017   -0.498/*        0.080/*         adddec0/mem_sel_periph_int_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.905   */-0.496        */0.193         spi0/RC_CG_HIER_INST177/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.908   -0.496/*        0.190/*         gpio1/RC_CG_HIER_INST106/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.897   */-0.493        */0.201         timer0/RC_CG_HIER_INST254/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.893   */-0.493        */0.205         system0/RC_CG_HIER_INST218/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.897   */-0.489        */0.201         system0/RC_CG_HIER_INST229/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.901   */-0.489        */0.197         i2c1/RC_CG_HIER_INST144/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.913   -0.489/*        0.185/*         gpio1/RC_CG_HIER_INST104/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.899   */-0.488        */0.199         system0/RC_CG_HIER_INST222/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.908   -0.488/*        0.189/*         i2c1/RC_CG_HIER_INST147/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.913   -0.488/*        0.185/*         gpio1/RC_CG_HIER_INST102/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.909   -0.486/*        0.189/*         i2c1/RC_CG_HIER_INST140/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.907   -0.486/*        0.190/*         i2c0/RC_CG_HIER_INST133/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	28.019   */-0.485        */0.079         adddec0/mem_sel_periph_int_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.900   */-0.483        */0.198         timer1/RC_CG_HIER_INST278/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.898   */-0.482        */0.200         system0/RC_CG_HIER_INST233/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.898   */-0.478        */0.199         system0/RC_CG_HIER_INST227/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	28.018   -0.478/*        0.080/*         adddec0/mem_sel_periph_int_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.899   */-0.477        */0.198         timer1/RC_CG_HIER_INST266/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.854   -0.472/*        0.244/*         ram0/WEN[2]    1
clk_cpu(F)->clk_cpu(R)	27.911   -0.469/*        0.187/*         i2c0/RC_CG_HIER_INST127/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.912   -0.466/*        0.186/*         i2c0/RC_CG_HIER_INST126/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.728   -0.461/*        0.370/*         system0/SYS_CLK_CR_reg[8]/SE    1
clk_cpu(F)->clk_cpu(R)	27.630   */-0.456        */0.468         rom0/A[9]    1
clk_cpu(F)->clk_cpu(R)	28.020   -0.456/*        0.078/*         adddec0/mem_sel_periph_int_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.900   */-0.455        */0.198         system0/RC_CG_HIER_INST216/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.916   -0.449/*        0.182/*         i2c1/RC_CG_HIER_INST141/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.641   */-0.447        */0.457         rom0/A[7]    1
clk_cpu(F)->clk_cpu(R)	28.019   -0.444/*        0.079/*         adddec0/mem_sel_periph_int_reg[14]/D    1
clk_cpu(R)->clk_cpu(F)	13.755   */-0.440        */0.097         adddec0/mab_out_reg[15]/D    1
clk_cpu(R)->clk_cpu(F)	13.774   */-0.440        */0.077         adddec0/write_data_reg[14]/D    1
clk_cpu(F)->clk_cpu(R)	27.629   */-0.435        */0.469         rom0/A[6]    1
clk_cpu(F)->clk_cpu(R)	28.018   -0.429/*        0.079/*         adddec0/mem_sel_periph_int_reg[6]/D    1
clk_cpu(R)->clk_cpu(F)	13.772   */-0.427        */0.079         adddec0/write_data_reg[13]/D    1
clk_cpu(F)->clk_cpu(R)	27.626   */-0.413        */0.472         rom0/A[8]    1
clk_cpu(R)->clk_cpu(F)	13.705   -0.399/*        0.146/*         adddec0/write_data_reg[18]/D    1
clk_cpu(F)->clk_cpu(R)	27.702   -0.398/*        0.396/*         ram0/A[9]    1
clk_cpu(F)->clk_cpu(R)	27.703   */-0.393        */0.395         ram0/A[7]    1
clk_cpu(F)->clk_cpu(R)	27.696   */-0.376        */0.401         ram0/A[6]    1
clk_cpu(R)->clk_cpu(F)	13.778   -0.374/*        0.073/*         adddec0/write_data_reg[5]/D    1
clk_cpu(R)->clk_cpu(F)	13.711   -0.368/*        0.140/*         adddec0/write_data_reg[19]/D    1
clk_cpu(R)->clk_cpu(F)	13.722   -0.366/*        0.130/*         adddec0/mab_out_reg[22]/D    1
clk_cpu(R)->clk_cpu(F)	13.713   -0.365/*        0.138/*         adddec0/write_data_reg[20]/D    1
clk_cpu(R)->clk_cpu(F)	13.723   -0.363/*        0.128/*         adddec0/write_data_reg[16]/D    1
clk_cpu(R)->clk_cpu(F)	13.726   -0.360/*        0.125/*         adddec0/write_data_reg[28]/D    1
clk_cpu(R)->clk_cpu(F)	13.743   -0.353/*        0.108/*         adddec0/write_data_reg[27]/D    1
clk_cpu(R)->clk_cpu(F)	13.797   -0.352/*        0.055/*         adddec0/write_data_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.695   */-0.352        */0.403         ram0/A[8]    1
clk_cpu(F)->clk_cpu(R)	28.031   */-0.351        */0.067         adddec0/mem_sel_int_reg[2]/D    1
clk_cpu(R)->clk_cpu(F)	13.714   -0.347/*        0.138/*         adddec0/write_data_reg[21]/D    1
clk_cpu(R)->clk_cpu(F)	13.785   */-0.344        */0.067         adddec0/write_data_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	28.033   */-0.343        */0.065         adddec0/mem_sel_int_reg[1]/D    1
clk_cpu(R)->clk_cpu(F)	13.776   -0.342/*        0.075/*         adddec0/write_data_reg[3]/D    1
clk_cpu(R)->clk_cpu(F)	13.777   */-0.342        */0.074         adddec0/write_data_reg[9]/D    1
clk_cpu(R)->clk_cpu(F)	13.715   -0.340/*        0.136/*         adddec0/write_data_reg[23]/D    1
clk_cpu(F)->clk_cpu(R)	28.034   */-0.337        */0.063         adddec0/mem_sel_int_reg[0]/D    1
clk_cpu(R)->clk_cpu(F)	13.732   -0.335/*        0.119/*         adddec0/mab_out_reg[23]/D    1
clk_cpu(R)->clk_cpu(F)	13.740   -0.334/*        0.112/*         adddec0/write_data_reg[22]/D    1
smclk(F)->smclk(F)	42.292   -0.334/*        0.000/*         saradc0/g2854/B    1
clk_cpu(F)->clk_cpu(R)	27.900   -0.318/*        0.198/*         system0/RC_CG_HIER_INST215/RC_CGIC_INST/E    1
clk_cpu(R)->clk_cpu(F)	13.801   -0.313/*        0.051/*         adddec0/write_data_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.974   -0.312/*        0.124/*         adddec0/mem_sel_flash_int_reg/D    1
clk_cpu(R)->clk_cpu(F)	13.723   -0.302/*        0.128/*         adddec0/write_data_reg[31]/D    1
clk_cpu(R)->clk_cpu(F)	13.791   */-0.294        */0.060         adddec0/write_data_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.908   -0.292/*        0.190/*         system0/RC_CG_HIER_INST226/RC_CGIC_INST/E    1
clk_cpu(R)->clk_cpu(F)	13.763   -0.291/*        0.089/*         adddec0/mab_out_reg[16]/D    1
clk_cpu(R)->clk_cpu(F)	13.744   -0.289/*        0.108/*         adddec0/write_data_reg[26]/D    1
clk_cpu(R)->clk_cpu(F)	13.718   -0.282/*        0.133/*         adddec0/write_data_reg[17]/D    1
clk_cpu(R)->clk_cpu(F)	13.779   */-0.278        */0.072         adddec0/write_data_reg[10]/D    1
clk_cpu(F)->clk_cpu(R)	27.916   -0.276/*        0.182/*         system0/RC_CG_HIER_INST224/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.914   -0.276/*        0.184/*         system0/RC_CG_HIER_INST220/RC_CGIC_INST/E    1
clk_cpu(R)->clk_cpu(F)	13.752   */-0.276        */0.100         adddec0/write_data_reg[30]/D    1
clk_cpu(R)->clk_cpu(F)	13.774   -0.272/*        0.077/*         adddec0/write_data_reg[0]/D    1
clk_cpu(R)->clk_cpu(F)	13.783   */-0.267        */0.068         adddec0/write_data_reg[11]/D    1
clk_cpu(R)->clk_cpu(F)	13.772   */-0.266        */0.079         adddec0/write_data_reg[12]/D    1
clk_cpu(F)->clk_cpu(R)	27.918   -0.266/*        0.180/*         system0/RC_CG_HIER_INST231/RC_CGIC_INST/E    1
clk_cpu(R)->clk_cpu(F)	13.754   -0.257/*        0.098/*         adddec0/mab_out_reg[21]/D    1
clk_cpu(R)->clk_cpu(F)	13.723   -0.256/*        0.129/*         adddec0/write_data_reg[25]/D    1
clk_cpu(R)->clk_cpu(F)	13.797   -0.256/*        0.055/*         adddec0/write_data_reg[8]/D    1
clk_cpu(R)->clk_cpu(F)	13.790   */-0.250        */0.061         adddec0/write_data_reg[15]/D    1
clk_cpu(R)->clk_cpu(F)	13.750   -0.245/*        0.101/*         adddec0/write_data_reg[24]/D    1
clk_cpu(R)->clk_cpu(F)	13.732   -0.242/*        0.120/*         adddec0/write_data_reg[29]/D    1
clk_cpu(F)->clk_cpu(R)	27.926   -0.242/*        0.171/*         system0/RC_CG_HIER_INST213/RC_CGIC_INST/E    1
clk_cpu(R)->clk_cpu(F)	13.762   */-0.222        */0.090         adddec0/mab_out_reg[20]/D    1
clk_cpu(R)->clk_cpu(F)	13.783   -0.183/*        0.069/*         adddec0/mab_out_reg[18]/D    1
clk_cpu(R)->clk_cpu(F)	13.773   */-0.158        */0.079         adddec0/mab_out_reg[19]/D    1
clk_cpu(R)->clk_cpu(F)	13.786   */-0.158        */0.065         adddec0/mab_out_reg[1]/D    1
clk_cpu(R)->clk_cpu(F)	13.768   */-0.150        */0.084         adddec0/mab_out_reg[17]/D    1
clk_cpu(R)->clk_cpu(F)	13.775   -0.141/*        0.076/*         adddec0/mab_out_reg[0]/D    1
clk_cpu(R)->clk_cpu(F)	13.786   */-0.069        */0.065         adddec0/write_data_reg[1]/D    1
mclk(R)->mclk(R)	27.813   5.065/*         0.087/*         core/irq_handler_inst/irqs_in_service_reg[6]/D    1
mclk(R)->mclk(R)	27.812   5.089/*         0.087/*         core/irq_handler_inst/irqs_in_service_reg[22]/D    1
mclk(R)->mclk(R)	27.837   5.094/*         0.062/*         core/irq_handler_inst/irqs_in_service_reg[55]/D    1
mclk(R)->mclk(R)	27.810   5.103/*         0.090/*         core/irq_handler_inst/irqs_in_service_reg[20]/D    1
mclk(R)->mclk(R)	27.838   5.118/*         0.061/*         core/irq_handler_inst/irqs_in_service_reg[54]/D    1
mclk(R)->mclk(R)	27.837   5.119/*         0.062/*         core/irq_handler_inst/irqs_in_service_reg[30]/D    1
mclk(R)->mclk(R)	27.819   5.141/*         0.080/*         core/irq_handler_inst/irqs_in_service_reg[23]/D    1
mclk(R)->mclk(R)	27.817   5.143/*         0.082/*         core/irq_handler_inst/irqs_in_service_reg[7]/D    1
mclk(R)->mclk(R)	27.838   5.170/*         0.061/*         core/irq_handler_inst/irqs_in_service_reg[31]/D    1
mclk(R)->mclk(R)	27.784   5.198/*         0.116/*         core/irq_handler_inst/irqs_in_service_reg[15]/D    1
mclk(R)->mclk(R)	27.825   */5.225         */0.075         core/irq_handler_inst/irqs_in_service_reg[3]/D    1
mclk(R)->mclk(R)	27.844   */5.248         */0.056         core/irq_handler_inst/irqs_in_service_reg[51]/D    1
mclk(R)->mclk(R)	27.836   */5.263         */0.064         core/irq_handler_inst/irqs_in_service_reg[2]/D    1
mclk(R)->mclk(R)	27.845   */5.264         */0.055         core/irq_handler_inst/irqs_in_service_reg[27]/D    1
mclk(R)->mclk(R)	27.794   5.266/*         0.106/*         core/irq_handler_inst/irqs_in_service_reg[39]/D    1
mclk(R)->mclk(R)	27.798   5.267/*         0.101/*         core/irq_handler_inst/irqs_in_service_reg[29]/D    1
mclk(R)->mclk(R)	27.798   5.267/*         0.101/*         core/irq_handler_inst/irqs_in_service_reg[21]/D    1
mclk(R)->mclk(R)	27.800   5.273/*         0.100/*         core/irq_handler_inst/irqs_in_service_reg[45]/D    1
mclk(R)->mclk(R)	27.836   */5.277         */0.063         core/irq_handler_inst/irqs_in_service_reg[19]/D    1
mclk(R)->mclk(R)	27.800   5.277/*         0.099/*         core/irq_handler_inst/irqs_in_service_reg[13]/D    1
mclk(R)->mclk(R)	27.802   5.278/*         0.097/*         core/irq_handler_inst/irqs_in_service_reg[63]/D    1
mclk(R)->mclk(R)	27.804   5.283/*         0.095/*         core/irq_handler_inst/irqs_in_service_reg[47]/D    1
mclk(R)->mclk(R)	27.799   5.285/*         0.100/*         core/irq_handler_inst/irqs_in_service_reg[44]/D    1
mclk(R)->mclk(R)	27.837   */5.286         */0.063         core/irq_handler_inst/irqs_in_service_reg[18]/D    1
mclk(R)->mclk(R)	27.800   5.290/*         0.099/*         core/irq_handler_inst/irqs_in_service_reg[12]/D    1
mclk(R)->mclk(R)	27.846   */5.290         */0.054         core/irq_handler_inst/irqs_in_service_reg[50]/D    1
mclk(R)->mclk(R)	27.846   */5.297         */0.053         core/irq_handler_inst/irqs_in_service_reg[26]/D    1
mclk(R)->mclk(R)	27.805   5.299/*         0.094/*         core/irq_handler_inst/irqs_in_service_reg[53]/D    1
mclk(R)->mclk(R)	27.803   5.303/*         0.096/*         core/irq_handler_inst/irqs_in_service_reg[28]/D    1
mclk(R)->mclk(R)	27.802   5.307/*         0.098/*         core/irq_handler_inst/irqs_in_service_reg[5]/D    1
mclk(R)->mclk(R)	27.802   5.309/*         0.097/*         core/irq_handler_inst/irqs_in_service_reg[37]/D    1
mclk(R)->mclk(R)	27.803   5.310/*         0.096/*         core/irq_handler_inst/irqs_in_service_reg[60]/D    1
mclk(R)->mclk(R)	27.807   5.311/*         0.092/*         core/irq_handler_inst/irqs_in_service_reg[46]/D    1
mclk(R)->mclk(R)	27.805   5.311/*         0.095/*         core/irq_handler_inst/irqs_in_service_reg[52]/D    1
mclk(R)->mclk(R)	27.801   5.319/*         0.098/*         core/irq_handler_inst/irqs_in_service_reg[4]/D    1
mclk(R)->mclk(R)	27.808   5.319/*         0.091/*         core/irq_handler_inst/irqs_in_service_reg[62]/D    1
mclk(R)->mclk(R)	27.807   5.320/*         0.093/*         core/irq_handler_inst/irqs_in_service_reg[14]/D    1
mclk(R)->mclk(R)	27.803   5.327/*         0.096/*         core/irq_handler_inst/irqs_in_service_reg[38]/D    1
mclk(R)->mclk(R)	27.810   5.329/*         0.090/*         core/irq_handler_inst/irqs_in_service_reg[61]/D    1
mclk(R)->mclk(R)	27.804   5.330/*         0.096/*         core/irq_handler_inst/irqs_in_service_reg[36]/D    1
mclk(R)->mclk(R)	27.810   */5.395         */0.090         core/irq_handler_inst/irqs_in_service_reg[33]/D    1
mclk(R)->mclk(R)	27.794   5.396/*         0.105/*         core/irq_handler_inst/irqs_in_service_reg[41]/D    1
mclk(R)->mclk(R)	27.817   */5.401         */0.082         core/irq_handler_inst/irqs_in_service_reg[1]/D    1
mclk(R)->mclk(R)	27.798   5.406/*         0.102/*         core/irq_handler_inst/irqs_in_service_reg[40]/D    1
mclk(R)->mclk(R)	27.799   5.409/*         0.100/*         core/irq_handler_inst/irqs_in_service_reg[59]/D    1
mclk(R)->mclk(R)	27.792   5.412/*         0.107/*         core/irq_handler_inst/irqs_in_service_reg[35]/D    1
mclk(R)->mclk(R)	27.827   */5.417         */0.072         core/irq_handler_inst/irqs_in_service_reg[64]/D    1
mclk(R)->mclk(R)	27.814   5.418/*         0.086/*         core/irq_handler_inst/irqs_in_service_reg[77]/D    1
mclk(R)->mclk(R)	27.795   5.419/*         0.104/*         core/irq_handler_inst/irqs_in_service_reg[17]/D    1
mclk(R)->mclk(R)	27.813   5.420/*         0.087/*         core/irq_handler_inst/irqs_in_service_reg[76]/D    1
mclk(R)->mclk(R)	27.801   5.421/*         0.099/*         core/irq_handler_inst/irqs_in_service_reg[49]/D    1
mclk(R)->mclk(R)	27.803   5.426/*         0.097/*         core/irq_handler_inst/irqs_in_service_reg[42]/D    1
mclk(R)->mclk(R)	27.829   */5.426         */0.070         core/irq_handler_inst/irqs_in_service_reg[68]/D    1
mclk(R)->mclk(R)	27.802   5.426/*         0.097/*         core/irq_handler_inst/irqs_in_service_reg[8]/D    1
mclk(R)->mclk(R)	27.825   */5.427         */0.075         core/irq_handler_inst/irqs_in_service_reg[0]/D    1
mclk(R)->mclk(R)	27.816   */5.429         */0.083         core/irq_handler_inst/irqs_in_service_reg[32]/D    1
mclk(R)->mclk(R)	27.830   */5.429         */0.069         core/irq_handler_inst/irqs_in_service_reg[65]/D    1
mclk(R)->mclk(R)	27.811   5.432/*         0.089/*         core/irq_handler_inst/irqs_in_service_reg[73]/D    1
mclk(R)->mclk(R)	27.800   5.439/*         0.100/*         core/irq_handler_inst/irqs_in_service_reg[34]/D    1
mclk(R)->mclk(R)	27.804   5.440/*         0.095/*         core/irq_handler_inst/irqs_in_service_reg[9]/D    1
mclk(R)->mclk(R)	27.833   */5.441         */0.066         core/irq_handler_inst/irqs_in_service_reg[69]/D    1
mclk(R)->mclk(R)	27.808   5.442/*         0.091/*         core/irq_handler_inst/irqs_in_service_reg[58]/D    1
mclk(R)->mclk(R)	27.822   */5.447         */0.078         core/irq_handler_inst/irqs_in_service_reg[11]/D    1
mclk(R)->mclk(R)	27.801   5.449/*         0.098/*         core/irq_handler_inst/irqs_in_service_reg[25]/D    1
mclk(R)->mclk(R)	27.812   5.449/*         0.087/*         core/irq_handler_inst/irqs_in_service_reg[56]/D    1
mclk(R)->mclk(R)	27.816   5.451/*         0.083/*         core/irq_handler_inst/irqs_in_service_reg[72]/D    1
mclk(R)->mclk(R)	27.802   5.452/*         0.098/*         core/irq_handler_inst/irqs_in_service_reg[24]/D    1
mclk(R)->mclk(R)	27.828   */5.456         */0.072         core/irq_handler_inst/irqs_in_service_reg[81]/D    1
mclk(R)->mclk(R)	27.814   5.458/*         0.086/*         core/irq_handler_inst/irqs_in_service_reg[57]/D    1
mclk(R)->mclk(R)	27.811   5.460/*         0.088/*         core/irq_handler_inst/irqs_in_service_reg[43]/D    1
mclk(R)->mclk(R)	27.804   5.461/*         0.096/*         core/irq_handler_inst/irqs_in_service_reg[16]/D    1
mclk(R)->mclk(R)	27.824   */5.462         */0.075         core/irq_handler_inst/irqs_in_service_reg[10]/D    1
mclk(R)->mclk(R)	27.812   5.466/*         0.087/*         core/irq_handler_inst/irqs_in_service_reg[48]/D    1
mclk(R)->mclk(R)	27.832   */5.473         */0.068         core/irq_handler_inst/irqs_in_service_reg[80]/D    1
mclk(R)->mclk(R)	27.827   5.475/*         0.073/*         core/irq_handler_inst/irqs_in_service_reg[66]/D    1
mclk(R)->mclk(R)	27.824   5.477/*         0.076/*         core/irq_handler_inst/irqs_in_service_reg[82]/D    1
mclk(R)->mclk(R)	27.828   */5.479         */0.072         core/irq_handler_inst/irqs_in_service_reg[70]/D    1
mclk(R)->mclk(R)	27.829   */5.482         */0.070         core/irq_handler_inst/irqs_in_service_reg[67]/D    1
mclk(R)->mclk(R)	27.811   5.506/*         0.088/*         core/irq_handler_inst/irqs_in_service_reg[78]/D    1
mclk(R)->mclk(R)	27.806   5.507/*         0.094/*         core/irq_handler_inst/irqs_in_service_reg[75]/D    1
mclk(R)->mclk(R)	27.840   */5.507         */0.060         core/irq_handler_inst/irqs_in_service_reg[71]/D    1
mclk(R)->mclk(R)	27.807   5.512/*         0.092/*         core/irq_handler_inst/irqs_in_service_reg[74]/D    1
mclk(R)->mclk(R)	27.819   5.527/*         0.081/*         core/irq_handler_inst/irqs_in_service_reg[79]/D    1
mclk(R)->mclk(R)	27.838   5.942/*         0.061/*         core/irq_handler_inst/current_state_reg[2]/D    1
mclk(R)->mclk(R)	27.820   5.969/*         0.079/*         core/irq_handler_inst/highest_priority_irq_reg_reg[5]/D    1
mclk(R)->mclk(R)	27.715   6.008/*         0.184/*         core/irq_handler_inst/RC_CG_HIER_INST88/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.731   6.024/*         0.169/*         core/irq_handler_inst/RC_CG_HIER_INST90/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.825   */6.029         */0.075         core/irq_handler_inst/current_state_reg[1]/D    1
mclk(R)->mclk(R)	27.827   6.031/*         0.073/*         core/irq_handler_inst/highest_priority_irq_reg_reg[3]/D    1
mclk(R)->mclk(R)	27.832   6.055/*         0.067/*         core/irq_handler_inst/irq_found_reg_reg/D    1
mclk(R)->mclk(R)	27.809   6.087/*         0.091/*         core/irq_handler_inst/current_state_reg[0]/D    1
mclk(R)->mclk(R)	27.713   6.128/*         0.186/*         core/irq_handler_inst/RC_CG_HIER_INST89/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.787   */6.157         */0.113         core/irq_handler_inst/highest_priority_irq_reg_reg[0]/D    1
mclk(R)->mclk(R)	27.837   6.206/*         0.063/*         core/irq_handler_inst/highest_priority_irq_reg_reg[2]/D    1
mclk(R)->mclk(R)	27.816   */6.262         */0.084         core/irq_handler_inst/highest_priority_irq_reg_reg[4]/D    1
mclk(R)->mclk(R)	27.818   */6.270         */0.082         core/irq_handler_inst/highest_priority_irq_reg_reg[1]/D    1
mclk(R)->mclk(R)	27.818   */6.271         */0.082         core/irq_handler_inst/highest_priority_irq_reg_reg[6]/D    1
mclk(R)->mclk(R)	27.840   */7.706         */0.060         core/irq_handler_inst/latched_irq_reg[1]/D    1
mclk(R)->mclk(R)	27.847   */7.739         */0.052         core/irq_handler_inst/latched_irq_reg[3]/D    1
mclk(R)->mclk(R)	27.809   7.937/*         0.090/*         core/irq_handler_inst/latched_irq_reg[0]/D    1
mclk(R)->mclk(R)	27.837   8.144/*         0.062/*         core/irq_handler_inst/latched_irq_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	28.020   8.344/*         0.077/*         afe0/read_data_reg[1]/D    1
mclk(R)->mclk(R)	27.806   8.468/*         0.093/*         core/irq_handler_inst/latched_irq_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.976   */8.596         */0.122         afe0/read_data_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.970   8.873/*         0.128/*         afe0/read_data_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.967   */8.882         */0.130         afe0/read_data_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.991   */9.173         */0.107         afe0/read_data_reg[3]/D    1
mclk(R)->mclk(R)	27.607   9.239/*         0.292/*         ram1/D[16]    1
mclk(R)->mclk(R)	27.609   9.247/*         0.291/*         ram1/D[17]    1
mclk(R)->mclk(R)	27.609   9.258/*         0.290/*         ram1/D[18]    1
mclk(R)->mclk(R)	27.607   9.277/*         0.292/*         ram1/D[20]    1
mclk(R)->mclk(R)	27.584   */9.283         */0.316         ram1/D[22]    1
mclk(R)->mclk(R)	27.623   9.294/*         0.277/*         ram1/D[14]    1
mclk(R)->mclk(R)	27.635   9.307/*         0.264/*         ram1/D[8]    1
mclk(R)->mclk(R)	27.633   9.308/*         0.266/*         ram1/D[9]    1
mclk(R)->mclk(R)	27.627   9.309/*         0.272/*         ram1/D[13]    1
mclk(R)->mclk(R)	27.629   9.315/*         0.271/*         ram1/D[11]    1
mclk(R)->mclk(R)	27.608   9.318/*         0.291/*         ram1/D[21]    1
mclk(R)->mclk(R)	27.612   9.321/*         0.287/*         ram1/D[5]    1
mclk(R)->mclk(R)	27.610   9.322/*         0.289/*         ram1/D[19]    1
mclk(R)->mclk(R)	27.608   9.326/*         0.291/*         ram1/D[23]    1
mclk(R)->mclk(R)	27.628   9.329/*         0.271/*         ram1/D[12]    1
mclk(R)->mclk(R)	27.599   9.343/*         0.300/*         ram1/D[7]    1
mclk(R)->mclk(R)	27.632   9.346/*         0.267/*         ram1/D[10]    1
mclk(R)->mclk(R)	27.606   9.367/*         0.293/*         ram1/D[6]    1
mclk(R)->mclk(R)	27.618   9.399/*         0.282/*         ram1/D[4]    1
mclk(R)->mclk(R)	27.633   9.441/*         0.267/*         ram1/D[3]    1
mclk(R)->mclk(R)	27.637   9.473/*         0.262/*         ram1/D[2]    1
mclk(R)->mclk(R)	27.642   9.504/*         0.257/*         ram1/D[1]    1
mclk(R)->mclk(R)	27.627   9.565/*         0.272/*         ram1/D[15]    1
clk_cpu(F)->clk_cpu(R)	27.950   */9.673         */0.147         afe0/read_data_reg[0]/D    1
mclk(R)->mclk(R)	27.645   9.778/*         0.255/*         ram1/D[0]    1
mclk(R)->mclk(R)	27.845   */9.787         */0.055         core/irq_handler_inst/latched_irq_reg[5]/D    1
mclk(R)->mclk(R)	27.820   9.872/*         0.079/*         core/irq_handler_inst/latched_irq_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	28.015   */10.212        */0.083         afe0/read_data_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   */10.241        */0.142         afe0/read_data_reg[13]/D    1
clk_cpu(F)->clk_cpu(R)	27.986   */10.395        */0.112         afe0/read_data_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	28.000   */10.643        */0.098         afe0/read_data_reg[9]/D    1
clk_cpu(F)->clk_cpu(R)	27.984   */10.650        */0.114         afe0/read_data_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	27.983   */10.655        */0.115         afe0/read_data_reg[12]/D    1
clk_cpu(F)->clk_cpu(R)	28.019   */10.683        */0.078         afe0/read_data_reg[11]/D    1
clk_cpu(F)->clk_cpu(R)	28.021   */10.720        */0.077         afe0/read_data_reg[10]/D    1
clk_cpu(F)->clk_cpu(R)	27.995   */11.149        */0.103         system0/read_data_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.982   */11.163        */0.116         system0/read_data_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	28.016   */11.163        */0.082         system0/read_data_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.956   */11.169        */0.142         system0/read_data_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.983   */11.199        */0.115         system0/read_data_reg[2]/D    1
@(R)->clk_sck1(F)	13.934   */11.218        */0.068         spi1/s_spi_tcif_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.990   */11.237        */0.108         system0/read_data_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.959   */11.253        */0.139         system0/read_data_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	28.015   */11.313        */0.083         afe0/read_data_reg[15]/D    1
clk_cpu(F)->clk_cpu(R)	27.966   */11.400        */0.131         system0/read_data_reg[11]/D    1
clk_cpu(F)->clk_cpu(R)	28.036   */11.419        */0.062         afe0/read_data_reg[14]/D    1
clk_cpu(F)->clk_cpu(R)	27.967   11.432/*        0.131/*         system0/read_data_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.964   11.457/*        0.134/*         timer0/read_data_reg[17]/D    1
clk_cpu(F)->clk_cpu(R)	27.963   */11.470        */0.135         system0/read_data_reg[9]/D    1
clk_cpu(F)->clk_cpu(R)	28.012   */11.471        */0.086         timer0/read_data_reg[18]/D    1
clk_cpu(F)->clk_cpu(R)	27.979   */11.506        */0.119         system0/read_data_reg[10]/D    1
clk_cpu(F)->clk_cpu(R)	28.012   11.509/*        0.086/*         timer1/read_data_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.959   */11.517        */0.139         system0/read_data_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	28.007   11.528/*        0.091/*         timer1/read_data_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.979   11.532/*        0.119/*         timer1/read_data_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.975   11.532/*        0.123/*         timer1/read_data_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	28.004   11.550/*        0.094/*         timer0/read_data_reg[15]/D    1
clk_cpu(F)->clk_cpu(R)	27.988   11.552/*        0.110/*         timer1/read_data_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.964   11.560/*        0.134/*         timer0/read_data_reg[21]/D    1
clk_cpu(F)->clk_cpu(R)	27.999   11.566/*        0.099/*         timer1/read_data_reg[19]/D    1
clk_cpu(F)->clk_cpu(R)	28.022   11.571/*        0.075/*         timer0/read_data_reg[11]/D    1
@(R)->clk_sck1(F)	13.992   */11.583        */0.010         spi1/s_rx_sreg_reg[10]/R    1
@(R)->clk_sck1(F)	13.992   */11.583        */0.010         spi1/s_rx_sreg_reg[18]/R    1
@(R)->clk_sck1(F)	13.992   */11.583        */0.010         spi1/s_rx_sreg_reg[3]/R    1
@(R)->clk_sck1(F)	13.992   */11.583        */0.010         spi1/s_rx_sreg_reg[19]/R    1
@(R)->clk_sck1(F)	13.992   */11.583        */0.010         spi1/s_rx_sreg_reg[20]/R    1
@(R)->clk_sck1(F)	13.992   */11.583        */0.010         spi1/s_rx_sreg_reg[2]/R    1
@(R)->clk_sck1(F)	13.992   */11.583        */0.010         spi1/s_rx_sreg_reg[9]/R    1
@(R)->clk_sck1(F)	13.992   */11.583        */0.010         spi1/s_rx_sreg_reg[11]/R    1
@(R)->clk_sck1(F)	13.992   */11.583        */0.010         spi1/s_rx_sreg_reg[4]/R    1
@(R)->clk_sck1(F)	13.992   */11.583        */0.010         spi1/s_rx_sreg_reg[27]/R    1
@(R)->clk_sck1(F)	13.992   */11.583        */0.010         spi1/s_rx_sreg_reg[28]/R    1
@(R)->clk_sck1(F)	13.992   */11.583        */0.010         spi1/s_rx_sreg_reg[12]/R    1
@(R)->clk_sck1(F)	13.992   */11.584        */0.010         spi1/s_rx_sreg_reg[26]/R    1
@(R)->clk_sck1(F)	13.992   */11.584        */0.010         spi1/s_rx_sreg_reg[21]/R    1
@(R)->clk_sck1(F)	13.992   */11.584        */0.010         spi1/s_rx_sreg_reg[13]/R    1
clk_cpu(F)->clk_cpu(R)	27.979   11.584/*        0.118/*         timer0/read_data_reg[28]/D    1
@(R)->clk_sck1(F)	13.992   */11.584        */0.010         spi1/s_rx_sreg_reg[29]/R    1
@(R)->clk_sck1(F)	13.992   */11.584        */0.010         spi1/s_rx_sreg_reg[25]/R    1
@(R)->clk_sck1(F)	13.992   */11.584        */0.010         spi1/s_rx_sreg_reg[1]/R    1
@(R)->clk_sck1(F)	13.992   */11.584        */0.010         spi1/s_rx_sreg_reg[5]/R    1
@(R)->clk_sck1(F)	13.992   */11.585        */0.010         spi1/s_rx_sreg_reg[17]/R    1
@(R)->clk_sck1(F)	13.992   */11.585        */0.010         spi1/s_rx_sreg_reg[22]/R    1
@(R)->clk_sck1(F)	13.992   */11.585        */0.010         spi1/s_rx_sreg_reg[16]/R    1
@(R)->clk_sck1(F)	13.992   */11.586        */0.010         spi1/s_rx_sreg_reg[8]/R    1
@(R)->clk_sck1(F)	13.992   */11.586        */0.010         spi1/s_rx_sreg_reg[14]/R    1
@(R)->clk_sck1(F)	13.992   */11.586        */0.010         spi1/s_rx_sreg_reg[24]/R    1
@(R)->clk_sck1(F)	13.992   */11.586        */0.010         spi1/s_rx_sreg_reg[0]/R    1
@(R)->clk_sck1(F)	13.992   */11.586        */0.010         spi1/s_rx_sreg_reg[15]/R    1
@(R)->clk_sck1(F)	13.992   */11.586        */0.010         spi1/s_rx_sreg_reg[30]/R    1
@(R)->clk_sck1(F)	13.992   */11.587        */0.010         spi1/s_rx_sreg_reg[6]/R    1
@(R)->clk_sck1(F)	13.992   */11.587        */0.010         spi1/s_rx_sreg_reg[23]/R    1
@(R)->clk_sck1(F)	13.992   */11.587        */0.010         spi1/s_rx_sreg_reg[7]/R    1
@(R)->clk_sck1(F)	13.992   */11.587        */0.010         spi1/s_rx_sreg_reg[31]/R    1
clk_cpu(F)->clk_cpu(R)	28.020   11.589/*        0.078/*         timer0/read_data_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	28.024   11.589/*        0.074/*         timer0/read_data_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.982   11.597/*        0.116/*         timer0/read_data_reg[31]/D    1
clk_cpu(F)->clk_cpu(R)	28.026   11.599/*        0.072/*         timer0/read_data_reg[9]/D    1
clk_cpu(F)->clk_cpu(R)	27.969   11.601/*        0.129/*         timer0/read_data_reg[20]/D    1
clk_cpu(F)->clk_cpu(R)	28.002   11.601/*        0.095/*         timer0/read_data_reg[16]/D    1
clk_cpu(F)->clk_cpu(R)	27.970   11.601/*        0.128/*         timer0/read_data_reg[30]/D    1
clk_cpu(F)->clk_cpu(R)	27.990   11.602/*        0.108/*         timer1/read_data_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	28.003   11.609/*        0.095/*         timer1/read_data_reg[21]/D    1
clk_cpu(F)->clk_cpu(R)	27.997   11.618/*        0.101/*         timer1/read_data_reg[16]/D    1
clk_cpu(F)->clk_cpu(R)	28.026   11.618/*        0.072/*         timer0/read_data_reg[25]/D    1
clk_cpu(F)->clk_cpu(R)	28.008   11.621/*        0.090/*         timer1/read_data_reg[17]/D    1
clk_cpu(F)->clk_cpu(R)	27.980   */11.621        */0.117         system0/read_data_reg[15]/D    1
clk_cpu(F)->clk_cpu(R)	27.979   11.625/*        0.119/*         timer0/read_data_reg[22]/D    1
clk_cpu(F)->clk_cpu(R)	27.963   11.629/*        0.135/*         timer1/read_data_reg[22]/D    1
clk_cpu(F)->clk_cpu(R)	27.964   11.630/*        0.134/*         timer1/read_data_reg[23]/D    1
clk_cpu(F)->clk_cpu(R)	28.024   11.631/*        0.074/*         timer0/read_data_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	28.025   11.633/*        0.073/*         timer0/read_data_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.989   */11.634        */0.109         system0/read_data_reg[13]/D    1
clk_cpu(F)->clk_cpu(R)	28.027   11.636/*        0.071/*         timer0/read_data_reg[26]/D    1
clk_cpu(F)->clk_cpu(R)	27.985   */11.638        */0.113         system0/read_data_reg[12]/D    1
clk_cpu(F)->clk_cpu(R)	28.000   11.643/*        0.098/*         timer0/read_data_reg[29]/D    1
clk_cpu(F)->clk_cpu(R)	28.005   11.646/*        0.093/*         timer1/read_data_reg[20]/D    1
clk_cpu(F)->clk_cpu(R)	27.993   */11.648        */0.105         system0/read_data_reg[14]/D    1
clk_cpu(F)->clk_cpu(R)	28.006   */11.649        */0.092         timer0/read_data_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.996   11.652/*        0.102/*         timer0/read_data_reg[24]/D    1
clk_cpu(F)->clk_cpu(R)	28.005   11.653/*        0.093/*         timer0/read_data_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.974   11.654/*        0.124/*         timer1/read_data_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	28.001   11.655/*        0.097/*         timer0/read_data_reg[23]/D    1
clk_cpu(F)->clk_cpu(R)	28.005   */11.655        */0.093         gpio3/read_data_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	28.028   11.656/*        0.070/*         timer0/read_data_reg[27]/D    1
clk_cpu(F)->clk_cpu(R)	28.000   11.660/*        0.098/*         timer0/read_data_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.964   11.661/*        0.134/*         timer0/read_data_reg[14]/D    1
clk_cpu(F)->clk_cpu(R)	27.972   11.686/*        0.125/*         timer1/read_data_reg[27]/D    1
clk_cpu(F)->clk_cpu(R)	28.022   */11.687        */0.076         system0/read_data_reg[20]/D    1
clk_cpu(F)->clk_cpu(R)	27.997   11.689/*        0.101/*         timer1/read_data_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.988   */11.691        */0.110         timer1/read_data_reg[18]/D    1
clk_cpu(F)->clk_cpu(R)	27.986   11.691/*        0.112/*         timer1/read_data_reg[31]/D    1
clk_cpu(F)->clk_cpu(R)	27.975   11.700/*        0.122/*         timer1/read_data_reg[26]/D    1
clk_cpu(F)->clk_cpu(R)	27.999   */11.705        */0.099         gpio3/read_data_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.991   11.711/*        0.107/*         timer1/read_data_reg[28]/D    1
clk_cpu(F)->clk_cpu(R)	27.998   */11.713        */0.100         system0/read_data_reg[16]/D    1
clk_cpu(F)->clk_cpu(R)	27.986   11.713/*        0.111/*         timer0/read_data_reg[13]/D    1
clk_cpu(F)->clk_cpu(R)	27.993   11.716/*        0.105/*         timer0/read_data_reg[19]/D    1
clk_cpu(F)->clk_cpu(R)	27.986   11.723/*        0.112/*         timer1/read_data_reg[25]/D    1
clk_cpu(F)->clk_cpu(R)	28.010   11.724/*        0.088/*         system0/read_data_reg[17]/D    1
clk_cpu(F)->clk_cpu(R)	27.989   11.725/*        0.109/*         timer1/read_data_reg[30]/D    1
clk_cpu(F)->clk_cpu(R)	28.016   */11.726        */0.082         gpio3/read_data_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.989   11.728/*        0.109/*         timer1/read_data_reg[24]/D    1
clk_cpu(F)->clk_cpu(R)	27.989   11.730/*        0.109/*         timer1/read_data_reg[29]/D    1
clk_cpu(F)->clk_cpu(R)	27.985   11.732/*        0.113/*         timer0/read_data_reg[12]/D    1
clk_cpu(F)->clk_cpu(R)	27.990   11.738/*        0.108/*         system0/read_data_reg[18]/D    1
clk_cpu(F)->clk_cpu(R)	28.020   */11.746        */0.078         system0/read_data_reg[19]/D    1
clk_cpu(F)->clk_cpu(R)	28.027   11.751/*        0.071/*         timer0/read_data_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	28.009   */11.751        */0.089         system0/read_data_reg[29]/D    1
clk_cpu(F)->clk_cpu(R)	28.003   */11.756        */0.095         gpio3/read_data_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	28.008   */11.761        */0.090         timer1/read_data_reg[13]/D    1
clk_cpu(F)->clk_cpu(R)	28.014   */11.762        */0.084         system0/read_data_reg[21]/D    1
clk_cpu(F)->clk_cpu(R)	28.012   */11.767        */0.086         system0/read_data_reg[30]/D    1
clk_cpu(F)->clk_cpu(R)	28.015   */11.767        */0.083         timer1/read_data_reg[15]/D    1
clk_cpu(F)->clk_cpu(R)	28.008   */11.768        */0.089         gpio3/read_data_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	28.003   */11.768        */0.095         gpio3/read_data_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	28.020   */11.770        */0.078         gpio3/read_data_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	28.020   */11.778        */0.078         timer1/read_data_reg[14]/D    1
clk_cpu(F)->clk_cpu(R)	28.009   */11.786        */0.088         timer1/read_data_reg[11]/D    1
clk_cpu(F)->clk_cpu(R)	28.019   */11.787        */0.079         system0/read_data_reg[28]/D    1
clk_cpu(F)->clk_cpu(R)	28.016   */11.790        */0.082         timer1/read_data_reg[10]/D    1
clk_cpu(F)->clk_cpu(R)	28.015   */11.792        */0.083         timer1/read_data_reg[9]/D    1
clk_cpu(F)->clk_cpu(R)	27.998   11.793/*        0.099/*         timer0/read_data_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	28.023   */11.794        */0.074         system0/read_data_reg[26]/D    1
clk_cpu(F)->clk_cpu(R)	28.021   */11.794        */0.077         system0/read_data_reg[31]/D    1
clk_cpu(F)->clk_cpu(R)	27.999   11.794/*        0.099/*         timer0/read_data_reg[10]/D    1
clk_cpu(F)->clk_cpu(R)	28.031   */11.796        */0.066         timer1/read_data_reg[12]/D    1
clk_cpu(F)->clk_cpu(R)	27.993   */11.799        */0.105         spi0/read_data_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.966   11.800/*        0.132/*         spi1/read_data_reg[16]/D    1
clk_cpu(F)->clk_cpu(R)	28.023   */11.801        */0.074         system0/read_data_reg[27]/D    1
clk_cpu(F)->clk_cpu(R)	28.019   */11.801        */0.079         timer1/read_data_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	28.000   */11.803        */0.098         spi0/read_data_reg[5]/D    1
@(R)->clk_sck1(F)	13.875   */11.804        */0.127         spi1/s_counter_reg[3]/R    1
clk_cpu(F)->clk_cpu(R)	27.984   */11.804        */0.114         spi0/read_data_reg[6]/D    1
@(R)->clk_sck1(F)	13.877   */11.806        */0.125         spi1/s_counter_reg[1]/R    1
clk_cpu(F)->clk_cpu(R)	27.997   */11.809        */0.101         gpio3/read_data_reg[0]/A    1
clk_cpu(F)->clk_cpu(R)	27.977   11.812/*        0.121/*         spi1/read_data_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.995   */11.814        */0.103         spi0/read_data_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	28.014   */11.819        */0.083         uart1/read_data_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.990   */11.819        */0.108         spi0/read_data_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	28.028   */11.819        */0.070         system0/read_data_reg[24]/D    1
@(R)->clk_sck1(F)	13.891   */11.819        */0.111         spi1/s_counter_reg[2]/R    1
@(R)->clk_sck1(F)	13.891   */11.820        */0.111         spi1/s_counter_reg[5]/R    1
@(R)->clk_sck1(F)	13.891   */11.820        */0.111         spi1/s_counter_reg[4]/R    1
clk_cpu(F)->clk_cpu(R)	28.031   */11.821        */0.067         system0/read_data_reg[25]/D    1
clk_cpu(F)->clk_cpu(R)	28.027   */11.823        */0.071         system0/read_data_reg[23]/D    1
clk_cpu(F)->clk_cpu(R)	27.978   11.837/*        0.120/*         spi1/read_data_reg[9]/D    1
clk_cpu(F)->clk_cpu(R)	27.973   11.841/*        0.125/*         spi1/read_data_reg[19]/D    1
clk_cpu(F)->clk_cpu(R)	27.986   11.846/*        0.112/*         spi1/read_data_reg[11]/D    1
clk_cpu(F)->clk_cpu(R)	27.987   11.848/*        0.111/*         spi1/read_data_reg[10]/D    1
clk_cpu(F)->clk_cpu(R)	28.024   11.849/*        0.074/*         system0/read_data_reg[22]/D    1
clk_cpu(F)->clk_cpu(R)	27.986   11.855/*        0.112/*         spi1/read_data_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.996   */11.856        */0.101         spi0/read_data_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.981   11.860/*        0.117/*         spi1/read_data_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.991   11.863/*        0.107/*         spi1/read_data_reg[15]/D    1
clk_cpu(F)->clk_cpu(R)	28.025   */11.869        */0.073         spi0/read_data_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.998   11.873/*        0.099/*         spi1/read_data_reg[12]/D    1
@(R)->clk_sck1(F)	13.945   */11.874        */0.056         spi1/s_counter_reg[0]/R    1
clk_cpu(F)->clk_cpu(R)	27.992   11.876/*        0.106/*         spi1/read_data_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	28.025   */11.880        */0.073         spi0/read_data_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	28.002   11.881/*        0.095/*         spi1/read_data_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.981   11.882/*        0.116/*         spi1/read_data_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.998   11.884/*        0.100/*         spi1/read_data_reg[14]/D    1
clk_cpu(F)->clk_cpu(R)	28.002   */11.885        */0.096         spi0/read_data_reg[23]/D    1
clk_cpu(F)->clk_cpu(R)	28.013   */11.886        */0.084         spi0/read_data_reg[18]/D    1
clk_cpu(F)->clk_cpu(R)	27.984   11.888/*        0.114/*         spi1/read_data_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	28.010   */11.888        */0.088         spi0/read_data_reg[10]/D    1
clk_cpu(F)->clk_cpu(R)	28.000   11.888/*        0.098/*         spi1/read_data_reg[13]/D    1
clk_cpu(F)->clk_cpu(R)	27.994   11.896/*        0.103/*         spi1/read_data_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	28.005   */11.896        */0.093         spi0/read_data_reg[22]/D    1
clk_cpu(F)->clk_cpu(R)	28.007   */11.909        */0.090         spi0/read_data_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	27.992   11.910/*        0.105/*         spi1/read_data_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	28.023   */11.914        */0.075         spi0/read_data_reg[12]/D    1
clk_cpu(F)->clk_cpu(R)	28.017   */11.914        */0.080         spi0/read_data_reg[14]/D    1
clk_cpu(F)->clk_cpu(R)	28.014   */11.919        */0.084         uart1/read_data_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	28.005   11.922/*        0.093/*         spi1/read_data_reg[18]/D    1
clk_cpu(F)->clk_cpu(R)	28.018   */11.924        */0.080         uart1/read_data_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	28.017   */11.925        */0.081         uart1/read_data_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	28.022   */11.929        */0.076         spi0/read_data_reg[9]/D    1
clk_cpu(F)->clk_cpu(R)	28.012   */11.930        */0.086         spi0/read_data_reg[16]/D    1
clk_cpu(F)->clk_cpu(R)	28.026   */11.933        */0.071         spi0/read_data_reg[13]/D    1
clk_cpu(F)->clk_cpu(R)	28.024   */11.943        */0.074         spi0/read_data_reg[11]/D    1
clk_cpu(F)->clk_cpu(R)	27.986   11.945/*        0.112/*         gpio1/read_data_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	28.019   */11.946        */0.079         uart1/read_data_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.977   11.953/*        0.121/*         gpio1/read_data_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	28.026   */11.953        */0.072         spi0/read_data_reg[20]/D    1
clk_cpu(F)->clk_cpu(R)	28.027   */11.960        */0.071         spi0/read_data_reg[21]/D    1
clk_cpu(F)->clk_cpu(R)	28.030   */11.962        */0.068         uart1/read_data_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.982   11.965/*        0.116/*         gpio1/read_data_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.980   11.970/*        0.118/*         gpio1/read_data_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	28.026   */11.976        */0.072         spi0/read_data_reg[19]/D    1
clk_cpu(F)->clk_cpu(R)	28.028   11.978/*        0.070/*         system0/crc_prev_reg[12]/D    1
clk_cpu(F)->clk_cpu(R)	28.023   11.978/*        0.075/*         afe0/read_data_reg[17]/D    1
clk_cpu(F)->clk_cpu(R)	27.994   11.980/*        0.104/*         gpio1/read_data_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	28.024   11.980/*        0.074/*         system0/crc_prev_reg[15]/D    1
clk_cpu(F)->clk_cpu(R)	28.027   11.983/*        0.071/*         system0/crc_prev_reg[14]/D    1
clk_cpu(F)->clk_cpu(R)	27.985   11.985/*        0.113/*         gpio0/read_data_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	28.025   11.987/*        0.073/*         afe0/read_data_reg[16]/D    1
clk_cpu(F)->clk_cpu(R)	28.030   */11.987        */0.068         spi0/read_data_reg[17]/D    1
@(R)->smclk(F)	13.345   11.990/*        0.375/*         uart1/rx_in_progress_reg/SE    1
clk_cpu(F)->clk_cpu(R)	28.029   11.991/*        0.069/*         system0/crc_prev_reg[13]/D    1
clk_cpu(F)->clk_cpu(R)	28.030   11.992/*        0.068/*         system0/crc_prev_reg[9]/D    1
clk_cpu(F)->clk_cpu(R)	28.026   11.992/*        0.072/*         system0/crc_prev_reg[11]/D    1
clk_cpu(F)->clk_cpu(R)	27.985   11.994/*        0.113/*         gpio1/read_data_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	28.027   11.994/*        0.071/*         afe0/read_data_reg[18]/D    1
clk_cpu(F)->clk_cpu(R)	28.000   11.996/*        0.098/*         gpio2/read_data_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	28.026   */11.997        */0.072         uart1/read_data_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	28.031   11.997/*        0.067/*         system0/crc_prev_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.999   11.998/*        0.099/*         gpio2/read_data_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.998   11.998/*        0.099/*         gpio1/read_data_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	28.029   11.999/*        0.069/*         system0/crc_prev_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	28.028   12.000/*        0.070/*         afe0/read_data_reg[19]/D    1
clk_cpu(F)->clk_cpu(R)	28.026   12.004/*        0.071/*         system0/crc_prev_reg[5]/D    1
@(R)->smclk(F)	13.569   12.006/*        0.151/*         spi1/m_rx_sreg_reg[31]/D    1
clk_cpu(F)->clk_cpu(R)	27.996   12.006/*        0.101/*         gpio2/read_data_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.989   12.009/*        0.109/*         uart0/read_data_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.997   12.010/*        0.101/*         gpio2/read_data_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	28.030   12.012/*        0.068/*         system0/crc_prev_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	28.029   12.012/*        0.068/*         system0/crc_prev_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	28.031   12.013/*        0.067/*         system0/crc_prev_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	28.032   12.014/*        0.066/*         system0/crc_prev_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	28.029   12.017/*        0.069/*         system0/crc_prev_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	28.030   12.022/*        0.067/*         system0/crc_prev_reg[10]/D    1
clk_cpu(F)->clk_cpu(R)	28.004   12.042/*        0.094/*         gpio2/read_data_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	28.022   12.043/*        0.076/*         system0/crc_prev_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.778   12.049/*        0.320/*         ram1/D[31]    1
clk_cpu(F)->clk_cpu(R)	27.984   12.053/*        0.114/*         gpio0/read_data_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	28.006   12.055/*        0.092/*         gpio2/read_data_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	28.007   12.058/*        0.090/*         gpio2/read_data_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.994   12.058/*        0.104/*         gpio0/read_data_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	28.017   */12.060        */0.081         uart1/read_data_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	28.003   12.061/*        0.095/*         gpio1/read_data_reg[0]/A    1
clk_cpu(F)->clk_cpu(R)	28.000   12.062/*        0.097/*         uart0/read_data_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.988   12.067/*        0.110/*         gpio0/read_data_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	28.000   12.079/*        0.098/*         gpio0/read_data_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	28.019   */12.091        */0.079         spi0/read_data_reg[15]/D    1
clk_cpu(F)->clk_cpu(R)	27.997   12.092/*        0.101/*         gpio0/read_data_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.977   */12.097        */0.120         uart1/read_data_reg[9]/A    1
clk_cpu(F)->clk_cpu(R)	27.977   */12.097        */0.120         uart1/read_data_reg[11]/A    1
clk_cpu(F)->clk_cpu(R)	27.977   */12.097        */0.120         uart1/read_data_reg[8]/A    1
clk_cpu(F)->clk_cpu(R)	27.977   */12.097        */0.120         uart1/read_data_reg[10]/A    1
clk_cpu(F)->clk_cpu(R)	28.006   12.100/*        0.092/*         gpio0/read_data_reg[0]/A    1
clk_cpu(F)->clk_cpu(R)	27.896   12.116/*        0.202/*         system0/first_crc_flag_reg/D    1
clk_cpu(F)->clk_cpu(R)	28.033   */12.117        */0.065         uart0/read_data_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	28.009   12.117/*        0.089/*         gpio2/read_data_reg[0]/A    1
clk_cpu(F)->clk_cpu(R)	27.786   12.119/*        0.311/*         ram0/D[7]    1
clk_cpu(F)->clk_cpu(R)	28.032   */12.139        */0.066         uart0/read_data_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	28.020   */12.139        */0.078         uart0/read_data_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	28.010   12.140/*        0.088/*         gpio0/read_data_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.963   12.145/*        0.135/*         spi0/read_data_reg[26]/D    1
clk_cpu(F)->clk_cpu(R)	27.991   */12.147        */0.107         spi1/read_data_reg[17]/D    1
clk_cpu(F)->clk_cpu(R)	27.991   */12.151        */0.107         spi1/read_data_reg[21]/D    1
clk_cpu(F)->clk_cpu(R)	28.035   */12.153        */0.063         uart0/read_data_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.965   12.156/*        0.133/*         spi0/read_data_reg[29]/D    1
clk_cpu(F)->clk_cpu(R)	27.965   12.157/*        0.133/*         spi0/read_data_reg[27]/D    1
clk_cpu(F)->clk_cpu(R)	27.966   12.160/*        0.132/*         spi0/read_data_reg[31]/D    1
clk_cpu(F)->clk_cpu(R)	27.966   12.163/*        0.131/*         spi0/read_data_reg[25]/D    1
smclk(R)->smclk(F)	13.508   12.165/*        0.212/*         spi0/m_tx_sreg_reg[19]/D    1
clk_cpu(F)->clk_cpu(R)	28.032   */12.165        */0.066         saradc0/read_data_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.995   */12.166        */0.103         spi1/read_data_reg[26]/D    1
clk_cpu(F)->clk_cpu(R)	28.029   */12.169        */0.069         uart0/read_data_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.996   */12.169        */0.102         spi1/read_data_reg[20]/D    1
clk_cpu(F)->clk_cpu(R)	28.035   */12.170        */0.063         saradc0/read_data_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.996   */12.171        */0.102         spi1/read_data_reg[24]/D    1
clk_cpu(F)->clk_cpu(R)	27.968   12.171/*        0.130/*         spi0/read_data_reg[30]/D    1
clk_cpu(F)->clk_cpu(R)	27.997   */12.173        */0.101         spi1/read_data_reg[31]/D    1
smclk(R)->smclk(F)	13.511   12.175/*        0.210/*         spi0/m_tx_sreg_reg[18]/D    1
clk_cpu(F)->clk_cpu(R)	27.998   */12.177        */0.100         spi1/read_data_reg[29]/D    1
clk_cpu(F)->clk_cpu(R)	27.942   12.179/*        0.155/*         afe0/read_data_reg[23]/A    1
clk_cpu(F)->clk_cpu(R)	27.942   12.179/*        0.155/*         afe0/read_data_reg[22]/A    1
clk_cpu(F)->clk_cpu(R)	27.942   12.179/*        0.155/*         afe0/read_data_reg[21]/A    1
clk_cpu(F)->clk_cpu(R)	27.942   12.179/*        0.155/*         afe0/read_data_reg[20]/A    1
clk_cpu(F)->clk_cpu(R)	27.998   */12.180        */0.100         spi1/read_data_reg[30]/D    1
clk_cpu(F)->clk_cpu(R)	27.999   */12.182        */0.099         spi1/read_data_reg[28]/D    1
smclk(R)->smclk(F)	13.512   12.182/*        0.208/*         spi0/m_tx_sreg_reg[16]/D    1
clk_cpu(F)->clk_cpu(R)	28.001   */12.191        */0.097         spi1/read_data_reg[25]/D    1
clk_cpu(F)->clk_cpu(R)	28.001   */12.193        */0.096         spi1/read_data_reg[27]/D    1
clk_cpu(F)->clk_cpu(R)	27.973   12.194/*        0.125/*         spi0/read_data_reg[24]/D    1
clk_cpu(F)->clk_cpu(R)	28.032   */12.194        */0.066         saradc0/read_data_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	28.032   */12.194        */0.065         uart0/read_data_reg[4]/D    1
smclk(R)->smclk(F)	13.515   12.195/*        0.205/*         spi0/m_tx_sreg_reg[22]/D    1
smclk(R)->smclk(F)	13.517   12.206/*        0.203/*         spi0/m_tx_sreg_reg[17]/D    1
smclk(R)->smclk(F)	13.518   12.207/*        0.203/*         spi0/m_tx_sreg_reg[23]/D    1
clk_cpu(F)->clk_cpu(R)	28.006   */12.214        */0.091         spi1/read_data_reg[23]/D    1
clk_cpu(F)->clk_cpu(R)	27.790   12.214/*        0.308/*         ram1/D[26]    1
smclk(R)->smclk(F)	13.520   12.215/*        0.201/*         spi0/m_tx_sreg_reg[20]/D    1
clk_cpu(F)->clk_cpu(R)	27.791   12.221/*        0.307/*         ram1/D[27]    1
clk_cpu(F)->clk_cpu(R)	27.785   12.230/*        0.313/*         ram1/D[30]    1
clk_cpu(F)->clk_cpu(R)	28.010   */12.230        */0.088         spi1/read_data_reg[22]/D    1
smclk(R)->smclk(F)	13.479   12.233/*        0.241/*         spi0/m_tx_sreg_reg[9]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   12.244/*        0.147/*         afe0/BIAS_TIA_G_POT_int_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   12.247/*        0.143/*         afe0/BIAS_DSADC_VCM_int_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   12.247/*        0.143/*         afe0/BIAS_REV_POT_int_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	28.005   12.249/*        0.093/*         saradc0/read_data_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.793   12.250/*        0.305/*         ram0/D[2]    1
smclk(R)->smclk(F)	13.528   12.252/*        0.193/*         spi0/m_tx_sreg_reg[21]/D    1
clk_cpu(F)->clk_cpu(R)	27.991   12.256/*        0.107/*         spi0/read_data_reg[28]/D    1
clk_cpu(F)->clk_cpu(R)	28.006   12.257/*        0.092/*         saradc0/read_data_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.788   12.270/*        0.309/*         ram0/D[6]    1
smclk(R)->smclk(F)	13.437   12.280/*        0.284/*         spi0/m_tx_sreg_reg[3]/D    1
smclk(R)->smclk(F)	13.490   12.287/*        0.230/*         spi0/m_tx_sreg_reg[11]/D    1
clk_cpu(F)->clk_cpu(R)	28.015   12.295/*        0.083/*         saradc0/read_data_reg[4]/D    1
smclk(R)->smclk(F)	13.491   12.295/*        0.229/*         spi0/m_tx_sreg_reg[12]/D    1
clk_cpu(F)->clk_cpu(R)	27.986   */12.297        */0.112         uart0/read_data_reg[11]/A    1
clk_cpu(F)->clk_cpu(R)	27.986   */12.297        */0.112         uart0/read_data_reg[9]/A    1
clk_cpu(F)->clk_cpu(R)	27.986   */12.297        */0.112         uart0/read_data_reg[8]/A    1
clk_cpu(F)->clk_cpu(R)	27.986   */12.297        */0.112         uart0/read_data_reg[10]/A    1
clk_cpu(F)->clk_cpu(R)	27.955   12.297/*        0.143/*         npu0/NPUIVSAR_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   12.297/*        0.143/*         npu0/NPUCR_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   12.298/*        0.143/*         npu0/NPUOVSAR_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   12.298/*        0.143/*         npu0/NPUWVSAR_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	28.016   12.302/*        0.082/*         saradc0/read_data_reg[8]/D    1
smclk(R)->smclk(F)	13.495   12.308/*        0.225/*         spi0/m_tx_sreg_reg[8]/D    1
smclk(R)->smclk(F)	13.496   12.308/*        0.224/*         spi0/m_tx_sreg_reg[14]/D    1
@(R)->smclk(F)	13.362   12.308/*        0.358/*         uart0/rx_in_progress_reg/SE    1
clk_cpu(F)->clk_cpu(R)	27.965   12.315/*        0.133/*         gpio0/PxOUT_reg[6]/D    1
smclk(R)->smclk(F)	13.497   12.317/*        0.224/*         spi0/m_tx_sreg_reg[13]/D    1
smclk(R)->smclk(F)	13.457   12.320/*        0.264/*         spi0/m_tx_sreg_reg[0]/D    1
smclk(R)->smclk(F)	13.501   12.329/*        0.219/*         spi0/m_tx_sreg_reg[10]/D    1
smclk(R)->smclk(F)	13.505   12.340/*        0.215/*         spi0/m_tx_sreg_reg[15]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   12.350/*        0.144/*         afe0/BIAS_REV_POT_int_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.994   12.351/*        0.104/*         saradc0/read_data_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   12.353/*        0.144/*         afe0/BIAS_RFB_DSADC_int_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   12.353/*        0.140/*         afe0/BIAS_TIA_G_POT_int_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   12.353/*        0.140/*         afe0/BIAS_DSADC_VCM_int_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   12.353/*        0.140/*         afe0/BIAS_LC_POT_int_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   12.353/*        0.140/*         afe0/BIAS_TC_DSADC_int_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   12.354/*        0.140/*         afe0/BIAS_TC_POT_int_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   12.355/*        0.140/*         afe0/BIAS_LC_DSADC_int_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   12.356/*        0.140/*         afe0/BIAS_RIN_DSADC_int_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.790   12.364/*        0.308/*         ram1/D[28]    1
clk_cpu(F)->clk_cpu(R)	27.794   12.366/*        0.304/*         ram1/D[29]    1
clk_cpu(F)->clk_cpu(R)	28.008   12.379/*        0.090/*         saradc0/read_data_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   12.393/*        0.144/*         afe0/BIAS_TIA_G_POT_int_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   12.393/*        0.144/*         afe0/BIAS_REV_POT_int_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.958   12.397/*        0.140/*         afe0/BIAS_DSADC_VCM_int_reg[6]/D    1
@(R)->smclk(F)	13.614   12.401/*        0.106/*         spi0/m_rx_sreg_reg[31]/D    1
clk_cpu(F)->clk_cpu(R)	27.958   12.416/*        0.139/*         npu0/NPUWVSAR_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.958   12.416/*        0.139/*         npu0/NPUOVSAR_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.959   12.420/*        0.139/*         npu0/NPUIVSAR_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.959   12.421/*        0.139/*         npu0/NPUCR_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.959   12.425/*        0.139/*         afe0/AFE_TPR_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.959   12.425/*        0.139/*         afe0/AFE_CR_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.959   12.426/*        0.139/*         saradc0/SARADC_CR_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.966   12.434/*        0.132/*         gpio0/PxOUT_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.792   12.436/*        0.306/*         ram0/D[4]    1
clk_cpu(F)->clk_cpu(R)	27.958   12.449/*        0.139/*         npu0/NPUWVSAR_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.959   12.452/*        0.139/*         npu0/NPUOVSAR_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.959   12.454/*        0.139/*         npu0/NPUIVSAR_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.959   12.456/*        0.139/*         npu0/NPUCR_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.959   12.461/*        0.139/*         afe0/AFE_CR_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.959   12.461/*        0.139/*         afe0/AFE_TPR_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.921   12.463/*        0.177/*         gpio3/RC_CG_HIER_INST119/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.959   12.464/*        0.139/*         saradc0/SARADC_CR_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.944   */12.467        */0.154         gpio3/PxOUT_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.959   12.468/*        0.139/*         saradc0/SARADC_TPR_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.949   12.470/*        0.149/*         gpio0/PxIE_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.801   12.475/*        0.297/*         ram1/D[24]    1
clk_cpu(F)->clk_cpu(R)	27.892   12.478/*        0.206/*         timer1/RC_CG_HIER_INST263/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.960   12.478/*        0.138/*         gpio0/clr_if_reg[6]/D    1
@(R)->smclk(F)	13.563   12.482/*        0.157/*         uart1/rx_in_prev_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.948   */12.483        */0.150         gpio3/PxOUT_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.948   */12.484        */0.150         gpio3/PxOUT_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.960   12.485/*        0.138/*         gpio0/PxREN_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.888   12.489/*        0.209/*         timer0/RC_CG_HIER_INST243/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.960   12.490/*        0.137/*         gpio0/PxIES_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.958   12.495/*        0.140/*         gpio0/PxSEL_reg[6]/D    1
smclk(R)->smclk(F)	13.446   12.495/*        0.275/*         spi0/m_tx_sreg_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.961   12.498/*        0.137/*         gpio0/PxDIR_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.952   */12.498        */0.146         gpio3/PxOUT_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.952   */12.499        */0.146         gpio3/PxOUT_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.952   */12.499        */0.146         gpio3/PxOUT_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   */12.505        */0.145         gpio3/PxOUT_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   */12.505        */0.145         gpio3/PxOUT_reg[0]/D    1
@(R)->clk_sck0(F)	13.965   */12.507        */0.082         spi0/s_spi_tcif_reg/D    1
clk_cpu(F)->clk_cpu(R)	28.012   */12.508        */0.086         uart1/clr_SR_RX_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.953   */12.519        */0.144         gpio0/PxOUT_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.969   12.519/*        0.129/*         gpio0/PxOUT_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   */12.520        */0.144         gpio0/PxOUT_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.782   12.521/*        0.316/*         ram0/D[3]    1
clk_cpu(F)->clk_cpu(R)	27.954   */12.523        */0.143         gpio0/PxOUT_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.961   */12.527        */0.137         gpio0/PxOUT_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.956   */12.530        */0.142         gpio0/PxOUT_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   12.533/*        0.143/*         afe0/BIAS_REV_POT_int_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   12.533/*        0.143/*         afe0/BIAS_TIA_G_POT_int_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   12.534/*        0.143/*         afe0/BIAS_TC_POT_int_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   12.535/*        0.143/*         afe0/BIAS_TC_DSADC_int_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.958   12.537/*        0.140/*         afe0/BIAS_DSADC_VCM_int_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.958   12.537/*        0.140/*         afe0/BIAS_LC_POT_int_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.958   12.538/*        0.140/*         afe0/BIAS_LC_DSADC_int_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.958   12.539/*        0.140/*         afe0/BIAS_RFB_DSADC_int_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.958   12.539/*        0.140/*         afe0/BIAS_RIN_DSADC_int_reg[4]/D    1
smclk(R)->smclk(F)	13.452   12.540/*        0.269/*         spi0/cg_clk_baud/CG1/E    1
clk_cpu(F)->clk_cpu(R)	27.953   */12.541        */0.144         gpio2/PxOUT_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   */12.543        */0.144         gpio2/PxOUT_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   */12.543        */0.144         gpio2/PxOUT_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.956   */12.551        */0.142         gpio2/PxOUT_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.956   */12.552        */0.142         gpio2/PxOUT_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.956   */12.552        */0.142         gpio2/PxOUT_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   */12.553        */0.141         gpio2/PxOUT_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   */12.555        */0.141         gpio2/PxOUT_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.972   12.556/*        0.126/*         saradc0/read_data_reg[9]/A    1
clk_cpu(F)->clk_cpu(R)	27.955   12.563/*        0.143/*         uart0/clr_SR_RX_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.775   12.573/*        0.322/*         ram0/D[1]    1
clk_cpu(F)->clk_cpu(R)	27.794   12.575/*        0.304/*         ram0/D[10]    1
clk_cpu(F)->clk_cpu(R)	27.967   12.577/*        0.131/*         gpio1/PxOUT_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.947   */12.578        */0.151         gpio1/PxOUT_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.786   12.578/*        0.311/*         ram0/D[5]    1
smclk(R)->smclk(F)	13.519   12.580/*        0.202/*         spi0/m_tx_sreg_reg[1]/D    1
smclk(R)->smclk(F)	13.523   12.593/*        0.197/*         spi0/m_tx_sreg_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.959   12.595/*        0.139/*         afe0/AFE_CR_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.959   12.595/*        0.139/*         afe0/AFE_TPR_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.959   12.596/*        0.139/*         npu0/NPUCR_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.959   12.597/*        0.139/*         npu0/NPUIVSAR_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.952   */12.597        */0.146         gpio1/PxOUT_reg[3]/D    1
smclk(R)->smclk(F)	13.470   12.598/*        0.250/*         spi0/m_tx_sreg_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.952   */12.600        */0.145         gpio1/PxOUT_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.959   12.600/*        0.139/*         npu0/NPUOVSAR_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.907   */12.601        */0.191         gpio0/RC_CG_HIER_INST95/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.953   */12.602        */0.145         gpio1/PxOUT_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.959   12.604/*        0.139/*         npu0/NPUWVSAR_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   */12.607        */0.144         gpio1/PxOUT_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   */12.608        */0.143         gpio1/PxOUT_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.949   12.608/*        0.149/*         gpio0/PxSEL_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   */12.609        */0.143         gpio1/PxOUT_reg[0]/D    1
smclk(R)->smclk(F)	13.528   12.610/*        0.192/*         spi0/m_tx_sreg_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.949   12.613/*        0.149/*         gpio0/PxIE_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.949   12.618/*        0.149/*         afe0/BIAS_REV_POT_int_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.949   12.618/*        0.149/*         afe0/BIAS_TIA_G_POT_int_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.949   12.618/*        0.149/*         afe0/BIAS_LC_POT_int_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.949   12.619/*        0.149/*         afe0/BIAS_LC_DSADC_int_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.960   12.620/*        0.138/*         gpio0/PxDIR_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.949   12.621/*        0.149/*         afe0/BIAS_RFB_DSADC_int_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   12.622/*        0.145/*         afe0/BIAS_DSADC_VCM_int_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   12.622/*        0.145/*         afe0/BIAS_TC_POT_int_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   12.622/*        0.145/*         afe0/BIAS_TC_DSADC_int_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.960   12.623/*        0.138/*         saradc0/SARADC_CR_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.960   12.623/*        0.138/*         saradc0/SARADC_TPR_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.960   12.624/*        0.138/*         gpio0/clr_if_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   12.624/*        0.145/*         afe0/BIAS_RIN_DSADC_int_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.960   12.624/*        0.138/*         gpio0/PxREN_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.960   12.625/*        0.138/*         gpio0/PxIES_reg[4]/D    1
@(R)->clk_sck1(F)	13.839   12.630/*        0.163/*         spi1/s_rx_sreg_reg[31]/D    1
clk_cpu(F)->clk_cpu(R)	27.824   12.643/*        0.274/*         ram1/D[25]    1
clk_cpu(F)->clk_cpu(R)	27.961   12.649/*        0.137/*         spi0/SPIxCR_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.961   12.649/*        0.137/*         spi0/SPIxTX_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.944   12.684/*        0.154/*         afe0/BIAS_RIN_DSADC_int_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.944   12.684/*        0.154/*         afe0/BIAS_RFB_DSADC_int_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.949   12.686/*        0.149/*         afe0/BIAS_REV_POT_int_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.949   12.686/*        0.149/*         afe0/BIAS_DSADC_VCM_int_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.949   12.686/*        0.149/*         afe0/BIAS_TIA_G_POT_int_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.949   12.686/*        0.149/*         afe0/BIAS_LC_POT_int_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.949   12.686/*        0.149/*         afe0/BIAS_TC_POT_int_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.949   12.687/*        0.149/*         afe0/BIAS_TC_DSADC_int_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.949   12.687/*        0.149/*         afe0/BIAS_LC_DSADC_int_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   12.693/*        0.144/*         npu0/NPUWVSAR_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   12.695/*        0.145/*         afe0/BIAS_TIA_G_POT_int_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   12.695/*        0.145/*         afe0/BIAS_LC_POT_int_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   12.695/*        0.145/*         afe0/BIAS_TC_DSADC_int_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   12.696/*        0.145/*         afe0/BIAS_LC_DSADC_int_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   12.697/*        0.145/*         afe0/BIAS_RIN_DSADC_int_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   12.698/*        0.145/*         afe0/BIAS_RFB_DSADC_int_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.956   12.698/*        0.142/*         afe0/BIAS_REV_POT_int_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.956   12.698/*        0.142/*         afe0/BIAS_DSADC_VCM_int_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.956   12.699/*        0.142/*         afe0/BIAS_TC_POT_int_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   12.701/*        0.144/*         gpio0/PxDIR_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.943   12.702/*        0.155/*         gpio0/PxIE_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   12.707/*        0.147/*         gpio0/PxSEL_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.864   12.707/*        0.234/*         i2c0/RC_CG_HIER_INST125/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.955   12.709/*        0.143/*         npu0/NPUOVSAR_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   12.709/*        0.143/*         afe0/AFE_TPR_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   12.709/*        0.143/*         afe0/AFE_CR_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   12.709/*        0.143/*         npu0/NPUIVSAR_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   12.709/*        0.143/*         npu0/NPUCR_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   12.710/*        0.143/*         saradc0/SARADC_CR_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   12.712/*        0.143/*         saradc0/SARADC_TPR_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.915   */12.713        */0.183         gpio2/RC_CG_HIER_INST111/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.955   12.713/*        0.143/*         gpio0/clr_if_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.926   12.714/*        0.171/*         gpio0/PxIE_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   12.714/*        0.143/*         gpio0/PxREN_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   12.715/*        0.143/*         gpio0/PxIES_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.934   12.722/*        0.163/*         gpio0/PxREN_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.725/*        0.158/*         afe0/AFE_TPR_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.725/*        0.158/*         afe0/AFE_CR_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.726/*        0.158/*         saradc0/SARADC_CR_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.727/*        0.158/*         saradc0/SARADC_TPR_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.727/*        0.158/*         gpio0/clr_if_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.728/*        0.158/*         gpio0/PxIES_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   12.729/*        0.143/*         afe0/BIAS_REV_POT_int_reg[10]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   12.730/*        0.143/*         afe0/BIAS_TIA_G_POT_int_reg[10]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.730/*        0.158/*         gpio0/PxSEL_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.731/*        0.158/*         gpio0/PxDIR_reg[7]/D    1
@(R)->clk_sck0(F)	13.954   */12.732        */0.093         spi0/s_counter_reg[1]/R    1
clk_cpu(F)->clk_cpu(R)	27.958   12.732/*        0.140/*         afe0/BIAS_DSADC_VCM_int_reg[10]/D    1
clk_cpu(F)->clk_cpu(R)	27.926   12.739/*        0.171/*         i2c1/I2CxSTX_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.791   12.739/*        0.307/*         ram0/D[0]    1
clk_cpu(F)->clk_cpu(R)	27.940   12.741/*        0.158/*         spi0/SPIxCR_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.741/*        0.158/*         spi0/SPIxTX_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.741/*        0.158/*         spi0/SPIxFOS_reg[7]/D    1
@(R)->clk_sck0(F)	13.964   */12.742        */0.083         spi0/s_counter_reg[5]/R    1
@(R)->clk_sck0(F)	13.964   */12.742        */0.083         spi0/s_counter_reg[3]/R    1
@(R)->clk_sck0(F)	13.964   */12.742        */0.083         spi0/s_counter_reg[2]/R    1
@(R)->clk_sck0(F)	13.964   */12.742        */0.083         spi0/s_counter_reg[4]/R    1
clk_cpu(F)->clk_cpu(R)	27.956   12.743/*        0.141/*         spi0/SPIxCR_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   12.744/*        0.148/*         afe0/AFE_TPR_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   12.744/*        0.148/*         afe0/AFE_CR_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   12.744/*        0.148/*         saradc0/SARADC_CR_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.956   12.744/*        0.141/*         spi0/SPIxFOS_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   12.744/*        0.148/*         npu0/NPUCR_reg[1]/D    1
@(R)->smclk(F)	13.511   12.745/*        0.209/*         uart0/rx_in_prev_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.950   12.745/*        0.148/*         npu0/NPUIVSAR_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   12.746/*        0.148/*         npu0/NPUOVSAR_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   12.746/*        0.148/*         npu0/NPUWVSAR_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.748/*        0.158/*         spi1/SPIxTX_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.748/*        0.158/*         spi1/SPIxCR_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.927   12.748/*        0.171/*         gpio1/PxIE_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.958   12.748/*        0.140/*         npu0/NPUWVSAR_reg[10]/D    1
clk_cpu(F)->clk_cpu(R)	27.958   12.750/*        0.140/*         npu0/NPUOVSAR_reg[10]/D    1
clk_cpu(F)->clk_cpu(R)	27.958   12.751/*        0.140/*         npu0/NPUIVSAR_reg[10]/D    1
clk_cpu(F)->clk_cpu(R)	27.958   12.752/*        0.140/*         npu0/NPUCR_reg[10]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   12.753/*        0.141/*         spi0/SPIxTX_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.945   12.753/*        0.152/*         gpio0/PxSEL_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   12.755/*        0.141/*         npu0/NPUOVSAR_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.946   12.755/*        0.152/*         gpio0/PxSEL_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.941   12.756/*        0.157/*         gpio3/PxIE_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.756/*        0.158/*         i2c1/I2CxMTX_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.756/*        0.158/*         i2c1/I2CxCR_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   12.758/*        0.141/*         npu0/NPUWVSAR_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   12.758/*        0.148/*         gpio0/PxDIR_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   12.760/*        0.148/*         saradc0/SARADC_TPR_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   12.760/*        0.148/*         gpio0/clr_if_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.761/*        0.157/*         gpio1/PxDIR_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   12.761/*        0.148/*         gpio0/PxREN_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   12.761/*        0.148/*         gpio0/PxIE_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.761/*        0.157/*         gpio1/PxREN_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.761/*        0.157/*         gpio1/PxSEL_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   12.761/*        0.148/*         gpio0/PxIES_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.762/*        0.157/*         gpio1/PxIES_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.763/*        0.157/*         gpio1/clr_if_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   12.764/*        0.145/*         afe0/BIAS_DBN_int_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   12.764/*        0.145/*         afe0/BIAS_DBNC_int_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   12.765/*        0.145/*         afe0/BIAS_DBP_int_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   12.765/*        0.145/*         afe0/BIAS_DBPC_int_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   12.765/*        0.145/*         uart0/UART_BR_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   12.765/*        0.145/*         uart0/UART_TX_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   12.765/*        0.145/*         uart1/UART_BR_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   12.766/*        0.145/*         uart1/UART_TX_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   12.766/*        0.140/*         gpio0/PxDIR_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   12.767/*        0.145/*         gpio3/PxREN_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   12.767/*        0.145/*         gpio3/PxDIR_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   12.767/*        0.145/*         gpio3/PxSEL_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   12.767/*        0.145/*         gpio3/PxIES_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   12.769/*        0.145/*         gpio3/clr_if_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.946   12.770/*        0.151/*         gpio0/PxIE_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   12.771/*        0.140/*         gpio0/PxREN_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   12.772/*        0.145/*         timer1/compare2_reg_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.958   12.773/*        0.140/*         afe0/AFE_TPR_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.958   12.773/*        0.140/*         npu0/NPUIVSAR_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.958   12.774/*        0.140/*         afe0/AFE_CR_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.958   12.774/*        0.140/*         npu0/NPUCR_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.958   12.774/*        0.140/*         saradc0/SARADC_CR_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   12.775/*        0.145/*         timer1/compare1_reg_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.958   12.775/*        0.140/*         saradc0/SARADC_TPR_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   12.776/*        0.145/*         timer1/compare0_reg_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.958   12.777/*        0.140/*         gpio0/clr_if_reg[5]/D    1
clk_cpu(R)->clk_cpu(F)	13.837   */12.778        */0.015         spi0/FlashActive_reg/R    1
clk_cpu(F)->clk_cpu(R)	27.940   12.778/*        0.157/*         i2c0/I2CxSTX_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.958   12.779/*        0.140/*         gpio0/PxIES_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.941   12.782/*        0.157/*         i2c0/I2CxMTX_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.941   12.786/*        0.157/*         i2c0/I2CxCR_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   12.790/*        0.147/*         spi0/SPIxCR_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   12.791/*        0.147/*         spi0/SPIxTX_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.918   */12.792        */0.180         gpio1/RC_CG_HIER_INST103/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.795   12.795/*        0.303/*         ram0/D[12]    1
clk_cpu(F)->clk_cpu(R)	27.713   12.796/*        0.385/*         system0/DCO1_BIAS_reg[2]/SI    1
@(R)->clk_sck0(F)	14.024   */12.797        */0.023         spi0/s_rx_sreg_reg[19]/R    1
@(R)->clk_sck0(F)	14.024   */12.797        */0.023         spi0/s_rx_sreg_reg[12]/R    1
@(R)->clk_sck0(F)	14.024   */12.797        */0.023         spi0/s_rx_sreg_reg[11]/R    1
@(R)->clk_sck0(F)	14.024   */12.797        */0.023         spi0/s_rx_sreg_reg[20]/R    1
@(R)->clk_sck0(F)	14.024   */12.797        */0.023         spi0/s_rx_sreg_reg[2]/R    1
@(R)->clk_sck0(F)	14.024   */12.797        */0.023         spi0/s_rx_sreg_reg[4]/R    1
@(R)->clk_sck0(F)	14.024   */12.797        */0.023         spi0/s_rx_sreg_reg[3]/R    1
@(R)->clk_sck0(F)	14.024   */12.797        */0.023         spi0/s_rx_sreg_reg[10]/R    1
@(R)->clk_sck0(F)	14.024   */12.797        */0.023         spi0/s_rx_sreg_reg[28]/R    1
@(R)->clk_sck0(F)	14.024   */12.797        */0.023         spi0/s_rx_sreg_reg[27]/R    1
@(R)->clk_sck0(F)	14.024   */12.797        */0.023         spi0/s_rx_sreg_reg[18]/R    1
@(R)->clk_sck0(F)	14.024   */12.798        */0.023         spi0/s_rx_sreg_reg[26]/R    1
@(R)->clk_sck0(F)	14.024   */12.798        */0.023         spi0/s_rx_sreg_reg[9]/R    1
@(R)->clk_sck0(F)	14.024   */12.798        */0.023         spi0/s_rx_sreg_reg[5]/R    1
@(R)->clk_sck0(F)	14.024   */12.798        */0.023         spi0/s_rx_sreg_reg[21]/R    1
@(R)->clk_sck0(F)	14.024   */12.798        */0.023         spi0/s_rx_sreg_reg[25]/R    1
@(R)->clk_sck0(F)	14.024   */12.798        */0.023         spi0/s_rx_sreg_reg[17]/R    1
@(R)->clk_sck0(F)	14.024   */12.798        */0.023         spi0/s_rx_sreg_reg[13]/R    1
@(R)->clk_sck0(F)	14.024   */12.798        */0.023         spi0/s_rx_sreg_reg[29]/R    1
@(R)->clk_sck0(F)	14.024   */12.798        */0.023         spi0/s_rx_sreg_reg[1]/R    1
@(R)->clk_sck0(F)	14.024   */12.798        */0.023         spi0/s_rx_sreg_reg[14]/R    1
@(R)->clk_sck0(F)	14.024   */12.799        */0.023         spi0/s_rx_sreg_reg[8]/R    1
@(R)->clk_sck0(F)	14.024   */12.799        */0.023         spi0/s_rx_sreg_reg[22]/R    1
@(R)->clk_sck0(F)	14.024   */12.799        */0.023         spi0/s_rx_sreg_reg[31]/R    1
@(R)->clk_sck0(F)	14.024   */12.799        */0.023         spi0/s_rx_sreg_reg[24]/R    1
@(R)->clk_sck0(F)	14.024   */12.799        */0.023         spi0/s_rx_sreg_reg[16]/R    1
@(R)->clk_sck0(F)	14.024   */12.799        */0.023         spi0/s_rx_sreg_reg[30]/R    1
@(R)->clk_sck0(F)	14.024   */12.800        */0.023         spi0/s_rx_sreg_reg[0]/R    1
@(R)->clk_sck0(F)	14.024   */12.801        */0.023         spi0/s_rx_sreg_reg[6]/R    1
@(R)->clk_sck0(F)	14.024   */12.801        */0.023         spi0/s_rx_sreg_reg[23]/R    1
@(R)->clk_sck0(F)	14.024   */12.801        */0.023         spi0/s_rx_sreg_reg[7]/R    1
@(R)->clk_sck0(F)	14.024   */12.801        */0.023         spi0/s_rx_sreg_reg[15]/R    1
@(R)->clk_sck0(F)	14.024   */12.802        */0.023         spi0/s_counter_reg[0]/R    1
clk_cpu(F)->clk_cpu(R)	27.959   12.803/*        0.139/*         spi0/SPIxCR_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.959   12.810/*        0.138/*         spi0/SPIxTX_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.960   12.816/*        0.138/*         spi0/SPIxFOS_reg[5]/D    1
clk_sck1(F)->clk_sck1(R)	28.270   12.817/*        -0.009/*        spi1/s_tx_sreg_reg[0]/SN    1
clk_cpu(F)->clk_cpu(R)	27.797   12.825/*        0.301/*         ram0/D[13]    1
clk_cpu(F)->clk_cpu(R)	27.742   12.827/*        0.355/*         saradc0/SARADC_CR_reg[8]/SI    1
smclk(R)->smclk(F)	13.531   12.829/*        0.189/*         spi0/m_tx_sreg_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   12.832/*        0.145/*         afe0/BIAS_RIN_DSADC_int_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   12.833/*        0.145/*         afe0/BIAS_RFB_DSADC_int_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.956   12.833/*        0.141/*         afe0/BIAS_TIA_G_POT_int_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.956   12.833/*        0.141/*         afe0/BIAS_DSADC_VCM_int_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.956   12.833/*        0.141/*         afe0/BIAS_REV_POT_int_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.956   12.833/*        0.141/*         afe0/BIAS_LC_POT_int_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.956   12.834/*        0.141/*         afe0/BIAS_TC_DSADC_int_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.956   12.834/*        0.141/*         afe0/BIAS_TC_POT_int_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.956   12.834/*        0.141/*         afe0/BIAS_LC_DSADC_int_reg[0]/D    1
clk_sck0(F)->clk_sck0(R)	28.200   */12.847        */0.092         spi0/s_tx_sreg_reg[0]/R    1
clk_cpu(F)->clk_cpu(R)	27.777   12.853/*        0.321/*         ram0/D[8]    1
clk_cpu(F)->clk_cpu(R)	27.774   12.860/*        0.324/*         ram0/D[9]    1
clk_cpu(F)->clk_cpu(R)	27.972   12.864/*        0.126/*         afe0/BIAS_ADJ_int_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.972   12.864/*        0.126/*         afe0/BIAS_DBN_int_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.972   12.864/*        0.126/*         afe0/BIAS_DBNC_int_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.972   12.865/*        0.126/*         afe0/BIAS_DBP_int_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.972   12.865/*        0.126/*         afe0/BIAS_DBPC_int_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.972   12.866/*        0.126/*         uart1/UART_TX_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.972   12.866/*        0.126/*         uart0/UART_CR_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.972   12.867/*        0.126/*         uart0/UART_TX_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.972   12.867/*        0.126/*         uart0/UART_BR_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.972   12.868/*        0.126/*         uart1/UART_BR_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.972   12.870/*        0.126/*         uart1/UART_CR_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.926   12.871/*        0.172/*         gpio0/PxIE_reg[2]/D    1
@(R)->clk_sck0(F)	13.874   */12.872        */0.173         spi0/s_rx_sreg_reg[31]/D    1
clk_cpu(F)->clk_cpu(R)	27.926   12.872/*        0.172/*         afe0/BIAS_CR_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.760   */12.875        */0.338         ram0/D[14]    1
smclk(F)->smclk(R)	27.590   12.876/*        0.380/*         spi0/StartTXFlash_reg/SE    1
clk_cpu(F)->clk_cpu(R)	27.946   12.881/*        0.152/*         saradc0/SARADC_CR_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.934   12.881/*        0.164/*         gpio0/PxSEL_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.927   12.881/*        0.171/*         gpio3/PxIE_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.885/*        0.158/*         saradc0/SARADC_TPR_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.885/*        0.158/*         gpio0/clr_if_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.885/*        0.158/*         gpio0/PxREN_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.885/*        0.158/*         spi1/SPIxCR_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.885/*        0.158/*         spi1/SPIxTX_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.886/*        0.158/*         gpio0/PxIES_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.887/*        0.158/*         gpio0/PxDIR_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.890/*        0.158/*         spi0/SPIxCR_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   12.892/*        0.141/*         afe0/AFE_TPR_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   12.892/*        0.141/*         afe0/AFE_CR_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   12.892/*        0.141/*         saradc0/SARADC_TPR_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.892/*        0.158/*         spi0/SPIxTX_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.637   */12.893        */0.461         system0/DCO0_BIAS_reg[5]/SI    1
clk_cpu(F)->clk_cpu(R)	27.957   12.893/*        0.141/*         npu0/NPUOVSAR_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   12.893/*        0.141/*         npu0/NPUCR_reg[0]/D    1
clk_sck1(F)->clk_sck1(R)	28.192   12.894/*        0.069/*         spi1/s_counter_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   12.894/*        0.141/*         npu0/NPUIVSAR_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.894/*        0.158/*         gpio3/PxREN_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.894/*        0.158/*         gpio3/PxDIR_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.894/*        0.158/*         timer1/control_reg_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.894/*        0.158/*         gpio3/PxSEL_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.894/*        0.158/*         gpio3/PxIES_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.895/*        0.158/*         timer1/compare1_reg_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.895/*        0.158/*         gpio3/clr_if_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.895/*        0.158/*         timer1/compare2_reg_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.896/*        0.158/*         spi0/SPIxFOS_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.897/*        0.158/*         uart1/UART_CR_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.899/*        0.158/*         uart1/UART_BR_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   12.899/*        0.140/*         npu0/NPUWVSAR_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.926   12.900/*        0.172/*         i2c1/I2CxMTX_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.901/*        0.158/*         uart1/UART_TX_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	28.007   */12.902        */0.091         timer1/clear_compare1_flag_reg/R    1
clk_cpu(F)->clk_cpu(R)	28.007   */12.902        */0.091         timer1/clear_compare0_flag_reg/R    1
clk_cpu(F)->clk_cpu(R)	28.007   */12.902        */0.091         timer1/clear_compare2_flag_reg/R    1
clk_cpu(F)->clk_cpu(R)	28.007   */12.902        */0.091         timer1/clear_overflow_flag_reg/R    1
clk_cpu(F)->clk_cpu(R)	28.007   */12.902        */0.091         timer1/clear_capture1_flag_reg/R    1
clk_cpu(F)->clk_cpu(R)	28.007   */12.902        */0.091         timer1/latch_timer_value_reg/R    1
clk_cpu(F)->clk_cpu(R)	28.007   */12.902        */0.091         timer1/clear_capture0_flag_reg/R    1
clk_cpu(F)->clk_cpu(R)	27.926   12.903/*        0.172/*         i2c1/I2CxCR_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.926   12.903/*        0.172/*         gpio1/PxIE_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.905/*        0.158/*         afe0/BIAS_DBP_int_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.906/*        0.158/*         i2c1/I2CxAMR_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.906/*        0.158/*         afe0/BIAS_DBPC_int_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.907/*        0.158/*         i2c1/I2CxAR_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.907/*        0.158/*         afe0/BIAS_DBNC_int_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.947   12.908/*        0.151/*         gpio0/PxDIR_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.958   12.909/*        0.140/*         gpio0/PxREN_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.910/*        0.158/*         afe0/BIAS_DBN_int_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.913/*        0.157/*         afe0/BIAS_ADJ_int_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.913/*        0.158/*         i2c1/I2CxSTX_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.916/*        0.158/*         gpio1/PxREN_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.916/*        0.158/*         gpio1/PxDIR_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.916/*        0.158/*         gpio1/PxSEL_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.958   12.916/*        0.140/*         gpio0/PxSEL_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.916/*        0.158/*         gpio1/PxIES_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.775   12.917/*        0.323/*         ram0/D[11]    1
clk_cpu(F)->clk_cpu(R)	27.940   12.917/*        0.158/*         gpio1/clr_if_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.922/*        0.157/*         uart0/UART_BR_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.924/*        0.157/*         uart0/UART_TX_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.927/*        0.157/*         uart0/UART_CR_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.927   12.928/*        0.171/*         i2c0/I2CxMTX_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.920   12.928/*        0.178/*         timer1/timer_value_write_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.929/*        0.158/*         i2c0/I2CxAR_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.920   12.929/*        0.178/*         timer0/timer_value_write_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.733   12.930/*        0.365/*         system0/DCO0_BIAS_reg[6]/SI    1
clk_cpu(F)->clk_cpu(R)	27.959   12.932/*        0.139/*         gpio0/clr_if_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.959   12.932/*        0.139/*         gpio0/PxIE_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.933/*        0.158/*         i2c0/I2CxAMR_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.927   12.935/*        0.171/*         i2c0/I2CxCR_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.927   12.936/*        0.171/*         timer1/compare0_reg_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   12.937/*        0.158/*         i2c0/I2CxSTX_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.885   12.939/*        0.212/*         i2c1/RC_CG_HIER_INST139/RC_CGIC_INST/E    1
clk_sck0(F)->clk_sck0(R)	28.217   */12.943        */0.075         spi0/s_tx_sreg_reg[8]/R    1
clk_sck1(F)->clk_sck1(R)	28.265   12.946/*        -0.004/*        spi1/s_tx_sreg_reg[10]/SN    1
clk_cpu(F)->clk_cpu(R)	27.737   12.946/*        0.361/*         system0/DCO0_BIAS_reg[3]/SI    1
clk_sck1(F)->clk_sck1(R)	28.272   12.949/*        -0.011/*        spi1/s_tx_sreg_reg[4]/SN    1
clk_cpu(F)->clk_cpu(R)	27.955   12.952/*        0.143/*         afe0/BIAS_TIA_G_POT_int_reg[12]/D    1
clk_sck1(F)->clk_sck1(R)	28.269   12.954/*        -0.008/*        spi1/s_tx_sreg_reg[9]/SN    1
clk_sck0(F)->clk_sck0(R)	28.220   */12.954        */0.072         spi0/s_tx_sreg_reg[10]/R    1
clk_sck0(F)->clk_sck0(R)	28.220   */12.954        */0.072         spi0/s_tx_sreg_reg[13]/R    1
clk_cpu(F)->clk_cpu(R)	27.959   12.955/*        0.139/*         afe0/BIAS_DSADC_VCM_int_reg[12]/D    1
clk_cpu(F)->clk_cpu(R)	27.959   12.955/*        0.139/*         afe0/BIAS_REV_POT_int_reg[12]/D    1
clk_sck1(F)->clk_sck1(R)	28.270   12.955/*        -0.009/*        spi1/s_tx_sreg_reg[8]/SN    1
clk_sck1(F)->clk_sck1(R)	28.273   12.955/*        -0.012/*        spi1/s_tx_sreg_reg[21]/SN    1
clk_sck1(F)->clk_sck1(R)	28.273   12.956/*        -0.012/*        spi1/s_tx_sreg_reg[11]/SN    1
clk_sck1(F)->clk_sck1(R)	28.273   12.957/*        -0.012/*        spi1/s_tx_sreg_reg[25]/SN    1
clk_sck1(F)->clk_sck1(R)	28.273   12.957/*        -0.012/*        spi1/s_tx_sreg_reg[20]/SN    1
clk_sck0(F)->clk_sck0(R)	28.221   */12.960        */0.071         spi0/s_tx_sreg_reg[7]/R    1
clk_sck1(F)->clk_sck1(R)	28.274   12.960/*        -0.013/*        spi1/s_tx_sreg_reg[24]/SN    1
clk_sck1(F)->clk_sck1(R)	28.274   12.961/*        -0.013/*        spi1/s_tx_sreg_reg[7]/SN    1
clk_sck0(F)->clk_sck0(R)	28.222   */12.961        */0.071         spi0/s_tx_sreg_reg[22]/R    1
clk_sck1(F)->clk_sck1(R)	28.274   12.962/*        -0.013/*        spi1/s_tx_sreg_reg[28]/SN    1
clk_sck1(F)->clk_sck1(R)	28.270   12.962/*        -0.009/*        spi1/s_tx_sreg_reg[13]/SN    1
clk_sck0(F)->clk_sck0(R)	28.222   */12.963        */0.070         spi0/s_tx_sreg_reg[6]/R    1
clk_sck1(F)->clk_sck1(R)	28.275   12.963/*        -0.014/*        spi1/s_tx_sreg_reg[12]/SN    1
clk_sck1(F)->clk_sck1(R)	28.274   12.963/*        -0.013/*        spi1/s_tx_sreg_reg[16]/SN    1
clk_cpu(F)->clk_cpu(R)	27.941   12.964/*        0.157/*         timer0/compare0_reg_reg[2]/D    1
clk_sck1(F)->clk_sck1(R)	28.275   12.964/*        -0.014/*        spi1/s_tx_sreg_reg[17]/SN    1
clk_sck1(F)->clk_sck1(R)	28.275   12.964/*        -0.014/*        spi1/s_tx_sreg_reg[31]/SN    1
clk_sck0(F)->clk_sck0(R)	28.222   */12.964        */0.070         spi0/s_tx_sreg_reg[18]/R    1
clk_sck1(F)->clk_sck1(R)	28.275   12.965/*        -0.014/*        spi1/s_tx_sreg_reg[6]/SN    1
clk_sck1(F)->clk_sck1(R)	28.275   12.965/*        -0.014/*        spi1/s_tx_sreg_reg[5]/SN    1
clk_sck1(F)->clk_sck1(R)	28.275   12.965/*        -0.014/*        spi1/s_tx_sreg_reg[27]/SN    1
clk_sck1(F)->clk_sck1(R)	28.275   12.965/*        -0.014/*        spi1/s_tx_sreg_reg[14]/SN    1
clk_sck0(F)->clk_sck0(R)	28.280   12.966/*        0.012/*         spi0/s_tx_sreg_reg[0]/SN    1
clk_sck1(F)->clk_sck1(R)	28.275   12.966/*        -0.014/*        spi1/s_tx_sreg_reg[30]/SN    1
clk_sck1(F)->clk_sck1(R)	28.275   12.966/*        -0.014/*        spi1/s_tx_sreg_reg[26]/SN    1
clk_cpu(F)->clk_cpu(R)	27.941   12.967/*        0.157/*         timer0/compare1_reg_reg[2]/D    1
clk_sck0(F)->clk_sck0(R)	28.223   */12.967        */0.070         spi0/s_tx_sreg_reg[16]/R    1
clk_sck1(F)->clk_sck1(R)	28.275   12.967/*        -0.014/*        spi1/s_tx_sreg_reg[29]/SN    1
clk_cpu(F)->clk_cpu(R)	27.932   12.968/*        0.165/*         gpio3/PxIE_reg[4]/D    1
clk_sck1(F)->clk_sck1(R)	28.276   12.969/*        -0.015/*        spi1/s_tx_sreg_reg[2]/SN    1
clk_cpu(F)->clk_cpu(R)	27.940   12.969/*        0.157/*         afe0/BIAS_ADJ_int_reg[4]/D    1
clk_sck0(F)->clk_sck0(R)	28.223   */12.970        */0.069         spi0/s_tx_sreg_reg[19]/R    1
clk_sck1(F)->clk_sck1(R)	28.276   12.970/*        -0.015/*        spi1/s_tx_sreg_reg[18]/SN    1
clk_sck0(F)->clk_sck0(R)	28.223   */12.970        */0.069         spi0/s_tx_sreg_reg[17]/R    1
clk_cpu(F)->clk_cpu(R)	27.941   12.970/*        0.156/*         timer0/compare2_reg_reg[2]/D    1
clk_sck1(F)->clk_sck1(R)	28.276   12.971/*        -0.015/*        spi1/s_tx_sreg_reg[19]/SN    1
clk_cpu(F)->clk_cpu(R)	27.926   12.971/*        0.172/*         timer1/timer_value_write_reg[4]/D    1
clk_sck1(F)->clk_sck1(R)	28.276   12.971/*        -0.015/*        spi1/s_tx_sreg_reg[23]/SN    1
clk_sck1(F)->clk_sck1(R)	28.277   12.972/*        -0.016/*        spi1/s_tx_sreg_reg[3]/SN    1
clk_sck0(F)->clk_sck0(R)	28.223   */12.972        */0.069         spi0/s_tx_sreg_reg[12]/R    1
clk_cpu(F)->clk_cpu(R)	27.959   12.972/*        0.139/*         npu0/NPUCR_reg[12]/D    1
clk_sck1(F)->clk_sck1(R)	28.276   12.973/*        -0.015/*        spi1/s_tx_sreg_reg[22]/SN    1
clk_sck0(F)->clk_sck0(R)	28.224   */12.973        */0.068         spi0/s_tx_sreg_reg[20]/R    1
clk_sck1(F)->clk_sck1(R)	28.276   12.973/*        -0.015/*        spi1/s_tx_sreg_reg[15]/SN    1
clk_cpu(F)->clk_cpu(R)	27.786   12.974/*        0.312/*         ram0/D[22]    1
clk_sck0(F)->clk_sck0(R)	28.224   */12.974        */0.068         spi0/s_tx_sreg_reg[15]/R    1
clk_sck1(F)->clk_sck1(R)	28.277   12.974/*        -0.016/*        spi1/s_tx_sreg_reg[1]/SN    1
clk_cpu(F)->clk_cpu(R)	27.945   12.974/*        0.152/*         afe0/BIAS_DBN_int_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.945   12.975/*        0.152/*         afe0/BIAS_DBNC_int_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.945   12.975/*        0.152/*         afe0/BIAS_DBP_int_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.945   12.975/*        0.152/*         afe0/BIAS_DBPC_int_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.945   12.976/*        0.152/*         uart0/UART_TX_reg[4]/D    1
clk_sck0(F)->clk_sck0(R)	28.224   */12.976        */0.068         spi0/s_tx_sreg_reg[9]/R    1
clk_cpu(F)->clk_cpu(R)	27.945   12.976/*        0.152/*         uart1/UART_BR_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.942   12.976/*        0.156/*         timer0/control_reg_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.945   12.977/*        0.152/*         uart1/UART_TX_reg[4]/D    1
clk_sck0(F)->clk_sck0(R)	28.225   */12.978        */0.067         spi0/s_tx_sreg_reg[21]/R    1
clk_cpu(F)->clk_cpu(R)	27.945   12.979/*        0.152/*         uart1/UART_CR_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.945   12.980/*        0.152/*         gpio3/PxREN_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.945   12.980/*        0.152/*         gpio3/PxDIR_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.945   12.980/*        0.152/*         gpio3/PxSEL_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   12.980/*        0.141/*         afe0/BIAS_DSADC_VCM_int_reg[13]/D    1
clk_cpu(F)->clk_cpu(R)	27.945   12.980/*        0.152/*         gpio3/PxIES_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   12.980/*        0.141/*         afe0/BIAS_TIA_G_POT_int_reg[13]/D    1
clk_cpu(F)->clk_cpu(R)	27.945   12.981/*        0.152/*         gpio3/clr_if_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.960   12.983/*        0.138/*         afe0/BIAS_REV_POT_int_reg[13]/D    1
clk_cpu(F)->clk_cpu(R)	27.945   12.986/*        0.152/*         timer1/compare1_reg_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.945   12.986/*        0.152/*         timer1/compare2_reg_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.945   12.991/*        0.152/*         timer1/compare0_reg_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.926   12.993/*        0.172/*         timer0/timer_value_write_reg[4]/D    1
clk_sck1(F)->clk_sck1(R)	27.897   */12.995        */0.364         spi1/s_counter_reg[4]/SI    1
clk_cpu(F)->clk_cpu(R)	27.945   12.996/*        0.152/*         timer1/control_reg_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.933   12.996/*        0.165/*         i2c1/I2CxMTX_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.933   12.997/*        0.165/*         gpio1/PxIE_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.946   12.997/*        0.152/*         afe0/BIAS_CR_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.946   12.998/*        0.152/*         spi1/SPIxTX_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.946   12.998/*        0.152/*         spi1/SPIxCR_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.933   12.998/*        0.165/*         i2c1/I2CxCR_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.700   12.999/*        0.398/*         system0/DCO1_BIAS_reg[10]/SI    1
clk_cpu(F)->clk_cpu(R)	27.770   13.001/*        0.328/*         ram0/D[31]    1
clk_cpu(F)->clk_cpu(R)	27.960   13.002/*        0.138/*         npu0/NPUCR_reg[13]/D    1
clk_cpu(F)->clk_cpu(R)	27.946   13.002/*        0.152/*         spi0/SPIxFOS_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.941   13.004/*        0.156/*         gpio1/PxDIR_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.941   13.005/*        0.156/*         gpio1/PxSEL_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.946   13.005/*        0.152/*         uart0/UART_BR_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.946   13.005/*        0.152/*         uart0/UART_CR_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.946   13.006/*        0.152/*         i2c1/I2CxAR_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.948   13.007/*        0.149/*         afe0/BIAS_TIA_G_POT_int_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	27.946   13.007/*        0.152/*         i2c1/I2CxAMR_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.948   13.008/*        0.149/*         afe0/BIAS_REV_POT_int_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	27.946   13.009/*        0.152/*         i2c1/I2CxSTX_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.946   13.009/*        0.152/*         gpio1/PxREN_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.946   13.010/*        0.152/*         gpio1/PxIES_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.946   13.010/*        0.152/*         gpio1/clr_if_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.952   13.012/*        0.145/*         afe0/BIAS_DSADC_VCM_int_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	27.846   13.014/*        0.252/*         ram1/CEN    1
clk_cpu(F)->clk_cpu(R)	27.933   13.014/*        0.165/*         timer0/compare0_reg_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.933   13.016/*        0.164/*         i2c0/I2CxMTX_reg[4]/D    1
smclk(F)->smclk(R)	27.565   13.017/*        0.405/*         uart1/rx_parity_reg/SE    1
clk_cpu(F)->clk_cpu(R)	27.946   13.018/*        0.152/*         i2c0/I2CxAR_reg[4]/D    1
smclk(R)->smclk(F)	13.720   13.019/*        0.000/*         afe0/g4378__6783/A    1
clk_cpu(F)->clk_cpu(R)	27.944   13.020/*        0.154/*         system0/SYS_BLOCK_PWR_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.933   13.021/*        0.164/*         i2c0/I2CxCR_reg[4]/D    1
smclk(R)->smclk(F)	13.720   13.022/*        0.000/*         afe0/g4378__6783/B    1
clk_cpu(F)->clk_cpu(R)	27.952   13.023/*        0.145/*         afe0/AFE_TPR_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	27.946   13.024/*        0.152/*         i2c0/I2CxAMR_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.946   13.025/*        0.151/*         afe0/BIAS_REV_POT_int_reg[9]/D    1
smclk(R)->smclk(F)	13.662   */13.026        */0.059         spi0/m_counter_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.946   13.026/*        0.151/*         afe0/BIAS_TIA_G_POT_int_reg[9]/D    1
clk_cpu(F)->clk_cpu(R)	27.952   13.027/*        0.145/*         afe0/AFE_CR_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	27.946   13.029/*        0.152/*         i2c0/I2CxSTX_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.952   13.029/*        0.145/*         npu0/NPUWVSAR_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.029/*        0.147/*         afe0/BIAS_DSADC_VCM_int_reg[9]/D    1
clk_cpu(F)->clk_cpu(R)	27.946   13.030/*        0.152/*         timer0/compare1_reg_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.735   13.030/*        0.363/*         system0/DCO1_BIAS_reg[7]/SI    1
clk_cpu(F)->clk_cpu(R)	27.952   13.031/*        0.145/*         npu0/NPUOVSAR_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	27.750   13.032/*        0.348/*         npu0/NPUCR_reg[18]/SI    1
clk_cpu(F)->clk_cpu(R)	27.952   13.032/*        0.145/*         npu0/NPUIVSAR_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	27.952   13.034/*        0.145/*         npu0/NPUCR_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	27.946   13.035/*        0.152/*         timer0/compare2_reg_reg[4]/D    1
smclk(R)->smclk(F)	13.665   */13.038        */0.056         spi0/m_counter_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.786   13.039/*        0.312/*         ram0/D[27]    1
clk_cpu(F)->clk_cpu(R)	27.953   13.039/*        0.144/*         afe0/BIAS_TIA_G_POT_int_reg[14]/D    1
clk_cpu(F)->clk_cpu(R)	27.946   13.043/*        0.151/*         timer0/control_reg_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.044/*        0.147/*         npu0/NPUWVSAR_reg[9]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.047/*        0.147/*         afe0/AFE_TPR_reg[9]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.048/*        0.147/*         afe0/AFE_CR_reg[9]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.050/*        0.147/*         npu0/NPUOVSAR_reg[9]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.050/*        0.147/*         npu0/NPUIVSAR_reg[9]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.050/*        0.147/*         npu0/NPUCR_reg[9]/D    1
smclk(F)->smclk(R)	27.799   13.053/*        0.172/*         spi0/RC_CG_HIER_INST174/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.787   13.053/*        0.311/*         ram0/D[18]    1
clk_cpu(F)->clk_cpu(R)	27.957   13.055/*        0.141/*         afe0/AFE_TPR_reg[14]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   13.055/*        0.141/*         npu0/NPUCR_reg[14]/D    1
clk_cpu(F)->clk_cpu(R)	27.790   13.055/*        0.308/*         ram0/D[24]    1
clk_cpu(F)->clk_cpu(R)	27.957   13.055/*        0.141/*         afe0/AFE_CR_reg[14]/D    1
clk_cpu(F)->clk_cpu(R)	27.616   */13.056        */0.482         system0/DCO0_BIAS_reg[0]/SI    1
clk_cpu(F)->clk_cpu(R)	27.953   13.058/*        0.145/*         spi1/SPIxTX_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   13.062/*        0.145/*         spi1/SPIxCR_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	27.924   13.063/*        0.174/*         gpio3/PxIE_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.941   13.064/*        0.156/*         i2c1/I2CxCR_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	27.932   13.064/*        0.166/*         afe0/BIAS_ADJ_int_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.916   13.065/*        0.182/*         timer1/timer_value_write_reg[3]/D    1
clk_sck1(F)->clk_sck1(R)	27.913   */13.065        */0.348         spi1/s_counter_reg[3]/SI    1
clk_cpu(F)->clk_cpu(R)	27.953   13.069/*        0.145/*         spi0/SPIxTX_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   13.069/*        0.145/*         spi0/SPIxFOS_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   13.069/*        0.145/*         spi0/SPIxCR_reg[8]/D    1
smclk(F)->smclk(R)	27.843   13.070/*        0.127/*         spi0/StartTXFlash_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.070/*        0.160/*         afe0/BIAS_DBN_int_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.071/*        0.160/*         afe0/BIAS_DBNC_int_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   13.071/*        0.141/*         spi1/SPIxTX_reg[14]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.071/*        0.160/*         afe0/BIAS_DBP_int_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.071/*        0.160/*         afe0/BIAS_DBPC_int_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   13.072/*        0.141/*         spi0/SPIxFOS_reg[14]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   13.072/*        0.141/*         spi0/SPIxCR_reg[14]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   13.072/*        0.141/*         spi0/SPIxTX_reg[14]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.072/*        0.160/*         uart0/UART_TX_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.072/*        0.160/*         uart0/UART_CR_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.943   13.072/*        0.155/*         timer1/compare0_reg_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.072/*        0.160/*         uart0/UART_BR_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.924   13.073/*        0.174/*         timer1/compare0_reg_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.073/*        0.160/*         uart1/UART_BR_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.073/*        0.160/*         uart1/UART_TX_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.774   13.073/*        0.324/*         ram0/D[30]    1
clk_cpu(F)->clk_cpu(R)	27.937   13.074/*        0.161/*         timer1/timer_value_write_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	27.937   13.074/*        0.161/*         timer0/timer_value_write_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.075/*        0.147/*         spi1/SPIxTX_reg[9]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.075/*        0.160/*         uart1/UART_CR_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.076/*        0.160/*         gpio3/PxREN_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.076/*        0.160/*         gpio3/PxSEL_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.076/*        0.160/*         gpio3/PxDIR_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.076/*        0.160/*         gpio3/PxIES_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.077/*        0.147/*         afe0/BIAS_DBPC_int_reg[9]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.077/*        0.160/*         gpio3/clr_if_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.942   13.078/*        0.156/*         i2c0/I2CxCR_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.079/*        0.147/*         spi1/SPIxCR_reg[9]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   13.079/*        0.141/*         spi1/SPIxCR_reg[14]/D    1
clk_cpu(F)->clk_cpu(R)	27.929   13.079/*        0.169/*         gpio3/PxIE_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   13.080/*        0.143/*         afe0/BIAS_DBPC_int_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   13.080/*        0.143/*         afe0/BIAS_DBP_int_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   13.080/*        0.143/*         afe0/BIAS_DBN_int_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   13.081/*        0.143/*         afe0/BIAS_DBNC_int_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	27.943   13.081/*        0.155/*         timer0/compare0_reg_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.081/*        0.160/*         timer1/compare2_reg_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.921   13.081/*        0.176/*         timer1/timer_value_write_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.946   13.082/*        0.152/*         afe0/BIAS_REV_POT_int_reg[11]/D    1
clk_cpu(F)->clk_cpu(R)	27.946   13.082/*        0.152/*         afe0/BIAS_TIA_G_POT_int_reg[11]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   13.083/*        0.143/*         uart1/UART_BR_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.083/*        0.160/*         timer1/compare1_reg_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   13.084/*        0.143/*         uart0/UART_BR_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	27.916   13.086/*        0.181/*         timer0/timer_value_write_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   13.086/*        0.143/*         timer1/compare1_reg_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	27.939   13.086/*        0.158/*         i2c1/I2CxCR_reg[9]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.086/*        0.147/*         afe0/BIAS_DSADC_VCM_int_reg[11]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   13.086/*        0.141/*         i2c1/I2CxCR_reg[14]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   13.087/*        0.143/*         timer1/control_reg_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	27.942   13.088/*        0.156/*         afe0/BIAS_DBN_int_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.942   13.088/*        0.156/*         afe0/BIAS_DBNC_int_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.088/*        0.146/*         spi0/SPIxTX_reg[9]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.088/*        0.146/*         spi0/SPIxFOS_reg[9]/D    1
clk_cpu(F)->clk_cpu(R)	27.942   13.089/*        0.156/*         afe0/BIAS_DBP_int_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.942   13.089/*        0.156/*         afe0/BIAS_DBPC_int_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.089/*        0.146/*         spi0/SPIxCR_reg[9]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   13.089/*        0.143/*         timer1/compare2_reg_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.089/*        0.160/*         timer1/control_reg_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.942   13.090/*        0.156/*         uart0/UART_TX_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.942   13.090/*        0.156/*         uart0/UART_BR_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.942   13.090/*        0.156/*         uart1/UART_TX_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.942   13.090/*        0.156/*         uart1/UART_BR_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.929   13.091/*        0.169/*         timer1/control_reg_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.942   13.091/*        0.156/*         gpio3/PxDIR_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.942   13.092/*        0.156/*         gpio3/PxREN_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.942   13.092/*        0.156/*         gpio3/PxSEL_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.942   13.092/*        0.156/*         gpio3/PxIES_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.942   13.093/*        0.156/*         gpio3/clr_if_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   13.093/*        0.143/*         timer0/control_reg_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   13.094/*        0.143/*         timer0/compare1_reg_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   13.094/*        0.143/*         timer0/compare2_reg_reg[8]/D    1
smclk(R)->smclk(F)	13.251   13.095/*        0.469/*         spi0/m_tx_sreg_reg[4]/SE    1
smclk(R)->smclk(F)	13.251   13.095/*        0.469/*         spi0/m_tx_sreg_reg[5]/SE    1
smclk(R)->smclk(F)	13.251   13.095/*        0.469/*         spi0/m_tx_sreg_reg[3]/SE    1
smclk(R)->smclk(F)	13.251   13.095/*        0.469/*         spi0/m_tx_sreg_reg[8]/SE    1
smclk(R)->smclk(F)	13.251   13.095/*        0.469/*         spi0/m_tx_sreg_reg[7]/SE    1
smclk(R)->smclk(F)	13.251   13.095/*        0.469/*         spi0/m_tx_sreg_reg[6]/SE    1
smclk(R)->smclk(F)	13.251   13.095/*        0.469/*         spi0/m_tx_sreg_reg[2]/SE    1
smclk(R)->smclk(F)	13.251   13.095/*        0.469/*         spi0/m_tx_sreg_reg[9]/SE    1
smclk(R)->smclk(F)	13.251   13.095/*        0.469/*         spi0/m_tx_sreg_reg[11]/SE    1
smclk(R)->smclk(F)	13.251   13.095/*        0.469/*         spi0/m_tx_sreg_reg[10]/SE    1
smclk(R)->smclk(F)	13.251   13.095/*        0.469/*         spi0/m_tx_sreg_reg[1]/SE    1
smclk(R)->smclk(F)	13.251   13.095/*        0.469/*         spi0/m_tx_sreg_reg[30]/SE    1
smclk(R)->smclk(F)	13.251   13.095/*        0.469/*         spi0/m_tx_sreg_reg[13]/SE    1
smclk(R)->smclk(F)	13.251   13.095/*        0.469/*         spi0/m_tx_sreg_reg[12]/SE    1
smclk(R)->smclk(F)	13.251   13.095/*        0.469/*         spi0/m_tx_sreg_reg[0]/SE    1
smclk(R)->smclk(F)	13.251   13.095/*        0.469/*         spi0/m_tx_sreg_reg[15]/SE    1
smclk(R)->smclk(F)	13.251   13.095/*        0.469/*         spi0/m_tx_sreg_reg[29]/SE    1
smclk(R)->smclk(F)	13.251   13.096/*        0.469/*         spi0/m_tx_sreg_reg[14]/SE    1
clk_cpu(F)->clk_cpu(R)	27.957   13.096/*        0.140/*         i2c0/I2CxCR_reg[14]/D    1
smclk(R)->smclk(F)	13.251   13.096/*        0.469/*         spi0/m_tx_sreg_reg[27]/SE    1
smclk(R)->smclk(F)	13.251   13.096/*        0.469/*         spi0/m_tx_sreg_reg[26]/SE    1
smclk(R)->smclk(F)	13.251   13.096/*        0.469/*         spi0/m_tx_sreg_reg[28]/SE    1
clk_cpu(F)->clk_cpu(R)	27.935   13.096/*        0.163/*         timer0/timer_value_write_reg[9]/D    1
clk_cpu(F)->clk_cpu(R)	27.942   13.096/*        0.156/*         timer1/compare2_reg_reg[6]/D    1
smclk(R)->smclk(F)	13.251   13.097/*        0.469/*         spi0/m_tx_sreg_reg[25]/SE    1
clk_cpu(F)->clk_cpu(R)	27.941   13.097/*        0.157/*         timer1/compare0_reg_reg[9]/D    1
clk_cpu(F)->clk_cpu(R)	27.935   13.097/*        0.163/*         timer1/timer_value_write_reg[9]/D    1
smclk(R)->smclk(F)	13.251   13.097/*        0.469/*         spi0/m_tx_sreg_reg[24]/SE    1
clk_cpu(F)->clk_cpu(R)	27.942   13.097/*        0.156/*         timer1/compare1_reg_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.922   */13.099        */0.176         afe0/BIAS_DBNC_int_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.922   */13.100        */0.176         afe0/BIAS_DBN_int_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.922   */13.100        */0.176         afe0/BIAS_ADJ_int_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.922   13.100/*        0.176/*         timer0/timer_value_write_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   13.100/*        0.158/*         i2c0/I2CxCR_reg[9]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.101/*        0.147/*         npu0/NPUWVSAR_reg[11]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.101/*        0.147/*         npu0/NPUOVSAR_reg[11]/D    1
clk_cpu(F)->clk_cpu(R)	27.942   13.101/*        0.156/*         timer1/compare0_reg_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.922   */13.102        */0.176         uart0/UART_TX_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.922   */13.102        */0.176         uart0/UART_CR_reg[5]/D    1
clk_sck0(F)->clk_sck0(R)	28.215   13.102/*        0.077/*         spi0/s_counter_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.922   */13.103        */0.176         uart0/UART_BR_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.924   13.103/*        0.174/*         timer0/compare0_reg_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.915   */13.103        */0.183         gpio3/PxIE_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.922   */13.104        */0.176         afe0/BIAS_DBP_int_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.922   */13.104        */0.176         uart1/UART_TX_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.922   */13.104        */0.176         afe0/BIAS_DBPC_int_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.922   */13.104        */0.176         uart1/UART_BR_reg[5]/D    1
smclk(R)->smclk(F)	13.491   13.104/*        0.229/*         spi1/cg_clk_baud/CG1/E    1
clk_cpu(F)->clk_cpu(R)	27.932   13.104/*        0.166/*         afe0/BIAS_CR_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.924   13.105/*        0.173/*         gpio1/PxIE_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.105/*        0.147/*         npu0/NPUIVSAR_reg[11]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.106/*        0.147/*         afe0/AFE_TPR_reg[11]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   13.106/*        0.145/*         afe0/BIAS_DBP_int_reg[9]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   13.106/*        0.145/*         afe0/BIAS_DBN_int_reg[9]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.106/*        0.147/*         afe0/AFE_CR_reg[11]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   13.106/*        0.145/*         afe0/BIAS_DBNC_int_reg[9]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.106/*        0.147/*         npu0/NPUCR_reg[11]/D    1
clk_cpu(F)->clk_cpu(R)	27.922   */13.107        */0.176         uart1/UART_CR_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.924   13.108/*        0.173/*         i2c1/I2CxAR_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.924   13.108/*        0.173/*         i2c1/I2CxAMR_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   13.108/*        0.145/*         uart1/UART_BR_reg[9]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   13.108/*        0.145/*         uart0/UART_BR_reg[9]/D    1
clk_cpu(F)->clk_cpu(R)	27.910   */13.108        */0.188         timer1/timer_value_write_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.924   13.109/*        0.173/*         i2c1/I2CxCR_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.924   13.109/*        0.173/*         i2c1/I2CxSTX_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.922   */13.109        */0.176         gpio3/PxREN_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.922   */13.109        */0.176         gpio3/PxSEL_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.922   */13.109        */0.176         gpio3/PxDIR_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.922   */13.110        */0.176         gpio3/PxIES_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   13.110/*        0.145/*         timer1/compare1_reg_reg[9]/D    1
smclk(F)->smclk(R)	27.802   13.110/*        0.168/*         uart1/RC_CG_HIER_INST301/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.673   */13.111        */0.424         system0/SYS_IRQ_CR_reg[0]/SI    1
clk_cpu(F)->clk_cpu(R)	27.777   13.111/*        0.321/*         ram0/D[23]    1
clk_sck1(F)->clk_sck1(R)	28.188   */13.111        */0.073         spi1/s_tx_sreg_reg[24]/R    1
clk_cpu(F)->clk_cpu(R)	27.953   13.111/*        0.145/*         timer1/control_reg_reg[9]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.111/*        0.160/*         spi1/SPIxTX_reg[3]/D    1
clk_sck1(F)->clk_sck1(R)	28.188   */13.112        */0.073         spi1/s_tx_sreg_reg[30]/R    1
clk_cpu(F)->clk_cpu(R)	27.922   */13.112        */0.176         gpio3/clr_if_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.112/*        0.160/*         spi1/SPIxCR_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.924   13.113/*        0.173/*         i2c0/I2CxAR_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   13.113/*        0.145/*         timer1/compare2_reg_reg[9]/D    1
clk_cpu(F)->clk_cpu(R)	27.939   13.113/*        0.159/*         timer1/compare0_reg_reg[11]/D    1
smclk(F)->smclk(R)	27.806   13.115/*        0.164/*         uart1/RC_CG_HIER_INST299/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.775   13.115/*        0.323/*         ram0/D[26]    1
clk_cpu(F)->clk_cpu(R)	27.924   13.116/*        0.173/*         i2c0/I2CxAMR_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   13.117/*        0.145/*         timer0/control_reg_reg[9]/D    1
clk_cpu(F)->clk_cpu(R)	27.922   */13.117        */0.176         timer1/compare2_reg_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.929   13.117/*        0.168/*         gpio1/PxIE_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   13.117/*        0.145/*         timer0/compare0_reg_reg[9]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   13.118/*        0.145/*         timer0/compare1_reg_reg[9]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.118/*        0.159/*         gpio1/PxDIR_reg[3]/D    1
smclk(R)->smclk(F)	13.274   13.118/*        0.447/*         spi0/m_tx_sreg_reg[19]/SE    1
clk_cpu(F)->clk_cpu(R)	27.938   13.118/*        0.159/*         gpio1/PxREN_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   13.118/*        0.145/*         timer0/compare2_reg_reg[9]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.118/*        0.159/*         gpio1/PxSEL_reg[3]/D    1
smclk(R)->smclk(F)	13.274   13.118/*        0.447/*         spi0/m_tx_sreg_reg[16]/SE    1
clk_cpu(F)->clk_cpu(R)	27.925   13.119/*        0.173/*         i2c0/I2CxSTX_reg[3]/D    1
smclk(R)->smclk(F)	13.274   13.119/*        0.447/*         spi0/m_tx_sreg_reg[17]/SE    1
clk_cpu(F)->clk_cpu(R)	27.938   13.119/*        0.159/*         gpio1/PxIES_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.929   13.119/*        0.168/*         i2c1/I2CxMTX_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.922   */13.119        */0.176         timer1/compare1_reg_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.119/*        0.159/*         gpio1/clr_if_reg[3]/D    1
smclk(R)->smclk(F)	13.274   13.119/*        0.447/*         spi0/m_tx_sreg_reg[20]/SE    1
clk_cpu(F)->clk_cpu(R)	27.938   13.119/*        0.160/*         timer0/compare1_reg_reg[3]/D    1
clk_sck1(F)->clk_sck1(R)	28.189   */13.120        */0.071         spi1/s_tx_sreg_reg[22]/R    1
smclk(R)->smclk(F)	13.274   13.120/*        0.447/*         spi0/m_tx_sreg_reg[23]/SE    1
clk_sck1(F)->clk_sck1(R)	28.190   */13.120        */0.071         spi1/s_tx_sreg_reg[4]/R    1
smclk(R)->smclk(F)	13.274   13.120/*        0.447/*         spi0/m_tx_sreg_reg[18]/SE    1
smclk(R)->smclk(F)	13.274   13.121/*        0.447/*         spi0/m_tx_sreg_reg[22]/SE    1
clk_cpu(F)->clk_cpu(R)	27.922   */13.121        */0.176         timer1/compare0_reg_reg[5]/D    1
smclk(R)->smclk(F)	13.274   13.121/*        0.447/*         spi0/m_tx_sreg_reg[21]/SE    1
clk_cpu(F)->clk_cpu(R)	27.938   13.121/*        0.159/*         i2c1/I2CxMTX_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.929   13.122/*        0.168/*         i2c1/I2CxCR_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.925   13.122/*        0.173/*         i2c0/I2CxCR_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.922   */13.124        */0.176         timer1/control_reg_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.125/*        0.147/*         timer1/control_reg_reg[11]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.126/*        0.160/*         timer0/compare2_reg_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.126/*        0.147/*         timer1/compare1_reg_reg[11]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.126/*        0.147/*         uart1/UART_BR_reg[11]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.126/*        0.147/*         uart0/UART_BR_reg[11]/D    1
clk_sck1(F)->clk_sck1(R)	28.190   */13.126        */0.071         spi1/s_tx_sreg_reg[20]/R    1
clk_sck1(F)->clk_sck1(R)	28.191   */13.126        */0.070         spi1/s_tx_sreg_reg[21]/R    1
clk_cpu(F)->clk_cpu(R)	27.910   */13.127        */0.187         timer0/timer_value_write_reg[5]/D    1
clk_sck1(F)->clk_sck1(R)	28.191   */13.127        */0.070         spi1/s_tx_sreg_reg[9]/R    1
clk_cpu(F)->clk_cpu(R)	27.951   13.127/*        0.147/*         spi1/SPIxTX_reg[11]/D    1
clk_cpu(F)->clk_cpu(R)	27.929   13.128/*        0.169/*         timer0/control_reg_reg[6]/D    1
clk_sck1(F)->clk_sck1(R)	28.191   */13.128        */0.070         spi1/s_tx_sreg_reg[11]/R    1
clk_cpu(F)->clk_cpu(R)	27.939   13.128/*        0.159/*         i2c1/I2CxCR_reg[11]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.128/*        0.147/*         afe0/BIAS_DBNC_int_reg[11]/D    1
clk_sck1(F)->clk_sck1(R)	28.191   */13.128        */0.070         spi1/s_tx_sreg_reg[26]/R    1
clk_cpu(F)->clk_cpu(R)	27.944   13.128/*        0.154/*         gpio2/PxSEL_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.942   13.128/*        0.155/*         spi1/SPIxCR_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.942   13.128/*        0.155/*         spi1/SPIxTX_reg[6]/D    1
clk_sck1(F)->clk_sck1(R)	28.192   */13.128        */0.069         spi1/s_tx_sreg_reg[6]/R    1
clk_sck1(F)->clk_sck1(R)	28.192   */13.129        */0.069         spi1/s_tx_sreg_reg[10]/R    1
clk_cpu(F)->clk_cpu(R)	27.951   13.129/*        0.147/*         spi0/SPIxTX_reg[11]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.129/*        0.147/*         spi0/SPIxFOS_reg[11]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.129/*        0.147/*         afe0/BIAS_DBN_int_reg[11]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.129/*        0.147/*         spi0/SPIxCR_reg[11]/D    1
clk_cpu(F)->clk_cpu(R)	27.943   13.129/*        0.155/*         spi0/SPIxCR_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.944   13.129/*        0.154/*         gpio2/PxIE_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.943   13.129/*        0.155/*         spi0/SPIxTX_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.943   13.129/*        0.155/*         spi0/SPIxFOS_reg[6]/D    1
clk_sck1(F)->clk_sck1(R)	28.198   */13.129        */0.063         spi1/s_tx_sreg_reg[0]/R    1
clk_cpu(F)->clk_cpu(R)	27.938   13.129/*        0.160/*         timer0/control_reg_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.943   13.130/*        0.155/*         gpio1/PxDIR_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.943   13.130/*        0.155/*         gpio1/PxREN_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.942   13.130/*        0.155/*         timer0/compare0_reg_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.943   13.130/*        0.155/*         gpio1/PxSEL_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.943   13.130/*        0.155/*         gpio1/PxIES_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.943   13.130/*        0.155/*         gpio1/clr_if_reg[6]/D    1
clk_sck1(F)->clk_sck1(R)	28.192   */13.131        */0.069         spi1/s_tx_sreg_reg[8]/R    1
clk_cpu(F)->clk_cpu(R)	27.951   13.131/*        0.147/*         afe0/BIAS_DBP_int_reg[11]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.131/*        0.147/*         afe0/BIAS_DBPC_int_reg[11]/D    1
clk_cpu(F)->clk_cpu(R)	27.943   13.131/*        0.155/*         i2c1/I2CxAR_reg[6]/D    1
smclk(F)->smclk(R)	27.572   13.131/*        0.398/*         uart0/rx_parity_reg/SE    1
clk_sck1(F)->clk_sck1(R)	28.192   */13.131        */0.069         spi1/s_tx_sreg_reg[7]/R    1
clk_cpu(F)->clk_cpu(R)	27.943   13.132/*        0.155/*         i2c1/I2CxAMR_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.929   13.132/*        0.168/*         i2c0/I2CxMTX_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.943   13.132/*        0.155/*         i2c1/I2CxSTX_reg[6]/D    1
clk_sck1(F)->clk_sck1(R)	28.138   13.133/*        0.123/*         spi1/s_counter_reg[4]/D    1
clk_sck1(F)->clk_sck1(R)	28.192   */13.134        */0.069         spi1/s_tx_sreg_reg[25]/R    1
clk_cpu(F)->clk_cpu(R)	27.929   13.134/*        0.168/*         i2c0/I2CxCR_reg[6]/D    1
clk_sck1(F)->clk_sck1(R)	28.193   */13.134        */0.068         spi1/s_tx_sreg_reg[13]/R    1
clk_sck1(F)->clk_sck1(R)	28.193   */13.134        */0.068         spi1/s_tx_sreg_reg[27]/R    1
clk_sck1(F)->clk_sck1(R)	28.192   */13.135        */0.069         spi1/s_tx_sreg_reg[19]/R    1
clk_cpu(F)->clk_cpu(R)	27.942   13.135/*        0.155/*         timer0/compare1_reg_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.136/*        0.159/*         i2c0/I2CxMTX_reg[3]/D    1
clk_sck1(F)->clk_sck1(R)	28.193   */13.136        */0.068         spi1/s_tx_sreg_reg[28]/R    1
smclk(F)->smclk(R)	27.897   13.136/*        0.073/*         spi0/ClearFlashActive_reg/D    1
clk_sck1(F)->clk_sck1(R)	28.193   */13.136        */0.068         spi1/s_tx_sreg_reg[16]/R    1
clk_cpu(F)->clk_cpu(R)	27.942   13.137/*        0.155/*         timer0/compare2_reg_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.765   13.138/*        0.333/*         ram0/D[20]    1
clk_cpu(F)->clk_cpu(R)	27.951   13.138/*        0.147/*         spi1/SPIxCR_reg[11]/D    1
clk_sck1(F)->clk_sck1(R)	28.193   */13.138        */0.068         spi1/s_tx_sreg_reg[12]/R    1
clk_sck0(F)->clk_sck0(R)	28.299   13.139/*        -0.007/*        spi0/s_tx_sreg_reg[25]/SN    1
clk_cpu(F)->clk_cpu(R)	27.943   13.139/*        0.155/*         i2c0/I2CxAR_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   13.140/*        0.142/*         gpio2/PxDIR_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   13.140/*        0.142/*         gpio2/PxREN_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   13.141/*        0.142/*         gpio2/PxIES_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.943   13.141/*        0.155/*         i2c0/I2CxAMR_reg[6]/D    1
clk_sck1(F)->clk_sck1(R)	28.194   */13.141        */0.067         spi1/s_tx_sreg_reg[14]/R    1
clk_cpu(F)->clk_cpu(R)	27.955   13.141/*        0.142/*         system0/SYS_IRQ_PRI_reg[38]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   13.141/*        0.142/*         system0/SYS_IRQ_EN_reg[70]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   13.141/*        0.142/*         system0/SYS_IRQ_PRI_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   13.141/*        0.142/*         gpio2/clr_if_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   13.142/*        0.142/*         system0/SYS_IRQ_EN_reg[38]/D    1
clk_sck1(F)->clk_sck1(R)	28.194   */13.142        */0.067         spi1/s_tx_sreg_reg[5]/R    1
clk_cpu(F)->clk_cpu(R)	27.955   13.144/*        0.142/*         system0/SYS_IRQ_PRI_reg[70]/D    1
clk_sck1(F)->clk_sck1(R)	28.194   */13.144        */0.067         spi1/s_tx_sreg_reg[17]/R    1
clk_cpu(F)->clk_cpu(R)	27.955   13.145/*        0.142/*         system0/SYS_WDT_CR_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.943   13.145/*        0.155/*         i2c0/I2CxSTX_reg[6]/D    1
clk_sck1(F)->clk_sck1(R)	28.195   */13.147        */0.066         spi1/s_tx_sreg_reg[2]/R    1
clk_cpu(F)->clk_cpu(R)	27.946   13.147/*        0.152/*         gpio2/PxSEL_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.946   13.148/*        0.152/*         gpio2/PxIE_reg[3]/D    1
clk_sck1(F)->clk_sck1(R)	28.195   */13.148        */0.066         spi1/s_tx_sreg_reg[18]/R    1
clk_cpu(F)->clk_cpu(R)	27.932   */13.149        */0.166         adddec0/gen_cg_periph[6].cg_periph/CG1/E    1
clk_sck1(F)->clk_sck1(R)	28.196   */13.149        */0.065         spi1/s_tx_sreg_reg[3]/R    1
clk_cpu(F)->clk_cpu(R)	27.955   13.149/*        0.142/*         system0/SYS_IRQ_EN_reg[6]/D    1
clk_sck0(F)->clk_sck0(R)	28.302   13.149/*        -0.010/*        spi0/s_tx_sreg_reg[17]/SN    1
clk_cpu(F)->clk_cpu(R)	27.940   13.150/*        0.158/*         system0/SYS_CRC_DATA_reg[3]/D    1
clk_sck1(F)->clk_sck1(R)	28.195   */13.150        */0.066         spi1/s_tx_sreg_reg[15]/R    1
clk_sck1(F)->clk_sck1(R)	28.195   */13.151        */0.065         spi1/s_tx_sreg_reg[23]/R    1
clk_cpu(F)->clk_cpu(R)	27.842   */13.151        */0.256         system0/RC_CG_HIER_INST235/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.919   */13.152        */0.179         gpio1/PxIE_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.919   */13.153        */0.179         i2c1/I2CxAMR_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.919   */13.153        */0.179         i2c1/I2CxAR_reg[5]/D    1
clk_sck1(F)->clk_sck1(R)	28.196   */13.154        */0.065         spi1/s_tx_sreg_reg[29]/R    1
clk_cpu(F)->clk_cpu(R)	27.919   */13.154        */0.179         i2c1/I2CxMTX_reg[5]/D    1
clk_sck0(F)->clk_sck0(R)	28.303   13.154/*        -0.010/*        spi0/s_tx_sreg_reg[31]/SN    1
clk_cpu(F)->clk_cpu(R)	27.919   */13.155        */0.179         i2c1/I2CxCR_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.925   */13.155        */0.173         spi1/SPIxCR_reg[5]/D    1
clk_sck1(F)->clk_sck1(R)	28.197   */13.155        */0.064         spi1/s_tx_sreg_reg[1]/R    1
clk_cpu(F)->clk_cpu(R)	27.940   13.155/*        0.158/*         i2c0/I2CxCR_reg[11]/D    1
clk_cpu(F)->clk_cpu(R)	27.925   */13.155        */0.173         spi1/SPIxTX_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.934   13.157/*        0.164/*         timer1/timer_value_write_reg[11]/D    1
clk_cpu(F)->clk_cpu(R)	27.925   */13.157        */0.173         gpio1/PxREN_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.925   */13.157        */0.173         gpio1/PxDIR_reg[5]/D    1
clk_sck0(F)->clk_sck0(R)	28.304   13.157/*        -0.012/*        spi0/s_tx_sreg_reg[23]/SN    1
clk_cpu(F)->clk_cpu(R)	27.923   */13.157        */0.174         timer0/compare0_reg_reg[5]/D    1
smclk(R)->smclk(F)	13.430   13.158/*        0.291/*         spi0/sck_reg/SI    1
clk_cpu(F)->clk_cpu(R)	27.925   */13.158        */0.173         gpio1/clr_if_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.925   */13.158        */0.173         gpio1/PxIES_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.934   13.158/*        0.164/*         timer0/timer_value_write_reg[11]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   13.159/*        0.141/*         gpio2/PxDIR_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   13.159/*        0.141/*         gpio2/PxREN_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   13.159/*        0.141/*         system0/SYS_IRQ_PRI_reg[35]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   13.159/*        0.141/*         system0/SYS_IRQ_PRI_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   13.159/*        0.141/*         system0/SYS_IRQ_EN_reg[67]/D    1
mclk(R)->mclk(F)	13.339   13.159/*        0.307/*         npu0/NpuSramCEN_reg/SI    1
clk_cpu(F)->clk_cpu(R)	27.957   13.159/*        0.141/*         gpio2/PxIES_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   13.159/*        0.141/*         gpio2/clr_if_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.925   */13.159        */0.173         i2c1/I2CxSTX_reg[5]/D    1
clk_sck0(F)->clk_sck0(R)	28.304   13.159/*        -0.012/*        spi0/s_tx_sreg_reg[2]/SN    1
clk_cpu(F)->clk_cpu(R)	27.957   13.159/*        0.141/*         system0/SYS_IRQ_EN_reg[35]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   13.160/*        0.141/*         system0/SYS_IRQ_PRI_reg[67]/D    1
clk_cpu(F)->clk_cpu(R)	27.924   */13.160        */0.174         timer0/compare1_reg_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   13.160/*        0.141/*         system0/SYS_WDT_CR_reg[3]/D    1
clk_sck0(F)->clk_sck0(R)	28.305   13.161/*        -0.013/*        spi0/s_tx_sreg_reg[24]/SN    1
mclk(R)->mclk(F)	13.517   13.161/*        0.129/*         npu0/NpuSramCEN_reg/D    1
clk_sck0(F)->clk_sck0(R)	28.305   13.162/*        -0.013/*        spi0/s_tx_sreg_reg[16]/SN    1
clk_sck0(F)->clk_sck0(R)	28.305   13.162/*        -0.013/*        spi0/s_tx_sreg_reg[5]/SN    1
clk_sck0(F)->clk_sck0(R)	28.305   13.162/*        -0.013/*        spi0/s_tx_sreg_reg[8]/SN    1
clk_sck0(F)->clk_sck0(R)	28.303   13.162/*        -0.011/*        spi0/s_tx_sreg_reg[3]/SN    1
clk_sck0(F)->clk_sck0(R)	28.305   13.163/*        -0.013/*        spi0/s_tx_sreg_reg[28]/SN    1
clk_sck0(F)->clk_sck0(R)	28.305   13.163/*        -0.013/*        spi0/s_tx_sreg_reg[19]/SN    1
clk_cpu(F)->clk_cpu(R)	27.957   13.164/*        0.141/*         system0/SYS_IRQ_EN_reg[3]/D    1
clk_sck0(F)->clk_sck0(R)	28.305   13.164/*        -0.013/*        spi0/s_tx_sreg_reg[7]/SN    1
clk_cpu(F)->clk_cpu(R)	27.919   */13.164        */0.179         i2c0/I2CxCR_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.924   */13.165        */0.174         timer0/compare2_reg_reg[5]/D    1
clk_sck0(F)->clk_sck0(R)	28.306   13.165/*        -0.014/*        spi0/s_tx_sreg_reg[9]/SN    1
clk_sck0(F)->clk_sck0(R)	28.306   13.165/*        -0.014/*        spi0/s_tx_sreg_reg[15]/SN    1
clk_cpu(F)->clk_cpu(R)	27.925   */13.165        */0.173         i2c0/I2CxAR_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.933   */13.165        */0.165         gpio1/PxSEL_reg[5]/D    1
clk_sck0(F)->clk_sck0(R)	28.305   13.166/*        -0.013/*        spi0/s_tx_sreg_reg[4]/SN    1
clk_cpu(F)->clk_cpu(R)	27.924   */13.166        */0.174         timer0/control_reg_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   13.167/*        0.141/*         system0/SYS_CLK_DIV_CR_reg[3]/D    1
clk_sck0(F)->clk_sck0(R)	28.306   13.167/*        -0.014/*        spi0/s_tx_sreg_reg[12]/SN    1
clk_sck0(F)->clk_sck0(R)	28.306   13.167/*        -0.014/*        spi0/s_tx_sreg_reg[30]/SN    1
clk_cpu(F)->clk_cpu(R)	27.919   */13.167        */0.179         i2c0/I2CxMTX_reg[5]/D    1
clk_sck0(F)->clk_sck0(R)	28.306   13.167/*        -0.014/*        spi0/s_tx_sreg_reg[1]/SN    1
clk_cpu(F)->clk_cpu(R)	27.955   13.167/*        0.143/*         afe0/AFE_CR_reg[22]/D    1
clk_sck0(F)->clk_sck0(R)	28.306   13.168/*        -0.014/*        spi0/s_tx_sreg_reg[21]/SN    1
clk_cpu(F)->clk_cpu(R)	27.919   */13.168        */0.179         i2c0/I2CxAMR_reg[5]/D    1
clk_sck0(F)->clk_sck0(R)	28.306   13.168/*        -0.014/*        spi0/s_tx_sreg_reg[20]/SN    1
clk_sck0(F)->clk_sck0(R)	28.307   13.168/*        -0.015/*        spi0/s_tx_sreg_reg[10]/SN    1
clk_cpu(F)->clk_cpu(R)	27.917   13.168/*        0.181/*         timer1/timer_value_write_reg[10]/D    1
clk_sck0(F)->clk_sck0(R)	28.306   13.168/*        -0.014/*        spi0/s_tx_sreg_reg[11]/SN    1
clk_sck0(F)->clk_sck0(R)	28.307   13.169/*        -0.015/*        spi0/s_tx_sreg_reg[27]/SN    1
clk_sck0(F)->clk_sck0(R)	28.307   13.170/*        -0.015/*        spi0/s_tx_sreg_reg[22]/SN    1
clk_sck0(F)->clk_sck0(R)	28.306   13.171/*        -0.014/*        spi0/s_tx_sreg_reg[18]/SN    1
clk_sck0(F)->clk_sck0(R)	28.307   13.171/*        -0.015/*        spi0/s_tx_sreg_reg[29]/SN    1
clk_sck0(F)->clk_sck0(R)	28.307   13.172/*        -0.015/*        spi0/s_tx_sreg_reg[6]/SN    1
smclk(F)->smclk(R)	27.942   13.172/*        0.028/*         uart1/ud_cntr_reg[5]/SN    1
clk_sck0(F)->clk_sck0(R)	28.307   13.173/*        -0.015/*        spi0/s_tx_sreg_reg[13]/SN    1
smclk(F)->smclk(R)	27.942   13.173/*        0.028/*         uart1/rx_clk_cntr_reg[3]/SN    1
smclk(F)->smclk(R)	27.942   13.173/*        0.028/*         uart1/rx_clk_cntr_reg[2]/SN    1
smclk(F)->smclk(R)	27.942   13.173/*        0.028/*         uart1/rx_clk_cntr_reg[1]/SN    1
smclk(F)->smclk(R)	27.942   13.173/*        0.028/*         uart1/rx_bit_cntr_reg[1]/SN    1
clk_sck0(F)->clk_sck0(R)	28.308   13.174/*        -0.016/*        spi0/s_tx_sreg_reg[26]/SN    1
clk_cpu(F)->clk_cpu(R)	27.917   13.174/*        0.181/*         timer0/timer_value_write_reg[10]/D    1
clk_cpu(F)->clk_cpu(R)	27.924   13.174/*        0.174/*         timer1/compare0_reg_reg[10]/D    1
clk_cpu(F)->clk_cpu(R)	27.925   */13.174        */0.172         i2c0/I2CxSTX_reg[5]/D    1
clk_sck0(F)->clk_sck0(R)	28.308   13.175/*        -0.016/*        spi0/s_tx_sreg_reg[14]/SN    1
clk_cpu(F)->clk_cpu(R)	27.955   13.175/*        0.143/*         spi0/SPIxTX_reg[22]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   13.175/*        0.143/*         spi0/SPIxFOS_reg[22]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   13.178/*        0.145/*         timer0/control_reg_reg[11]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   13.178/*        0.145/*         timer0/compare0_reg_reg[11]/D    1
clk_cpu(F)->clk_cpu(R)	27.937   13.178/*        0.161/*         gpio2/PxIE_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   13.178/*        0.143/*         spi1/SPIxTX_reg[22]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   13.179/*        0.145/*         timer1/compare2_reg_reg[11]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   13.179/*        0.145/*         timer0/compare1_reg_reg[11]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   13.179/*        0.145/*         timer0/compare2_reg_reg[11]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.183/*        0.160/*         afe0/BIAS_DBPC_int_reg[10]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.183/*        0.160/*         afe0/BIAS_DBP_int_reg[10]/D    1
clk_cpu(F)->clk_cpu(R)	27.930   13.183/*        0.168/*         system0/SYS_CRC_DATA_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.184/*        0.160/*         afe0/BIAS_DBN_int_reg[10]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.184/*        0.160/*         afe0/BIAS_DBNC_int_reg[10]/D    1
clk_cpu(F)->clk_cpu(R)	27.924   13.186/*        0.174/*         timer0/compare0_reg_reg[10]/D    1
clk_cpu(F)->clk_cpu(R)	27.941   */13.186        */0.157         gpio2/PxREN_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.941   */13.186        */0.157         gpio2/PxSEL_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.941   */13.186        */0.157         gpio2/PxDIR_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.186/*        0.160/*         uart1/UART_BR_reg[10]/D    1
clk_cpu(F)->clk_cpu(R)	27.941   */13.187        */0.157         gpio2/PxIES_reg[5]/D    1
smclk(F)->smclk(R)	27.956   13.187/*        0.015/*         uart1/rx_bit_cntr_reg[3]/SN    1
clk_cpu(F)->clk_cpu(R)	27.941   */13.187        */0.157         system0/SYS_IRQ_PRI_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.924   13.187/*        0.173/*         i2c1/I2CxCR_reg[10]/D    1
clk_cpu(F)->clk_cpu(R)	27.941   */13.187        */0.157         gpio2/clr_if_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.187/*        0.160/*         uart0/UART_BR_reg[10]/D    1
clk_cpu(F)->clk_cpu(R)	27.941   */13.188        */0.157         system0/SYS_IRQ_PRI_reg[37]/D    1
clk_cpu(F)->clk_cpu(R)	27.941   */13.188        */0.157         system0/SYS_IRQ_EN_reg[69]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.188/*        0.160/*         timer1/compare1_reg_reg[10]/D    1
clk_cpu(F)->clk_cpu(R)	27.941   */13.189        */0.157         system0/SYS_IRQ_EN_reg[37]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.189/*        0.160/*         afe0/AFE_TPR_reg[10]/D    1
clk_cpu(F)->clk_cpu(R)	27.941   */13.189        */0.157         system0/SYS_IRQ_PRI_reg[69]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.189/*        0.160/*         afe0/AFE_CR_reg[10]/D    1
clk_cpu(F)->clk_cpu(R)	27.941   */13.190        */0.157         system0/SYS_WDT_CR_reg[5]/D    1
smclk(F)->smclk(R)	27.960   13.190/*        0.011/*         uart1/rx_clk_cntr_reg[0]/SN    1
clk_cpu(F)->clk_cpu(R)	27.938   13.191/*        0.160/*         timer1/control_reg_reg[10]/D    1
clk_cpu(F)->clk_cpu(R)	27.924   13.191/*        0.173/*         i2c0/I2CxCR_reg[10]/D    1
clk_sck1(F)->clk_sck1(R)	28.141   13.191/*        0.120/*         spi1/s_counter_reg[3]/D    1
smclk(F)->smclk(R)	27.804   13.193/*        0.167/*         uart0/RC_CG_HIER_INST286/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.772   13.193/*        0.326/*         ram0/D[28]    1
smclk(F)->smclk(R)	27.785   */13.193        */0.185         uart0/RC_CG_HIER_INST284/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.938   13.193/*        0.160/*         timer1/compare2_reg_reg[10]/D    1
clk_cpu(F)->clk_cpu(R)	27.920   13.194/*        0.178/*         i2c1/I2CxAR_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.194/*        0.160/*         spi1/SPIxTX_reg[10]/D    1
clk_cpu(F)->clk_cpu(R)	27.941   */13.194        */0.157         system0/SYS_CLK_DIV_CR_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.920   13.195/*        0.178/*         i2c1/I2CxAMR_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.920   13.196/*        0.178/*         i2c1/I2CxMTX_reg[1]/D    1
smclk(F)->smclk(R)	27.895   13.196/*        0.075/*         uart1/USR_OVF_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.920   13.196/*        0.178/*         i2c1/I2CxCR_reg[1]/D    1
clk_sck0(F)->clk_sck0(R)	28.229   */13.197        */0.063         spi0/s_counter_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.197/*        0.160/*         spi1/SPIxCR_reg[10]/D    1
clk_cpu(F)->clk_cpu(R)	27.941   */13.198        */0.157         system0/SYS_IRQ_EN_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.935   13.199/*        0.163/*         afe0/BIAS_CR_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.199/*        0.160/*         spi0/SPIxTX_reg[10]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.199/*        0.160/*         spi0/SPIxFOS_reg[10]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.199/*        0.160/*         spi0/SPIxCR_reg[10]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.200/*        0.160/*         timer0/control_reg_reg[10]/D    1
clk_cpu(F)->clk_cpu(R)	27.941   */13.200        */0.157         system0/SYS_CLK_CR_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.200/*        0.160/*         timer0/compare1_reg_reg[10]/D    1
clk_cpu(F)->clk_cpu(R)	27.935   13.200/*        0.163/*         spi1/SPIxTX_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.200/*        0.160/*         timer0/compare2_reg_reg[10]/D    1
clk_cpu(F)->clk_cpu(R)	27.935   13.201/*        0.163/*         gpio3/PxSEL_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.935   13.201/*        0.163/*         gpio3/PxREN_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.935   13.201/*        0.163/*         gpio3/PxDIR_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.764   13.201/*        0.333/*         ram0/D[29]    1
clk_cpu(F)->clk_cpu(R)	27.935   13.201/*        0.163/*         gpio3/PxIES_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.935   13.201/*        0.163/*         gpio3/PxIE_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.935   13.201/*        0.163/*         spi1/SPIxCR_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.935   13.202/*        0.163/*         gpio3/clr_if_reg[1]/D    1
smclk(R)->smclk(F)	13.528   */13.202        */0.193         spi0/sck_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.935   13.202/*        0.163/*         timer1/compare1_reg_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.935   13.204/*        0.163/*         uart1/UART_CR_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.935   13.204/*        0.163/*         afe0/BIAS_ADJ_int_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.935   13.204/*        0.163/*         afe0/BIAS_DBN_int_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.935   13.204/*        0.163/*         afe0/BIAS_DBNC_int_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.935   13.204/*        0.163/*         afe0/BIAS_DBP_int_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.935   13.204/*        0.163/*         afe0/BIAS_DBPC_int_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.935   13.205/*        0.163/*         spi0/SPIxFOS_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.935   13.205/*        0.163/*         uart1/UART_BR_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.913   13.205/*        0.185/*         timer1/timer_value_write_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.935   13.205/*        0.163/*         gpio1/PxREN_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.935   13.205/*        0.163/*         gpio1/PxSEL_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.935   13.205/*        0.163/*         gpio1/PxDIR_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.935   13.205/*        0.163/*         uart1/UART_TX_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.935   13.206/*        0.163/*         gpio1/PxIES_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.935   13.206/*        0.163/*         gpio1/PxIE_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.935   13.207/*        0.163/*         gpio1/clr_if_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.920   13.208/*        0.177/*         i2c0/I2CxAR_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.920   13.209/*        0.177/*         i2c0/I2CxAMR_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.935   13.210/*        0.163/*         uart0/UART_BR_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.920   13.211/*        0.177/*         i2c0/I2CxSTX_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.935   13.211/*        0.163/*         i2c1/I2CxSTX_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.935   13.214/*        0.163/*         uart0/UART_TX_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.913   13.215/*        0.185/*         timer0/timer_value_write_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.939   13.215/*        0.159/*         timer1/timer_value_write_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.920   13.216/*        0.177/*         i2c0/I2CxCR_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.935   13.216/*        0.163/*         uart0/UART_CR_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.939   13.218/*        0.159/*         timer0/timer_value_write_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.949   13.221/*        0.149/*         spi0/SPIxTX_reg[31]/D    1
clk_cpu(F)->clk_cpu(R)	27.945   13.221/*        0.153/*         timer1/control_reg_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.935   13.227/*        0.163/*         timer1/compare2_reg_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.935   13.227/*        0.163/*         timer1/compare0_reg_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.935   13.228/*        0.163/*         timer1/control_reg_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.945   13.229/*        0.153/*         timer0/control_reg_reg[7]/D    1
smclk(F)->smclk(R)	27.783   */13.229        */0.187         spi1/cg_clk_baud_src/CG1/E    1
clk_cpu(F)->clk_cpu(R)	27.935   13.230/*        0.163/*         i2c0/I2CxMTX_reg[1]/D    1
smclk(F)->smclk(R)	27.744   13.232/*        0.227/*         spi0/cg_clk_baud_src/CG1/E    1
clk_cpu(F)->clk_cpu(R)	27.955   13.237/*        0.143/*         spi0/SPIxTX_reg[27]/D    1
clk_cpu(F)->clk_cpu(R)	27.949   13.238/*        0.149/*         spi1/SPIxTX_reg[31]/D    1
clk_cpu(F)->clk_cpu(R)	27.956   13.238/*        0.142/*         timer0/compare0_reg_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.956   13.239/*        0.142/*         timer0/compare1_reg_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.956   13.239/*        0.142/*         timer0/compare2_reg_reg[7]/D    1
clk_sck0(F)->clk_sck0(R)	28.228   */13.241        */0.064         spi0/s_counter_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   13.241/*        0.143/*         spi1/SPIxTX_reg[27]/D    1
clk_cpu(F)->clk_cpu(R)	27.956   13.244/*        0.141/*         afe0/AFE_TPR_reg[18]/D    1
clk_cpu(F)->clk_cpu(R)	27.956   13.244/*        0.141/*         afe0/AFE_CR_reg[18]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   13.247/*        0.141/*         spi0/SPIxTX_reg[24]/D    1
clk_cpu(F)->clk_cpu(R)	27.935   13.248/*        0.163/*         timer0/compare0_reg_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   13.249/*        0.141/*         spi0/SPIxCR_reg[18]/D    1
clk_cpu(F)->clk_cpu(R)	27.935   13.250/*        0.163/*         timer0/compare1_reg_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.251/*        0.159/*         timer0/timer_value_write_reg[27]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.251/*        0.159/*         timer1/timer_value_write_reg[27]/D    1
smclk(F)->smclk(R)	27.792   13.252/*        0.178/*         spi0/RC_CG_HIER_INST173/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.957   13.253/*        0.141/*         spi0/SPIxTX_reg[18]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   13.253/*        0.141/*         spi0/SPIxFOS_reg[18]/D    1
clk_cpu(F)->clk_cpu(R)	27.935   13.253/*        0.163/*         timer0/compare2_reg_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.736   13.253/*        0.361/*         npu0/NPUCR_reg[17]/SI    1
clk_cpu(F)->clk_cpu(R)	27.935   13.257/*        0.163/*         timer0/control_reg_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   13.259/*        0.141/*         spi1/SPIxCR_reg[18]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   13.259/*        0.141/*         spi1/SPIxTX_reg[18]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   13.259/*        0.141/*         spi1/SPIxTX_reg[24]/D    1
clk_cpu(F)->clk_cpu(R)	27.945   13.259/*        0.153/*         i2c1/I2CxCR_reg[18]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   13.260/*        0.158/*         timer1/timer_value_write_reg[18]/D    1
clk_cpu(F)->clk_cpu(R)	27.932   13.261/*        0.166/*         timer0/timer_value_write_reg[31]/D    1
clk_cpu(F)->clk_cpu(R)	27.735   */13.262        */0.363         ram0/D[15]    1
clk_cpu(F)->clk_cpu(R)	27.950   13.263/*        0.148/*         timer0/compare0_reg_reg[31]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   13.264/*        0.158/*         timer0/timer_value_write_reg[18]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.265/*        0.148/*         timer0/compare2_reg_reg[31]/D    1
clk_cpu(F)->clk_cpu(R)	27.946   13.267/*        0.152/*         timer1/compare0_reg_reg[18]/D    1
clk_cpu(F)->clk_cpu(R)	27.946   13.267/*        0.152/*         timer0/compare0_reg_reg[24]/D    1
clk_cpu(F)->clk_cpu(R)	27.779   13.268/*        0.318/*         ram0/D[16]    1
clk_cpu(F)->clk_cpu(R)	27.950   13.269/*        0.148/*         timer0/compare1_reg_reg[31]/D    1
clk_cpu(F)->clk_cpu(R)	27.956   13.269/*        0.142/*         timer1/compare1_reg_reg[27]/D    1
clk_cpu(F)->clk_cpu(R)	27.956   13.269/*        0.142/*         timer1/compare0_reg_reg[27]/D    1
clk_cpu(F)->clk_cpu(R)	27.956   13.269/*        0.142/*         timer1/compare2_reg_reg[27]/D    1
clk_cpu(F)->clk_cpu(R)	27.956   13.270/*        0.142/*         system0/SYS_IRQ_PRI_reg[59]/D    1
clk_cpu(F)->clk_cpu(R)	27.956   13.271/*        0.142/*         system0/SYS_IRQ_PRI_reg[27]/D    1
clk_cpu(F)->clk_cpu(R)	27.775   13.271/*        0.323/*         ram0/D[19]    1
clk_cpu(F)->clk_cpu(R)	27.956   13.272/*        0.142/*         system0/SYS_IRQ_EN_reg[59]/D    1
clk_cpu(F)->clk_cpu(R)	27.956   13.273/*        0.142/*         system0/SYS_IRQ_EN_reg[27]/D    1
clk_cpu(F)->clk_cpu(R)	27.946   13.273/*        0.152/*         i2c0/I2CxCR_reg[18]/D    1
clk_cpu(F)->clk_cpu(R)	27.933   13.274/*        0.165/*         timer1/timer_value_write_reg[31]/D    1
mclk(R)->mclk(R)	27.785   13.277/*        0.114/*         npu0/AccOutLtchd_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   13.278/*        0.140/*         timer1/control_reg_reg[18]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   13.278/*        0.140/*         timer1/compare1_reg_reg[18]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   13.279/*        0.140/*         timer1/compare2_reg_reg[18]/D    1
clk_cpu(F)->clk_cpu(R)	27.784   13.279/*        0.314/*         ram0/D[21]    1
clk_cpu(F)->clk_cpu(R)	27.939   13.280/*        0.159/*         timer1/compare0_reg_reg[31]/D    1
clk_cpu(F)->clk_cpu(R)	27.776   13.280/*        0.322/*         ram0/D[17]    1
clk_cpu(F)->clk_cpu(R)	27.958   13.281/*        0.140/*         timer0/compare2_reg_reg[24]/D    1
smclk(F)->smclk(R)	27.898   13.283/*        0.073/*         uart0/USR_OVF_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.957   13.284/*        0.140/*         timer0/compare2_reg_reg[18]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   13.285/*        0.140/*         timer0/control_reg_reg[18]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   13.285/*        0.140/*         timer0/compare1_reg_reg[18]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   13.285/*        0.140/*         timer0/compare0_reg_reg[18]/D    1
mclk(R)->mclk(R)	27.796   13.288/*        0.103/*         npu0/NPU_FPMAC/YAccInt_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.288/*        0.148/*         spi0/SPIxTX_reg[30]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.292/*        0.147/*         timer1/compare2_reg_reg[31]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.292/*        0.147/*         timer1/compare1_reg_reg[31]/D    1
smclk(F)->smclk(R)	27.779   13.293/*        0.192/*         uart0/RC_CG_HIER_INST291/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.951   13.293/*        0.147/*         system0/SYS_IRQ_PRI_reg[63]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.293/*        0.147/*         system0/SYS_IRQ_PRI_reg[31]/D    1
smclk(F)->smclk(R)	27.801   13.294/*        0.170/*         uart1/RC_CG_HIER_INST306/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.951   13.294/*        0.147/*         system0/SYS_IRQ_EN_reg[63]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.299/*        0.146/*         system0/SYS_IRQ_EN_reg[31]/D    1
clk_cpu(F)->clk_cpu(R)	27.926   13.300/*        0.172/*         i2c1/I2CxAR_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.923   */13.300        */0.175         afe0/BIAS_CR_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.793   13.301/*        0.305/*         ram0/D[25]    1
clk_cpu(F)->clk_cpu(R)	27.923   */13.301        */0.175         spi1/SPIxTX_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.926   13.302/*        0.172/*         i2c1/I2CxSTX_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.923   */13.302        */0.175         gpio0/PxIES_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.923   */13.302        */0.175         spi1/SPIxCR_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.926   13.303/*        0.172/*         i2c1/I2CxCR_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.926   13.303/*        0.172/*         i2c1/I2CxAMR_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.919   13.303/*        0.179/*         timer1/timer_value_write_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.923   */13.303        */0.175         spi0/SPIxCR_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.923   */13.304        */0.175         spi0/SPIxTX_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.923   */13.304        */0.175         spi0/SPIxFOS_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.960   13.305/*        0.138/*         gpio2/PxSEL_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.960   13.305/*        0.138/*         gpio2/PxREN_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.960   13.305/*        0.138/*         system0/SYS_IRQ_EN_reg[65]/D    1
clk_cpu(F)->clk_cpu(R)	27.960   13.305/*        0.138/*         gpio2/PxDIR_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.960   13.305/*        0.138/*         system0/SYS_IRQ_PRI_reg[33]/D    1
clk_sck0(F)->clk_sck0(R)	28.218   */13.305        */0.074         spi0/s_tx_sreg_reg[3]/R    1
clk_cpu(F)->clk_cpu(R)	27.960   13.305/*        0.138/*         system0/SYS_IRQ_PRI_reg[1]/D    1
clk_sck0(F)->clk_sck0(R)	28.218   */13.305        */0.074         spi0/s_tx_sreg_reg[2]/R    1
clk_cpu(F)->clk_cpu(R)	27.960   13.305/*        0.138/*         gpio2/PxIES_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.960   13.306/*        0.138/*         gpio2/PxIE_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.960   13.306/*        0.138/*         system0/SYS_IRQ_EN_reg[33]/D    1
clk_cpu(F)->clk_cpu(R)	27.960   13.306/*        0.138/*         system0/SYS_IRQ_PRI_reg[65]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.306/*        0.148/*         spi1/SPIxTX_reg[30]/D    1
clk_cpu(F)->clk_cpu(R)	27.960   13.306/*        0.138/*         gpio2/clr_if_reg[1]/D    1
clk_sck0(F)->clk_sck0(R)	28.219   */13.310        */0.073         spi0/s_tx_sreg_reg[1]/R    1
clk_cpu(F)->clk_cpu(R)	27.919   13.310/*        0.179/*         timer0/timer_value_write_reg[0]/D    1
clk_sck0(F)->clk_sck0(R)	28.217   */13.311        */0.075         spi0/s_tx_sreg_reg[4]/R    1
clk_cpu(F)->clk_cpu(R)	27.926   13.311/*        0.172/*         i2c0/I2CxAR_reg[0]/D    1
clk_sck0(F)->clk_sck0(R)	28.219   */13.311        */0.073         spi0/s_tx_sreg_reg[5]/R    1
clk_cpu(F)->clk_cpu(R)	27.951   13.312/*        0.147/*         afe0/AFE_CR_reg[23]/D    1
clk_cpu(F)->clk_cpu(R)	27.923   */13.313        */0.175         gpio1/PxREN_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.923   */13.313        */0.175         gpio1/PxDIR_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.923   */13.313        */0.175         gpio1/PxSEL_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.923   */13.313        */0.175         gpio1/PxIES_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.923   */13.313        */0.175         gpio1/PxIE_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.923   */13.313        */0.175         gpio1/clr_if_reg[0]/D    1
smclk(R)->smclk(F)	13.343   13.315/*        0.377/*         spi0/tx_in_progress_reg/SE    1
clk_cpu(F)->clk_cpu(R)	27.923   */13.316        */0.175         i2c1/I2CxMTX_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.923   */13.319        */0.174         gpio3/PxREN_reg[0]/D    1
clk_sck0(F)->clk_sck0(R)	28.219   */13.319        */0.073         spi0/s_tx_sreg_reg[25]/R    1
clk_cpu(F)->clk_cpu(R)	27.923   */13.319        */0.174         gpio3/PxDIR_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	28.063   */13.319        */0.035         spi0/clr_spi_teif_reg/R    1
clk_cpu(F)->clk_cpu(R)	28.063   */13.319        */0.035         spi0/clr_spi_tcif_reg/R    1
clk_cpu(F)->clk_cpu(R)	27.923   */13.319        */0.174         gpio3/PxSEL_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.923   */13.319        */0.174         gpio3/PxIES_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.923   */13.319        */0.174         gpio3/PxIE_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.926   13.319/*        0.172/*         i2c0/I2CxAMR_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.926   13.319/*        0.172/*         i2c0/I2CxSTX_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.923   */13.320        */0.174         gpio3/clr_if_reg[0]/D    1
clk_sck0(F)->clk_sck0(R)	28.219   */13.320        */0.073         spi0/s_tx_sreg_reg[11]/R    1
clk_cpu(F)->clk_cpu(R)	27.951   13.320/*        0.147/*         spi0/SPIxTX_reg[23]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.320/*        0.147/*         spi0/SPIxFOS_reg[23]/D    1
clk_cpu(F)->clk_cpu(R)	27.923   */13.320        */0.174         timer1/compare2_reg_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.923   */13.321        */0.174         timer1/compare1_reg_reg[0]/D    1
clk_sck0(F)->clk_sck0(R)	28.219   */13.321        */0.073         spi0/s_tx_sreg_reg[30]/R    1
clk_cpu(F)->clk_cpu(R)	27.951   13.322/*        0.147/*         spi1/SPIxTX_reg[23]/D    1
clk_sck1(F)->clk_sck1(R)	28.176   */13.322        */0.085         spi1/s_counter_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.923   */13.323        */0.174         timer1/compare0_reg_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.323/*        0.147/*         spi0/SPIxTX_reg[26]/D    1
clk_cpu(F)->clk_cpu(R)	27.939   13.323/*        0.159/*         timer0/compare0_reg_reg[30]/D    1
clk_cpu(F)->clk_cpu(R)	27.926   13.324/*        0.172/*         i2c0/I2CxCR_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.923   */13.324        */0.174         timer1/control_reg_reg[0]/D    1
clk_sck0(F)->clk_sck0(R)	28.220   */13.324        */0.072         spi0/s_tx_sreg_reg[27]/R    1
clk_sck0(F)->clk_sck0(R)	28.220   */13.325        */0.072         spi0/s_tx_sreg_reg[29]/R    1
clk_sck0(F)->clk_sck0(R)	28.220   */13.325        */0.072         spi0/s_tx_sreg_reg[28]/R    1
clk_cpu(F)->clk_cpu(R)	27.933   13.326/*        0.165/*         timer0/timer_value_write_reg[23]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.334/*        0.147/*         timer0/compare1_reg_reg[30]/D    1
clk_cpu(F)->clk_cpu(R)	27.934   13.336/*        0.164/*         timer1/timer_value_write_reg[30]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.336/*        0.147/*         timer0/compare2_reg_reg[30]/D    1
clk_cpu(F)->clk_cpu(R)	27.923   */13.336        */0.175         i2c0/I2CxMTX_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.934   13.337/*        0.164/*         timer0/timer_value_write_reg[30]/D    1
clk_sck0(F)->clk_sck0(R)	28.222   */13.337        */0.070         spi0/s_tx_sreg_reg[24]/R    1
clk_cpu(F)->clk_cpu(R)	27.924   */13.337        */0.174         timer0/compare1_reg_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.924   */13.337        */0.174         timer0/compare0_reg_reg[0]/D    1
clk_sck0(F)->clk_sck0(R)	28.222   */13.337        */0.070         spi0/s_tx_sreg_reg[26]/R    1
clk_cpu(F)->clk_cpu(R)	27.933   13.338/*        0.165/*         timer1/timer_value_write_reg[23]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.339/*        0.147/*         timer0/compare1_reg_reg[23]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.339/*        0.147/*         timer0/compare0_reg_reg[23]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.340/*        0.147/*         spi1/SPIxTX_reg[26]/D    1
clk_cpu(F)->clk_cpu(R)	27.924   */13.340        */0.174         timer0/compare2_reg_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.944   13.341/*        0.154/*         afe0/AFE_CR_reg[20]/D    1
clk_cpu(F)->clk_cpu(R)	27.924   */13.343        */0.174         timer0/control_reg_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.924   13.344/*        0.174/*         timer0/timer_value_write_reg[20]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.345/*        0.146/*         timer0/compare2_reg_reg[23]/D    1
clk_cpu(F)->clk_cpu(R)	27.931   13.348/*        0.167/*         i2c0/I2CxCR_reg[20]/D    1
clk_cpu(F)->clk_cpu(R)	27.931   13.348/*        0.167/*         timer0/compare0_reg_reg[20]/D    1
clk_cpu(F)->clk_cpu(R)	27.931   13.349/*        0.167/*         i2c1/I2CxCR_reg[20]/D    1
clk_cpu(F)->clk_cpu(R)	27.927   13.349/*        0.171/*         gpio2/PxDIR_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.944   13.349/*        0.154/*         spi1/SPIxTX_reg[20]/D    1
clk_cpu(F)->clk_cpu(R)	27.944   13.351/*        0.154/*         spi0/SPIxTX_reg[20]/D    1
clk_cpu(F)->clk_cpu(R)	27.944   13.351/*        0.154/*         spi0/SPIxFOS_reg[20]/D    1
clk_cpu(F)->clk_cpu(R)	27.920   13.352/*        0.178/*         system0/SYS_CRC_DATA_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.952   13.354/*        0.146/*         timer1/compare1_reg_reg[30]/D    1
clk_cpu(F)->clk_cpu(R)	27.952   13.354/*        0.146/*         timer1/compare0_reg_reg[30]/D    1
clk_cpu(F)->clk_cpu(R)	27.952   13.354/*        0.146/*         timer1/compare2_reg_reg[30]/D    1
clk_cpu(F)->clk_cpu(R)	27.924   13.355/*        0.174/*         timer1/timer_value_write_reg[20]/D    1
clk_cpu(F)->clk_cpu(R)	27.952   13.355/*        0.146/*         timer1/compare2_reg_reg[23]/D    1
clk_cpu(F)->clk_cpu(R)	27.952   13.355/*        0.146/*         timer1/compare1_reg_reg[23]/D    1
clk_cpu(F)->clk_cpu(R)	27.952   13.355/*        0.146/*         timer1/compare0_reg_reg[23]/D    1
clk_cpu(F)->clk_cpu(R)	27.952   13.355/*        0.146/*         system0/SYS_IRQ_PRI_reg[62]/D    1
clk_cpu(F)->clk_cpu(R)	27.952   13.355/*        0.146/*         system0/SYS_IRQ_PRI_reg[30]/D    1
clk_cpu(F)->clk_cpu(R)	27.952   13.356/*        0.146/*         system0/SYS_IRQ_EN_reg[62]/D    1
smclk(R)->smclk(F)	13.649   */13.357        */0.071         spi0/m_tx_sreg_reg[31]/D    1
clk_cpu(F)->clk_cpu(R)	27.934   13.358/*        0.164/*         timer1/timer_value_write_reg[26]/D    1
clk_cpu(F)->clk_cpu(R)	27.952   13.358/*        0.146/*         system0/SYS_IRQ_EN_reg[30]/D    1
clk_cpu(F)->clk_cpu(R)	27.934   13.358/*        0.164/*         timer0/timer_value_write_reg[26]/D    1
smclk(R)->smclk(F)	13.670   */13.359        */0.050         spi0/m_spi_teif_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.925   */13.361        */0.173         system0/SYS_IRQ_PRI_reg[32]/D    1
clk_cpu(F)->clk_cpu(R)	27.925   */13.361        */0.173         system0/SYS_IRQ_EN_reg[64]/D    1
clk_cpu(F)->clk_cpu(R)	27.925   */13.361        */0.173         system0/SYS_IRQ_PRI_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.925   */13.361        */0.173         gpio2/PxSEL_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.925   */13.361        */0.173         gpio2/PxREN_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.952   13.361/*        0.146/*         timer0/compare0_reg_reg[26]/D    1
clk_cpu(F)->clk_cpu(R)	27.944   13.361/*        0.154/*         timer0/compare1_reg_reg[20]/D    1
clk_cpu(F)->clk_cpu(R)	27.925   */13.361        */0.173         gpio2/PxIE_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.925   */13.361        */0.173         system0/SYS_IRQ_EN_reg[32]/D    1
clk_cpu(F)->clk_cpu(R)	27.925   */13.361        */0.173         gpio2/PxIES_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.924   */13.362        */0.174         system0/SYS_BLOCK_PWR_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.925   */13.362        */0.173         gpio2/clr_if_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.944   13.362/*        0.154/*         timer0/compare2_reg_reg[20]/D    1
clk_cpu(F)->clk_cpu(R)	27.925   */13.362        */0.173         system0/SYS_IRQ_PRI_reg[64]/D    1
clk_sck0(F)->clk_sck0(R)	28.226   */13.363        */0.066         spi0/s_tx_sreg_reg[23]/R    1
clk_cpu(F)->clk_cpu(R)	27.925   */13.363        */0.173         system0/SYS_WDT_CR_reg[0]/D    1
clk_sck0(F)->clk_sck0(R)	28.227   */13.363        */0.065         spi0/s_tx_sreg_reg[14]/R    1
clk_cpu(F)->clk_cpu(R)	27.940   13.364/*        0.158/*         timer1/compare0_reg_reg[26]/D    1
clk_cpu(F)->clk_cpu(R)	27.925   */13.365        */0.173         system0/SYS_CLK_DIV_CR_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.952   13.365/*        0.146/*         system0/SYS_IRQ_EN_reg[55]/D    1
clk_cpu(F)->clk_cpu(R)	28.060   */13.365        */0.038         spi1/clr_spi_teif_reg/R    1
clk_cpu(F)->clk_cpu(R)	28.060   */13.365        */0.038         spi1/clr_spi_tcif_reg/R    1
clk_cpu(F)->clk_cpu(R)	27.952   13.367/*        0.146/*         timer0/compare2_reg_reg[26]/D    1
clk_cpu(F)->clk_cpu(R)	27.952   13.367/*        0.146/*         timer0/compare1_reg_reg[26]/D    1
clk_cpu(F)->clk_cpu(R)	27.944   13.368/*        0.154/*         timer1/compare2_reg_reg[20]/D    1
clk_cpu(F)->clk_cpu(R)	27.925   */13.368        */0.173         system0/SYS_IRQ_EN_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.952   13.369/*        0.146/*         system0/SYS_IRQ_PRI_reg[23]/D    1
clk_cpu(F)->clk_cpu(R)	27.944   13.369/*        0.154/*         timer1/compare1_reg_reg[20]/D    1
clk_cpu(F)->clk_cpu(R)	27.718   13.370/*        0.380/*         system0/DCO1_BIAS_reg[11]/SI    1
clk_cpu(F)->clk_cpu(R)	27.944   13.370/*        0.154/*         timer1/compare0_reg_reg[20]/D    1
clk_cpu(F)->clk_cpu(R)	27.718   13.371/*        0.380/*         system0/DCO0_BIAS_reg[11]/SI    1
clk_cpu(F)->clk_cpu(R)	27.925   */13.372        */0.173         system0/SYS_CLK_CR_reg[0]/D    1
clk_cpu(F)->clk_cpu(R)	27.724   13.374/*        0.374/*         system0/DCO1_BIAS_reg[6]/SI    1
clk_cpu(F)->clk_cpu(R)	27.952   13.375/*        0.146/*         system0/SYS_IRQ_PRI_reg[55]/D    1
clk_cpu(F)->clk_cpu(R)	27.952   13.376/*        0.146/*         timer1/compare1_reg_reg[26]/D    1
clk_cpu(F)->clk_cpu(R)	27.952   13.376/*        0.146/*         timer1/compare2_reg_reg[26]/D    1
clk_cpu(F)->clk_cpu(R)	27.952   13.378/*        0.146/*         system0/SYS_IRQ_PRI_reg[58]/D    1
clk_cpu(F)->clk_cpu(R)	27.952   13.378/*        0.146/*         system0/SYS_IRQ_PRI_reg[26]/D    1
clk_cpu(F)->clk_cpu(R)	27.952   13.379/*        0.146/*         system0/SYS_IRQ_EN_reg[58]/D    1
clk_cpu(F)->clk_cpu(R)	27.952   13.379/*        0.146/*         system0/SYS_IRQ_EN_reg[26]/D    1
clk_sck0(F)->clk_sck0(R)	28.224   13.381/*        0.068/*         spi0/s_counter_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.952   13.382/*        0.145/*         system0/SYS_IRQ_EN_reg[23]/D    1
clk_cpu(F)->clk_cpu(R)	27.727   13.382/*        0.371/*         system0/DCO1_BIAS_reg[3]/SI    1
clk_cpu(F)->clk_cpu(R)	27.887   13.386/*        0.210/*         npu0/NPUTHINK_reg/D    1
smclk(R)->smclk(F)	13.529   */13.386        */0.191         spi0/RC_CG_HIER_INST189/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.944   13.388/*        0.153/*         system0/SYS_IRQ_EN_reg[52]/D    1
clk_cpu(F)->clk_cpu(R)	27.944   13.392/*        0.153/*         system0/SYS_IRQ_PRI_reg[20]/D    1
clk_cpu(F)->clk_cpu(R)	27.944   13.392/*        0.153/*         system0/SYS_IRQ_PRI_reg[52]/D    1
clk_cpu(F)->clk_cpu(R)	27.944   13.396/*        0.153/*         system0/SYS_IRQ_EN_reg[20]/D    1
mclk(R)->mclk(R)	27.773   13.403/*        0.126/*         npu0/AccOutLtchd_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.949   13.403/*        0.149/*         spi0/SPIxTX_reg[28]/D    1
clk_cpu(F)->clk_cpu(R)	27.928   13.405/*        0.170/*         i2c1/I2CxCR_reg[12]/D    1
clk_cpu(F)->clk_cpu(R)	27.941   13.405/*        0.156/*         afe0/AFE_TPR_reg[12]/D    1
clk_cpu(F)->clk_cpu(R)	27.941   13.406/*        0.156/*         afe0/AFE_CR_reg[12]/D    1
clk_cpu(F)->clk_cpu(R)	27.921   13.408/*        0.177/*         timer1/timer_value_write_reg[12]/D    1
mclk(R)->mclk(R)	27.771   13.408/*        0.128/*         npu0/AccOutLtchd_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.921   13.409/*        0.177/*         timer0/timer_value_write_reg[12]/D    1
smclk(R)->smclk(F)	13.715   13.409/*        0.006/*         spi0/sck_reg/SN    1
mclk(R)->mclk(R)	27.778   13.409/*        0.121/*         npu0/AccOutLtchd_reg[9]/D    1
clk_cpu(F)->clk_cpu(R)	27.716   13.409/*        0.382/*         system0/DCO0_BIAS_reg[2]/SI    1
clk_cpu(F)->clk_cpu(R)	27.928   13.410/*        0.170/*         i2c0/I2CxCR_reg[12]/D    1
clk_cpu(F)->clk_cpu(R)	27.928   13.410/*        0.170/*         timer1/compare0_reg_reg[12]/D    1
clk_cpu(F)->clk_cpu(R)	27.941   13.410/*        0.157/*         spi0/SPIxTX_reg[12]/D    1
clk_cpu(F)->clk_cpu(R)	27.941   13.410/*        0.157/*         spi0/SPIxFOS_reg[12]/D    1
clk_cpu(F)->clk_cpu(R)	27.941   13.411/*        0.157/*         spi0/SPIxCR_reg[12]/D    1
mclk(R)->mclk(R)	27.773   13.411/*        0.126/*         npu0/AccOutLtchd_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.941   13.411/*        0.157/*         spi1/SPIxTX_reg[12]/D    1
mclk(R)->mclk(R)	27.785   13.414/*        0.114/*         npu0/NPU_FPMAC/YAccInt_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.941   13.414/*        0.157/*         spi1/SPIxCR_reg[12]/D    1
clk_cpu(F)->clk_cpu(R)	27.949   13.416/*        0.149/*         spi1/SPIxTX_reg[28]/D    1
clk_cpu(F)->clk_cpu(R)	27.946   13.418/*        0.152/*         spi0/SPIxTX_reg[29]/D    1
mclk(R)->mclk(R)	27.774   13.419/*        0.126/*         npu0/AccOutLtchd_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.941   13.419/*        0.156/*         afe0/BIAS_DBPC_int_reg[12]/D    1
clk_cpu(F)->clk_cpu(R)	27.941   13.419/*        0.156/*         afe0/BIAS_DBP_int_reg[12]/D    1
smclk(R)->smclk(F)	13.639   */13.419        */0.081         spi0/sck_reg/R    1
clk_cpu(F)->clk_cpu(R)	27.941   13.419/*        0.156/*         afe0/BIAS_DBNC_int_reg[12]/D    1
clk_cpu(F)->clk_cpu(R)	27.941   13.419/*        0.156/*         afe0/BIAS_DBN_int_reg[12]/D    1
smclk(F)->smclk(R)	27.983   13.419/*        -0.013/*        uart0/rx_clk_cntr_reg[1]/SN    1
smclk(F)->smclk(R)	27.983   13.419/*        -0.013/*        uart0/rx_clk_cntr_reg[2]/SN    1
smclk(F)->smclk(R)	27.983   13.419/*        -0.013/*        uart0/ud_cntr_reg[5]/SN    1
smclk(F)->smclk(R)	27.983   13.419/*        -0.013/*        uart0/rx_clk_cntr_reg[3]/SN    1
mclk(R)->mclk(R)	27.783   13.419/*        0.116/*         npu0/NPU_FPMAC/YAccInt_reg[2]/D    1
smclk(F)->smclk(R)	27.983   13.420/*        -0.013/*        uart0/rx_bit_cntr_reg[1]/SN    1
mclk(R)->mclk(R)	27.790   13.420/*        0.110/*         npu0/NPU_FPMAC/YAccInt_reg[9]/D    1
mclk(R)->mclk(R)	27.779   13.421/*        0.120/*         npu0/AccOutLtchd_reg[5]/D    1
clk_cpu(F)->clk_cpu(R)	27.928   13.422/*        0.170/*         timer0/compare0_reg_reg[12]/D    1
mclk(R)->mclk(R)	27.785   13.422/*        0.114/*         npu0/NPU_FPMAC/YAccInt_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.941   13.423/*        0.156/*         timer1/compare1_reg_reg[12]/D    1
mclk(R)->mclk(R)	27.781   13.424/*        0.119/*         npu0/AccOutLtchd_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	27.941   13.424/*        0.156/*         timer1/control_reg_reg[12]/D    1
clk_cpu(F)->clk_cpu(R)	27.941   13.426/*        0.156/*         timer1/compare2_reg_reg[12]/D    1
clk_cpu(F)->clk_cpu(R)	27.923   13.427/*        0.175/*         timer0/timer_value_write_reg[13]/D    1
clk_cpu(F)->clk_cpu(R)	27.943   13.428/*        0.155/*         afe0/AFE_TPR_reg[13]/D    1
clk_cpu(F)->clk_cpu(R)	27.930   13.428/*        0.168/*         timer1/compare0_reg_reg[13]/D    1
clk_cpu(F)->clk_cpu(R)	27.943   13.428/*        0.155/*         afe0/AFE_CR_reg[13]/D    1
clk_cpu(F)->clk_cpu(R)	27.722   13.429/*        0.376/*         system0/DCO0_BIAS_reg[4]/SI    1
clk_cpu(F)->clk_cpu(R)	27.923   13.429/*        0.175/*         timer1/timer_value_write_reg[13]/D    1
mclk(R)->mclk(R)	27.776   13.430/*        0.123/*         npu0/AccOutLtchd_reg[6]/D    1
smclk(R)->smclk(F)	13.519   */13.430        */0.201         spi0/RC_CG_HIER_INST191/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.785   13.430/*        0.114/*         npu0/NPU_FPMAC/YAccInt_reg[1]/D    1
mclk(R)->mclk(R)	27.791   13.431/*        0.109/*         npu0/NPU_FPMAC/YAccInt_reg[5]/D    1
smclk(F)->smclk(R)	27.995   13.431/*        -0.025/*        uart0/rx_bit_cntr_reg[3]/SN    1
mclk(R)->mclk(R)	27.783   13.432/*        0.117/*         npu0/AccOutLtchd_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.943   13.433/*        0.154/*         spi1/SPIxTX_reg[13]/D    1
clk_cpu(F)->clk_cpu(R)	27.941   13.434/*        0.156/*         timer0/compare1_reg_reg[12]/D    1
clk_cpu(F)->clk_cpu(R)	27.941   13.434/*        0.156/*         timer0/compare2_reg_reg[12]/D    1
mclk(R)->mclk(R)	27.792   13.434/*        0.108/*         npu0/NPU_FPMAC/YAccInt_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	27.946   13.435/*        0.152/*         spi1/SPIxTX_reg[29]/D    1
smclk(F)->smclk(R)	27.999   13.435/*        -0.029/*        uart0/rx_clk_cntr_reg[0]/SN    1
clk_cpu(F)->clk_cpu(R)	27.943   13.435/*        0.154/*         spi1/SPIxCR_reg[13]/D    1
clk_cpu(F)->clk_cpu(R)	27.943   13.436/*        0.154/*         spi0/SPIxFOS_reg[13]/D    1
clk_cpu(F)->clk_cpu(R)	27.943   13.436/*        0.154/*         spi0/SPIxTX_reg[13]/D    1
clk_cpu(F)->clk_cpu(R)	27.943   13.436/*        0.154/*         spi0/SPIxCR_reg[13]/D    1
clk_cpu(F)->clk_cpu(R)	27.941   13.437/*        0.156/*         timer0/control_reg_reg[12]/D    1
clk_cpu(F)->clk_cpu(R)	27.722   13.437/*        0.376/*         system0/DCO1_BIAS_reg[4]/SI    1
clk_cpu(F)->clk_cpu(R)	27.943   13.438/*        0.154/*         afe0/BIAS_DBPC_int_reg[13]/D    1
clk_cpu(F)->clk_cpu(R)	27.943   13.438/*        0.154/*         afe0/BIAS_DBP_int_reg[13]/D    1
clk_cpu(F)->clk_cpu(R)	27.943   13.439/*        0.154/*         afe0/BIAS_DBN_int_reg[13]/D    1
clk_cpu(F)->clk_cpu(R)	27.943   13.439/*        0.154/*         afe0/BIAS_DBNC_int_reg[13]/D    1
clk_cpu(F)->clk_cpu(R)	27.949   13.440/*        0.149/*         timer0/compare0_reg_reg[28]/D    1
mclk(R)->mclk(R)	27.788   13.441/*        0.112/*         npu0/NPU_FPMAC/YAccInt_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.943   13.441/*        0.154/*         i2c1/I2CxCR_reg[13]/D    1
clk_cpu(F)->clk_cpu(R)	27.931   13.441/*        0.166/*         timer1/timer_value_write_reg[28]/D    1
clk_cpu(F)->clk_cpu(R)	27.931   13.441/*        0.166/*         timer0/timer_value_write_reg[28]/D    1
clk_cpu(F)->clk_cpu(R)	27.943   13.442/*        0.154/*         timer1/compare1_reg_reg[13]/D    1
clk_cpu(F)->clk_cpu(R)	27.930   13.442/*        0.168/*         timer0/compare0_reg_reg[13]/D    1
clk_cpu(F)->clk_cpu(R)	27.949   13.442/*        0.149/*         afe0/BIAS_TIA_G_POT_int_reg[15]/D    1
mclk(R)->mclk(R)	27.794   13.443/*        0.106/*         npu0/NPU_FPMAC/YAccInt_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.949   13.443/*        0.148/*         timer0/compare1_reg_reg[28]/D    1
clk_cpu(F)->clk_cpu(R)	27.943   13.443/*        0.154/*         timer1/control_reg_reg[13]/D    1
clk_cpu(F)->clk_cpu(R)	27.949   13.444/*        0.148/*         timer0/compare2_reg_reg[28]/D    1
clk_cpu(F)->clk_cpu(R)	27.943   13.444/*        0.154/*         i2c0/I2CxCR_reg[13]/D    1
clk_cpu(F)->clk_cpu(R)	27.943   13.445/*        0.154/*         timer1/compare2_reg_reg[13]/D    1
smclk(F)->smclk(R)	27.769   */13.445        */0.201         uart1/cg_clk_baud/CG1/E    1
clk_cpu(F)->clk_cpu(R)	27.938   13.447/*        0.160/*         timer1/compare0_reg_reg[28]/D    1
clk_cpu(F)->clk_cpu(R)	27.889   */13.447        */0.209         gpio2/RC_CG_HIER_INST115/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.904   */13.451        */0.194         adddec0/gen_cg_periph[8].cg_periph/CG1/E    1
clk_cpu(F)->clk_cpu(R)	27.943   13.455/*        0.154/*         timer0/compare1_reg_reg[13]/D    1
clk_cpu(F)->clk_cpu(R)	27.943   13.455/*        0.154/*         timer0/compare2_reg_reg[13]/D    1
clk_cpu(F)->clk_cpu(R)	27.943   13.456/*        0.154/*         timer0/control_reg_reg[13]/D    1
clk_cpu(F)->clk_cpu(R)	27.942   13.457/*        0.156/*         system0/SYS_IRQ_PRI_reg[44]/D    1
clk_cpu(F)->clk_cpu(R)	27.928   13.458/*        0.170/*         timer0/timer_value_write_reg[29]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   13.458/*        0.145/*         afe0/AFE_TPR_reg[15]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   13.458/*        0.145/*         npu0/NPUCR_reg[15]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   13.458/*        0.145/*         afe0/AFE_CR_reg[15]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.460/*        0.148/*         timer1/compare1_reg_reg[28]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.460/*        0.148/*         timer1/compare2_reg_reg[28]/D    1
clk_cpu(F)->clk_cpu(R)	27.947   13.460/*        0.151/*         timer0/compare0_reg_reg[29]/D    1
clk_cpu(F)->clk_cpu(R)	27.731   13.460/*        0.367/*         system0/DCO0_BIAS_reg[7]/SI    1
clk_cpu(F)->clk_cpu(R)	27.950   13.461/*        0.148/*         system0/SYS_IRQ_PRI_reg[60]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.461/*        0.148/*         system0/SYS_IRQ_PRI_reg[28]/D    1
clk_cpu(F)->clk_cpu(R)	27.952   13.461/*        0.146/*         spi0/SPIxCR_reg[16]/D    1
clk_cpu(F)->clk_cpu(R)	27.937   13.462/*        0.161/*         spi0/SPIxCR_reg[19]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.462/*        0.148/*         system0/SYS_IRQ_EN_reg[60]/D    1
clk_cpu(F)->clk_cpu(R)	27.947   13.463/*        0.151/*         timer0/compare2_reg_reg[29]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.464/*        0.148/*         system0/SYS_IRQ_EN_reg[28]/D    1
clk_cpu(F)->clk_cpu(R)	27.942   13.465/*        0.156/*         system0/SYS_IRQ_PRI_reg[12]/D    1
clk_cpu(F)->clk_cpu(R)	27.931   13.465/*        0.167/*         timer0/timer_value_write_reg[19]/D    1
clk_cpu(F)->clk_cpu(R)	27.952   13.465/*        0.146/*         spi0/SPIxTX_reg[16]/D    1
clk_cpu(F)->clk_cpu(R)	27.942   13.466/*        0.156/*         system0/SYS_IRQ_EN_reg[76]/D    1
clk_cpu(F)->clk_cpu(R)	27.739   13.466/*        0.359/*         system0/DCO1_BIAS_reg[9]/SI    1
smclk(F)->smclk(R)	27.767   */13.466        */0.203         uart0/cg_clk_baud/CG1/E    1
clk_cpu(F)->clk_cpu(R)	27.739   13.467/*        0.359/*         system0/DCO0_BIAS_reg[9]/SI    1
clk_cpu(F)->clk_cpu(R)	27.952   13.467/*        0.146/*         spi0/SPIxFOS_reg[16]/D    1
clk_cpu(F)->clk_cpu(R)	27.947   13.467/*        0.151/*         timer0/compare1_reg_reg[29]/D    1
clk_cpu(F)->clk_cpu(R)	27.937   13.469/*        0.161/*         timer0/compare0_reg_reg[19]/D    1
clk_cpu(F)->clk_cpu(R)	27.942   13.470/*        0.156/*         system0/SYS_IRQ_EN_reg[44]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.471/*        0.148/*         afe0/AFE_TPR_reg[17]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.471/*        0.148/*         afe0/AFE_CR_reg[17]/D    1
clk_cpu(F)->clk_cpu(R)	27.928   13.471/*        0.169/*         timer1/timer_value_write_reg[29]/D    1
clk_cpu(F)->clk_cpu(R)	27.742   13.474/*        0.356/*         system0/DCO1_BIAS_reg[8]/SI    1
clk_cpu(F)->clk_cpu(R)	27.942   13.475/*        0.156/*         system0/SYS_IRQ_PRI_reg[76]/D    1
clk_cpu(F)->clk_cpu(R)	27.931   13.475/*        0.167/*         timer1/timer_value_write_reg[19]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   13.475/*        0.145/*         spi1/SPIxTX_reg[15]/D    1
clk_cpu(F)->clk_cpu(R)	27.937   13.476/*        0.161/*         i2c1/I2CxCR_reg[19]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.476/*        0.148/*         afe0/AFE_CR_reg[19]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.476/*        0.148/*         afe0/AFE_TPR_reg[19]/D    1
clk_cpu(F)->clk_cpu(R)	27.742   13.477/*        0.356/*         system0/DCO0_BIAS_reg[8]/SI    1
clk_cpu(F)->clk_cpu(R)	27.953   13.477/*        0.145/*         spi1/SPIxCR_reg[15]/D    1
clk_cpu(F)->clk_cpu(R)	27.934   13.477/*        0.164/*         timer1/timer_value_write_reg[16]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.477/*        0.148/*         spi0/SPIxTX_reg[17]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.477/*        0.148/*         spi0/SPIxCR_reg[17]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.478/*        0.148/*         spi1/SPIxTX_reg[19]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.478/*        0.148/*         spi1/SPIxCR_reg[19]/D    1
clk_cpu(F)->clk_cpu(R)	27.949   13.478/*        0.149/*         spi0/SPIxTX_reg[19]/D    1
clk_cpu(F)->clk_cpu(R)	27.952   13.479/*        0.146/*         afe0/AFE_CR_reg[16]/D    1
clk_cpu(F)->clk_cpu(R)	27.952   13.479/*        0.146/*         afe0/AFE_TPR_reg[16]/D    1
clk_cpu(F)->clk_cpu(R)	27.949   13.480/*        0.149/*         spi0/SPIxFOS_reg[19]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   13.480/*        0.145/*         spi0/SPIxTX_reg[15]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   13.480/*        0.145/*         spi0/SPIxFOS_reg[15]/D    1
clk_cpu(F)->clk_cpu(R)	27.944   13.480/*        0.154/*         system0/SYS_IRQ_PRI_reg[45]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   13.481/*        0.145/*         spi0/SPIxCR_reg[15]/D    1
clk_cpu(F)->clk_cpu(R)	27.934   13.481/*        0.164/*         timer0/timer_value_write_reg[16]/D    1
clk_cpu(F)->clk_cpu(R)	27.952   13.481/*        0.145/*         spi1/SPIxTX_reg[16]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.481/*        0.148/*         timer0/compare1_reg_reg[19]/D    1
clk_cpu(F)->clk_cpu(R)	27.942   13.482/*        0.156/*         system0/SYS_IRQ_EN_reg[12]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   13.482/*        0.144/*         afe0/AFE_CR_reg[21]/D    1
clk_cpu(F)->clk_cpu(R)	27.942   13.482/*        0.155/*         i2c1/I2CxCR_reg[21]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.482/*        0.148/*         timer1/control_reg_reg[19]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.482/*        0.148/*         timer1/compare0_reg_reg[19]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   13.482/*        0.144/*         spi1/SPIxTX_reg[21]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.482/*        0.148/*         timer1/compare1_reg_reg[19]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.482/*        0.148/*         timer1/compare2_reg_reg[19]/D    1
clk_cpu(F)->clk_cpu(R)	27.952   13.482/*        0.145/*         spi1/SPIxCR_reg[16]/D    1
clk_cpu(F)->clk_cpu(R)	27.944   13.483/*        0.154/*         system0/SYS_IRQ_PRI_reg[13]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   13.483/*        0.144/*         spi0/SPIxTX_reg[21]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.483/*        0.148/*         timer0/compare2_reg_reg[19]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   13.484/*        0.144/*         spi0/SPIxFOS_reg[21]/D    1
smclk(F)->smclk(R)	27.864   */13.484        */0.106         uart1/rx_bit_cntr_reg[0]/R    1
clk_cpu(F)->clk_cpu(R)	27.950   13.485/*        0.148/*         spi0/SPIxFOS_reg[17]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.485/*        0.148/*         timer0/control_reg_reg[19]/D    1
smclk(F)->smclk(R)	27.779   */13.485        */0.192         uart0/cgu_baud_clk_src/CG1/E    1
clk_cpu(F)->clk_cpu(R)	27.944   13.485/*        0.154/*         system0/SYS_IRQ_EN_reg[77]/D    1
clk_cpu(F)->clk_cpu(R)	27.937   13.486/*        0.161/*         timer1/timer_value_write_reg[21]/D    1
clk_cpu(F)->clk_cpu(R)	27.937   13.486/*        0.161/*         i2c0/I2CxCR_reg[19]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.487/*        0.160/*         i2c1/I2CxCR_reg[17]/D    1
clk_cpu(F)->clk_cpu(R)	27.745   13.487/*        0.353/*         system0/DCO0_BIAS_reg[10]/SI    1
clk_cpu(F)->clk_cpu(R)	27.948   13.488/*        0.150/*         system0/SYS_IRQ_PRI_reg[29]/D    1
clk_cpu(F)->clk_cpu(R)	27.944   13.489/*        0.154/*         system0/SYS_IRQ_EN_reg[45]/D    1
clk_cpu(F)->clk_cpu(R)	27.937   13.489/*        0.161/*         timer0/timer_value_write_reg[21]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   13.490/*        0.145/*         i2c1/I2CxCR_reg[15]/D    1
clk_cpu(F)->clk_cpu(R)	27.757   13.490/*        0.341/*         system0/SYS_CLK_CR_reg[8]/SI    1
clk_cpu(F)->clk_cpu(R)	27.948   13.490/*        0.150/*         system0/SYS_IRQ_EN_reg[61]/D    1
clk_cpu(F)->clk_cpu(R)	27.948   13.490/*        0.150/*         timer1/compare1_reg_reg[29]/D    1
clk_cpu(F)->clk_cpu(R)	27.948   13.490/*        0.150/*         timer1/compare0_reg_reg[29]/D    1
clk_cpu(F)->clk_cpu(R)	27.948   13.491/*        0.150/*         timer1/compare2_reg_reg[29]/D    1
clk_cpu(F)->clk_cpu(R)	27.944   13.492/*        0.154/*         system0/SYS_IRQ_PRI_reg[77]/D    1
clk_cpu(F)->clk_cpu(R)	27.948   13.492/*        0.150/*         system0/SYS_IRQ_PRI_reg[61]/D    1
smclk(F)->smclk(R)	27.787   */13.494        */0.184         uart1/cgu_baud_clk_src/CG1/E    1
clk_cpu(F)->clk_cpu(R)	27.953   13.495/*        0.145/*         timer0/control_reg_reg[16]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   13.495/*        0.145/*         timer0/compare1_reg_reg[16]/D    1
smclk(F)->smclk(R)	27.876   */13.496        */0.095         uart1/ud_cntr_reg[3]/R    1
smclk(F)->smclk(R)	27.876   */13.496        */0.095         uart1/ud_cntr_reg[2]/R    1
smclk(F)->smclk(R)	27.876   */13.496        */0.095         uart1/ud_cntr_reg[4]/R    1
clk_cpu(F)->clk_cpu(R)	27.953   13.496/*        0.145/*         timer1/control_reg_reg[16]/D    1
smclk(F)->smclk(R)	27.876   */13.496        */0.095         uart1/ud_cntr_reg[0]/R    1
clk_cpu(F)->clk_cpu(R)	27.948   13.496/*        0.150/*         system0/SYS_IRQ_EN_reg[29]/D    1
smclk(F)->smclk(R)	27.876   */13.496        */0.094         uart1/ud_cntr_reg[1]/R    1
clk_cpu(F)->clk_cpu(R)	27.953   13.496/*        0.145/*         timer1/compare1_reg_reg[16]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   13.496/*        0.145/*         timer1/compare2_reg_reg[16]/D    1
smclk(F)->smclk(R)	27.876   */13.496        */0.095         uart1/clr_rx_in_progress_reg/R    1
smclk(F)->smclk(R)	27.876   */13.496        */0.095         uart1/rx_bit_cntr_reg[2]/R    1
clk_cpu(F)->clk_cpu(R)	27.953   13.496/*        0.145/*         timer1/compare0_reg_reg[16]/D    1
clk_cpu(F)->clk_cpu(R)	27.960   13.498/*        0.138/*         spi0/SPIxTX_reg[25]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   13.498/*        0.145/*         timer0/compare0_reg_reg[16]/D    1
clk_cpu(F)->clk_cpu(R)	27.943   13.498/*        0.155/*         timer0/compare0_reg_reg[21]/D    1
clk_cpu(F)->clk_cpu(R)	27.944   13.500/*        0.154/*         system0/SYS_IRQ_EN_reg[13]/D    1
clk_cpu(F)->clk_cpu(R)	28.014   */13.500        */0.083         gpio2/clr_if_reg[0]/R    1
clk_cpu(F)->clk_cpu(R)	28.014   */13.501        */0.083         gpio2/clr_if_reg[1]/R    1
clk_cpu(F)->clk_cpu(R)	28.014   */13.501        */0.083         gpio2/clr_if_reg[4]/R    1
clk_cpu(F)->clk_cpu(R)	28.014   */13.501        */0.083         gpio2/clr_if_reg[3]/R    1
clk_cpu(F)->clk_cpu(R)	28.014   */13.501        */0.083         gpio2/clr_if_reg[6]/R    1
clk_cpu(F)->clk_cpu(R)	28.014   */13.501        */0.083         gpio2/clr_if_reg[5]/R    1
clk_cpu(F)->clk_cpu(R)	28.014   */13.501        */0.083         gpio2/clr_if_reg[2]/R    1
clk_cpu(F)->clk_cpu(R)	28.014   */13.501        */0.083         gpio2/clr_if_reg[7]/R    1
clk_cpu(F)->clk_cpu(R)	27.953   13.501/*        0.145/*         i2c0/I2CxCR_reg[15]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   13.502/*        0.145/*         timer0/compare2_reg_reg[16]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.504/*        0.148/*         system0/SYS_IRQ_EN_reg[51]/D    1
clk_cpu(F)->clk_cpu(R)	27.932   13.504/*        0.165/*         timer1/timer_value_write_reg[17]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   13.504/*        0.143/*         timer1/compare2_reg_reg[21]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   13.504/*        0.143/*         timer1/compare0_reg_reg[21]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   13.504/*        0.143/*         timer1/compare1_reg_reg[21]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.505/*        0.148/*         spi1/SPIxCR_reg[17]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.505/*        0.148/*         spi1/SPIxTX_reg[17]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.506/*        0.148/*         timer0/compare1_reg_reg[17]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.506/*        0.148/*         timer0/control_reg_reg[17]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.506/*        0.148/*         system0/SYS_IRQ_PRI_reg[19]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.506/*        0.148/*         timer0/compare0_reg_reg[17]/D    1
mclk(R)->mclk(R)	27.802   13.507/*        0.098/*         npu0/AccOutLtchd_reg[14]/D    1
clk_cpu(F)->clk_cpu(R)	27.932   13.508/*        0.165/*         timer0/timer_value_write_reg[17]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.509/*        0.148/*         system0/SYS_IRQ_PRI_reg[51]/D    1
clk_cpu(F)->clk_cpu(R)	27.936   13.509/*        0.162/*         timer0/timer_value_write_reg[15]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   13.510/*        0.143/*         timer0/compare2_reg_reg[21]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.510/*        0.148/*         system0/SYS_IRQ_EN_reg[19]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   13.510/*        0.143/*         timer0/compare1_reg_reg[21]/D    1
clk_cpu(F)->clk_cpu(R)	27.750   13.511/*        0.348/*         system0/DCO0_BIAS_reg[1]/SI    1
clk_cpu(F)->clk_cpu(R)	27.960   13.512/*        0.137/*         spi1/SPIxTX_reg[25]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   13.513/*        0.143/*         i2c0/I2CxCR_reg[21]/D    1
clk_cpu(F)->clk_cpu(R)	27.942   13.514/*        0.156/*         timer1/compare0_reg_reg[15]/D    1
clk_cpu(F)->clk_cpu(R)	27.945   13.514/*        0.152/*         timer0/timer_value_write_reg[14]/D    1
clk_cpu(F)->clk_cpu(R)	27.750   13.515/*        0.348/*         system0/DCO1_BIAS_reg[1]/SI    1
clk_cpu(F)->clk_cpu(R)	27.945   13.515/*        0.152/*         timer1/timer_value_write_reg[14]/D    1
clk_cpu(F)->clk_cpu(R)	27.918   */13.516        */0.179         adddec0/gen_cg_periph[13].cg_periph/CG1/E    1
mclk(R)->mclk(R)	27.805   13.516/*        0.094/*         npu0/AccOutLtchd_reg[12]/D    1
mclk(R)->mclk(R)	27.812   13.517/*        0.088/*         npu0/NPU_FPMAC/YAccInt_reg[14]/D    1
mclk(R)->mclk(R)	27.805   13.517/*        0.094/*         npu0/AccOutLtchd_reg[13]/D    1
mclk(R)->mclk(R)	27.809   13.518/*        0.090/*         npu0/AccOutLtchd_reg[10]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.519/*        0.147/*         timer1/compare0_reg_reg[14]/D    1
mclk(R)->mclk(R)	27.807   13.521/*        0.093/*         npu0/AccOutLtchd_reg[11]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.523/*        0.147/*         timer1/control_reg_reg[17]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   13.523/*        0.145/*         i2c1/I2CxCR_reg[16]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.523/*        0.147/*         timer1/compare0_reg_reg[17]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.523/*        0.147/*         timer1/compare1_reg_reg[17]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.524/*        0.147/*         i2c0/I2CxCR_reg[17]/D    1
clk_cpu(F)->clk_cpu(R)	27.953   13.524/*        0.145/*         i2c0/I2CxCR_reg[16]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.524/*        0.147/*         timer1/compare2_reg_reg[17]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.524/*        0.147/*         timer0/compare0_reg_reg[14]/D    1
mclk(R)->mclk(R)	27.815   13.526/*        0.085/*         npu0/NPU_FPMAC/YAccInt_reg[12]/D    1
clk_cpu(F)->clk_cpu(R)	28.015   */13.526        */0.083         timer0/latch_timer_value_reg/R    1
clk_cpu(F)->clk_cpu(R)	27.954   13.526/*        0.144/*         timer1/compare1_reg_reg[15]/D    1
clk_cpu(F)->clk_cpu(R)	28.015   */13.526        */0.083         timer0/clear_compare1_flag_reg/R    1
clk_cpu(F)->clk_cpu(R)	28.015   */13.526        */0.083         timer0/clear_compare2_flag_reg/R    1
clk_cpu(F)->clk_cpu(R)	28.015   */13.526        */0.083         timer0/clear_compare0_flag_reg/R    1
clk_cpu(F)->clk_cpu(R)	27.954   13.527/*        0.144/*         timer1/control_reg_reg[15]/D    1
clk_cpu(F)->clk_cpu(R)	28.015   */13.527        */0.083         timer0/clear_capture0_flag_reg/R    1
clk_cpu(F)->clk_cpu(R)	28.015   */13.527        */0.083         timer0/clear_overflow_flag_reg/R    1
clk_cpu(F)->clk_cpu(R)	28.015   */13.527        */0.083         timer0/clear_capture1_flag_reg/R    1
clk_cpu(F)->clk_cpu(R)	27.954   13.527/*        0.144/*         timer1/compare2_reg_reg[15]/D    1
mclk(R)->mclk(R)	27.815   13.527/*        0.084/*         npu0/NPU_FPMAC/YAccInt_reg[13]/D    1
mclk(R)->mclk(R)	27.819   13.528/*        0.081/*         npu0/NPU_FPMAC/YAccInt_reg[10]/D    1
mclk(R)->mclk(R)	27.800   13.528/*        0.099/*         npu0/AccOutLtchd_reg[25]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   13.529/*        0.144/*         timer0/compare2_reg_reg[15]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.529/*        0.147/*         timer0/compare2_reg_reg[17]/D    1
clk_cpu(F)->clk_cpu(R)	27.962   13.530/*        0.136/*         timer1/compare1_reg_reg[14]/D    1
clk_cpu(F)->clk_cpu(R)	27.962   13.530/*        0.136/*         timer1/control_reg_reg[14]/D    1
clk_cpu(F)->clk_cpu(R)	27.962   13.530/*        0.136/*         timer1/compare2_reg_reg[14]/D    1
clk_cpu(F)->clk_cpu(R)	27.898   */13.531        */0.200         gpio3/RC_CG_HIER_INST123/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.816   13.531/*        0.083/*         npu0/NPU_FPMAC/YAccInt_reg[11]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   13.531/*        0.144/*         timer0/compare1_reg_reg[15]/D    1
mclk(R)->mclk(R)	27.807   13.532/*        0.093/*         npu0/AccOutLtchd_reg[15]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   13.533/*        0.143/*         system0/SYS_IRQ_EN_reg[53]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   13.533/*        0.143/*         system0/SYS_IRQ_PRI_reg[21]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   13.533/*        0.143/*         system0/SYS_IRQ_PRI_reg[53]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   13.533/*        0.143/*         system0/SYS_IRQ_EN_reg[21]/D    1
clk_cpu(F)->clk_cpu(R)	27.962   13.535/*        0.136/*         timer0/compare2_reg_reg[14]/D    1
clk_cpu(F)->clk_cpu(R)	27.962   13.535/*        0.136/*         timer0/compare1_reg_reg[14]/D    1
mclk(R)->mclk(R)	27.804   13.535/*        0.095/*         npu0/AccOutLtchd_reg[30]/D    1
clk_cpu(F)->clk_cpu(R)	27.962   13.535/*        0.136/*         timer0/control_reg_reg[14]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   13.536/*        0.143/*         timer0/compare0_reg_reg[15]/D    1
clk_cpu(F)->clk_cpu(R)	27.946   13.536/*        0.152/*         timer0/timer_value_write_reg[25]/D    1
clk_cpu(F)->clk_cpu(R)	27.961   13.536/*        0.137/*         timer0/compare0_reg_reg[25]/D    1
clk_cpu(F)->clk_cpu(R)	27.946   13.536/*        0.152/*         timer1/timer_value_write_reg[25]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.536/*        0.147/*         system0/SYS_IRQ_EN_reg[49]/D    1
clk_cpu(F)->clk_cpu(R)	27.698   */13.537        */0.400         system0/SYS_IRQ_CR_reg[1]/SI    1
mclk(R)->mclk(R)	27.803   13.537/*        0.096/*         npu0/AccOutLtchd_reg[17]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.538/*        0.147/*         system0/SYS_IRQ_PRI_reg[17]/D    1
clk_cpu(F)->clk_cpu(R)	27.961   13.538/*        0.137/*         timer0/compare2_reg_reg[25]/D    1
mclk(R)->mclk(R)	27.804   13.538/*        0.095/*         npu0/AccOutLtchd_reg[19]/D    1
mclk(R)->mclk(R)	27.810   13.538/*        0.089/*         npu0/NPU_FPMAC/YAccInt_reg[25]/D    1
clk_cpu(F)->clk_cpu(R)	27.961   13.538/*        0.137/*         timer0/compare1_reg_reg[25]/D    1
clk_cpu(F)->clk_cpu(R)	27.901   */13.539        */0.197         adddec0/gen_cg_periph[5].cg_periph/CG1/E    1
clk_cpu(F)->clk_cpu(R)	27.951   13.539/*        0.147/*         system0/SYS_IRQ_PRI_reg[49]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.541/*        0.147/*         system0/SYS_IRQ_EN_reg[17]/D    1
mclk(R)->mclk(R)	27.806   13.541/*        0.094/*         npu0/AccOutLtchd_reg[18]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   13.541/*        0.147/*         timer1/compare0_reg_reg[25]/D    1
mclk(R)->mclk(R)	27.816   13.542/*        0.083/*         npu0/NPU_FPMAC/YAccInt_reg[15]/D    1
mclk(R)->mclk(R)	27.808   13.542/*        0.092/*         npu0/AccOutLtchd_reg[22]/D    1
clk_cpu(F)->clk_cpu(R)	27.949   */13.542        */0.149         adddec0/gen_cg_periph[12].cg_periph/CG1/E    1
mclk(R)->mclk(R)	27.807   13.542/*        0.093/*         npu0/AccOutLtchd_reg[24]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   13.543/*        0.144/*         system0/SYS_IRQ_EN_reg[48]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   13.543/*        0.144/*         system0/SYS_IRQ_PRI_reg[16]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   13.543/*        0.144/*         system0/SYS_IRQ_PRI_reg[48]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   13.544/*        0.144/*         system0/SYS_IRQ_EN_reg[16]/D    1
clk_cpu(F)->clk_cpu(R)	27.938   13.544/*        0.159/*         timer1/timer_value_write_reg[15]/D    1
mclk(R)->mclk(R)	27.814   13.545/*        0.086/*         npu0/NPU_FPMAC/YAccInt_reg[30]/D    1
clk_cpu(F)->clk_cpu(R)	27.955   13.545/*        0.143/*         timer0/control_reg_reg[15]/D    1
clk_cpu(F)->clk_cpu(R)	27.962   13.545/*        0.136/*         system0/SYS_IRQ_PRI_reg[14]/D    1
clk_cpu(F)->clk_cpu(R)	27.962   13.545/*        0.136/*         system0/SYS_IRQ_PRI_reg[46]/D    1
mclk(R)->mclk(R)	27.808   13.546/*        0.092/*         npu0/AccOutLtchd_reg[16]/D    1
clk_cpu(F)->clk_cpu(R)	27.962   13.546/*        0.136/*         system0/SYS_IRQ_EN_reg[78]/D    1
clk_cpu(F)->clk_cpu(R)	27.962   13.546/*        0.136/*         system0/SYS_IRQ_EN_reg[46]/D    1
mclk(R)->mclk(R)	27.813   13.547/*        0.086/*         npu0/NPU_FPMAC/YAccInt_reg[17]/D    1
clk_cpu(F)->clk_cpu(R)	27.962   13.548/*        0.136/*         system0/SYS_IRQ_PRI_reg[78]/D    1
mclk(R)->mclk(R)	27.814   13.548/*        0.086/*         npu0/NPU_FPMAC/YAccInt_reg[19]/D    1
clk_cpu(F)->clk_cpu(R)	27.962   13.550/*        0.136/*         system0/SYS_IRQ_EN_reg[14]/D    1
mclk(R)->mclk(R)	27.806   13.550/*        0.094/*         npu0/AccOutLtchd_reg[28]/D    1
mclk(R)->mclk(R)	27.815   13.551/*        0.084/*         npu0/NPU_FPMAC/YAccInt_reg[18]/D    1
mclk(R)->mclk(R)	27.817   13.552/*        0.082/*         npu0/NPU_FPMAC/YAccInt_reg[22]/D    1
clk_cpu(F)->clk_cpu(R)	27.962   13.552/*        0.136/*         timer1/compare1_reg_reg[25]/D    1
mclk(R)->mclk(R)	27.816   13.552/*        0.083/*         npu0/NPU_FPMAC/YAccInt_reg[24]/D    1
clk_cpu(F)->clk_cpu(R)	27.962   13.552/*        0.136/*         timer1/compare2_reg_reg[25]/D    1
mclk(R)->mclk(R)	27.804   13.554/*        0.095/*         npu0/AccOutLtchd_reg[20]/D    1
clk_cpu(F)->clk_cpu(R)	27.962   13.554/*        0.136/*         system0/SYS_IRQ_PRI_reg[57]/D    1
clk_cpu(F)->clk_cpu(R)	27.962   13.555/*        0.136/*         system0/SYS_IRQ_PRI_reg[25]/D    1
clk_cpu(F)->clk_cpu(R)	27.962   13.555/*        0.136/*         system0/SYS_IRQ_EN_reg[57]/D    1
mclk(R)->mclk(R)	27.817   13.555/*        0.082/*         npu0/NPU_FPMAC/YAccInt_reg[16]/D    1
mclk(R)->mclk(R)	27.808   13.556/*        0.092/*         npu0/AccOutLtchd_reg[26]/D    1
clk_cpu(F)->clk_cpu(R)	27.962   13.556/*        0.136/*         system0/SYS_IRQ_EN_reg[25]/D    1
clk_cpu(F)->clk_cpu(R)	28.041   */13.556        */0.057         i2c1/ClearI2CMXC_reg/R    1
clk_cpu(F)->clk_cpu(R)	28.041   */13.556        */0.057         i2c1/ClearI2CMTXE_reg/R    1
clk_cpu(F)->clk_cpu(R)	28.041   */13.556        */0.057         i2c1/ClearI2CMSTS_reg/R    1
clk_cpu(F)->clk_cpu(R)	28.041   */13.556        */0.057         i2c1/ClearI2CMSPS_reg/R    1
smclk(F)->smclk(R)	27.801   13.557/*        0.169/*         uart1/RC_CG_HIER_INST304/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.962   13.559/*        0.136/*         system0/SYS_IRQ_EN_reg[81]/D    1
mclk(R)->mclk(R)	27.815   13.559/*        0.084/*         npu0/NPU_FPMAC/YAccInt_reg[28]/D    1
mclk(R)->mclk(R)	27.807   13.561/*        0.092/*         npu0/AccOutLtchd_reg[23]/D    1
clk_cpu(F)->clk_cpu(R)	27.962   13.561/*        0.136/*         system0/SYS_IRQ_PRI_reg[81]/D    1
clk_cpu(F)->clk_cpu(R)	28.020   */13.561        */0.078         gpio3/clr_if_reg[1]/R    1
clk_cpu(F)->clk_cpu(R)	28.020   */13.561        */0.078         gpio3/clr_if_reg[2]/R    1
clk_cpu(F)->clk_cpu(R)	28.020   */13.561        */0.078         gpio3/clr_if_reg[0]/R    1
clk_cpu(F)->clk_cpu(R)	28.020   */13.561        */0.078         gpio3/clr_if_reg[5]/R    1
clk_cpu(F)->clk_cpu(R)	28.020   */13.561        */0.078         gpio3/clr_if_reg[3]/R    1
clk_cpu(F)->clk_cpu(R)	28.020   */13.561        */0.078         gpio3/clr_if_reg[7]/R    1
clk_cpu(F)->clk_cpu(R)	28.020   */13.562        */0.078         gpio3/clr_if_reg[4]/R    1
clk_cpu(F)->clk_cpu(R)	28.020   */13.562        */0.078         gpio3/clr_if_reg[6]/R    1
clk_cpu(F)->clk_cpu(R)	27.885   13.562/*        0.213/*         adddec0/gen_cg_periph[7].cg_periph/CG1/E    1
mclk(R)->mclk(R)	27.814   13.564/*        0.085/*         npu0/NPU_FPMAC/YAccInt_reg[20]/D    1
clk_cpu(F)->clk_cpu(R)	27.934   */13.565        */0.164         adddec0/gen_cg_periph[4].cg_periph/CG1/E    1
mclk(R)->mclk(R)	27.817   13.565/*        0.082/*         npu0/NPU_FPMAC/YAccInt_reg[26]/D    1
clk_cpu(F)->clk_cpu(R)	27.915   */13.570        */0.183         adddec0/gen_cg_periph[14].cg_periph/CG1/E    1
mclk(R)->mclk(R)	27.809   13.570/*        0.090/*         npu0/AccOutLtchd_reg[29]/D    1
mclk(R)->mclk(R)	27.817   13.570/*        0.082/*         npu0/NPU_FPMAC/YAccInt_reg[23]/D    1
clk_sck1(F)->clk_sck1(R)	27.887   13.572/*        0.374/*         spi1/s_counter_reg[3]/SE    1
smclk(F)->smclk(R)	27.870   */13.573        */0.100         uart0/rx_bit_cntr_reg[0]/R    1
mclk(R)->mclk(R)	27.807   13.573/*        0.093/*         npu0/AccOutLtchd_reg[21]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   13.575/*        0.141/*         system0/SYS_IRQ_PRI_reg[47]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   13.576/*        0.141/*         system0/SYS_IRQ_PRI_reg[15]/D    1
mclk(R)->mclk(R)	27.819   13.579/*        0.081/*         npu0/NPU_FPMAC/YAccInt_reg[29]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   13.581/*        0.140/*         system0/SYS_IRQ_EN_reg[79]/D    1
clk_cpu(F)->clk_cpu(R)	27.932   13.581/*        0.166/*         system0/SYS_CRC_DATA_reg[6]/D    1
mclk(R)->mclk(R)	27.817   13.583/*        0.083/*         npu0/NPU_FPMAC/YAccInt_reg[21]/D    1
mclk(R)->mclk(R)	27.811   13.583/*        0.089/*         npu0/AccOutLtchd_reg[27]/D    1
clk_cpu(F)->clk_cpu(R)	27.958   13.584/*        0.140/*         system0/SYS_IRQ_EN_reg[47]/D    1
smclk(F)->smclk(R)	27.881   */13.584        */0.090         uart0/ud_cntr_reg[2]/R    1
smclk(F)->smclk(R)	27.881   */13.584        */0.090         uart0/ud_cntr_reg[0]/R    1
smclk(F)->smclk(R)	27.881   */13.584        */0.090         uart0/rx_bit_cntr_reg[2]/R    1
smclk(F)->smclk(R)	27.881   */13.584        */0.090         uart0/ud_cntr_reg[4]/R    1
smclk(F)->smclk(R)	27.881   */13.584        */0.090         uart0/ud_cntr_reg[3]/R    1
smclk(F)->smclk(R)	27.881   */13.584        */0.089         uart0/ud_cntr_reg[1]/R    1
smclk(F)->smclk(R)	27.881   */13.584        */0.090         uart0/clr_rx_in_progress_reg/R    1
clk_cpu(F)->clk_cpu(R)	27.903   */13.587        */0.195         adddec0/gen_cg_mem[1].cg_mem/CG1/E    1
clk_cpu(F)->clk_cpu(R)	27.906   */13.589        */0.192         gpio1/RC_CG_HIER_INST107/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.958   13.590/*        0.140/*         system0/SYS_IRQ_PRI_reg[79]/D    1
clk_cpu(F)->clk_cpu(R)	27.903   */13.591        */0.195         gpio0/RC_CG_HIER_INST99/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.940   13.592/*        0.157/*         system0/SYS_IRQ_EN_reg[75]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   13.592/*        0.157/*         system0/SYS_IRQ_EN_reg[43]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   13.592/*        0.157/*         system0/SYS_IRQ_PRI_reg[43]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   13.592/*        0.157/*         system0/SYS_IRQ_PRI_reg[11]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   13.592/*        0.157/*         system0/SYS_IRQ_PRI_reg[75]/D    1
clk_cpu(F)->clk_cpu(R)	27.922   13.592/*        0.175/*         timer0/timer_value_write_reg[22]/D    1
clk_cpu(F)->clk_cpu(R)	27.940   13.593/*        0.157/*         system0/SYS_IRQ_EN_reg[11]/D    1
mclk(R)->mclk(R)	27.820   13.593/*        0.079/*         npu0/NPU_FPMAC/YAccInt_reg[27]/D    1
clk_cpu(F)->clk_cpu(R)	27.922   13.595/*        0.175/*         timer1/timer_value_write_reg[22]/D    1
clk_cpu(F)->clk_cpu(R)	28.026   */13.600        */0.072         gpio0/clr_if_reg[2]/R    1
clk_cpu(F)->clk_cpu(R)	28.026   */13.600        */0.072         gpio0/clr_if_reg[6]/R    1
clk_cpu(F)->clk_cpu(R)	28.026   */13.600        */0.072         gpio0/clr_if_reg[5]/R    1
clk_cpu(F)->clk_cpu(R)	28.026   */13.600        */0.072         gpio0/clr_if_reg[4]/R    1
clk_cpu(F)->clk_cpu(R)	28.026   */13.600        */0.072         gpio0/clr_if_reg[3]/R    1
clk_cpu(F)->clk_cpu(R)	28.026   */13.600        */0.072         gpio0/clr_if_reg[1]/R    1
clk_cpu(F)->clk_cpu(R)	28.026   */13.600        */0.072         gpio0/clr_if_reg[7]/R    1
clk_cpu(F)->clk_cpu(R)	28.026   */13.600        */0.072         gpio0/clr_if_reg[0]/R    1
clk_cpu(F)->clk_cpu(R)	27.951   13.600/*        0.147/*         system0/SYS_CLK_CR_reg[6]/D    1
clk_cpu(F)->clk_cpu(R)	27.905   */13.601        */0.193         adddec0/gen_cg_periph[11].cg_periph/CG1/E    1
clk_cpu(F)->clk_cpu(R)	27.959   13.602/*        0.139/*         system0/SYS_IRQ_EN_reg[15]/D    1
smclk(F)->smclk(R)	27.794   13.605/*        0.176/*         uart0/RC_CG_HIER_INST289/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.930   13.605/*        0.168/*         timer0/compare0_reg_reg[22]/D    1
clk_cpu(F)->clk_cpu(R)	28.023   */13.606        */0.075         gpio1/clr_if_reg[4]/R    1
clk_cpu(F)->clk_cpu(R)	28.023   */13.606        */0.075         gpio1/clr_if_reg[2]/R    1
clk_cpu(F)->clk_cpu(R)	28.023   */13.606        */0.075         gpio1/clr_if_reg[6]/R    1
clk_cpu(F)->clk_cpu(R)	28.023   */13.606        */0.075         gpio1/clr_if_reg[0]/R    1
clk_cpu(F)->clk_cpu(R)	28.023   */13.606        */0.075         gpio1/clr_if_reg[7]/R    1
clk_cpu(F)->clk_cpu(R)	28.023   */13.606        */0.075         gpio1/clr_if_reg[5]/R    1
clk_cpu(F)->clk_cpu(R)	28.023   */13.607        */0.075         gpio1/clr_if_reg[3]/R    1
clk_cpu(F)->clk_cpu(R)	28.023   */13.607        */0.075         gpio1/clr_if_reg[1]/R    1
clk_cpu(F)->clk_cpu(R)	27.952   13.607/*        0.146/*         system0/SYS_CLK_CR_reg[3]/D    1
clk_cpu(F)->clk_cpu(R)	27.943   13.613/*        0.155/*         timer1/compare2_reg_reg[22]/D    1
clk_cpu(F)->clk_cpu(R)	27.943   13.613/*        0.155/*         timer1/compare0_reg_reg[22]/D    1
clk_cpu(F)->clk_cpu(R)	27.943   13.613/*        0.155/*         timer1/compare1_reg_reg[22]/D    1
clk_cpu(F)->clk_cpu(R)	27.739   */13.613        */0.359         system0/DCO1_BIAS_reg[5]/SI    1
smclk(R)->smclk(F)	13.584   */13.616        */0.136         uart1/rx_in_progress_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.943   13.619/*        0.155/*         timer0/compare1_reg_reg[22]/D    1
clk_cpu(F)->clk_cpu(R)	27.943   13.619/*        0.155/*         timer0/compare2_reg_reg[22]/D    1
clk_cpu(F)->clk_cpu(R)	27.934   13.620/*        0.164/*         gpio2/PxIE_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.944   */13.621        */0.153         adddec0/gen_cg_periph[1].cg_periph/CG1/E    1
clk_cpu(F)->clk_cpu(R)	27.934   13.622/*        0.164/*         gpio2/PxSEL_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.943   13.623/*        0.155/*         system0/SYS_IRQ_EN_reg[54]/D    1
clk_cpu(F)->clk_cpu(R)	27.927   13.624/*        0.171/*         system0/SYS_CRC_DATA_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.951   */13.624        */0.146         adddec0/gen_cg_periph[9].cg_periph/CG1/E    1
clk_cpu(F)->clk_cpu(R)	27.943   13.626/*        0.155/*         system0/SYS_IRQ_PRI_reg[22]/D    1
clk_cpu(F)->clk_cpu(R)	27.944   */13.627        */0.154         adddec0/gen_cg_periph[0].cg_periph/CG1/E    1
clk_cpu(F)->clk_cpu(R)	27.943   13.627/*        0.155/*         system0/SYS_IRQ_EN_reg[22]/D    1
clk_cpu(F)->clk_cpu(R)	28.037   */13.628        */0.061         i2c0/ClearI2CMTXE_reg/R    1
clk_cpu(F)->clk_cpu(R)	28.037   */13.628        */0.061         i2c0/ClearI2CMSTS_reg/R    1
clk_cpu(F)->clk_cpu(R)	28.037   */13.628        */0.061         i2c0/ClearI2CMSPS_reg/R    1
clk_cpu(F)->clk_cpu(R)	28.037   */13.628        */0.061         i2c0/ClearI2CMXC_reg/R    1
clk_cpu(F)->clk_cpu(R)	27.943   13.628/*        0.155/*         system0/SYS_IRQ_PRI_reg[54]/D    1
clk_cpu(F)->clk_cpu(R)	27.744   */13.631        */0.354         system0/DCO1_BIAS_reg[0]/SI    1
clk_cpu(F)->clk_cpu(R)	27.947   13.632/*        0.151/*         system0/SYS_IRQ_EN_reg[66]/D    1
clk_cpu(F)->clk_cpu(R)	27.947   13.632/*        0.151/*         system0/SYS_IRQ_PRI_reg[34]/D    1
clk_cpu(F)->clk_cpu(R)	27.947   13.633/*        0.151/*         system0/SYS_IRQ_PRI_reg[2]/D    1
clk_sck1(F)->clk_sck1(R)	27.889   13.633/*        0.372/*         spi1/s_counter_reg[4]/SE    1
clk_cpu(F)->clk_cpu(R)	27.947   13.633/*        0.151/*         gpio2/clr_if_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.947   13.633/*        0.151/*         gpio2/PxIES_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.947   13.634/*        0.151/*         system0/SYS_IRQ_EN_reg[34]/D    1
clk_cpu(F)->clk_cpu(R)	27.947   13.635/*        0.151/*         system0/SYS_IRQ_PRI_reg[66]/D    1
clk_cpu(F)->clk_cpu(R)	27.947   13.635/*        0.151/*         gpio2/PxREN_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.947   13.635/*        0.151/*         system0/SYS_WDT_CR_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.947   13.635/*        0.151/*         gpio2/PxDIR_reg[2]/D    1
smclk(R)->smclk(F)	13.671   */13.636        */0.050         spi0/clr_start_tx_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.937   13.638/*        0.160/*         gpio2/PxIE_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.947   13.638/*        0.151/*         system0/SYS_CLK_DIV_CR_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.931   13.641/*        0.167/*         system0/SYS_CRC_DATA_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.947   13.643/*        0.151/*         system0/SYS_IRQ_EN_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.947   13.643/*        0.151/*         system0/SYS_CLK_CR_reg[2]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.650/*        0.148/*         system0/SYS_IRQ_PRI_reg[36]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.650/*        0.148/*         system0/SYS_IRQ_EN_reg[68]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.650/*        0.148/*         system0/SYS_IRQ_PRI_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.650/*        0.148/*         gpio2/PxIES_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.650/*        0.148/*         gpio2/clr_if_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.650/*        0.148/*         gpio2/PxREN_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.650/*        0.148/*         gpio2/PxSEL_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.650/*        0.148/*         gpio2/PxDIR_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.651/*        0.148/*         system0/SYS_IRQ_EN_reg[36]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.651/*        0.148/*         system0/SYS_IRQ_PRI_reg[68]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.651/*        0.148/*         system0/SYS_WDT_CR_reg[4]/D    1
smclk(F)->smclk(R)	27.905   13.652/*        0.065/*         uart1/clr_rx_in_progress_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.655/*        0.148/*         system0/SYS_CLK_DIV_CR_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.936   13.656/*        0.161/*         timer0/timer_value_write_reg[24]/D    1
clk_cpu(F)->clk_cpu(R)	27.936   13.657/*        0.161/*         timer1/timer_value_write_reg[24]/D    1
smclk(F)->smclk(R)	27.746   13.657/*        0.224/*         uart1/RC_CG_HIER_INST310/RC_CGIC_INST/E    1
smclk(F)->smclk(R)	27.746   13.658/*        0.224/*         uart1/RC_CG_HIER_INST305/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.950   13.658/*        0.148/*         system0/SYS_IRQ_EN_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.950   13.660/*        0.148/*         system0/SYS_CLK_CR_reg[4]/D    1
clk_cpu(F)->clk_cpu(R)	27.942   13.660/*        0.156/*         gpio2/PxSEL_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.942   13.661/*        0.156/*         gpio2/PxIE_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.861   13.662/*        0.237/*         ram0/CEN    1
clk_cpu(F)->clk_cpu(R)	27.942   13.663/*        0.155/*         timer1/compare0_reg_reg[24]/D    1
clk_cpu(F)->clk_cpu(R)	27.936   13.665/*        0.162/*         system0/SYS_CRC_DATA_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   13.672/*        0.144/*         gpio2/PxREN_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   13.672/*        0.144/*         gpio2/PxDIR_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   13.672/*        0.144/*         gpio2/PxIES_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   13.673/*        0.144/*         system0/SYS_IRQ_PRI_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.894   13.673/*        0.204/*         adddec0/gen_cg_periph[2].cg_periph/CG1/E    1
clk_cpu(F)->clk_cpu(R)	27.954   13.673/*        0.144/*         gpio2/clr_if_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   13.673/*        0.144/*         system0/SYS_IRQ_EN_reg[71]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   13.673/*        0.144/*         system0/SYS_IRQ_PRI_reg[39]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   13.674/*        0.144/*         system0/SYS_IRQ_EN_reg[39]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   13.675/*        0.143/*         timer1/compare1_reg_reg[24]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   13.675/*        0.144/*         system0/SYS_IRQ_PRI_reg[71]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   13.675/*        0.143/*         timer1/compare2_reg_reg[24]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   13.675/*        0.141/*         timer0/compare1_reg_reg[27]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   13.675/*        0.141/*         timer0/compare0_reg_reg[27]/D    1
clk_cpu(F)->clk_cpu(R)	27.957   13.675/*        0.141/*         timer0/compare2_reg_reg[27]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   13.676/*        0.144/*         system0/SYS_WDT_CR_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   13.677/*        0.143/*         system0/SYS_IRQ_PRI_reg[24]/D    1
clk_cpu(F)->clk_cpu(R)	27.966   13.677/*        0.132/*         system0/SYS_IRQ_EN_reg[50]/D    1
clk_cpu(F)->clk_cpu(R)	27.966   13.677/*        0.132/*         system0/SYS_IRQ_PRI_reg[50]/D    1
clk_cpu(F)->clk_cpu(R)	27.966   13.677/*        0.132/*         system0/SYS_IRQ_PRI_reg[18]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   13.677/*        0.143/*         system0/SYS_IRQ_PRI_reg[56]/D    1
clk_cpu(F)->clk_cpu(R)	27.966   13.678/*        0.132/*         system0/SYS_IRQ_EN_reg[18]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   13.678/*        0.143/*         system0/SYS_IRQ_EN_reg[56]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   13.678/*        0.143/*         system0/SYS_IRQ_EN_reg[24]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   13.678/*        0.143/*         timer0/compare1_reg_reg[24]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   13.680/*        0.144/*         system0/SYS_IRQ_EN_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   13.681/*        0.143/*         system0/SYS_IRQ_EN_reg[80]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   13.683/*        0.143/*         system0/SYS_IRQ_PRI_reg[80]/D    1
clk_cpu(F)->clk_cpu(R)	27.958   13.684/*        0.140/*         system0/SYS_IRQ_EN_reg[41]/D    1
clk_cpu(F)->clk_cpu(R)	27.958   13.684/*        0.140/*         system0/SYS_IRQ_EN_reg[73]/D    1
clk_cpu(F)->clk_cpu(R)	27.958   13.684/*        0.140/*         system0/SYS_IRQ_PRI_reg[73]/D    1
clk_cpu(F)->clk_cpu(R)	27.958   13.684/*        0.140/*         system0/SYS_IRQ_PRI_reg[41]/D    1
clk_cpu(F)->clk_cpu(R)	27.958   13.684/*        0.140/*         system0/SYS_IRQ_PRI_reg[9]/D    1
clk_cpu(F)->clk_cpu(R)	27.954   13.684/*        0.144/*         system0/SYS_CLK_CR_reg[7]/D    1
clk_cpu(F)->clk_cpu(R)	27.958   13.685/*        0.140/*         system0/SYS_IRQ_EN_reg[9]/D    1
clk_cpu(F)->clk_cpu(R)	27.764   */13.686        */0.334         rom0/CEN    1
clk_cpu(F)->clk_cpu(R)	27.899   13.688/*        0.199/*         adddec0/gen_cg_periph[10].cg_periph/CG1/E    1
clk_cpu(F)->clk_cpu(R)	27.960   13.692/*        0.138/*         system0/SYS_IRQ_PRI_reg[8]/D    1
clk_cpu(F)->clk_cpu(R)	27.960   13.692/*        0.138/*         system0/SYS_IRQ_PRI_reg[40]/D    1
clk_cpu(F)->clk_cpu(R)	27.960   13.692/*        0.138/*         system0/SYS_IRQ_EN_reg[40]/D    1
clk_cpu(F)->clk_cpu(R)	27.960   13.692/*        0.138/*         system0/SYS_IRQ_EN_reg[72]/D    1
clk_cpu(F)->clk_cpu(R)	27.960   13.692/*        0.138/*         system0/SYS_IRQ_PRI_reg[72]/D    1
smclk(F)->smclk(R)	27.971   13.692/*        0.000/*         saradc0/g3501/B    1
clk_cpu(F)->clk_cpu(R)	27.885   */13.692        */0.212         adddec0/gen_cg_periph[3].cg_periph/CG1/E    1
clk_cpu(F)->clk_cpu(R)	27.960   13.692/*        0.138/*         system0/SYS_IRQ_EN_reg[8]/D    1
mclk(R)->mclk(F)	13.646   13.695/*        0.000/*         timer1/g11720/C0    1
clk_cpu(F)->clk_cpu(R)	27.961   13.701/*        0.136/*         system0/SYS_IRQ_EN_reg[42]/D    1
clk_cpu(F)->clk_cpu(R)	27.961   13.701/*        0.136/*         system0/SYS_IRQ_EN_reg[74]/D    1
clk_cpu(F)->clk_cpu(R)	27.961   13.701/*        0.136/*         system0/SYS_IRQ_PRI_reg[42]/D    1
clk_cpu(F)->clk_cpu(R)	27.961   13.701/*        0.136/*         system0/SYS_IRQ_PRI_reg[10]/D    1
clk_cpu(F)->clk_cpu(R)	27.961   13.701/*        0.136/*         system0/SYS_IRQ_PRI_reg[74]/D    1
clk_cpu(F)->clk_cpu(R)	27.961   13.702/*        0.136/*         system0/SYS_IRQ_EN_reg[10]/D    1
mclk(R)->mclk(F)	13.298   13.705/*        0.348/*         npu0/NpuSramCEN_reg/SE    1
clk_cpu(F)->clk_cpu(R)	27.948   13.710/*        0.150/*         system0/SYS_CRC_DATA_reg[1]/D    1
mclk(R)->mclk(F)	13.646   13.712/*        0.000/*         timer0/g11808/C0    1
mclk(F)->mclk(R)	27.713   */13.712        */0.186         npu0/SRAM_CLK_CG/CG1/E    1
clk_cpu(F)->clk_cpu(R)	27.916   */13.713        */0.182         adddec0/gen_cg_mem[2].cg_mem/CG1/E    1
clk_cpu(F)->clk_cpu(R)	28.063   */13.713        */0.035         afe0/clr_adc_ovf_if_reg/R    1
clk_cpu(F)->clk_cpu(R)	28.063   */13.713        */0.035         afe0/clr_adc_data_rdy_if_reg/R    1
smclk(F)->smclk(R)	27.904   13.715/*        0.067/*         uart0/clr_rx_in_progress_reg/D    1
clk_cpu(F)->clk_cpu(R)	27.964   13.723/*        0.134/*         system0/SYS_WDT_CR_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.964   13.724/*        0.134/*         system0/SYS_CLK_DIV_CR_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	28.065   */13.725        */0.033         system0/clr_wdt_reg/R    1
clk_cpu(F)->clk_cpu(R)	28.065   */13.725        */0.033         system0/unlock_reg/R    1
clk_cpu(F)->clk_cpu(R)	27.964   13.726/*        0.134/*         system0/SYS_IRQ_EN_reg[1]/D    1
clk_cpu(F)->clk_cpu(R)	27.964   13.726/*        0.134/*         system0/SYS_CLK_CR_reg[1]/D    1
smclk(F)->smclk(R)	27.772   13.728/*        0.199/*         uart0/RC_CG_HIER_INST290/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.964   13.731/*        0.134/*         system0/SYS_BLOCK_PWR_reg[1]/D    1
smclk(F)->smclk(R)	27.776   13.732/*        0.195/*         uart0/RC_CG_HIER_INST295/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	28.063   */13.756        */0.035         saradc0/clr_data_valid_reg/R    1
clk_cpu(F)->clk_cpu(R)	28.063   */13.756        */0.035         saradc0/clr_adc_ovf_if_reg/R    1
clk_cpu(F)->clk_cpu(R)	27.925   */13.763        */0.173         adddec0/gen_cg_mem[0].cg_mem/CG1/E    1
clk_cpu(F)->clk_cpu(R)	27.976   13.775/*        0.122/*         system0/SYS_IRQ_EN_reg[82]/D    1
clk_cpu(F)->clk_cpu(R)	27.976   13.775/*        0.122/*         system0/SYS_IRQ_PRI_reg[82]/D    1
smclk(R)->smclk(F)	13.594   */13.784        */0.127         uart0/rx_in_progress_reg/D    1
clk_sck1(F)->clk_sck1(R)	28.083   13.785/*        0.178/*         spi1/RC_CG_HIER_INST207/RC_CGIC_INST/E    1
clk_sck0(F)->clk_sck0(R)	28.141   13.798/*        0.151/*         spi0/RC_CG_HIER_INST192/RC_CGIC_INST/E    1
clk_cpu(F)->clk_cpu(R)	27.944   */13.811        */0.153         adddec0/gen_cg_periph[15].cg_periph/CG1/E    1
clk_sck0(F)->clk_sck0(R)	28.206   13.823/*        0.086/*         spi0/s_rx_sreg_reg[29]/D    1
clk_sck0(F)->clk_sck0(R)	28.207   13.824/*        0.085/*         spi0/s_rx_sreg_reg[16]/D    1
clk_sck0(F)->clk_sck0(R)	28.207   13.824/*        0.085/*         spi0/s_rx_sreg_reg[28]/D    1
clk_sck0(F)->clk_sck0(R)	28.207   13.826/*        0.085/*         spi0/s_rx_sreg_reg[30]/D    1
clk_sck0(F)->clk_sck0(R)	28.208   13.827/*        0.084/*         spi0/s_rx_sreg_reg[22]/D    1
clk_sck0(F)->clk_sck0(R)	28.224   */13.829        */0.068         spi0/s_counter_reg[0]/D    1
clk_sck0(F)->clk_sck0(R)	28.209   13.830/*        0.083/*         spi0/s_rx_sreg_reg[25]/D    1
clk_sck0(F)->clk_sck0(R)	28.210   13.832/*        0.082/*         spi0/s_rx_sreg_reg[21]/D    1
clk_sck1(F)->clk_sck1(R)	28.192   */13.836        */0.069         spi1/s_counter_reg[0]/D    1
clk_sck0(F)->clk_sck0(R)	28.212   13.839/*        0.080/*         spi0/s_rx_sreg_reg[17]/D    1
clk_sck0(F)->clk_sck0(R)	28.213   13.842/*        0.079/*         spi0/s_rx_sreg_reg[27]/D    1
clk_sck1(F)->clk_sck1(R)	28.177   13.844/*        0.083/*         spi1/s_rx_sreg_reg[21]/D    1
clk_sck0(F)->clk_sck0(R)	28.215   13.845/*        0.077/*         spi0/s_rx_sreg_reg[7]/D    1
clk_sck0(F)->clk_sck0(R)	28.215   13.846/*        0.077/*         spi0/s_rx_sreg_reg[26]/D    1
clk_sck0(F)->clk_sck0(R)	28.215   13.846/*        0.077/*         spi0/s_rx_sreg_reg[23]/D    1
clk_sck1(F)->clk_sck1(R)	28.178   13.846/*        0.082/*         spi1/s_rx_sreg_reg[29]/D    1
clk_sck0(F)->clk_sck0(R)	28.215   13.846/*        0.077/*         spi0/s_rx_sreg_reg[18]/D    1
clk_sck1(F)->clk_sck1(R)	28.179   13.847/*        0.082/*         spi1/s_rx_sreg_reg[25]/D    1
mclk(R)->mclk(R)	27.810   */13.848        */0.089         npu0/AccOutLtchd_reg[31]/D    1
clk_sck1(F)->clk_sck1(R)	28.179   13.848/*        0.082/*         spi1/s_rx_sreg_reg[26]/D    1
clk_sck1(F)->clk_sck1(R)	28.181   13.852/*        0.080/*         spi1/s_rx_sreg_reg[28]/D    1
clk_sck0(F)->clk_sck0(R)	28.217   13.852/*        0.075/*         spi0/s_rx_sreg_reg[24]/D    1
clk_sck0(F)->clk_sck0(R)	28.217   13.852/*        0.075/*         spi0/s_rx_sreg_reg[20]/D    1
mclk(R)->mclk(R)	27.816   */13.854        */0.083         npu0/NPU_FPMAC/YAccInt_reg[31]/D    1
clk_sck1(F)->clk_sck1(R)	28.181   13.854/*        0.080/*         spi1/s_rx_sreg_reg[30]/D    1
clk_sck1(F)->clk_sck1(R)	28.182   13.855/*        0.079/*         spi1/s_rx_sreg_reg[24]/D    1
clk_sck1(F)->clk_sck1(R)	28.182   13.855/*        0.079/*         spi1/s_rx_sreg_reg[27]/D    1
clk_sck0(F)->clk_sck0(R)	28.219   13.855/*        0.073/*         spi0/s_rx_sreg_reg[0]/D    1
clk_sck0(F)->clk_sck0(R)	28.220   13.860/*        0.072/*         spi0/s_rx_sreg_reg[15]/D    1
clk_sck0(F)->clk_sck0(R)	28.221   13.860/*        0.071/*         spi0/s_rx_sreg_reg[13]/D    1
clk_sck0(F)->clk_sck0(R)	28.223   13.867/*        0.069/*         spi0/s_rx_sreg_reg[5]/D    1
clk_sck0(F)->clk_sck0(R)	28.223   13.867/*        0.069/*         spi0/s_rx_sreg_reg[9]/D    1
clk_sck1(F)->clk_sck1(R)	28.187   13.868/*        0.074/*         spi1/s_rx_sreg_reg[23]/D    1
clk_sck0(F)->clk_sck0(R)	28.224   13.869/*        0.068/*         spi0/s_rx_sreg_reg[19]/D    1
clk_sck0(F)->clk_sck0(R)	28.224   13.871/*        0.068/*         spi0/s_rx_sreg_reg[3]/D    1
clk_sck0(F)->clk_sck0(R)	28.225   13.871/*        0.067/*         spi0/s_rx_sreg_reg[4]/D    1
clk_sck1(F)->clk_sck1(R)	28.188   13.872/*        0.073/*         spi1/s_rx_sreg_reg[15]/D    1
clk_sck1(F)->clk_sck1(R)	28.188   13.872/*        0.073/*         spi1/s_rx_sreg_reg[17]/D    1
clk_sck1(F)->clk_sck1(R)	28.188   13.872/*        0.073/*         spi1/s_rx_sreg_reg[22]/D    1
clk_sck0(F)->clk_sck0(R)	28.225   13.873/*        0.067/*         spi0/s_rx_sreg_reg[14]/D    1
clk_sck0(F)->clk_sck0(R)	28.225   13.873/*        0.067/*         spi0/s_rx_sreg_reg[10]/D    1
clk_sck0(F)->clk_sck0(R)	28.226   13.874/*        0.066/*         spi0/s_rx_sreg_reg[8]/D    1
clk_sck1(F)->clk_sck1(R)	28.189   13.875/*        0.072/*         spi1/s_rx_sreg_reg[0]/D    1
clk_sck0(F)->clk_sck0(R)	28.226   13.876/*        0.066/*         spi0/s_rx_sreg_reg[6]/D    1
clk_sck1(F)->clk_sck1(R)	28.191   13.878/*        0.070/*         spi1/s_rx_sreg_reg[16]/D    1
clk_sck0(F)->clk_sck0(R)	28.227   13.878/*        0.065/*         spi0/s_rx_sreg_reg[12]/D    1
clk_sck1(F)->clk_sck1(R)	28.191   13.879/*        0.070/*         spi1/s_rx_sreg_reg[20]/D    1
clk_sck0(F)->clk_sck0(R)	28.227   13.879/*        0.065/*         spi0/s_rx_sreg_reg[1]/D    1
clk_sck1(F)->clk_sck1(R)	28.191   13.879/*        0.070/*         spi1/s_rx_sreg_reg[8]/D    1
clk_sck1(F)->clk_sck1(R)	28.192   13.883/*        0.069/*         spi1/s_rx_sreg_reg[19]/D    1
clk_sck1(F)->clk_sck1(R)	28.193   13.884/*        0.068/*         spi1/s_rx_sreg_reg[3]/D    1
clk_sck1(F)->clk_sck1(R)	28.194   13.887/*        0.067/*         spi1/s_rx_sreg_reg[18]/D    1
clk_sck1(F)->clk_sck1(R)	28.194   13.888/*        0.067/*         spi1/s_rx_sreg_reg[6]/D    1
clk_sck1(F)->clk_sck1(R)	28.194   13.888/*        0.067/*         spi1/s_rx_sreg_reg[13]/D    1
clk_sck1(F)->clk_sck1(R)	28.194   13.888/*        0.066/*         spi1/s_rx_sreg_reg[12]/D    1
clk_sck1(F)->clk_sck1(R)	28.196   13.892/*        0.065/*         spi1/s_rx_sreg_reg[5]/D    1
clk_sck1(F)->clk_sck1(R)	28.197   13.894/*        0.064/*         spi1/s_rx_sreg_reg[9]/D    1
clk_sck1(F)->clk_sck1(R)	28.197   13.895/*        0.064/*         spi1/s_rx_sreg_reg[4]/D    1
clk_sck1(F)->clk_sck1(R)	28.198   13.897/*        0.063/*         spi1/s_rx_sreg_reg[11]/D    1
clk_sck0(F)->clk_sck0(R)	28.236   13.901/*        0.056/*         spi0/s_rx_sreg_reg[11]/D    1
clk_sck0(F)->clk_sck0(R)	28.236   13.901/*        0.056/*         spi0/s_rx_sreg_reg[2]/D    1
clk_sck1(F)->clk_sck1(R)	28.199   13.901/*        0.062/*         spi1/s_rx_sreg_reg[1]/D    1
clk_sck1(F)->clk_sck1(R)	28.200   13.902/*        0.061/*         spi1/s_rx_sreg_reg[7]/D    1
clk_sck1(F)->clk_sck1(R)	28.202   13.907/*        0.059/*         spi1/s_rx_sreg_reg[14]/D    1
clk_sck1(F)->clk_sck1(R)	28.202   13.909/*        0.059/*         spi1/s_rx_sreg_reg[10]/D    1
clk_sck1(F)->clk_sck1(R)	28.204   13.913/*        0.057/*         spi1/s_rx_sreg_reg[2]/D    1
clk_sck0(F)->clk_sck0(R)	28.211   13.918/*        0.081/*         spi0/s_tx_sreg_reg[0]/D    1
clk_sck1(F)->clk_sck1(R)	28.176   13.920/*        0.085/*         spi1/s_tx_sreg_reg[19]/D    1
clk_sck0(F)->clk_sck0(R)	28.212   13.922/*        0.080/*         spi0/s_tx_sreg_reg[23]/D    1
clk_sck0(F)->clk_sck0(R)	28.212   13.923/*        0.080/*         spi0/s_tx_sreg_reg[10]/D    1
clk_sck0(F)->clk_sck0(R)	28.213   13.926/*        0.079/*         spi0/s_tx_sreg_reg[25]/D    1
clk_sck0(F)->clk_sck0(R)	28.213   13.926/*        0.079/*         spi0/s_tx_sreg_reg[1]/D    1
clk_sck1(F)->clk_sck1(R)	28.178   13.928/*        0.083/*         spi1/s_tx_sreg_reg[14]/D    1
clk_sck0(F)->clk_sck0(R)	28.214   13.929/*        0.078/*         spi0/s_tx_sreg_reg[6]/D    1
clk_sck0(F)->clk_sck0(R)	28.214   13.929/*        0.078/*         spi0/s_tx_sreg_reg[4]/D    1
clk_sck0(F)->clk_sck0(R)	28.214   13.929/*        0.078/*         spi0/s_tx_sreg_reg[29]/D    1
clk_sck0(F)->clk_sck0(R)	28.214   13.929/*        0.078/*         spi0/s_tx_sreg_reg[8]/D    1
clk_sck0(F)->clk_sck0(R)	28.214   13.929/*        0.078/*         spi0/s_tx_sreg_reg[19]/D    1
clk_sck0(F)->clk_sck0(R)	28.214   13.929/*        0.078/*         spi0/s_tx_sreg_reg[27]/D    1
clk_sck0(F)->clk_sck0(R)	28.214   13.929/*        0.078/*         spi0/s_tx_sreg_reg[11]/D    1
clk_sck1(F)->clk_sck1(R)	28.179   13.930/*        0.082/*         spi1/s_tx_sreg_reg[30]/D    1
clk_sck0(F)->clk_sck0(R)	28.215   13.932/*        0.077/*         spi0/s_tx_sreg_reg[13]/D    1
clk_sck0(F)->clk_sck0(R)	28.215   13.932/*        0.077/*         spi0/s_tx_sreg_reg[12]/D    1
clk_sck0(F)->clk_sck0(R)	28.215   13.934/*        0.077/*         spi0/s_tx_sreg_reg[22]/D    1
clk_sck0(F)->clk_sck0(R)	28.215   13.935/*        0.077/*         spi0/s_tx_sreg_reg[18]/D    1
clk_sck0(F)->clk_sck0(R)	28.215   13.935/*        0.077/*         spi0/s_tx_sreg_reg[9]/D    1
clk_sck0(F)->clk_sck0(R)	28.216   13.936/*        0.076/*         spi0/s_tx_sreg_reg[17]/D    1
clk_sck0(F)->clk_sck0(R)	28.216   13.937/*        0.076/*         spi0/s_tx_sreg_reg[21]/D    1
clk_sck0(F)->clk_sck0(R)	28.216   13.937/*        0.076/*         spi0/s_tx_sreg_reg[15]/D    1
clk_sck1(F)->clk_sck1(R)	28.181   13.937/*        0.080/*         spi1/s_tx_sreg_reg[21]/D    1
clk_sck0(F)->clk_sck0(R)	28.216   13.937/*        0.076/*         spi0/s_tx_sreg_reg[14]/D    1
clk_sck0(F)->clk_sck0(R)	28.216   13.937/*        0.076/*         spi0/s_tx_sreg_reg[28]/D    1
clk_sck1(F)->clk_sck1(R)	28.181   13.937/*        0.080/*         spi1/s_tx_sreg_reg[16]/D    1
clk_sck0(F)->clk_sck0(R)	28.216   13.937/*        0.076/*         spi0/s_tx_sreg_reg[3]/D    1
clk_sck0(F)->clk_sck0(R)	28.216   13.938/*        0.076/*         spi0/s_tx_sreg_reg[20]/D    1
clk_sck0(F)->clk_sck0(R)	28.216   13.938/*        0.076/*         spi0/s_tx_sreg_reg[5]/D    1
clk_sck0(F)->clk_sck0(R)	28.216   13.938/*        0.076/*         spi0/s_tx_sreg_reg[24]/D    1
clk_sck0(F)->clk_sck0(R)	28.216   13.939/*        0.076/*         spi0/s_tx_sreg_reg[26]/D    1
clk_sck1(F)->clk_sck1(R)	28.181   13.939/*        0.080/*         spi1/s_tx_sreg_reg[28]/D    1
clk_sck0(F)->clk_sck0(R)	28.216   13.939/*        0.076/*         spi0/s_tx_sreg_reg[7]/D    1
clk_sck0(F)->clk_sck0(R)	28.216   13.939/*        0.076/*         spi0/s_tx_sreg_reg[2]/D    1
clk_sck0(F)->clk_sck0(R)	28.216   13.940/*        0.076/*         spi0/s_tx_sreg_reg[30]/D    1
clk_sck0(F)->clk_sck0(R)	28.216   13.940/*        0.076/*         spi0/s_tx_sreg_reg[16]/D    1
clk_sck1(F)->clk_sck1(R)	28.182   13.942/*        0.079/*         spi1/s_tx_sreg_reg[4]/D    1
clk_sck1(F)->clk_sck1(R)	28.182   13.943/*        0.079/*         spi1/s_tx_sreg_reg[27]/D    1
clk_sck1(F)->clk_sck1(R)	28.182   13.943/*        0.079/*         spi1/s_tx_sreg_reg[15]/D    1
clk_sck1(F)->clk_sck1(R)	28.183   13.944/*        0.078/*         spi1/s_tx_sreg_reg[23]/D    1
clk_sck1(F)->clk_sck1(R)	28.183   13.944/*        0.078/*         spi1/s_tx_sreg_reg[25]/D    1
clk_sck1(F)->clk_sck1(R)	28.183   13.945/*        0.078/*         spi1/s_tx_sreg_reg[29]/D    1
clk_sck1(F)->clk_sck1(R)	28.183   13.945/*        0.078/*         spi1/s_tx_sreg_reg[1]/D    1
clk_sck1(F)->clk_sck1(R)	28.184   13.948/*        0.077/*         spi1/s_tx_sreg_reg[8]/D    1
clk_sck1(F)->clk_sck1(R)	28.184   13.950/*        0.077/*         spi1/s_tx_sreg_reg[2]/D    1
clk_sck1(F)->clk_sck1(R)	28.184   13.951/*        0.077/*         spi1/s_tx_sreg_reg[7]/D    1
clk_sck1(F)->clk_sck1(R)	28.185   13.951/*        0.076/*         spi1/s_tx_sreg_reg[24]/D    1
clk_sck1(F)->clk_sck1(R)	28.185   13.951/*        0.076/*         spi1/s_tx_sreg_reg[12]/D    1
clk_sck1(F)->clk_sck1(R)	28.185   13.951/*        0.076/*         spi1/s_tx_sreg_reg[20]/D    1
clk_sck1(F)->clk_sck1(R)	28.185   13.952/*        0.076/*         spi1/s_tx_sreg_reg[10]/D    1
clk_sck1(F)->clk_sck1(R)	28.185   13.952/*        0.076/*         spi1/s_tx_sreg_reg[3]/D    1
clk_sck1(F)->clk_sck1(R)	28.185   13.953/*        0.076/*         spi1/s_tx_sreg_reg[6]/D    1
clk_sck1(F)->clk_sck1(R)	28.185   13.954/*        0.076/*         spi1/s_tx_sreg_reg[22]/D    1
clk_sck1(F)->clk_sck1(R)	28.185   13.954/*        0.076/*         spi1/s_tx_sreg_reg[26]/D    1
clk_sck1(F)->clk_sck1(R)	28.185   13.954/*        0.076/*         spi1/s_tx_sreg_reg[13]/D    1
clk_sck1(F)->clk_sck1(R)	28.185   13.954/*        0.076/*         spi1/s_tx_sreg_reg[17]/D    1
clk_sck1(F)->clk_sck1(R)	28.185   13.954/*        0.076/*         spi1/s_tx_sreg_reg[11]/D    1
clk_sck1(F)->clk_sck1(R)	28.185   13.954/*        0.076/*         spi1/s_tx_sreg_reg[9]/D    1
clk_sck1(F)->clk_sck1(R)	28.185   13.954/*        0.076/*         spi1/s_tx_sreg_reg[5]/D    1
clk_sck1(F)->clk_sck1(R)	28.186   13.956/*        0.075/*         spi1/s_tx_sreg_reg[0]/D    1
clk_sck1(F)->clk_sck1(R)	28.186   13.956/*        0.075/*         spi1/s_tx_sreg_reg[18]/D    1
clk_sck0(F)->clk_sck0(R)	28.221   13.971/*        0.071/*         spi0/s_counter_reg[1]/D    1
clk_sck1(F)->clk_sck1(R)	28.190   13.985/*        0.071/*         spi1/s_counter_reg[1]/D    1
mclk(R)->mclk(F)	13.646   14.015/*        0.000/*         timer0/g11808/A0    1
mclk(R)->mclk(F)	13.646   14.020/*        0.000/*         timer1/g11720/A0    1
mclk(R)->mclk(R)	27.837   */14.740        */0.062         core/pc_next_reg_reg[14]/D    1
mclk(R)->mclk(R)	27.837   */14.740        */0.062         core/pc_reg[14]/D    1
mclk(R)->mclk(R)	27.842   */14.756        */0.058         core/pc_next_reg_reg[13]/D    1
mclk(R)->mclk(R)	27.842   */14.756        */0.058         core/pc_reg[13]/D    1
mclk(R)->mclk(R)	27.840   */14.842        */0.060         core/pc_next_reg_reg[9]/D    1
mclk(R)->mclk(R)	27.840   */14.842        */0.060         core/pc_reg[9]/D    1
mclk(R)->mclk(R)	27.838   */14.893        */0.061         core/pc_next_reg_reg[10]/D    1
mclk(R)->mclk(R)	27.838   */14.893        */0.061         core/pc_reg[10]/D    1
mclk(R)->mclk(R)	27.787   14.893/*        0.113/*         core/pc_next_reg_reg[5]/D    1
mclk(R)->mclk(R)	27.787   14.893/*        0.113/*         core/pc_reg[5]/D    1
mclk(R)->mclk(R)	27.806   14.899/*        0.093/*         core/pc_next_reg_reg[2]/D    1
mclk(R)->mclk(R)	27.806   14.899/*        0.093/*         core/pc_reg[2]/D    1
mclk(R)->mclk(R)	27.788   */14.907        */0.112         core/pc_next_reg_reg[6]/D    1
mclk(R)->mclk(R)	27.788   */14.907        */0.112         core/pc_reg[6]/D    1
mclk(R)->mclk(R)	27.836   */14.910        */0.063         core/pc_next_reg_reg[11]/D    1
mclk(R)->mclk(R)	27.836   */14.910        */0.063         core/pc_reg[11]/D    1
mclk(R)->mclk(R)	27.833   */14.916        */0.066         core/pc_reg[12]/D    1
mclk(R)->mclk(R)	27.833   */14.916        */0.066         core/pc_next_reg_reg[12]/D    1
mclk(R)->mclk(R)	27.804   14.920/*        0.095/*         core/pc_reg[3]/D    1
mclk(R)->mclk(R)	27.804   14.920/*        0.095/*         core/pc_next_reg_reg[3]/D    1
mclk(R)->mclk(R)	27.804   14.932/*        0.095/*         core/pc_reg[4]/D    1
mclk(R)->mclk(R)	27.804   14.932/*        0.095/*         core/pc_next_reg_reg[4]/D    1
mclk(R)->mclk(R)	27.832   */14.949        */0.067         core/pc_next_reg_reg[20]/D    1
mclk(R)->mclk(R)	27.832   */14.949        */0.067         core/pc_reg[20]/D    1
mclk(R)->mclk(R)	27.827   14.949/*        0.072/*         core/datapath_inst/loadextender/mask_latched_reg[1]/D    1
mclk(R)->mclk(R)	27.833   */14.951        */0.066         core/pc_next_reg_reg[30]/D    1
mclk(R)->mclk(R)	27.833   */14.951        */0.066         core/pc_reg[30]/D    1
mclk(R)->mclk(R)	27.846   */14.957        */0.054         core/pc_next_reg_reg[16]/D    1
mclk(R)->mclk(R)	27.846   */14.957        */0.054         core/pc_reg[16]/D    1
mclk(R)->mclk(R)	27.794   14.964/*        0.105/*         core/datapath_inst/loadextender/mask_latched_reg[0]/D    1
mclk(R)->mclk(R)	27.834   */14.966        */0.065         core/pc_next_reg_reg[26]/D    1
mclk(R)->mclk(R)	27.834   */14.966        */0.065         core/pc_reg[26]/D    1
mclk(R)->mclk(R)	27.832   */14.970        */0.067         core/pc_next_reg_reg[31]/D    1
mclk(R)->mclk(R)	27.832   */14.970        */0.067         core/pc_reg[31]/D    1
mclk(R)->mclk(R)	27.806   14.973/*        0.093/*         core/pc_next_reg_reg[7]/D    1
mclk(R)->mclk(R)	27.806   14.973/*        0.093/*         core/pc_reg[7]/D    1
mclk(R)->mclk(R)	27.839   */14.976        */0.060         core/pc_next_reg_reg[22]/D    1
mclk(R)->mclk(R)	27.839   */14.976        */0.060         core/pc_reg[22]/D    1
mclk(R)->mclk(R)	27.835   */14.978        */0.065         core/pc_next_reg_reg[23]/D    1
mclk(R)->mclk(R)	27.835   */14.978        */0.065         core/pc_reg[23]/D    1
mclk(R)->mclk(R)	27.816   14.988/*        0.083/*         core/pc_next_reg_reg[8]/D    1
mclk(R)->mclk(R)	27.816   14.988/*        0.083/*         core/pc_reg[8]/D    1
mclk(R)->mclk(R)	27.810   14.989/*        0.090/*         core/pc_next_reg_reg[0]/D    1
mclk(R)->mclk(R)	27.810   14.989/*        0.090/*         core/pc_reg[0]/D    1
mclk(R)->mclk(R)	27.830   */14.990        */0.069         core/pc_next_reg_reg[27]/D    1
mclk(R)->mclk(R)	27.830   */14.990        */0.069         core/pc_reg[27]/D    1
mclk(R)->mclk(R)	27.837   */14.990        */0.063         core/pc_next_reg_reg[18]/D    1
mclk(R)->mclk(R)	27.837   */14.990        */0.063         core/pc_reg[18]/D    1
mclk(R)->mclk(R)	27.833   */14.998        */0.066         core/pc_next_reg_reg[28]/D    1
mclk(R)->mclk(R)	27.833   */14.998        */0.066         core/pc_reg[28]/D    1
mclk(R)->mclk(R)	27.821   */14.999        */0.078         core/pc_reg[15]/D    1
mclk(R)->mclk(R)	27.821   */14.999        */0.078         core/pc_next_reg_reg[15]/D    1
mclk(R)->mclk(R)	27.839   */15.000        */0.060         core/pc_next_reg_reg[19]/D    1
mclk(R)->mclk(R)	27.839   */15.000        */0.060         core/pc_reg[19]/D    1
mclk(R)->mclk(R)	27.830   15.004/*        0.070/*         core/pc_next_reg_reg[21]/D    1
mclk(R)->mclk(R)	27.830   15.004/*        0.070/*         core/pc_reg[21]/D    1
mclk(R)->mclk(R)	27.840   */15.014        */0.060         core/pc_next_reg_reg[24]/D    1
mclk(R)->mclk(R)	27.840   */15.014        */0.060         core/pc_reg[24]/D    1
mclk(R)->mclk(R)	27.828   15.023/*        0.072/*         core/pc_next_reg_reg[29]/D    1
mclk(R)->mclk(R)	27.828   15.023/*        0.072/*         core/pc_reg[29]/D    1
mclk(R)->mclk(R)	27.841   */15.027        */0.059         core/pc_next_reg_reg[17]/D    1
mclk(R)->mclk(R)	27.841   */15.027        */0.059         core/pc_reg[17]/D    1
mclk(R)->mclk(R)	27.835   */15.050        */0.064         core/pc_next_reg_reg[25]/D    1
mclk(R)->mclk(R)	27.835   */15.050        */0.064         core/pc_reg[25]/D    1
mclk(R)->mclk(R)	27.810   15.148/*        0.089/*         core/pc_next_trad_reg_reg[2]/D    1
smclk(R)->smclk(R)	27.798   */15.157        */0.172         uart0/RC_CG_HIER_INST287/RC_CGIC_INST/E    1
smclk(R)->smclk(R)	27.795   */15.161        */0.175         uart1/RC_CG_HIER_INST302/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.825   15.180/*        0.074/*         core/pc_next_trad_reg_reg[3]/D    1
mclk(R)->mclk(R)	27.829   15.189/*        0.070/*         core/pc_next_reg_reg[1]/D    1
mclk(R)->mclk(R)	27.829   15.189/*        0.070/*         core/pc_reg[1]/D    1
mclk(R)->mclk(R)	27.830   15.189/*        0.069/*         core/pc_next_trad_reg_reg[4]/D    1
mclk(R)->mclk(R)	27.817   15.208/*        0.083/*         core/pc_next_trad_reg_reg[5]/D    1
mclk(R)->mclk(R)	27.811   15.212/*        0.088/*         core/pc_next_trad_reg_reg[19]/D    1
mclk(R)->mclk(R)	27.819   15.217/*        0.080/*         core/pc_next_trad_reg_reg[8]/D    1
mclk(R)->mclk(R)	27.810   15.218/*        0.089/*         core/pc_next_trad_reg_reg[18]/D    1
mclk(R)->mclk(R)	27.827   */15.223        */0.072         core/pc_next_trad_reg_reg[11]/D    1
mclk(R)->mclk(R)	27.815   15.226/*        0.085/*         core/pc_next_trad_reg_reg[21]/D    1
mclk(R)->mclk(R)	27.825   15.227/*        0.075/*         core/pc_next_trad_reg_reg[7]/D    1
mclk(R)->mclk(R)	27.735   */15.232        */0.165         core/RC_CG_HIER_INST42/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.826   15.234/*        0.074/*         core/pc_next_trad_reg_reg[6]/D    1
mclk(R)->mclk(R)	27.818   15.235/*        0.081/*         core/pc_next_trad_reg_reg[20]/D    1
mclk(R)->mclk(R)	27.821   15.236/*        0.078/*         core/pc_next_trad_reg_reg[16]/D    1
mclk(R)->mclk(R)	27.822   15.244/*        0.077/*         core/pc_next_trad_reg_reg[22]/D    1
mclk(R)->mclk(R)	27.821   15.246/*        0.078/*         core/pc_next_trad_reg_reg[26]/D    1
mclk(R)->mclk(R)	27.819   15.250/*        0.081/*         core/pc_next_trad_reg_reg[23]/D    1
mclk(R)->mclk(R)	27.827   15.253/*        0.073/*         core/pc_next_trad_reg_reg[15]/D    1
mclk(R)->mclk(R)	27.822   15.259/*        0.077/*         core/pc_next_trad_reg_reg[31]/D    1
mclk(R)->mclk(R)	27.823   15.259/*        0.077/*         core/pc_next_trad_reg_reg[29]/D    1
mclk(R)->mclk(R)	27.823   15.259/*        0.077/*         core/pc_next_trad_reg_reg[17]/D    1
mclk(R)->mclk(R)	27.669   */15.260        */0.230         core/datapath_inst/rf/registers_reg[2][31]/D    1
mclk(R)->mclk(R)	27.830   15.263/*        0.069/*         core/pc_next_trad_reg_reg[14]/D    1
mclk(R)->mclk(R)	27.834   15.264/*        0.065/*         core/pc_next_trad_reg_reg[10]/D    1
mclk(R)->mclk(R)	27.830   15.265/*        0.069/*         core/pc_next_trad_reg_reg[13]/D    1
mclk(R)->mclk(R)	27.832   15.266/*        0.067/*         core/pc_next_trad_reg_reg[12]/D    1
mclk(R)->mclk(R)	27.830   15.273/*        0.070/*         core/pc_next_trad_reg_reg[28]/D    1
mclk(R)->mclk(R)	27.828   15.273/*        0.072/*         core/pc_next_trad_reg_reg[24]/D    1
mclk(R)->mclk(R)	27.831   15.274/*        0.069/*         core/pc_next_trad_reg_reg[30]/D    1
mclk(R)->mclk(R)	27.839   15.277/*        0.060/*         core/pc_next_trad_reg_reg[0]/D    1
mclk(R)->mclk(R)	27.833   15.286/*        0.066/*         core/pc_next_trad_reg_reg[27]/D    1
mclk(R)->mclk(R)	27.824   15.292/*        0.076/*         core/pc_next_trad_reg_reg[25]/D    1
mclk(R)->mclk(R)	27.835   15.295/*        0.065/*         core/pc_next_trad_reg_reg[9]/D    1
mclk(R)->mclk(R)	27.747   */15.318        */0.153         core/datapath_inst/rf/registers_reg[13][31]/D    1
mclk(R)->mclk(R)	27.747   */15.318        */0.153         core/datapath_inst/rf/registers_reg[12][31]/D    1
mclk(R)->mclk(R)	27.747   */15.318        */0.153         core/datapath_inst/rf/registers_reg[15][31]/D    1
mclk(R)->mclk(R)	27.747   */15.318        */0.153         core/datapath_inst/rf/registers_reg[7][31]/D    1
mclk(R)->mclk(R)	27.747   */15.318        */0.153         core/datapath_inst/rf/registers_reg[31][31]/D    1
mclk(R)->mclk(R)	27.747   */15.318        */0.153         core/datapath_inst/rf/registers_reg[14][31]/D    1
mclk(R)->mclk(R)	27.747   */15.318        */0.153         core/datapath_inst/rf/registers_reg[5][31]/D    1
mclk(R)->mclk(R)	27.747   */15.318        */0.153         core/datapath_inst/rf/registers_reg[30][31]/D    1
mclk(R)->mclk(R)	27.747   */15.318        */0.153         core/datapath_inst/rf/registers_reg[4][31]/D    1
mclk(R)->mclk(R)	27.747   */15.318        */0.153         core/datapath_inst/rf/registers_reg[23][31]/D    1
mclk(R)->mclk(R)	27.747   */15.318        */0.153         core/datapath_inst/rf/registers_reg[6][31]/D    1
mclk(R)->mclk(R)	27.747   */15.319        */0.153         core/datapath_inst/rf/registers_reg[22][31]/D    1
mclk(R)->mclk(R)	27.747   */15.319        */0.153         core/datapath_inst/rf/registers_reg[20][31]/D    1
mclk(R)->mclk(R)	27.747   */15.319        */0.153         core/datapath_inst/rf/registers_reg[28][31]/D    1
mclk(R)->mclk(R)	27.747   */15.320        */0.153         core/datapath_inst/rf/registers_reg[29][31]/D    1
mclk(R)->mclk(R)	27.747   */15.320        */0.153         core/datapath_inst/rf/registers_reg[21][31]/D    1
mclk(R)->mclk(R)	27.737   */15.323        */0.162         core/datapath_inst/rf/registers_reg[10][31]/D    1
mclk(R)->mclk(R)	27.747   */15.327        */0.153         core/datapath_inst/rf/registers_reg[3][31]/D    1
mclk(R)->mclk(R)	27.747   */15.327        */0.153         core/datapath_inst/rf/registers_reg[25][31]/D    1
mclk(R)->mclk(R)	27.747   */15.328        */0.153         core/datapath_inst/rf/registers_reg[17][31]/D    1
mclk(R)->mclk(R)	27.747   */15.328        */0.153         core/datapath_inst/rf/registers_reg[1][31]/D    1
mclk(R)->mclk(R)	27.747   */15.329        */0.153         core/datapath_inst/rf/registers_reg[19][31]/D    1
mclk(R)->mclk(R)	27.747   */15.330        */0.153         core/datapath_inst/rf/registers_reg[27][31]/D    1
mclk(R)->mclk(R)	27.820   15.330/*        0.080/*         core/pc_next_trad_reg_reg[1]/D    1
mclk(R)->mclk(R)	27.747   */15.330        */0.153         core/datapath_inst/rf/registers_reg[8][31]/D    1
mclk(R)->mclk(R)	27.747   */15.330        */0.153         core/datapath_inst/rf/registers_reg[26][31]/D    1
mclk(R)->mclk(R)	27.737   */15.331        */0.163         core/datapath_inst/rd_amo_reg[31]/D    1
mclk(R)->mclk(R)	27.747   */15.332        */0.153         core/datapath_inst/rf/registers_reg[24][31]/D    1
mclk(R)->mclk(R)	27.747   */15.333        */0.153         core/datapath_inst/rf/registers_reg[9][31]/D    1
mclk(R)->mclk(R)	27.747   */15.333        */0.153         core/datapath_inst/rf/registers_reg[11][31]/D    1
mclk(R)->mclk(R)	27.747   */15.334        */0.153         core/datapath_inst/rf/registers_reg[18][31]/D    1
mclk(R)->mclk(R)	27.747   */15.334        */0.153         core/datapath_inst/rf/registers_reg[16][31]/D    1
mclk(R)->mclk(R)	27.669   */15.418        */0.231         core/datapath_inst/rf/registers_reg[2][30]/D    1
mclk(R)->mclk(R)	27.737   */15.477        */0.162         core/datapath_inst/rf/registers_reg[10][30]/D    1
mclk(R)->mclk(R)	27.746   */15.480        */0.153         core/datapath_inst/rf/registers_reg[14][30]/D    1
mclk(R)->mclk(R)	27.746   */15.480        */0.153         core/datapath_inst/rf/registers_reg[13][30]/D    1
mclk(R)->mclk(R)	27.746   */15.480        */0.153         core/datapath_inst/rf/registers_reg[30][30]/D    1
mclk(R)->mclk(R)	27.746   */15.480        */0.153         core/datapath_inst/rf/registers_reg[12][30]/D    1
mclk(R)->mclk(R)	27.746   */15.480        */0.153         core/datapath_inst/rf/registers_reg[5][30]/D    1
mclk(R)->mclk(R)	27.746   */15.480        */0.153         core/datapath_inst/rf/registers_reg[4][30]/D    1
mclk(R)->mclk(R)	27.746   */15.480        */0.153         core/datapath_inst/rf/registers_reg[6][30]/D    1
mclk(R)->mclk(R)	27.746   */15.480        */0.153         core/datapath_inst/rf/registers_reg[21][30]/D    1
mclk(R)->mclk(R)	27.746   */15.480        */0.153         core/datapath_inst/rf/registers_reg[9][30]/D    1
mclk(R)->mclk(R)	27.746   */15.480        */0.153         core/datapath_inst/rf/registers_reg[22][30]/D    1
mclk(R)->mclk(R)	27.746   */15.480        */0.153         core/datapath_inst/rf/registers_reg[7][30]/D    1
mclk(R)->mclk(R)	27.746   */15.480        */0.153         core/datapath_inst/rf/registers_reg[20][30]/D    1
mclk(R)->mclk(R)	27.746   */15.480        */0.153         core/datapath_inst/rf/registers_reg[28][30]/D    1
mclk(R)->mclk(R)	27.746   */15.480        */0.153         core/datapath_inst/rf/registers_reg[23][30]/D    1
mclk(R)->mclk(R)	27.746   */15.481        */0.153         core/datapath_inst/rf/registers_reg[29][30]/D    1
mclk(R)->mclk(R)	27.746   */15.481        */0.153         core/datapath_inst/rf/registers_reg[15][30]/D    1
mclk(R)->mclk(R)	27.746   */15.481        */0.153         core/datapath_inst/rf/registers_reg[31][30]/D    1
mclk(R)->mclk(R)	27.746   */15.483        */0.153         core/datapath_inst/rf/registers_reg[3][30]/D    1
mclk(R)->mclk(R)	27.746   */15.484        */0.153         core/datapath_inst/rf/registers_reg[1][30]/D    1
mclk(R)->mclk(R)	27.746   */15.484        */0.153         core/datapath_inst/rf/registers_reg[19][30]/D    1
mclk(R)->mclk(R)	27.746   */15.484        */0.153         core/datapath_inst/rf/registers_reg[25][30]/D    1
mclk(R)->mclk(R)	27.746   */15.484        */0.153         core/datapath_inst/rf/registers_reg[27][30]/D    1
mclk(R)->mclk(R)	27.746   */15.484        */0.153         core/datapath_inst/rf/registers_reg[16][30]/D    1
mclk(R)->mclk(R)	27.746   */15.484        */0.153         core/datapath_inst/rf/registers_reg[18][30]/D    1
mclk(R)->mclk(R)	27.746   */15.484        */0.153         core/datapath_inst/rf/registers_reg[11][30]/D    1
mclk(R)->mclk(R)	27.746   */15.484        */0.153         core/datapath_inst/rf/registers_reg[8][30]/D    1
mclk(R)->mclk(R)	27.746   */15.485        */0.153         core/datapath_inst/rf/registers_reg[26][30]/D    1
mclk(R)->mclk(R)	27.746   */15.486        */0.153         core/datapath_inst/rf/registers_reg[24][30]/D    1
mclk(R)->mclk(R)	27.746   */15.487        */0.153         core/datapath_inst/rf/registers_reg[17][30]/D    1
mclk(R)->mclk(R)	27.736   */15.491        */0.163         core/datapath_inst/rd_amo_reg[30]/D    1
mclk(R)->mclk(R)	27.703   15.495/*        0.196/*         core/datapath_inst/rf/registers_reg[2][29]/D    1
mclk(R)->mclk(R)	27.765   15.543/*        0.135/*         core/datapath_inst/rf/registers_reg[13][29]/D    1
mclk(R)->mclk(R)	27.765   15.543/*        0.135/*         core/datapath_inst/rf/registers_reg[12][29]/D    1
mclk(R)->mclk(R)	27.765   15.543/*        0.135/*         core/datapath_inst/rf/registers_reg[14][29]/D    1
mclk(R)->mclk(R)	27.765   15.543/*        0.135/*         core/datapath_inst/rf/registers_reg[7][29]/D    1
mclk(R)->mclk(R)	27.765   15.543/*        0.135/*         core/datapath_inst/rf/registers_reg[15][29]/D    1
mclk(R)->mclk(R)	27.765   15.543/*        0.135/*         core/datapath_inst/rf/registers_reg[31][29]/D    1
mclk(R)->mclk(R)	27.749   15.543/*        0.151/*         core/datapath_inst/rd_amo_reg[29]/D    1
mclk(R)->mclk(R)	27.765   15.544/*        0.135/*         core/datapath_inst/rf/registers_reg[17][29]/D    1
mclk(R)->mclk(R)	27.765   15.544/*        0.135/*         core/datapath_inst/rf/registers_reg[9][29]/D    1
mclk(R)->mclk(R)	27.765   15.544/*        0.135/*         core/datapath_inst/rf/registers_reg[19][29]/D    1
mclk(R)->mclk(R)	27.765   15.544/*        0.135/*         core/datapath_inst/rf/registers_reg[27][29]/D    1
mclk(R)->mclk(R)	27.765   15.544/*        0.135/*         core/datapath_inst/rf/registers_reg[30][29]/D    1
mclk(R)->mclk(R)	27.765   15.544/*        0.135/*         core/datapath_inst/rf/registers_reg[6][29]/D    1
mclk(R)->mclk(R)	27.765   15.544/*        0.135/*         core/datapath_inst/rf/registers_reg[4][29]/D    1
mclk(R)->mclk(R)	27.765   15.544/*        0.135/*         core/datapath_inst/rf/registers_reg[16][29]/D    1
mclk(R)->mclk(R)	27.765   15.544/*        0.135/*         core/datapath_inst/rf/registers_reg[18][29]/D    1
mclk(R)->mclk(R)	27.765   15.544/*        0.135/*         core/datapath_inst/rf/registers_reg[5][29]/D    1
mclk(R)->mclk(R)	27.765   15.544/*        0.135/*         core/datapath_inst/rf/registers_reg[23][29]/D    1
mclk(R)->mclk(R)	27.765   15.545/*        0.135/*         core/datapath_inst/rf/registers_reg[22][29]/D    1
mclk(R)->mclk(R)	27.765   15.545/*        0.135/*         core/datapath_inst/rf/registers_reg[20][29]/D    1
mclk(R)->mclk(R)	27.765   15.545/*        0.135/*         core/datapath_inst/rf/registers_reg[28][29]/D    1
mclk(R)->mclk(R)	27.765   15.545/*        0.135/*         core/datapath_inst/rf/registers_reg[8][29]/D    1
mclk(R)->mclk(R)	27.765   15.545/*        0.135/*         core/datapath_inst/rf/registers_reg[26][29]/D    1
mclk(R)->mclk(R)	27.765   15.545/*        0.135/*         core/datapath_inst/rf/registers_reg[24][29]/D    1
mclk(R)->mclk(R)	27.765   15.545/*        0.135/*         core/datapath_inst/rf/registers_reg[29][29]/D    1
mclk(R)->mclk(R)	27.765   15.545/*        0.135/*         core/datapath_inst/rf/registers_reg[21][29]/D    1
mclk(R)->mclk(R)	27.765   15.545/*        0.135/*         core/datapath_inst/rf/registers_reg[1][29]/D    1
mclk(R)->mclk(R)	27.765   15.545/*        0.135/*         core/datapath_inst/rf/registers_reg[25][29]/D    1
mclk(R)->mclk(R)	27.765   15.546/*        0.135/*         core/datapath_inst/rf/registers_reg[3][29]/D    1
mclk(R)->mclk(R)	27.765   15.547/*        0.135/*         core/datapath_inst/rf/registers_reg[11][29]/D    1
mclk(R)->mclk(R)	27.765   15.549/*        0.135/*         core/datapath_inst/rf/registers_reg[10][29]/D    1
mclk(R)->mclk(R)	27.653   */15.829        */0.246         core/datapath_inst/rf/registers_reg[2][26]/D    1
mclk(R)->mclk(R)	27.669   */15.830        */0.230         core/datapath_inst/rf/registers_reg[2][28]/D    1
mclk(R)->mclk(R)	27.667   */15.857        */0.232         core/datapath_inst/rf/registers_reg[2][25]/D    1
mclk(R)->mclk(R)	27.732   */15.884        */0.168         core/amo_write_data_reg[31]/D    1
mclk(R)->mclk(R)	27.732   */15.887        */0.167         core/datapath_inst/rf/registers_reg[21][26]/D    1
mclk(R)->mclk(R)	27.732   */15.887        */0.167         core/datapath_inst/rf/registers_reg[29][26]/D    1
mclk(R)->mclk(R)	27.732   */15.887        */0.167         core/datapath_inst/rf/registers_reg[28][26]/D    1
mclk(R)->mclk(R)	27.732   */15.887        */0.167         core/datapath_inst/rf/registers_reg[20][26]/D    1
mclk(R)->mclk(R)	27.732   */15.887        */0.167         core/datapath_inst/rf/registers_reg[23][26]/D    1
mclk(R)->mclk(R)	27.732   */15.887        */0.167         core/datapath_inst/rf/registers_reg[6][26]/D    1
mclk(R)->mclk(R)	27.732   */15.887        */0.167         core/datapath_inst/rf/registers_reg[5][26]/D    1
mclk(R)->mclk(R)	27.732   */15.887        */0.167         core/datapath_inst/rf/registers_reg[4][26]/D    1
mclk(R)->mclk(R)	27.732   */15.887        */0.167         core/datapath_inst/rf/registers_reg[22][26]/D    1
mclk(R)->mclk(R)	27.732   */15.887        */0.167         core/datapath_inst/rf/registers_reg[30][26]/D    1
mclk(R)->mclk(R)	27.732   */15.887        */0.167         core/datapath_inst/rf/registers_reg[14][26]/D    1
mclk(R)->mclk(R)	27.732   */15.888        */0.167         core/datapath_inst/rf/registers_reg[15][26]/D    1
mclk(R)->mclk(R)	27.732   */15.888        */0.167         core/datapath_inst/rf/registers_reg[31][26]/D    1
mclk(R)->mclk(R)	27.732   */15.888        */0.167         core/datapath_inst/rf/registers_reg[7][26]/D    1
mclk(R)->mclk(R)	27.732   */15.888        */0.167         core/datapath_inst/rf/registers_reg[12][26]/D    1
mclk(R)->mclk(R)	27.732   */15.888        */0.167         core/datapath_inst/rf/registers_reg[13][26]/D    1
mclk(R)->mclk(R)	27.736   */15.889        */0.163         core/reservation_addr_reg[31]/D    1
mclk(R)->mclk(R)	27.738   */15.889        */0.162         core/datapath_inst/rf/registers_reg[10][28]/D    1
mclk(R)->mclk(R)	27.721   */15.892        */0.178         core/datapath_inst/rd_amo_reg[26]/D    1
mclk(R)->mclk(R)	27.747   */15.893        */0.152         core/datapath_inst/rf/registers_reg[12][28]/D    1
mclk(R)->mclk(R)	27.747   */15.893        */0.152         core/datapath_inst/rf/registers_reg[4][28]/D    1
mclk(R)->mclk(R)	27.747   */15.893        */0.152         core/datapath_inst/rf/registers_reg[6][28]/D    1
mclk(R)->mclk(R)	27.747   */15.893        */0.152         core/datapath_inst/rf/registers_reg[30][28]/D    1
mclk(R)->mclk(R)	27.747   */15.893        */0.152         core/datapath_inst/rf/registers_reg[14][28]/D    1
mclk(R)->mclk(R)	27.747   */15.893        */0.152         core/datapath_inst/rf/registers_reg[5][28]/D    1
mclk(R)->mclk(R)	27.747   */15.893        */0.152         core/datapath_inst/rf/registers_reg[7][28]/D    1
mclk(R)->mclk(R)	27.747   */15.893        */0.152         core/datapath_inst/rf/registers_reg[22][28]/D    1
mclk(R)->mclk(R)	27.747   */15.893        */0.152         core/datapath_inst/rf/registers_reg[15][28]/D    1
mclk(R)->mclk(R)	27.747   */15.893        */0.152         core/datapath_inst/rf/registers_reg[31][28]/D    1
mclk(R)->mclk(R)	27.747   */15.893        */0.152         core/datapath_inst/rf/registers_reg[13][28]/D    1
mclk(R)->mclk(R)	27.747   */15.893        */0.152         core/datapath_inst/rf/registers_reg[23][28]/D    1
mclk(R)->mclk(R)	27.722   */15.894        */0.177         core/datapath_inst/rf/registers_reg[10][26]/D    1
mclk(R)->mclk(R)	27.747   */15.894        */0.152         core/datapath_inst/rf/registers_reg[29][28]/D    1
mclk(R)->mclk(R)	27.747   */15.894        */0.152         core/datapath_inst/rf/registers_reg[27][28]/D    1
mclk(R)->mclk(R)	27.747   */15.894        */0.152         core/datapath_inst/rf/registers_reg[19][28]/D    1
mclk(R)->mclk(R)	27.747   */15.895        */0.152         core/datapath_inst/rf/registers_reg[25][28]/D    1
mclk(R)->mclk(R)	27.747   */15.895        */0.152         core/datapath_inst/rf/registers_reg[16][28]/D    1
mclk(R)->mclk(R)	27.747   */15.895        */0.152         core/datapath_inst/rf/registers_reg[21][28]/D    1
mclk(R)->mclk(R)	27.747   */15.895        */0.152         core/datapath_inst/rf/registers_reg[20][28]/D    1
mclk(R)->mclk(R)	27.747   */15.895        */0.152         core/datapath_inst/rf/registers_reg[17][28]/D    1
mclk(R)->mclk(R)	27.747   */15.895        */0.152         core/datapath_inst/rf/registers_reg[28][28]/D    1
mclk(R)->mclk(R)	27.747   */15.896        */0.152         core/datapath_inst/rf/registers_reg[9][28]/D    1
mclk(R)->mclk(R)	27.732   */15.896        */0.167         core/datapath_inst/rf/registers_reg[17][26]/D    1
mclk(R)->mclk(R)	27.732   */15.896        */0.167         core/datapath_inst/rf/registers_reg[19][26]/D    1
mclk(R)->mclk(R)	27.747   */15.896        */0.152         core/datapath_inst/rf/registers_reg[1][28]/D    1
mclk(R)->mclk(R)	27.747   */15.896        */0.152         core/datapath_inst/rf/registers_reg[8][28]/D    1
mclk(R)->mclk(R)	27.732   */15.896        */0.167         core/datapath_inst/rf/registers_reg[9][26]/D    1
mclk(R)->mclk(R)	27.747   */15.897        */0.152         core/datapath_inst/rf/registers_reg[24][28]/D    1
mclk(R)->mclk(R)	27.732   */15.897        */0.167         core/datapath_inst/rf/registers_reg[25][26]/D    1
mclk(R)->mclk(R)	27.747   */15.898        */0.152         core/datapath_inst/rf/registers_reg[3][28]/D    1
mclk(R)->mclk(R)	27.747   */15.898        */0.152         core/datapath_inst/rf/registers_reg[11][28]/D    1
mclk(R)->mclk(R)	27.747   */15.898        */0.152         core/datapath_inst/rf/registers_reg[18][28]/D    1
mclk(R)->mclk(R)	27.747   */15.898        */0.152         core/datapath_inst/rf/registers_reg[26][28]/D    1
mclk(R)->mclk(R)	27.737   */15.898        */0.163         core/datapath_inst/rd_amo_reg[28]/D    1
mclk(R)->mclk(R)	27.732   */15.898        */0.167         core/datapath_inst/rf/registers_reg[1][26]/D    1
mclk(R)->mclk(R)	27.732   */15.899        */0.167         core/datapath_inst/rf/registers_reg[3][26]/D    1
mclk(R)->mclk(R)	27.732   */15.900        */0.167         core/datapath_inst/rf/registers_reg[27][26]/D    1
mclk(R)->mclk(R)	27.732   */15.900        */0.167         core/datapath_inst/rf/registers_reg[8][26]/D    1
mclk(R)->mclk(R)	27.732   */15.901        */0.167         core/datapath_inst/rf/registers_reg[26][26]/D    1
mclk(R)->mclk(R)	27.732   */15.901        */0.167         core/datapath_inst/rf/registers_reg[11][26]/D    1
mclk(R)->mclk(R)	27.732   */15.902        */0.167         core/datapath_inst/rf/registers_reg[16][26]/D    1
mclk(R)->mclk(R)	27.732   */15.902        */0.167         core/datapath_inst/rf/registers_reg[24][26]/D    1
mclk(R)->mclk(R)	27.732   */15.903        */0.167         core/datapath_inst/rf/registers_reg[18][26]/D    1
mclk(R)->mclk(R)	27.745   */15.914        */0.154         core/datapath_inst/rf/registers_reg[14][25]/D    1
mclk(R)->mclk(R)	27.745   */15.914        */0.154         core/datapath_inst/rf/registers_reg[13][25]/D    1
mclk(R)->mclk(R)	27.745   */15.914        */0.154         core/datapath_inst/rf/registers_reg[15][25]/D    1
mclk(R)->mclk(R)	27.745   */15.914        */0.154         core/datapath_inst/rf/registers_reg[12][25]/D    1
mclk(R)->mclk(R)	27.745   */15.914        */0.154         core/datapath_inst/rf/registers_reg[31][25]/D    1
mclk(R)->mclk(R)	27.745   */15.914        */0.154         core/datapath_inst/rf/registers_reg[7][25]/D    1
mclk(R)->mclk(R)	27.745   */15.914        */0.154         core/datapath_inst/rf/registers_reg[5][25]/D    1
mclk(R)->mclk(R)	27.745   */15.914        */0.154         core/datapath_inst/rf/registers_reg[23][25]/D    1
mclk(R)->mclk(R)	27.745   */15.914        */0.154         core/datapath_inst/rf/registers_reg[30][25]/D    1
mclk(R)->mclk(R)	27.745   */15.914        */0.154         core/datapath_inst/rf/registers_reg[6][25]/D    1
mclk(R)->mclk(R)	27.745   */15.914        */0.154         core/datapath_inst/rf/registers_reg[4][25]/D    1
mclk(R)->mclk(R)	27.745   */15.915        */0.154         core/datapath_inst/rf/registers_reg[20][25]/D    1
mclk(R)->mclk(R)	27.745   */15.915        */0.154         core/datapath_inst/rf/registers_reg[22][25]/D    1
mclk(R)->mclk(R)	27.745   */15.915        */0.154         core/datapath_inst/rf/registers_reg[28][25]/D    1
mclk(R)->mclk(R)	27.745   */15.915        */0.154         core/datapath_inst/rf/registers_reg[29][25]/D    1
mclk(R)->mclk(R)	27.745   */15.916        */0.154         core/datapath_inst/rf/registers_reg[21][25]/D    1
mclk(R)->mclk(R)	27.736   */15.919        */0.164         core/datapath_inst/rf/registers_reg[10][25]/D    1
mclk(R)->mclk(R)	27.745   */15.922        */0.154         core/datapath_inst/rf/registers_reg[17][25]/D    1
mclk(R)->mclk(R)	27.745   */15.923        */0.154         core/datapath_inst/rf/registers_reg[25][25]/D    1
mclk(R)->mclk(R)	27.745   */15.924        */0.154         core/datapath_inst/rf/registers_reg[3][25]/D    1
mclk(R)->mclk(R)	27.745   */15.924        */0.154         core/datapath_inst/rf/registers_reg[1][25]/D    1
mclk(R)->mclk(R)	27.745   */15.924        */0.154         core/datapath_inst/rf/registers_reg[19][25]/D    1
mclk(R)->mclk(R)	27.745   */15.924        */0.154         core/datapath_inst/rf/registers_reg[9][25]/D    1
mclk(R)->mclk(R)	27.745   */15.925        */0.154         core/datapath_inst/rf/registers_reg[8][25]/D    1
mclk(R)->mclk(R)	27.735   */15.925        */0.165         core/datapath_inst/rd_amo_reg[25]/D    1
mclk(R)->mclk(R)	27.745   */15.926        */0.154         core/datapath_inst/rf/registers_reg[26][25]/D    1
mclk(R)->mclk(R)	27.745   */15.926        */0.154         core/datapath_inst/rf/registers_reg[11][25]/D    1
mclk(R)->mclk(R)	27.745   */15.926        */0.154         core/datapath_inst/rf/registers_reg[27][25]/D    1
mclk(R)->mclk(R)	27.745   */15.927        */0.154         core/datapath_inst/rf/registers_reg[24][25]/D    1
mclk(R)->mclk(R)	27.745   */15.929        */0.154         core/datapath_inst/rf/registers_reg[16][25]/D    1
mclk(R)->mclk(R)	27.745   */15.929        */0.154         core/datapath_inst/rf/registers_reg[18][25]/D    1
mclk(R)->mclk(R)	27.664   */15.957        */0.235         core/datapath_inst/rf/registers_reg[2][27]/D    1
mclk(R)->mclk(R)	27.655   */16.003        */0.244         core/datapath_inst/rf/registers_reg[2][22]/D    1
mclk(R)->mclk(R)	27.738   16.019/*        0.161/*         core/amo_write_data_reg[30]/D    1
mclk(R)->mclk(R)	27.731   */16.019        */0.168         core/datapath_inst/rd_amo_reg[27]/D    1
mclk(R)->mclk(R)	27.742   */16.021        */0.157         core/datapath_inst/rf/registers_reg[31][27]/D    1
mclk(R)->mclk(R)	27.742   */16.021        */0.157         core/datapath_inst/rf/registers_reg[14][27]/D    1
mclk(R)->mclk(R)	27.742   */16.021        */0.157         core/datapath_inst/rf/registers_reg[13][27]/D    1
mclk(R)->mclk(R)	27.742   */16.021        */0.157         core/datapath_inst/rf/registers_reg[7][27]/D    1
mclk(R)->mclk(R)	27.742   */16.021        */0.157         core/datapath_inst/rf/registers_reg[15][27]/D    1
mclk(R)->mclk(R)	27.742   */16.021        */0.157         core/datapath_inst/rf/registers_reg[12][27]/D    1
mclk(R)->mclk(R)	27.742   */16.021        */0.157         core/datapath_inst/rf/registers_reg[23][27]/D    1
mclk(R)->mclk(R)	27.742   */16.021        */0.157         core/datapath_inst/rf/registers_reg[6][27]/D    1
mclk(R)->mclk(R)	27.733   */16.022        */0.167         core/datapath_inst/rf/registers_reg[10][27]/D    1
mclk(R)->mclk(R)	27.742   */16.022        */0.157         core/datapath_inst/rf/registers_reg[20][27]/D    1
mclk(R)->mclk(R)	27.742   */16.022        */0.157         core/datapath_inst/rf/registers_reg[5][27]/D    1
mclk(R)->mclk(R)	27.742   */16.022        */0.157         core/datapath_inst/rf/registers_reg[28][27]/D    1
mclk(R)->mclk(R)	27.742   */16.022        */0.157         core/datapath_inst/rf/registers_reg[22][27]/D    1
mclk(R)->mclk(R)	27.742   */16.022        */0.157         core/datapath_inst/rf/registers_reg[4][27]/D    1
mclk(R)->mclk(R)	27.742   */16.022        */0.157         core/datapath_inst/rf/registers_reg[30][27]/D    1
mclk(R)->mclk(R)	27.742   */16.025        */0.157         core/datapath_inst/rf/registers_reg[29][27]/D    1
mclk(R)->mclk(R)	27.742   */16.025        */0.157         core/datapath_inst/rf/registers_reg[21][27]/D    1
mclk(R)->mclk(R)	27.742   */16.026        */0.157         core/datapath_inst/rf/registers_reg[25][27]/D    1
mclk(R)->mclk(R)	27.742   */16.029        */0.157         core/datapath_inst/rf/registers_reg[1][27]/D    1
mclk(R)->mclk(R)	27.742   */16.029        */0.157         core/datapath_inst/rf/registers_reg[3][27]/D    1
mclk(R)->mclk(R)	27.742   */16.029        */0.157         core/datapath_inst/rf/registers_reg[19][27]/D    1
mclk(R)->mclk(R)	27.742   */16.029        */0.157         core/datapath_inst/rf/registers_reg[17][27]/D    1
mclk(R)->mclk(R)	27.742   */16.029        */0.157         core/datapath_inst/rf/registers_reg[9][27]/D    1
mclk(R)->mclk(R)	27.742   */16.029        */0.157         core/datapath_inst/rf/registers_reg[8][27]/D    1
mclk(R)->mclk(R)	27.742   */16.029        */0.157         core/datapath_inst/rf/registers_reg[27][27]/D    1
mclk(R)->mclk(R)	27.742   */16.029        */0.157         core/datapath_inst/rf/registers_reg[26][27]/D    1
mclk(R)->mclk(R)	27.742   */16.030        */0.157         core/datapath_inst/rf/registers_reg[24][27]/D    1
mclk(R)->mclk(R)	27.742   */16.030        */0.157         core/datapath_inst/rf/registers_reg[18][27]/D    1
mclk(R)->mclk(R)	27.742   */16.030        */0.157         core/datapath_inst/rf/registers_reg[16][27]/D    1
mclk(R)->mclk(R)	27.742   */16.031        */0.157         core/datapath_inst/rf/registers_reg[11][27]/D    1
mclk(R)->mclk(R)	27.756   16.037/*        0.143/*         core/reservation_addr_reg[30]/D    1
mclk(R)->mclk(R)	27.724   */16.058        */0.176         core/datapath_inst/rf/registers_reg[10][22]/D    1
mclk(R)->mclk(R)	27.734   */16.059        */0.166         core/datapath_inst/rf/registers_reg[29][22]/D    1
mclk(R)->mclk(R)	27.734   */16.059        */0.166         core/datapath_inst/rf/registers_reg[21][22]/D    1
mclk(R)->mclk(R)	27.734   */16.059        */0.166         core/datapath_inst/rf/registers_reg[20][22]/D    1
mclk(R)->mclk(R)	27.734   */16.059        */0.166         core/datapath_inst/rf/registers_reg[28][22]/D    1
mclk(R)->mclk(R)	27.734   */16.059        */0.166         core/datapath_inst/rf/registers_reg[31][22]/D    1
mclk(R)->mclk(R)	27.734   */16.060        */0.166         core/datapath_inst/rf/registers_reg[5][22]/D    1
mclk(R)->mclk(R)	27.734   */16.060        */0.166         core/datapath_inst/rf/registers_reg[22][22]/D    1
mclk(R)->mclk(R)	27.734   */16.060        */0.166         core/datapath_inst/rf/registers_reg[30][22]/D    1
mclk(R)->mclk(R)	27.734   */16.060        */0.166         core/datapath_inst/rf/registers_reg[7][22]/D    1
mclk(R)->mclk(R)	27.734   */16.060        */0.166         core/datapath_inst/rf/registers_reg[23][22]/D    1
mclk(R)->mclk(R)	27.734   */16.060        */0.166         core/datapath_inst/rf/registers_reg[12][22]/D    1
mclk(R)->mclk(R)	27.734   */16.061        */0.166         core/datapath_inst/rf/registers_reg[15][22]/D    1
mclk(R)->mclk(R)	27.734   */16.061        */0.166         core/datapath_inst/rf/registers_reg[14][22]/D    1
mclk(R)->mclk(R)	27.734   */16.061        */0.166         core/datapath_inst/rf/registers_reg[6][22]/D    1
mclk(R)->mclk(R)	27.734   */16.061        */0.166         core/datapath_inst/rf/registers_reg[4][22]/D    1
mclk(R)->mclk(R)	27.734   */16.062        */0.166         core/datapath_inst/rf/registers_reg[13][22]/D    1
mclk(R)->mclk(R)	27.734   */16.064        */0.166         core/datapath_inst/rf/registers_reg[1][22]/D    1
mclk(R)->mclk(R)	27.734   */16.064        */0.166         core/datapath_inst/rf/registers_reg[3][22]/D    1
mclk(R)->mclk(R)	27.734   */16.064        */0.166         core/datapath_inst/rf/registers_reg[25][22]/D    1
mclk(R)->mclk(R)	27.734   */16.064        */0.166         core/datapath_inst/rf/registers_reg[17][22]/D    1
mclk(R)->mclk(R)	27.734   */16.064        */0.166         core/datapath_inst/rf/registers_reg[19][22]/D    1
mclk(R)->mclk(R)	27.734   */16.064        */0.166         core/datapath_inst/rf/registers_reg[9][22]/D    1
mclk(R)->mclk(R)	27.734   */16.064        */0.166         core/datapath_inst/rf/registers_reg[27][22]/D    1
mclk(R)->mclk(R)	27.734   */16.065        */0.166         core/datapath_inst/rf/registers_reg[18][22]/D    1
mclk(R)->mclk(R)	27.734   */16.065        */0.166         core/datapath_inst/rf/registers_reg[11][22]/D    1
mclk(R)->mclk(R)	27.734   */16.065        */0.166         core/datapath_inst/rf/registers_reg[26][22]/D    1
mclk(R)->mclk(R)	27.734   */16.069        */0.166         core/datapath_inst/rf/registers_reg[16][22]/D    1
mclk(R)->mclk(R)	27.734   */16.070        */0.166         core/datapath_inst/rf/registers_reg[24][22]/D    1
mclk(R)->mclk(R)	27.734   */16.070        */0.166         core/datapath_inst/rf/registers_reg[8][22]/D    1
mclk(R)->mclk(R)	27.743   16.074/*        0.156/*         core/amo_write_data_reg[29]/D    1
mclk(R)->mclk(R)	27.723   */16.076        */0.177         core/datapath_inst/rd_amo_reg[22]/D    1
mclk(R)->mclk(R)	27.749   16.080/*        0.151/*         core/reservation_addr_reg[29]/D    1
mclk(R)->mclk(R)	27.700   16.144/*        0.200/*         core/datapath_inst/rf/registers_reg[2][24]/D    1
mclk(R)->mclk(R)	27.745   16.189/*        0.154/*         core/datapath_inst/rd_amo_reg[24]/D    1
mclk(R)->mclk(R)	27.762   16.193/*        0.137/*         core/datapath_inst/rf/registers_reg[15][24]/D    1
mclk(R)->mclk(R)	27.762   16.193/*        0.137/*         core/datapath_inst/rf/registers_reg[13][24]/D    1
mclk(R)->mclk(R)	27.762   16.193/*        0.137/*         core/datapath_inst/rf/registers_reg[12][24]/D    1
mclk(R)->mclk(R)	27.762   16.193/*        0.137/*         core/datapath_inst/rf/registers_reg[30][24]/D    1
mclk(R)->mclk(R)	27.762   16.193/*        0.137/*         core/datapath_inst/rf/registers_reg[5][24]/D    1
mclk(R)->mclk(R)	27.762   16.193/*        0.137/*         core/datapath_inst/rf/registers_reg[23][24]/D    1
mclk(R)->mclk(R)	27.762   16.193/*        0.137/*         core/datapath_inst/rf/registers_reg[4][24]/D    1
mclk(R)->mclk(R)	27.762   16.194/*        0.137/*         core/datapath_inst/rf/registers_reg[7][24]/D    1
mclk(R)->mclk(R)	27.762   16.194/*        0.137/*         core/datapath_inst/rf/registers_reg[31][24]/D    1
mclk(R)->mclk(R)	27.762   16.194/*        0.137/*         core/datapath_inst/rf/registers_reg[29][24]/D    1
mclk(R)->mclk(R)	27.762   16.194/*        0.137/*         core/datapath_inst/rf/registers_reg[14][24]/D    1
mclk(R)->mclk(R)	27.762   16.194/*        0.137/*         core/datapath_inst/rf/registers_reg[22][24]/D    1
mclk(R)->mclk(R)	27.762   16.194/*        0.137/*         core/datapath_inst/rf/registers_reg[21][24]/D    1
mclk(R)->mclk(R)	27.762   16.194/*        0.137/*         core/datapath_inst/rf/registers_reg[20][24]/D    1
mclk(R)->mclk(R)	27.762   16.194/*        0.137/*         core/datapath_inst/rf/registers_reg[6][24]/D    1
mclk(R)->mclk(R)	27.762   16.194/*        0.137/*         core/datapath_inst/rf/registers_reg[28][24]/D    1
mclk(R)->mclk(R)	27.762   16.196/*        0.137/*         core/datapath_inst/rf/registers_reg[18][24]/D    1
mclk(R)->mclk(R)	27.762   16.197/*        0.137/*         core/datapath_inst/rf/registers_reg[1][24]/D    1
mclk(R)->mclk(R)	27.762   16.197/*        0.137/*         core/datapath_inst/rf/registers_reg[8][24]/D    1
mclk(R)->mclk(R)	27.762   16.198/*        0.137/*         core/datapath_inst/rf/registers_reg[3][24]/D    1
mclk(R)->mclk(R)	27.762   16.198/*        0.137/*         core/datapath_inst/rf/registers_reg[24][24]/D    1
mclk(R)->mclk(R)	27.762   16.198/*        0.137/*         core/datapath_inst/rf/registers_reg[10][24]/D    1
mclk(R)->mclk(R)	27.762   16.198/*        0.137/*         core/datapath_inst/rf/registers_reg[26][24]/D    1
mclk(R)->mclk(R)	27.762   16.199/*        0.137/*         core/datapath_inst/rf/registers_reg[17][24]/D    1
mclk(R)->mclk(R)	27.762   16.199/*        0.137/*         core/datapath_inst/rf/registers_reg[9][24]/D    1
mclk(R)->mclk(R)	27.762   16.199/*        0.137/*         core/datapath_inst/rf/registers_reg[19][24]/D    1
mclk(R)->mclk(R)	27.762   16.199/*        0.137/*         core/datapath_inst/rf/registers_reg[11][24]/D    1
mclk(R)->mclk(R)	27.762   16.199/*        0.137/*         core/datapath_inst/rf/registers_reg[27][24]/D    1
mclk(R)->mclk(R)	27.762   16.199/*        0.137/*         core/datapath_inst/rf/registers_reg[25][24]/D    1
mclk(R)->mclk(R)	27.762   16.205/*        0.137/*         core/datapath_inst/rf/registers_reg[16][24]/D    1
mclk(R)->mclk(R)	27.660   */16.215        */0.239         core/datapath_inst/rf/registers_reg[2][23]/D    1
mclk(R)->mclk(R)	27.665   */16.215        */0.235         core/datapath_inst/rf/registers_reg[2][21]/D    1
mclk(R)->mclk(R)	27.665   */16.267        */0.235         core/datapath_inst/rf/registers_reg[2][20]/D    1
mclk(R)->mclk(R)	27.739   */16.269        */0.161         core/datapath_inst/rf/registers_reg[15][23]/D    1
mclk(R)->mclk(R)	27.739   */16.269        */0.161         core/datapath_inst/rf/registers_reg[31][23]/D    1
mclk(R)->mclk(R)	27.739   */16.269        */0.161         core/datapath_inst/rf/registers_reg[13][23]/D    1
mclk(R)->mclk(R)	27.739   */16.270        */0.161         core/datapath_inst/rf/registers_reg[12][23]/D    1
mclk(R)->mclk(R)	27.739   */16.270        */0.161         core/datapath_inst/rf/registers_reg[14][23]/D    1
mclk(R)->mclk(R)	27.739   */16.271        */0.161         core/datapath_inst/rf/registers_reg[6][23]/D    1
mclk(R)->mclk(R)	27.739   */16.271        */0.161         core/datapath_inst/rf/registers_reg[30][23]/D    1
mclk(R)->mclk(R)	27.739   */16.271        */0.161         core/datapath_inst/rf/registers_reg[7][23]/D    1
mclk(R)->mclk(R)	27.739   */16.271        */0.161         core/datapath_inst/rf/registers_reg[5][23]/D    1
mclk(R)->mclk(R)	27.739   */16.271        */0.161         core/datapath_inst/rf/registers_reg[4][23]/D    1
mclk(R)->mclk(R)	27.739   */16.272        */0.161         core/datapath_inst/rf/registers_reg[23][23]/D    1
mclk(R)->mclk(R)	27.739   */16.272        */0.161         core/datapath_inst/rf/registers_reg[22][23]/D    1
mclk(R)->mclk(R)	27.739   */16.273        */0.161         core/datapath_inst/rf/registers_reg[20][23]/D    1
mclk(R)->mclk(R)	27.739   */16.273        */0.161         core/datapath_inst/rf/registers_reg[28][23]/D    1
mclk(R)->mclk(R)	27.739   */16.274        */0.161         core/datapath_inst/rf/registers_reg[29][23]/D    1
mclk(R)->mclk(R)	27.728   */16.276        */0.172         core/datapath_inst/rd_amo_reg[23]/D    1
mclk(R)->mclk(R)	27.739   */16.278        */0.161         core/datapath_inst/rf/registers_reg[21][23]/D    1
mclk(R)->mclk(R)	27.743   */16.278        */0.157         core/datapath_inst/rf/registers_reg[12][21]/D    1
mclk(R)->mclk(R)	27.743   */16.278        */0.157         core/datapath_inst/rf/registers_reg[15][21]/D    1
mclk(R)->mclk(R)	27.743   */16.278        */0.157         core/datapath_inst/rf/registers_reg[13][21]/D    1
mclk(R)->mclk(R)	27.743   */16.278        */0.157         core/datapath_inst/rf/registers_reg[5][21]/D    1
mclk(R)->mclk(R)	27.743   */16.278        */0.157         core/datapath_inst/rf/registers_reg[31][21]/D    1
mclk(R)->mclk(R)	27.743   */16.278        */0.157         core/datapath_inst/rf/registers_reg[14][21]/D    1
mclk(R)->mclk(R)	27.743   */16.278        */0.157         core/datapath_inst/rf/registers_reg[7][21]/D    1
mclk(R)->mclk(R)	27.743   */16.278        */0.157         core/datapath_inst/rf/registers_reg[6][21]/D    1
mclk(R)->mclk(R)	27.743   */16.278        */0.157         core/datapath_inst/rf/registers_reg[4][21]/D    1
mclk(R)->mclk(R)	27.743   */16.278        */0.157         core/datapath_inst/rf/registers_reg[23][21]/D    1
mclk(R)->mclk(R)	27.743   */16.278        */0.157         core/datapath_inst/rf/registers_reg[22][21]/D    1
mclk(R)->mclk(R)	27.743   */16.278        */0.157         core/datapath_inst/rf/registers_reg[30][21]/D    1
mclk(R)->mclk(R)	27.729   */16.278        */0.170         core/datapath_inst/rf/registers_reg[10][23]/D    1
mclk(R)->mclk(R)	27.743   */16.278        */0.157         core/datapath_inst/rf/registers_reg[20][21]/D    1
mclk(R)->mclk(R)	27.732   */16.279        */0.167         core/datapath_inst/rd_amo_reg[21]/D    1
mclk(R)->mclk(R)	27.743   */16.279        */0.157         core/datapath_inst/rf/registers_reg[28][21]/D    1
mclk(R)->mclk(R)	27.743   */16.279        */0.157         core/datapath_inst/rf/registers_reg[29][21]/D    1
mclk(R)->mclk(R)	27.733   */16.281        */0.166         core/datapath_inst/rf/registers_reg[10][21]/D    1
mclk(R)->mclk(R)	27.739   */16.281        */0.161         core/datapath_inst/rf/registers_reg[17][23]/D    1
mclk(R)->mclk(R)	27.739   */16.282        */0.161         core/datapath_inst/rf/registers_reg[25][23]/D    1
mclk(R)->mclk(R)	27.743   */16.282        */0.157         core/datapath_inst/rf/registers_reg[21][21]/D    1
mclk(R)->mclk(R)	27.739   */16.282        */0.161         core/datapath_inst/rf/registers_reg[3][23]/D    1
mclk(R)->mclk(R)	27.739   */16.283        */0.161         core/datapath_inst/rf/registers_reg[1][23]/D    1
mclk(R)->mclk(R)	27.739   */16.283        */0.161         core/datapath_inst/rf/registers_reg[19][23]/D    1
mclk(R)->mclk(R)	27.739   */16.284        */0.161         core/datapath_inst/rf/registers_reg[11][23]/D    1
mclk(R)->mclk(R)	27.739   */16.284        */0.161         core/datapath_inst/rf/registers_reg[27][23]/D    1
mclk(R)->mclk(R)	27.739   */16.284        */0.161         core/datapath_inst/rf/registers_reg[9][23]/D    1
mclk(R)->mclk(R)	27.743   */16.285        */0.156         core/datapath_inst/rf/registers_reg[17][21]/D    1
mclk(R)->mclk(R)	27.739   */16.285        */0.161         core/datapath_inst/rf/registers_reg[8][23]/D    1
mclk(R)->mclk(R)	27.739   */16.285        */0.161         core/datapath_inst/rf/registers_reg[26][23]/D    1
mclk(R)->mclk(R)	27.743   */16.286        */0.156         core/datapath_inst/rf/registers_reg[1][21]/D    1
mclk(R)->mclk(R)	27.743   */16.287        */0.156         core/datapath_inst/rf/registers_reg[25][21]/D    1
mclk(R)->mclk(R)	27.743   */16.287        */0.156         core/datapath_inst/rf/registers_reg[3][21]/D    1
mclk(R)->mclk(R)	27.739   */16.287        */0.161         core/datapath_inst/rf/registers_reg[18][23]/D    1
mclk(R)->mclk(R)	27.743   */16.289        */0.156         core/datapath_inst/rf/registers_reg[11][21]/D    1
mclk(R)->mclk(R)	27.739   */16.289        */0.161         core/datapath_inst/rf/registers_reg[16][23]/D    1
mclk(R)->mclk(R)	27.739   */16.289        */0.161         core/datapath_inst/rf/registers_reg[24][23]/D    1
mclk(R)->mclk(R)	27.743   */16.289        */0.156         core/datapath_inst/rf/registers_reg[27][21]/D    1
mclk(R)->mclk(R)	27.743   */16.289        */0.156         core/datapath_inst/rf/registers_reg[26][21]/D    1
mclk(R)->mclk(R)	27.743   */16.289        */0.156         core/datapath_inst/rf/registers_reg[9][21]/D    1
mclk(R)->mclk(R)	27.743   */16.289        */0.156         core/datapath_inst/rf/registers_reg[18][21]/D    1
mclk(R)->mclk(R)	27.743   */16.289        */0.156         core/datapath_inst/rf/registers_reg[24][21]/D    1
mclk(R)->mclk(R)	27.743   */16.289        */0.156         core/datapath_inst/rf/registers_reg[16][21]/D    1
mclk(R)->mclk(R)	27.743   */16.292        */0.156         core/datapath_inst/rf/registers_reg[19][21]/D    1
mclk(R)->mclk(R)	27.743   */16.292        */0.156         core/datapath_inst/rf/registers_reg[8][21]/D    1
mclk(R)->mclk(R)	27.733   */16.328        */0.166         core/datapath_inst/rf/registers_reg[10][20]/D    1
mclk(R)->mclk(R)	27.743   */16.329        */0.157         core/datapath_inst/rf/registers_reg[30][20]/D    1
mclk(R)->mclk(R)	27.743   */16.329        */0.157         core/datapath_inst/rf/registers_reg[14][20]/D    1
mclk(R)->mclk(R)	27.743   */16.329        */0.157         core/datapath_inst/rf/registers_reg[31][20]/D    1
mclk(R)->mclk(R)	27.743   */16.329        */0.157         core/datapath_inst/rf/registers_reg[22][20]/D    1
mclk(R)->mclk(R)	27.743   */16.329        */0.157         core/datapath_inst/rf/registers_reg[23][20]/D    1
mclk(R)->mclk(R)	27.743   */16.329        */0.157         core/datapath_inst/rf/registers_reg[5][20]/D    1
mclk(R)->mclk(R)	27.743   */16.329        */0.157         core/datapath_inst/rf/registers_reg[4][20]/D    1
mclk(R)->mclk(R)	27.743   */16.329        */0.157         core/datapath_inst/rf/registers_reg[28][20]/D    1
mclk(R)->mclk(R)	27.743   */16.329        */0.157         core/datapath_inst/rf/registers_reg[6][20]/D    1
mclk(R)->mclk(R)	27.743   */16.329        */0.157         core/datapath_inst/rf/registers_reg[20][20]/D    1
mclk(R)->mclk(R)	27.743   */16.330        */0.157         core/datapath_inst/rf/registers_reg[29][20]/D    1
mclk(R)->mclk(R)	27.743   */16.330        */0.157         core/datapath_inst/rf/registers_reg[15][20]/D    1
mclk(R)->mclk(R)	27.743   */16.330        */0.157         core/datapath_inst/rf/registers_reg[12][20]/D    1
mclk(R)->mclk(R)	27.743   */16.330        */0.157         core/datapath_inst/rf/registers_reg[21][20]/D    1
mclk(R)->mclk(R)	27.743   */16.331        */0.157         core/datapath_inst/rf/registers_reg[7][20]/D    1
mclk(R)->mclk(R)	27.743   */16.331        */0.157         core/datapath_inst/rf/registers_reg[13][20]/D    1
mclk(R)->mclk(R)	27.743   */16.333        */0.157         core/datapath_inst/rf/registers_reg[9][20]/D    1
mclk(R)->mclk(R)	27.743   */16.333        */0.157         core/datapath_inst/rf/registers_reg[8][20]/D    1
mclk(R)->mclk(R)	27.743   */16.333        */0.157         core/datapath_inst/rf/registers_reg[1][20]/D    1
mclk(R)->mclk(R)	27.743   */16.333        */0.157         core/datapath_inst/rf/registers_reg[17][20]/D    1
mclk(R)->mclk(R)	27.743   */16.333        */0.157         core/datapath_inst/rf/registers_reg[16][20]/D    1
mclk(R)->mclk(R)	27.743   */16.333        */0.157         core/datapath_inst/rf/registers_reg[18][20]/D    1
mclk(R)->mclk(R)	27.743   */16.333        */0.157         core/datapath_inst/rf/registers_reg[25][20]/D    1
mclk(R)->mclk(R)	27.743   */16.334        */0.157         core/datapath_inst/rf/registers_reg[19][20]/D    1
mclk(R)->mclk(R)	27.743   */16.334        */0.157         core/datapath_inst/rf/registers_reg[27][20]/D    1
mclk(R)->mclk(R)	27.743   */16.337        */0.157         core/datapath_inst/rf/registers_reg[3][20]/D    1
mclk(R)->mclk(R)	27.743   */16.337        */0.157         core/datapath_inst/rf/registers_reg[11][20]/D    1
mclk(R)->mclk(R)	27.743   */16.338        */0.157         core/datapath_inst/rf/registers_reg[24][20]/D    1
mclk(R)->mclk(R)	27.732   */16.338        */0.167         core/datapath_inst/rd_amo_reg[20]/D    1
mclk(R)->mclk(R)	27.743   */16.338        */0.157         core/datapath_inst/rf/registers_reg[26][20]/D    1
mclk(R)->mclk(R)	27.659   */16.357        */0.240         core/datapath_inst/rf/registers_reg[2][18]/D    1
mclk(R)->mclk(R)	27.639   */16.395        */0.260         core/datapath_inst/rf/registers_reg[2][0]/D    1
mclk(R)->mclk(R)	27.738   */16.419        */0.162         core/datapath_inst/rf/registers_reg[14][18]/D    1
mclk(R)->mclk(R)	27.738   */16.419        */0.162         core/datapath_inst/rf/registers_reg[13][18]/D    1
mclk(R)->mclk(R)	27.738   */16.419        */0.162         core/datapath_inst/rf/registers_reg[30][18]/D    1
mclk(R)->mclk(R)	27.738   */16.419        */0.162         core/datapath_inst/rf/registers_reg[7][18]/D    1
mclk(R)->mclk(R)	27.738   */16.419        */0.162         core/datapath_inst/rf/registers_reg[12][18]/D    1
mclk(R)->mclk(R)	27.738   */16.419        */0.162         core/datapath_inst/rf/registers_reg[15][18]/D    1
mclk(R)->mclk(R)	27.738   */16.419        */0.162         core/datapath_inst/rf/registers_reg[31][18]/D    1
mclk(R)->mclk(R)	27.738   */16.419        */0.162         core/datapath_inst/rf/registers_reg[4][18]/D    1
mclk(R)->mclk(R)	27.738   */16.419        */0.162         core/datapath_inst/rf/registers_reg[6][18]/D    1
mclk(R)->mclk(R)	27.738   */16.420        */0.162         core/datapath_inst/rf/registers_reg[5][18]/D    1
mclk(R)->mclk(R)	27.738   */16.420        */0.162         core/datapath_inst/rf/registers_reg[23][18]/D    1
mclk(R)->mclk(R)	27.738   */16.420        */0.162         core/datapath_inst/rf/registers_reg[28][18]/D    1
mclk(R)->mclk(R)	27.738   */16.420        */0.162         core/datapath_inst/rf/registers_reg[22][18]/D    1
mclk(R)->mclk(R)	27.738   */16.420        */0.162         core/datapath_inst/rf/registers_reg[21][18]/D    1
mclk(R)->mclk(R)	27.738   */16.420        */0.162         core/datapath_inst/rf/registers_reg[29][18]/D    1
mclk(R)->mclk(R)	27.738   */16.420        */0.162         core/datapath_inst/rf/registers_reg[20][18]/D    1
mclk(R)->mclk(R)	27.728   */16.420        */0.171         core/datapath_inst/rf/registers_reg[10][18]/D    1
mclk(R)->mclk(R)	27.743   16.422/*        0.156/*         core/amo_write_data_reg[25]/D    1
mclk(R)->mclk(R)	27.666   */16.424        */0.234         core/datapath_inst/rf/registers_reg[2][19]/D    1
mclk(R)->mclk(R)	27.738   */16.425        */0.162         core/datapath_inst/rf/registers_reg[16][18]/D    1
mclk(R)->mclk(R)	27.738   */16.426        */0.162         core/datapath_inst/rf/registers_reg[17][18]/D    1
mclk(R)->mclk(R)	27.749   16.428/*        0.150/*         core/reservation_addr_reg[25]/D    1
mclk(R)->mclk(R)	27.727   */16.429        */0.172         core/datapath_inst/rd_amo_reg[18]/D    1
mclk(R)->mclk(R)	27.738   */16.430        */0.162         core/datapath_inst/rf/registers_reg[11][18]/D    1
mclk(R)->mclk(R)	27.738   */16.431        */0.162         core/datapath_inst/rf/registers_reg[24][18]/D    1
mclk(R)->mclk(R)	27.738   */16.431        */0.162         core/datapath_inst/rf/registers_reg[1][18]/D    1
mclk(R)->mclk(R)	27.738   */16.432        */0.162         core/datapath_inst/rf/registers_reg[8][18]/D    1
mclk(R)->mclk(R)	27.738   */16.433        */0.162         core/datapath_inst/rf/registers_reg[27][18]/D    1
mclk(R)->mclk(R)	27.769   16.433/*        0.130/*         core/amo_write_data_reg[28]/D    1
mclk(R)->mclk(R)	27.738   */16.433        */0.162         core/datapath_inst/rf/registers_reg[25][18]/D    1
mclk(R)->mclk(R)	27.738   */16.433        */0.162         core/datapath_inst/rf/registers_reg[9][18]/D    1
mclk(R)->mclk(R)	27.738   */16.433        */0.162         core/datapath_inst/rf/registers_reg[3][18]/D    1
mclk(R)->mclk(R)	27.738   */16.433        */0.162         core/datapath_inst/rf/registers_reg[19][18]/D    1
mclk(R)->mclk(R)	27.738   */16.433        */0.162         core/datapath_inst/rf/registers_reg[26][18]/D    1
mclk(R)->mclk(R)	27.738   */16.436        */0.162         core/datapath_inst/rf/registers_reg[18][18]/D    1
mclk(R)->mclk(R)	27.782   16.446/*        0.118/*         core/reservation_addr_reg[28]/D    1
mclk(R)->mclk(R)	27.707   */16.459        */0.192         core/datapath_inst/rd_amo_reg[0]/D    1
mclk(R)->mclk(R)	27.709   */16.462        */0.190         core/datapath_inst/rf/registers_reg[10][0]/D    1
mclk(R)->mclk(R)	27.719   */16.464        */0.180         core/datapath_inst/rf/registers_reg[6][0]/D    1
mclk(R)->mclk(R)	27.719   */16.464        */0.180         core/datapath_inst/rf/registers_reg[4][0]/D    1
mclk(R)->mclk(R)	27.719   */16.464        */0.180         core/datapath_inst/rf/registers_reg[14][0]/D    1
mclk(R)->mclk(R)	27.719   */16.464        */0.180         core/datapath_inst/rf/registers_reg[12][0]/D    1
mclk(R)->mclk(R)	27.719   */16.464        */0.180         core/datapath_inst/rf/registers_reg[5][0]/D    1
mclk(R)->mclk(R)	27.719   */16.464        */0.180         core/datapath_inst/rf/registers_reg[23][0]/D    1
mclk(R)->mclk(R)	27.719   */16.464        */0.180         core/datapath_inst/rf/registers_reg[20][0]/D    1
mclk(R)->mclk(R)	27.719   */16.464        */0.180         core/datapath_inst/rf/registers_reg[28][0]/D    1
mclk(R)->mclk(R)	27.719   */16.464        */0.180         core/datapath_inst/rf/registers_reg[22][0]/D    1
mclk(R)->mclk(R)	27.719   */16.464        */0.180         core/datapath_inst/rf/registers_reg[13][0]/D    1
mclk(R)->mclk(R)	27.719   */16.464        */0.180         core/datapath_inst/rf/registers_reg[30][0]/D    1
mclk(R)->mclk(R)	27.719   */16.464        */0.180         core/datapath_inst/rf/registers_reg[7][0]/D    1
mclk(R)->mclk(R)	27.719   */16.465        */0.180         core/datapath_inst/rf/registers_reg[15][0]/D    1
mclk(R)->mclk(R)	27.719   */16.465        */0.180         core/datapath_inst/rf/registers_reg[31][0]/D    1
mclk(R)->mclk(R)	27.719   */16.465        */0.180         core/datapath_inst/rf/registers_reg[21][0]/D    1
mclk(R)->mclk(R)	27.719   */16.466        */0.180         core/datapath_inst/rf/registers_reg[29][0]/D    1
mclk(R)->mclk(R)	27.719   */16.467        */0.180         core/datapath_inst/rf/registers_reg[3][0]/D    1
mclk(R)->mclk(R)	27.719   */16.468        */0.180         core/datapath_inst/rf/registers_reg[1][0]/D    1
mclk(R)->mclk(R)	27.719   */16.468        */0.180         core/datapath_inst/rf/registers_reg[17][0]/D    1
mclk(R)->mclk(R)	27.719   */16.468        */0.180         core/datapath_inst/rf/registers_reg[25][0]/D    1
mclk(R)->mclk(R)	27.719   */16.470        */0.180         core/datapath_inst/rf/registers_reg[26][0]/D    1
mclk(R)->mclk(R)	27.719   */16.470        */0.180         core/datapath_inst/rf/registers_reg[9][0]/D    1
mclk(R)->mclk(R)	27.719   */16.470        */0.180         core/datapath_inst/rf/registers_reg[8][0]/D    1
mclk(R)->mclk(R)	27.719   */16.470        */0.180         core/datapath_inst/rf/registers_reg[27][0]/D    1
mclk(R)->mclk(R)	27.719   */16.470        */0.180         core/datapath_inst/rf/registers_reg[19][0]/D    1
mclk(R)->mclk(R)	27.720   */16.471        */0.180         core/datapath_inst/rf/registers_reg[24][0]/D    1
mclk(R)->mclk(R)	27.720   */16.473        */0.180         core/datapath_inst/rf/registers_reg[11][0]/D    1
mclk(R)->mclk(R)	27.720   */16.473        */0.180         core/datapath_inst/rf/registers_reg[18][0]/D    1
mclk(R)->mclk(R)	27.720   */16.474        */0.180         core/datapath_inst/rf/registers_reg[16][0]/D    1
mclk(R)->mclk(R)	27.646   */16.482        */0.254         core/datapath_inst/rf/registers_reg[2][1]/D    1
mclk(R)->mclk(R)	27.744   */16.488        */0.156         core/datapath_inst/rf/registers_reg[14][19]/D    1
mclk(R)->mclk(R)	27.744   */16.488        */0.156         core/datapath_inst/rf/registers_reg[23][19]/D    1
mclk(R)->mclk(R)	27.744   */16.488        */0.156         core/datapath_inst/rf/registers_reg[22][19]/D    1
mclk(R)->mclk(R)	27.744   */16.488        */0.156         core/datapath_inst/rf/registers_reg[7][19]/D    1
mclk(R)->mclk(R)	27.744   */16.488        */0.156         core/datapath_inst/rf/registers_reg[6][19]/D    1
mclk(R)->mclk(R)	27.744   */16.488        */0.156         core/datapath_inst/rf/registers_reg[12][19]/D    1
mclk(R)->mclk(R)	27.744   */16.488        */0.156         core/datapath_inst/rf/registers_reg[4][19]/D    1
mclk(R)->mclk(R)	27.744   */16.488        */0.156         core/datapath_inst/rf/registers_reg[30][19]/D    1
mclk(R)->mclk(R)	27.744   */16.489        */0.156         core/datapath_inst/rf/registers_reg[5][19]/D    1
mclk(R)->mclk(R)	27.744   */16.489        */0.156         core/datapath_inst/rf/registers_reg[13][19]/D    1
mclk(R)->mclk(R)	27.744   */16.489        */0.156         core/datapath_inst/rf/registers_reg[15][19]/D    1
mclk(R)->mclk(R)	27.744   */16.489        */0.156         core/datapath_inst/rf/registers_reg[20][19]/D    1
mclk(R)->mclk(R)	27.744   */16.489        */0.156         core/datapath_inst/rf/registers_reg[17][19]/D    1
mclk(R)->mclk(R)	27.744   */16.489        */0.156         core/datapath_inst/rf/registers_reg[25][19]/D    1
mclk(R)->mclk(R)	27.744   */16.489        */0.156         core/datapath_inst/rf/registers_reg[3][19]/D    1
mclk(R)->mclk(R)	27.744   */16.489        */0.156         core/datapath_inst/rf/registers_reg[28][19]/D    1
mclk(R)->mclk(R)	27.744   */16.489        */0.156         core/datapath_inst/rf/registers_reg[9][19]/D    1
mclk(R)->mclk(R)	27.744   */16.489        */0.156         core/datapath_inst/rf/registers_reg[21][19]/D    1
mclk(R)->mclk(R)	27.744   */16.490        */0.156         core/datapath_inst/rf/registers_reg[31][19]/D    1
mclk(R)->mclk(R)	27.744   */16.490        */0.156         core/datapath_inst/rf/registers_reg[29][19]/D    1
mclk(R)->mclk(R)	27.734   */16.491        */0.165         core/datapath_inst/rf/registers_reg[10][19]/D    1
mclk(R)->mclk(R)	27.744   */16.492        */0.156         core/datapath_inst/rf/registers_reg[11][19]/D    1
mclk(R)->mclk(R)	27.733   */16.494        */0.166         core/datapath_inst/rd_amo_reg[19]/D    1
mclk(R)->mclk(R)	27.744   */16.497        */0.156         core/datapath_inst/rf/registers_reg[1][19]/D    1
mclk(R)->mclk(R)	27.744   */16.497        */0.156         core/datapath_inst/rf/registers_reg[19][19]/D    1
mclk(R)->mclk(R)	27.744   */16.498        */0.156         core/datapath_inst/rf/registers_reg[27][19]/D    1
mclk(R)->mclk(R)	27.744   */16.499        */0.156         core/datapath_inst/rf/registers_reg[8][19]/D    1
mclk(R)->mclk(R)	27.744   */16.500        */0.156         core/datapath_inst/rf/registers_reg[26][19]/D    1
mclk(R)->mclk(R)	27.744   */16.500        */0.156         core/datapath_inst/rf/registers_reg[16][19]/D    1
mclk(R)->mclk(R)	27.744   */16.500        */0.156         core/datapath_inst/rf/registers_reg[24][19]/D    1
mclk(R)->mclk(R)	27.744   */16.501        */0.156         core/datapath_inst/rf/registers_reg[18][19]/D    1
mclk(R)->mclk(R)	27.755   */16.510        */0.144         core/amo_write_data_reg[26]/D    1
mclk(R)->mclk(R)	27.764   */16.520        */0.135         core/reservation_addr_reg[26]/D    1
mclk(R)->mclk(R)	27.715   */16.540        */0.184         core/datapath_inst/rf/registers_reg[10][1]/D    1
mclk(R)->mclk(R)	27.725   */16.541        */0.174         core/datapath_inst/rf/registers_reg[20][1]/D    1
mclk(R)->mclk(R)	27.725   */16.541        */0.174         core/datapath_inst/rf/registers_reg[28][1]/D    1
mclk(R)->mclk(R)	27.725   */16.541        */0.174         core/datapath_inst/rf/registers_reg[13][1]/D    1
mclk(R)->mclk(R)	27.725   */16.541        */0.174         core/datapath_inst/rf/registers_reg[7][1]/D    1
mclk(R)->mclk(R)	27.725   */16.541        */0.174         core/datapath_inst/rf/registers_reg[5][1]/D    1
mclk(R)->mclk(R)	27.725   */16.542        */0.174         core/datapath_inst/rf/registers_reg[15][1]/D    1
mclk(R)->mclk(R)	27.725   */16.542        */0.174         core/datapath_inst/rf/registers_reg[23][1]/D    1
mclk(R)->mclk(R)	27.725   */16.542        */0.174         core/datapath_inst/rf/registers_reg[31][1]/D    1
mclk(R)->mclk(R)	27.725   */16.543        */0.174         core/datapath_inst/rf/registers_reg[29][1]/D    1
mclk(R)->mclk(R)	27.725   */16.543        */0.174         core/datapath_inst/rf/registers_reg[21][1]/D    1
mclk(R)->mclk(R)	27.725   */16.545        */0.174         core/datapath_inst/rf/registers_reg[17][1]/D    1
mclk(R)->mclk(R)	27.725   */16.545        */0.174         core/datapath_inst/rf/registers_reg[25][1]/D    1
mclk(R)->mclk(R)	27.725   */16.545        */0.174         core/datapath_inst/rf/registers_reg[1][1]/D    1
mclk(R)->mclk(R)	27.725   */16.545        */0.174         core/datapath_inst/rf/registers_reg[3][1]/D    1
mclk(R)->mclk(R)	27.725   */16.545        */0.174         core/datapath_inst/rf/registers_reg[9][1]/D    1
mclk(R)->mclk(R)	27.725   */16.546        */0.174         core/datapath_inst/rf/registers_reg[19][1]/D    1
mclk(R)->mclk(R)	27.725   */16.546        */0.174         core/datapath_inst/rf/registers_reg[6][1]/D    1
mclk(R)->mclk(R)	27.725   */16.546        */0.174         core/datapath_inst/rf/registers_reg[30][1]/D    1
mclk(R)->mclk(R)	27.725   */16.546        */0.174         core/datapath_inst/rf/registers_reg[4][1]/D    1
mclk(R)->mclk(R)	27.725   */16.546        */0.174         core/datapath_inst/rf/registers_reg[14][1]/D    1
mclk(R)->mclk(R)	27.725   */16.546        */0.174         core/datapath_inst/rf/registers_reg[12][1]/D    1
mclk(R)->mclk(R)	27.725   */16.546        */0.174         core/datapath_inst/rf/registers_reg[27][1]/D    1
mclk(R)->mclk(R)	27.725   */16.546        */0.174         core/datapath_inst/rf/registers_reg[22][1]/D    1
mclk(R)->mclk(R)	27.725   */16.547        */0.174         core/datapath_inst/rf/registers_reg[11][1]/D    1
mclk(R)->mclk(R)	27.725   */16.547        */0.174         core/datapath_inst/rf/registers_reg[24][1]/D    1
mclk(R)->mclk(R)	27.725   */16.547        */0.174         core/datapath_inst/rf/registers_reg[18][1]/D    1
mclk(R)->mclk(R)	27.725   */16.548        */0.174         core/datapath_inst/rf/registers_reg[26][1]/D    1
mclk(R)->mclk(R)	27.661   */16.551        */0.238         core/datapath_inst/rf/registers_reg[2][2]/D    1
mclk(R)->mclk(R)	27.725   */16.552        */0.174         core/datapath_inst/rf/registers_reg[8][1]/D    1
mclk(R)->mclk(R)	27.725   */16.557        */0.174         core/datapath_inst/rf/registers_reg[16][1]/D    1
mclk(R)->mclk(R)	27.714   */16.557        */0.186         core/datapath_inst/rd_amo_reg[1]/D    1
mclk(R)->mclk(R)	27.647   */16.574        */0.252         core/datapath_inst/rf/registers_reg[2][17]/D    1
mclk(R)->mclk(R)	27.654   */16.576        */0.246         core/datapath_inst/rf/registers_reg[2][16]/D    1
mclk(R)->mclk(R)	27.648   */16.588        */0.251         core/datapath_inst/rf/registers_reg[2][9]/D    1
mclk(R)->mclk(R)	27.800   */16.589        */0.099         core/amo_write_data_reg[27]/D    1
mclk(R)->mclk(R)	27.807   */16.595        */0.093         core/reservation_addr_reg[27]/D    1
mclk(R)->mclk(R)	27.739   */16.608        */0.160         core/datapath_inst/rf/registers_reg[6][2]/D    1
mclk(R)->mclk(R)	27.739   */16.608        */0.160         core/datapath_inst/rf/registers_reg[4][2]/D    1
mclk(R)->mclk(R)	27.739   */16.608        */0.160         core/datapath_inst/rf/registers_reg[14][2]/D    1
mclk(R)->mclk(R)	27.739   */16.608        */0.160         core/datapath_inst/rf/registers_reg[12][2]/D    1
mclk(R)->mclk(R)	27.739   */16.608        */0.160         core/datapath_inst/rf/registers_reg[30][2]/D    1
mclk(R)->mclk(R)	27.739   */16.608        */0.160         core/datapath_inst/rf/registers_reg[22][2]/D    1
mclk(R)->mclk(R)	27.739   */16.608        */0.160         core/datapath_inst/rf/registers_reg[5][2]/D    1
mclk(R)->mclk(R)	27.739   */16.608        */0.160         core/datapath_inst/rf/registers_reg[23][2]/D    1
mclk(R)->mclk(R)	27.739   */16.609        */0.160         core/datapath_inst/rf/registers_reg[7][2]/D    1
mclk(R)->mclk(R)	27.739   */16.609        */0.160         core/datapath_inst/rf/registers_reg[31][2]/D    1
mclk(R)->mclk(R)	27.739   */16.609        */0.160         core/datapath_inst/rf/registers_reg[15][2]/D    1
mclk(R)->mclk(R)	27.739   */16.609        */0.160         core/datapath_inst/rf/registers_reg[13][2]/D    1
mclk(R)->mclk(R)	27.739   */16.609        */0.160         core/datapath_inst/rf/registers_reg[28][2]/D    1
mclk(R)->mclk(R)	27.739   */16.610        */0.160         core/datapath_inst/rf/registers_reg[20][2]/D    1
mclk(R)->mclk(R)	27.739   */16.610        */0.160         core/datapath_inst/rf/registers_reg[21][2]/D    1
mclk(R)->mclk(R)	27.739   */16.611        */0.160         core/datapath_inst/rf/registers_reg[29][2]/D    1
mclk(R)->mclk(R)	27.730   */16.613        */0.169         core/datapath_inst/rf/registers_reg[10][2]/D    1
mclk(R)->mclk(R)	27.739   */16.614        */0.160         core/datapath_inst/rf/registers_reg[25][2]/D    1
mclk(R)->mclk(R)	27.739   */16.615        */0.160         core/datapath_inst/rf/registers_reg[9][2]/D    1
mclk(R)->mclk(R)	27.739   */16.615        */0.160         core/datapath_inst/rf/registers_reg[1][2]/D    1
mclk(R)->mclk(R)	27.739   */16.615        */0.160         core/datapath_inst/rf/registers_reg[17][2]/D    1
mclk(R)->mclk(R)	27.739   */16.616        */0.160         core/datapath_inst/rf/registers_reg[3][2]/D    1
mclk(R)->mclk(R)	27.739   */16.617        */0.160         core/datapath_inst/rf/registers_reg[19][2]/D    1
mclk(R)->mclk(R)	27.740   */16.618        */0.160         core/datapath_inst/rf/registers_reg[11][2]/D    1
mclk(R)->mclk(R)	27.740   */16.620        */0.160         core/datapath_inst/rf/registers_reg[27][2]/D    1
mclk(R)->mclk(R)	27.661   */16.621        */0.239         core/datapath_inst/rf/registers_reg[2][15]/D    1
mclk(R)->mclk(R)	27.740   */16.622        */0.160         core/datapath_inst/rf/registers_reg[24][2]/D    1
mclk(R)->mclk(R)	27.740   */16.623        */0.160         core/datapath_inst/rf/registers_reg[8][2]/D    1
mclk(R)->mclk(R)	27.716   */16.624        */0.183         core/datapath_inst/rf/registers_reg[10][17]/D    1
mclk(R)->mclk(R)	27.740   */16.624        */0.160         core/datapath_inst/rf/registers_reg[26][2]/D    1
mclk(R)->mclk(R)	27.729   */16.625        */0.170         core/datapath_inst/rd_amo_reg[2]/D    1
mclk(R)->mclk(R)	27.740   */16.627        */0.160         core/datapath_inst/rf/registers_reg[16][2]/D    1
mclk(R)->mclk(R)	27.740   */16.627        */0.160         core/datapath_inst/rf/registers_reg[18][2]/D    1
mclk(R)->mclk(R)	27.732   */16.628        */0.167         core/datapath_inst/rf/registers_reg[12][16]/D    1
mclk(R)->mclk(R)	27.732   */16.628        */0.167         core/datapath_inst/rf/registers_reg[6][16]/D    1
mclk(R)->mclk(R)	27.732   */16.628        */0.167         core/datapath_inst/rf/registers_reg[4][16]/D    1
mclk(R)->mclk(R)	27.732   */16.628        */0.167         core/datapath_inst/rf/registers_reg[14][16]/D    1
mclk(R)->mclk(R)	27.732   */16.628        */0.167         core/datapath_inst/rf/registers_reg[5][16]/D    1
mclk(R)->mclk(R)	27.732   */16.628        */0.167         core/datapath_inst/rf/registers_reg[7][16]/D    1
mclk(R)->mclk(R)	27.732   */16.628        */0.167         core/datapath_inst/rf/registers_reg[13][16]/D    1
mclk(R)->mclk(R)	27.732   */16.628        */0.167         core/datapath_inst/rf/registers_reg[23][16]/D    1
mclk(R)->mclk(R)	27.732   */16.628        */0.167         core/datapath_inst/rf/registers_reg[30][16]/D    1
mclk(R)->mclk(R)	27.732   */16.628        */0.167         core/datapath_inst/rf/registers_reg[31][16]/D    1
mclk(R)->mclk(R)	27.732   */16.629        */0.167         core/datapath_inst/rf/registers_reg[22][16]/D    1
mclk(R)->mclk(R)	27.732   */16.629        */0.167         core/datapath_inst/rf/registers_reg[15][16]/D    1
mclk(R)->mclk(R)	27.732   */16.630        */0.167         core/datapath_inst/rf/registers_reg[20][16]/D    1
mclk(R)->mclk(R)	27.732   */16.630        */0.167         core/datapath_inst/rf/registers_reg[29][16]/D    1
mclk(R)->mclk(R)	27.726   */16.631        */0.173         core/datapath_inst/rf/registers_reg[17][17]/D    1
mclk(R)->mclk(R)	27.726   */16.631        */0.173         core/datapath_inst/rf/registers_reg[16][17]/D    1
mclk(R)->mclk(R)	27.732   */16.631        */0.167         core/datapath_inst/rf/registers_reg[21][16]/D    1
mclk(R)->mclk(R)	27.726   */16.631        */0.173         core/datapath_inst/rf/registers_reg[15][17]/D    1
mclk(R)->mclk(R)	27.726   */16.631        */0.173         core/datapath_inst/rf/registers_reg[9][17]/D    1
mclk(R)->mclk(R)	27.726   */16.631        */0.173         core/datapath_inst/rf/registers_reg[31][17]/D    1
mclk(R)->mclk(R)	27.732   */16.631        */0.167         core/datapath_inst/rf/registers_reg[28][16]/D    1
mclk(R)->mclk(R)	27.726   */16.631        */0.173         core/datapath_inst/rf/registers_reg[23][17]/D    1
mclk(R)->mclk(R)	27.726   */16.631        */0.173         core/datapath_inst/rf/registers_reg[7][17]/D    1
mclk(R)->mclk(R)	27.726   */16.631        */0.173         core/datapath_inst/rf/registers_reg[13][17]/D    1
mclk(R)->mclk(R)	27.723   */16.631        */0.177         core/datapath_inst/rf/registers_reg[10][16]/D    1
mclk(R)->mclk(R)	27.726   */16.632        */0.173         core/datapath_inst/rf/registers_reg[14][17]/D    1
mclk(R)->mclk(R)	27.726   */16.632        */0.173         core/datapath_inst/rf/registers_reg[6][17]/D    1
mclk(R)->mclk(R)	27.726   */16.632        */0.173         core/datapath_inst/rf/registers_reg[12][17]/D    1
mclk(R)->mclk(R)	27.726   */16.632        */0.173         core/datapath_inst/rf/registers_reg[4][17]/D    1
mclk(R)->mclk(R)	27.726   */16.633        */0.173         core/datapath_inst/rf/registers_reg[5][17]/D    1
mclk(R)->mclk(R)	27.726   */16.633        */0.173         core/datapath_inst/rf/registers_reg[30][17]/D    1
mclk(R)->mclk(R)	27.726   */16.633        */0.173         core/datapath_inst/rf/registers_reg[19][17]/D    1
mclk(R)->mclk(R)	27.726   */16.633        */0.173         core/datapath_inst/rf/registers_reg[27][17]/D    1
mclk(R)->mclk(R)	27.726   */16.633        */0.173         core/datapath_inst/rf/registers_reg[8][17]/D    1
mclk(R)->mclk(R)	27.726   */16.633        */0.173         core/datapath_inst/rf/registers_reg[18][17]/D    1
mclk(R)->mclk(R)	27.726   */16.633        */0.173         core/datapath_inst/rf/registers_reg[26][17]/D    1
mclk(R)->mclk(R)	27.726   */16.633        */0.173         core/datapath_inst/rf/registers_reg[20][17]/D    1
mclk(R)->mclk(R)	27.726   */16.633        */0.173         core/datapath_inst/rf/registers_reg[24][17]/D    1
mclk(R)->mclk(R)	27.726   */16.633        */0.173         core/datapath_inst/rf/registers_reg[22][17]/D    1
mclk(R)->mclk(R)	27.726   */16.634        */0.173         core/datapath_inst/rf/registers_reg[28][17]/D    1
mclk(R)->mclk(R)	27.726   */16.634        */0.173         core/datapath_inst/rf/registers_reg[11][17]/D    1
mclk(R)->mclk(R)	27.726   */16.634        */0.173         core/datapath_inst/rf/registers_reg[21][17]/D    1
mclk(R)->mclk(R)	27.726   */16.635        */0.173         core/datapath_inst/rf/registers_reg[3][17]/D    1
mclk(R)->mclk(R)	27.726   */16.635        */0.173         core/datapath_inst/rf/registers_reg[1][17]/D    1
mclk(R)->mclk(R)	27.732   */16.636        */0.167         core/datapath_inst/rf/registers_reg[17][16]/D    1
mclk(R)->mclk(R)	27.732   */16.636        */0.167         core/datapath_inst/rf/registers_reg[25][16]/D    1
mclk(R)->mclk(R)	27.732   */16.636        */0.167         core/datapath_inst/rf/registers_reg[1][16]/D    1
mclk(R)->mclk(R)	27.726   */16.636        */0.173         core/datapath_inst/rf/registers_reg[25][17]/D    1
mclk(R)->mclk(R)	27.732   */16.636        */0.167         core/datapath_inst/rf/registers_reg[3][16]/D    1
mclk(R)->mclk(R)	27.732   */16.637        */0.167         core/datapath_inst/rf/registers_reg[19][16]/D    1
mclk(R)->mclk(R)	27.732   */16.637        */0.167         core/datapath_inst/rf/registers_reg[11][16]/D    1
mclk(R)->mclk(R)	27.732   */16.638        */0.167         core/datapath_inst/rf/registers_reg[9][16]/D    1
mclk(R)->mclk(R)	27.726   */16.638        */0.173         core/datapath_inst/rf/registers_reg[29][17]/D    1
mclk(R)->mclk(R)	27.732   */16.638        */0.167         core/datapath_inst/rf/registers_reg[27][16]/D    1
mclk(R)->mclk(R)	27.715   */16.639        */0.185         core/datapath_inst/rd_amo_reg[17]/D    1
mclk(R)->mclk(R)	27.732   */16.641        */0.167         core/datapath_inst/rf/registers_reg[18][16]/D    1
mclk(R)->mclk(R)	27.732   */16.641        */0.167         core/datapath_inst/rf/registers_reg[16][16]/D    1
mclk(R)->mclk(R)	27.727   */16.642        */0.172         core/datapath_inst/rf/registers_reg[6][9]/D    1
mclk(R)->mclk(R)	27.727   */16.642        */0.172         core/datapath_inst/rf/registers_reg[30][9]/D    1
mclk(R)->mclk(R)	27.727   */16.642        */0.172         core/datapath_inst/rf/registers_reg[4][9]/D    1
mclk(R)->mclk(R)	27.727   */16.642        */0.172         core/datapath_inst/rf/registers_reg[20][9]/D    1
mclk(R)->mclk(R)	27.727   */16.642        */0.172         core/datapath_inst/rf/registers_reg[28][9]/D    1
mclk(R)->mclk(R)	27.727   */16.642        */0.172         core/datapath_inst/rf/registers_reg[5][9]/D    1
mclk(R)->mclk(R)	27.727   */16.642        */0.172         core/datapath_inst/rf/registers_reg[22][9]/D    1
mclk(R)->mclk(R)	27.727   */16.643        */0.172         core/datapath_inst/rf/registers_reg[12][9]/D    1
mclk(R)->mclk(R)	27.727   */16.643        */0.172         core/datapath_inst/rf/registers_reg[13][9]/D    1
mclk(R)->mclk(R)	27.727   */16.643        */0.172         core/datapath_inst/rf/registers_reg[14][9]/D    1
mclk(R)->mclk(R)	27.727   */16.643        */0.172         core/datapath_inst/rf/registers_reg[7][9]/D    1
mclk(R)->mclk(R)	27.727   */16.643        */0.172         core/datapath_inst/rf/registers_reg[23][9]/D    1
mclk(R)->mclk(R)	27.732   */16.643        */0.167         core/datapath_inst/rf/registers_reg[26][16]/D    1
mclk(R)->mclk(R)	27.727   */16.644        */0.172         core/datapath_inst/rf/registers_reg[31][9]/D    1
mclk(R)->mclk(R)	27.732   */16.644        */0.167         core/datapath_inst/rf/registers_reg[8][16]/D    1
mclk(R)->mclk(R)	27.732   */16.645        */0.167         core/datapath_inst/rf/registers_reg[24][16]/D    1
mclk(R)->mclk(R)	27.721   */16.646        */0.178         core/datapath_inst/rd_amo_reg[16]/D    1
mclk(R)->mclk(R)	27.727   */16.646        */0.172         core/datapath_inst/rf/registers_reg[15][9]/D    1
mclk(R)->mclk(R)	27.717   */16.647        */0.182         core/datapath_inst/rf/registers_reg[10][9]/D    1
mclk(R)->mclk(R)	27.727   */16.648        */0.172         core/datapath_inst/rf/registers_reg[9][9]/D    1
mclk(R)->mclk(R)	27.727   */16.648        */0.172         core/datapath_inst/rf/registers_reg[17][9]/D    1
mclk(R)->mclk(R)	27.649   */16.650        */0.250         core/datapath_inst/rf/registers_reg[2][3]/D    1
mclk(R)->mclk(R)	27.727   */16.650        */0.172         core/datapath_inst/rf/registers_reg[29][9]/D    1
mclk(R)->mclk(R)	27.727   */16.651        */0.172         core/datapath_inst/rf/registers_reg[21][9]/D    1
mclk(R)->mclk(R)	27.650   */16.652        */0.249         core/datapath_inst/rf/registers_reg[2][10]/D    1
mclk(R)->mclk(R)	27.716   */16.652        */0.184         core/datapath_inst/rd_amo_reg[9]/D    1
mclk(R)->mclk(R)	27.727   */16.655        */0.172         core/datapath_inst/rf/registers_reg[25][9]/D    1
mclk(R)->mclk(R)	27.727   */16.655        */0.172         core/datapath_inst/rf/registers_reg[3][9]/D    1
mclk(R)->mclk(R)	27.727   */16.655        */0.172         core/datapath_inst/rf/registers_reg[1][9]/D    1
mclk(R)->mclk(R)	27.727   */16.657        */0.172         core/datapath_inst/rf/registers_reg[26][9]/D    1
mclk(R)->mclk(R)	27.727   */16.657        */0.172         core/datapath_inst/rf/registers_reg[8][9]/D    1
mclk(R)->mclk(R)	27.727   */16.657        */0.172         core/datapath_inst/rf/registers_reg[18][9]/D    1
mclk(R)->mclk(R)	27.727   */16.657        */0.172         core/datapath_inst/rf/registers_reg[27][9]/D    1
mclk(R)->mclk(R)	27.727   */16.658        */0.172         core/datapath_inst/rf/registers_reg[16][9]/D    1
mclk(R)->mclk(R)	27.727   */16.658        */0.172         core/datapath_inst/rf/registers_reg[24][9]/D    1
mclk(R)->mclk(R)	27.727   */16.658        */0.172         core/datapath_inst/rf/registers_reg[19][9]/D    1
mclk(R)->mclk(R)	27.727   */16.659        */0.172         core/datapath_inst/rf/registers_reg[11][9]/D    1
mclk(R)->mclk(R)	27.650   */16.661        */0.249         core/datapath_inst/rf/registers_reg[2][8]/D    1
mclk(R)->mclk(R)	27.720   */16.666        */0.179         core/amo_write_data_reg[22]/D    1
mclk(R)->mclk(R)	27.725   */16.672        */0.174         core/reservation_addr_reg[22]/D    1
mclk(R)->mclk(R)	27.729   */16.676        */0.170         core/datapath_inst/rf/registers_reg[10][15]/D    1
mclk(R)->mclk(R)	27.764   16.677/*        0.135/*         core/amo_write_data_reg[24]/D    1
mclk(R)->mclk(R)	27.665   */16.681        */0.235         core/datapath_inst/rf/registers_reg[2][13]/D    1
mclk(R)->mclk(R)	27.739   */16.681        */0.161         core/datapath_inst/rf/registers_reg[6][15]/D    1
mclk(R)->mclk(R)	27.739   */16.681        */0.161         core/datapath_inst/rf/registers_reg[14][15]/D    1
mclk(R)->mclk(R)	27.739   */16.681        */0.161         core/datapath_inst/rf/registers_reg[12][15]/D    1
mclk(R)->mclk(R)	27.739   */16.681        */0.161         core/datapath_inst/rf/registers_reg[4][15]/D    1
mclk(R)->mclk(R)	27.739   */16.681        */0.161         core/datapath_inst/rf/registers_reg[30][15]/D    1
mclk(R)->mclk(R)	27.739   */16.681        */0.160         core/datapath_inst/rf/registers_reg[5][15]/D    1
mclk(R)->mclk(R)	27.768   16.681/*        0.131/*         core/reservation_addr_reg[24]/D    1
mclk(R)->mclk(R)	27.739   */16.681        */0.160         core/datapath_inst/rf/registers_reg[13][15]/D    1
mclk(R)->mclk(R)	27.739   */16.681        */0.160         core/datapath_inst/rf/registers_reg[22][15]/D    1
mclk(R)->mclk(R)	27.739   */16.682        */0.160         core/datapath_inst/rf/registers_reg[20][15]/D    1
mclk(R)->mclk(R)	27.739   */16.682        */0.160         core/datapath_inst/rf/registers_reg[15][15]/D    1
mclk(R)->mclk(R)	27.739   */16.682        */0.160         core/datapath_inst/rf/registers_reg[7][15]/D    1
mclk(R)->mclk(R)	27.739   */16.682        */0.160         core/datapath_inst/rf/registers_reg[23][15]/D    1
mclk(R)->mclk(R)	27.739   */16.682        */0.160         core/datapath_inst/rf/registers_reg[28][15]/D    1
mclk(R)->mclk(R)	27.739   */16.682        */0.160         core/datapath_inst/rf/registers_reg[31][15]/D    1
mclk(R)->mclk(R)	27.739   */16.682        */0.160         core/datapath_inst/rf/registers_reg[25][15]/D    1
mclk(R)->mclk(R)	27.739   */16.682        */0.160         core/datapath_inst/rf/registers_reg[21][15]/D    1
mclk(R)->mclk(R)	27.739   */16.682        */0.160         core/datapath_inst/rf/registers_reg[17][15]/D    1
mclk(R)->mclk(R)	27.739   */16.682        */0.160         core/datapath_inst/rf/registers_reg[29][15]/D    1
mclk(R)->mclk(R)	27.739   */16.683        */0.160         core/datapath_inst/rf/registers_reg[9][15]/D    1
mclk(R)->mclk(R)	27.739   */16.683        */0.160         core/datapath_inst/rf/registers_reg[1][15]/D    1
mclk(R)->mclk(R)	27.739   */16.683        */0.160         core/datapath_inst/rf/registers_reg[11][15]/D    1
mclk(R)->mclk(R)	27.739   */16.683        */0.160         core/datapath_inst/rf/registers_reg[19][15]/D    1
mclk(R)->mclk(R)	27.739   */16.683        */0.160         core/datapath_inst/rf/registers_reg[3][15]/D    1
mclk(R)->mclk(R)	27.739   */16.683        */0.160         core/datapath_inst/rf/registers_reg[27][15]/D    1
mclk(R)->mclk(R)	27.739   */16.685        */0.160         core/datapath_inst/rf/registers_reg[18][15]/D    1
mclk(R)->mclk(R)	27.739   */16.685        */0.160         core/datapath_inst/rf/registers_reg[26][15]/D    1
mclk(R)->mclk(R)	27.739   */16.687        */0.160         core/datapath_inst/rf/registers_reg[24][15]/D    1
mclk(R)->mclk(R)	27.739   */16.688        */0.160         core/datapath_inst/rf/registers_reg[8][15]/D    1
mclk(R)->mclk(R)	27.739   */16.688        */0.160         core/datapath_inst/rf/registers_reg[16][15]/D    1
mclk(R)->mclk(R)	27.655   */16.690        */0.244         core/datapath_inst/rf/registers_reg[2][11]/D    1
mclk(R)->mclk(R)	27.728   */16.691        */0.171         core/datapath_inst/rd_amo_reg[15]/D    1
mclk(R)->mclk(R)	27.729   */16.702        */0.171         core/datapath_inst/rf/registers_reg[12][10]/D    1
mclk(R)->mclk(R)	27.729   */16.702        */0.171         core/datapath_inst/rf/registers_reg[6][10]/D    1
mclk(R)->mclk(R)	27.729   */16.702        */0.171         core/datapath_inst/rf/registers_reg[23][10]/D    1
mclk(R)->mclk(R)	27.729   */16.702        */0.171         core/datapath_inst/rf/registers_reg[4][10]/D    1
mclk(R)->mclk(R)	27.729   */16.702        */0.171         core/datapath_inst/rf/registers_reg[22][10]/D    1
mclk(R)->mclk(R)	27.729   */16.702        */0.171         core/datapath_inst/rf/registers_reg[14][10]/D    1
mclk(R)->mclk(R)	27.729   */16.702        */0.171         core/datapath_inst/rf/registers_reg[30][10]/D    1
mclk(R)->mclk(R)	27.729   */16.702        */0.171         core/datapath_inst/rf/registers_reg[5][10]/D    1
mclk(R)->mclk(R)	27.655   */16.703        */0.245         core/datapath_inst/rf/registers_reg[2][12]/D    1
mclk(R)->mclk(R)	27.729   */16.703        */0.171         core/datapath_inst/rf/registers_reg[15][10]/D    1
mclk(R)->mclk(R)	27.729   */16.703        */0.171         core/datapath_inst/rf/registers_reg[13][10]/D    1
mclk(R)->mclk(R)	27.729   */16.703        */0.171         core/datapath_inst/rf/registers_reg[31][10]/D    1
mclk(R)->mclk(R)	27.729   */16.704        */0.171         core/datapath_inst/rf/registers_reg[7][10]/D    1
mclk(R)->mclk(R)	27.719   */16.705        */0.181         core/datapath_inst/rf/registers_reg[10][10]/D    1
mclk(R)->mclk(R)	27.729   */16.705        */0.171         core/datapath_inst/rf/registers_reg[20][10]/D    1
mclk(R)->mclk(R)	27.729   */16.707        */0.171         core/datapath_inst/rf/registers_reg[29][10]/D    1
mclk(R)->mclk(R)	27.729   */16.707        */0.171         core/datapath_inst/rf/registers_reg[17][10]/D    1
mclk(R)->mclk(R)	27.728   */16.708        */0.171         core/datapath_inst/rf/registers_reg[12][3]/D    1
mclk(R)->mclk(R)	27.728   */16.708        */0.171         core/datapath_inst/rf/registers_reg[4][3]/D    1
mclk(R)->mclk(R)	27.728   */16.708        */0.171         core/datapath_inst/rf/registers_reg[14][3]/D    1
mclk(R)->mclk(R)	27.728   */16.708        */0.171         core/datapath_inst/rf/registers_reg[6][3]/D    1
mclk(R)->mclk(R)	27.729   */16.708        */0.171         core/datapath_inst/rf/registers_reg[25][10]/D    1
mclk(R)->mclk(R)	27.728   */16.708        */0.171         core/datapath_inst/rf/registers_reg[22][3]/D    1
mclk(R)->mclk(R)	27.728   */16.708        */0.171         core/datapath_inst/rf/registers_reg[5][3]/D    1
mclk(R)->mclk(R)	27.728   */16.708        */0.171         core/datapath_inst/rf/registers_reg[30][3]/D    1
mclk(R)->mclk(R)	27.729   */16.709        */0.171         core/datapath_inst/rf/registers_reg[1][10]/D    1
mclk(R)->mclk(R)	27.728   */16.709        */0.171         core/datapath_inst/rf/registers_reg[13][3]/D    1
mclk(R)->mclk(R)	27.729   */16.709        */0.171         core/datapath_inst/rf/registers_reg[3][10]/D    1
mclk(R)->mclk(R)	27.728   */16.709        */0.171         core/datapath_inst/rf/registers_reg[20][3]/D    1
mclk(R)->mclk(R)	27.728   */16.710        */0.171         core/datapath_inst/rf/registers_reg[23][3]/D    1
mclk(R)->mclk(R)	27.728   */16.710        */0.171         core/datapath_inst/rf/registers_reg[7][3]/D    1
mclk(R)->mclk(R)	27.728   */16.710        */0.171         core/datapath_inst/rf/registers_reg[31][3]/D    1
mclk(R)->mclk(R)	27.729   */16.710        */0.171         core/datapath_inst/rf/registers_reg[28][10]/D    1
mclk(R)->mclk(R)	27.729   */16.710        */0.171         core/datapath_inst/rf/registers_reg[21][10]/D    1
mclk(R)->mclk(R)	27.728   */16.710        */0.171         core/datapath_inst/rf/registers_reg[15][3]/D    1
mclk(R)->mclk(R)	27.729   */16.710        */0.171         core/datapath_inst/rf/registers_reg[9][10]/D    1
mclk(R)->mclk(R)	27.728   */16.710        */0.171         core/datapath_inst/rf/registers_reg[28][3]/D    1
mclk(R)->mclk(R)	27.729   */16.710        */0.171         core/datapath_inst/rf/registers_reg[27][10]/D    1
mclk(R)->mclk(R)	27.729   */16.710        */0.171         core/datapath_inst/rf/registers_reg[19][10]/D    1
mclk(R)->mclk(R)	27.728   */16.711        */0.171         core/datapath_inst/rf/registers_reg[21][3]/D    1
mclk(R)->mclk(R)	27.728   */16.711        */0.171         core/datapath_inst/rf/registers_reg[29][3]/D    1
mclk(R)->mclk(R)	27.729   */16.712        */0.171         core/datapath_inst/rf/registers_reg[11][10]/D    1
mclk(R)->mclk(R)	27.729   */16.713        */0.170         core/datapath_inst/rf/registers_reg[24][10]/D    1
mclk(R)->mclk(R)	27.728   */16.713        */0.171         core/datapath_inst/rf/registers_reg[3][3]/D    1
mclk(R)->mclk(R)	27.729   */16.713        */0.170         core/datapath_inst/rf/registers_reg[21][8]/D    1
mclk(R)->mclk(R)	27.729   */16.713        */0.170         core/datapath_inst/rf/registers_reg[29][8]/D    1
mclk(R)->mclk(R)	27.729   */16.713        */0.170         core/datapath_inst/rf/registers_reg[22][8]/D    1
mclk(R)->mclk(R)	27.729   */16.713        */0.170         core/datapath_inst/rf/registers_reg[20][8]/D    1
mclk(R)->mclk(R)	27.729   */16.713        */0.170         core/datapath_inst/rf/registers_reg[28][8]/D    1
mclk(R)->mclk(R)	27.729   */16.713        */0.170         core/datapath_inst/rf/registers_reg[5][8]/D    1
mclk(R)->mclk(R)	27.729   */16.713        */0.170         core/datapath_inst/rf/registers_reg[30][8]/D    1
mclk(R)->mclk(R)	27.729   */16.713        */0.170         core/datapath_inst/rf/registers_reg[4][8]/D    1
mclk(R)->mclk(R)	27.729   */16.713        */0.170         core/datapath_inst/rf/registers_reg[6][8]/D    1
mclk(R)->mclk(R)	27.729   */16.714        */0.170         core/datapath_inst/rf/registers_reg[12][8]/D    1
mclk(R)->mclk(R)	27.729   */16.714        */0.170         core/datapath_inst/rf/registers_reg[7][8]/D    1
mclk(R)->mclk(R)	27.729   */16.714        */0.170         core/datapath_inst/rf/registers_reg[23][8]/D    1
mclk(R)->mclk(R)	27.729   */16.714        */0.170         core/datapath_inst/rf/registers_reg[14][8]/D    1
mclk(R)->mclk(R)	27.729   */16.714        */0.170         core/datapath_inst/rf/registers_reg[31][8]/D    1
mclk(R)->mclk(R)	27.729   */16.715        */0.170         core/datapath_inst/rf/registers_reg[13][8]/D    1
mclk(R)->mclk(R)	27.728   */16.715        */0.171         core/datapath_inst/rf/registers_reg[17][3]/D    1
mclk(R)->mclk(R)	27.719   */16.715        */0.180         core/datapath_inst/rf/registers_reg[10][8]/D    1
mclk(R)->mclk(R)	27.729   */16.715        */0.170         core/datapath_inst/rf/registers_reg[18][10]/D    1
mclk(R)->mclk(R)	27.729   */16.715        */0.170         core/datapath_inst/rf/registers_reg[16][10]/D    1
mclk(R)->mclk(R)	27.729   */16.715        */0.170         core/datapath_inst/rf/registers_reg[26][10]/D    1
mclk(R)->mclk(R)	27.728   */16.716        */0.171         core/datapath_inst/rf/registers_reg[1][3]/D    1
mclk(R)->mclk(R)	27.729   */16.717        */0.170         core/datapath_inst/rf/registers_reg[15][8]/D    1
mclk(R)->mclk(R)	27.728   */16.718        */0.171         core/datapath_inst/rf/registers_reg[9][3]/D    1
mclk(R)->mclk(R)	27.728   */16.718        */0.171         core/datapath_inst/rf/registers_reg[19][3]/D    1
mclk(R)->mclk(R)	27.729   */16.719        */0.170         core/datapath_inst/rf/registers_reg[8][10]/D    1
mclk(R)->mclk(R)	27.728   */16.719        */0.171         core/datapath_inst/rf/registers_reg[27][3]/D    1
mclk(R)->mclk(R)	27.728   */16.719        */0.171         core/datapath_inst/rf/registers_reg[25][3]/D    1
mclk(R)->mclk(R)	27.718   */16.720        */0.181         core/datapath_inst/rd_amo_reg[8]/D    1
mclk(R)->mclk(R)	27.728   */16.720        */0.171         core/datapath_inst/rf/registers_reg[11][3]/D    1
mclk(R)->mclk(R)	27.718   */16.721        */0.181         core/datapath_inst/rf/registers_reg[10][3]/D    1
mclk(R)->mclk(R)	27.653   */16.721        */0.247         core/datapath_inst/rf/registers_reg[2][7]/D    1
mclk(R)->mclk(R)	27.728   */16.721        */0.171         core/datapath_inst/rf/registers_reg[8][3]/D    1
mclk(R)->mclk(R)	27.717   */16.722        */0.182         core/datapath_inst/rd_amo_reg[3]/D    1
mclk(R)->mclk(R)	27.729   */16.722        */0.170         core/datapath_inst/rf/registers_reg[9][8]/D    1
mclk(R)->mclk(R)	27.729   */16.722        */0.170         core/datapath_inst/rf/registers_reg[17][8]/D    1
mclk(R)->mclk(R)	27.729   */16.722        */0.170         core/datapath_inst/rf/registers_reg[19][8]/D    1
mclk(R)->mclk(R)	27.729   */16.722        */0.170         core/datapath_inst/rf/registers_reg[27][8]/D    1
mclk(R)->mclk(R)	27.729   */16.722        */0.170         core/datapath_inst/rf/registers_reg[8][8]/D    1
mclk(R)->mclk(R)	27.728   */16.722        */0.171         core/datapath_inst/rf/registers_reg[24][3]/D    1
mclk(R)->mclk(R)	27.728   */16.723        */0.171         core/datapath_inst/rf/registers_reg[26][3]/D    1
mclk(R)->mclk(R)	27.729   */16.724        */0.170         core/datapath_inst/rf/registers_reg[26][8]/D    1
mclk(R)->mclk(R)	27.729   */16.724        */0.170         core/datapath_inst/rf/registers_reg[18][8]/D    1
mclk(R)->mclk(R)	27.729   */16.725        */0.170         core/datapath_inst/rf/registers_reg[3][8]/D    1
mclk(R)->mclk(R)	27.729   */16.725        */0.170         core/datapath_inst/rf/registers_reg[1][8]/D    1
mclk(R)->mclk(R)	27.729   */16.725        */0.170         core/datapath_inst/rf/registers_reg[25][8]/D    1
mclk(R)->mclk(R)	27.729   */16.725        */0.170         core/datapath_inst/rf/registers_reg[24][8]/D    1
mclk(R)->mclk(R)	27.729   */16.725        */0.170         core/datapath_inst/rf/registers_reg[11][8]/D    1
mclk(R)->mclk(R)	27.729   */16.726        */0.170         core/datapath_inst/rf/registers_reg[16][8]/D    1
mclk(R)->mclk(R)	27.728   */16.726        */0.171         core/datapath_inst/rf/registers_reg[18][3]/D    1
mclk(R)->mclk(R)	27.729   */16.731        */0.171         core/datapath_inst/rf/registers_reg[16][3]/D    1
mclk(R)->mclk(R)	27.718   */16.732        */0.181         core/datapath_inst/rd_amo_reg[10]/D    1
mclk(R)->mclk(R)	27.732   */16.734        */0.168         core/datapath_inst/rd_amo_reg[13]/D    1
mclk(R)->mclk(R)	27.742   */16.736        */0.157         core/datapath_inst/rf/registers_reg[20][13]/D    1
mclk(R)->mclk(R)	27.742   */16.736        */0.157         core/datapath_inst/rf/registers_reg[21][13]/D    1
mclk(R)->mclk(R)	27.742   */16.736        */0.157         core/datapath_inst/rf/registers_reg[29][13]/D    1
mclk(R)->mclk(R)	27.742   */16.736        */0.157         core/datapath_inst/rf/registers_reg[22][13]/D    1
mclk(R)->mclk(R)	27.742   */16.736        */0.157         core/datapath_inst/rf/registers_reg[5][13]/D    1
mclk(R)->mclk(R)	27.742   */16.736        */0.157         core/datapath_inst/rf/registers_reg[28][13]/D    1
mclk(R)->mclk(R)	27.742   */16.736        */0.157         core/datapath_inst/rf/registers_reg[4][13]/D    1
mclk(R)->mclk(R)	27.742   */16.736        */0.157         core/datapath_inst/rf/registers_reg[30][13]/D    1
mclk(R)->mclk(R)	27.742   */16.737        */0.157         core/datapath_inst/rf/registers_reg[6][13]/D    1
mclk(R)->mclk(R)	27.742   */16.737        */0.157         core/datapath_inst/rf/registers_reg[12][13]/D    1
mclk(R)->mclk(R)	27.742   */16.737        */0.157         core/datapath_inst/rf/registers_reg[23][13]/D    1
mclk(R)->mclk(R)	27.742   */16.737        */0.157         core/datapath_inst/rf/registers_reg[7][13]/D    1
mclk(R)->mclk(R)	27.742   */16.737        */0.157         core/datapath_inst/rf/registers_reg[14][13]/D    1
mclk(R)->mclk(R)	27.742   */16.737        */0.157         core/datapath_inst/rf/registers_reg[13][13]/D    1
mclk(R)->mclk(R)	27.742   */16.739        */0.157         core/datapath_inst/rf/registers_reg[15][13]/D    1
mclk(R)->mclk(R)	27.742   */16.739        */0.157         core/datapath_inst/rf/registers_reg[31][13]/D    1
mclk(R)->mclk(R)	27.733   */16.741        */0.166         core/datapath_inst/rf/registers_reg[10][13]/D    1
mclk(R)->mclk(R)	27.742   */16.743        */0.157         core/datapath_inst/rf/registers_reg[19][13]/D    1
mclk(R)->mclk(R)	27.742   */16.743        */0.157         core/datapath_inst/rf/registers_reg[17][13]/D    1
mclk(R)->mclk(R)	27.742   */16.744        */0.157         core/datapath_inst/rf/registers_reg[8][13]/D    1
mclk(R)->mclk(R)	27.742   */16.744        */0.157         core/datapath_inst/rf/registers_reg[26][13]/D    1
mclk(R)->mclk(R)	27.742   */16.744        */0.157         core/datapath_inst/rf/registers_reg[27][13]/D    1
mclk(R)->mclk(R)	27.742   */16.744        */0.157         core/datapath_inst/rf/registers_reg[18][13]/D    1
mclk(R)->mclk(R)	27.742   */16.745        */0.157         core/datapath_inst/rf/registers_reg[9][13]/D    1
mclk(R)->mclk(R)	27.734   */16.746        */0.166         core/datapath_inst/rf/registers_reg[13][11]/D    1
mclk(R)->mclk(R)	27.734   */16.746        */0.166         core/datapath_inst/rf/registers_reg[7][11]/D    1
mclk(R)->mclk(R)	27.734   */16.746        */0.166         core/datapath_inst/rf/registers_reg[15][11]/D    1
mclk(R)->mclk(R)	27.734   */16.746        */0.166         core/datapath_inst/rf/registers_reg[31][11]/D    1
mclk(R)->mclk(R)	27.734   */16.746        */0.166         core/datapath_inst/rf/registers_reg[30][11]/D    1
mclk(R)->mclk(R)	27.734   */16.746        */0.166         core/datapath_inst/rf/registers_reg[5][11]/D    1
mclk(R)->mclk(R)	27.742   */16.746        */0.157         core/datapath_inst/rf/registers_reg[16][13]/D    1
mclk(R)->mclk(R)	27.734   */16.746        */0.166         core/datapath_inst/rf/registers_reg[23][11]/D    1
mclk(R)->mclk(R)	27.734   */16.746        */0.166         core/datapath_inst/rf/registers_reg[28][11]/D    1
mclk(R)->mclk(R)	27.734   */16.746        */0.166         core/datapath_inst/rf/registers_reg[12][11]/D    1
mclk(R)->mclk(R)	27.734   */16.746        */0.166         core/datapath_inst/rf/registers_reg[14][11]/D    1
mclk(R)->mclk(R)	27.734   */16.746        */0.166         core/datapath_inst/rf/registers_reg[4][11]/D    1
mclk(R)->mclk(R)	27.734   */16.747        */0.166         core/datapath_inst/rf/registers_reg[29][11]/D    1
mclk(R)->mclk(R)	27.734   */16.748        */0.166         core/datapath_inst/rf/registers_reg[21][11]/D    1
mclk(R)->mclk(R)	27.734   */16.748        */0.166         core/datapath_inst/rf/registers_reg[6][11]/D    1
mclk(R)->mclk(R)	27.734   */16.748        */0.166         core/datapath_inst/rf/registers_reg[22][11]/D    1
mclk(R)->mclk(R)	27.742   */16.748        */0.157         core/datapath_inst/rf/registers_reg[11][13]/D    1
mclk(R)->mclk(R)	27.734   */16.748        */0.166         core/datapath_inst/rf/registers_reg[20][11]/D    1
mclk(R)->mclk(R)	27.742   */16.749        */0.157         core/datapath_inst/rf/registers_reg[3][13]/D    1
mclk(R)->mclk(R)	27.742   */16.749        */0.157         core/datapath_inst/rf/registers_reg[25][13]/D    1
mclk(R)->mclk(R)	27.742   */16.749        */0.157         core/datapath_inst/rf/registers_reg[1][13]/D    1
mclk(R)->mclk(R)	27.734   */16.751        */0.166         core/datapath_inst/rf/registers_reg[17][11]/D    1
mclk(R)->mclk(R)	27.723   */16.753        */0.176         core/datapath_inst/rf/registers_reg[10][12]/D    1
mclk(R)->mclk(R)	27.734   */16.753        */0.166         core/datapath_inst/rf/registers_reg[24][11]/D    1
mclk(R)->mclk(R)	27.734   */16.753        */0.166         core/datapath_inst/rf/registers_reg[25][11]/D    1
mclk(R)->mclk(R)	27.734   */16.753        */0.166         core/datapath_inst/rf/registers_reg[11][11]/D    1
mclk(R)->mclk(R)	27.742   */16.753        */0.157         core/datapath_inst/rf/registers_reg[24][13]/D    1
mclk(R)->mclk(R)	27.734   */16.753        */0.166         core/datapath_inst/rf/registers_reg[18][11]/D    1
mclk(R)->mclk(R)	27.734   */16.753        */0.166         core/datapath_inst/rf/registers_reg[1][11]/D    1
mclk(R)->mclk(R)	27.734   */16.753        */0.166         core/datapath_inst/rf/registers_reg[19][11]/D    1
mclk(R)->mclk(R)	27.734   */16.753        */0.166         core/datapath_inst/rf/registers_reg[16][11]/D    1
mclk(R)->mclk(R)	27.733   */16.753        */0.166         core/datapath_inst/rf/registers_reg[28][12]/D    1
mclk(R)->mclk(R)	27.733   */16.753        */0.166         core/datapath_inst/rf/registers_reg[21][12]/D    1
mclk(R)->mclk(R)	27.733   */16.753        */0.166         core/datapath_inst/rf/registers_reg[29][12]/D    1
mclk(R)->mclk(R)	27.733   */16.754        */0.166         core/datapath_inst/rf/registers_reg[20][12]/D    1
mclk(R)->mclk(R)	27.733   */16.754        */0.166         core/datapath_inst/rf/registers_reg[22][12]/D    1
mclk(R)->mclk(R)	27.724   */16.754        */0.175         core/datapath_inst/rf/registers_reg[10][11]/D    1
mclk(R)->mclk(R)	27.733   */16.754        */0.166         core/datapath_inst/rf/registers_reg[5][12]/D    1
mclk(R)->mclk(R)	27.733   */16.754        */0.166         core/datapath_inst/rf/registers_reg[7][12]/D    1
mclk(R)->mclk(R)	27.733   */16.754        */0.166         core/datapath_inst/rf/registers_reg[23][12]/D    1
mclk(R)->mclk(R)	27.733   */16.754        */0.166         core/datapath_inst/rf/registers_reg[6][12]/D    1
mclk(R)->mclk(R)	27.733   */16.754        */0.166         core/datapath_inst/rf/registers_reg[4][12]/D    1
mclk(R)->mclk(R)	27.733   */16.754        */0.166         core/datapath_inst/rf/registers_reg[30][12]/D    1
mclk(R)->mclk(R)	27.734   */16.754        */0.166         core/datapath_inst/rf/registers_reg[3][11]/D    1
mclk(R)->mclk(R)	27.733   */16.755        */0.166         core/datapath_inst/rf/registers_reg[12][12]/D    1
mclk(R)->mclk(R)	27.733   */16.755        */0.166         core/datapath_inst/rf/registers_reg[13][12]/D    1
mclk(R)->mclk(R)	27.733   */16.756        */0.166         core/datapath_inst/rf/registers_reg[31][12]/D    1
mclk(R)->mclk(R)	27.723   */16.756        */0.177         core/datapath_inst/rd_amo_reg[11]/D    1
mclk(R)->mclk(R)	27.734   */16.756        */0.166         core/datapath_inst/rf/registers_reg[26][11]/D    1
mclk(R)->mclk(R)	27.734   */16.756        */0.166         core/datapath_inst/rf/registers_reg[27][11]/D    1
mclk(R)->mclk(R)	27.733   */16.757        */0.166         core/datapath_inst/rf/registers_reg[14][12]/D    1
mclk(R)->mclk(R)	27.733   */16.757        */0.166         core/datapath_inst/rf/registers_reg[15][12]/D    1
mclk(R)->mclk(R)	27.734   */16.758        */0.166         core/datapath_inst/rf/registers_reg[8][11]/D    1
mclk(R)->mclk(R)	27.734   */16.760        */0.166         core/datapath_inst/rf/registers_reg[9][11]/D    1
mclk(R)->mclk(R)	27.733   */16.761        */0.166         core/datapath_inst/rf/registers_reg[17][12]/D    1
mclk(R)->mclk(R)	27.722   */16.761        */0.177         core/datapath_inst/rd_amo_reg[12]/D    1
mclk(R)->mclk(R)	27.733   */16.763        */0.166         core/datapath_inst/rf/registers_reg[1][12]/D    1
mclk(R)->mclk(R)	27.733   */16.763        */0.166         core/datapath_inst/rf/registers_reg[25][12]/D    1
mclk(R)->mclk(R)	27.733   */16.763        */0.166         core/datapath_inst/rf/registers_reg[3][12]/D    1
mclk(R)->mclk(R)	27.733   */16.763        */0.166         core/datapath_inst/rf/registers_reg[11][12]/D    1
mclk(R)->mclk(R)	27.733   */16.763        */0.166         core/datapath_inst/rf/registers_reg[19][12]/D    1
mclk(R)->mclk(R)	27.733   */16.763        */0.166         core/datapath_inst/rf/registers_reg[8][12]/D    1
mclk(R)->mclk(R)	27.733   */16.763        */0.166         core/datapath_inst/rf/registers_reg[26][12]/D    1
mclk(R)->mclk(R)	27.733   */16.763        */0.166         core/datapath_inst/rf/registers_reg[27][12]/D    1
mclk(R)->mclk(R)	27.733   */16.763        */0.166         core/datapath_inst/rf/registers_reg[18][12]/D    1
mclk(R)->mclk(R)	27.733   */16.764        */0.166         core/datapath_inst/rf/registers_reg[24][12]/D    1
mclk(R)->mclk(R)	27.733   */16.764        */0.166         core/datapath_inst/rf/registers_reg[9][12]/D    1
mclk(R)->mclk(R)	27.733   */16.764        */0.166         core/datapath_inst/rf/registers_reg[16][12]/D    1
mclk(R)->mclk(R)	27.722   */16.777        */0.178         core/datapath_inst/rf/registers_reg[10][7]/D    1
mclk(R)->mclk(R)	27.720   */16.780        */0.179         core/datapath_inst/rd_amo_reg[7]/D    1
mclk(R)->mclk(R)	27.732   */16.780        */0.168         core/datapath_inst/rf/registers_reg[6][7]/D    1
mclk(R)->mclk(R)	27.732   */16.780        */0.168         core/datapath_inst/rf/registers_reg[13][7]/D    1
mclk(R)->mclk(R)	27.732   */16.780        */0.168         core/datapath_inst/rf/registers_reg[7][7]/D    1
mclk(R)->mclk(R)	27.732   */16.780        */0.168         core/datapath_inst/rf/registers_reg[14][7]/D    1
mclk(R)->mclk(R)	27.732   */16.780        */0.168         core/datapath_inst/rf/registers_reg[23][7]/D    1
mclk(R)->mclk(R)	27.732   */16.780        */0.168         core/datapath_inst/rf/registers_reg[15][7]/D    1
mclk(R)->mclk(R)	27.732   */16.780        */0.168         core/datapath_inst/rf/registers_reg[26][7]/D    1
mclk(R)->mclk(R)	27.732   */16.780        */0.168         core/datapath_inst/rf/registers_reg[8][7]/D    1
mclk(R)->mclk(R)	27.732   */16.780        */0.168         core/datapath_inst/rf/registers_reg[31][7]/D    1
mclk(R)->mclk(R)	27.732   */16.781        */0.168         core/datapath_inst/rf/registers_reg[18][7]/D    1
mclk(R)->mclk(R)	27.732   */16.781        */0.168         core/datapath_inst/rf/registers_reg[24][7]/D    1
mclk(R)->mclk(R)	27.732   */16.781        */0.168         core/datapath_inst/rf/registers_reg[17][7]/D    1
mclk(R)->mclk(R)	27.732   */16.781        */0.168         core/datapath_inst/rf/registers_reg[19][7]/D    1
mclk(R)->mclk(R)	27.732   */16.781        */0.168         core/datapath_inst/rf/registers_reg[16][7]/D    1
mclk(R)->mclk(R)	27.732   */16.781        */0.168         core/datapath_inst/rf/registers_reg[27][7]/D    1
mclk(R)->mclk(R)	27.732   */16.781        */0.168         core/datapath_inst/rf/registers_reg[5][7]/D    1
mclk(R)->mclk(R)	27.732   */16.781        */0.168         core/datapath_inst/rf/registers_reg[4][7]/D    1
mclk(R)->mclk(R)	27.732   */16.781        */0.168         core/datapath_inst/rf/registers_reg[30][7]/D    1
mclk(R)->mclk(R)	27.732   */16.781        */0.168         core/datapath_inst/rf/registers_reg[22][7]/D    1
mclk(R)->mclk(R)	27.732   */16.781        */0.168         core/datapath_inst/rf/registers_reg[20][7]/D    1
mclk(R)->mclk(R)	27.732   */16.781        */0.168         core/datapath_inst/rf/registers_reg[12][7]/D    1
mclk(R)->mclk(R)	27.732   */16.782        */0.168         core/datapath_inst/rf/registers_reg[28][7]/D    1
mclk(R)->mclk(R)	27.732   */16.782        */0.168         core/datapath_inst/rf/registers_reg[29][7]/D    1
mclk(R)->mclk(R)	27.732   */16.782        */0.168         core/datapath_inst/rf/registers_reg[21][7]/D    1
mclk(R)->mclk(R)	27.732   */16.783        */0.168         core/datapath_inst/rf/registers_reg[9][7]/D    1
mclk(R)->mclk(R)	27.732   */16.783        */0.168         core/datapath_inst/rf/registers_reg[1][7]/D    1
mclk(R)->mclk(R)	27.732   */16.783        */0.168         core/datapath_inst/rf/registers_reg[25][7]/D    1
mclk(R)->mclk(R)	27.732   */16.785        */0.168         core/datapath_inst/rf/registers_reg[3][7]/D    1
mclk(R)->mclk(R)	27.732   */16.785        */0.168         core/datapath_inst/rf/registers_reg[11][7]/D    1
mclk(R)->mclk(R)	27.654   */16.788        */0.245         core/datapath_inst/rf/registers_reg[2][14]/D    1
mclk(R)->mclk(R)	27.652   */16.799        */0.248         core/datapath_inst/rf/registers_reg[2][5]/D    1
mclk(R)->mclk(R)	27.673   */16.807        */0.226         core/datapath_inst/rf/registers_reg[2][4]/D    1
mclk(R)->mclk(R)	27.649   */16.823        */0.250         core/datapath_inst/rf/registers_reg[2][6]/D    1
mclk(R)->mclk(R)	27.763   16.830/*        0.137/*         core/amo_write_data_reg[23]/D    1
mclk(R)->mclk(R)	27.723   */16.839        */0.177         core/datapath_inst/rf/registers_reg[10][14]/D    1
mclk(R)->mclk(R)	27.733   */16.844        */0.166         core/amo_write_data_reg[21]/D    1
mclk(R)->mclk(R)	27.776   16.844/*        0.123/*         core/reservation_addr_reg[23]/D    1
mclk(R)->mclk(R)	27.733   */16.845        */0.167         core/datapath_inst/rf/registers_reg[23][14]/D    1
mclk(R)->mclk(R)	27.733   */16.845        */0.167         core/datapath_inst/rf/registers_reg[7][14]/D    1
mclk(R)->mclk(R)	27.733   */16.845        */0.167         core/datapath_inst/rf/registers_reg[12][14]/D    1
mclk(R)->mclk(R)	27.733   */16.845        */0.167         core/datapath_inst/rf/registers_reg[6][14]/D    1
mclk(R)->mclk(R)	27.733   */16.845        */0.167         core/datapath_inst/rf/registers_reg[21][14]/D    1
mclk(R)->mclk(R)	27.733   */16.845        */0.167         core/datapath_inst/rf/registers_reg[29][14]/D    1
mclk(R)->mclk(R)	27.733   */16.846        */0.167         core/datapath_inst/rf/registers_reg[28][14]/D    1
mclk(R)->mclk(R)	27.733   */16.846        */0.167         core/datapath_inst/rf/registers_reg[14][14]/D    1
mclk(R)->mclk(R)	27.733   */16.846        */0.167         core/datapath_inst/rf/registers_reg[13][14]/D    1
mclk(R)->mclk(R)	27.733   */16.846        */0.167         core/datapath_inst/rf/registers_reg[5][14]/D    1
mclk(R)->mclk(R)	27.733   */16.846        */0.167         core/datapath_inst/rf/registers_reg[4][14]/D    1
mclk(R)->mclk(R)	27.733   */16.846        */0.167         core/datapath_inst/rf/registers_reg[30][14]/D    1
mclk(R)->mclk(R)	27.733   */16.846        */0.167         core/datapath_inst/rf/registers_reg[31][14]/D    1
mclk(R)->mclk(R)	27.733   */16.846        */0.167         core/datapath_inst/rf/registers_reg[20][14]/D    1
mclk(R)->mclk(R)	27.733   */16.846        */0.167         core/datapath_inst/rf/registers_reg[15][14]/D    1
mclk(R)->mclk(R)	27.733   */16.846        */0.167         core/datapath_inst/rf/registers_reg[22][14]/D    1
mclk(R)->mclk(R)	27.733   */16.846        */0.167         core/datapath_inst/rf/registers_reg[16][14]/D    1
mclk(R)->mclk(R)	27.721   */16.846        */0.178         core/datapath_inst/rd_amo_reg[14]/D    1
mclk(R)->mclk(R)	27.733   */16.846        */0.167         core/datapath_inst/rf/registers_reg[17][14]/D    1
mclk(R)->mclk(R)	27.733   */16.846        */0.167         core/datapath_inst/rf/registers_reg[9][14]/D    1
mclk(R)->mclk(R)	27.733   */16.846        */0.167         core/datapath_inst/rf/registers_reg[27][14]/D    1
mclk(R)->mclk(R)	27.733   */16.846        */0.167         core/datapath_inst/rf/registers_reg[19][14]/D    1
mclk(R)->mclk(R)	27.733   */16.847        */0.167         core/datapath_inst/rf/registers_reg[18][14]/D    1
mclk(R)->mclk(R)	27.733   */16.848        */0.167         core/datapath_inst/rf/registers_reg[24][14]/D    1
mclk(R)->mclk(R)	27.733   */16.848        */0.167         core/datapath_inst/rf/registers_reg[1][14]/D    1
mclk(R)->mclk(R)	27.733   */16.848        */0.167         core/datapath_inst/rf/registers_reg[25][14]/D    1
mclk(R)->mclk(R)	27.733   */16.848        */0.167         core/datapath_inst/rf/registers_reg[8][14]/D    1
mclk(R)->mclk(R)	27.733   */16.848        */0.167         core/datapath_inst/rf/registers_reg[26][14]/D    1
mclk(R)->mclk(R)	27.733   */16.848        */0.167         core/datapath_inst/rf/registers_reg[3][14]/D    1
mclk(R)->mclk(R)	27.733   */16.850        */0.167         core/datapath_inst/rf/registers_reg[11][14]/D    1
mclk(R)->mclk(R)	27.738   */16.850        */0.161         core/reservation_addr_reg[21]/D    1
mclk(R)->mclk(R)	27.731   */16.857        */0.169         core/datapath_inst/rf/registers_reg[12][5]/D    1
mclk(R)->mclk(R)	27.731   */16.857        */0.169         core/datapath_inst/rf/registers_reg[6][5]/D    1
mclk(R)->mclk(R)	27.731   */16.857        */0.169         core/datapath_inst/rf/registers_reg[14][5]/D    1
mclk(R)->mclk(R)	27.731   */16.857        */0.169         core/datapath_inst/rf/registers_reg[4][5]/D    1
mclk(R)->mclk(R)	27.731   */16.857        */0.169         core/datapath_inst/rf/registers_reg[30][5]/D    1
mclk(R)->mclk(R)	27.731   */16.858        */0.169         core/datapath_inst/rf/registers_reg[13][5]/D    1
mclk(R)->mclk(R)	27.731   */16.858        */0.169         core/datapath_inst/rf/registers_reg[7][5]/D    1
mclk(R)->mclk(R)	27.731   */16.858        */0.169         core/datapath_inst/rf/registers_reg[15][5]/D    1
mclk(R)->mclk(R)	27.731   */16.858        */0.169         core/datapath_inst/rf/registers_reg[31][5]/D    1
mclk(R)->mclk(R)	27.731   */16.858        */0.169         core/datapath_inst/rf/registers_reg[22][5]/D    1
mclk(R)->mclk(R)	27.731   */16.858        */0.169         core/datapath_inst/rf/registers_reg[21][5]/D    1
mclk(R)->mclk(R)	27.731   */16.858        */0.169         core/datapath_inst/rf/registers_reg[29][5]/D    1
mclk(R)->mclk(R)	27.731   */16.858        */0.169         core/datapath_inst/rf/registers_reg[20][5]/D    1
mclk(R)->mclk(R)	27.731   */16.858        */0.169         core/datapath_inst/rf/registers_reg[28][5]/D    1
mclk(R)->mclk(R)	27.731   */16.859        */0.169         core/datapath_inst/rf/registers_reg[5][5]/D    1
mclk(R)->mclk(R)	27.731   */16.859        */0.169         core/datapath_inst/rf/registers_reg[23][5]/D    1
mclk(R)->mclk(R)	27.721   */16.862        */0.178         core/datapath_inst/rf/registers_reg[10][5]/D    1
mclk(R)->mclk(R)	27.741   */16.865        */0.158         core/datapath_inst/rf/registers_reg[10][4]/D    1
mclk(R)->mclk(R)	27.731   */16.866        */0.169         core/datapath_inst/rf/registers_reg[17][5]/D    1
mclk(R)->mclk(R)	27.731   */16.866        */0.169         core/datapath_inst/rf/registers_reg[1][5]/D    1
mclk(R)->mclk(R)	27.731   */16.866        */0.169         core/datapath_inst/rf/registers_reg[25][5]/D    1
mclk(R)->mclk(R)	27.731   */16.866        */0.169         core/datapath_inst/rf/registers_reg[3][5]/D    1
mclk(R)->mclk(R)	27.731   */16.866        */0.169         core/datapath_inst/rf/registers_reg[19][5]/D    1
mclk(R)->mclk(R)	27.731   */16.867        */0.169         core/datapath_inst/rf/registers_reg[9][5]/D    1
mclk(R)->mclk(R)	27.731   */16.867        */0.169         core/datapath_inst/rf/registers_reg[8][5]/D    1
mclk(R)->mclk(R)	27.731   */16.868        */0.169         core/datapath_inst/rf/registers_reg[11][5]/D    1
mclk(R)->mclk(R)	27.731   */16.868        */0.169         core/datapath_inst/rf/registers_reg[27][5]/D    1
mclk(R)->mclk(R)	27.731   */16.868        */0.169         core/datapath_inst/rf/registers_reg[24][5]/D    1
mclk(R)->mclk(R)	27.740   */16.870        */0.159         core/datapath_inst/rd_amo_reg[4]/D    1
mclk(R)->mclk(R)	27.750   */16.870        */0.149         core/datapath_inst/rf/registers_reg[6][4]/D    1
mclk(R)->mclk(R)	27.750   */16.870        */0.149         core/datapath_inst/rf/registers_reg[5][4]/D    1
mclk(R)->mclk(R)	27.750   */16.870        */0.149         core/datapath_inst/rf/registers_reg[14][4]/D    1
mclk(R)->mclk(R)	27.750   */16.870        */0.149         core/datapath_inst/rf/registers_reg[12][4]/D    1
mclk(R)->mclk(R)	27.750   */16.870        */0.149         core/datapath_inst/rf/registers_reg[4][4]/D    1
mclk(R)->mclk(R)	27.750   */16.870        */0.149         core/datapath_inst/rf/registers_reg[30][4]/D    1
mclk(R)->mclk(R)	27.750   */16.871        */0.149         core/datapath_inst/rf/registers_reg[20][4]/D    1
mclk(R)->mclk(R)	27.750   */16.871        */0.149         core/datapath_inst/rf/registers_reg[13][4]/D    1
mclk(R)->mclk(R)	27.750   */16.871        */0.149         core/datapath_inst/rf/registers_reg[7][4]/D    1
mclk(R)->mclk(R)	27.750   */16.871        */0.149         core/datapath_inst/rf/registers_reg[22][4]/D    1
mclk(R)->mclk(R)	27.750   */16.871        */0.149         core/datapath_inst/rf/registers_reg[28][4]/D    1
mclk(R)->mclk(R)	27.750   */16.871        */0.149         core/datapath_inst/rf/registers_reg[15][4]/D    1
mclk(R)->mclk(R)	27.750   */16.871        */0.149         core/datapath_inst/rf/registers_reg[23][4]/D    1
mclk(R)->mclk(R)	27.750   */16.871        */0.149         core/datapath_inst/rf/registers_reg[31][4]/D    1
mclk(R)->mclk(R)	27.720   */16.871        */0.180         core/datapath_inst/rd_amo_reg[5]/D    1
mclk(R)->mclk(R)	27.731   */16.871        */0.169         core/datapath_inst/rf/registers_reg[16][5]/D    1
mclk(R)->mclk(R)	27.750   */16.872        */0.149         core/datapath_inst/rf/registers_reg[29][4]/D    1
mclk(R)->mclk(R)	27.750   */16.872        */0.149         core/datapath_inst/rf/registers_reg[21][4]/D    1
mclk(R)->mclk(R)	27.750   */16.873        */0.149         core/datapath_inst/rf/registers_reg[9][4]/D    1
mclk(R)->mclk(R)	27.731   */16.873        */0.168         core/datapath_inst/rf/registers_reg[26][5]/D    1
mclk(R)->mclk(R)	27.750   */16.873        */0.149         core/datapath_inst/rf/registers_reg[1][4]/D    1
mclk(R)->mclk(R)	27.750   */16.874        */0.149         core/datapath_inst/rf/registers_reg[8][4]/D    1
mclk(R)->mclk(R)	27.731   */16.874        */0.168         core/datapath_inst/rf/registers_reg[18][5]/D    1
mclk(R)->mclk(R)	27.750   */16.874        */0.149         core/datapath_inst/rf/registers_reg[17][4]/D    1
mclk(R)->mclk(R)	27.750   */16.874        */0.149         core/datapath_inst/rf/registers_reg[11][4]/D    1
mclk(R)->mclk(R)	27.750   */16.874        */0.149         core/datapath_inst/rf/registers_reg[25][4]/D    1
mclk(R)->mclk(R)	27.750   */16.874        */0.149         core/datapath_inst/rf/registers_reg[3][4]/D    1
mclk(R)->mclk(R)	27.728   */16.877        */0.171         core/datapath_inst/rf/registers_reg[6][6]/D    1
mclk(R)->mclk(R)	27.728   */16.877        */0.171         core/datapath_inst/rf/registers_reg[4][6]/D    1
mclk(R)->mclk(R)	27.728   */16.877        */0.171         core/datapath_inst/rf/registers_reg[14][6]/D    1
mclk(R)->mclk(R)	27.728   */16.877        */0.171         core/datapath_inst/rf/registers_reg[30][6]/D    1
mclk(R)->mclk(R)	27.728   */16.877        */0.171         core/datapath_inst/rf/registers_reg[12][6]/D    1
mclk(R)->mclk(R)	27.728   */16.877        */0.171         core/datapath_inst/rf/registers_reg[13][6]/D    1
mclk(R)->mclk(R)	27.728   */16.877        */0.171         core/datapath_inst/rf/registers_reg[7][6]/D    1
mclk(R)->mclk(R)	27.728   */16.877        */0.171         core/datapath_inst/rf/registers_reg[5][6]/D    1
mclk(R)->mclk(R)	27.728   */16.877        */0.171         core/datapath_inst/rf/registers_reg[23][6]/D    1
mclk(R)->mclk(R)	27.750   */16.878        */0.149         core/datapath_inst/rf/registers_reg[19][4]/D    1
mclk(R)->mclk(R)	27.728   */16.878        */0.171         core/datapath_inst/rf/registers_reg[31][6]/D    1
mclk(R)->mclk(R)	27.728   */16.878        */0.171         core/datapath_inst/rf/registers_reg[15][6]/D    1
mclk(R)->mclk(R)	27.750   */16.878        */0.149         core/datapath_inst/rf/registers_reg[27][4]/D    1
mclk(R)->mclk(R)	27.728   */16.878        */0.171         core/datapath_inst/rf/registers_reg[22][6]/D    1
mclk(R)->mclk(R)	27.728   */16.879        */0.171         core/datapath_inst/rf/registers_reg[28][6]/D    1
mclk(R)->mclk(R)	27.750   */16.879        */0.149         core/datapath_inst/rf/registers_reg[26][4]/D    1
mclk(R)->mclk(R)	27.728   */16.879        */0.171         core/datapath_inst/rf/registers_reg[20][6]/D    1
mclk(R)->mclk(R)	27.750   */16.880        */0.149         core/datapath_inst/rf/registers_reg[24][4]/D    1
mclk(R)->mclk(R)	27.750   */16.880        */0.149         core/datapath_inst/rf/registers_reg[16][4]/D    1
mclk(R)->mclk(R)	27.750   */16.881        */0.149         core/datapath_inst/rf/registers_reg[18][4]/D    1
mclk(R)->mclk(R)	27.728   */16.882        */0.171         core/datapath_inst/rf/registers_reg[29][6]/D    1
mclk(R)->mclk(R)	27.728   */16.882        */0.171         core/datapath_inst/rf/registers_reg[21][6]/D    1
mclk(R)->mclk(R)	27.728   */16.884        */0.171         core/datapath_inst/rf/registers_reg[25][6]/D    1
mclk(R)->mclk(R)	27.728   */16.884        */0.171         core/datapath_inst/rf/registers_reg[17][6]/D    1
mclk(R)->mclk(R)	27.728   */16.885        */0.171         core/datapath_inst/rf/registers_reg[9][6]/D    1
mclk(R)->mclk(R)	27.728   */16.886        */0.171         core/datapath_inst/rf/registers_reg[3][6]/D    1
mclk(R)->mclk(R)	27.728   */16.887        */0.171         core/datapath_inst/rf/registers_reg[1][6]/D    1
mclk(R)->mclk(R)	27.718   */16.887        */0.181         core/datapath_inst/rf/registers_reg[10][6]/D    1
mclk(R)->mclk(R)	27.728   */16.888        */0.171         core/datapath_inst/rf/registers_reg[27][6]/D    1
mclk(R)->mclk(R)	27.728   */16.889        */0.171         core/datapath_inst/rf/registers_reg[19][6]/D    1
mclk(R)->mclk(R)	27.728   */16.890        */0.171         core/datapath_inst/rf/registers_reg[11][6]/D    1
mclk(R)->mclk(R)	27.728   */16.893        */0.171         core/datapath_inst/rf/registers_reg[8][6]/D    1
mclk(R)->mclk(R)	27.728   */16.895        */0.171         core/datapath_inst/rf/registers_reg[24][6]/D    1
mclk(R)->mclk(R)	27.728   */16.895        */0.171         core/datapath_inst/rf/registers_reg[16][6]/D    1
mclk(R)->mclk(R)	27.717   */16.896        */0.183         core/datapath_inst/rd_amo_reg[6]/D    1
mclk(R)->mclk(R)	27.728   */16.898        */0.171         core/datapath_inst/rf/registers_reg[26][6]/D    1
mclk(R)->mclk(R)	27.728   */16.898        */0.171         core/datapath_inst/rf/registers_reg[18][6]/D    1
mclk(R)->mclk(R)	27.724   */16.905        */0.176         core/amo_write_data_reg[20]/D    1
mclk(R)->mclk(R)	27.735   */16.917        */0.165         core/reservation_addr_reg[20]/D    1
mclk(R)->mclk(R)	27.721   */17.002        */0.179         core/amo_write_data_reg[18]/D    1
mclk(R)->mclk(R)	27.732   */17.014        */0.167         core/reservation_addr_reg[18]/D    1
mclk(R)->mclk(R)	27.735   */17.057        */0.165         core/amo_write_data_reg[19]/D    1
mclk(R)->mclk(R)	27.740   */17.062        */0.160         core/reservation_addr_reg[19]/D    1
mclk(R)->mclk(R)	27.745   17.169/*        0.155/*         core/amo_write_data_reg[0]/D    1
mclk(R)->mclk(R)	27.750   17.174/*        0.149/*         core/reservation_addr_reg[0]/D    1
mclk(R)->mclk(R)	27.731   17.248/*        0.169/*         core/amo_write_data_reg[2]/D    1
mclk(R)->mclk(R)	27.733   */17.252        */0.167         core/amo_write_data_reg[17]/D    1
mclk(R)->mclk(R)	27.737   17.255/*        0.162/*         core/reservation_addr_reg[2]/D    1
mclk(R)->mclk(R)	27.696   */17.257        */0.203         core/amo_write_data_reg[1]/D    1
mclk(R)->mclk(R)	27.738   */17.258        */0.162         core/reservation_addr_reg[17]/D    1
mclk(R)->mclk(R)	27.702   */17.263        */0.197         core/reservation_addr_reg[1]/D    1
mclk(R)->mclk(R)	27.713   */17.273        */0.186         core/amo_write_data_reg[16]/D    1
mclk(R)->mclk(R)	27.725   */17.286        */0.174         core/reservation_addr_reg[16]/D    1
mclk(R)->mclk(R)	27.711   */17.306        */0.188         core/amo_write_data_reg[13]/D    1
mclk(R)->mclk(R)	27.698   */17.316        */0.202         core/amo_write_data_reg[3]/D    1
mclk(R)->mclk(R)	27.723   */17.319        */0.176         core/reservation_addr_reg[13]/D    1
mclk(R)->mclk(R)	27.703   */17.321        */0.196         core/reservation_addr_reg[3]/D    1
mclk(R)->mclk(R)	27.720   */17.326        */0.179         core/amo_write_data_reg[15]/D    1
mclk(R)->mclk(R)	27.725   */17.331        */0.174         core/reservation_addr_reg[15]/D    1
mclk(R)->mclk(R)	27.711   */17.374        */0.188         core/amo_write_data_reg[12]/D    1
mclk(R)->mclk(R)	27.709   */17.376        */0.190         core/amo_write_data_reg[11]/D    1
mclk(R)->mclk(R)	27.717   */17.379        */0.183         core/reservation_addr_reg[12]/D    1
mclk(R)->mclk(R)	27.721   */17.389        */0.178         core/reservation_addr_reg[11]/D    1
mclk(R)->mclk(R)	27.719   */17.390        */0.180         core/amo_write_data_reg[9]/D    1
mclk(R)->mclk(R)	27.724   */17.395        */0.175         core/reservation_addr_reg[9]/D    1
mclk(R)->mclk(R)	27.709   */17.416        */0.191         core/amo_write_data_reg[8]/D    1
mclk(R)->mclk(R)	27.714   */17.422        */0.185         core/reservation_addr_reg[8]/D    1
mclk(R)->mclk(R)	27.736   */17.425        */0.163         core/amo_write_data_reg[10]/D    1
mclk(R)->mclk(R)	27.721   */17.432        */0.179         core/amo_write_data_reg[7]/D    1
mclk(R)->mclk(R)	27.730   */17.432        */0.169         core/amo_write_data_reg[4]/D    1
mclk(R)->mclk(R)	27.747   */17.436        */0.153         core/reservation_addr_reg[10]/D    1
mclk(R)->mclk(R)	27.732   */17.443        */0.167         core/reservation_addr_reg[7]/D    1
mclk(R)->mclk(R)	27.763   */17.444        */0.136         core/amo_write_data_reg[14]/D    1
mclk(R)->mclk(R)	27.741   */17.444        */0.158         core/reservation_addr_reg[4]/D    1
mclk(R)->mclk(R)	27.772   */17.454        */0.127         core/reservation_addr_reg[14]/D    1
mclk(R)->mclk(R)	27.766   */17.497        */0.133         core/amo_write_data_reg[5]/D    1
mclk(R)->mclk(R)	27.770   */17.502        */0.129         core/reservation_addr_reg[5]/D    1
mclk(R)->mclk(R)	27.762   */17.530        */0.137         core/amo_write_data_reg[6]/D    1
mclk(R)->mclk(R)	27.766   */17.534        */0.133         core/reservation_addr_reg[6]/D    1
mclk(R)->mclk(R)	27.796   19.755/*        0.104/*         core/datapath_inst/mainalu/divider/N_Abs_reg[30]/D    1
mclk(R)->mclk(R)	27.801   19.766/*        0.098/*         core/datapath_inst/mainalu/divider/N_Abs_reg[31]/D    1
mclk(R)->mclk(R)	27.807   19.974/*        0.092/*         core/datapath_inst/mainalu/divider/N_Abs_reg[29]/D    1
mclk(R)->mclk(R)	27.799   20.039/*        0.101/*         core/datapath_inst/mainalu/divider/N_Abs_reg[28]/D    1
mclk(R)->mclk(R)	27.801   20.205/*        0.098/*         core/datapath_inst/mainalu/divider/D_Abs_reg[31]/D    1
mclk(R)->mclk(R)	27.807   20.217/*        0.092/*         core/datapath_inst/mainalu/divider/N_Abs_reg[27]/D    1
mclk(R)->mclk(R)	27.805   20.242/*        0.094/*         core/datapath_inst/mainalu/divider/D_Abs_reg[30]/D    1
mclk(R)->mclk(R)	27.795   20.262/*        0.104/*         core/datapath_inst/mainalu/divider/N_Abs_reg[26]/D    1
mclk(R)->mclk(R)	27.797   20.369/*        0.103/*         core/datapath_inst/mainalu/divider/N_Abs_reg[25]/D    1
mclk(R)->mclk(R)	27.793   20.411/*        0.106/*         core/datapath_inst/mainalu/divider/D_Abs_reg[29]/D    1
mclk(R)->mclk(R)	27.793   20.474/*        0.106/*         core/datapath_inst/mainalu/divider/D_Abs_reg[28]/D    1
mclk(R)->mclk(R)	27.805   20.474/*        0.094/*         core/datapath_inst/mainalu/divider/N_Abs_reg[24]/D    1
mclk(R)->mclk(R)	27.798   20.583/*        0.102/*         core/datapath_inst/mainalu/divider/D_Abs_reg[27]/D    1
mclk(R)->mclk(R)	27.808   20.584/*        0.091/*         core/datapath_inst/mainalu/divider/N_Abs_reg[23]/D    1
mclk(R)->mclk(R)	27.791   20.630/*        0.108/*         core/datapath_inst/mainalu/divider/D_Abs_reg[26]/D    1
mclk(R)->mclk(R)	27.803   20.640/*        0.097/*         core/datapath_inst/mainalu/divider/N_Abs_reg[22]/D    1
mclk(R)->mclk(R)	27.799   20.732/*        0.101/*         core/datapath_inst/mainalu/divider/D_Abs_reg[25]/D    1
mclk(R)->mclk(R)	27.797   20.759/*        0.102/*         core/datapath_inst/mainalu/divider/N_Abs_reg[21]/D    1
mclk(R)->mclk(R)	27.788   20.775/*        0.111/*         core/datapath_inst/mainalu/divider/D_Abs_reg[24]/D    1
mclk(R)->mclk(R)	27.788   20.809/*        0.111/*         core/datapath_inst/mainalu/divider/N_Abs_reg[20]/D    1
mclk(R)->mclk(R)	27.784   20.882/*        0.116/*         core/datapath_inst/mainalu/divider/D_Abs_reg[23]/D    1
mclk(R)->mclk(R)	27.771   20.902/*        0.128/*         core/datapath_inst/mainalu/divider/D_Abs_reg[22]/D    1
mclk(R)->mclk(R)	27.801   20.941/*        0.098/*         core/datapath_inst/mainalu/divider/N_Abs_reg[19]/D    1
mclk(R)->mclk(R)	27.789   20.975/*        0.111/*         core/datapath_inst/mainalu/divider/N_Abs_reg[18]/D    1
mclk(R)->mclk(R)	27.786   21.059/*        0.113/*         core/datapath_inst/mainalu/divider/D_Abs_reg[21]/D    1
mclk(R)->mclk(R)	27.795   21.109/*        0.105/*         core/datapath_inst/mainalu/divider/N_Abs_reg[17]/D    1
mclk(R)->mclk(R)	27.785   21.115/*        0.114/*         core/datapath_inst/mainalu/divider/D_Abs_reg[20]/D    1
mclk(R)->mclk(R)	27.787   21.178/*        0.112/*         core/datapath_inst/mainalu/divider/N_Abs_reg[16]/D    1
mclk(R)->mclk(R)	27.787   21.226/*        0.113/*         core/datapath_inst/mainalu/divider/D_Abs_reg[19]/D    1
mclk(R)->mclk(R)	27.797   21.317/*        0.102/*         core/datapath_inst/mainalu/divider/N_Abs_reg[15]/D    1
mclk(R)->mclk(R)	27.804   21.336/*        0.095/*         core/datapath_inst/mainalu/divider/D_Abs_reg[18]/D    1
mclk(R)->mclk(R)	27.802   21.390/*        0.097/*         core/datapath_inst/mainalu/divider/N_Abs_reg[14]/D    1
mclk(R)->mclk(R)	27.832   21.417/*        0.068/*         core/datapath_inst/mainalu/divider/Q_reg[13]/D    1
mclk(R)->mclk(R)	27.838   21.441/*        0.061/*         core/datapath_inst/mainalu/divider/Q_reg[23]/D    1
mclk(R)->mclk(R)	27.838   21.441/*        0.062/*         core/datapath_inst/mainalu/divider/Q_reg[28]/D    1
mclk(R)->mclk(R)	27.839   21.445/*        0.060/*         core/datapath_inst/mainalu/divider/Q_reg[5]/D    1
mclk(R)->mclk(R)	27.839   21.446/*        0.060/*         core/datapath_inst/mainalu/divider/Q_reg[7]/D    1
mclk(R)->mclk(R)	27.839   21.447/*        0.061/*         core/datapath_inst/mainalu/divider/Q_reg[29]/D    1
mclk(R)->mclk(R)	27.839   21.447/*        0.061/*         core/datapath_inst/mainalu/divider/Q_reg[31]/D    1
mclk(R)->mclk(R)	27.839   21.447/*        0.061/*         core/datapath_inst/mainalu/divider/Q_reg[14]/D    1
mclk(R)->mclk(R)	27.840   21.448/*        0.060/*         core/datapath_inst/mainalu/divider/Q_reg[22]/D    1
mclk(R)->mclk(R)	27.840   21.449/*        0.059/*         core/datapath_inst/mainalu/divider/Q_reg[6]/D    1
mclk(R)->mclk(R)	27.840   21.450/*        0.059/*         core/datapath_inst/mainalu/divider/Q_reg[21]/D    1
mclk(R)->mclk(R)	27.840   21.450/*        0.059/*         core/datapath_inst/mainalu/divider/Q_reg[20]/D    1
mclk(R)->mclk(R)	27.840   21.452/*        0.060/*         core/datapath_inst/mainalu/divider/Q_reg[15]/D    1
mclk(R)->mclk(R)	27.840   21.453/*        0.059/*         core/datapath_inst/mainalu/divider/Q_reg[12]/D    1
mclk(R)->mclk(R)	27.840   21.453/*        0.059/*         core/datapath_inst/mainalu/divider/Q_reg[30]/D    1
mclk(R)->mclk(R)	27.797   21.456/*        0.102/*         core/datapath_inst/mainalu/divider/D_Abs_reg[17]/D    1
mclk(R)->mclk(R)	27.802   21.517/*        0.097/*         core/datapath_inst/mainalu/divider/N_Abs_reg[13]/D    1
mclk(R)->mclk(R)	27.807   21.526/*        0.093/*         core/datapath_inst/mainalu/divider/D_Abs_reg[16]/D    1
mclk(R)->mclk(R)	27.786   21.559/*        0.113/*         core/datapath_inst/mainalu/divider/N_Abs_reg[12]/D    1
mclk(R)->mclk(R)	27.837   21.597/*        0.063/*         core/datapath_inst/mainalu/divider/Q_unsigned_reg[13]/D    1
mclk(R)->mclk(R)	27.839   21.608/*        0.060/*         core/datapath_inst/mainalu/divider/Q_unsigned_reg[31]/D    1
mclk(R)->mclk(R)	27.839   21.608/*        0.060/*         core/datapath_inst/mainalu/divider/Q_unsigned_reg[15]/D    1
mclk(R)->mclk(R)	27.839   21.609/*        0.060/*         core/datapath_inst/mainalu/divider/Q_unsigned_reg[30]/D    1
mclk(R)->mclk(R)	27.839   21.610/*        0.060/*         core/datapath_inst/mainalu/divider/Q_unsigned_reg[29]/D    1
mclk(R)->mclk(R)	27.798   21.612/*        0.102/*         core/datapath_inst/mainalu/divider/D_Abs_reg[15]/D    1
mclk(R)->mclk(R)	27.840   21.613/*        0.059/*         core/datapath_inst/mainalu/divider/Q_unsigned_reg[14]/D    1
mclk(R)->mclk(R)	27.840   21.614/*        0.059/*         core/datapath_inst/mainalu/divider/Q_unsigned_reg[12]/D    1
mclk(R)->mclk(R)	27.840   21.614/*        0.059/*         core/datapath_inst/mainalu/divider/Q_unsigned_reg[28]/D    1
mclk(R)->mclk(R)	27.474   21.646/*        0.425/*         core/datapath_inst/mainalu/div_sel_signed_reg/SE    1
mclk(R)->mclk(R)	27.474   21.646/*        0.425/*         core/datapath_inst/mainalu/div_sel_rem_reg/SE    1
mclk(R)->mclk(R)	27.797   21.666/*        0.102/*         core/datapath_inst/mainalu/divider/D_Abs_reg[14]/D    1
mclk(R)->mclk(R)	27.487   21.671/*        0.413/*         core/datapath_inst/mainalu/alu_state_reg[1]/SE    1
mclk(R)->mclk(R)	27.487   21.671/*        0.413/*         core/datapath_inst/mainalu/alu_state_reg[0]/SE    1
mclk(R)->mclk(R)	27.837   21.674/*        0.062/*         core/datapath_inst/mainalu/divider/Q_unsigned_reg[22]/D    1
mclk(R)->mclk(R)	27.838   21.676/*        0.062/*         core/datapath_inst/mainalu/divider/Q_unsigned_reg[7]/D    1
mclk(R)->mclk(R)	27.838   21.679/*        0.061/*         core/datapath_inst/mainalu/divider/Q_unsigned_reg[21]/D    1
mclk(R)->mclk(R)	27.790   21.682/*        0.109/*         core/datapath_inst/mainalu/divider/N_Abs_reg[11]/D    1
mclk(R)->mclk(R)	27.839   21.684/*        0.060/*         core/datapath_inst/mainalu/divider/Q_unsigned_reg[5]/D    1
mclk(R)->mclk(R)	27.839   21.684/*        0.060/*         core/datapath_inst/mainalu/divider/Q_unsigned_reg[20]/D    1
mclk(R)->mclk(R)	27.840   21.685/*        0.060/*         core/datapath_inst/mainalu/divider/Q_unsigned_reg[23]/D    1
mclk(R)->mclk(R)	27.840   21.686/*        0.060/*         core/datapath_inst/mainalu/divider/Q_unsigned_reg[6]/D    1
mclk(R)->mclk(R)	27.648   21.699/*        0.251/*         core/datapath_inst/mainalu/div_sel_signed_reg/SI    1
mclk(R)->mclk(R)	27.781   21.707/*        0.118/*         core/datapath_inst/mainalu/divider/N_Abs_reg[10]/D    1
mclk(R)->mclk(R)	27.786   21.725/*        0.113/*         core/datapath_inst/mainalu/divider/N_Abs_reg[8]/D    1
mclk(R)->mclk(R)	27.781   21.726/*        0.118/*         core/datapath_inst/mainalu/divider/N_Abs_reg[2]/D    1
mclk(R)->mclk(R)	27.824   21.745/*        0.075/*         core/datapath_inst/mainalu/divider/Q_reg[4]/D    1
mclk(R)->mclk(R)	27.805   21.762/*        0.094/*         core/datapath_inst/mainalu/divider/N_Abs_reg[4]/D    1
mclk(R)->mclk(R)	27.789   21.765/*        0.111/*         core/datapath_inst/mainalu/divider/D_Abs_reg[13]/D    1
mclk(R)->mclk(R)	27.784   21.776/*        0.116/*         core/datapath_inst/mainalu/divider/N_Abs_reg[3]/D    1
mclk(R)->mclk(R)	27.801   21.793/*        0.098/*         core/datapath_inst/mainalu/divider/N_Abs_reg[6]/D    1
mclk(R)->mclk(R)	27.788   21.798/*        0.112/*         core/datapath_inst/mainalu/divider/N_Abs_reg[5]/D    1
mclk(R)->mclk(R)	27.790   21.798/*        0.109/*         core/datapath_inst/mainalu/divider/N_Abs_reg[9]/D    1
mclk(R)->mclk(R)	27.786   21.800/*        0.113/*         core/datapath_inst/mainalu/divider/D_Abs_reg[10]/D    1
mclk(R)->mclk(R)	27.796   21.801/*        0.103/*         core/datapath_inst/mainalu/divider/N_Abs_reg[1]/D    1
mclk(R)->mclk(R)	27.796   21.804/*        0.103/*         core/datapath_inst/mainalu/divider/N_Abs_reg[7]/D    1
mclk(R)->mclk(R)	27.754   21.830/*        0.145/*         core/datapath_inst/mainalu/divider/neg_result_reg/D    1
mclk(R)->mclk(R)	27.793   21.840/*        0.106/*         core/datapath_inst/mainalu/divider/D_Abs_reg[8]/D    1
mclk(R)->mclk(R)	27.837   21.840/*        0.063/*         core/datapath_inst/mainalu/divider/Q_reg[2]/D    1
mclk(R)->mclk(R)	27.791   21.841/*        0.108/*         core/datapath_inst/mainalu/divider/D_Abs_reg[2]/D    1
mclk(R)->mclk(R)	27.838   21.845/*        0.062/*         core/datapath_inst/mainalu/divider/Q_reg[18]/D    1
mclk(R)->mclk(R)	27.838   21.846/*        0.062/*         core/datapath_inst/mainalu/divider/Q_reg[3]/D    1
mclk(R)->mclk(R)	27.839   21.850/*        0.061/*         core/datapath_inst/mainalu/divider/Q_reg[16]/D    1
mclk(R)->mclk(R)	27.806   21.851/*        0.094/*         core/datapath_inst/mainalu/divider/D_Abs_reg[4]/D    1
mclk(R)->mclk(R)	27.839   21.853/*        0.060/*         core/datapath_inst/mainalu/divider/Q_reg[19]/D    1
mclk(R)->mclk(R)	27.839   21.853/*        0.060/*         core/datapath_inst/mainalu/divider/Q_reg[17]/D    1
mclk(R)->mclk(R)	27.840   21.856/*        0.060/*         core/datapath_inst/mainalu/divider/Q_reg[1]/D    1
mclk(R)->mclk(R)	27.811   21.857/*        0.089/*         core/datapath_inst/mainalu/divider/D_Abs_reg[6]/D    1
mclk(R)->mclk(R)	27.806   21.864/*        0.093/*         core/datapath_inst/mainalu/divider/D_Abs_reg[12]/D    1
mclk(R)->mclk(R)	27.633   21.880/*        0.266/*         core/datapath_inst/mainalu/div_sel_rem_reg/SI    1
mclk(R)->mclk(R)	27.762   21.882/*        0.138/*         core/datapath_inst/mainalu/divider/D_u_reg[28]/D    1
mclk(R)->mclk(R)	27.837   21.893/*        0.062/*         core/datapath_inst/mainalu/divider/R_reg[7]/D    1
mclk(R)->mclk(R)	27.838   21.894/*        0.061/*         core/datapath_inst/mainalu/divider/R_reg[19]/D    1
mclk(R)->mclk(R)	27.838   21.894/*        0.061/*         core/datapath_inst/mainalu/divider/R_reg[18]/D    1
mclk(R)->mclk(R)	27.837   21.895/*        0.062/*         core/datapath_inst/mainalu/divider/R_reg[2]/D    1
mclk(R)->mclk(R)	27.838   21.895/*        0.061/*         core/datapath_inst/mainalu/divider/R_reg[15]/D    1
mclk(R)->mclk(R)	27.838   21.895/*        0.061/*         core/datapath_inst/mainalu/divider/R_reg[17]/D    1
mclk(R)->mclk(R)	27.838   21.896/*        0.061/*         core/datapath_inst/mainalu/divider/R_reg[22]/D    1
mclk(R)->mclk(R)	27.838   21.896/*        0.062/*         core/datapath_inst/mainalu/divider/R_reg[8]/D    1
mclk(R)->mclk(R)	27.838   21.896/*        0.061/*         core/datapath_inst/mainalu/divider/R_reg[21]/D    1
mclk(R)->mclk(R)	27.838   21.896/*        0.061/*         core/datapath_inst/mainalu/divider/R_reg[20]/D    1
mclk(R)->mclk(R)	27.838   21.897/*        0.061/*         core/datapath_inst/mainalu/divider/R_reg[9]/D    1
mclk(R)->mclk(R)	27.838   21.897/*        0.061/*         core/datapath_inst/mainalu/divider/R_reg[12]/D    1
mclk(R)->mclk(R)	27.838   21.897/*        0.062/*         core/datapath_inst/mainalu/divider/R_reg[4]/D    1
mclk(R)->mclk(R)	27.839   21.898/*        0.061/*         core/datapath_inst/mainalu/divider/R_reg[23]/D    1
mclk(R)->mclk(R)	27.838   21.899/*        0.061/*         core/datapath_inst/mainalu/divider/R_reg[11]/D    1
mclk(R)->mclk(R)	27.839   21.899/*        0.060/*         core/datapath_inst/mainalu/divider/R_reg[16]/D    1
mclk(R)->mclk(R)	27.838   21.899/*        0.061/*         core/datapath_inst/mainalu/divider/R_reg[1]/D    1
mclk(R)->mclk(R)	27.839   21.900/*        0.060/*         core/datapath_inst/mainalu/divider/R_reg[13]/D    1
mclk(R)->mclk(R)	27.839   21.900/*        0.061/*         core/datapath_inst/mainalu/divider/R_reg[30]/D    1
mclk(R)->mclk(R)	27.838   21.900/*        0.061/*         core/datapath_inst/mainalu/divider/R_reg[6]/D    1
mclk(R)->mclk(R)	27.839   21.901/*        0.060/*         core/datapath_inst/mainalu/divider/R_reg[14]/D    1
mclk(R)->mclk(R)	27.838   21.901/*        0.061/*         core/datapath_inst/mainalu/divider/R_reg[3]/D    1
mclk(R)->mclk(R)	27.839   21.902/*        0.060/*         core/datapath_inst/mainalu/divider/R_reg[10]/D    1
mclk(R)->mclk(R)	27.839   21.903/*        0.060/*         core/datapath_inst/mainalu/divider/R_reg[26]/D    1
mclk(R)->mclk(R)	27.840   21.903/*        0.060/*         core/datapath_inst/mainalu/divider/R_reg[27]/D    1
mclk(R)->mclk(R)	27.840   21.904/*        0.059/*         core/datapath_inst/mainalu/divider/R_reg[25]/D    1
mclk(R)->mclk(R)	27.839   21.905/*        0.060/*         core/datapath_inst/mainalu/divider/R_reg[5]/D    1
mclk(R)->mclk(R)	27.840   21.906/*        0.059/*         core/datapath_inst/mainalu/divider/R_reg[29]/D    1
mclk(R)->mclk(R)	27.840   21.906/*        0.059/*         core/datapath_inst/mainalu/divider/R_reg[24]/D    1
mclk(R)->mclk(R)	27.840   21.907/*        0.059/*         core/datapath_inst/mainalu/divider/R_reg[28]/D    1
mclk(R)->mclk(R)	27.840   21.908/*        0.060/*         core/datapath_inst/mainalu/divider/R_reg[0]/D    1
mclk(R)->mclk(R)	27.813   */21.917        */0.086         core/current_state_reg[0]/D    1
mclk(R)->mclk(R)	27.700   21.928/*        0.199/*         core/datapath_inst/mainalu/divider/neg_rem_reg/D    1
mclk(R)->mclk(R)	27.821   21.951/*        0.079/*         core/datapath_inst/mainalu/divider/Q_unsigned_reg[4]/D    1
mclk(R)->mclk(R)	27.784   21.955/*        0.115/*         core/current_state_reg[1]/D    1
mclk(R)->mclk(R)	27.838   21.961/*        0.061/*         core/datapath_inst/mainalu/divider/Q_reg[8]/D    1
mclk(R)->mclk(R)	27.839   21.962/*        0.061/*         core/datapath_inst/mainalu/divider/Q_reg[10]/D    1
mclk(R)->mclk(R)	27.839   21.963/*        0.061/*         core/datapath_inst/mainalu/divider/Q_reg[26]/D    1
mclk(R)->mclk(R)	27.839   21.963/*        0.061/*         core/datapath_inst/mainalu/divider/Q_reg[9]/D    1
mclk(R)->mclk(R)	27.839   21.963/*        0.061/*         core/datapath_inst/mainalu/divider/Q_reg[11]/D    1
mclk(R)->mclk(R)	27.839   21.965/*        0.060/*         core/datapath_inst/mainalu/divider/Q_reg[25]/D    1
mclk(R)->mclk(R)	27.840   21.967/*        0.060/*         core/datapath_inst/mainalu/divider/Q_reg[24]/D    1
mclk(R)->mclk(R)	27.840   21.967/*        0.060/*         core/datapath_inst/mainalu/divider/Q_reg[27]/D    1
mclk(R)->mclk(R)	27.762   21.992/*        0.137/*         core/datapath_inst/mainalu/divider/N_u_reg[31]/D    1
mclk(R)->mclk(R)	27.812   22.010/*        0.088/*         core/datapath_inst/mainalu/divider/D_Abs_reg[11]/D    1
mclk(R)->mclk(R)	27.787   */22.014        */0.112         core/datapath_inst/mainalu/divider/D_u_reg[25]/D    1
mclk(R)->mclk(R)	27.768   */22.029        */0.131         core/datapath_inst/mainalu/divider/D_u_reg[27]/D    1
mclk(R)->mclk(R)	27.734   22.035/*        0.165/*         core/RC_CG_HIER_INST43/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.836   22.088/*        0.063/*         core/datapath_inst/mainalu/divider/R_unsigned_reg[25]/D    1
mclk(R)->mclk(R)	27.837   22.093/*        0.062/*         core/datapath_inst/mainalu/divider/R_unsigned_reg[4]/D    1
mclk(R)->mclk(R)	27.838   22.094/*        0.062/*         core/datapath_inst/mainalu/divider/R_unsigned_reg[2]/D    1
mclk(R)->mclk(R)	27.838   22.096/*        0.062/*         core/datapath_inst/mainalu/divider/R_unsigned_reg[1]/D    1
mclk(R)->mclk(R)	27.838   22.096/*        0.062/*         core/datapath_inst/mainalu/divider/R_unsigned_reg[8]/D    1
mclk(R)->mclk(R)	27.838   22.096/*        0.061/*         core/datapath_inst/mainalu/divider/R_unsigned_reg[5]/D    1
mclk(R)->mclk(R)	27.838   22.097/*        0.061/*         core/datapath_inst/mainalu/divider/R_unsigned_reg[23]/D    1
mclk(R)->mclk(R)	27.838   22.097/*        0.061/*         core/datapath_inst/mainalu/divider/R_unsigned_reg[24]/D    1
mclk(R)->mclk(R)	27.839   22.098/*        0.061/*         core/datapath_inst/mainalu/divider/R_unsigned_reg[21]/D    1
mclk(R)->mclk(R)	27.838   22.098/*        0.061/*         core/datapath_inst/mainalu/divider/R_unsigned_reg[27]/D    1
mclk(R)->mclk(R)	27.839   22.098/*        0.060/*         core/datapath_inst/mainalu/divider/R_unsigned_reg[15]/D    1
mclk(R)->mclk(R)	27.838   22.099/*        0.061/*         core/datapath_inst/mainalu/divider/R_unsigned_reg[6]/D    1
mclk(R)->mclk(R)	27.838   22.099/*        0.061/*         core/datapath_inst/mainalu/divider/R_unsigned_reg[12]/D    1
mclk(R)->mclk(R)	27.839   22.099/*        0.061/*         core/datapath_inst/mainalu/divider/R_unsigned_reg[26]/D    1
mclk(R)->mclk(R)	27.838   22.100/*        0.061/*         core/datapath_inst/mainalu/divider/R_unsigned_reg[3]/D    1
mclk(R)->mclk(R)	27.839   22.100/*        0.061/*         core/datapath_inst/mainalu/divider/R_unsigned_reg[7]/D    1
mclk(R)->mclk(R)	27.839   22.101/*        0.061/*         core/datapath_inst/mainalu/divider/R_unsigned_reg[29]/D    1
mclk(R)->mclk(R)	27.839   22.101/*        0.061/*         core/datapath_inst/mainalu/divider/R_unsigned_reg[0]/D    1
mclk(R)->mclk(R)	27.840   22.101/*        0.060/*         core/datapath_inst/mainalu/divider/R_unsigned_reg[13]/D    1
mclk(R)->mclk(R)	27.840   22.102/*        0.060/*         core/datapath_inst/mainalu/divider/R_unsigned_reg[16]/D    1
mclk(R)->mclk(R)	27.839   22.102/*        0.060/*         core/datapath_inst/mainalu/divider/R_unsigned_reg[28]/D    1
mclk(R)->mclk(R)	27.839   22.102/*        0.061/*         core/datapath_inst/mainalu/divider/R_unsigned_reg[9]/D    1
mclk(R)->mclk(R)	27.839   22.102/*        0.060/*         core/datapath_inst/mainalu/divider/R_unsigned_reg[22]/D    1
mclk(R)->mclk(R)	27.839   22.103/*        0.060/*         core/datapath_inst/mainalu/divider/R_unsigned_reg[10]/D    1
mclk(R)->mclk(R)	27.839   22.103/*        0.060/*         core/datapath_inst/mainalu/divider/R_unsigned_reg[30]/D    1
mclk(R)->mclk(R)	27.840   22.103/*        0.059/*         core/datapath_inst/mainalu/divider/R_unsigned_reg[14]/D    1
mclk(R)->mclk(R)	27.839   22.104/*        0.060/*         core/datapath_inst/mainalu/divider/R_unsigned_reg[11]/D    1
mclk(R)->mclk(R)	27.840   22.104/*        0.059/*         core/datapath_inst/mainalu/divider/R_unsigned_reg[20]/D    1
mclk(R)->mclk(R)	27.785   22.105/*        0.114/*         core/datapath_inst/mainalu/divider/D_Abs_reg[9]/D    1
mclk(R)->mclk(R)	27.840   22.105/*        0.059/*         core/datapath_inst/mainalu/divider/R_unsigned_reg[19]/D    1
mclk(R)->mclk(R)	27.840   22.106/*        0.059/*         core/datapath_inst/mainalu/divider/R_unsigned_reg[17]/D    1
mclk(R)->mclk(R)	27.840   22.106/*        0.059/*         core/datapath_inst/mainalu/divider/R_unsigned_reg[18]/D    1
mclk(R)->mclk(R)	27.838   22.118/*        0.062/*         core/datapath_inst/mainalu/divider/Q_unsigned_reg[8]/D    1
mclk(R)->mclk(R)	27.838   22.120/*        0.061/*         core/datapath_inst/mainalu/divider/Q_unsigned_reg[27]/D    1
mclk(R)->mclk(R)	27.839   22.125/*        0.060/*         core/datapath_inst/mainalu/divider/Q_unsigned_reg[25]/D    1
mclk(R)->mclk(R)	27.839   22.126/*        0.060/*         core/datapath_inst/mainalu/divider/Q_unsigned_reg[26]/D    1
mclk(R)->mclk(R)	27.840   22.127/*        0.060/*         core/datapath_inst/mainalu/divider/Q_unsigned_reg[10]/D    1
mclk(R)->mclk(R)	27.840   22.128/*        0.060/*         core/datapath_inst/mainalu/divider/Q_unsigned_reg[24]/D    1
mclk(R)->mclk(R)	27.840   22.129/*        0.060/*         core/datapath_inst/mainalu/divider/Q_unsigned_reg[9]/D    1
mclk(R)->mclk(R)	27.840   22.129/*        0.059/*         core/datapath_inst/mainalu/divider/Q_unsigned_reg[11]/D    1
mclk(R)->mclk(R)	27.837   22.138/*        0.062/*         core/datapath_inst/mainalu/divider/Q_unsigned_reg[19]/D    1
mclk(R)->mclk(R)	27.839   22.145/*        0.061/*         core/datapath_inst/mainalu/divider/Q_unsigned_reg[1]/D    1
mclk(R)->mclk(R)	27.839   22.146/*        0.060/*         core/datapath_inst/mainalu/divider/Q_unsigned_reg[18]/D    1
mclk(R)->mclk(R)	27.839   22.147/*        0.060/*         core/datapath_inst/mainalu/divider/Q_unsigned_reg[17]/D    1
mclk(R)->mclk(R)	27.839   22.149/*        0.060/*         core/datapath_inst/mainalu/divider/Q_unsigned_reg[2]/D    1
mclk(R)->mclk(R)	27.810   */22.150        */0.089         core/current_state_reg[2]/D    1
mclk(R)->mclk(R)	27.840   22.151/*        0.060/*         core/datapath_inst/mainalu/divider/Q_unsigned_reg[3]/D    1
mclk(R)->mclk(R)	27.840   22.153/*        0.059/*         core/datapath_inst/mainalu/divider/Q_unsigned_reg[16]/D    1
mclk(R)->mclk(R)	27.755   22.229/*        0.144/*         core/datapath_inst/mainalu/divider/D_u_reg[22]/D    1
mclk(R)->mclk(R)	27.826   */22.231        */0.074         core/current_state_reg[3]/D    1
mclk(R)->mclk(R)	27.818   22.231/*        0.081/*         core/datapath_inst/mainalu/divider/R_reg[31]/D    1
mclk(R)->mclk(R)	27.757   22.239/*        0.142/*         core/datapath_inst/mainalu/divider/D_u_reg[29]/D    1
mclk(R)->mclk(R)	27.816   22.240/*        0.083/*         core/datapath_inst/mainalu/divider/Q_reg[0]/D    1
mclk(R)->mclk(R)	27.802   22.258/*        0.098/*         core/datapath_inst/mainalu/divider/D_Abs_reg[3]/D    1
mclk(R)->mclk(R)	27.809   22.258/*        0.090/*         core/datapath_inst/mainalu/divider/D_Abs_reg[1]/D    1
mclk(R)->mclk(R)	27.797   22.260/*        0.102/*         core/datapath_inst/mainalu/divider/D_Abs_reg[5]/D    1
mclk(R)->mclk(R)	27.812   22.275/*        0.087/*         core/datapath_inst/mainalu/divider/D_Abs_reg[7]/D    1
mclk(R)->mclk(R)	27.766   22.291/*        0.134/*         core/datapath_inst/mainalu/divider/D_u_reg[20]/D    1
mclk(R)->mclk(R)	27.777   */22.295        */0.122         core/datapath_inst/mainalu/divider/D_u_reg[23]/D    1
mclk(R)->mclk(R)	27.759   */22.311        */0.140         core/datapath_inst/mainalu/divider/D_u_reg[26]/D    1
mclk(R)->mclk(R)	27.766   22.319/*        0.134/*         core/datapath_inst/mainalu/divider/D_u_reg[19]/D    1
mclk(R)->mclk(R)	27.777   22.321/*        0.122/*         core/datapath_inst/mainalu/divider/D_u_reg[15]/D    1
mclk(R)->mclk(R)	27.812   22.360/*        0.087/*         core/current_state_reg[4]/D    1
mclk(R)->mclk(R)	27.762   */22.424        */0.137         core/datapath_inst/mainalu/divider/D_u_reg[31]/D    1
mclk(R)->mclk(R)	27.778   22.436/*        0.122/*         core/datapath_inst/mainalu/divider/N_u_reg[25]/D    1
mclk(R)->mclk(R)	27.818   22.451/*        0.081/*         core/datapath_inst/mainalu/divider/Q_unsigned_reg[0]/D    1
mclk(R)->mclk(R)	27.831   */22.452        */0.068         core/datapath_inst/mainalu/divider/R_unsigned_reg[31]/D    1
mclk(R)->mclk(R)	27.768   22.454/*        0.132/*         core/datapath_inst/mainalu/divider/D_u_reg[24]/D    1
mclk(R)->mclk(R)	27.758   */22.465        */0.142         core/datapath_inst/mainalu/divider/N_u_reg[30]/D    1
mclk(R)->mclk(R)	27.761   22.505/*        0.138/*         core/datapath_inst/mainalu/divider/D_u_reg[10]/D    1
mclk(R)->mclk(R)	27.762   22.510/*        0.137/*         core/datapath_inst/mainalu/divider/D_u_reg[13]/D    1
mclk(R)->mclk(R)	27.782   */22.520        */0.117         core/datapath_inst/mainalu/divider/D_u_reg[21]/D    1
mclk(R)->mclk(R)	27.759   22.520/*        0.140/*         core/datapath_inst/mainalu/divider/D_u_reg[17]/D    1
mclk(R)->mclk(R)	27.774   22.566/*        0.126/*         core/datapath_inst/mainalu/divider/N_u_reg[24]/D    1
mclk(R)->mclk(R)	27.776   */22.591        */0.123         core/datapath_inst/mainalu/divider/N_u_reg[20]/D    1
mclk(R)->mclk(R)	27.750   22.617/*        0.149/*         core/datapath_inst/mainalu/divider/N_u_reg[4]/D    1
mclk(R)->mclk(R)	27.817   */22.627        */0.082         core/datapath_inst/mainalu/divider/N_u_reg[22]/D    1
mclk(R)->mclk(R)	27.769   22.664/*        0.131/*         core/datapath_inst/mainalu/divider/D_u_reg[18]/D    1
mclk(R)->mclk(R)	27.757   22.675/*        0.142/*         core/datapath_inst/mainalu/divider/N_u_reg[26]/D    1
mclk(R)->mclk(R)	27.725   */22.710        */0.174         core/datapath_inst/mainalu/divider/N_u_reg[12]/D    1
mclk(R)->mclk(R)	27.774   22.713/*        0.125/*         core/datapath_inst/mainalu/divider/N_u_reg[15]/D    1
mclk(R)->mclk(R)	27.770   22.734/*        0.129/*         core/datapath_inst/mainalu/divider/N_Abs_reg[0]/D    1
mclk(R)->mclk(R)	27.774   22.738/*        0.125/*         core/datapath_inst/mainalu/divider/N_u_reg[0]/D    1
mclk(R)->mclk(R)	27.760   22.749/*        0.139/*         core/datapath_inst/mainalu/divider/D_u_reg[5]/D    1
mclk(R)->mclk(R)	27.798   */22.750        */0.102         core/datapath_inst/mainalu/divider/N_u_reg[21]/D    1
mclk(R)->mclk(R)	27.776   22.761/*        0.124/*         core/datapath_inst/mainalu/divider/D_u_reg[30]/D    1
mclk(R)->mclk(R)	27.797   */22.773        */0.102         core/datapath_inst/mainalu/divider/N_u_reg[29]/D    1
mclk(R)->mclk(R)	27.749   */22.790        */0.150         core/datapath_inst/mainalu/divider/D_u_reg[8]/D    1
mclk(R)->mclk(R)	27.522   22.806/*        0.377/*         core/sleep_cpu_reg/SE    1
mclk(R)->mclk(R)	27.784   22.807/*        0.115/*         core/datapath_inst/amo_addr_reg_reg[31]/D    1
mclk(R)->mclk(R)	27.786   */22.834        */0.113         core/datapath_inst/mainalu/divider/D_u_reg[9]/D    1
mclk(R)->mclk(R)	27.770   22.837/*        0.130/*         core/datapath_inst/mainalu/divider/N_u_reg[27]/D    1
mclk(R)->mclk(R)	27.780   22.843/*        0.119/*         core/datapath_inst/mainalu/divider/N_u_reg[9]/D    1
mclk(R)->mclk(R)	27.760   */22.845        */0.140         core/datapath_inst/mainalu/divider/N_u_reg[28]/D    1
mclk(R)->mclk(R)	27.785   22.857/*        0.114/*         core/datapath_inst/mainalu/divider/N_u_reg[18]/D    1
mclk(R)->mclk(R)	27.771   22.858/*        0.128/*         core/datapath_inst/mainalu/divider/N_u_reg[23]/D    1
mclk(R)->mclk(R)	27.783   22.860/*        0.116/*         core/datapath_inst/mainalu/divider/D_u_reg[16]/D    1
mclk(R)->mclk(R)	27.819   22.878/*        0.080/*         core/datapath_inst/mainalu/divider/N_u_reg[13]/D    1
mclk(R)->mclk(R)	27.757   22.892/*        0.142/*         core/datapath_inst/mainalu/divider/N_u_reg[8]/D    1
mclk(R)->mclk(R)	27.781   */22.898        */0.118         core/datapath_inst/mainalu/divider/N_u_reg[11]/D    1
mclk(R)->mclk(R)	27.816   */22.904        */0.083         core/datapath_inst/mainalu/divider/N_u_reg[19]/D    1
mclk(R)->mclk(R)	27.742   22.922/*        0.157/*         core/datapath_inst/mainalu/divider/N_u_reg[16]/D    1
mclk(R)->mclk(R)	27.771   22.937/*        0.128/*         core/datapath_inst/mainalu/divider/D_u_reg[6]/D    1
mclk(R)->mclk(R)	27.759   22.939/*        0.140/*         core/datapath_inst/mainalu/divider/N_u_reg[6]/D    1
mclk(R)->mclk(R)	27.748   */22.978        */0.151         core/datapath_inst/amo_addr_reg_reg[30]/D    1
mclk(R)->mclk(R)	27.759   */22.978        */0.140         core/sleep_cpu_reg/D    1
mclk(R)->mclk(R)	27.794   */22.991        */0.105         core/datapath_inst/mainalu/divider/D_u_reg[12]/D    1
mclk(R)->mclk(R)	27.746   */22.994        */0.154         core/datapath_inst/mainalu/divider/D_u_reg[2]/D    1
mclk(R)->mclk(R)	27.771   22.999/*        0.129/*         core/datapath_inst/mainalu/divider/N_u_reg[10]/D    1
mclk(R)->mclk(R)	27.765   23.001/*        0.135/*         core/datapath_inst/mainalu/divider/N_u_reg[14]/D    1
mclk(R)->mclk(R)	27.759   */23.017        */0.140         core/datapath_inst/amo_addr_reg_reg[20]/D    1
mclk(R)->mclk(R)	27.813   23.033/*        0.087/*         core/datapath_inst/mainalu/divider/D_u_reg[11]/D    1
mclk(R)->mclk(R)	27.776   23.046/*        0.123/*         core/datapath_inst/mainalu/divider/N_u_reg[17]/D    1
mclk(R)->mclk(R)	27.768   */23.050        */0.131         core/datapath_inst/mainalu/divider/D_u_reg[3]/D    1
mclk(R)->mclk(R)	27.786   23.052/*        0.113/*         core/datapath_inst/mainalu/divider/D_u_reg[14]/D    1
mclk(R)->mclk(R)	27.756   23.052/*        0.144/*         core/datapath_inst/mainalu/divider/N_u_reg[2]/D    1
mclk(R)->mclk(R)	27.769   23.062/*        0.130/*         core/datapath_inst/mainalu/divider/N_u_reg[5]/D    1
mclk(R)->mclk(R)	27.803   23.090/*        0.097/*         core/datapath_inst/mainalu/divider/D_u_reg[7]/D    1
mclk(R)->mclk(R)	27.780   23.131/*        0.119/*         core/datapath_inst/mainalu/divider/N_u_reg[3]/D    1
mclk(R)->mclk(R)	27.810   23.141/*        0.090/*         core/datapath_inst/mainalu/divider/N_u_reg[7]/D    1
mclk(R)->mclk(R)	27.765   */23.152        */0.135         core/datapath_inst/amo_addr_reg_reg[29]/D    1
mclk(R)->mclk(R)	27.635   23.168/*        0.265/*         core/datapath_inst/rf/RC_CG_HIER_INST57/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.781   23.216/*        0.118/*         core/datapath_inst/amo_addr_reg_reg[26]/D    1
mclk(R)->mclk(R)	27.786   23.219/*        0.113/*         core/datapath_inst/amo_addr_reg_reg[18]/D    1
mclk(R)->mclk(R)	27.764   */23.236        */0.135         core/datapath_inst/amo_addr_reg_reg[19]/D    1
mclk(R)->mclk(R)	27.792   23.250/*        0.107/*         core/datapath_inst/amo_addr_reg_reg[13]/D    1
mclk(R)->mclk(R)	27.660   23.267/*        0.239/*         core/datapath_inst/rf/RC_CG_HIER_INST68/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.786   23.268/*        0.114/*         core/datapath_inst/mainalu/divider/D_u_reg[4]/D    1
mclk(R)->mclk(R)	27.794   23.294/*        0.105/*         core/datapath_inst/amo_addr_reg_reg[24]/D    1
mclk(R)->mclk(R)	27.820   23.294/*        0.079/*         core/datapath_inst/mainalu/divider/N_u_reg[1]/D    1
mclk(R)->mclk(R)	27.777   23.309/*        0.123/*         core/datapath_inst/amo_addr_reg_reg[21]/D    1
mclk(R)->mclk(R)	27.798   23.311/*        0.101/*         core/datapath_inst/amo_addr_reg_reg[27]/D    1
mclk(R)->mclk(R)	27.626   23.314/*        0.273/*         core/datapath_inst/rf/RC_CG_HIER_INST59/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.784   23.315/*        0.115/*         core/datapath_inst/amo_addr_reg_reg[25]/D    1
mclk(R)->mclk(R)	27.809   23.329/*        0.090/*         core/datapath_inst/amo_addr_reg_reg[23]/D    1
mclk(R)->mclk(R)	27.771   23.334/*        0.129/*         core/datapath_inst/amo_addr_reg_reg[15]/D    1
mclk(R)->mclk(R)	27.783   */23.338        */0.116         core/datapath_inst/amo_addr_reg_reg[28]/D    1
mclk(R)->mclk(R)	27.644   23.366/*        0.255/*         core/datapath_inst/rf/RC_CG_HIER_INST62/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.643   23.374/*        0.256/*         core/datapath_inst/rf/RC_CG_HIER_INST77/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.773   */23.384        */0.126         core/datapath_inst/amo_addr_reg_reg[16]/D    1
mclk(R)->mclk(R)	27.690   23.392/*        0.209/*         core/datapath_inst/rf/RC_CG_HIER_INST64/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.655   23.393/*        0.244/*         core/datapath_inst/rf/RC_CG_HIER_INST78/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.691   23.404/*        0.208/*         core/datapath_inst/rf/RC_CG_HIER_INST60/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.782   */23.419        */0.117         core/datapath_inst/amo_addr_reg_reg[12]/D    1
mclk(R)->mclk(R)	27.700   23.424/*        0.199/*         core/datapath_inst/rf/RC_CG_HIER_INST61/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.787   23.426/*        0.113/*         core/datapath_inst/amo_addr_reg_reg[9]/D    1
mclk(R)->mclk(R)	27.622   23.428/*        0.277/*         core/datapath_inst/rf/RC_CG_HIER_INST73/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.824   23.429/*        0.076/*         core/datapath_inst/mainalu/divider/D_u_reg[1]/D    1
mclk(R)->mclk(R)	27.802   23.446/*        0.097/*         core/datapath_inst/mainalu/divider/D_Abs_reg[0]/D    1
mclk(R)->mclk(R)	27.812   23.456/*        0.087/*         core/datapath_inst/mainalu/divider/D_u_reg[0]/D    1
mclk(R)->mclk(R)	27.769   */23.456        */0.130         core/datapath_inst/amo_addr_reg_reg[14]/D    1
mclk(R)->mclk(R)	27.794   23.461/*        0.105/*         core/datapath_inst/amo_addr_reg_reg[4]/D    1
mclk(R)->mclk(R)	27.794   23.474/*        0.105/*         core/datapath_inst/amo_addr_reg_reg[7]/D    1
mclk(R)->mclk(R)	27.797   23.477/*        0.103/*         core/datapath_inst/amo_addr_reg_reg[17]/D    1
mclk(R)->mclk(R)	27.641   23.480/*        0.259/*         core/datapath_inst/rf/RC_CG_HIER_INST75/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.733   */23.489        */0.166         core/datapath_inst/amo_addr_reg_reg[22]/D    1
mclk(R)->mclk(R)	27.690   */23.492        */0.209         core/datapath_inst/rf/RC_CG_HIER_INST79/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.718   23.496/*        0.181/*         core/datapath_inst/rf/RC_CG_HIER_INST69/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.687   */23.515        */0.213         core/datapath_inst/rf/RC_CG_HIER_INST63/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.697   23.517/*        0.203/*         core/datapath_inst/rf/RC_CG_HIER_INST86/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.674   23.521/*        0.225/*         core/datapath_inst/rf/RC_CG_HIER_INST58/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.781   */23.521        */0.119         core/datapath_inst/amo_addr_reg_reg[11]/D    1
mclk(R)->mclk(R)	27.699   */23.522        */0.200         core/datapath_inst/rf/RC_CG_HIER_INST87/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.796   23.524/*        0.103/*         core/datapath_inst/amo_addr_reg_reg[6]/D    1
mclk(R)->mclk(R)	27.817   23.526/*        0.082/*         core/datapath_inst/amo_addr_reg_reg[8]/D    1
mclk(R)->mclk(R)	27.699   23.533/*        0.200/*         core/datapath_inst/rf/RC_CG_HIER_INST70/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.654   23.535/*        0.245/*         core/datapath_inst/rf/RC_CG_HIER_INST82/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.700   */23.544        */0.199         core/datapath_inst/rf/RC_CG_HIER_INST71/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.705   */23.559        */0.194         core/datapath_inst/rf/RC_CG_HIER_INST85/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.826   23.567/*        0.073/*         core/datapath_inst/amo_addr_reg_reg[0]/D    1
mclk(R)->mclk(R)	27.800   23.590/*        0.100/*         core/datapath_inst/amo_addr_reg_reg[10]/D    1
mclk(R)->mclk(R)	27.779   23.597/*        0.120/*         core/datapath_inst/amo_addr_reg_reg[1]/D    1
mclk(R)->mclk(R)	27.711   23.608/*        0.188/*         core/datapath_inst/rf/RC_CG_HIER_INST76/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.811   23.621/*        0.089/*         core/datapath_inst/amo_addr_reg_reg[2]/D    1
mclk(R)->mclk(R)	27.727   23.638/*        0.173/*         core/datapath_inst/rf/RC_CG_HIER_INST84/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.707   23.648/*        0.192/*         core/datapath_inst/rf/RC_CG_HIER_INST67/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.709   23.652/*        0.190/*         core/datapath_inst/rf/RC_CG_HIER_INST66/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.815   23.657/*        0.084/*         core/datapath_inst/amo_addr_reg_reg[5]/D    1
mclk(R)->mclk(R)	27.701   23.663/*        0.199/*         core/datapath_inst/rf/RC_CG_HIER_INST65/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.814   23.666/*        0.085/*         core/datapath_inst/amo_addr_reg_reg[3]/D    1
mclk(R)->mclk(R)	27.699   23.705/*        0.200/*         core/datapath_inst/rf/RC_CG_HIER_INST74/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.712   */23.729        */0.187         core/datapath_inst/rf/RC_CG_HIER_INST72/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.705   */23.741        */0.195         core/datapath_inst/rf/RC_CG_HIER_INST80/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.685   23.750/*        0.214/*         core/datapath_inst/rf/RC_CG_HIER_INST81/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.727   */23.862        */0.172         core/datapath_inst/rf/RC_CG_HIER_INST83/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.764   24.098/*        0.135/*         core/instr_curr_prev_reg[25]/D    1
mclk(R)->mclk(R)	27.761   */24.142        */0.139         core/instr_curr_prev_reg[28]/D    1
mclk(R)->mclk(R)	27.790   */24.231        */0.109         core/instr_curr_prev_reg[27]/D    1
mclk(R)->mclk(R)	27.773   */24.238        */0.126         core/instr_curr_prev_reg[26]/D    1
mclk(R)->mclk(R)	27.783   */24.261        */0.116         core/instr_curr_prev_reg[7]/D    1
mclk(R)->mclk(R)	27.764   24.265/*        0.136/*         core/instr_curr_prev_reg[29]/D    1
mclk(R)->mclk(R)	27.770   24.338/*        0.130/*         core/instr_curr_prev_reg[20]/D    1
mclk(R)->mclk(R)	27.751   */24.357        */0.148         core/instr_curr_prev_reg[9]/D    1
mclk(R)->mclk(R)	27.791   */24.406        */0.108         core/instr_curr_prev_reg[10]/D    1
mclk(R)->mclk(R)	27.795   */24.471        */0.104         core/instr_curr_prev_reg[8]/D    1
mclk(R)->mclk(R)	27.786   24.477/*        0.113/*         core/instr_curr_prev_reg[22]/D    1
mclk(R)->mclk(R)	27.805   */24.496        */0.095         core/instr_curr_prev_reg[11]/D    1
mclk(R)->mclk(R)	27.762   */24.513        */0.137         core/instr_curr_prev_reg[13]/D    1
mclk(R)->mclk(R)	27.766   24.554/*        0.134/*         core/instr_curr_prev_reg[30]/D    1
smclk(R)->smclk(R)	27.889   24.559/*        0.082/*         timer1/timer_value_reg[31]/D    1
smclk(R)->smclk(R)	27.892   24.577/*        0.079/*         timer0/timer_value_reg[31]/D    1
mclk(R)->mclk(R)	27.824   */24.594        */0.076         core/instr_curr_prev_reg[5]/D    1
smclk(R)->smclk(R)	27.896   */24.614        */0.074         timer1/timer_value_reg[30]/D    1
smclk(R)->smclk(R)	27.898   */24.633        */0.073         timer0/timer_value_reg[30]/D    1
mclk(R)->mclk(R)	27.776   24.643/*        0.123/*         core/instr_curr_prev_reg[14]/D    1
mclk(R)->mclk(R)	27.756   */24.644        */0.144         core/instr_curr_prev_reg[31]/D    1
mclk(R)->mclk(R)	27.808   24.654/*        0.092/*         core/instr_curr_prev_reg[21]/D    1
mclk(R)->mclk(R)	27.772   */24.690        */0.127         core/instr_curr_prev_reg[12]/D    1
mclk(R)->mclk(R)	27.843   */24.698        */0.056         core/instr_curr_prev_reg[0]/D    1
smclk(R)->smclk(R)	27.903   */24.700        */0.068         timer1/timer_value_reg[29]/D    1
smclk(R)->smclk(R)	27.903   */24.700        */0.068         timer0/timer_value_reg[29]/D    1
mclk(R)->mclk(R)	27.845   */24.704        */0.054         core/instr_curr_prev_reg[1]/D    1
mclk(R)->mclk(R)	27.838   */24.708        */0.062         core/instr_curr_prev_reg[23]/D    1
mclk(R)->mclk(R)	27.766   */24.723        */0.133         core/instr_curr_prev_reg[6]/D    1
mclk(R)->mclk(R)	27.836   24.732/*        0.063/*         core/instr_curr_prev_reg[16]/D    1
mclk(R)->mclk(R)	27.824   */24.771        */0.076         core/instr_curr_prev_reg[2]/D    1
mclk(R)->mclk(R)	27.836   */24.779        */0.063         core/instr_curr_prev_reg[4]/D    1
mclk(R)->mclk(R)	27.834   24.798/*        0.065/*         core/instr_curr_prev_reg[17]/D    1
smclk(R)->smclk(R)	27.903   */24.801        */0.067         timer0/timer_value_reg[28]/D    1
smclk(R)->smclk(R)	27.903   */24.804        */0.067         timer1/timer_value_reg[28]/D    1
mclk(R)->mclk(R)	27.838   24.824/*        0.062/*         core/instr_curr_prev_reg[15]/D    1
mclk(R)->mclk(R)	27.828   24.833/*        0.072/*         core/instr_curr_prev_reg[18]/D    1
mclk(R)->mclk(R)	27.827   */24.835        */0.072         core/instr_curr_prev_reg[24]/D    1
mclk(R)->mclk(R)	27.837   24.862/*        0.062/*         core/instr_curr_prev_reg[19]/D    1
smclk(R)->smclk(R)	27.903   */24.898        */0.068         timer1/timer_value_reg[27]/D    1
smclk(R)->smclk(R)	27.903   */24.900        */0.067         timer0/timer_value_reg[27]/D    1
mclk(R)->mclk(R)	27.810   24.961/*        0.090/*         core/instr_curr_prev_reg[3]/D    1
mclk(R)->mclk(R)	27.678   */24.972        */0.222         core/RC_CG_HIER_INST39/RC_CGIC_INST/E    1
smclk(R)->smclk(R)	27.904   */25.004        */0.066         timer1/timer_value_reg[26]/D    1
smclk(R)->smclk(R)	27.904   */25.015        */0.067         timer0/timer_value_reg[26]/D    1
mclk(R)->mclk(R)	27.541   25.085/*        0.358/*         core/repeat_if_reg/SE    1
smclk(R)->smclk(R)	27.900   */25.088        */0.071         timer1/timer_value_reg[25]/D    1
smclk(R)->smclk(R)	27.903   */25.121        */0.068         timer0/timer_value_reg[25]/D    1
mclk(R)->mclk(R)	27.648   25.148/*        0.251/*         core/repeat_if_reg/SI    1
smclk(R)->smclk(R)	27.905   */25.212        */0.066         timer1/timer_value_reg[24]/D    1
smclk(R)->smclk(R)	27.904   */25.214        */0.067         timer0/timer_value_reg[24]/D    1
mclk(R)->mclk(R)	27.721   25.220/*        0.178/*         core/RC_CG_HIER_INST40/RC_CGIC_INST/E    1
smclk(R)->smclk(R)	27.902   */25.315        */0.069         timer0/timer_value_reg[23]/D    1
smclk(R)->smclk(R)	27.904   */25.333        */0.067         timer1/timer_value_reg[23]/D    1
smclk(R)->smclk(R)	27.903   */25.422        */0.068         timer0/timer_value_reg[22]/D    1
smclk(R)->smclk(R)	27.905   */25.463        */0.066         timer1/timer_value_reg[22]/D    1
smclk(R)->smclk(R)	27.570   25.485/*        0.401/*         timer0/compare0_output_reg/SE    1
smclk(R)->smclk(R)	27.571   25.486/*        0.400/*         timer0/compare1_output_reg/SE    1
smclk(R)->smclk(R)	27.902   */25.531        */0.069         timer0/timer_value_reg[21]/D    1
smclk(R)->smclk(R)	27.589   */25.559        */0.381         timer0/compare1_output_reg/SI    1
smclk(R)->smclk(R)	27.903   */25.568        */0.067         timer1/timer_value_reg[21]/D    1
smclk(R)->smclk(R)	27.596   */25.592        */0.374         timer0/compare0_output_reg/SI    1
mclk(R)->mclk(R)	27.642   25.595/*        0.257/*         core/datapath_inst/mainalu/divider/RC_CG_HIER_INST47/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.642   25.595/*        0.257/*         core/datapath_inst/mainalu/divider/RC_CG_HIER_INST49/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.507   25.637/*        0.392/*         core/irq_handler_inst/context_saved_reg/SE    1
smclk(R)->smclk(R)	27.903   */25.647        */0.068         timer0/timer_value_reg[20]/D    1
smclk(R)->smclk(R)	27.903   */25.665        */0.067         timer1/timer_value_reg[20]/D    1
mclk(R)->mclk(R)	27.523   25.668/*        0.377/*         core/irq_handler_inst/single_isr_active_reg/SE    1
smclk(R)->smclk(R)	27.574   25.683/*        0.397/*         timer1/compare1_output_reg/SE    1
smclk(R)->smclk(R)	27.574   25.686/*        0.397/*         timer1/compare0_output_reg/SE    1
smclk(R)->smclk(R)	27.903   */25.765        */0.067         timer0/timer_value_reg[19]/D    1
smclk(R)->smclk(R)	27.591   */25.772        */0.380         timer1/compare0_output_reg/SI    1
smclk(R)->smclk(R)	27.592   */25.778        */0.379         timer1/compare1_output_reg/SI    1
smclk(R)->smclk(R)	27.903   */25.784        */0.068         timer1/timer_value_reg[19]/D    1
mclk(R)->mclk(R)	27.666   25.846/*        0.233/*         core/datapath_inst/mainalu/divider/RC_CG_HIER_INST54/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.666   25.846/*        0.233/*         core/datapath_inst/mainalu/divider/RC_CG_HIER_INST52/RC_CGIC_INST/E    1
smclk(R)->smclk(R)	27.903   */25.862        */0.067         timer0/timer_value_reg[18]/D    1
mclk(R)->mclk(R)	27.678   25.867/*        0.222/*         core/datapath_inst/mainalu/divider/RC_CG_HIER_INST48/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.678   25.867/*        0.222/*         core/datapath_inst/mainalu/divider/RC_CG_HIER_INST50/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.812   */25.885        */0.087         core/instr_lower_half_reg[13]/D    1
smclk(R)->smclk(R)	27.902   */25.888        */0.068         timer1/timer_value_reg[18]/D    1
smclk(R)->smclk(R)	27.909   25.890/*        0.061/*         spi0/NextMAB_reg[23]/D    1
mclk(R)->mclk(R)	27.792   */25.891        */0.107         core/instr_lower_half_reg[9]/D    1
smclk(R)->smclk(R)	27.911   */25.899        */0.059         afe0/adc_fsm/counter/count_reg_reg[6]/D    1
smclk(R)->smclk(R)	27.912   */25.903        */0.059         afe0/adc_fsm/counter/count_reg_reg[10]/D    1
smclk(R)->smclk(R)	27.912   */25.905        */0.059         afe0/adc_fsm/counter/count_reg_reg[8]/D    1
mclk(R)->mclk(R)	27.807   */25.910        */0.092         core/instr_lower_half_reg[15]/D    1
mclk(R)->mclk(R)	27.693   25.911/*        0.206/*         core/datapath_inst/mainalu/divider/RC_CG_HIER_INST53/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.693   25.911/*        0.206/*         core/datapath_inst/mainalu/divider/RC_CG_HIER_INST51/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.773   */25.915        */0.126         core/instr_lower_half_reg[11]/D    1
smclk(R)->smclk(R)	27.914   */25.920        */0.056         afe0/adc_fsm/counter/count_reg_reg[2]/D    1
smclk(R)->smclk(R)	27.914   */25.922        */0.056         afe0/adc_fsm/counter/count_reg_reg[4]/D    1
@(R)->smclk(R)	27.623   */25.924        */0.348         uart1/rx_parity_reg/SI    1
smclk(R)->smclk(R)	27.921   */25.925        */0.049         spi0/NextMAB_reg[22]/D    1
mclk(R)->mclk(R)	27.699   25.955/*        0.201/*         core/datapath_inst/mainalu/divider/RC_CG_HIER_INST55/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.700   */25.968        */0.200         core/datapath_inst/mainalu/divider/neg_result_reg/SE    1
mclk(R)->mclk(R)	27.700   */25.968        */0.200         core/datapath_inst/mainalu/divider/neg_rem_reg/SE    1
smclk(R)->smclk(R)	27.903   */25.973        */0.068         timer0/timer_value_reg[17]/D    1
mclk(R)->mclk(R)	27.810   */25.973        */0.089         core/instr_lower_half_reg[14]/D    1
mclk(R)->mclk(R)	27.807   */26.001        */0.092         core/instr_lower_half_reg[10]/D    1
smclk(R)->smclk(R)	27.905   */26.001        */0.066         timer1/timer_value_reg[17]/D    1
mclk(R)->mclk(R)	27.454   26.011/*        0.445/*         core/datapath_inst/rf/registers_reg[2][27]/SE    1
mclk(R)->mclk(R)	27.454   26.011/*        0.445/*         core/datapath_inst/rf/registers_reg[2][26]/SE    1
mclk(R)->mclk(R)	27.454   26.011/*        0.445/*         core/datapath_inst/rf/registers_reg[2][29]/SE    1
mclk(R)->mclk(R)	27.454   26.011/*        0.445/*         core/datapath_inst/rf/registers_reg[2][31]/SE    1
mclk(R)->mclk(R)	27.454   26.011/*        0.445/*         core/datapath_inst/rf/registers_reg[2][30]/SE    1
mclk(R)->mclk(R)	27.454   26.012/*        0.445/*         core/datapath_inst/rf/registers_reg[2][12]/SE    1
mclk(R)->mclk(R)	27.454   26.012/*        0.445/*         core/datapath_inst/rf/registers_reg[2][25]/SE    1
mclk(R)->mclk(R)	27.454   26.012/*        0.445/*         core/datapath_inst/rf/registers_reg[2][13]/SE    1
mclk(R)->mclk(R)	27.454   26.012/*        0.445/*         core/datapath_inst/rf/registers_reg[2][9]/SE    1
mclk(R)->mclk(R)	27.454   26.012/*        0.445/*         core/datapath_inst/rf/registers_reg[2][28]/SE    1
mclk(R)->mclk(R)	27.454   26.012/*        0.445/*         core/datapath_inst/rf/registers_reg[2][0]/SE    1
mclk(R)->mclk(R)	27.454   26.012/*        0.445/*         core/datapath_inst/rf/registers_reg[2][23]/SE    1
mclk(R)->mclk(R)	27.454   26.012/*        0.445/*         core/datapath_inst/rf/registers_reg[2][14]/SE    1
mclk(R)->mclk(R)	27.454   26.013/*        0.445/*         core/datapath_inst/rf/registers_reg[2][24]/SE    1
mclk(R)->mclk(R)	27.454   26.014/*        0.445/*         core/datapath_inst/rf/registers_reg[2][17]/SE    1
mclk(R)->mclk(R)	27.454   26.014/*        0.445/*         core/datapath_inst/rf/registers_reg[2][2]/SE    1
mclk(R)->mclk(R)	27.454   26.014/*        0.445/*         core/datapath_inst/rf/registers_reg[2][1]/SE    1
mclk(R)->mclk(R)	27.454   26.014/*        0.445/*         core/datapath_inst/rf/registers_reg[2][22]/SE    1
mclk(R)->mclk(R)	27.454   26.014/*        0.445/*         core/datapath_inst/rf/registers_reg[2][19]/SE    1
mclk(R)->mclk(R)	27.454   26.014/*        0.445/*         core/datapath_inst/rf/registers_reg[2][15]/SE    1
mclk(R)->mclk(R)	27.454   26.014/*        0.445/*         core/datapath_inst/rf/registers_reg[2][16]/SE    1
mclk(R)->mclk(R)	27.454   26.014/*        0.445/*         core/datapath_inst/rf/registers_reg[2][6]/SE    1
mclk(R)->mclk(R)	27.454   26.015/*        0.445/*         core/datapath_inst/rf/registers_reg[2][21]/SE    1
mclk(R)->mclk(R)	27.454   26.015/*        0.445/*         core/datapath_inst/rf/registers_reg[2][20]/SE    1
mclk(R)->mclk(R)	27.454   26.015/*        0.445/*         core/datapath_inst/rf/registers_reg[2][18]/SE    1
mclk(R)->mclk(R)	27.454   26.017/*        0.445/*         core/datapath_inst/rf/registers_reg[2][5]/SE    1
mclk(R)->mclk(R)	27.454   26.017/*        0.445/*         core/datapath_inst/rf/registers_reg[2][3]/SE    1
mclk(R)->mclk(R)	27.454   26.017/*        0.445/*         core/datapath_inst/rf/registers_reg[2][10]/SE    1
mclk(R)->mclk(R)	27.454   26.018/*        0.445/*         core/datapath_inst/rf/registers_reg[2][4]/SE    1
mclk(R)->mclk(R)	27.454   26.018/*        0.445/*         core/datapath_inst/rf/registers_reg[2][11]/SE    1
mclk(R)->mclk(R)	27.454   26.019/*        0.445/*         core/datapath_inst/rf/registers_reg[2][8]/SE    1
mclk(R)->mclk(R)	27.454   26.019/*        0.445/*         core/datapath_inst/rf/registers_reg[2][7]/SE    1
smclk(R)->smclk(R)	27.917   */26.022        */0.053         afe0/adc_fsm/counter/count_reg_reg[11]/D    1
smclk(R)->smclk(R)	27.921   */26.050        */0.049         spi0/NextMAB_reg[21]/D    1
smclk(R)->smclk(R)	27.894   26.094/*        0.076/*         timer0/overflow_int_flag_reg/D    1
smclk(R)->smclk(R)	27.905   */26.104        */0.066         timer1/timer_value_reg[16]/D    1
mclk(R)->mclk(R)	27.775   26.111/*        0.125/*         core/instr_lower_half_reg[1]/D    1
mclk(R)->mclk(R)	27.813   26.111/*        0.086/*         core/datapath_inst/mainalu/divider/state_reg[0]/D    1
smclk(R)->smclk(R)	27.903   */26.113        */0.067         timer0/timer_value_reg[16]/D    1
smclk(R)->smclk(R)	27.920   */26.150        */0.051         spi0/NextMAB_reg[20]/D    1
@(R)->smclk(R)	27.621   */26.155        */0.349         uart0/rx_parity_reg/SI    1
smclk(R)->smclk(R)	27.902   */26.216        */0.068         timer0/timer_value_reg[15]/D    1
mclk(R)->mclk(R)	27.760   26.229/*        0.139/*         core/instr_lower_half_reg[8]/D    1
smclk(R)->smclk(R)	27.899   */26.241        */0.072         afe0/adc_fsm/counter/count_reg_reg[3]/D    1
smclk(R)->smclk(R)	27.904   */26.247        */0.067         timer1/timer_value_reg[15]/D    1
smclk(R)->smclk(R)	27.901   */26.251        */0.069         afe0/adc_fsm/counter/count_reg_reg[5]/D    1
smclk(R)->smclk(R)	27.920   */26.259        */0.050         spi0/NextMAB_reg[19]/D    1
smclk(R)->smclk(R)	27.903   */26.261        */0.068         afe0/adc_fsm/counter/count_reg_reg[1]/D    1
@(R)->smclk(R)	27.909   26.265/*        0.061/*         uart1/ud_cntr_reg[5]/D    1
smclk(R)->smclk(R)	27.905   */26.266        */0.065         afe0/adc_fsm/counter/count_reg_reg[9]/D    1
smclk(R)->smclk(R)	27.906   */26.272        */0.064         afe0/adc_fsm/counter/count_reg_reg[7]/D    1
mclk(R)->mclk(R)	27.783   26.285/*        0.117/*         core/instr_lower_half_reg[12]/D    1
smclk(R)->smclk(R)	27.906   26.307/*        0.064/*         timer1/overflow_int_flag_reg/D    1
smclk(R)->smclk(R)	27.524   26.317/*        0.447/*         uart1/baud_cntr_reg[0]/SE    1
smclk(R)->smclk(R)	27.528   26.320/*        0.442/*         uart1/baud_cntr_reg[5]/SE    1
smclk(R)->smclk(R)	27.528   26.320/*        0.442/*         uart1/baud_cntr_reg[2]/SE    1
smclk(R)->smclk(R)	27.528   26.320/*        0.442/*         uart1/baud_cntr_reg[1]/SE    1
smclk(R)->smclk(R)	27.528   26.320/*        0.442/*         uart1/baud_cntr_reg[7]/SE    1
smclk(R)->smclk(R)	27.528   26.320/*        0.442/*         uart1/baud_cntr_reg[6]/SE    1
smclk(R)->smclk(R)	27.528   26.320/*        0.442/*         uart1/baud_cntr_reg[10]/SE    1
smclk(R)->smclk(R)	27.528   26.320/*        0.442/*         uart1/baud_cntr_reg[9]/SE    1
smclk(R)->smclk(R)	27.528   26.321/*        0.442/*         uart1/baud_cntr_reg[8]/SE    1
smclk(R)->smclk(R)	27.528   26.321/*        0.442/*         uart1/baud_cntr_reg[4]/SE    1
smclk(R)->smclk(R)	27.528   26.321/*        0.442/*         uart1/baud_cntr_reg[3]/SE    1
smclk(R)->smclk(R)	27.902   */26.336        */0.069         timer0/timer_value_reg[14]/D    1
smclk(R)->smclk(R)	27.903   */26.349        */0.067         timer1/timer_value_reg[14]/D    1
@(R)->smclk(R)	27.843   26.358/*        0.128/*         uart1/rx_sr_reg[8]/D    1
smclk(R)->smclk(R)	27.921   */26.368        */0.050         spi0/NextMAB_reg[18]/D    1
smclk(R)->smclk(R)	27.539   26.384/*        0.432/*         afe0/adc_fsm/counter/count_reg_reg[0]/SE    1
smclk(R)->smclk(R)	27.525   26.385/*        0.446/*         uart0/baud_cntr_reg[0]/SE    1
mclk(R)->mclk(R)	27.780   26.387/*        0.120/*         core/instr_lower_half_reg[6]/D    1
smclk(R)->smclk(R)	27.530   26.389/*        0.441/*         uart0/baud_cntr_reg[6]/SE    1
smclk(R)->smclk(R)	27.530   26.389/*        0.441/*         uart0/baud_cntr_reg[5]/SE    1
smclk(R)->smclk(R)	27.530   26.389/*        0.441/*         uart0/baud_cntr_reg[8]/SE    1
smclk(R)->smclk(R)	27.530   26.389/*        0.441/*         uart0/baud_cntr_reg[9]/SE    1
smclk(R)->smclk(R)	27.530   26.389/*        0.441/*         uart0/baud_cntr_reg[7]/SE    1
smclk(R)->smclk(R)	27.530   26.389/*        0.441/*         uart0/baud_cntr_reg[10]/SE    1
smclk(R)->smclk(R)	27.530   26.389/*        0.441/*         uart0/baud_cntr_reg[4]/SE    1
smclk(R)->smclk(R)	27.530   26.389/*        0.441/*         uart0/baud_cntr_reg[2]/SE    1
smclk(R)->smclk(R)	27.530   26.390/*        0.441/*         uart0/baud_cntr_reg[1]/SE    1
smclk(R)->smclk(R)	27.530   26.390/*        0.441/*         uart0/baud_cntr_reg[3]/SE    1
mclk(R)->mclk(R)	27.802   */26.401        */0.097         core/instr_lower_half_reg[0]/D    1
mclk(R)->mclk(R)	27.808   */26.405        */0.091         core/instr_lower_half_reg[5]/D    1
@(R)->smclk(R)	27.720   26.413/*        0.251/*         uart1/ud_cntr_reg[1]/SI    1
mclk(R)->mclk(R)	27.672   */26.438        */0.228         core/datapath_inst/RC_CG_HIER_INST45/RC_CGIC_INST/E    1
smclk(R)->smclk(R)	27.902   */26.446        */0.068         timer0/timer_value_reg[13]/D    1
smclk(R)->smclk(R)	27.902   */26.447        */0.069         timer1/timer_value_reg[13]/D    1
mclk(R)->mclk(R)	27.805   */26.451        */0.095         core/instr_lower_half_reg[4]/D    1
@(R)->smclk(R)	27.919   */26.458        */0.051         uart1/ud_cntr_reg[4]/D    1
mclk(R)->mclk(R)	27.807   26.460/*        0.092/*         core/instr_lower_half_reg[2]/D    1
@(R)->smclk(R)	27.920   */26.461        */0.050         uart1/ud_cntr_reg[3]/D    1
@(R)->smclk(R)	27.921   */26.466        */0.049         uart1/ud_cntr_reg[2]/D    1
@(R)->smclk(R)	27.907   26.473/*        0.064/*         uart0/ud_cntr_reg[5]/D    1
smclk(R)->smclk(R)	27.921   */26.474        */0.050         spi0/NextMAB_reg[17]/D    1
@(R)->smclk(R)	27.920   */26.474        */0.050         afe0/adc_fsm/fsm/counter_en_reg_reg/D    1
@(R)->smclk(R)	27.801   */26.493        */0.169         uart1/ud_cntr_reg[1]/D    1
mclk(R)->mclk(R)	27.779   26.506/*        0.121/*         core/instr_lower_half_reg[7]/D    1
mclk(R)->mclk(R)	27.825   */26.508        */0.075         core/instr_lower_half_reg[3]/D    1
smclk(R)->smclk(R)	27.821   26.535/*        0.150/*         uart1/cg_clk_tx/CG1/E    1
smclk(R)->smclk(R)	27.808   26.541/*        0.162/*         uart0/cg_clk_tx/CG1/E    1
smclk(R)->smclk(R)	27.903   */26.554        */0.067         timer1/timer_value_reg[12]/D    1
smclk(R)->smclk(R)	27.902   */26.561        */0.068         timer0/timer_value_reg[12]/D    1
mclk(R)->mclk(R)	27.761   26.562/*        0.139/*         core/datapath_inst/mainalu/divider/start_reg_reg/D    1
smclk(R)->smclk(R)	27.783   */26.572        */0.188         i2c0/CGMaster/ClkStagesFF_reg[15]/SE    1
@(R)->smclk(R)	27.837   26.575/*        0.134/*         uart0/rx_sr_reg[8]/D    1
smclk(R)->smclk(R)	27.919   */26.575        */0.051         spi0/NextMAB_reg[16]/D    1
smclk(R)->smclk(R)	27.902   */26.580        */0.069         i2c0/CGMaster/ClkStagesFF_reg[14]/D    1
smclk(R)->smclk(R)	27.783   */26.582        */0.188         i2c1/CGMaster/ClkStagesFF_reg[15]/SE    1
smclk(R)->smclk(R)	27.901   */26.585        */0.070         i2c1/CGMaster/ClkStagesFF_reg[14]/D    1
smclk(R)->smclk(R)	27.911   26.596/*        0.059/*         uart1/baud_cntr_reg[11]/D    1
mclk(R)->mclk(R)	27.650   26.642/*        0.249/*         npu0/RC_CG_HIER_INST152/RC_CGIC_INST/E    1
smclk(R)->smclk(R)	27.910   26.652/*        0.060/*         uart0/baud_cntr_reg[11]/D    1
smclk(R)->smclk(R)	27.903   */26.655        */0.068         timer0/timer_value_reg[11]/D    1
smclk(R)->smclk(R)	27.904   */26.659        */0.067         timer1/timer_value_reg[11]/D    1
@(R)->smclk(R)	27.890   */26.667        */0.081         uart1/USR_FEF_reg/D    1
smclk(R)->smclk(R)	27.920   */26.673        */0.050         spi0/NextMAB_reg[15]/D    1
smclk(F)->smclk(F)	41.865   26.679/*        0.427/*         spi1/sck_reg/SE    1
@(R)->smclk(R)	27.716   26.689/*        0.254/*         uart0/ud_cntr_reg[1]/SI    1
@(R)->smclk(R)	27.920   */26.689        */0.050         afe0/adc_fsm/fsm/state_reg[0]/D    1
@(R)->smclk(R)	27.919   */26.693        */0.052         uart0/ud_cntr_reg[4]/D    1
@(R)->smclk(R)	27.919   */26.695        */0.051         uart0/ud_cntr_reg[3]/D    1
mclk(R)->mclk(R)	27.829   */26.698        */0.071         npu0/CurrYIndex_reg[7]/D    1
@(R)->smclk(R)	27.920   */26.699        */0.050         uart0/ud_cntr_reg[2]/D    1
smclk(R)->smclk(R)	27.903   */26.703        */0.067         timer1/timer_value_reg[9]/D    1
smclk(R)->smclk(R)	27.904   */26.705        */0.067         timer1/timer_value_reg[8]/D    1
mclk(R)->mclk(R)	27.826   */26.705        */0.073         npu0/CurrXIndex_reg[7]/D    1
smclk(R)->smclk(R)	27.904   */26.705        */0.067         timer1/timer_value_reg[10]/D    1
smclk(R)->smclk(R)	27.903   */26.706        */0.068         timer1/timer_value_reg[6]/D    1
smclk(R)->smclk(R)	27.882   26.708/*        0.088/*         timer1/timer_value_reg[0]/D    1
smclk(R)->smclk(R)	27.905   */26.709        */0.066         timer1/timer_value_reg[7]/D    1
smclk(R)->smclk(R)	27.903   */26.710        */0.067         timer1/timer_value_reg[2]/D    1
smclk(R)->smclk(R)	27.903   */26.710        */0.067         timer1/timer_value_reg[5]/D    1
smclk(R)->smclk(R)	27.903   */26.710        */0.067         timer1/timer_value_reg[1]/D    1
smclk(R)->smclk(R)	27.902   */26.711        */0.068         i2c0/CGMaster/ClkStagesFF_reg[13]/D    1
smclk(R)->smclk(R)	27.904   */26.712        */0.067         timer1/timer_value_reg[4]/D    1
smclk(R)->smclk(R)	27.904   */26.714        */0.066         timer1/timer_value_reg[3]/D    1
@(R)->smclk(R)	27.785   */26.721        */0.186         uart0/ud_cntr_reg[1]/D    1
smclk(R)->smclk(R)	27.795   */26.724        */0.175         timer1/divider_counter_reg[14]/SE    1
mclk(R)->mclk(R)	27.826   */26.725        */0.074         npu0/CurrXIndex_reg[6]/D    1
mclk(R)->mclk(R)	27.830   */26.726        */0.070         npu0/CurrYIndex_reg[6]/D    1
smclk(R)->smclk(R)	27.902   */26.729        */0.068         i2c1/CGMaster/ClkStagesFF_reg[13]/D    1
smclk(R)->smclk(R)	27.917   */26.730        */0.054         timer1/divider_counter_reg[13]/D    1
mclk(R)->mclk(R)	27.832   */26.750        */0.067         npu0/CurrYIndex_reg[5]/D    1
mclk(R)->mclk(R)	27.830   */26.753        */0.070         npu0/CurrXIndex_reg[5]/D    1
smclk(F)->smclk(F)	41.815   26.761/*        0.477/*         spi1/m_tx_sreg_reg[18]/SE    1
smclk(F)->smclk(F)	41.815   26.761/*        0.477/*         spi1/m_tx_sreg_reg[17]/SE    1
smclk(F)->smclk(F)	41.815   26.761/*        0.477/*         spi1/m_tx_sreg_reg[20]/SE    1
smclk(F)->smclk(F)	41.815   26.761/*        0.477/*         spi1/m_tx_sreg_reg[19]/SE    1
smclk(F)->smclk(F)	41.815   26.761/*        0.477/*         spi1/m_tx_sreg_reg[21]/SE    1
smclk(F)->smclk(F)	41.815   26.761/*        0.477/*         spi1/m_tx_sreg_reg[22]/SE    1
smclk(F)->smclk(F)	41.815   26.761/*        0.477/*         spi1/m_tx_sreg_reg[16]/SE    1
smclk(F)->smclk(F)	41.815   26.761/*        0.477/*         spi1/m_tx_sreg_reg[15]/SE    1
smclk(F)->smclk(F)	41.815   26.761/*        0.477/*         spi1/m_tx_sreg_reg[30]/SE    1
smclk(F)->smclk(F)	41.815   26.761/*        0.477/*         spi1/m_tx_sreg_reg[29]/SE    1
smclk(F)->smclk(F)	41.815   26.762/*        0.477/*         spi1/m_tx_sreg_reg[28]/SE    1
smclk(F)->smclk(F)	41.815   26.762/*        0.477/*         spi1/m_tx_sreg_reg[24]/SE    1
smclk(F)->smclk(F)	41.815   26.762/*        0.477/*         spi1/m_tx_sreg_reg[26]/SE    1
smclk(F)->smclk(F)	41.815   26.762/*        0.477/*         spi1/m_tx_sreg_reg[14]/SE    1
smclk(F)->smclk(F)	41.815   26.762/*        0.477/*         spi1/m_tx_sreg_reg[12]/SE    1
smclk(F)->smclk(F)	41.815   26.763/*        0.477/*         spi1/m_tx_sreg_reg[10]/SE    1
smclk(F)->smclk(F)	41.815   26.763/*        0.477/*         spi1/m_tx_sreg_reg[8]/SE    1
smclk(F)->smclk(F)	41.815   26.763/*        0.477/*         spi1/m_tx_sreg_reg[25]/SE    1
smclk(F)->smclk(F)	41.815   26.763/*        0.477/*         spi1/m_tx_sreg_reg[27]/SE    1
smclk(F)->smclk(F)	41.815   26.763/*        0.477/*         spi1/m_tx_sreg_reg[23]/SE    1
smclk(F)->smclk(F)	41.815   26.763/*        0.477/*         spi1/m_tx_sreg_reg[13]/SE    1
smclk(F)->smclk(F)	41.815   26.763/*        0.477/*         spi1/m_tx_sreg_reg[9]/SE    1
smclk(F)->smclk(F)	41.815   26.763/*        0.477/*         spi1/m_tx_sreg_reg[11]/SE    1
smclk(F)->smclk(F)	41.815   26.764/*        0.477/*         spi1/m_tx_sreg_reg[7]/SE    1
smclk(F)->smclk(F)	41.815   26.765/*        0.477/*         spi1/m_tx_sreg_reg[5]/SE    1
smclk(F)->smclk(F)	41.815   26.765/*        0.477/*         spi1/m_tx_sreg_reg[4]/SE    1
smclk(F)->smclk(F)	41.815   26.765/*        0.477/*         spi1/m_tx_sreg_reg[3]/SE    1
smclk(F)->smclk(F)	41.815   26.765/*        0.477/*         spi1/m_tx_sreg_reg[6]/SE    1
smclk(F)->smclk(F)	41.815   26.766/*        0.477/*         spi1/m_tx_sreg_reg[2]/SE    1
smclk(R)->smclk(R)	27.896   26.766/*        0.075/*         timer1/compare2_int_flag_reg/D    1
smclk(F)->smclk(F)	41.815   26.767/*        0.477/*         spi1/m_tx_sreg_reg[1]/SE    1
smclk(F)->smclk(F)	41.815   26.769/*        0.477/*         spi1/m_tx_sreg_reg[0]/SE    1
smclk(R)->smclk(R)	27.800   */26.773        */0.170         timer0/divider_counter_reg[14]/SE    1
smclk(R)->smclk(R)	27.902   */26.775        */0.068         timer0/timer_value_reg[10]/D    1
smclk(R)->smclk(R)	27.920   */26.783        */0.050         spi0/NextMAB_reg[14]/D    1
smclk(R)->smclk(R)	27.918   */26.783        */0.053         timer0/divider_counter_reg[13]/D    1
smclk(R)->smclk(R)	27.883   26.783/*        0.087/*         timer0/timer_value_reg[0]/D    1
smclk(F)->smclk(F)	41.772   26.783/*        0.520/*         spi1/m_counter_reg[5]/SE    1
smclk(R)->smclk(R)	27.887   26.785/*        0.084/*         timer0/timer_value_reg[6]/D    1
@(R)->smclk(R)	27.910   26.786/*        0.061/*         afe0/adc_fsm/fsm/state_reg[1]/D    1
smclk(R)->smclk(R)	27.888   26.790/*        0.082/*         timer0/timer_value_reg[5]/D    1
smclk(R)->smclk(R)	27.901   */26.792        */0.069         timer0/timer_value_reg[7]/D    1
smclk(R)->smclk(R)	27.889   26.792/*        0.082/*         timer0/timer_value_reg[4]/D    1
smclk(R)->smclk(R)	27.903   */26.792        */0.067         timer0/timer_value_reg[8]/D    1
smclk(R)->smclk(R)	27.903   */26.793        */0.067         timer0/timer_value_reg[9]/D    1
smclk(R)->smclk(R)	27.902   */26.794        */0.069         timer0/timer_value_reg[2]/D    1
mclk(R)->mclk(R)	27.550   */26.794        */0.349         npu0/CurrWAddr_reg[10]/SI    1
mclk(R)->mclk(R)	27.547   */26.797        */0.352         npu0/CurrWAddr_reg[11]/SI    1
smclk(R)->smclk(R)	27.903   */26.799        */0.068         timer0/timer_value_reg[1]/D    1
smclk(R)->smclk(R)	27.903   */26.803        */0.067         timer0/timer_value_reg[3]/D    1
smclk(R)->smclk(R)	27.648   */26.808        */0.323         uart1/baud_cntr_reg[10]/SI    1
smclk(R)->smclk(R)	27.967   26.811/*        0.003/*         i2c1/CGMaster/ClkStagesFF_reg[14]/SN    1
smclk(R)->smclk(R)	27.968   26.812/*        0.003/*         i2c1/CGMaster/ClkStagesFF_reg[6]/SN    1
smclk(R)->smclk(R)	27.903   */26.820        */0.068         i2c0/CGMaster/ClkStagesFF_reg[12]/D    1
@(R)->smclk(R)	27.796   26.821/*        0.174/*         saradc0/RC_CG_HIER_INST172/RC_CGIC_INST/E    1
@(R)->smclk(R)	27.887   26.823/*        0.084/*         saradc0/adc_ovf_if_reg/D    1
smclk(R)->smclk(R)	27.886   26.827/*        0.085/*         timer0/compare2_int_flag_reg/D    1
smclk(R)->smclk(R)	27.647   */26.832        */0.324         uart0/baud_cntr_reg[10]/SI    1
smclk(R)->smclk(R)	27.903   */26.841        */0.068         i2c1/CGMaster/ClkStagesFF_reg[12]/D    1
smclk(R)->smclk(R)	27.983   26.846/*        -0.012/*        i2c1/CGMaster/ClkStagesFF_reg[7]/SN    1
smclk(F)->smclk(F)	41.834   26.846/*        0.458/*         spi1/m_counter_reg[4]/SE    1
mclk(R)->mclk(R)	27.829   */26.853        */0.070         npu0/CurrXIndex_reg[4]/D    1
mclk(R)->mclk(R)	27.834   */26.856        */0.066         npu0/CurrYIndex_reg[4]/D    1
smclk(R)->smclk(R)	27.918   */26.865        */0.053         timer1/divider_counter_reg[12]/D    1
smclk(R)->smclk(R)	27.987   26.866/*        -0.016/*        i2c1/CGMaster/ClkStagesFF_reg[15]/SN    1
smclk(R)->smclk(R)	27.741   26.872/*        0.230/*         afe0/adc_fsm/counter/count_reg_reg[0]/SI    1
smclk(R)->smclk(R)	27.920   */26.887        */0.050         spi0/NextMAB_reg[13]/D    1
mclk(R)->mclk(R)	27.686   26.896/*        0.214/*         core/RC_CG_HIER_INST41/RC_CGIC_INST/E    1
smclk(R)->smclk(R)	27.970   26.896/*        0.000/*         i2c0/CGMaster/ClkStagesFF_reg[14]/SN    1
smclk(R)->smclk(R)	27.918   */26.898        */0.053         timer0/divider_counter_reg[12]/D    1
mclk(R)->mclk(R)	27.551   */26.900        */0.349         npu0/CurrWAddr_reg[9]/SI    1
@(R)->smclk(R)	27.899   26.901/*        0.071/*         saradc0/adc_data_valid_reg/D    1
smclk(R)->smclk(R)	27.642   */26.903        */0.329         uart1/baud_cntr_reg[9]/SI    1
smclk(R)->smclk(R)	27.974   26.908/*        -0.003/*        i2c0/CGMaster/ClkStagesFF_reg[6]/SN    1
smclk(R)->smclk(R)	27.962   26.910/*        0.008/*         i2c1/CGMaster/ClkStagesFF_reg[11]/SN    1
mclk(R)->mclk(R)	27.828   */26.913        */0.071         npu0/CurrXIndex_reg[3]/D    1
smclk(R)->smclk(R)	27.964   26.914/*        0.007/*         i2c1/CGMaster/ClkStagesFF_reg[10]/SN    1
smclk(R)->smclk(R)	27.964   26.916/*        0.006/*         i2c1/CGMaster/ClkStagesFF_reg[3]/SN    1
smclk(F)->smclk(F)	42.208   26.916/*        0.084/*         spi1/m_tx_sreg_reg[31]/D    1
mclk(R)->mclk(R)	27.684   26.919/*        0.216/*         core/cg_clk_cpu/CG1/E    1
mclk(R)->mclk(R)	27.834   */26.922        */0.065         npu0/CurrYIndex_reg[3]/D    1
smclk(R)->smclk(R)	27.966   26.922/*        0.005/*         i2c1/CGMaster/ClkStagesFF_reg[2]/SN    1
smclk(R)->smclk(R)	27.955   26.923/*        0.016/*         i2c0/CGMaster/ClkStagesFF_reg[3]/SN    1
smclk(F)->smclk(F)	42.088   */26.923        */0.204         spi1/RC_CG_HIER_INST204/RC_CGIC_INST/E    1
smclk(R)->smclk(R)	27.902   */26.923        */0.069         i2c0/CGMaster/ClkStagesFF_reg[11]/D    1
smclk(R)->smclk(R)	27.985   26.928/*        -0.014/*        i2c0/CGMaster/ClkStagesFF_reg[7]/SN    1
smclk(R)->smclk(R)	27.983   26.930/*        -0.013/*        i2c0/CGMaster/ClkStagesFF_reg[15]/SN    1
@(R)->smclk(R)	27.876   */26.938        */0.095         uart0/USR_FEF_reg/D    1
smclk(R)->smclk(R)	27.960   26.940/*        0.010/*         i2c0/CGMaster/ClkStagesFF_reg[2]/SN    1
mclk(R)->mclk(R)	27.819   26.947/*        0.081/*         npu0/CurrX_reg[19]/D    1
smclk(R)->smclk(R)	27.962   26.947/*        0.008/*         i2c0/CGMaster/ClkStagesFF_reg[11]/SN    1
smclk(R)->smclk(R)	27.917   */26.951        */0.053         i2c1/CGMaster/ClkStagesFF_reg[13]/R    1
smclk(R)->smclk(R)	27.965   26.956/*        0.005/*         i2c0/CGMaster/ClkStagesFF_reg[10]/SN    1
smclk(R)->smclk(R)	27.919   */26.959        */0.052         i2c1/CGMaster/ClkStagesFF_reg[4]/R    1
smclk(R)->smclk(R)	27.918   */26.960        */0.052         i2c1/CGMaster/ClkStagesFF_reg[12]/R    1
mclk(R)->mclk(R)	27.821   26.960/*        0.078/*         npu0/CurrX_reg[16]/D    1
mclk(R)->mclk(R)	27.822   26.960/*        0.077/*         npu0/CurrX_reg[23]/D    1
mclk(R)->mclk(R)	27.822   26.961/*        0.077/*         npu0/CurrX_reg[22]/D    1
smclk(R)->smclk(R)	27.916   */26.963        */0.055         i2c1/CGMaster/ClkStagesFF_reg[5]/R    1
smclk(R)->smclk(R)	27.647   */26.964        */0.323         uart0/baud_cntr_reg[9]/SI    1
mclk(R)->mclk(R)	27.820   26.965/*        0.079/*         npu0/CurrX_reg[20]/D    1
smclk(R)->smclk(R)	27.902   */26.967        */0.068         i2c1/CGMaster/ClkStagesFF_reg[11]/D    1
mclk(R)->mclk(R)	27.521   26.969/*        0.378/*         core/reservation_valid_reg/SE    1
smclk(R)->smclk(R)	27.530   26.969/*        0.440/*         spi0/baud_counter_reg[0]/SE    1
smclk(R)->smclk(R)	27.535   26.973/*        0.436/*         spi0/baud_counter_reg[2]/SE    1
smclk(R)->smclk(R)	27.535   26.974/*        0.436/*         spi0/baud_counter_reg[3]/SE    1
smclk(R)->smclk(R)	27.535   26.974/*        0.436/*         spi0/baud_counter_reg[4]/SE    1
smclk(R)->smclk(R)	27.535   26.974/*        0.436/*         spi0/baud_counter_reg[5]/SE    1
smclk(R)->smclk(R)	27.535   26.974/*        0.436/*         spi0/baud_counter_reg[6]/SE    1
smclk(R)->smclk(R)	27.919   */26.975        */0.052         spi0/NextMAB_reg[12]/D    1
mclk(R)->mclk(R)	27.830   */26.977        */0.069         core/pc_next_ret_ltch_reg/D    1
mclk(R)->mclk(R)	27.817   26.977/*        0.083/*         npu0/CurrX_reg[9]/D    1
smclk(R)->smclk(R)	27.918   */26.977        */0.053         timer1/divider_counter_reg[11]/D    1
mclk(R)->mclk(R)	27.822   26.981/*        0.077/*         npu0/CurrX_reg[21]/D    1
mclk(R)->mclk(R)	27.819   26.982/*        0.080/*         npu0/CurrX_reg[3]/D    1
mclk(R)->mclk(R)	27.847   */26.985        */0.052         npu0/NpuState_reg[1]/D    1
mclk(R)->mclk(R)	27.816   26.986/*        0.083/*         npu0/CurrX_reg[2]/D    1
mclk(R)->mclk(R)	27.823   26.989/*        0.076/*         npu0/CurrX_reg[6]/D    1
mclk(R)->mclk(R)	27.547   */26.991        */0.352         npu0/CurrWAddr_reg[8]/SI    1
smclk(R)->smclk(R)	27.915   */26.994        */0.056         i2c1/CGMaster/ClkStagesFF_reg[1]/R    1
smclk(R)->smclk(R)	27.918   */26.996        */0.052         timer0/divider_counter_reg[11]/D    1
mclk(R)->mclk(R)	27.694   */26.997        */0.205         core/RC_CG_HIER_INST37/RC_CGIC_INST/E    1
smclk(R)->smclk(R)	27.919   */27.000        */0.051         i2c1/CGMaster/ClkStagesFF_reg[8]/R    1
mclk(R)->mclk(R)	27.821   27.001/*        0.078/*         npu0/CurrX_reg[7]/D    1
smclk(F)->smclk(F)	42.223   27.001/*        0.069/*         spi1/m_spi_teif_reg/D    1
mclk(R)->mclk(R)	27.822   27.001/*        0.078/*         npu0/CurrX_reg[5]/D    1
smclk(R)->smclk(R)	27.921   */27.004        */0.050         i2c1/CGMaster/ClkStagesFF_reg[9]/R    1
mclk(R)->mclk(R)	27.722   27.006/*        0.177/*         core/irq_handler_inst/RC_CG_HIER_INST91/RC_CGIC_INST/E    1
smclk(R)->smclk(R)	27.919   */27.008        */0.051         i2c0/CGMaster/ClkStagesFF_reg[12]/R    1
mclk(R)->mclk(R)	27.751   27.014/*        0.148/*         npu0/CurrW_reg[28]/D    1
smclk(R)->smclk(R)	27.920   */27.014        */0.050         i2c0/CGMaster/ClkStagesFF_reg[13]/R    1
mclk(R)->mclk(R)	27.824   27.015/*        0.076/*         npu0/CurrX_reg[4]/D    1
smclk(R)->smclk(R)	27.922   */27.019        */0.049         i2c0/CGMaster/ClkStagesFF_reg[5]/R    1
smclk(F)->smclk(F)	42.039   27.022/*        0.252/*         spi1/RC_CG_HIER_INST203/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.820   27.025/*        0.079/*         npu0/CurrX_reg[1]/D    1
smclk(R)->smclk(R)	27.645   */27.025        */0.326         uart1/baud_cntr_reg[8]/SI    1
mclk(R)->mclk(R)	27.805   27.026/*        0.094/*         npu0/CurrX_reg[11]/D    1
smclk(F)->smclk(F)	42.215   27.029/*        0.077/*         spi1/m_counter_reg[3]/D    1
smclk(R)->smclk(R)	27.920   */27.036        */0.050         i2c0/CGMaster/ClkStagesFF_reg[8]/R    1
smclk(F)->smclk(F)	42.217   27.036/*        0.074/*         spi1/m_counter_reg[1]/D    1
smclk(R)->smclk(R)	27.920   */27.036        */0.051         i2c0/CGMaster/ClkStagesFF_reg[1]/R    1
smclk(R)->smclk(R)	27.927   */27.036        */0.044         i2c0/CGMaster/ClkStagesFF_reg[4]/R    1
smclk(F)->smclk(F)	42.218   27.038/*        0.074/*         spi1/m_counter_reg[2]/D    1
mclk(R)->mclk(R)	27.751   27.038/*        0.148/*         npu0/CurrX_reg[24]/A    1
smclk(F)->smclk(F)	42.233   27.039/*        0.059/*         spi1/m_spi_tcif_reg/D    1
smclk(R)->smclk(R)	27.920   */27.040        */0.050         i2c0/CGMaster/ClkStagesFF_reg[9]/R    1
smclk(R)->smclk(R)	27.903   */27.043        */0.068         i2c0/CGMaster/ClkStagesFF_reg[10]/D    1
smclk(R)->smclk(R)	27.950   27.043/*        0.020/*         i2c1/CGMaster/ClkStagesFF_reg[4]/SN    1
mclk(R)->mclk(R)	27.822   27.044/*        0.077/*         npu0/CurrX_reg[18]/D    1
mclk(R)->mclk(R)	27.835   27.045/*        0.064/*         npu0/CurrX_reg[8]/D    1
smclk(R)->smclk(R)	27.925   */27.045        */0.045         i2c1/CGMaster/ClkStagesFF_reg[14]/R    1
mclk(R)->mclk(R)	27.816   27.047/*        0.083/*         npu0/CurrX_reg[15]/D    1
smclk(R)->smclk(R)	27.926   */27.047        */0.045         i2c1/CGMaster/ClkStagesFF_reg[2]/R    1
smclk(F)->smclk(F)	41.912   27.049/*        0.380/*         spi1/tx_in_progress_reg/SE    1
smclk(R)->smclk(R)	27.922   */27.050        */0.048         i2c1/CGMaster/ClkStagesFF_reg[15]/R    1
mclk(R)->mclk(R)	27.819   27.050/*        0.080/*         npu0/CurrX_reg[17]/D    1
smclk(R)->smclk(R)	27.927   */27.052        */0.043         i2c1/CGMaster/ClkStagesFF_reg[10]/R    1
smclk(R)->smclk(R)	27.927   */27.052        */0.043         i2c1/CGMaster/ClkStagesFF_reg[3]/R    1
mclk(R)->mclk(R)	27.762   27.053/*        0.138/*         npu0/CurrW_reg[24]/D    1
smclk(R)->smclk(R)	27.928   */27.057        */0.042         i2c1/CGMaster/ClkStagesFF_reg[6]/R    1
smclk(R)->smclk(R)	27.923   */27.057        */0.048         i2c1/CGMaster/ClkStagesFF_reg[11]/R    1
smclk(R)->smclk(R)	27.928   */27.057        */0.042         i2c1/CGMaster/ClkStagesFF_reg[7]/R    1
smclk(R)->smclk(R)	27.925   */27.065        */0.046         i2c0/CGMaster/ClkStagesFF_reg[14]/R    1
smclk(R)->smclk(R)	27.925   */27.066        */0.046         i2c0/CGMaster/ClkStagesFF_reg[7]/R    1
mclk(R)->mclk(R)	27.818   27.067/*        0.081/*         npu0/CurrX_reg[10]/D    1
smclk(R)->smclk(R)	27.956   27.067/*        0.014/*         i2c0/CGMaster/ClkStagesFF_reg[12]/SN    1
smclk(R)->smclk(R)	27.645   */27.070        */0.325         uart0/baud_cntr_reg[8]/SI    1
smclk(R)->smclk(R)	27.914   */27.071        */0.056         timer1/divider_counter_reg[10]/D    1
mclk(R)->mclk(R)	27.829   */27.072        */0.070         npu0/CurrYIndex_reg[2]/D    1
smclk(R)->smclk(R)	27.959   27.072/*        0.012/*         i2c1/CGMaster/ClkStagesFF_reg[5]/SN    1
smclk(R)->smclk(R)	27.927   */27.072        */0.044         i2c0/CGMaster/ClkStagesFF_reg[6]/R    1
mclk(R)->mclk(R)	27.822   27.072/*        0.077/*         npu0/CurrX_reg[0]/D    1
smclk(R)->smclk(R)	27.960   27.072/*        0.011/*         i2c1/CGMaster/ClkStagesFF_reg[12]/SN    1
mclk(R)->mclk(R)	27.767   27.073/*        0.132/*         npu0/CurrW_reg[23]/D    1
smclk(R)->smclk(R)	27.958   27.073/*        0.012/*         i2c0/CGMaster/ClkStagesFF_reg[4]/SN    1
smclk(R)->smclk(R)	27.928   */27.074        */0.043         i2c0/CGMaster/ClkStagesFF_reg[10]/R    1
smclk(R)->smclk(R)	27.948   27.074/*        0.023/*         i2c1/CGMaster/ClkStagesFF_reg[1]/SN    1
mclk(R)->mclk(R)	27.767   27.074/*        0.132/*         npu0/CurrW_reg[19]/D    1
mclk(R)->mclk(R)	27.821   27.076/*        0.078/*         npu0/CurrX_reg[14]/D    1
smclk(R)->smclk(R)	27.923   */27.076        */0.047         i2c0/CGMaster/ClkStagesFF_reg[11]/R    1
smclk(R)->smclk(R)	27.929   */27.077        */0.042         i2c0/CGMaster/ClkStagesFF_reg[3]/R    1
mclk(R)->mclk(R)	27.768   27.077/*        0.131/*         npu0/CurrW_reg[16]/D    1
mclk(R)->mclk(R)	27.768   27.077/*        0.131/*         npu0/CurrW_reg[22]/D    1
smclk(R)->smclk(R)	27.929   */27.080        */0.041         i2c0/CGMaster/ClkStagesFF_reg[2]/R    1
mclk(R)->mclk(R)	27.828   */27.080        */0.072         npu0/CurrXIndex_reg[2]/D    1
smclk(R)->smclk(R)	27.961   27.080/*        0.009/*         i2c1/CGMaster/ClkStagesFF_reg[13]/SN    1
smclk(F)->smclk(F)	42.233   27.083/*        0.058/*         spi1/clr_start_tx_reg/D    1
mclk(R)->mclk(R)	27.823   27.084/*        0.077/*         npu0/CurrX_reg[13]/D    1
smclk(R)->smclk(R)	27.964   27.084/*        0.007/*         i2c1/CGMaster/ClkStagesFF_reg[8]/SN    1
smclk(R)->smclk(R)	27.902   */27.085        */0.068         i2c1/CGMaster/ClkStagesFF_reg[10]/D    1
smclk(R)->smclk(R)	27.951   27.086/*        0.019/*         i2c1/CGMaster/ClkStagesFF_reg[9]/SN    1
smclk(R)->smclk(R)	27.925   */27.086        */0.045         i2c0/CGMaster/ClkStagesFF_reg[15]/R    1
mclk(R)->mclk(R)	27.770   27.087/*        0.129/*         npu0/CurrW_reg[20]/D    1
smclk(R)->smclk(R)	27.891   */27.091        */0.080         i2c0/MasterData_reg[4]/D    1
smclk(R)->smclk(R)	27.648   */27.091        */0.322         uart1/tx_parity_reg/SI    1
mclk(R)->mclk(R)	27.771   27.091/*        0.128/*         npu0/CurrW_reg[21]/D    1
mclk(R)->mclk(R)	27.821   27.092/*        0.078/*         npu0/NpuState_reg[2]/D    1
mclk(R)->mclk(R)	27.825   27.092/*        0.075/*         npu0/CurrX_reg[12]/D    1
smclk(R)->smclk(R)	27.947   27.093/*        0.023/*         i2c0/CGMaster/ClkStagesFF_reg[1]/SN    1
mclk(R)->mclk(R)	27.684   */27.097        */0.215         core/RC_CG_HIER_INST44/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.770   27.097/*        0.129/*         npu0/CurrW_reg[6]/D    1
smclk(R)->smclk(R)	27.920   */27.099        */0.051         spi0/NextMAB_reg[11]/D    1
smclk(R)->smclk(R)	27.894   */27.100        */0.076         i2c0/MasterData_reg[6]/D    1
smclk(R)->smclk(R)	27.967   27.101/*        0.004/*         i2c0/CGMaster/ClkStagesFF_reg[5]/SN    1
mclk(R)->mclk(R)	27.771   27.102/*        0.128/*         npu0/CurrW_reg[3]/D    1
mclk(R)->mclk(R)	27.819   27.103/*        0.080/*         npu0/MemReady_reg/D    1
mclk(R)->mclk(R)	27.549   */27.103        */0.350         npu0/CurrWAddr_reg[7]/SI    1
smclk(F)->smclk(F)	42.223   27.104/*        0.068/*         spi0/m_counter_reg[3]/D    1
mclk(R)->mclk(R)	27.773   27.105/*        0.126/*         npu0/CurrW_reg[9]/D    1
smclk(R)->smclk(R)	27.969   27.107/*        0.002/*         i2c0/CGMaster/ClkStagesFF_reg[13]/SN    1
@(R)->smclk(R)	27.831   27.108/*        0.140/*         saradc0/adc_data_out_reg[2]/D    1
smclk(F)->smclk(F)	42.224   27.108/*        0.068/*         spi0/m_counter_reg[1]/D    1
smclk(R)->smclk(R)	27.626   27.108/*        0.345/*         i2c1/MasterSDA_reg/SE    1
smclk(F)->smclk(F)	42.224   27.109/*        0.068/*         spi0/m_counter_reg[2]/D    1
mclk(R)->mclk(R)	27.773   27.109/*        0.127/*         npu0/CurrW_reg[5]/D    1
mclk(R)->mclk(R)	27.774   27.110/*        0.125/*         npu0/CurrW_reg[7]/D    1
smclk(R)->smclk(R)	27.506   27.112/*        0.464/*         i2c0/MasterData_reg[3]/SE    1
@(R)->smclk(R)	27.818   27.115/*        0.153/*         saradc0/adc_data_out_reg[5]/D    1
smclk(R)->smclk(R)	27.919   */27.116        */0.052         timer0/divider_counter_reg[10]/D    1
smclk(R)->smclk(R)	27.510   27.116/*        0.460/*         i2c0/MasterData_reg[2]/SE    1
mclk(R)->mclk(R)	27.775   27.116/*        0.124/*         npu0/CurrW_reg[4]/D    1
mclk(R)->mclk(R)	27.775   27.117/*        0.125/*         npu0/CurrW_reg[2]/D    1
smclk(R)->smclk(R)	27.899   */27.117        */0.072         i2c0/MasterData_reg[5]/D    1
@(R)->smclk(R)	27.819   27.119/*        0.151/*         saradc0/adc_data_out_reg[3]/D    1
smclk(R)->smclk(R)	27.647   */27.120        */0.324         uart0/tx_parity_reg/SI    1
smclk(R)->smclk(R)	27.897   27.124/*        0.073/*         timer0/compare0_int_flag_reg/D    1
smclk(R)->smclk(R)	27.920   */27.124        */0.050         spi0/baud_counter_reg[7]/D    1
smclk(R)->smclk(R)	27.893   */27.126        */0.077         i2c1/MasterData_reg[4]/D    1
smclk(R)->smclk(R)	27.960   27.126/*        0.011/*         i2c0/CGMaster/ClkStagesFF_reg[8]/SN    1
mclk(R)->mclk(R)	27.784   27.128/*        0.115/*         npu0/CurrW_reg[30]/D    1
smclk(R)->smclk(R)	27.894   */27.128        */0.076         i2c1/MasterData_reg[6]/D    1
mclk(R)->mclk(R)	27.785   27.131/*        0.114/*         npu0/CurrW_reg[31]/D    1
smclk(R)->smclk(R)	27.650   */27.134        */0.320         i2c1/MasterData_reg[5]/SE    1
smclk(R)->smclk(R)	27.650   */27.134        */0.320         i2c1/MasterData_reg[3]/SE    1
smclk(R)->smclk(R)	27.801   */27.134        */0.170         i2c1/RC_CG_HIER_INST150/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.782   27.136/*        0.117/*         npu0/CurrW_reg[1]/D    1
mclk(R)->mclk(R)	27.689   27.138/*        0.210/*         npu0/RC_CG_HIER_INST167/RC_CGIC_INST/E    1
smclk(R)->smclk(R)	27.654   */27.138        */0.316         i2c1/MasterData_reg[2]/SE    1
smclk(R)->smclk(R)	27.533   27.139/*        0.437/*         i2c0/MasterData_reg[1]/SE    1
smclk(R)->smclk(R)	27.533   27.139/*        0.437/*         i2c0/MasterData_reg[7]/SE    1
smclk(R)->smclk(R)	27.903   */27.141        */0.068         i2c0/CGMaster/ClkStagesFF_reg[9]/D    1
smclk(R)->smclk(R)	27.556   27.143/*        0.414/*         i2c1/I2CMCB_reg/SE    1
mclk(R)->mclk(R)	27.790   27.147/*        0.109/*         npu0/CurrW_reg[29]/D    1
mclk(R)->mclk(R)	27.791   27.149/*        0.108/*         npu0/CurrW_reg[27]/D    1
mclk(R)->mclk(R)	27.792   27.151/*        0.108/*         npu0/CurrW_reg[18]/D    1
mclk(R)->mclk(R)	27.790   27.152/*        0.110/*         npu0/CurrW_reg[8]/D    1
smclk(R)->smclk(R)	27.895   27.152/*        0.076/*         spi0/FlashState_reg[2]/D    1
mclk(R)->mclk(R)	27.541   27.156/*        0.358/*         npu0/NpuDone_reg/SE    1
mclk(R)->mclk(R)	27.794   27.156/*        0.106/*         npu0/CurrW_reg[25]/D    1
smclk(F)->smclk(F)	42.101   */27.157        */0.191         spi0/RC_CG_HIER_INST188/RC_CGIC_INST/E    1
smclk(R)->smclk(R)	27.898   27.157/*        0.073/*         timer1/compare1_int_flag_reg/D    1
mclk(R)->mclk(R)	27.794   27.159/*        0.105/*         npu0/CurrW_reg[26]/D    1
@(R)->smclk(R)	27.816   27.159/*        0.155/*         saradc0/adc_data_out_reg[7]/D    1
smclk(R)->smclk(R)	27.648   */27.161        */0.323         uart1/baud_cntr_reg[7]/SI    1
smclk(R)->smclk(R)	27.969   27.164/*        0.002/*         i2c0/CGMaster/ClkStagesFF_reg[9]/SN    1
mclk(R)->mclk(R)	27.797   27.167/*        0.103/*         npu0/CurrW_reg[17]/D    1
smclk(R)->smclk(R)	27.893   27.168/*        0.078/*         timer0/compare1_int_flag_reg/D    1
smclk(R)->smclk(R)	27.640   */27.168        */0.331         uart0/baud_cntr_reg[7]/SI    1
@(R)->smclk(R)	27.817   27.171/*        0.153/*         saradc0/adc_data_out_reg[6]/D    1
smclk(R)->smclk(R)	27.894   27.172/*        0.076/*         timer1/compare0_int_flag_reg/D    1
@(R)->smclk(R)	27.823   27.174/*        0.147/*         saradc0/adc_data_out_reg[0]/D    1
smclk(R)->smclk(R)	27.533   27.176/*        0.438/*         i2c1/MasterData_reg[7]/SE    1
smclk(R)->smclk(R)	27.533   27.176/*        0.438/*         i2c1/MasterData_reg[1]/SE    1
mclk(R)->mclk(R)	27.800   27.178/*        0.099/*         npu0/CurrW_reg[15]/D    1
mclk(R)->mclk(R)	27.800   27.181/*        0.100/*         npu0/CurrW_reg[0]/D    1
mclk(R)->mclk(R)	27.830   */27.185        */0.070         npu0/CurrYIndex_reg[1]/D    1
mclk(R)->mclk(R)	27.803   27.185/*        0.097/*         npu0/CurrW_reg[14]/D    1
mclk(R)->mclk(R)	27.803   27.187/*        0.096/*         npu0/CurrW_reg[13]/D    1
mclk(R)->mclk(R)	27.804   27.188/*        0.096/*         npu0/CurrW_reg[12]/D    1
mclk(R)->mclk(R)	27.804   27.188/*        0.095/*         npu0/CurrW_reg[10]/D    1
mclk(R)->mclk(R)	27.703   27.189/*        0.196/*         core/RC_CG_HIER_INST38/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.828   */27.191        */0.072         npu0/CurrXIndex_reg[1]/D    1
mclk(R)->mclk(R)	27.806   27.196/*        0.093/*         npu0/CurrW_reg[11]/D    1
smclk(R)->smclk(R)	27.919   */27.197        */0.052         spi0/NextMAB_reg[10]/D    1
smclk(R)->smclk(R)	27.902   */27.197        */0.068         i2c1/CGMaster/ClkStagesFF_reg[9]/D    1
mclk(R)->mclk(R)	27.511   27.197/*        0.388/*         npu0/AccResetN_reg/SE    1
@(R)->smclk(R)	27.818   27.203/*        0.153/*         saradc0/adc_data_out_reg[9]/D    1
smclk(R)->smclk(R)	27.920   */27.203        */0.051         timer1/divider_counter_reg[9]/D    1
smclk(R)->smclk(R)	27.523   27.206/*        0.447/*         i2c1/CGMaster/EnLat_reg/SE    1
smclk(R)->smclk(R)	27.914   */27.206        */0.056         timer0/divider_counter_reg[9]/D    1
smclk(R)->smclk(R)	27.522   27.212/*        0.449/*         i2c0/CGMaster/EnLat_reg/SE    1
@(R)->smclk(R)	27.821   27.214/*        0.149/*         saradc0/adc_data_out_reg[1]/D    1
smclk(R)->smclk(R)	27.636   27.220/*        0.334/*         i2c0/MasterSDA_reg/SE    1
mclk(R)->mclk(R)	27.509   27.229/*        0.390/*         npu0/BiasDone_reg/SE    1
mclk(R)->mclk(R)	27.552   */27.232        */0.348         npu0/CurrWAddr_reg[6]/SI    1
smclk(R)->smclk(R)	27.820   27.234/*        0.150/*         i2c1/CGMaster/CG0/CG1/E    1
smclk(R)->smclk(R)	27.794   */27.235        */0.177         i2c0/RC_CG_HIER_INST136/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.833   */27.237        */0.066         npu0/NpuState_reg[0]/D    1
smclk(R)->smclk(R)	27.575   27.241/*        0.395/*         i2c0/I2CMCB_reg/SE    1
mclk(R)->mclk(R)	27.789   27.242/*        0.111/*         core/datapath_inst/mainalu/divider/complete_reg/D    1
mclk(R)->mclk(R)	27.538   27.252/*        0.361/*         core/irq_handler_inst/context_restored_reg/SE    1
smclk(R)->smclk(R)	27.903   */27.252        */0.067         i2c0/CGMaster/ClkStagesFF_reg[8]/D    1
mclk(R)->mclk(R)	27.655   27.253/*        0.244/*         npu0/NpuDone_reg/SI    1
mclk(R)->mclk(R)	27.663   27.254/*        0.237/*         npu0/MAC_CLK_CG/CG1/E    1
mclk(R)->mclk(R)	27.734   */27.256        */0.165         npu0/RC_CG_HIER_INST157/RC_CGIC_INST/E    1
@(R)->smclk(R)	27.820   27.256/*        0.151/*         saradc0/adc_data_out_reg[4]/D    1
smclk(R)->smclk(R)	27.524   27.260/*        0.447/*         uart0/tx_sr_reg[3]/SE    1
smclk(R)->smclk(R)	27.524   27.260/*        0.447/*         uart0/tx_sr_reg[5]/SE    1
smclk(R)->smclk(R)	27.524   27.260/*        0.447/*         uart0/tx_sr_reg[4]/SE    1
smclk(R)->smclk(R)	27.524   27.260/*        0.447/*         uart0/tx_sr_reg[2]/SE    1
smclk(R)->smclk(R)	27.524   27.260/*        0.447/*         uart0/tx_sr_reg[6]/SE    1
smclk(R)->smclk(R)	27.524   27.260/*        0.447/*         uart0/tx_sr_reg[1]/SE    1
smclk(R)->smclk(R)	27.524   27.260/*        0.447/*         uart0/tx_sr_reg[7]/SE    1
smclk(F)->smclk(F)	42.210   27.261/*        0.082/*         spi0/m_spi_tcif_reg/D    1
@(R)->smclk(R)	27.816   27.261/*        0.155/*         saradc0/adc_data_out_reg[8]/D    1
mclk(R)->mclk(R)	27.715   */27.265        */0.185         npu0/RC_CG_HIER_INST153/RC_CGIC_INST/E    1
smclk(R)->smclk(R)	27.826   27.272/*        0.145/*         i2c0/CGMaster/CG0/CG1/E    1
smclk(R)->smclk(R)	27.648   */27.275        */0.322         uart1/baud_cntr_reg[6]/SI    1
smclk(R)->smclk(R)	27.526   27.277/*        0.445/*         uart1/tx_sr_reg[7]/SE    1
smclk(R)->smclk(R)	27.526   27.278/*        0.445/*         uart1/tx_sr_reg[3]/SE    1
smclk(R)->smclk(R)	27.526   27.278/*        0.445/*         uart1/tx_sr_reg[2]/SE    1
smclk(R)->smclk(R)	27.526   27.278/*        0.445/*         uart1/tx_sr_reg[1]/SE    1
smclk(R)->smclk(R)	27.526   27.278/*        0.445/*         uart1/tx_sr_reg[6]/SE    1
smclk(R)->smclk(R)	27.526   27.278/*        0.445/*         uart1/tx_sr_reg[4]/SE    1
smclk(R)->smclk(R)	27.526   27.278/*        0.445/*         uart1/tx_sr_reg[5]/SE    1
@(R)->smclk(R)	27.823   27.278/*        0.147/*         saradc0/adc_ready_prev_reg/D    1
smclk(R)->smclk(R)	27.650   */27.280        */0.320         spi1/baud_counter_reg[6]/SI    1
mclk(R)->mclk(R)	27.741   27.283/*        0.158/*         npu0/RC_CG_HIER_INST156/RC_CGIC_INST/E    1
smclk(R)->smclk(R)	27.594   27.294/*        0.377/*         uart1/tx_parity_reg/SE    1
smclk(R)->smclk(R)	27.873   27.296/*        0.098/*         i2c0/MasterState_reg[4]/D    1
smclk(R)->smclk(R)	27.805   27.299/*        0.166/*         afe0/adc_fsm/fsm/RC_CG_HIER_INST36/RC_CGIC_INST/E    1
smclk(R)->smclk(R)	27.646   */27.301        */0.325         uart0/baud_cntr_reg[6]/SI    1
smclk(R)->smclk(R)	27.919   */27.303        */0.051         spi0/NextMAB_reg[9]/D    1
smclk(R)->smclk(R)	27.903   */27.304        */0.068         i2c1/CGMaster/ClkStagesFF_reg[8]/D    1
smclk(R)->smclk(R)	27.870   27.306/*        0.100/*         i2c1/MasterState_reg[4]/D    1
smclk(R)->smclk(R)	27.647   */27.306        */0.324         spi0/baud_counter_reg[6]/SI    1
mclk(R)->mclk(R)	27.722   */27.307        */0.177         npu0/RC_CG_HIER_INST155/RC_CGIC_INST/E    1
smclk(R)->smclk(R)	27.918   */27.314        */0.052         timer1/divider_counter_reg[8]/D    1
smclk(R)->smclk(R)	27.813   27.325/*        0.157/*         i2c0/RC_CG_HIER_INST135/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.551   */27.325        */0.348         npu0/CurrWAddr_reg[5]/SI    1
smclk(R)->smclk(R)	27.919   */27.327        */0.052         timer0/divider_counter_reg[8]/D    1
smclk(R)->smclk(R)	27.600   27.344/*        0.370/*         uart0/tx_parity_reg/SE    1
smclk(R)->smclk(R)	27.820   27.353/*        0.150/*         i2c1/RC_CG_HIER_INST149/RC_CGIC_INST/E    1
smclk(R)->smclk(R)	27.766   */27.355        */0.204         uart1/RC_CG_HIER_INST307/RC_CGIC_INST/E    1
smclk(R)->smclk(R)	27.900   27.365/*        0.071/*         i2c0/I2CMXC_reg/D    1
mclk(R)->mclk(R)	27.544   */27.366        */0.355         npu0/AccResetN_reg/SI    1
smclk(R)->smclk(R)	27.645   */27.371        */0.325         uart1/baud_cntr_reg[5]/SI    1
smclk(R)->smclk(R)	27.899   27.378/*        0.071/*         i2c1/I2CMXC_reg/D    1
smclk(R)->smclk(R)	27.915   27.380/*        0.055/*         uart1/USR_UTEIF_reg/D    1
smclk(R)->smclk(R)	27.901   */27.382        */0.069         i2c0/CGMaster/ClkStagesFF_reg[7]/D    1
smclk(R)->smclk(R)	27.644   */27.391        */0.326         uart0/baud_cntr_reg[5]/SI    1
smclk(R)->smclk(R)	27.647   */27.392        */0.323         spi1/baud_counter_reg[5]/SI    1
smclk(R)->smclk(R)	27.775   */27.400        */0.195         uart0/RC_CG_HIER_INST292/RC_CGIC_INST/E    1
smclk(R)->smclk(R)	27.895   27.401/*        0.075/*         uart1/tx_bit_cntr_reg[3]/D    1
smclk(R)->smclk(R)	27.916   27.401/*        0.055/*         uart0/USR_UTEIF_reg/D    1
smclk(R)->smclk(R)	27.908   27.402/*        0.063/*         spi0/FlashState_reg[1]/D    1
smclk(R)->smclk(R)	27.785   27.405/*        0.186/*         i2c1/RC_CG_HIER_INST145/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.835   */27.407        */0.065         core/datapath_inst/mainalu/divider/cnt_reg[3]/D    1
smclk(R)->smclk(R)	27.920   */27.407        */0.051         spi0/NextMAB_reg[8]/D    1
smclk(R)->smclk(R)	27.644   */27.410        */0.327         spi0/baud_counter_reg[5]/SI    1
smclk(R)->smclk(R)	27.550   27.411/*        0.420/*         spi0/FlashDelay_reg[0]/SE    1
smclk(R)->smclk(R)	27.919   */27.415        */0.052         timer1/divider_counter_reg[7]/D    1
smclk(R)->smclk(R)	27.554   27.415/*        0.417/*         spi0/FlashDelay_reg[1]/SE    1
smclk(R)->smclk(R)	27.609   27.416/*        0.362/*         uart1/tx_in_progress_reg/SE    1
mclk(R)->mclk(R)	27.814   27.417/*        0.086/*         core/datapath_inst/mainalu/divider/cnt_reg[4]/D    1
mclk(R)->mclk(R)	27.544   27.417/*        0.355/*         core/irq_handler_inst/single_isr_active_reg/SI    1
mclk(R)->mclk(R)	27.648   27.418/*        0.251/*         npu0/BiasDone_reg/SI    1
smclk(R)->smclk(R)	27.911   27.418/*        0.060/*         spi0/FlashState_reg[0]/D    1
smclk(R)->smclk(R)	27.783   27.420/*        0.187/*         i2c0/RC_CG_HIER_INST131/RC_CGIC_INST/E    1
smclk(R)->smclk(R)	27.782   */27.424        */0.189         i2c1/RC_CG_HIER_INST148/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.549   */27.425        */0.350         npu0/CurrWAddr_reg[4]/SI    1
smclk(R)->smclk(R)	27.536   27.426/*        0.434/*         spi1/baud_counter_reg[0]/SE    1
smclk(R)->smclk(R)	27.540   27.430/*        0.430/*         spi1/baud_counter_reg[2]/SE    1
smclk(R)->smclk(R)	27.540   27.430/*        0.430/*         spi1/baud_counter_reg[4]/SE    1
smclk(R)->smclk(R)	27.540   27.430/*        0.430/*         spi1/baud_counter_reg[3]/SE    1
smclk(R)->smclk(R)	27.540   27.430/*        0.430/*         spi1/baud_counter_reg[6]/SE    1
smclk(R)->smclk(R)	27.540   27.430/*        0.430/*         spi1/baud_counter_reg[5]/SE    1
smclk(R)->smclk(R)	27.901   */27.432        */0.070         i2c1/CGMaster/ClkStagesFF_reg[7]/D    1
smclk(R)->smclk(R)	27.899   27.437/*        0.072/*         uart0/tx_bit_cntr_reg[3]/D    1
smclk(R)->smclk(R)	27.623   27.438/*        0.348/*         i2c0/MasterSCL_reg/SE    1
smclk(R)->smclk(R)	27.920   */27.440        */0.051         timer0/divider_counter_reg[7]/D    1
smclk(R)->smclk(R)	27.912   27.440/*        0.058/*         uart1/tx_bit_cntr_reg[1]/D    1
smclk(R)->smclk(R)	27.887   27.441/*        0.083/*         i2c1/MasterState_reg[2]/D    1
smclk(R)->smclk(R)	27.612   27.443/*        0.359/*         uart0/tx_in_progress_reg/SE    1
mclk(R)->mclk(R)	27.828   */27.447        */0.071         npu0/CurrXIndex_reg[0]/D    1
mclk(R)->mclk(R)	27.721   27.447/*        0.178/*         npu0/RC_CG_HIER_INST154/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.831   */27.448        */0.068         npu0/CurrYIndex_reg[0]/D    1
smclk(R)->smclk(R)	27.886   27.450/*        0.084/*         i2c1/MasterState_reg[1]/D    1
smclk(R)->smclk(R)	27.909   27.452/*        0.062/*         uart0/tx_bit_cntr_reg[1]/D    1
smclk(R)->smclk(R)	27.907   27.452/*        0.064/*         uart1/clr_start_tx_reg/D    1
smclk(R)->smclk(R)	27.907   27.457/*        0.063/*         i2c0/ClearMasterWrite_reg/D    1
smclk(R)->smclk(R)	27.623   27.459/*        0.348/*         i2c1/MasterSCL_reg/SE    1
smclk(R)->smclk(R)	27.895   27.464/*        0.076/*         i2c0/MasterState_reg[1]/D    1
smclk(R)->smclk(R)	27.888   27.469/*        0.082/*         i2c0/MasterState_reg[2]/D    1
smclk(R)->smclk(R)	27.907   27.472/*        0.063/*         uart0/clr_start_tx_reg/D    1
smclk(R)->smclk(R)	27.906   27.475/*        0.065/*         i2c1/ClearMasterWrite_reg/D    1
smclk(F)->smclk(F)	41.830   27.476/*        0.462/*         saradc0/ADC_sync_sample_step_counter_reg[2]/SE    1
smclk(F)->smclk(F)	41.830   27.476/*        0.462/*         saradc0/ADC_sync_sample_step_counter_reg[0]/SE    1
smclk(F)->smclk(F)	41.830   27.476/*        0.462/*         saradc0/ADC_sync_sample_step_counter_reg[1]/SE    1
smclk(F)->smclk(F)	41.830   27.476/*        0.462/*         saradc0/ADC_sync_sample_step_counter_reg[3]/SE    1
smclk(R)->smclk(R)	27.906   27.476/*        0.065/*         uart0/tx_sr_reg[8]/D    1
smclk(R)->smclk(R)	27.907   */27.476        */0.064         i2c0/MasterBit_reg[0]/D    1
smclk(R)->smclk(R)	27.901   */27.485        */0.070         uart1/tx_bit_cntr_reg[0]/D    1
smclk(R)->smclk(R)	27.648   */27.486        */0.323         uart1/baud_cntr_reg[4]/SI    1
smclk(R)->smclk(R)	27.901   */27.489        */0.069         uart1/tx_bit_cntr_reg[2]/D    1
smclk(R)->smclk(R)	27.788   */27.500        */0.182         i2c0/RC_CG_HIER_INST134/RC_CGIC_INST/E    1
smclk(R)->smclk(R)	27.641   */27.506        */0.329         spi1/baud_counter_reg[4]/SI    1
smclk(R)->smclk(R)	27.649   */27.508        */0.322         uart0/baud_cntr_reg[4]/SI    1
smclk(R)->smclk(R)	27.909   27.508/*        0.061/*         uart1/tx_sr_reg[8]/D    1
smclk(F)->smclk(F)	41.863   27.509/*        0.429/*         saradc0/conv_busy_reg/SE    1
smclk(R)->smclk(R)	27.917   */27.511        */0.053         spi1/baud_counter_reg[7]/D    1
smclk(R)->smclk(R)	27.893   27.512/*        0.078/*         afe0/adc_fsm/fsm/state_reg[2]/D    1
mclk(R)->mclk(R)	27.808   27.514/*        0.091/*         core/datapath_inst/mainalu/divider/state_reg[1]/D    1
smclk(R)->smclk(R)	27.906   */27.516        */0.065         i2c1/MasterBit_reg[0]/D    1
smclk(R)->smclk(R)	27.899   */27.517        */0.072         i2c0/CGMaster/ClkStagesFF_reg[6]/D    1
smclk(R)->smclk(R)	27.919   */27.519        */0.051         timer1/divider_counter_reg[6]/D    1
smclk(R)->smclk(R)	27.903   */27.520        */0.067         uart0/tx_bit_cntr_reg[0]/D    1
smclk(R)->smclk(R)	27.912   27.523/*        0.059/*         afe0/adc_data_rdy_if_reg/D    1
smclk(R)->smclk(R)	27.912   27.525/*        0.059/*         afe0/adc_ovf_if_reg/D    1
smclk(R)->smclk(R)	27.920   */27.528        */0.050         spi0/NextMAB_reg[7]/D    1
smclk(R)->smclk(R)	27.905   */27.531        */0.066         uart0/tx_bit_cntr_reg[2]/D    1
smclk(R)->smclk(R)	27.647   */27.537        */0.323         spi0/baud_counter_reg[4]/SI    1
mclk(R)->mclk(R)	27.550   */27.540        */0.349         npu0/CurrWAddr_reg[3]/SI    1
smclk(R)->smclk(R)	27.919   */27.545        */0.051         timer0/divider_counter_reg[6]/D    1
smclk(R)->smclk(R)	27.910   */27.547        */0.061         i2c1/I2CMSTS_reg/D    1
smclk(R)->smclk(R)	27.908   */27.551        */0.062         uart0/tx_sr_reg[0]/D    1
smclk(R)->smclk(R)	27.919   */27.551        */0.051         uart0/ud_cntr_reg[0]/D    1
smclk(R)->smclk(R)	27.906   */27.551        */0.064         uart1/tx_sr_reg[0]/D    1
smclk(R)->smclk(R)	27.902   */27.564        */0.068         i2c1/CGMaster/ClkStagesFF_reg[6]/D    1
mclk(R)->mclk(R)	27.823   */27.569        */0.077         core/datapath_inst/mainalu/divider/cnt_reg[2]/D    1
smclk(F)->smclk(F)	42.125   */27.570        */0.167         spi1/m_counter_reg[4]/D    1
smclk(R)->smclk(R)	27.916   */27.573        */0.055         i2c1/I2CMTXE_reg/D    1
mclk(R)->mclk(R)	27.574   */27.575        */0.325         core/irq_handler_inst/context_restored_reg/SI    1
smclk(R)->smclk(R)	27.912   */27.578        */0.059         i2c1/ClearI2CMST_reg/D    1
mclk(R)->mclk(R)	27.681   */27.578        */0.219         npu0/RC_CG_HIER_INST158/RC_CGIC_INST/E    1
smclk(F)->smclk(F)	42.123   27.578/*        0.169/*         saradc0/RC_CG_HIER_INST168/RC_CGIC_INST/E    1
smclk(R)->smclk(R)	27.829   27.580/*        0.141/*         i2c1/RC_CG_HIER_INST138/RC_CGIC_INST/E    1
smclk(R)->smclk(R)	27.909   */27.580        */0.062         i2c0/MasterBit_reg[2]/D    1
smclk(R)->smclk(R)	27.818   27.581/*        0.153/*         i2c0/RC_CG_HIER_INST124/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.756   27.585/*        0.144/*         npu0/CurrX_reg[24]/B    1
smclk(R)->smclk(R)	27.911   */27.587        */0.060         i2c0/MasterBit_reg[1]/D    1
smclk(R)->smclk(R)	27.648   */27.588        */0.323         spi1/baud_counter_reg[3]/SI    1
smclk(R)->smclk(R)	27.901   27.589/*        0.070/*         i2c1/ClearI2CMRB_reg/D    1
smclk(R)->smclk(R)	27.894   27.590/*        0.076/*         i2c0/ClearI2CMRB_reg/D    1
smclk(R)->smclk(R)	27.694   27.590/*        0.276/*         i2c1/CGMaster/RC_CG_HIER_INST151/RC_CGIC_INST/E    1
smclk(R)->smclk(R)	27.898   */27.590        */0.072         i2c1/MasterBit_reg[1]/D    1
smclk(R)->smclk(R)	27.646   */27.593        */0.325         uart1/baud_cntr_reg[3]/SI    1
smclk(R)->smclk(R)	27.658   */27.594        */0.313         timer1/compare1_output_reg/D    1
smclk(F)->smclk(F)	42.110   */27.598        */0.182         spi1/m_counter_reg[5]/A    1
smclk(R)->smclk(R)	27.888   27.599/*        0.082/*         i2c1/MasterState_reg[3]/D    1
smclk(R)->smclk(R)	27.914   */27.599        */0.056         i2c0/I2CMTXE_reg/D    1
smclk(R)->smclk(R)	27.912   */27.602        */0.059         i2c0/I2CMSTS_reg/D    1
smclk(R)->smclk(R)	27.920   */27.608        */0.050         uart1/ud_cntr_reg[0]/D    1
smclk(R)->smclk(R)	27.702   27.608/*        0.268/*         i2c0/CGMaster/RC_CG_HIER_INST137/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.572   */27.611        */0.327         core/irq_handler_inst/context_saved_reg/SI    1
smclk(R)->smclk(R)	27.909   */27.613        */0.061         i2c0/ClearI2CMST_reg/D    1
smclk(R)->smclk(R)	27.647   */27.613        */0.323         uart0/baud_cntr_reg[3]/SI    1
smclk(R)->smclk(R)	27.919   */27.618        */0.051         timer1/divider_counter_reg[5]/D    1
smclk(R)->smclk(R)	27.908   */27.621        */0.063         i2c0/MasterState_reg[3]/D    1
smclk(R)->smclk(R)	27.907   27.622/*        0.063/*         i2c1/ClearI2CMSP_reg/D    1
smclk(F)->smclk(F)	41.821   27.624/*        0.471/*         spi0/sck_reg/SE    1
smclk(R)->smclk(R)	27.908   */27.624        */0.063         i2c1/MasterBit_reg[2]/D    1
smclk(R)->smclk(R)	27.918   */27.627        */0.053         spi0/NextMAB_reg[6]/D    1
smclk(F)->smclk(F)	42.094   */27.629        */0.197         saradc0/RC_CG_HIER_INST169/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.666   */27.636        */0.234         core/datapath_inst/mainalu/divider/RC_CG_HIER_INST56/RC_CGIC_INST/E    1
smclk(R)->smclk(R)	27.646   */27.638        */0.324         spi0/baud_counter_reg[3]/SI    1
smclk(F)->smclk(F)	42.048   27.649/*        0.244/*         spi1/RC_CG_HIER_INST205/RC_CGIC_INST/E    1
smclk(R)->smclk(R)	27.920   */27.650        */0.051         timer0/divider_counter_reg[5]/D    1
smclk(R)->smclk(R)	27.909   27.653/*        0.062/*         i2c0/ClearI2CMSP_reg/D    1
smclk(R)->smclk(R)	27.829   */27.655        */0.142         i2c0/MasterSDA_reg/D    1
smclk(F)->smclk(F)	41.929   */27.658        */0.363         spi1/sck_reg/SI    1
smclk(R)->smclk(R)	27.910   27.659/*        0.061/*         uart0/rx_clk_cntr_reg[3]/D    1
smclk(R)->smclk(R)	27.763   27.659/*        0.208/*         i2c1/CGMaster/EnLat_reg/D    1
mclk(R)->mclk(R)	27.553   */27.660        */0.347         npu0/CurrWAddr_reg[2]/SI    1
mclk(R)->mclk(R)	27.793   27.664/*        0.107/*         core/irq_handler_inst/current_state_reg[3]/D    1
smclk(R)->smclk(R)	27.766   27.666/*        0.204/*         i2c1/CGMaster/CG1/CG1/E    1
smclk(R)->smclk(R)	27.903   */27.666        */0.068         i2c1/CGMaster/ClkStagesFF_reg[5]/D    1
smclk(R)->smclk(R)	27.637   */27.669        */0.333         uart1/baud_cntr_reg[2]/SI    1
smclk(R)->smclk(R)	27.684   */27.674        */0.286         timer0/compare0_output_reg/D    1
smclk(R)->smclk(R)	27.769   27.675/*        0.201/*         i2c0/CGMaster/EnLat_reg/D    1
smclk(R)->smclk(R)	27.772   27.679/*        0.198/*         i2c0/CGMaster/CG1/CG1/E    1
smclk(F)->smclk(F)	41.947   27.681/*        0.345/*         saradc0/ADC_sync_clock_conversion_phase_reg/SI    1
smclk(R)->smclk(R)	27.903   */27.683        */0.067         i2c0/CGMaster/ClkStagesFF_reg[5]/D    1
smclk(R)->smclk(R)	27.689   */27.685        */0.281         timer0/compare1_output_reg/D    1
smclk(F)->smclk(F)	42.093   */27.693        */0.199         spi1/RC_CG_HIER_INST202/RC_CGIC_INST/E    1
smclk(R)->smclk(R)	27.910   27.699/*        0.060/*         uart1/rx_clk_cntr_reg[3]/D    1
smclk(R)->smclk(R)	27.907   27.703/*        0.063/*         spi0/NextMAB_reg[5]/D    1
smclk(R)->smclk(R)	27.909   27.704/*        0.062/*         spi0/NextMAB_reg[4]/D    1
smclk(R)->smclk(R)	27.909   27.712/*        0.061/*         spi0/NextMAB_reg[3]/D    1
smclk(R)->smclk(R)	27.913   27.715/*        0.058/*         uart0/tx_clk_cntr_reg[3]/D    1
mclk(R)->mclk(R)	27.435   27.717/*        0.465/*         npu0/CurrWAddr_reg[1]/SE    1
mclk(R)->mclk(R)	27.435   27.717/*        0.465/*         npu0/CurrWAddr_reg[8]/SE    1
mclk(R)->mclk(R)	27.435   27.717/*        0.465/*         npu0/CurrWAddr_reg[5]/SE    1
mclk(R)->mclk(R)	27.435   27.717/*        0.465/*         npu0/CurrWAddr_reg[0]/SE    1
mclk(R)->mclk(R)	27.435   27.717/*        0.465/*         npu0/CurrWAddr_reg[4]/SE    1
mclk(R)->mclk(R)	27.435   27.717/*        0.465/*         npu0/CurrWAddr_reg[2]/SE    1
mclk(R)->mclk(R)	27.435   27.717/*        0.465/*         npu0/CurrWAddr_reg[3]/SE    1
smclk(R)->smclk(R)	27.910   27.718/*        0.061/*         uart1/USR_UTCIF_reg/D    1
mclk(R)->mclk(R)	27.435   27.719/*        0.465/*         npu0/CurrWAddr_reg[10]/SE    1
mclk(R)->mclk(R)	27.435   27.719/*        0.465/*         npu0/CurrWAddr_reg[7]/SE    1
mclk(R)->mclk(R)	27.435   27.719/*        0.465/*         npu0/CurrWAddr_reg[6]/SE    1
mclk(R)->mclk(R)	27.435   27.719/*        0.465/*         npu0/CurrWAddr_reg[11]/SE    1
mclk(R)->mclk(R)	27.435   27.719/*        0.465/*         npu0/CurrWAddr_reg[9]/SE    1
smclk(R)->smclk(R)	27.624   27.725/*        0.347/*         uart0/rx_bit_cntr_reg[3]/SE    1
clk_cpu(R)->clk_cpu(R)	28.060   */27.725        */0.038         i2c1/MasterWrite_reg/R    1
smclk(F)->smclk(F)	42.207   */27.726        */0.085         spi1/m_SPIxRX_reg[0]/D    1
smclk(R)->smclk(R)	27.911   */27.727        */0.060         i2c1/MasterState_reg[0]/D    1
smclk(R)->smclk(R)	27.624   27.729/*        0.347/*         uart1/rx_bit_cntr_reg[3]/SE    1
smclk(R)->smclk(R)	27.919   */27.730        */0.052         timer1/divider_counter_reg[4]/D    1
smclk(R)->smclk(R)	27.647   */27.730        */0.323         uart0/baud_cntr_reg[2]/SI    1
smclk(F)->smclk(F)	42.221   */27.731        */0.071         spi1/m_counter_reg[0]/D    1
smclk(F)->smclk(F)	42.073   27.733/*        0.219/*         spi0/RC_CG_HIER_INST190/RC_CGIC_INST/E    1
smclk(R)->smclk(R)	27.911   27.738/*        0.059/*         uart0/USR_UTCIF_reg/D    1
smclk(R)->smclk(R)	27.645   */27.739        */0.325         spi0/baud_counter_reg[2]/SI    1
smclk(R)->smclk(R)	27.834   */27.739        */0.136         i2c1/MasterSDA_reg/D    1
smclk(R)->smclk(R)	27.645   */27.740        */0.325         spi1/baud_counter_reg[2]/SI    1
smclk(R)->smclk(R)	27.730   27.743/*        0.240/*         uart0/RC_CG_HIER_INST293/RC_CGIC_INST/E    1
smclk(R)->smclk(R)	27.628   */27.743        */0.342         uart1/baud_cntr_reg[1]/SI    1
smclk(R)->smclk(R)	27.917   */27.743        */0.053         timer0/divider_counter_reg[4]/D    1
smclk(R)->smclk(R)	27.734   27.747/*        0.237/*         uart0/RC_CG_HIER_INST294/RC_CGIC_INST/E    1
clk_cpu(R)->clk_cpu(R)	28.065   */27.750        */0.033         i2c1/I2CMST_reg/R    1
smclk(R)->smclk(R)	27.834   */27.752        */0.136         i2c1/MasterSCL_reg/D    1
smclk(R)->smclk(R)	27.912   */27.752        */0.058         i2c0/MasterState_reg[0]/D    1
smclk(R)->smclk(R)	27.893   27.753/*        0.077/*         spi0/NextMAB_reg[2]/D    1
clk_cpu(R)->clk_cpu(R)	27.843   27.756/*        0.255/*         system0/DCO0_BIAS_reg[4]/D    1
mclk(R)->mclk(R)	27.824   27.757/*        0.075/*         core/irq_restore_ack_reg/D    1
smclk(F)->smclk(F)	42.175   27.765/*        0.117/*         spi1/m_SPIxRX_reg[8]/D    1
smclk(R)->smclk(R)	27.736   27.767/*        0.234/*         uart1/RC_CG_HIER_INST308/RC_CGIC_INST/E    1
smclk(F)->smclk(F)	42.190   27.767/*        0.102/*         spi1/m_SPIxRX_reg[15]/D    1
smclk(F)->smclk(F)	42.197   */27.768        */0.095         spi1/m_SPIxRX_reg[2]/D    1
smclk(F)->smclk(F)	42.198   */27.768        */0.093         spi1/m_SPIxRX_reg[31]/D    1
smclk(R)->smclk(R)	27.740   27.771/*        0.230/*         uart1/RC_CG_HIER_INST309/RC_CGIC_INST/E    1
mclk(R)->mclk(R)	27.552   */27.771        */0.347         npu0/CurrWAddr_reg[1]/SI    1
smclk(R)->smclk(R)	27.901   */27.774        */0.069         i2c1/CGMaster/ClkStagesFF_reg[4]/D    1
smclk(R)->smclk(R)	27.902   */27.778        */0.069         i2c0/CGMaster/ClkStagesFF_reg[4]/D    1
mclk(R)->mclk(R)	27.821   */27.779        */0.078         npu0/NPU_FPMAC/YAccInt_reg[28]/R    1
mclk(R)->mclk(R)	27.821   */27.779        */0.078         npu0/NPU_FPMAC/YAccInt_reg[26]/R    1
mclk(R)->mclk(R)	27.821   */27.779        */0.078         npu0/NPU_FPMAC/YAccInt_reg[25]/R    1
mclk(R)->mclk(R)	27.821   */27.779        */0.078         npu0/NPU_FPMAC/YAccInt_reg[30]/R    1
mclk(R)->mclk(R)	27.821   */27.779        */0.078         npu0/NPU_FPMAC/YAccInt_reg[27]/R    1
mclk(R)->mclk(R)	27.821   */27.779        */0.078         npu0/NPU_FPMAC/YAccInt_reg[24]/R    1
mclk(R)->mclk(R)	27.821   */27.779        */0.078         npu0/NPU_FPMAC/YAccInt_reg[23]/R    1
mclk(R)->mclk(R)	27.821   */27.779        */0.078         npu0/NPU_FPMAC/YAccInt_reg[29]/R    1
mclk(R)->mclk(R)	27.821   */27.779        */0.078         npu0/NPU_FPMAC/YAccInt_reg[22]/R    1
mclk(R)->mclk(R)	27.821   */27.779        */0.078         npu0/NPU_FPMAC/YAccInt_reg[21]/R    1
mclk(R)->mclk(R)	27.821   */27.779        */0.078         npu0/NPU_FPMAC/YAccInt_reg[20]/R    1
mclk(R)->mclk(R)	27.821   */27.779        */0.078         npu0/NPU_FPMAC/YAccInt_reg[15]/R    1
mclk(R)->mclk(R)	27.821   */27.779        */0.078         npu0/NPU_FPMAC/YAccInt_reg[11]/R    1
mclk(R)->mclk(R)	27.821   */27.780        */0.078         npu0/NPU_FPMAC/YAccInt_reg[14]/R    1
mclk(R)->mclk(R)	27.821   */27.780        */0.078         npu0/NPU_FPMAC/YAccInt_reg[31]/R    1
mclk(R)->mclk(R)	27.821   */27.780        */0.078         npu0/NPU_FPMAC/YAccInt_reg[10]/R    1
mclk(R)->mclk(R)	27.821   */27.780        */0.078         npu0/NPU_FPMAC/YAccInt_reg[16]/R    1
mclk(R)->mclk(R)	27.821   */27.780        */0.078         npu0/NPU_FPMAC/YAccInt_reg[12]/R    1
mclk(R)->mclk(R)	27.821   */27.780        */0.078         npu0/NPU_FPMAC/YAccInt_reg[13]/R    1
mclk(R)->mclk(R)	27.821   */27.780        */0.078         npu0/NPU_FPMAC/YAccInt_reg[19]/R    1
mclk(R)->mclk(R)	27.821   */27.780        */0.078         npu0/NPU_FPMAC/YAccInt_reg[17]/R    1
mclk(R)->mclk(R)	27.821   */27.780        */0.078         npu0/NPU_FPMAC/YAccInt_reg[18]/R    1
clk_cpu(R)->clk_cpu(R)	27.755   27.781/*        0.343/*         npu0/NPUTHINK_reg/SI    1
smclk(R)->smclk(R)	27.633   */27.785        */0.338         i2c0/I2CMCB_reg/SI    1
mclk(R)->mclk(R)	27.821   */27.785        */0.078         npu0/NPU_FPMAC/YAccInt_reg[5]/R    1
mclk(R)->mclk(R)	27.821   */27.785        */0.078         npu0/NPU_FPMAC/YAccInt_reg[3]/R    1
mclk(R)->mclk(R)	27.821   */27.785        */0.078         npu0/NPU_FPMAC/YAccInt_reg[2]/R    1
mclk(R)->mclk(R)	27.821   */27.785        */0.078         npu0/NPU_FPMAC/YAccInt_reg[0]/R    1
mclk(R)->mclk(R)	27.821   */27.785        */0.078         npu0/NPU_FPMAC/YAccInt_reg[1]/R    1
mclk(R)->mclk(R)	27.821   */27.785        */0.078         npu0/NPU_FPMAC/YAccInt_reg[6]/R    1
mclk(R)->mclk(R)	27.821   */27.786        */0.078         npu0/NPU_FPMAC/YAccInt_reg[4]/R    1
mclk(R)->mclk(R)	27.821   */27.788        */0.078         npu0/NPU_FPMAC/YAccInt_reg[8]/R    1
mclk(R)->mclk(R)	27.821   */27.788        */0.078         npu0/NPU_FPMAC/YAccInt_reg[9]/R    1
mclk(R)->mclk(R)	27.821   */27.789        */0.078         npu0/NPU_FPMAC/YAccInt_reg[7]/R    1
smclk(R)->smclk(R)	27.860   27.793/*        0.111/*         i2c0/MasterSCL_reg/D    1
smclk(F)->smclk(F)	42.208   */27.793        */0.084         spi1/m_SPIxRX_reg[5]/D    1
smclk(F)->smclk(F)	42.225   */27.796        */0.067         spi0/m_counter_reg[0]/D    1
smclk(R)->smclk(R)	27.635   */27.804        */0.335         i2c1/I2CMCB_reg/SI    1
smclk(F)->smclk(F)	42.228   */27.810        */0.064         spi1/sck_reg/R    1
smclk(R)->smclk(R)	27.638   */27.810        */0.333         uart0/baud_cntr_reg[1]/SI    1
smclk(F)->smclk(F)	42.186   */27.814        */0.105         spi1/m_SPIxRX_reg[30]/D    1
smclk(R)->smclk(R)	27.914   27.815/*        0.057/*         uart1/tx_clk_cntr_reg[3]/D    1
smclk(F)->smclk(F)	42.203   */27.817        */0.088         spi1/m_SPIxRX_reg[10]/D    1
smclk(R)->smclk(R)	27.584   27.817/*        0.387/*         uart0/ud_cntr_reg[1]/SE    1
smclk(F)->smclk(F)	42.149   27.823/*        0.143/*         spi1/m_SPIxRX_reg[28]/D    1
smclk(F)->smclk(F)	42.205   */27.823        */0.087         spi1/m_SPIxRX_reg[7]/D    1
smclk(R)->smclk(R)	27.918   */27.827        */0.053         spi1/baud_counter_reg[1]/D    1
smclk(F)->smclk(F)	42.171   27.833/*        0.121/*         spi1/m_SPIxRX_reg[14]/D    1
smclk(F)->smclk(F)	42.174   27.834/*        0.118/*         spi1/m_SPIxRX_reg[3]/D    1
smclk(F)->smclk(F)	42.152   27.835/*        0.139/*         spi1/m_SPIxRX_reg[17]/D    1
smclk(F)->smclk(F)	42.209   */27.835        */0.083         spi1/m_SPIxRX_reg[9]/D    1
smclk(F)->smclk(F)	42.301   27.839/*        -0.009/*        spi1/sck_reg/SN    1
smclk(R)->smclk(R)	27.917   */27.839        */0.054         timer1/divider_counter_reg[3]/D    1
clk_cpu(R)->clk_cpu(R)	27.876   27.841/*        0.222/*         npu0/NPUCR_reg[17]/D    1
smclk(R)->smclk(R)	27.589   27.843/*        0.382/*         uart1/ud_cntr_reg[1]/SE    1
smclk(R)->smclk(R)	27.918   */27.846        */0.053         timer0/divider_counter_reg[3]/D    1
smclk(F)->smclk(F)	42.160   27.848/*        0.131/*         spi1/m_SPIxRX_reg[25]/D    1
smclk(F)->smclk(F)	42.181   27.848/*        0.111/*         spi1/m_SPIxRX_reg[11]/D    1
smclk(R)->smclk(R)	27.894   27.857/*        0.077/*         i2c0/I2CMSPS_reg/D    1
clk_cpu(R)->clk_cpu(R)	27.869   27.858/*        0.229/*         system0/SYS_IRQ_CR_reg[1]/D    1
smclk(R)->smclk(R)	27.919   */27.859        */0.051         i2c1/MasterData_reg[0]/D    1
smclk(F)->smclk(F)	42.210   */27.860        */0.082         spi1/m_SPIxRX_reg[13]/D    1
smclk(F)->smclk(F)	42.167   27.862/*        0.125/*         spi1/m_SPIxRX_reg[27]/D    1
smclk(F)->smclk(F)	42.165   27.863/*        0.127/*         spi1/m_SPIxRX_reg[22]/D    1
clk_cpu(R)->clk_cpu(R)	28.070   */27.865        */0.028         i2c0/MasterWrite_reg/R    1
smclk(F)->smclk(F)	42.162   27.865/*        0.129/*         spi1/m_SPIxRX_reg[24]/D    1
smclk(F)->smclk(F)	42.169   27.865/*        0.123/*         spi1/m_SPIxRX_reg[23]/D    1
mclk(R)->mclk(R)	27.586   27.867/*        0.314/*         core/reservation_valid_reg/SI    1
smclk(F)->smclk(F)	42.183   27.867/*        0.109/*         spi1/m_SPIxRX_reg[1]/D    1
smclk(F)->smclk(F)	42.183   27.881/*        0.109/*         spi1/m_SPIxRX_reg[6]/D    1
smclk(R)->smclk(R)	27.602   */27.884        */0.369         i2c1/MasterData_reg[3]/SI    1
clk_cpu(R)->clk_cpu(R)	28.073   */27.884        */0.024         i2c0/I2CMST_reg/R    1
mclk(R)->mclk(R)	27.552   */27.884        */0.347         npu0/CurrWAddr_reg[0]/SI    1
smclk(R)->smclk(R)	27.920   */27.886        */0.051         i2c0/MasterData_reg[0]/D    1
smclk(F)->smclk(F)	42.183   27.888/*        0.109/*         spi1/m_SPIxRX_reg[12]/D    1
smclk(F)->smclk(F)	42.175   27.889/*        0.116/*         spi1/m_SPIxRX_reg[21]/D    1
clk_cpu(R)->clk_cpu(R)	27.895   27.889/*        0.203/*         system0/DCO1_BIAS_reg[11]/D    1
smclk(R)->smclk(R)	27.603   */27.890        */0.367         i2c0/MasterData_reg[3]/SI    1
smclk(R)->smclk(R)	27.902   */27.890        */0.068         i2c1/CGMaster/ClkStagesFF_reg[3]/D    1
smclk(F)->smclk(F)	41.929   27.891/*        0.362/*         saradc0/ADC_sync_clock_conversion_phase_reg/SE    1
smclk(R)->smclk(R)	27.902   */27.892        */0.069         i2c0/CGMaster/ClkStagesFF_reg[3]/D    1
smclk(F)->smclk(F)	42.219   */27.894        */0.073         saradc0/ADC_sync_clock_phase_shift_reg_reg[13]/D    1
smclk(F)->smclk(F)	42.181   27.895/*        0.111/*         spi1/m_SPIxRX_reg[16]/D    1
smclk(F)->smclk(F)	42.207   */27.895        */0.084         spi1/m_SPIxRX_reg[18]/D    1
smclk(F)->smclk(F)	42.082   27.897/*        0.210/*         spi1/sck_reg/D    1
smclk(F)->smclk(F)	42.220   */27.897        */0.072         saradc0/ADC_sync_clock_phase_shift_reg_reg[8]/D    1
smclk(F)->smclk(F)	42.184   27.898/*        0.107/*         spi1/m_SPIxRX_reg[4]/D    1
smclk(F)->smclk(F)	41.926   */27.899        */0.366         uart1/rx_in_progress_reg/SI    1
smclk(F)->smclk(F)	42.185   27.901/*        0.107/*         spi1/m_SPIxRX_reg[20]/D    1
smclk(F)->smclk(F)	42.222   */27.906        */0.070         saradc0/ADC_sync_clock_phase_shift_reg_reg[1]/D    1
smclk(F)->smclk(F)	42.221   */27.906        */0.070         saradc0/ADC_sync_clock_phase_shift_reg_reg[7]/D    1
smclk(F)->smclk(F)	42.222   */27.906        */0.069         saradc0/ADC_sync_clock_phase_shift_reg_reg[12]/D    1
smclk(F)->smclk(F)	42.221   */27.907        */0.070         saradc0/ADC_sync_clock_phase_shift_reg_reg[4]/D    1
smclk(F)->smclk(F)	42.223   */27.909        */0.069         saradc0/ADC_sync_clock_phase_shift_reg_reg[2]/D    1
smclk(F)->smclk(F)	42.153   */27.909        */0.138         saradc0/ADC_sync_sample_step_counter_reg[2]/D    1
smclk(R)->smclk(R)	27.897   27.909/*        0.073/*         i2c1/I2CMSPS_reg/D    1
mclk(R)->mclk(R)	27.665   27.910/*        0.234/*         npu0/AccResetN_reg/D    1
smclk(F)->smclk(F)	42.222   */27.910        */0.070         saradc0/ADC_sync_clock_phase_shift_reg_reg[5]/D    1
smclk(R)->smclk(R)	27.913   27.910/*        0.057/*         uart0/rx_bit_cntr_reg[2]/D    1
smclk(F)->smclk(F)	42.222   */27.911        */0.070         saradc0/ADC_sync_clock_phase_shift_reg_reg[3]/D    1
smclk(R)->smclk(R)	27.926   */27.911        */0.045         uart0/rx_clk_cntr_reg[2]/D    1
smclk(R)->smclk(R)	27.912   27.911/*        0.058/*         uart1/rx_bit_cntr_reg[2]/D    1
smclk(F)->smclk(F)	42.222   */27.911        */0.070         saradc0/ADC_sync_clock_phase_shift_reg_reg[14]/D    1
smclk(F)->smclk(F)	42.222   */27.913        */0.069         saradc0/ADC_sync_clock_phase_shift_reg_reg[9]/D    1
smclk(F)->smclk(F)	42.222   */27.914        */0.070         saradc0/ADC_sync_clock_phase_shift_reg_reg[10]/D    1
clk_cpu(R)->clk_cpu(R)	27.741   */27.914        */0.357         gpio2/PxOUT_reg[6]/SI    1
smclk(F)->smclk(F)	42.195   27.916/*        0.097/*         spi0/m_SPIxRX_reg[14]/D    1
smclk(R)->smclk(R)	27.605   */27.918        */0.365         uart0/UART_RX_reg[6]/SI    1
smclk(F)->smclk(F)	42.224   */27.918        */0.068         saradc0/ADC_sync_clock_phase_shift_reg_reg[11]/D    1
smclk(F)->smclk(F)	42.224   */27.919        */0.068         saradc0/ADC_sync_clock_phase_shift_reg_reg[6]/D    1
smclk(F)->smclk(F)	42.180   27.921/*        0.111/*         spi1/m_SPIxRX_reg[19]/D    1
clk_cpu(R)->clk_cpu(R)	27.866   27.921/*        0.232/*         system0/DCO1_BIAS_reg[6]/D    1
smclk(F)->smclk(F)	42.203   27.922/*        0.089/*         spi0/m_SPIxRX_reg[8]/D    1
mclk(R)->mclk(R)	27.827   */27.923        */0.072         core/datapath_inst/mainalu/divider/cnt_reg[1]/D    1
smclk(R)->smclk(R)	27.824   */27.924        */0.146         afe0/adc_fsm/counter/count_reg_reg[0]/D    1
smclk(F)->smclk(F)	41.939   */27.928        */0.353         spi0/m_tx_sreg_reg[2]/SI    1
clk_cpu(R)->clk_cpu(R)	27.868   27.928/*        0.230/*         system0/DCO1_BIAS_reg[3]/D    1
smclk(F)->smclk(F)	41.939   */27.932        */0.352         spi0/m_tx_sreg_reg[24]/SI    1
clk_cpu(R)->clk_cpu(R)	27.869   27.932/*        0.229/*         system0/DCO0_BIAS_reg[0]/D    1
clk_cpu(R)->clk_cpu(R)	27.869   27.933/*        0.228/*         system0/DCO1_BIAS_reg[1]/D    1
smclk(F)->smclk(F)	42.200   27.933/*        0.091/*         spi0/m_SPIxRX_reg[15]/D    1
smclk(F)->smclk(F)	42.202   27.934/*        0.090/*         spi0/m_SPIxRX_reg[7]/D    1
smclk(F)->smclk(F)	42.201   27.934/*        0.090/*         spi0/m_SPIxRX_reg[9]/D    1
smclk(F)->smclk(F)	41.940   */27.935        */0.352         spi0/m_tx_sreg_reg[4]/SI    1
smclk(F)->smclk(F)	41.940   */27.935        */0.352         spi0/m_tx_sreg_reg[0]/SI    1
smclk(F)->smclk(F)	41.940   */27.935        */0.351         spi0/m_tx_sreg_reg[27]/SI    1
smclk(R)->smclk(R)	27.611   */27.936        */0.360         uart1/UART_RX_reg[6]/SI    1
smclk(F)->smclk(F)	41.940   */27.936        */0.351         spi0/m_tx_sreg_reg[7]/SI    1
smclk(F)->smclk(F)	42.178   27.937/*        0.114/*         spi1/m_SPIxRX_reg[26]/D    1
smclk(F)->smclk(F)	41.941   */27.937        */0.351         spi0/m_tx_sreg_reg[3]/SI    1
smclk(F)->smclk(F)	41.941   */27.937        */0.351         spi0/m_tx_sreg_reg[29]/SI    1
smclk(F)->smclk(F)	41.941   */27.938        */0.351         spi0/m_tx_sreg_reg[26]/SI    1
smclk(F)->smclk(F)	41.941   */27.938        */0.351         spi0/m_tx_sreg_reg[6]/SI    1
smclk(F)->smclk(F)	41.939   */27.938        */0.353         uart0/rx_in_progress_reg/SI    1
smclk(F)->smclk(F)	41.941   */27.939        */0.351         spi0/m_tx_sreg_reg[9]/SI    1
smclk(F)->smclk(F)	41.941   */27.939        */0.351         spi0/m_tx_sreg_reg[8]/SI    1
smclk(F)->smclk(F)	42.173   27.939/*        0.119/*         spi1/m_SPIxRX_reg[29]/D    1
clk_cpu(R)->clk_cpu(R)	27.749   */27.940        */0.349         gpio1/PxOUT_reg[0]/SI    1
smclk(F)->smclk(F)	41.941   */27.940        */0.350         spi0/m_tx_sreg_reg[28]/SI    1
smclk(F)->smclk(F)	41.941   */27.940        */0.350         spi0/m_tx_sreg_reg[1]/SI    1
smclk(R)->smclk(R)	27.916   */27.941        */0.055         timer1/divider_counter_reg[2]/D    1
smclk(F)->smclk(F)	41.941   */27.941        */0.350         spi0/m_tx_sreg_reg[11]/SI    1
smclk(F)->smclk(F)	41.941   */27.941        */0.350         spi0/m_tx_sreg_reg[10]/SI    1
smclk(F)->smclk(F)	41.941   */27.941        */0.350         spi0/m_tx_sreg_reg[13]/SI    1
smclk(F)->smclk(F)	41.941   */27.941        */0.350         spi0/m_tx_sreg_reg[5]/SI    1
smclk(R)->smclk(R)	27.633   */27.942        */0.337         uart1/UART_RX_reg[4]/SI    1
smclk(F)->smclk(F)	41.942   */27.942        */0.350         spi0/m_tx_sreg_reg[12]/SI    1
smclk(F)->smclk(F)	41.942   */27.942        */0.350         spi0/m_tx_sreg_reg[25]/SI    1
clk_cpu(R)->clk_cpu(R)	27.872   27.942/*        0.226/*         system0/DCO0_BIAS_reg[8]/D    1
smclk(F)->smclk(F)	41.942   */27.942        */0.350         spi0/m_tx_sreg_reg[14]/SI    1
smclk(R)->smclk(R)	27.913   27.946/*        0.057/*         uart1/rx_clk_cntr_reg[2]/D    1
smclk(F)->smclk(F)	42.151   */27.950        */0.141         saradc0/ADC_sync_sample_step_counter_reg[3]/D    1
smclk(R)->smclk(R)	27.636   */27.952        */0.334         uart1/UART_RX_reg[3]/SI    1
clk_cpu(R)->clk_cpu(R)	27.874   27.952/*        0.224/*         system0/DCO1_BIAS_reg[10]/D    1
smclk(R)->smclk(R)	27.637   */27.952        */0.334         uart0/UART_RX_reg[5]/SI    1
smclk(R)->smclk(R)	27.919   */27.952        */0.052         timer0/divider_counter_reg[2]/D    1
smclk(R)->smclk(R)	27.637   */27.953        */0.334         uart0/UART_RX_reg[1]/SI    1
clk_cpu(R)->clk_cpu(R)	27.754   */27.954        */0.344         gpio0/PxOUT_reg[7]/SI    1
smclk(F)->smclk(F)	42.209   27.954/*        0.083/*         spi0/m_SPIxRX_reg[10]/D    1
mclk(R)->mclk(R)	27.764   */27.955        */0.135         core/datapath_inst/mainalu/alu_state_reg[0]/D    1
smclk(F)->smclk(F)	42.152   27.955/*        0.140/*         saradc0/ADC_sync_clock_phase_shift_reg_reg[15]/D    1
clk_cpu(R)->clk_cpu(R)	27.875   27.956/*        0.223/*         system0/DCO0_BIAS_reg[7]/D    1
clk_cpu(R)->clk_cpu(R)	27.754   */27.956        */0.343         gpio1/PxOUT_reg[1]/SI    1
smclk(R)->smclk(R)	27.638   */27.958        */0.332         uart1/UART_RX_reg[5]/SI    1
clk_cpu(R)->clk_cpu(R)	27.876   27.959/*        0.222/*         system0/DCO0_BIAS_reg[2]/D    1
smclk(R)->smclk(R)	27.619   */27.959        */0.351         i2c1/CGMaster/ClkStagesFF_reg[15]/SI    1
clk_cpu(R)->clk_cpu(R)	27.756   */27.960        */0.342         gpio0/PxOUT_reg[5]/SI    1
smclk(R)->smclk(R)	27.910   27.960/*        0.061/*         uart0/tx_clk_cntr_reg[2]/D    1
clk_cpu(R)->clk_cpu(R)	27.756   */27.961        */0.342         gpio2/PxOUT_reg[5]/SI    1
smclk(F)->smclk(F)	41.967   */27.961        */0.325         spi0/m_tx_sreg_reg[23]/SI    1
smclk(F)->smclk(F)	42.212   27.962/*        0.080/*         spi0/m_SPIxRX_reg[1]/D    1
smclk(R)->smclk(R)	27.640   */27.962        */0.331         uart1/UART_RX_reg[2]/SI    1
smclk(F)->smclk(F)	42.212   27.963/*        0.079/*         spi0/m_SPIxRX_reg[13]/D    1
smclk(F)->smclk(F)	42.214   27.963/*        0.078/*         spi0/m_SPIxRX_reg[6]/D    1
smclk(R)->smclk(R)	27.917   27.964/*        0.053/*         uart0/rx_clk_cntr_reg[1]/D    1
smclk(R)->smclk(R)	27.641   */27.965        */0.330         uart1/UART_RX_reg[1]/SI    1
clk_cpu(R)->clk_cpu(R)	27.757   */27.965        */0.340         gpio3/PxOUT_reg[5]/SI    1
clk_cpu(R)->clk_cpu(R)	27.758   */27.966        */0.340         gpio3/PxOUT_reg[7]/SI    1
clk_cpu(R)->clk_cpu(R)	27.758   */27.966        */0.340         gpio2/PxOUT_reg[7]/SI    1
smclk(R)->smclk(R)	27.621   */27.966        */0.349         i2c0/CGMaster/ClkStagesFF_reg[15]/SI    1
mclk(R)->mclk(R)	27.835   */27.966        */0.064         core/datapath_inst/mainalu/divider/cnt_reg[0]/D    1
smclk(R)->smclk(R)	27.641   */27.966        */0.329         uart0/UART_RX_reg[3]/SI    1
clk_cpu(R)->clk_cpu(R)	27.758   */27.967        */0.340         gpio3/PxOUT_reg[2]/SI    1
smclk(F)->smclk(F)	42.150   */27.967        */0.142         saradc0/ADC_sync_sample_step_counter_reg[1]/D    1
smclk(R)->smclk(R)	27.642   */27.968        */0.329         uart0/UART_RX_reg[4]/SI    1
smclk(R)->smclk(R)	27.642   */27.969        */0.329         uart0/UART_RX_reg[2]/SI    1
clk_cpu(R)->clk_cpu(R)	27.880   27.969/*        0.218/*         system0/DCO0_BIAS_reg[10]/D    1
clk_cpu(R)->clk_cpu(R)	27.759   */27.970        */0.339         gpio3/PxOUT_reg[6]/SI    1
smclk(R)->smclk(R)	27.625   */27.971        */0.346         uart1/baud_cntr_reg[0]/SI    1
clk_cpu(R)->clk_cpu(R)	27.759   */27.971        */0.338         gpio0/PxOUT_reg[3]/SI    1
smclk(F)->smclk(F)	42.216   27.971/*        0.075/*         spi0/m_SPIxRX_reg[20]/D    1
clk_cpu(R)->clk_cpu(R)	27.880   27.971/*        0.217/*         system0/DCO1_BIAS_reg[9]/D    1
smclk(F)->smclk(F)	42.215   27.972/*        0.077/*         spi0/m_SPIxRX_reg[16]/D    1
clk_cpu(R)->clk_cpu(R)	27.760   */27.972        */0.338         gpio3/PxOUT_reg[4]/SI    1
smclk(R)->smclk(R)	27.643   */27.972        */0.328         uart0/UART_RX_reg[7]/SI    1
smclk(F)->smclk(F)	42.220   27.972/*        0.071/*         spi0/m_SPIxRX_reg[23]/D    1
smclk(F)->smclk(F)	42.217   27.973/*        0.075/*         spi0/m_SPIxRX_reg[17]/D    1
mclk(R)->mclk(R)	27.709   27.973/*        0.190/*         core/datapath_inst/mainalu/div_sel_signed_reg/D    1
smclk(F)->smclk(F)	42.213   27.973/*        0.079/*         spi0/m_SPIxRX_reg[11]/D    1
smclk(F)->smclk(F)	42.105   */27.973        */0.187         spi1/RC_CG_HIER_INST206/RC_CGIC_INST/E    1
clk_cpu(R)->clk_cpu(R)	27.760   */27.973        */0.338         gpio1/PxOUT_reg[2]/SI    1
smclk(F)->smclk(F)	42.219   27.973/*        0.073/*         spi0/m_SPIxRX_reg[22]/D    1
clk_cpu(R)->clk_cpu(R)	27.760   */27.974        */0.338         gpio3/PxOUT_reg[3]/SI    1
smclk(F)->smclk(F)	42.217   27.974/*        0.075/*         spi0/m_SPIxRX_reg[29]/D    1
clk_cpu(R)->clk_cpu(R)	27.761   */27.975        */0.337         gpio0/PxOUT_reg[4]/SI    1
smclk(F)->smclk(F)	42.216   27.975/*        0.076/*         spi0/m_SPIxRX_reg[24]/D    1
smclk(F)->smclk(F)	42.220   27.976/*        0.071/*         spi0/m_SPIxRX_reg[2]/D    1
clk_cpu(R)->clk_cpu(R)	27.882   27.976/*        0.216/*         system0/DCO0_BIAS_reg[6]/D    1
clk_cpu(R)->clk_cpu(R)	27.761   */27.976        */0.337         gpio1/PxOUT_reg[3]/SI    1
smclk(R)->smclk(R)	27.634   */27.977        */0.336         spi0/StartTXFlash_reg/SI    1
smclk(R)->smclk(R)	27.645   */27.979        */0.326         uart1/UART_RX_reg[7]/SI    1
smclk(R)->smclk(R)	27.650   */27.979        */0.321         spi0/FlashDelay_reg[0]/SI    1
mclk(R)->mclk(R)	27.564   */27.979        */0.336         core/sleep_cpu_reg/SI    1
clk_cpu(R)->clk_cpu(R)	27.762   */27.979        */0.336         gpio0/PxOUT_reg[2]/SI    1
clk_cpu(R)->clk_cpu(R)	27.762   */27.979        */0.336         gpio3/PxOUT_reg[0]/SI    1
clk_cpu(R)->clk_cpu(R)	27.762   */27.980        */0.336         gpio3/PxOUT_reg[1]/SI    1
smclk(F)->smclk(F)	42.214   27.981/*        0.078/*         spi0/m_SPIxRX_reg[0]/D    1
smclk(R)->smclk(R)	27.613   */27.982        */0.357         i2c1/MasterData_reg[5]/SI    1
clk_cpu(R)->clk_cpu(R)	27.884   27.983/*        0.214/*         system0/DCO1_BIAS_reg[8]/D    1
clk_cpu(R)->clk_cpu(R)	27.763   */27.983        */0.335         gpio0/PxOUT_reg[6]/SI    1
clk_cpu(R)->clk_cpu(R)	27.763   */27.983        */0.335         gpio2/PxOUT_reg[0]/SI    1
clk_cpu(R)->clk_cpu(R)	27.763   */27.983        */0.335         gpio1/PxOUT_reg[6]/SI    1
smclk(F)->smclk(F)	42.220   27.983/*        0.072/*         spi0/m_SPIxRX_reg[5]/D    1
clk_cpu(R)->clk_cpu(R)	27.763   */27.984        */0.334         gpio2/PxOUT_reg[2]/SI    1
smclk(F)->smclk(F)	42.218   27.985/*        0.074/*         spi0/m_SPIxRX_reg[4]/D    1
clk_cpu(R)->clk_cpu(R)	27.764   */27.985        */0.334         gpio2/PxOUT_reg[3]/SI    1
clk_cpu(R)->clk_cpu(R)	27.764   */27.985        */0.334         gpio0/PxOUT_reg[1]/SI    1
clk_cpu(R)->clk_cpu(R)	27.764   */27.985        */0.334         gpio1/PxOUT_reg[4]/SI    1
smclk(F)->smclk(F)	42.220   27.986/*        0.072/*         spi0/m_SPIxRX_reg[3]/D    1
smclk(R)->smclk(R)	27.628   */27.988        */0.342         uart0/baud_cntr_reg[0]/SI    1
smclk(R)->smclk(R)	27.618   */27.988        */0.352         i2c0/MasterData_reg[2]/SI    1
clk_cpu(R)->clk_cpu(R)	27.918   27.988/*        0.180/*         system0/SYS_IRQ_CR_reg[0]/D    1
smclk(R)->smclk(R)	27.618   */27.989        */0.352         i2c1/MasterData_reg[2]/SI    1
smclk(F)->smclk(F)	42.220   27.990/*        0.072/*         spi0/m_SPIxRX_reg[31]/D    1
smclk(R)->smclk(R)	27.913   27.991/*        0.058/*         uart1/tx_clk_cntr_reg[2]/D    1
smclk(F)->smclk(F)	42.218   27.992/*        0.074/*         spi0/m_SPIxRX_reg[25]/D    1
smclk(F)->smclk(F)	41.940   */27.992        */0.352         saradc0/conv_busy_reg/SI    1
clk_cpu(R)->clk_cpu(R)	27.766   */27.993        */0.332         gpio2/PxOUT_reg[1]/SI    1
smclk(F)->smclk(F)	42.221   27.994/*        0.071/*         spi0/m_SPIxRX_reg[18]/D    1
smclk(F)->smclk(F)	41.951   */27.994        */0.341         spi1/tx_in_progress_reg/SI    1
smclk(R)->smclk(R)	27.903   */27.994        */0.068         i2c1/CGMaster/ClkStagesFF_reg[2]/D    1
clk_cpu(R)->clk_cpu(R)	27.767   */27.995        */0.331         gpio2/PxOUT_reg[4]/SI    1
smclk(F)->smclk(F)	42.220   27.995/*        0.071/*         spi0/m_SPIxRX_reg[30]/D    1
smclk(F)->smclk(F)	42.222   27.995/*        0.069/*         spi0/m_SPIxRX_reg[26]/D    1
smclk(F)->smclk(F)	42.220   27.995/*        0.072/*         spi0/m_SPIxRX_reg[21]/D    1
clk_cpu(R)->clk_cpu(R)	27.889   27.995/*        0.209/*         system0/DCO1_BIAS_reg[2]/D    1
smclk(R)->smclk(R)	27.651   */27.995        */0.319         timer1/divider_counter_reg[14]/SI    1
smclk(F)->smclk(F)	42.220   27.996/*        0.072/*         spi0/m_SPIxRX_reg[12]/D    1
clk_cpu(R)->clk_cpu(R)	27.767   */27.996        */0.331         gpio1/PxOUT_reg[5]/SI    1
clk_cpu(R)->clk_cpu(R)	27.768   */27.997        */0.330         gpio1/PxOUT_reg[7]/SI    1
smclk(R)->smclk(R)	27.631   */27.998        */0.340         spi1/baud_counter_reg[0]/SI    1
smclk(R)->smclk(R)	27.648   */28.000        */0.322         uart1/UART_RX_reg[0]/SI    1
smclk(F)->smclk(F)	42.220   28.001/*        0.072/*         spi0/m_SPIxRX_reg[19]/D    1
smclk(R)->smclk(R)	27.649   */28.003        */0.322         uart0/UART_RX_reg[0]/SI    1
mclk(R)->mclk(R)	27.571   */28.003        */0.329         core/datapath_inst/mainalu/divider/neg_result_reg/SI    1
smclk(R)->smclk(R)	27.670   */28.003        */0.301         i2c1/MasterSCL_reg/SI    1
mclk(R)->mclk(R)	27.571   */28.004        */0.328         core/datapath_inst/mainalu/divider/neg_rem_reg/SI    1
mclk(R)->mclk(R)	27.571   */28.004        */0.328         core/datapath_inst/mainalu/alu_state_reg[1]/SI    1
smclk(F)->smclk(F)	42.214   28.004/*        0.078/*         spi0/m_SPIxRX_reg[27]/D    1
smclk(R)->smclk(R)	27.916   28.005/*        0.055/*         uart1/rx_clk_cntr_reg[1]/D    1
smclk(R)->smclk(R)	27.903   */28.007        */0.067         i2c0/CGMaster/ClkStagesFF_reg[2]/D    1
smclk(R)->smclk(R)	27.654   */28.007        */0.317         timer0/divider_counter_reg[14]/SI    1
mclk(R)->mclk(R)	27.742   28.007/*        0.158/*         npu0/NPU_CLK_CG/CG1/E    1
mclk(R)->mclk(R)	27.572   */28.007        */0.327         core/datapath_inst/mainalu/alu_state_reg[0]/SI    1
smclk(R)->smclk(R)	27.633   */28.008        */0.337         spi0/baud_counter_reg[0]/SI    1
clk_cpu(R)->clk_cpu(R)	27.893   28.008/*        0.205/*         system0/DCO0_BIAS_reg[5]/D    1
smclk(R)->smclk(R)	27.643   */28.008        */0.327         spi0/FlashDelay_reg[1]/SI    1
smclk(R)->smclk(R)	27.919   */28.008        */0.051         spi0/baud_counter_reg[1]/D    1
smclk(R)->smclk(R)	27.672   */28.008        */0.299         i2c0/MasterSCL_reg/SI    1
smclk(F)->smclk(F)	42.215   28.009/*        0.077/*         spi0/m_SPIxRX_reg[28]/D    1
smclk(F)->smclk(F)	41.945   */28.012        */0.346         spi0/m_tx_sreg_reg[15]/SI    1
clk_cpu(R)->clk_cpu(R)	27.894   28.012/*        0.204/*         system0/DCO0_BIAS_reg[1]/D    1
smclk(F)->smclk(F)	41.945   */28.013        */0.347         spi0/m_tx_sreg_reg[30]/SI    1
smclk(R)->smclk(R)	27.644   */28.013        */0.326         i2c1/MasterData_reg[1]/SI    1
smclk(R)->smclk(R)	27.674   */28.015        */0.297         i2c1/MasterSDA_reg/SI    1
smclk(R)->smclk(R)	27.645   */28.015        */0.325         i2c0/MasterData_reg[1]/SI    1
smclk(R)->smclk(R)	27.646   */28.017        */0.325         i2c1/MasterData_reg[7]/SI    1
clk_cpu(R)->clk_cpu(R)	27.896   28.018/*        0.202/*         system0/DCO1_BIAS_reg[7]/D    1
clk_cpu(R)->clk_cpu(R)	27.774   */28.018        */0.324         system0/first_crc_flag_reg/SI    1
smclk(F)->smclk(F)	41.968   */28.018        */0.324         spi0/m_tx_sreg_reg[22]/SI    1
smclk(R)->smclk(R)	27.675   */28.019        */0.295         i2c0/MasterSDA_reg/SI    1
clk_cpu(R)->clk_cpu(R)	27.802   */28.020        */0.295         gpio0/PxOUT_reg[0]/SI    1
clk_cpu(R)->clk_cpu(R)	27.926   28.020/*        0.172/*         system0/DCO0_BIAS_reg[11]/D    1
smclk(R)->smclk(R)	27.646   */28.020        */0.324         i2c0/MasterData_reg[7]/SI    1
smclk(F)->smclk(F)	41.958   */28.022        */0.334         spi0/tx_in_progress_reg/SI    1
smclk(R)->smclk(R)	27.647   */28.022        */0.323         i2c0/CGMaster/EnLat_reg/SI    1
clk_cpu(R)->clk_cpu(R)	27.898   28.023/*        0.200/*         system0/DCO1_BIAS_reg[5]/D    1
smclk(R)->smclk(R)	27.773   */28.024        */0.198         timer1/compare0_output_reg/D    1
smclk(F)->smclk(F)	41.970   */28.026        */0.322         spi0/m_tx_sreg_reg[17]/SI    1
smclk(R)->smclk(R)	27.638   */28.027        */0.333         uart1/tx_in_progress_reg/SI    1
smclk(R)->smclk(R)	27.649   */28.027        */0.322         i2c1/CGMaster/EnLat_reg/SI    1
smclk(R)->smclk(R)	27.638   */28.027        */0.333         uart0/tx_in_progress_reg/SI    1
clk_cpu(R)->clk_cpu(R)	27.901   28.031/*        0.197/*         system0/DCO1_BIAS_reg[4]/D    1
smclk(F)->smclk(F)	41.971   */28.033        */0.320         spi0/m_tx_sreg_reg[20]/SI    1
smclk(F)->smclk(F)	41.972   */28.034        */0.320         spi0/m_tx_sreg_reg[18]/SI    1
smclk(F)->smclk(F)	41.972   */28.034        */0.320         spi0/m_tx_sreg_reg[21]/SI    1
clk_cpu(R)->clk_cpu(R)	27.902   28.036/*        0.196/*         system0/DCO0_BIAS_reg[3]/D    1
smclk(F)->smclk(F)	41.972   */28.037        */0.320         spi0/m_tx_sreg_reg[16]/SI    1
smclk(F)->smclk(F)	41.972   */28.037        */0.319         spi0/m_tx_sreg_reg[19]/SI    1
clk_cpu(R)->clk_cpu(R)	27.903   28.039/*        0.194/*         system0/DCO1_BIAS_reg[0]/D    1
smclk(R)->smclk(R)	27.918   */28.047        */0.052         timer1/divider_counter_reg[1]/D    1
clk_cpu(R)->clk_cpu(R)	27.907   28.049/*        0.191/*         system0/DCO0_BIAS_reg[9]/D    1
smclk(R)->smclk(R)	27.926   */28.057        */0.045         uart0/rx_bit_cntr_reg[1]/D    1
smclk(R)->smclk(R)	27.926   */28.062        */0.045         uart1/rx_bit_cntr_reg[1]/D    1
smclk(R)->smclk(R)	27.920   */28.063        */0.051         timer0/divider_counter_reg[1]/D    1
mclk(R)->mclk(R)	27.731   28.064/*        0.169/*         core/reservation_valid_reg/D    1
smclk(F)->smclk(F)	42.156   28.068/*        0.136/*         spi1/tx_in_progress_reg/D    1
mclk(R)->mclk(R)	27.769   */28.069        */0.130         core/datapath_inst/mainalu/alu_state_reg[1]/D    1
smclk(R)->smclk(R)	27.779   */28.072        */0.192         uart1/tx_sr_reg[6]/D    1
smclk(R)->smclk(R)	27.779   */28.073        */0.191         uart1/tx_sr_reg[3]/D    1
smclk(F)->smclk(F)	42.101   */28.076        */0.190         spi1/m_tx_sreg_reg[22]/D    1
smclk(R)->smclk(R)	27.796   */28.079        */0.174         spi0/gen_flash.CGFlash/CG1/E    1
clk_cpu(R)->clk_cpu(R)	27.934   28.081/*        0.164/*         saradc0/SARADC_CR_reg[8]/D    1
smclk(F)->smclk(F)	42.103   */28.082        */0.189         spi1/m_tx_sreg_reg[20]/D    1
smclk(R)->smclk(R)	27.782   */28.083        */0.189         uart1/tx_sr_reg[5]/D    1
smclk(F)->smclk(F)	42.103   */28.084        */0.188         spi1/m_tx_sreg_reg[15]/D    1
smclk(R)->smclk(R)	27.808   28.085/*        0.162/*         i2c0/I2CMCB_reg/D    1
clk_cpu(R)->clk_cpu(R)	27.936   28.086/*        0.162/*         npu0/NPUCR_reg[18]/D    1
smclk(R)->smclk(R)	27.836   */28.086        */0.135         spi0/FlashDelay_reg[1]/D    1
smclk(F)->smclk(F)	42.104   */28.088        */0.187         spi1/m_tx_sreg_reg[14]/D    1
smclk(R)->smclk(R)	27.783   */28.088        */0.187         uart0/tx_sr_reg[3]/D    1
smclk(R)->smclk(R)	27.775   */28.088        */0.196         timer1/RC_CG_HIER_INST279/RC_CGIC_INST/E    1
smclk(R)->smclk(R)	27.809   28.089/*        0.161/*         i2c1/I2CMCB_reg/D    1
smclk(F)->smclk(F)	42.229   */28.091        */0.063         spi1/m_rx_sreg_reg[22]/D    1
smclk(R)->smclk(R)	27.917   */28.091        */0.054         uart0/tx_clk_cntr_reg[1]/D    1
smclk(F)->smclk(F)	42.212   28.092/*        0.080/*         spi1/m_rx_sreg_reg[30]/D    1
smclk(F)->smclk(F)	42.228   */28.092        */0.064         spi1/m_rx_sreg_reg[23]/D    1
smclk(R)->smclk(R)	27.784   */28.093        */0.186         uart0/tx_sr_reg[6]/D    1
smclk(F)->smclk(F)	42.106   */28.093        */0.186         spi1/m_tx_sreg_reg[0]/D    1
smclk(F)->smclk(F)	42.153   */28.093        */0.139         saradc0/ADC_sync_sample_step_counter_reg[0]/D    1
smclk(F)->smclk(F)	42.106   */28.094        */0.186         spi1/m_tx_sreg_reg[28]/D    1
smclk(R)->smclk(R)	27.785   */28.094        */0.186         uart0/tx_sr_reg[5]/D    1
smclk(F)->smclk(F)	42.106   */28.094        */0.186         spi1/m_tx_sreg_reg[18]/D    1
smclk(R)->smclk(R)	27.785   */28.095        */0.185         uart1/tx_sr_reg[2]/D    1
smclk(F)->smclk(F)	42.106   */28.095        */0.185         spi1/m_tx_sreg_reg[27]/D    1
smclk(F)->smclk(F)	42.107   */28.097        */0.185         spi1/m_tx_sreg_reg[21]/D    1
smclk(R)->smclk(R)	27.778   */28.097        */0.192         timer0/RC_CG_HIER_INST259/RC_CGIC_INST/E    1
smclk(F)->smclk(F)	42.156   28.098/*        0.136/*         spi0/tx_in_progress_reg/D    1
smclk(R)->smclk(R)	27.786   */28.099        */0.185         uart1/tx_sr_reg[1]/D    1
smclk(F)->smclk(F)	42.107   */28.099        */0.185         spi1/m_tx_sreg_reg[2]/D    1
smclk(R)->smclk(R)	27.679   */28.099        */0.291         uart1/rx_bit_cntr_reg[3]/SI    1
smclk(R)->smclk(R)	27.679   */28.099        */0.291         uart0/rx_bit_cntr_reg[3]/SI    1
smclk(F)->smclk(F)	42.107   */28.100        */0.184         spi1/m_tx_sreg_reg[16]/D    1
smclk(R)->smclk(R)	27.786   */28.101        */0.184         uart0/tx_sr_reg[2]/D    1
smclk(R)->smclk(R)	27.786   */28.101        */0.184         uart0/tx_sr_reg[4]/D    1
smclk(F)->smclk(F)	42.108   */28.101        */0.184         spi1/m_tx_sreg_reg[23]/D    1
smclk(F)->smclk(F)	42.108   */28.101        */0.184         spi1/m_tx_sreg_reg[6]/D    1
smclk(F)->smclk(F)	42.108   */28.101        */0.184         spi1/m_tx_sreg_reg[24]/D    1
smclk(F)->smclk(F)	42.108   */28.101        */0.184         spi1/m_tx_sreg_reg[4]/D    1
smclk(F)->smclk(F)	42.108   */28.101        */0.184         spi1/m_tx_sreg_reg[25]/D    1
smclk(F)->smclk(F)	42.108   */28.102        */0.184         spi1/m_tx_sreg_reg[5]/D    1
smclk(F)->smclk(F)	42.108   */28.103        */0.184         spi1/m_tx_sreg_reg[3]/D    1
smclk(F)->smclk(F)	42.108   */28.104        */0.184         spi1/m_tx_sreg_reg[29]/D    1
smclk(F)->smclk(F)	42.108   */28.104        */0.183         spi1/m_tx_sreg_reg[17]/D    1
smclk(F)->smclk(F)	42.108   */28.104        */0.183         spi1/m_tx_sreg_reg[19]/D    1
smclk(R)->smclk(R)	27.787   */28.104        */0.183         uart0/tx_sr_reg[1]/D    1
smclk(R)->smclk(R)	27.919   */28.106        */0.052         uart1/tx_clk_cntr_reg[1]/D    1
smclk(F)->smclk(F)	42.109   */28.106        */0.183         spi1/m_tx_sreg_reg[10]/D    1
smclk(F)->smclk(F)	42.109   */28.106        */0.183         spi1/m_tx_sreg_reg[8]/D    1
smclk(F)->smclk(F)	42.109   */28.106        */0.183         spi1/m_tx_sreg_reg[1]/D    1
smclk(R)->smclk(R)	27.788   */28.106        */0.183         uart1/tx_sr_reg[4]/D    1
smclk(F)->smclk(F)	42.109   */28.106        */0.183         spi1/m_tx_sreg_reg[7]/D    1
smclk(F)->smclk(F)	42.109   */28.106        */0.183         spi1/m_tx_sreg_reg[12]/D    1
smclk(F)->smclk(F)	42.109   */28.106        */0.183         spi1/m_tx_sreg_reg[13]/D    1
smclk(F)->smclk(F)	42.109   */28.106        */0.183         spi1/m_tx_sreg_reg[11]/D    1
smclk(F)->smclk(F)	42.109   */28.106        */0.183         spi1/m_tx_sreg_reg[9]/D    1
smclk(F)->smclk(F)	42.109   */28.106        */0.183         spi1/m_tx_sreg_reg[26]/D    1
smclk(F)->smclk(F)	42.206   28.107/*        0.086/*         spi1/m_rx_sreg_reg[17]/D    1
smclk(R)->smclk(R)	27.780   */28.110        */0.190         uart0/UART_RX_reg[6]/D    1
smclk(F)->smclk(F)	42.228   */28.111        */0.064         spi1/m_rx_sreg_reg[7]/D    1
smclk(R)->smclk(R)	27.766   */28.113        */0.204         uart1/RC_CG_HIER_INST303/RC_CGIC_INST/E    1
smclk(F)->smclk(F)	42.231   */28.113        */0.060         spi1/m_rx_sreg_reg[25]/D    1
smclk(F)->smclk(F)	42.101   */28.114        */0.191         spi1/m_counter_reg[5]/B    1
clk_cpu(R)->clk_cpu(R)	27.946   28.115/*        0.152/*         system0/SYS_CLK_CR_reg[8]/D    1
smclk(R)->smclk(R)	27.782   */28.116        */0.188         uart1/UART_RX_reg[6]/D    1
smclk(R)->smclk(R)	27.794   */28.118        */0.176         uart0/rx_parity_reg/D    1
smclk(R)->smclk(R)	27.899   */28.118        */0.071         i2c0/CGMaster/ClkStagesFF_reg[1]/D    1
smclk(R)->smclk(R)	27.836   */28.118        */0.135         i2c1/CGMaster/ClkStagesFF_reg[15]/D    1
smclk(R)->smclk(R)	27.900   */28.118        */0.070         i2c1/CGMaster/ClkStagesFF_reg[1]/D    1
smclk(R)->smclk(R)	27.905   28.120/*        0.065/*         i2c0/I2CxMRX_reg[3]/D    1
mclk(R)->mclk(R)	27.749   28.120/*        0.150/*         core/repeat_if_reg/D    1
smclk(R)->smclk(R)	27.907   28.121/*        0.063/*         i2c1/I2CxMRX_reg[5]/D    1
smclk(F)->smclk(F)	42.196   28.122/*        0.096/*         spi1/m_rx_sreg_reg[18]/D    1
smclk(R)->smclk(R)	27.904   28.122/*        0.067/*         uart0/USR_PEF_reg/D    1
smclk(F)->smclk(F)	42.213   28.124/*        0.079/*         spi1/m_rx_sreg_reg[20]/D    1
smclk(R)->smclk(R)	27.796   */28.125        */0.174         uart1/rx_parity_reg/D    1
smclk(F)->smclk(F)	42.212   28.125/*        0.079/*         spi1/m_rx_sreg_reg[6]/D    1
smclk(R)->smclk(R)	27.842   28.125/*        0.129/*         uart0/tx_in_progress_reg/D    1
smclk(R)->smclk(R)	27.832   28.125/*        0.139/*         uart1/UART_RX_reg[3]/D    1
smclk(F)->smclk(F)	42.161   28.126/*        0.131/*         saradc0/conv_busy_reg/D    1
smclk(R)->smclk(R)	27.842   28.126/*        0.128/*         uart1/tx_in_progress_reg/D    1
smclk(R)->smclk(R)	27.770   */28.130        */0.200         uart0/RC_CG_HIER_INST288/RC_CGIC_INST/E    1
smclk(R)->smclk(R)	27.837   */28.133        */0.134         i2c0/CGMaster/ClkStagesFF_reg[15]/D    1
smclk(R)->smclk(R)	27.903   28.133/*        0.067/*         uart1/USR_PEF_reg/D    1
smclk(F)->smclk(F)	42.230   */28.134        */0.061         spi1/m_rx_sreg_reg[24]/D    1
smclk(F)->smclk(F)	42.207   28.135/*        0.085/*         spi1/m_rx_sreg_reg[27]/D    1
smclk(R)->smclk(R)	27.835   28.136/*        0.135/*         uart0/UART_RX_reg[5]/D    1
smclk(R)->smclk(R)	27.772   */28.139        */0.199         spi1/RC_CG_HIER_INST200/RC_CGIC_INST/E    1
smclk(R)->smclk(R)	27.832   28.139/*        0.138/*         uart0/UART_RX_reg[0]/D    1
smclk(F)->smclk(F)	42.229   */28.142        */0.062         spi1/m_rx_sreg_reg[16]/D    1
smclk(R)->smclk(R)	27.838   28.143/*        0.133/*         uart1/UART_RX_reg[2]/D    1
smclk(R)->smclk(R)	27.838   28.144/*        0.133/*         uart0/UART_RX_reg[4]/D    1
smclk(F)->smclk(F)	42.221   28.146/*        0.071/*         spi1/m_rx_sreg_reg[29]/D    1
smclk(F)->smclk(F)	42.188   28.147/*        0.104/*         spi0/m_rx_sreg_reg[17]/D    1
smclk(R)->smclk(R)	27.902   28.147/*        0.068/*         i2c1/I2CxMRX_reg[3]/D    1
smclk(F)->smclk(F)	42.233   */28.148        */0.059         spi1/m_rx_sreg_reg[19]/D    1
smclk(R)->smclk(R)	27.774   */28.149        */0.196         spi0/RC_CG_HIER_INST185/RC_CGIC_INST/E    1
smclk(F)->smclk(F)	42.233   */28.149        */0.059         spi1/m_rx_sreg_reg[12]/D    1
smclk(F)->smclk(F)	42.217   28.150/*        0.075/*         spi1/m_rx_sreg_reg[10]/D    1
smclk(F)->smclk(F)	42.213   28.150/*        0.079/*         spi1/m_rx_sreg_reg[14]/D    1
smclk(F)->smclk(F)	42.190   28.153/*        0.102/*         spi0/m_rx_sreg_reg[21]/D    1
smclk(F)->smclk(F)	42.190   28.153/*        0.102/*         spi0/m_rx_sreg_reg[28]/D    1
smclk(F)->smclk(F)	42.190   28.153/*        0.102/*         spi0/m_rx_sreg_reg[19]/D    1
smclk(F)->smclk(F)	42.204   28.153/*        0.087/*         spi1/m_rx_sreg_reg[11]/D    1
smclk(F)->smclk(F)	42.184   28.153/*        0.107/*         spi1/m_rx_sreg_reg[15]/D    1
smclk(F)->smclk(F)	42.190   28.153/*        0.102/*         spi0/m_rx_sreg_reg[22]/D    1
smclk(R)->smclk(R)	27.841   28.153/*        0.130/*         uart1/UART_RX_reg[4]/D    1
smclk(R)->smclk(R)	27.829   */28.153        */0.141         uart1/UART_RX_reg[0]/D    1
mclk(R)->mclk(R)	27.761   28.154/*        0.138/*         core/datapath_inst/mainalu/div_sel_rem_reg/D    1
smclk(F)->smclk(F)	42.190   28.155/*        0.101/*         spi0/m_rx_sreg_reg[16]/D    1
smclk(R)->smclk(R)	27.791   */28.158        */0.179         timer1/clk_mux/MuxGen[0].CG1/E    1
smclk(R)->smclk(R)	27.836   */28.158        */0.135         uart1/UART_RX_reg[1]/D    1
mclk(R)->mclk(R)	27.732   28.158/*        0.168/*         timer0/clk_mux/MuxGen[1].CG1/E    1
smclk(F)->smclk(F)	42.192   28.160/*        0.100/*         spi0/m_rx_sreg_reg[23]/D    1
smclk(R)->smclk(R)	27.889   28.162/*        0.081/*         i2c1/I2CxMRX_reg[2]/D    1
smclk(F)->smclk(F)	42.193   28.162/*        0.099/*         spi0/m_rx_sreg_reg[25]/D    1
smclk(R)->smclk(R)	27.869   28.162/*        0.102/*         uart1/rx_sr_reg[3]/D    1
smclk(R)->smclk(R)	27.837   */28.163        */0.133         uart0/UART_RX_reg[2]/D    1
smclk(R)->smclk(R)	27.837   */28.163        */0.133         uart1/UART_RX_reg[5]/D    1
smclk(F)->smclk(F)	42.222   28.163/*        0.070/*         spi1/m_rx_sreg_reg[21]/D    1
smclk(F)->smclk(F)	42.221   28.163/*        0.071/*         spi1/m_rx_sreg_reg[26]/D    1
smclk(R)->smclk(R)	27.838   */28.165        */0.133         uart0/UART_RX_reg[3]/D    1
smclk(R)->smclk(R)	27.838   */28.166        */0.132         uart0/UART_RX_reg[1]/D    1
smclk(F)->smclk(F)	42.195   28.168/*        0.097/*         spi0/m_rx_sreg_reg[29]/D    1
smclk(R)->smclk(R)	27.834   */28.169        */0.137         uart1/rx_bit_cntr_reg[3]/D    1
smclk(F)->smclk(F)	42.190   28.170/*        0.102/*         spi1/m_rx_sreg_reg[28]/D    1
smclk(R)->smclk(R)	27.892   28.171/*        0.078/*         i2c0/I2CxMRX_reg[2]/D    1
smclk(F)->smclk(F)	42.196   28.172/*        0.096/*         spi1/m_rx_sreg_reg[9]/D    1
smclk(R)->smclk(R)	27.872   28.173/*        0.098/*         uart0/rx_sr_reg[5]/D    1
mclk(R)->mclk(R)	27.768   28.174/*        0.132/*         npu0/NpuDone_reg/D    1
smclk(R)->smclk(R)	27.836   */28.175        */0.135         uart0/rx_bit_cntr_reg[3]/D    1
mclk(R)->mclk(R)	27.768   28.176/*        0.131/*         core/irq_handler_inst/single_isr_active_reg/D    1
smclk(F)->smclk(F)	42.197   28.177/*        0.094/*         spi0/m_rx_sreg_reg[15]/D    1
smclk(R)->smclk(R)	27.791   */28.177        */0.179         uart1/tx_sr_reg[7]/D    1
smclk(R)->smclk(R)	27.791   */28.177        */0.179         uart0/tx_sr_reg[7]/D    1
smclk(F)->smclk(F)	42.198   28.178/*        0.094/*         spi0/m_rx_sreg_reg[20]/D    1
smclk(R)->smclk(R)	27.842   */28.178        */0.129         uart1/UART_RX_reg[7]/D    1
smclk(F)->smclk(F)	42.113   */28.178        */0.179         spi1/m_tx_sreg_reg[30]/D    1
smclk(F)->smclk(F)	42.228   28.178/*        0.064/*         saradc0/ADC_sync_clock_phase_shift_reg_reg[0]/D    1
smclk(R)->smclk(R)	27.797   */28.181        */0.174         afe0/adc_fsm/counter/RC_CG_HIER_INST35/RC_CGIC_INST/E    1
smclk(R)->smclk(R)	27.875   28.181/*        0.095/*         uart1/rx_sr_reg[2]/D    1
smclk(R)->smclk(R)	27.843   */28.181        */0.128         uart0/UART_RX_reg[7]/D    1
smclk(R)->smclk(R)	27.875   28.181/*        0.095/*         uart0/rx_sr_reg[4]/D    1
smclk(F)->smclk(F)	42.199   28.182/*        0.092/*         spi0/m_rx_sreg_reg[24]/D    1
smclk(R)->smclk(R)	27.876   28.182/*        0.095/*         uart0/rx_sr_reg[0]/D    1
smclk(F)->smclk(F)	42.195   28.185/*        0.097/*         spi1/m_rx_sreg_reg[8]/D    1
smclk(F)->smclk(F)	42.200   28.185/*        0.091/*         spi0/m_rx_sreg_reg[18]/D    1
smclk(F)->smclk(F)	42.201   28.187/*        0.091/*         spi0/m_rx_sreg_reg[12]/D    1
smclk(F)->smclk(F)	42.196   28.189/*        0.096/*         spi1/m_rx_sreg_reg[0]/D    1
smclk(R)->smclk(R)	27.879   28.191/*        0.092/*         uart1/rx_sr_reg[4]/D    1
smclk(F)->smclk(F)	42.203   28.192/*        0.089/*         spi0/m_rx_sreg_reg[30]/D    1
smclk(F)->smclk(F)	42.203   28.193/*        0.089/*         spi0/m_rx_sreg_reg[26]/D    1
smclk(F)->smclk(F)	42.204   28.196/*        0.088/*         spi1/m_rx_sreg_reg[4]/D    1
smclk(R)->smclk(R)	27.881   28.198/*        0.090/*         uart1/rx_sr_reg[1]/D    1
mclk(R)->mclk(R)	27.764   */28.199        */0.136         core/irq_handler_inst/context_saved_reg/D    1
smclk(F)->smclk(F)	42.205   28.201/*        0.086/*         spi0/m_rx_sreg_reg[27]/D    1
smclk(R)->smclk(R)	27.835   */28.201        */0.135         uart1/tx_parity_reg/D    1
smclk(F)->smclk(F)	42.176   28.201/*        0.116/*         saradc0/ADC_sync_clock_conversion_phase_reg/D    1
smclk(F)->smclk(F)	42.206   28.201/*        0.086/*         spi1/m_rx_sreg_reg[3]/D    1
smclk(F)->smclk(F)	42.206   28.201/*        0.086/*         spi1/m_rx_sreg_reg[1]/D    1
smclk(R)->smclk(R)	27.836   */28.202        */0.135         uart0/tx_parity_reg/D    1
smclk(R)->smclk(R)	27.841   */28.202        */0.130         timer0/clk_mux/MuxGen[0].CG1/E    1
smclk(F)->smclk(F)	42.206   28.203/*        0.086/*         spi1/m_rx_sreg_reg[5]/D    1
smclk(F)->smclk(F)	42.206   28.203/*        0.086/*         spi0/m_rx_sreg_reg[8]/D    1
smclk(R)->smclk(R)	27.883   28.203/*        0.088/*         uart1/rx_sr_reg[0]/D    1
smclk(F)->smclk(F)	42.207   28.205/*        0.085/*         spi0/m_rx_sreg_reg[4]/D    1
smclk(R)->smclk(R)	27.884   28.206/*        0.087/*         uart0/rx_sr_reg[2]/D    1
smclk(R)->smclk(R)	27.884   28.206/*        0.087/*         uart1/rx_sr_reg[5]/D    1
smclk(F)->smclk(F)	42.208   28.208/*        0.084/*         spi1/m_rx_sreg_reg[2]/D    1
smclk(F)->smclk(F)	42.208   28.208/*        0.084/*         spi0/m_rx_sreg_reg[7]/D    1
clk_cpu(R)->clk_cpu(R)	27.998   28.208/*        0.099/*         uart1/read_data_reg[11]/B    1
smclk(R)->smclk(R)	27.885   28.209/*        0.086/*         uart0/rx_sr_reg[3]/D    1
mclk(R)->mclk(R)	27.785   28.210/*        0.115/*         timer1/clk_mux/MuxGen[1].CG1/E    1
smclk(R)->smclk(R)	27.885   28.211/*        0.085/*         uart0/rx_sr_reg[1]/D    1
smclk(F)->smclk(F)	42.209   28.211/*        0.083/*         spi0/m_rx_sreg_reg[6]/D    1
clk_cpu(R)->clk_cpu(R)	27.999   28.211/*        0.099/*         afe0/read_data_reg[20]/B    1
smclk(F)->smclk(F)	42.209   28.211/*        0.083/*         spi0/m_rx_sreg_reg[9]/D    1
smclk(R)->smclk(R)	27.831   */28.212        */0.139         spi0/FlashDelay_reg[0]/D    1
smclk(F)->smclk(F)	42.204   28.212/*        0.088/*         spi1/m_rx_sreg_reg[13]/D    1
smclk(F)->smclk(F)	42.210   28.214/*        0.082/*         spi0/m_rx_sreg_reg[13]/D    1
smclk(F)->smclk(F)	42.210   28.214/*        0.082/*         spi0/m_rx_sreg_reg[10]/D    1
smclk(F)->smclk(F)	42.210   28.214/*        0.082/*         spi0/m_rx_sreg_reg[5]/D    1
mclk(R)->mclk(R)	27.768   */28.216        */0.131         core/irq_handler_inst/context_restored_reg/D    1
smclk(R)->smclk(R)	27.887   28.216/*        0.084/*         uart0/rx_sr_reg[6]/D    1
mclk(R)->mclk(R)	27.769   */28.218        */0.130         npu0/BiasDone_reg/D    1
smclk(F)->smclk(F)	42.211   28.219/*        0.080/*         spi0/m_rx_sreg_reg[14]/D    1
smclk(F)->smclk(F)	42.211   28.219/*        0.080/*         spi0/m_rx_sreg_reg[1]/D    1
clk_cpu(R)->clk_cpu(R)	28.002   28.219/*        0.096/*         uart0/read_data_reg[8]/B    1
smclk(F)->smclk(F)	42.211   28.219/*        0.080/*         spi0/m_rx_sreg_reg[2]/D    1
smclk(R)->smclk(R)	27.834   */28.225        */0.136         timer1/divider_counter_reg[14]/D    1
smclk(R)->smclk(R)	27.835   */28.227        */0.136         timer0/divider_counter_reg[14]/D    1
smclk(R)->smclk(R)	27.891   28.227/*        0.080/*         uart1/rx_sr_reg[6]/D    1
clk_cpu(R)->clk_cpu(R)	28.005   28.229/*        0.093/*         uart1/read_data_reg[8]/B    1
smclk(F)->smclk(F)	42.215   28.229/*        0.077/*         spi0/m_rx_sreg_reg[0]/D    1
clk_cpu(R)->clk_cpu(R)	28.005   28.229/*        0.093/*         uart1/read_data_reg[9]/B    1
smclk(F)->smclk(F)	42.215   28.229/*        0.077/*         spi0/m_rx_sreg_reg[3]/D    1
smclk(R)->smclk(R)	27.892   28.232/*        0.078/*         uart1/rx_sr_reg[7]/D    1
clk_cpu(R)->clk_cpu(R)	28.006   28.233/*        0.092/*         afe0/read_data_reg[21]/B    1
smclk(R)->smclk(R)	27.894   28.235/*        0.076/*         i2c1/I2CxMRX_reg[7]/D    1
clk_cpu(R)->clk_cpu(R)	28.007   28.235/*        0.091/*         uart0/read_data_reg[9]/B    1
smclk(R)->smclk(R)	27.894   28.237/*        0.077/*         uart0/rx_sr_reg[7]/D    1
clk_cpu(R)->clk_cpu(R)	28.007   28.237/*        0.090/*         afe0/read_data_reg[22]/B    1
smclk(F)->smclk(F)	42.217   28.237/*        0.074/*         spi0/m_rx_sreg_reg[11]/D    1
clk_cpu(R)->clk_cpu(R)	28.008   28.240/*        0.089/*         uart0/read_data_reg[11]/B    1
clk_cpu(R)->clk_cpu(R)	28.009   28.241/*        0.089/*         uart0/read_data_reg[10]/B    1
clk_cpu(R)->clk_cpu(R)	28.010   28.247/*        0.087/*         uart1/read_data_reg[10]/B    1
clk_cpu(R)->clk_cpu(R)	28.011   28.248/*        0.087/*         afe0/read_data_reg[23]/B    1
smclk(R)->smclk(R)	27.908   28.251/*        0.063/*         i2c0/I2CxMRX_reg[4]/D    1
smclk(R)->smclk(R)	27.900   28.254/*        0.070/*         i2c0/I2CxMRX_reg[7]/D    1
mclk(R)->mclk(R)	27.831   28.256/*        0.068/*         timer1/clk_mux/MuxGen[1].OtherSlice.DLYDFF0/D    1
smclk(R)->smclk(R)	27.911   28.256/*        0.059/*         i2c0/I2CxMRX_reg[5]/D    1
mclk(R)->mclk(R)	27.831   28.258/*        0.068/*         timer0/clk_mux/MuxGen[1].OtherSlice.DLYDFF0/D    1
smclk(R)->smclk(R)	27.903   28.259/*        0.068/*         i2c1/I2CxMRX_reg[0]/D    1
smclk(R)->smclk(R)	27.904   28.261/*        0.067/*         i2c1/I2CxMRX_reg[4]/D    1
smclk(R)->smclk(R)	27.904   28.263/*        0.066/*         i2c0/I2CxMRX_reg[0]/D    1
smclk(R)->smclk(R)	27.905   28.266/*        0.065/*         i2c1/I2CxMRX_reg[6]/D    1
smclk(R)->smclk(R)	27.904   28.268/*        0.066/*         timer0/clk_mux/MuxGen[0].DefaultSlice.DLYDFF0/D    1
smclk(R)->smclk(R)	27.907   28.271/*        0.064/*         i2c0/I2CxMRX_reg[6]/D    1
smclk(R)->smclk(R)	27.906   28.271/*        0.065/*         i2c0/I2CxMRX_reg[1]/D    1
smclk(R)->smclk(R)	27.906   28.273/*        0.064/*         i2c1/I2CxMRX_reg[1]/D    1
smclk(R)->smclk(R)	27.908   28.280/*        0.062/*         timer1/clk_mux/MuxGen[0].DefaultSlice.DLYDFF0/D    1
smclk(R)->smclk(R)	27.895   28.282/*        0.075/*         uart0/tx_clk_cntr_reg[0]/D    1
smclk(R)->smclk(R)	27.895   28.282/*        0.075/*         uart0/rx_bit_cntr_reg[0]/D    1
smclk(R)->smclk(R)	27.896   28.285/*        0.074/*         uart1/rx_bit_cntr_reg[0]/D    1
mclk(R)->mclk(R)	27.841   28.290/*        0.058/*         timer1/clk_mux/MuxGen[1].OtherSlice.SYNCDFF1/D    1
smclk(R)->smclk(R)	27.899   28.293/*        0.072/*         timer0/divider_counter_reg[0]/D    1
smclk(R)->smclk(R)	27.901   28.294/*        0.069/*         uart0/rx_clk_cntr_reg[0]/D    1
mclk(R)->mclk(R)	27.842   28.294/*        0.057/*         timer0/clk_mux/MuxGen[1].OtherSlice.SYNCDFF1/D    1
smclk(R)->smclk(R)	27.899   28.294/*        0.072/*         timer1/divider_counter_reg[0]/D    1
smclk(R)->smclk(R)	27.899   28.295/*        0.072/*         uart1/tx_clk_cntr_reg[0]/D    1
smclk(R)->smclk(R)	27.903   28.300/*        0.068/*         uart1/rx_clk_cntr_reg[0]/D    1
smclk(R)->smclk(R)	27.932   */28.315        */0.038         timer1/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF1/D    1
smclk(R)->smclk(R)	27.933   */28.315        */0.038         timer0/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF1/D    1
