I 000051 55 2446          1383983339977 behavioral
(_unit VHDL (shift_reg_16_bit 0 5 (behavioral 0 16 ))
	(_version va7)
	(_time 1383983339978 2013.11.08 23:48:59)
	(_source (\./../../../firmware/shift_reg_16_bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code d1df8083d8868cc7d383c588d6d6d3d7d4d7d6d487)
	(_entity
		(_time 1383983339975)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal shift_state_type 0 18 (_enum1 idle shift (_to (i 0)(i 1)))))
		(_signal (_internal shift_state shift_state_type 0 19 (_architecture (_uni ))))
		(_signal (_internal shift_state_next shift_state_type 0 20 (_architecture (_uni ))))
		(_signal (_internal shift_count ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_signal (_internal rst_count ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0))(_read(7)(1)))))
			(line__38(_architecture 1 0 38 (_process (_simple)(_target(7)(9)(10)(4)(5))(_sensitivity(0))(_read(6)(8)(10)(2)(3)))))
			(line__68(_architecture 2 0 68 (_process (_simple)(_target(8))(_sensitivity(9)(0))(_read(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 8457          1383983340238 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1383983340239 2013.11.08 23:49:00)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code dad588898b888fc98c8ac8858bdf8cdcd9dc8cdc8f)
	(_entity
		(_time 1383983340234)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 63 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 211 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi (_to (i 0)(i 4)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.INTEGER )(loop_count ~extSTD.STANDARD.INTEGER )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.INTEGER ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 5))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(11(0_0))))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(11(0_1))))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(11(0_2))))))
			(line__74(_architecture 3 0 74 (_assignment (_simple)(_target(11(0_3))))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_target(11(0_4))))))
			(line__76(_architecture 5 0 76 (_assignment (_simple)(_target(11(0_5))))))
			(line__78(_architecture 6 0 78 (_assignment (_simple)(_target(11(1_0))))))
			(line__79(_architecture 7 0 79 (_assignment (_simple)(_target(11(1_1))))))
			(line__80(_architecture 8 0 80 (_assignment (_simple)(_target(11(1_2))))))
			(line__81(_architecture 9 0 81 (_assignment (_simple)(_target(11(1_3))))))
			(line__82(_architecture 10 0 82 (_assignment (_simple)(_target(11(1_4))))))
			(line__83(_architecture 11 0 83 (_assignment (_simple)(_target(11(1_5))))))
			(line__85(_architecture 12 0 85 (_assignment (_simple)(_target(11(2_0))))))
			(line__86(_architecture 13 0 86 (_assignment (_simple)(_target(11(2_1))))))
			(line__87(_architecture 14 0 87 (_assignment (_simple)(_target(11(2_2))))))
			(line__88(_architecture 15 0 88 (_assignment (_simple)(_target(11(2_3))))))
			(line__89(_architecture 16 0 89 (_assignment (_simple)(_target(11(2_4))))))
			(line__90(_architecture 17 0 90 (_assignment (_simple)(_target(11(2_5))))))
			(line__92(_architecture 18 0 92 (_assignment (_simple)(_target(11(3_0))))))
			(line__93(_architecture 19 0 93 (_assignment (_simple)(_target(11(3_1))))))
			(line__94(_architecture 20 0 94 (_assignment (_simple)(_target(11(3_2))))))
			(line__95(_architecture 21 0 95 (_assignment (_simple)(_target(11(3_3))))))
			(line__96(_architecture 22 0 96 (_assignment (_simple)(_target(11(3_4))))))
			(line__97(_architecture 23 0 97 (_assignment (_simple)(_target(11(3_5))))))
			(line__99(_architecture 24 0 99 (_assignment (_simple)(_target(11(4_0))))))
			(line__100(_architecture 25 0 100 (_assignment (_simple)(_target(11(4_1))))))
			(line__101(_architecture 26 0 101 (_assignment (_simple)(_target(11(4_2))))))
			(line__102(_architecture 27 0 102 (_assignment (_simple)(_target(11(4_3))))))
			(line__103(_architecture 28 0 103 (_assignment (_simple)(_target(11(4_4))))))
			(line__104(_architecture 29 0 104 (_assignment (_simple)(_target(11(4_5))))))
			(line__107(_architecture 30 0 107 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__108(_architecture 31 0 108 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__109(_architecture 32 0 109 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 33 0 111 (_process (_simple)(_target(9))(_sensitivity(0))(_read(10)(1)))))
			(state_logic(_architecture 34 0 123 (_process (_simple)(_target(10)(12)(14)(16)(19)(20))(_sensitivity(9)(15)(18))(_read(11)(12)(16)(1)))))
			(count_wait_proc(_architecture 35 0 200 (_process (_simple)(_target(18))(_sensitivity(19)(0))(_read(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 36 -1
	)
)
I 000056 55 3465          1383983340446 TB_ARCHITECTURE
(_unit VHDL (ap1220_controller_top_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1383983340447 2013.11.08 23:49:00)
	(_source (\./../src/TestBench/ap1220_controller_top_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a5aaf0f3a0f7f0b6a3a3b7faf4a0f3a3a6a3f3a3f0)
	(_entity
		(_time 1383983340444)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(AP1220_controller_top
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 43 (_component AP1220_controller_top )
		(_port
			((clk)(clk))
			((rst)(rst))
			((sclk)(sclk))
			((miso)(miso))
			((mosi)(mosi))
			((s_en)(s_en))
			((uart_rx)(uart_rx))
			((uart_tx)(uart_tx))
			((leds)(leds))
		)
		(_use (_entity . AP1220_controller_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 3))))))
		(_signal (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~132 0 35 (_architecture (_uni ))))
		(_constant (_internal PERIOD ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4639833516098453504)))))
		(_process
			(line__57(_architecture 0 0 57 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(STIMULI(_architecture 1 0 60 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000054 55 478 0 testbench_for_ap1220_controller_top
(_configuration VHDL (testbench_for_ap1220_controller_top 0 72 (ap1220_controller_top_tb))
	(_version va7)
	(_time 1383983340450 2013.11.08 23:49:00)
	(_source (\./../src/TestBench/ap1220_controller_top_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a5abf5f2a5f3f2b2a1a4b7fff1a3f0a3a6a3ada0f3)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . AP1220_controller_top behavioral
			)
		)
	)
)
I 000051 55 2436          1383984732936 behavioral
(_unit VHDL (shift_reg_16_bit 0 5 (behavioral 0 16 ))
	(_version va7)
	(_time 1383984732937 2013.11.09 00:12:12)
	(_source (\./../../../firmware/shift_reg_16_bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 15464212184248031747014c121217131013121043)
	(_entity
		(_time 1383983339974)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal shift_state_type 0 18 (_enum1 idle shift (_to (i 0)(i 1)))))
		(_signal (_internal shift_state shift_state_type 0 19 (_architecture (_uni ))))
		(_signal (_internal shift_state_next shift_state_type 0 20 (_architecture (_uni ))))
		(_signal (_internal shift_count ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_signal (_internal rst_count ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_target(6))(_sensitivity(0)(7)(1))(_dssslsensitivity 1))))
			(line__38(_architecture 1 0 38 (_process (_target(7)(9)(10)(4)(5))(_sensitivity(0)(6)(8)(10)(2)(3))(_dssslsensitivity 1))))
			(line__68(_architecture 2 0 68 (_process (_simple)(_target(8))(_sensitivity(9)(0))(_read(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavioral 3 -1
	)
)
I 000056 55 3445          1383984732993 TB_ARCHITECTURE
(_unit VHDL (ap1220_controller_top_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1383984732994 2013.11.09 00:12:12)
	(_source (\./../src/TestBench/ap1220_controller_top_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 44161147401611574242561b154112424742124211)
	(_entity
		(_time 1383983340443)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(AP1220_controller_top
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 43 (_component AP1220_controller_top )
		(_port
			((clk)(clk))
			((rst)(rst))
			((sclk)(sclk))
			((miso)(miso))
			((mosi)(mosi))
			((s_en)(s_en))
			((uart_rx)(uart_rx))
			((uart_tx)(uart_tx))
			((leds)(leds))
		)
		(_use (_entity . AP1220_controller_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 3))))))
		(_signal (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~132 0 35 (_architecture (_uni ))))
		(_constant (_internal PERIOD ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4639833516098453504)))))
		(_process
			(line__57(_architecture 0 0 57 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(STIMULI(_architecture 1 0 60 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000054 55 458 0 testbench_for_ap1220_controller_top
(_configuration VHDL (testbench_for_ap1220_controller_top 0 72 (ap1220_controller_top_tb))
	(_version va7)
	(_time 1383984732997 2013.11.09 00:12:12)
	(_source (\./../src/TestBench/ap1220_controller_top_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 44171446451213534045561e1042114247424c4112)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . AP1220_controller_top behavioral
			)
		)
	)
)
I 000051 55 2436          1383984752160 behavioral
(_unit VHDL (shift_reg_16_bit 0 5 (behavioral 0 16 ))
	(_version va7)
	(_time 1383984752161 2013.11.09 00:12:32)
	(_source (\./../../../firmware/shift_reg_16_bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 282d232c287f753e2a7a3c712f2f2a2e2d2e2f2d7e)
	(_entity
		(_time 1383983339974)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal shift_state_type 0 18 (_enum1 idle shift (_to (i 0)(i 1)))))
		(_signal (_internal shift_state shift_state_type 0 19 (_architecture (_uni ))))
		(_signal (_internal shift_state_next shift_state_type 0 20 (_architecture (_uni ))))
		(_signal (_internal shift_count ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_signal (_internal rst_count ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_target(6))(_sensitivity(0)(7)(1))(_dssslsensitivity 1))))
			(line__38(_architecture 1 0 38 (_process (_target(7)(9)(10)(4)(5))(_sensitivity(0)(6)(8)(10)(2)(3))(_dssslsensitivity 1))))
			(line__68(_architecture 2 0 68 (_process (_simple)(_target(8))(_sensitivity(9)(0))(_read(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 9325          1383984752211 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1383984752212 2013.11.09 00:12:32)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 57535e555005024401004508065201515451015102)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 67 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 212 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi (_to (i 0)(i 4)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.INTEGER )(loop_count ~extSTD.STANDARD.INTEGER )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.INTEGER ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_target(11(0_0))))))
			(line__76(_architecture 1 0 76 (_assignment (_simple)(_target(11(0_1))))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(11(0_2))))))
			(line__78(_architecture 3 0 78 (_assignment (_simple)(_target(11(0_3))))))
			(line__79(_architecture 4 0 79 (_assignment (_simple)(_target(11(0_4))))))
			(line__80(_architecture 5 0 80 (_assignment (_simple)(_target(11(0_5))))))
			(line__82(_architecture 6 0 82 (_assignment (_simple)(_target(11(1_0))))))
			(line__83(_architecture 7 0 83 (_assignment (_simple)(_target(11(1_1))))))
			(line__84(_architecture 8 0 84 (_assignment (_simple)(_target(11(1_2))))))
			(line__85(_architecture 9 0 85 (_assignment (_simple)(_target(11(1_3))))))
			(line__86(_architecture 10 0 86 (_assignment (_simple)(_target(11(1_4))))))
			(line__87(_architecture 11 0 87 (_assignment (_simple)(_target(11(1_5))))))
			(line__89(_architecture 12 0 89 (_assignment (_simple)(_target(11(2_0))))))
			(line__90(_architecture 13 0 90 (_assignment (_simple)(_target(11(2_1))))))
			(line__91(_architecture 14 0 91 (_assignment (_simple)(_target(11(2_2))))))
			(line__92(_architecture 15 0 92 (_assignment (_simple)(_target(11(2_3))))))
			(line__93(_architecture 16 0 93 (_assignment (_simple)(_target(11(2_4))))))
			(line__94(_architecture 17 0 94 (_assignment (_simple)(_target(11(2_5))))))
			(line__96(_architecture 18 0 96 (_assignment (_simple)(_target(11(3_0))))))
			(line__97(_architecture 19 0 97 (_assignment (_simple)(_target(11(3_1))))))
			(line__98(_architecture 20 0 98 (_assignment (_simple)(_target(11(3_2))))))
			(line__99(_architecture 21 0 99 (_assignment (_simple)(_target(11(3_3))))))
			(line__100(_architecture 22 0 100 (_assignment (_simple)(_target(11(3_4))))))
			(line__101(_architecture 23 0 101 (_assignment (_simple)(_target(11(3_5))))))
			(line__103(_architecture 24 0 103 (_assignment (_simple)(_target(11(4_0))))))
			(line__104(_architecture 25 0 104 (_assignment (_simple)(_target(11(4_1))))))
			(line__105(_architecture 26 0 105 (_assignment (_simple)(_target(11(4_2))))))
			(line__106(_architecture 27 0 106 (_assignment (_simple)(_target(11(4_3))))))
			(line__107(_architecture 28 0 107 (_assignment (_simple)(_target(11(4_4))))))
			(line__108(_architecture 29 0 108 (_assignment (_simple)(_target(11(4_5))))))
			(line__111(_architecture 30 0 111 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__112(_architecture 31 0 112 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__113(_architecture 32 0 113 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__114(_architecture 33 0 114 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__115(_architecture 34 0 115 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__116(_architecture 35 0 116 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__117(_architecture 36 0 117 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__118(_architecture 37 0 118 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 38 0 120 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__132(_architecture 39 0 132 (_process (_simple)(_target(10)(14)(19)(20))(_sensitivity(1)(9)(15)(16)(18)(21))(_read(22)(23)))))
			(count_wait_proc(_architecture 40 0 201 (_process (_simple)(_target(18))(_sensitivity(0)(19))(_read(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 41 -1
	)
)
I 000056 55 3445          1383984752263 TB_ARCHITECTURE
(_unit VHDL (ap1220_controller_top_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1383984752264 2013.11.09 00:12:32)
	(_source (\./../src/TestBench/ap1220_controller_top_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 86828f8980d4d395808094d9d783d0808580d080d3)
	(_entity
		(_time 1383983340443)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(AP1220_controller_top
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 43 (_component AP1220_controller_top )
		(_port
			((clk)(clk))
			((rst)(rst))
			((sclk)(sclk))
			((miso)(miso))
			((mosi)(mosi))
			((s_en)(s_en))
			((uart_rx)(uart_rx))
			((uart_tx)(uart_tx))
			((leds)(leds))
		)
		(_use (_entity . AP1220_controller_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 3))))))
		(_signal (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~132 0 35 (_architecture (_uni ))))
		(_constant (_internal PERIOD ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4639833516098453504)))))
		(_process
			(line__57(_architecture 0 0 57 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(STIMULI(_architecture 1 0 60 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000054 55 458 0 testbench_for_ap1220_controller_top
(_configuration VHDL (testbench_for_ap1220_controller_top 0 72 (ap1220_controller_top_tb))
	(_version va7)
	(_time 1383984752267 2013.11.09 00:12:32)
	(_source (\./../src/TestBench/ap1220_controller_top_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 9590999a95c3c282919487cfc193c09396939d90c3)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . AP1220_controller_top behavioral
			)
		)
	)
)
I 000051 55 2436          1383985504313 behavioral
(_unit VHDL (shift_reg_16_bit 0 5 (behavioral 0 16 ))
	(_version va7)
	(_time 1383985504314 2013.11.09 00:25:04)
	(_source (\./../../../firmware/shift_reg_16_bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3761363238606a213565236e303035313231303261)
	(_entity
		(_time 1383983339974)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal shift_state_type 0 18 (_enum1 idle shift (_to (i 0)(i 1)))))
		(_signal (_internal shift_state shift_state_type 0 19 (_architecture (_uni ))))
		(_signal (_internal shift_state_next shift_state_type 0 20 (_architecture (_uni ))))
		(_signal (_internal shift_count ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_signal (_internal rst_count ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_target(6))(_sensitivity(0)(7)(1))(_dssslsensitivity 1))))
			(line__38(_architecture 1 0 38 (_process (_target(7)(9)(10)(4)(5))(_sensitivity(0)(6)(8)(10)(2)(3))(_dssslsensitivity 1))))
			(line__68(_architecture 2 0 68 (_process (_simple)(_target(8))(_sensitivity(9)(0))(_read(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavioral 3 -1
	)
)
I 000056 55 3445          1383985504371 TB_ARCHITECTURE
(_unit VHDL (ap1220_controller_top_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1383985504372 2013.11.09 00:25:04)
	(_source (\./../src/TestBench/ap1220_controller_top_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 762175767024236570706429277320707570207023)
	(_entity
		(_time 1383983340443)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(AP1220_controller_top
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 43 (_component AP1220_controller_top )
		(_port
			((clk)(clk))
			((rst)(rst))
			((sclk)(sclk))
			((miso)(miso))
			((mosi)(mosi))
			((s_en)(s_en))
			((uart_rx)(uart_rx))
			((uart_tx)(uart_tx))
			((leds)(leds))
		)
		(_use (_entity . AP1220_controller_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 3))))))
		(_signal (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~132 0 35 (_architecture (_uni ))))
		(_constant (_internal PERIOD ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4639833516098453504)))))
		(_process
			(line__57(_architecture 0 0 57 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(STIMULI(_architecture 1 0 60 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000054 55 458 0 testbench_for_ap1220_controller_top
(_configuration VHDL (testbench_for_ap1220_controller_top 0 72 (ap1220_controller_top_tb))
	(_version va7)
	(_time 1383985504375 2013.11.09 00:25:04)
	(_source (\./../src/TestBench/ap1220_controller_top_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 76207077752021617277642c2270237075707e7320)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . AP1220_controller_top behavioral
			)
		)
	)
)
I 000051 55 9402          1383985514860 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1383985514861 2013.11.09 00:25:14)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 792c2a79702b2c6a2f2f6b26287c2f7f7a7f2f7f2c)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 67 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 213 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi (_to (i 0)(i 4)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.INTEGER )(loop_count ~extSTD.STANDARD.INTEGER )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.INTEGER ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_target(11(0_0))))))
			(line__76(_architecture 1 0 76 (_assignment (_simple)(_target(11(0_1))))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(11(0_2))))))
			(line__78(_architecture 3 0 78 (_assignment (_simple)(_target(11(0_3))))))
			(line__79(_architecture 4 0 79 (_assignment (_simple)(_target(11(0_4))))))
			(line__80(_architecture 5 0 80 (_assignment (_simple)(_target(11(0_5))))))
			(line__82(_architecture 6 0 82 (_assignment (_simple)(_target(11(1_0))))))
			(line__83(_architecture 7 0 83 (_assignment (_simple)(_target(11(1_1))))))
			(line__84(_architecture 8 0 84 (_assignment (_simple)(_target(11(1_2))))))
			(line__85(_architecture 9 0 85 (_assignment (_simple)(_target(11(1_3))))))
			(line__86(_architecture 10 0 86 (_assignment (_simple)(_target(11(1_4))))))
			(line__87(_architecture 11 0 87 (_assignment (_simple)(_target(11(1_5))))))
			(line__89(_architecture 12 0 89 (_assignment (_simple)(_target(11(2_0))))))
			(line__90(_architecture 13 0 90 (_assignment (_simple)(_target(11(2_1))))))
			(line__91(_architecture 14 0 91 (_assignment (_simple)(_target(11(2_2))))))
			(line__92(_architecture 15 0 92 (_assignment (_simple)(_target(11(2_3))))))
			(line__93(_architecture 16 0 93 (_assignment (_simple)(_target(11(2_4))))))
			(line__94(_architecture 17 0 94 (_assignment (_simple)(_target(11(2_5))))))
			(line__96(_architecture 18 0 96 (_assignment (_simple)(_target(11(3_0))))))
			(line__97(_architecture 19 0 97 (_assignment (_simple)(_target(11(3_1))))))
			(line__98(_architecture 20 0 98 (_assignment (_simple)(_target(11(3_2))))))
			(line__99(_architecture 21 0 99 (_assignment (_simple)(_target(11(3_3))))))
			(line__100(_architecture 22 0 100 (_assignment (_simple)(_target(11(3_4))))))
			(line__101(_architecture 23 0 101 (_assignment (_simple)(_target(11(3_5))))))
			(line__103(_architecture 24 0 103 (_assignment (_simple)(_target(11(4_0))))))
			(line__104(_architecture 25 0 104 (_assignment (_simple)(_target(11(4_1))))))
			(line__105(_architecture 26 0 105 (_assignment (_simple)(_target(11(4_2))))))
			(line__106(_architecture 27 0 106 (_assignment (_simple)(_target(11(4_3))))))
			(line__107(_architecture 28 0 107 (_assignment (_simple)(_target(11(4_4))))))
			(line__108(_architecture 29 0 108 (_assignment (_simple)(_target(11(4_5))))))
			(line__111(_architecture 30 0 111 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__112(_architecture 31 0 112 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__113(_architecture 32 0 113 (_assignment (_simple)(_target(12)))))
			(line__114(_architecture 33 0 114 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__115(_architecture 34 0 115 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__116(_architecture 35 0 116 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__117(_architecture 36 0 117 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__118(_architecture 37 0 118 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__119(_architecture 38 0 119 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 121 (_process (_target(9))(_sensitivity(0)(10)(1))(_dssslsensitivity 1))))
			(line__133(_architecture 40 0 133 (_process (_simple)(_target(10)(14)(19)(20))(_sensitivity(9)(15)(16)(18)(21)(1))(_read(22)(23)))))
			(count_wait_proc(_architecture 41 0 202 (_process (_simple)(_target(18))(_sensitivity(19)(0))(_read(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 42 -1
	)
)
I 000051 55 9402          1383985555650 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1383985555651 2013.11.09 00:25:55)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c3c39397c09196d09595d19c92c695c5c0c595c596)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 67 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 213 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi (_to (i 0)(i 4)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_target(11(0_0))))))
			(line__76(_architecture 1 0 76 (_assignment (_simple)(_target(11(0_1))))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(11(0_2))))))
			(line__78(_architecture 3 0 78 (_assignment (_simple)(_target(11(0_3))))))
			(line__79(_architecture 4 0 79 (_assignment (_simple)(_target(11(0_4))))))
			(line__80(_architecture 5 0 80 (_assignment (_simple)(_target(11(0_5))))))
			(line__82(_architecture 6 0 82 (_assignment (_simple)(_target(11(1_0))))))
			(line__83(_architecture 7 0 83 (_assignment (_simple)(_target(11(1_1))))))
			(line__84(_architecture 8 0 84 (_assignment (_simple)(_target(11(1_2))))))
			(line__85(_architecture 9 0 85 (_assignment (_simple)(_target(11(1_3))))))
			(line__86(_architecture 10 0 86 (_assignment (_simple)(_target(11(1_4))))))
			(line__87(_architecture 11 0 87 (_assignment (_simple)(_target(11(1_5))))))
			(line__89(_architecture 12 0 89 (_assignment (_simple)(_target(11(2_0))))))
			(line__90(_architecture 13 0 90 (_assignment (_simple)(_target(11(2_1))))))
			(line__91(_architecture 14 0 91 (_assignment (_simple)(_target(11(2_2))))))
			(line__92(_architecture 15 0 92 (_assignment (_simple)(_target(11(2_3))))))
			(line__93(_architecture 16 0 93 (_assignment (_simple)(_target(11(2_4))))))
			(line__94(_architecture 17 0 94 (_assignment (_simple)(_target(11(2_5))))))
			(line__96(_architecture 18 0 96 (_assignment (_simple)(_target(11(3_0))))))
			(line__97(_architecture 19 0 97 (_assignment (_simple)(_target(11(3_1))))))
			(line__98(_architecture 20 0 98 (_assignment (_simple)(_target(11(3_2))))))
			(line__99(_architecture 21 0 99 (_assignment (_simple)(_target(11(3_3))))))
			(line__100(_architecture 22 0 100 (_assignment (_simple)(_target(11(3_4))))))
			(line__101(_architecture 23 0 101 (_assignment (_simple)(_target(11(3_5))))))
			(line__103(_architecture 24 0 103 (_assignment (_simple)(_target(11(4_0))))))
			(line__104(_architecture 25 0 104 (_assignment (_simple)(_target(11(4_1))))))
			(line__105(_architecture 26 0 105 (_assignment (_simple)(_target(11(4_2))))))
			(line__106(_architecture 27 0 106 (_assignment (_simple)(_target(11(4_3))))))
			(line__107(_architecture 28 0 107 (_assignment (_simple)(_target(11(4_4))))))
			(line__108(_architecture 29 0 108 (_assignment (_simple)(_target(11(4_5))))))
			(line__111(_architecture 30 0 111 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__112(_architecture 31 0 112 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__113(_architecture 32 0 113 (_assignment (_simple)(_target(12)))))
			(line__114(_architecture 33 0 114 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__115(_architecture 34 0 115 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__116(_architecture 35 0 116 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__117(_architecture 36 0 117 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__118(_architecture 37 0 118 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__119(_architecture 38 0 119 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 121 (_process (_target(9))(_sensitivity(0)(10)(1))(_dssslsensitivity 1))))
			(line__133(_architecture 40 0 133 (_process (_simple)(_target(10)(14)(19)(20))(_sensitivity(9)(15)(16)(18)(21)(1))(_read(22)(23)))))
			(count_wait_proc(_architecture 41 0 202 (_process (_simple)(_target(18))(_sensitivity(19)(0))(_read(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 42 -1
	)
)
I 000051 55 9402          1383985671727 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1383985671728 2013.11.09 00:27:51)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 34313530306661276264266b653162323732623261)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 67 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 211 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi (_to (i 0)(i 4)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_target(11(0_0))))))
			(line__76(_architecture 1 0 76 (_assignment (_simple)(_target(11(0_1))))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(11(0_2))))))
			(line__78(_architecture 3 0 78 (_assignment (_simple)(_target(11(0_3))))))
			(line__79(_architecture 4 0 79 (_assignment (_simple)(_target(11(0_4))))))
			(line__80(_architecture 5 0 80 (_assignment (_simple)(_target(11(0_5))))))
			(line__82(_architecture 6 0 82 (_assignment (_simple)(_target(11(1_0))))))
			(line__83(_architecture 7 0 83 (_assignment (_simple)(_target(11(1_1))))))
			(line__84(_architecture 8 0 84 (_assignment (_simple)(_target(11(1_2))))))
			(line__85(_architecture 9 0 85 (_assignment (_simple)(_target(11(1_3))))))
			(line__86(_architecture 10 0 86 (_assignment (_simple)(_target(11(1_4))))))
			(line__87(_architecture 11 0 87 (_assignment (_simple)(_target(11(1_5))))))
			(line__89(_architecture 12 0 89 (_assignment (_simple)(_target(11(2_0))))))
			(line__90(_architecture 13 0 90 (_assignment (_simple)(_target(11(2_1))))))
			(line__91(_architecture 14 0 91 (_assignment (_simple)(_target(11(2_2))))))
			(line__92(_architecture 15 0 92 (_assignment (_simple)(_target(11(2_3))))))
			(line__93(_architecture 16 0 93 (_assignment (_simple)(_target(11(2_4))))))
			(line__94(_architecture 17 0 94 (_assignment (_simple)(_target(11(2_5))))))
			(line__96(_architecture 18 0 96 (_assignment (_simple)(_target(11(3_0))))))
			(line__97(_architecture 19 0 97 (_assignment (_simple)(_target(11(3_1))))))
			(line__98(_architecture 20 0 98 (_assignment (_simple)(_target(11(3_2))))))
			(line__99(_architecture 21 0 99 (_assignment (_simple)(_target(11(3_3))))))
			(line__100(_architecture 22 0 100 (_assignment (_simple)(_target(11(3_4))))))
			(line__101(_architecture 23 0 101 (_assignment (_simple)(_target(11(3_5))))))
			(line__103(_architecture 24 0 103 (_assignment (_simple)(_target(11(4_0))))))
			(line__104(_architecture 25 0 104 (_assignment (_simple)(_target(11(4_1))))))
			(line__105(_architecture 26 0 105 (_assignment (_simple)(_target(11(4_2))))))
			(line__106(_architecture 27 0 106 (_assignment (_simple)(_target(11(4_3))))))
			(line__107(_architecture 28 0 107 (_assignment (_simple)(_target(11(4_4))))))
			(line__108(_architecture 29 0 108 (_assignment (_simple)(_target(11(4_5))))))
			(line__111(_architecture 30 0 111 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__112(_architecture 31 0 112 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__113(_architecture 32 0 113 (_assignment (_simple)(_target(12)))))
			(line__114(_architecture 33 0 114 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__115(_architecture 34 0 115 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__116(_architecture 35 0 116 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__117(_architecture 36 0 117 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__118(_architecture 37 0 118 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__119(_architecture 38 0 119 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 121 (_process (_target(9))(_sensitivity(0)(10)(1))(_dssslsensitivity 1))))
			(line__131(_architecture 40 0 131 (_process (_simple)(_target(10)(14)(19)(20))(_sensitivity(9)(15)(16)(18)(21)(1))(_read(22)(23)))))
			(count_wait_proc(_architecture 41 0 200 (_process (_simple)(_target(18))(_sensitivity(19)(0))(_read(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 42 -1
	)
)
I 000051 55 9402          1383985700354 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1383985700355 2013.11.09 00:28:20)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 065107010054531550561459570350000500500053)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 67 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 211 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi (_to (i 0)(i 4)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_target(11(0_0))))))
			(line__76(_architecture 1 0 76 (_assignment (_simple)(_target(11(0_1))))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(11(0_2))))))
			(line__78(_architecture 3 0 78 (_assignment (_simple)(_target(11(0_3))))))
			(line__79(_architecture 4 0 79 (_assignment (_simple)(_target(11(0_4))))))
			(line__80(_architecture 5 0 80 (_assignment (_simple)(_target(11(0_5))))))
			(line__82(_architecture 6 0 82 (_assignment (_simple)(_target(11(1_0))))))
			(line__83(_architecture 7 0 83 (_assignment (_simple)(_target(11(1_1))))))
			(line__84(_architecture 8 0 84 (_assignment (_simple)(_target(11(1_2))))))
			(line__85(_architecture 9 0 85 (_assignment (_simple)(_target(11(1_3))))))
			(line__86(_architecture 10 0 86 (_assignment (_simple)(_target(11(1_4))))))
			(line__87(_architecture 11 0 87 (_assignment (_simple)(_target(11(1_5))))))
			(line__89(_architecture 12 0 89 (_assignment (_simple)(_target(11(2_0))))))
			(line__90(_architecture 13 0 90 (_assignment (_simple)(_target(11(2_1))))))
			(line__91(_architecture 14 0 91 (_assignment (_simple)(_target(11(2_2))))))
			(line__92(_architecture 15 0 92 (_assignment (_simple)(_target(11(2_3))))))
			(line__93(_architecture 16 0 93 (_assignment (_simple)(_target(11(2_4))))))
			(line__94(_architecture 17 0 94 (_assignment (_simple)(_target(11(2_5))))))
			(line__96(_architecture 18 0 96 (_assignment (_simple)(_target(11(3_0))))))
			(line__97(_architecture 19 0 97 (_assignment (_simple)(_target(11(3_1))))))
			(line__98(_architecture 20 0 98 (_assignment (_simple)(_target(11(3_2))))))
			(line__99(_architecture 21 0 99 (_assignment (_simple)(_target(11(3_3))))))
			(line__100(_architecture 22 0 100 (_assignment (_simple)(_target(11(3_4))))))
			(line__101(_architecture 23 0 101 (_assignment (_simple)(_target(11(3_5))))))
			(line__103(_architecture 24 0 103 (_assignment (_simple)(_target(11(4_0))))))
			(line__104(_architecture 25 0 104 (_assignment (_simple)(_target(11(4_1))))))
			(line__105(_architecture 26 0 105 (_assignment (_simple)(_target(11(4_2))))))
			(line__106(_architecture 27 0 106 (_assignment (_simple)(_target(11(4_3))))))
			(line__107(_architecture 28 0 107 (_assignment (_simple)(_target(11(4_4))))))
			(line__108(_architecture 29 0 108 (_assignment (_simple)(_target(11(4_5))))))
			(line__111(_architecture 30 0 111 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__112(_architecture 31 0 112 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__113(_architecture 32 0 113 (_assignment (_simple)(_target(12)))))
			(line__114(_architecture 33 0 114 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__115(_architecture 34 0 115 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__116(_architecture 35 0 116 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__117(_architecture 36 0 117 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__118(_architecture 37 0 118 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__119(_architecture 38 0 119 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 121 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 2))))
			(line__131(_architecture 40 0 131 (_process (_simple)(_target(10)(14)(19)(20))(_sensitivity(9)(15)(16)(18)(21)(1))(_read(22)(23)))))
			(count_wait_proc(_architecture 41 0 200 (_process (_simple)(_target(18))(_sensitivity(19)(0))(_read(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 42 -1
	)
)
I 000056 55 3445          1383985781703 TB_ARCHITECTURE
(_unit VHDL (ap1220_controller_top_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1383985781704 2013.11.09 00:29:41)
	(_source (\./../src/TestBench/ap1220_controller_top_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code d0828583d08285c3d6d6c28f81d586d6d3d686d685)
	(_entity
		(_time 1383983340443)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(AP1220_controller_top
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 43 (_component AP1220_controller_top )
		(_port
			((clk)(clk))
			((rst)(rst))
			((sclk)(sclk))
			((miso)(miso))
			((mosi)(mosi))
			((s_en)(s_en))
			((uart_rx)(uart_rx))
			((uart_tx)(uart_tx))
			((leds)(leds))
		)
		(_use (_entity . AP1220_controller_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~132 0 35 (_architecture (_uni ))))
		(_constant (_internal PERIOD ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4639833516098453504)))))
		(_process
			(line__57(_architecture 0 0 57 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(STIMULI(_architecture 1 0 60 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000054 55 458 0 testbench_for_ap1220_controller_top
(_configuration VHDL (testbench_for_ap1220_controller_top 0 72 (ap1220_controller_top_tb))
	(_version va7)
	(_time 1383985781710 2013.11.09 00:29:41)
	(_source (\./../src/TestBench/ap1220_controller_top_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code d0838082d58687c7d4d1c28a84d685d6d3d6d8d586)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . AP1220_controller_top behavioral
			)
		)
	)
)
I 000051 55 2436          1383985940679 behavioral
(_unit VHDL (shift_reg_16_bit 0 5 (behavioral 0 16 ))
	(_version va7)
	(_time 1383985940680 2013.11.09 00:32:20)
	(_source (\./../../../firmware/shift_reg_16_bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c5c69790c89298d3c797d19cc2c2c7c3c0c3c2c093)
	(_entity
		(_time 1383983339974)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal shift_state_type 0 18 (_enum1 idle shift (_to (i 0)(i 1)))))
		(_signal (_internal shift_state shift_state_type 0 19 (_architecture (_uni ))))
		(_signal (_internal shift_state_next shift_state_type 0 20 (_architecture (_uni ))))
		(_signal (_internal shift_count ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_signal (_internal rst_count ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_target(6))(_sensitivity(0)(7)(1))(_dssslsensitivity 1))))
			(line__38(_architecture 1 0 38 (_process (_target(7)(9)(10)(4)(5))(_sensitivity(0)(6)(8)(10)(2)(3))(_dssslsensitivity 1))))
			(line__68(_architecture 2 0 68 (_process (_simple)(_target(8))(_sensitivity(9)(0))(_read(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 9402          1383985940732 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1383985940733 2013.11.09 00:32:20)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 04065703005651175254165b550152020702520251)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 67 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 211 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi (_to (i 0)(i 4)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_target(11(0_0))))))
			(line__76(_architecture 1 0 76 (_assignment (_simple)(_target(11(0_1))))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(11(0_2))))))
			(line__78(_architecture 3 0 78 (_assignment (_simple)(_target(11(0_3))))))
			(line__79(_architecture 4 0 79 (_assignment (_simple)(_target(11(0_4))))))
			(line__80(_architecture 5 0 80 (_assignment (_simple)(_target(11(0_5))))))
			(line__82(_architecture 6 0 82 (_assignment (_simple)(_target(11(1_0))))))
			(line__83(_architecture 7 0 83 (_assignment (_simple)(_target(11(1_1))))))
			(line__84(_architecture 8 0 84 (_assignment (_simple)(_target(11(1_2))))))
			(line__85(_architecture 9 0 85 (_assignment (_simple)(_target(11(1_3))))))
			(line__86(_architecture 10 0 86 (_assignment (_simple)(_target(11(1_4))))))
			(line__87(_architecture 11 0 87 (_assignment (_simple)(_target(11(1_5))))))
			(line__89(_architecture 12 0 89 (_assignment (_simple)(_target(11(2_0))))))
			(line__90(_architecture 13 0 90 (_assignment (_simple)(_target(11(2_1))))))
			(line__91(_architecture 14 0 91 (_assignment (_simple)(_target(11(2_2))))))
			(line__92(_architecture 15 0 92 (_assignment (_simple)(_target(11(2_3))))))
			(line__93(_architecture 16 0 93 (_assignment (_simple)(_target(11(2_4))))))
			(line__94(_architecture 17 0 94 (_assignment (_simple)(_target(11(2_5))))))
			(line__96(_architecture 18 0 96 (_assignment (_simple)(_target(11(3_0))))))
			(line__97(_architecture 19 0 97 (_assignment (_simple)(_target(11(3_1))))))
			(line__98(_architecture 20 0 98 (_assignment (_simple)(_target(11(3_2))))))
			(line__99(_architecture 21 0 99 (_assignment (_simple)(_target(11(3_3))))))
			(line__100(_architecture 22 0 100 (_assignment (_simple)(_target(11(3_4))))))
			(line__101(_architecture 23 0 101 (_assignment (_simple)(_target(11(3_5))))))
			(line__103(_architecture 24 0 103 (_assignment (_simple)(_target(11(4_0))))))
			(line__104(_architecture 25 0 104 (_assignment (_simple)(_target(11(4_1))))))
			(line__105(_architecture 26 0 105 (_assignment (_simple)(_target(11(4_2))))))
			(line__106(_architecture 27 0 106 (_assignment (_simple)(_target(11(4_3))))))
			(line__107(_architecture 28 0 107 (_assignment (_simple)(_target(11(4_4))))))
			(line__108(_architecture 29 0 108 (_assignment (_simple)(_target(11(4_5))))))
			(line__111(_architecture 30 0 111 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__112(_architecture 31 0 112 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__113(_architecture 32 0 113 (_assignment (_simple)(_target(12)))))
			(line__114(_architecture 33 0 114 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__115(_architecture 34 0 115 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__116(_architecture 35 0 116 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__117(_architecture 36 0 117 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__118(_architecture 37 0 118 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__119(_architecture 38 0 119 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 121 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 2))))
			(line__131(_architecture 40 0 131 (_process (_simple)(_target(10)(14)(19)(20))(_sensitivity(9)(15)(16)(18)(21))(_read(1)(22)(23)))))
			(count_wait_proc(_architecture 41 0 200 (_process (_simple)(_target(18))(_sensitivity(0)(19))(_read(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 42 -1
	)
)
I 000056 55 3445          1383985940782 TB_ARCHITECTURE
(_unit VHDL (ap1220_controller_top_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1383985940783 2013.11.09 00:32:20)
	(_source (\./../src/TestBench/ap1220_controller_top_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 32306136306067213434206d633764343134643467)
	(_entity
		(_time 1383983340443)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(AP1220_controller_top
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 43 (_component AP1220_controller_top )
		(_port
			((clk)(clk))
			((rst)(rst))
			((sclk)(sclk))
			((miso)(miso))
			((mosi)(mosi))
			((s_en)(s_en))
			((uart_rx)(uart_rx))
			((uart_tx)(uart_tx))
			((leds)(leds))
		)
		(_use (_entity . AP1220_controller_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~132 0 35 (_architecture (_uni ))))
		(_constant (_internal PERIOD ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4639833516098453504)))))
		(_process
			(line__57(_architecture 0 0 57 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(STIMULI(_architecture 1 0 60 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000054 55 458 0 testbench_for_ap1220_controller_top
(_configuration VHDL (testbench_for_ap1220_controller_top 0 72 (ap1220_controller_top_tb))
	(_version va7)
	(_time 1383985940786 2013.11.09 00:32:20)
	(_source (\./../src/TestBench/ap1220_controller_top_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 3231643735646525363320686634673431343a3764)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . AP1220_controller_top behavioral
			)
		)
	)
)
I 000051 55 9402          1383985995453 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1383985995454 2013.11.09 00:33:15)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c9cdc89dc09b9cda9f99db9698cc9fcfcacf9fcf9c)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 67 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 211 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi (_to (i 0)(i 4)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_target(11(0_0))))))
			(line__76(_architecture 1 0 76 (_assignment (_simple)(_target(11(0_1))))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(11(0_2))))))
			(line__78(_architecture 3 0 78 (_assignment (_simple)(_target(11(0_3))))))
			(line__79(_architecture 4 0 79 (_assignment (_simple)(_target(11(0_4))))))
			(line__80(_architecture 5 0 80 (_assignment (_simple)(_target(11(0_5))))))
			(line__82(_architecture 6 0 82 (_assignment (_simple)(_target(11(1_0))))))
			(line__83(_architecture 7 0 83 (_assignment (_simple)(_target(11(1_1))))))
			(line__84(_architecture 8 0 84 (_assignment (_simple)(_target(11(1_2))))))
			(line__85(_architecture 9 0 85 (_assignment (_simple)(_target(11(1_3))))))
			(line__86(_architecture 10 0 86 (_assignment (_simple)(_target(11(1_4))))))
			(line__87(_architecture 11 0 87 (_assignment (_simple)(_target(11(1_5))))))
			(line__89(_architecture 12 0 89 (_assignment (_simple)(_target(11(2_0))))))
			(line__90(_architecture 13 0 90 (_assignment (_simple)(_target(11(2_1))))))
			(line__91(_architecture 14 0 91 (_assignment (_simple)(_target(11(2_2))))))
			(line__92(_architecture 15 0 92 (_assignment (_simple)(_target(11(2_3))))))
			(line__93(_architecture 16 0 93 (_assignment (_simple)(_target(11(2_4))))))
			(line__94(_architecture 17 0 94 (_assignment (_simple)(_target(11(2_5))))))
			(line__96(_architecture 18 0 96 (_assignment (_simple)(_target(11(3_0))))))
			(line__97(_architecture 19 0 97 (_assignment (_simple)(_target(11(3_1))))))
			(line__98(_architecture 20 0 98 (_assignment (_simple)(_target(11(3_2))))))
			(line__99(_architecture 21 0 99 (_assignment (_simple)(_target(11(3_3))))))
			(line__100(_architecture 22 0 100 (_assignment (_simple)(_target(11(3_4))))))
			(line__101(_architecture 23 0 101 (_assignment (_simple)(_target(11(3_5))))))
			(line__103(_architecture 24 0 103 (_assignment (_simple)(_target(11(4_0))))))
			(line__104(_architecture 25 0 104 (_assignment (_simple)(_target(11(4_1))))))
			(line__105(_architecture 26 0 105 (_assignment (_simple)(_target(11(4_2))))))
			(line__106(_architecture 27 0 106 (_assignment (_simple)(_target(11(4_3))))))
			(line__107(_architecture 28 0 107 (_assignment (_simple)(_target(11(4_4))))))
			(line__108(_architecture 29 0 108 (_assignment (_simple)(_target(11(4_5))))))
			(line__111(_architecture 30 0 111 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__112(_architecture 31 0 112 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__113(_architecture 32 0 113 (_assignment (_simple)(_target(12)))))
			(line__114(_architecture 33 0 114 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__115(_architecture 34 0 115 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__116(_architecture 35 0 116 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__117(_architecture 36 0 117 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__118(_architecture 37 0 118 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__119(_architecture 38 0 119 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 121 (_process (_target(9))(_sensitivity(0)(10)(1))(_dssslsensitivity 1))))
			(line__131(_architecture 40 0 131 (_process (_simple)(_target(10)(14)(19)(20))(_sensitivity(9)(15)(16)(18)(21)(1))(_read(22)(23)))))
			(count_wait_proc(_architecture 41 0 200 (_process (_simple)(_target(18))(_sensitivity(19)(0))(_read(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 42 -1
	)
)
I 000051 55 9402          1383986094276 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1383986094277 2013.11.09 00:34:54)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c493c790c09691d792c2d69b95c192c2c7c292c291)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 67 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 204 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi (_to (i 0)(i 4)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_target(11(0_0))))))
			(line__76(_architecture 1 0 76 (_assignment (_simple)(_target(11(0_1))))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(11(0_2))))))
			(line__78(_architecture 3 0 78 (_assignment (_simple)(_target(11(0_3))))))
			(line__79(_architecture 4 0 79 (_assignment (_simple)(_target(11(0_4))))))
			(line__80(_architecture 5 0 80 (_assignment (_simple)(_target(11(0_5))))))
			(line__82(_architecture 6 0 82 (_assignment (_simple)(_target(11(1_0))))))
			(line__83(_architecture 7 0 83 (_assignment (_simple)(_target(11(1_1))))))
			(line__84(_architecture 8 0 84 (_assignment (_simple)(_target(11(1_2))))))
			(line__85(_architecture 9 0 85 (_assignment (_simple)(_target(11(1_3))))))
			(line__86(_architecture 10 0 86 (_assignment (_simple)(_target(11(1_4))))))
			(line__87(_architecture 11 0 87 (_assignment (_simple)(_target(11(1_5))))))
			(line__89(_architecture 12 0 89 (_assignment (_simple)(_target(11(2_0))))))
			(line__90(_architecture 13 0 90 (_assignment (_simple)(_target(11(2_1))))))
			(line__91(_architecture 14 0 91 (_assignment (_simple)(_target(11(2_2))))))
			(line__92(_architecture 15 0 92 (_assignment (_simple)(_target(11(2_3))))))
			(line__93(_architecture 16 0 93 (_assignment (_simple)(_target(11(2_4))))))
			(line__94(_architecture 17 0 94 (_assignment (_simple)(_target(11(2_5))))))
			(line__96(_architecture 18 0 96 (_assignment (_simple)(_target(11(3_0))))))
			(line__97(_architecture 19 0 97 (_assignment (_simple)(_target(11(3_1))))))
			(line__98(_architecture 20 0 98 (_assignment (_simple)(_target(11(3_2))))))
			(line__99(_architecture 21 0 99 (_assignment (_simple)(_target(11(3_3))))))
			(line__100(_architecture 22 0 100 (_assignment (_simple)(_target(11(3_4))))))
			(line__101(_architecture 23 0 101 (_assignment (_simple)(_target(11(3_5))))))
			(line__103(_architecture 24 0 103 (_assignment (_simple)(_target(11(4_0))))))
			(line__104(_architecture 25 0 104 (_assignment (_simple)(_target(11(4_1))))))
			(line__105(_architecture 26 0 105 (_assignment (_simple)(_target(11(4_2))))))
			(line__106(_architecture 27 0 106 (_assignment (_simple)(_target(11(4_3))))))
			(line__107(_architecture 28 0 107 (_assignment (_simple)(_target(11(4_4))))))
			(line__108(_architecture 29 0 108 (_assignment (_simple)(_target(11(4_5))))))
			(line__111(_architecture 30 0 111 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__112(_architecture 31 0 112 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__113(_architecture 32 0 113 (_assignment (_simple)(_target(12)))))
			(line__114(_architecture 33 0 114 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__115(_architecture 34 0 115 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__116(_architecture 35 0 116 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__117(_architecture 36 0 117 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__118(_architecture 37 0 118 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__119(_architecture 38 0 119 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 121 (_process (_target(9))(_sensitivity(0)(10)(1))(_dssslsensitivity 1))))
			(line__131(_architecture 40 0 131 (_process (_simple)(_target(10)(14)(19)(20))(_sensitivity(9)(15)(16)(18)(21)(1))(_read(22)(23)))))
			(count_wait_proc(_architecture 41 0 193 (_process (_simple)(_target(18))(_sensitivity(19)(0))(_read(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 42 -1
	)
)
I 000051 55 9399          1383986120387 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1383986120388 2013.11.09 00:35:20)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c6c0cf92c09493d590c0d49997c390c0c5c090c093)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 67 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 204 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi (_to (i 0)(i 4)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_target(11(0_0))))))
			(line__76(_architecture 1 0 76 (_assignment (_simple)(_target(11(0_1))))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(11(0_2))))))
			(line__78(_architecture 3 0 78 (_assignment (_simple)(_target(11(0_3))))))
			(line__79(_architecture 4 0 79 (_assignment (_simple)(_target(11(0_4))))))
			(line__80(_architecture 5 0 80 (_assignment (_simple)(_target(11(0_5))))))
			(line__82(_architecture 6 0 82 (_assignment (_simple)(_target(11(1_0))))))
			(line__83(_architecture 7 0 83 (_assignment (_simple)(_target(11(1_1))))))
			(line__84(_architecture 8 0 84 (_assignment (_simple)(_target(11(1_2))))))
			(line__85(_architecture 9 0 85 (_assignment (_simple)(_target(11(1_3))))))
			(line__86(_architecture 10 0 86 (_assignment (_simple)(_target(11(1_4))))))
			(line__87(_architecture 11 0 87 (_assignment (_simple)(_target(11(1_5))))))
			(line__89(_architecture 12 0 89 (_assignment (_simple)(_target(11(2_0))))))
			(line__90(_architecture 13 0 90 (_assignment (_simple)(_target(11(2_1))))))
			(line__91(_architecture 14 0 91 (_assignment (_simple)(_target(11(2_2))))))
			(line__92(_architecture 15 0 92 (_assignment (_simple)(_target(11(2_3))))))
			(line__93(_architecture 16 0 93 (_assignment (_simple)(_target(11(2_4))))))
			(line__94(_architecture 17 0 94 (_assignment (_simple)(_target(11(2_5))))))
			(line__96(_architecture 18 0 96 (_assignment (_simple)(_target(11(3_0))))))
			(line__97(_architecture 19 0 97 (_assignment (_simple)(_target(11(3_1))))))
			(line__98(_architecture 20 0 98 (_assignment (_simple)(_target(11(3_2))))))
			(line__99(_architecture 21 0 99 (_assignment (_simple)(_target(11(3_3))))))
			(line__100(_architecture 22 0 100 (_assignment (_simple)(_target(11(3_4))))))
			(line__101(_architecture 23 0 101 (_assignment (_simple)(_target(11(3_5))))))
			(line__103(_architecture 24 0 103 (_assignment (_simple)(_target(11(4_0))))))
			(line__104(_architecture 25 0 104 (_assignment (_simple)(_target(11(4_1))))))
			(line__105(_architecture 26 0 105 (_assignment (_simple)(_target(11(4_2))))))
			(line__106(_architecture 27 0 106 (_assignment (_simple)(_target(11(4_3))))))
			(line__107(_architecture 28 0 107 (_assignment (_simple)(_target(11(4_4))))))
			(line__108(_architecture 29 0 108 (_assignment (_simple)(_target(11(4_5))))))
			(line__111(_architecture 30 0 111 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__112(_architecture 31 0 112 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__113(_architecture 32 0 113 (_assignment (_simple)(_target(12)))))
			(line__114(_architecture 33 0 114 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__115(_architecture 34 0 115 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__116(_architecture 35 0 116 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__117(_architecture 36 0 117 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__118(_architecture 37 0 118 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__119(_architecture 38 0 119 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 121 (_process (_target(9))(_sensitivity(0)(10)(1))(_dssslsensitivity 1))))
			(line__131(_architecture 40 0 131 (_process (_simple)(_target(10)(14)(19)(20))(_sensitivity(9)(15)(16)(18)(21))(_read(22)(23)))))
			(count_wait_proc(_architecture 41 0 193 (_process (_simple)(_target(18))(_sensitivity(19)(0))(_read(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 42 -1
	)
)
I 000051 55 2436          1383986429763 behavioral
(_unit VHDL (shift_reg_16_bit 0 5 (behavioral 0 16 ))
	(_version va7)
	(_time 1383986429764 2013.11.09 00:40:29)
	(_source (\./../../../firmware/shift_reg_16_bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4c184e4e171b115a4e1e58154b4b4e4a494a4b491a)
	(_entity
		(_time 1383983339974)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal shift_state_type 0 18 (_enum1 idle shift (_to (i 0)(i 1)))))
		(_signal (_internal shift_state shift_state_type 0 19 (_architecture (_uni ))))
		(_signal (_internal shift_state_next shift_state_type 0 20 (_architecture (_uni ))))
		(_signal (_internal shift_count ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_signal (_internal rst_count ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_target(6))(_sensitivity(0)(7)(1))(_dssslsensitivity 1))))
			(line__38(_architecture 1 0 38 (_process (_target(7)(9)(10)(4)(5))(_sensitivity(0)(6)(8)(10)(2)(3))(_dssslsensitivity 1))))
			(line__68(_architecture 2 0 68 (_process (_simple)(_target(8))(_sensitivity(9)(0))(_read(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 9543          1383986429812 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1383986429813 2013.11.09 00:40:29)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7a2f7a7a2b282f692c2d68252b7f2c7c797c2c7c2f)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 212 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi (_to (i 0)(i 4)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 59 (_architecture (_uni ))))
		(_signal (_internal increment_idx ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_target(11(0_0))))))
			(line__77(_architecture 1 0 77 (_assignment (_simple)(_target(11(0_1))))))
			(line__78(_architecture 2 0 78 (_assignment (_simple)(_target(11(0_2))))))
			(line__79(_architecture 3 0 79 (_assignment (_simple)(_target(11(0_3))))))
			(line__80(_architecture 4 0 80 (_assignment (_simple)(_target(11(0_4))))))
			(line__81(_architecture 5 0 81 (_assignment (_simple)(_target(11(0_5))))))
			(line__83(_architecture 6 0 83 (_assignment (_simple)(_target(11(1_0))))))
			(line__84(_architecture 7 0 84 (_assignment (_simple)(_target(11(1_1))))))
			(line__85(_architecture 8 0 85 (_assignment (_simple)(_target(11(1_2))))))
			(line__86(_architecture 9 0 86 (_assignment (_simple)(_target(11(1_3))))))
			(line__87(_architecture 10 0 87 (_assignment (_simple)(_target(11(1_4))))))
			(line__88(_architecture 11 0 88 (_assignment (_simple)(_target(11(1_5))))))
			(line__90(_architecture 12 0 90 (_assignment (_simple)(_target(11(2_0))))))
			(line__91(_architecture 13 0 91 (_assignment (_simple)(_target(11(2_1))))))
			(line__92(_architecture 14 0 92 (_assignment (_simple)(_target(11(2_2))))))
			(line__93(_architecture 15 0 93 (_assignment (_simple)(_target(11(2_3))))))
			(line__94(_architecture 16 0 94 (_assignment (_simple)(_target(11(2_4))))))
			(line__95(_architecture 17 0 95 (_assignment (_simple)(_target(11(2_5))))))
			(line__97(_architecture 18 0 97 (_assignment (_simple)(_target(11(3_0))))))
			(line__98(_architecture 19 0 98 (_assignment (_simple)(_target(11(3_1))))))
			(line__99(_architecture 20 0 99 (_assignment (_simple)(_target(11(3_2))))))
			(line__100(_architecture 21 0 100 (_assignment (_simple)(_target(11(3_3))))))
			(line__101(_architecture 22 0 101 (_assignment (_simple)(_target(11(3_4))))))
			(line__102(_architecture 23 0 102 (_assignment (_simple)(_target(11(3_5))))))
			(line__104(_architecture 24 0 104 (_assignment (_simple)(_target(11(4_0))))))
			(line__105(_architecture 25 0 105 (_assignment (_simple)(_target(11(4_1))))))
			(line__106(_architecture 26 0 106 (_assignment (_simple)(_target(11(4_2))))))
			(line__107(_architecture 27 0 107 (_assignment (_simple)(_target(11(4_3))))))
			(line__108(_architecture 28 0 108 (_assignment (_simple)(_target(11(4_4))))))
			(line__109(_architecture 29 0 109 (_assignment (_simple)(_target(11(4_5))))))
			(line__112(_architecture 30 0 112 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__113(_architecture 31 0 113 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__114(_architecture 32 0 114 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__115(_architecture 33 0 115 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__116(_architecture 34 0 116 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__117(_architecture 35 0 117 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__118(_architecture 36 0 118 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__119(_architecture 37 0 119 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 38 0 121 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__131(_architecture 39 0 131 (_process (_simple)(_target(10)(14)(19)(20)(25))(_sensitivity(9)(15)(16)(18)(21))(_read(22)(23)))))
			(incr_idx(_architecture 40 0 192 (_process (_simple)(_target(12))(_sensitivity(25))(_read(1)(12)))))
			(count_wait_proc(_architecture 41 0 201 (_process (_simple)(_target(18))(_sensitivity(0)(19))(_read(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 42 -1
	)
)
I 000056 55 3445          1383986429865 TB_ARCHITECTURE
(_unit VHDL (ap1220_controller_top_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1383986429866 2013.11.09 00:40:29)
	(_source (\./../src/TestBench/ap1220_controller_top_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code a9fca9ffa0fbfcbaafafbbf6f8acffafaaafffaffc)
	(_entity
		(_time 1383983340443)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(AP1220_controller_top
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 43 (_component AP1220_controller_top )
		(_port
			((clk)(clk))
			((rst)(rst))
			((sclk)(sclk))
			((miso)(miso))
			((mosi)(mosi))
			((s_en)(s_en))
			((uart_rx)(uart_rx))
			((uart_tx)(uart_tx))
			((leds)(leds))
		)
		(_use (_entity . AP1220_controller_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~132 0 35 (_architecture (_uni ))))
		(_constant (_internal PERIOD ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4639833516098453504)))))
		(_process
			(line__57(_architecture 0 0 57 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(STIMULI(_architecture 1 0 60 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000054 55 458 0 testbench_for_ap1220_controller_top
(_configuration VHDL (testbench_for_ap1220_controller_top 0 72 (ap1220_controller_top_tb))
	(_version va7)
	(_time 1383986429869 2013.11.09 00:40:29)
	(_source (\./../src/TestBench/ap1220_controller_top_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code a9fdacfea5fffebeada8bbf3fdaffcafaaafa1acff)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . AP1220_controller_top behavioral
			)
		)
	)
)
I 000051 55 9543          1383986554380 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1383986554381 2013.11.09 00:42:34)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 11461817104344024746034e401447171217471744)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 212 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi (_to (i 0)(i 4)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 59 (_architecture (_uni ))))
		(_signal (_internal increment_idx ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_target(11(0_0))))))
			(line__77(_architecture 1 0 77 (_assignment (_simple)(_target(11(0_1))))))
			(line__78(_architecture 2 0 78 (_assignment (_simple)(_target(11(0_2))))))
			(line__79(_architecture 3 0 79 (_assignment (_simple)(_target(11(0_3))))))
			(line__80(_architecture 4 0 80 (_assignment (_simple)(_target(11(0_4))))))
			(line__81(_architecture 5 0 81 (_assignment (_simple)(_target(11(0_5))))))
			(line__83(_architecture 6 0 83 (_assignment (_simple)(_target(11(1_0))))))
			(line__84(_architecture 7 0 84 (_assignment (_simple)(_target(11(1_1))))))
			(line__85(_architecture 8 0 85 (_assignment (_simple)(_target(11(1_2))))))
			(line__86(_architecture 9 0 86 (_assignment (_simple)(_target(11(1_3))))))
			(line__87(_architecture 10 0 87 (_assignment (_simple)(_target(11(1_4))))))
			(line__88(_architecture 11 0 88 (_assignment (_simple)(_target(11(1_5))))))
			(line__90(_architecture 12 0 90 (_assignment (_simple)(_target(11(2_0))))))
			(line__91(_architecture 13 0 91 (_assignment (_simple)(_target(11(2_1))))))
			(line__92(_architecture 14 0 92 (_assignment (_simple)(_target(11(2_2))))))
			(line__93(_architecture 15 0 93 (_assignment (_simple)(_target(11(2_3))))))
			(line__94(_architecture 16 0 94 (_assignment (_simple)(_target(11(2_4))))))
			(line__95(_architecture 17 0 95 (_assignment (_simple)(_target(11(2_5))))))
			(line__97(_architecture 18 0 97 (_assignment (_simple)(_target(11(3_0))))))
			(line__98(_architecture 19 0 98 (_assignment (_simple)(_target(11(3_1))))))
			(line__99(_architecture 20 0 99 (_assignment (_simple)(_target(11(3_2))))))
			(line__100(_architecture 21 0 100 (_assignment (_simple)(_target(11(3_3))))))
			(line__101(_architecture 22 0 101 (_assignment (_simple)(_target(11(3_4))))))
			(line__102(_architecture 23 0 102 (_assignment (_simple)(_target(11(3_5))))))
			(line__104(_architecture 24 0 104 (_assignment (_simple)(_target(11(4_0))))))
			(line__105(_architecture 25 0 105 (_assignment (_simple)(_target(11(4_1))))))
			(line__106(_architecture 26 0 106 (_assignment (_simple)(_target(11(4_2))))))
			(line__107(_architecture 27 0 107 (_assignment (_simple)(_target(11(4_3))))))
			(line__108(_architecture 28 0 108 (_assignment (_simple)(_target(11(4_4))))))
			(line__109(_architecture 29 0 109 (_assignment (_simple)(_target(11(4_5))))))
			(line__112(_architecture 30 0 112 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__113(_architecture 31 0 113 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__114(_architecture 32 0 114 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__115(_architecture 33 0 115 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__116(_architecture 34 0 116 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__117(_architecture 35 0 117 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__118(_architecture 36 0 118 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__119(_architecture 37 0 119 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 38 0 121 (_process (_target(9))(_sensitivity(0)(10)(1))(_dssslsensitivity 1))))
			(line__131(_architecture 39 0 131 (_process (_simple)(_target(10)(14)(19)(20)(25))(_sensitivity(9)(15)(16)(18)(21))(_read(22)(23)))))
			(incr_idx(_architecture 40 0 192 (_process (_simple)(_target(12))(_sensitivity(25)(1))(_read(12)))))
			(count_wait_proc(_architecture 41 0 201 (_process (_simple)(_target(18))(_sensitivity(19)(0))(_read(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 42 -1
	)
)
I 000051 55 9747          1383986594019 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1383986594020 2013.11.09 00:43:14)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e9ebeabbe0bbbcfabfbcfbb6b8ecbfefeaefbfefbc)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 214 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi (_to (i 0)(i 4)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal next_nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 60 (_architecture (_uni ))))
		(_signal (_internal increment_idx ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(11(0_0))))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(11(0_1))))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(11(0_2))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(11(0_3))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(11(0_4))))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(11(0_5))))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(11(1_0))))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(11(1_1))))))
			(line__86(_architecture 8 0 86 (_assignment (_simple)(_target(11(1_2))))))
			(line__87(_architecture 9 0 87 (_assignment (_simple)(_target(11(1_3))))))
			(line__88(_architecture 10 0 88 (_assignment (_simple)(_target(11(1_4))))))
			(line__89(_architecture 11 0 89 (_assignment (_simple)(_target(11(1_5))))))
			(line__91(_architecture 12 0 91 (_assignment (_simple)(_target(11(2_0))))))
			(line__92(_architecture 13 0 92 (_assignment (_simple)(_target(11(2_1))))))
			(line__93(_architecture 14 0 93 (_assignment (_simple)(_target(11(2_2))))))
			(line__94(_architecture 15 0 94 (_assignment (_simple)(_target(11(2_3))))))
			(line__95(_architecture 16 0 95 (_assignment (_simple)(_target(11(2_4))))))
			(line__96(_architecture 17 0 96 (_assignment (_simple)(_target(11(2_5))))))
			(line__98(_architecture 18 0 98 (_assignment (_simple)(_target(11(3_0))))))
			(line__99(_architecture 19 0 99 (_assignment (_simple)(_target(11(3_1))))))
			(line__100(_architecture 20 0 100 (_assignment (_simple)(_target(11(3_2))))))
			(line__101(_architecture 21 0 101 (_assignment (_simple)(_target(11(3_3))))))
			(line__102(_architecture 22 0 102 (_assignment (_simple)(_target(11(3_4))))))
			(line__103(_architecture 23 0 103 (_assignment (_simple)(_target(11(3_5))))))
			(line__105(_architecture 24 0 105 (_assignment (_simple)(_target(11(4_0))))))
			(line__106(_architecture 25 0 106 (_assignment (_simple)(_target(11(4_1))))))
			(line__107(_architecture 26 0 107 (_assignment (_simple)(_target(11(4_2))))))
			(line__108(_architecture 27 0 108 (_assignment (_simple)(_target(11(4_3))))))
			(line__109(_architecture 28 0 109 (_assignment (_simple)(_target(11(4_4))))))
			(line__110(_architecture 29 0 110 (_assignment (_simple)(_target(11(4_5))))))
			(line__113(_architecture 30 0 113 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__114(_architecture 31 0 114 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__115(_architecture 32 0 115 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__116(_architecture 33 0 116 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__117(_architecture 34 0 117 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__118(_architecture 35 0 118 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__119(_architecture 36 0 119 (_assignment (_simple)(_target(24))(_sensitivity(11)(12)))))
			(line__120(_architecture 37 0 120 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__121(_architecture 38 0 121 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 123 (_process (_target(9))(_sensitivity(0)(10)(1))(_dssslsensitivity 1))))
			(line__133(_architecture 40 0 133 (_process (_simple)(_target(10)(14)(19)(20)(26))(_sensitivity(9)(15)(16)(18)(21))(_read(22)(23)))))
			(incr_idx(_architecture 41 0 194 (_process (_simple)(_target(12))(_sensitivity(26)(1))(_read(12)))))
			(count_wait_proc(_architecture 42 0 203 (_process (_simple)(_target(18))(_sensitivity(19)(0))(_read(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 43 -1
	)
)
I 000051 55 9747          1383986675225 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1383986675226 2013.11.09 00:44:35)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1816191e104a4d0b4e4d0a47491d4e1e1b1e4e1e4d)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 214 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi (_to (i 0)(i 4)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal next_nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 60 (_architecture (_uni ))))
		(_signal (_internal increment_idx ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(11(0_0))))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(11(0_1))))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(11(0_2))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(11(0_3))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(11(0_4))))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(11(0_5))))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(11(1_0))))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(11(1_1))))))
			(line__86(_architecture 8 0 86 (_assignment (_simple)(_target(11(1_2))))))
			(line__87(_architecture 9 0 87 (_assignment (_simple)(_target(11(1_3))))))
			(line__88(_architecture 10 0 88 (_assignment (_simple)(_target(11(1_4))))))
			(line__89(_architecture 11 0 89 (_assignment (_simple)(_target(11(1_5))))))
			(line__91(_architecture 12 0 91 (_assignment (_simple)(_target(11(2_0))))))
			(line__92(_architecture 13 0 92 (_assignment (_simple)(_target(11(2_1))))))
			(line__93(_architecture 14 0 93 (_assignment (_simple)(_target(11(2_2))))))
			(line__94(_architecture 15 0 94 (_assignment (_simple)(_target(11(2_3))))))
			(line__95(_architecture 16 0 95 (_assignment (_simple)(_target(11(2_4))))))
			(line__96(_architecture 17 0 96 (_assignment (_simple)(_target(11(2_5))))))
			(line__98(_architecture 18 0 98 (_assignment (_simple)(_target(11(3_0))))))
			(line__99(_architecture 19 0 99 (_assignment (_simple)(_target(11(3_1))))))
			(line__100(_architecture 20 0 100 (_assignment (_simple)(_target(11(3_2))))))
			(line__101(_architecture 21 0 101 (_assignment (_simple)(_target(11(3_3))))))
			(line__102(_architecture 22 0 102 (_assignment (_simple)(_target(11(3_4))))))
			(line__103(_architecture 23 0 103 (_assignment (_simple)(_target(11(3_5))))))
			(line__105(_architecture 24 0 105 (_assignment (_simple)(_target(11(4_0))))))
			(line__106(_architecture 25 0 106 (_assignment (_simple)(_target(11(4_1))))))
			(line__107(_architecture 26 0 107 (_assignment (_simple)(_target(11(4_2))))))
			(line__108(_architecture 27 0 108 (_assignment (_simple)(_target(11(4_3))))))
			(line__109(_architecture 28 0 109 (_assignment (_simple)(_target(11(4_4))))))
			(line__110(_architecture 29 0 110 (_assignment (_simple)(_target(11(4_5))))))
			(line__113(_architecture 30 0 113 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__114(_architecture 31 0 114 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__115(_architecture 32 0 115 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__116(_architecture 33 0 116 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__117(_architecture 34 0 117 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__118(_architecture 35 0 118 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__119(_architecture 36 0 119 (_assignment (_simple)(_target(24))(_sensitivity(11)(12)))))
			(line__120(_architecture 37 0 120 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__121(_architecture 38 0 121 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 123 (_process (_target(9))(_sensitivity(0)(10)(1))(_dssslsensitivity 1))))
			(line__133(_architecture 40 0 133 (_process (_simple)(_target(10)(14)(19)(20)(26))(_sensitivity(9)(15)(16)(18)(21))(_read(22)(23)))))
			(incr_idx(_architecture 41 0 194 (_process (_simple)(_target(12))(_sensitivity(26)(1))(_read(12)))))
			(count_wait_proc(_architecture 42 0 203 (_process (_simple)(_target(18))(_sensitivity(19)(0))(_read(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 43 -1
	)
)
I 000051 55 9747          1383986786713 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1383986786714 2013.11.09 00:46:26)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9d989f93c9cfc88ecbcb8fc2cc98cb9b9e9bcb9bc8)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 213 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi (_to (i 0)(i 4)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal next_nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 60 (_architecture (_uni ))))
		(_signal (_internal increment_idx ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(11(0_0))))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(11(0_1))))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(11(0_2))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(11(0_3))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(11(0_4))))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(11(0_5))))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(11(1_0))))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(11(1_1))))))
			(line__86(_architecture 8 0 86 (_assignment (_simple)(_target(11(1_2))))))
			(line__87(_architecture 9 0 87 (_assignment (_simple)(_target(11(1_3))))))
			(line__88(_architecture 10 0 88 (_assignment (_simple)(_target(11(1_4))))))
			(line__89(_architecture 11 0 89 (_assignment (_simple)(_target(11(1_5))))))
			(line__91(_architecture 12 0 91 (_assignment (_simple)(_target(11(2_0))))))
			(line__92(_architecture 13 0 92 (_assignment (_simple)(_target(11(2_1))))))
			(line__93(_architecture 14 0 93 (_assignment (_simple)(_target(11(2_2))))))
			(line__94(_architecture 15 0 94 (_assignment (_simple)(_target(11(2_3))))))
			(line__95(_architecture 16 0 95 (_assignment (_simple)(_target(11(2_4))))))
			(line__96(_architecture 17 0 96 (_assignment (_simple)(_target(11(2_5))))))
			(line__98(_architecture 18 0 98 (_assignment (_simple)(_target(11(3_0))))))
			(line__99(_architecture 19 0 99 (_assignment (_simple)(_target(11(3_1))))))
			(line__100(_architecture 20 0 100 (_assignment (_simple)(_target(11(3_2))))))
			(line__101(_architecture 21 0 101 (_assignment (_simple)(_target(11(3_3))))))
			(line__102(_architecture 22 0 102 (_assignment (_simple)(_target(11(3_4))))))
			(line__103(_architecture 23 0 103 (_assignment (_simple)(_target(11(3_5))))))
			(line__105(_architecture 24 0 105 (_assignment (_simple)(_target(11(4_0))))))
			(line__106(_architecture 25 0 106 (_assignment (_simple)(_target(11(4_1))))))
			(line__107(_architecture 26 0 107 (_assignment (_simple)(_target(11(4_2))))))
			(line__108(_architecture 27 0 108 (_assignment (_simple)(_target(11(4_3))))))
			(line__109(_architecture 28 0 109 (_assignment (_simple)(_target(11(4_4))))))
			(line__110(_architecture 29 0 110 (_assignment (_simple)(_target(11(4_5))))))
			(line__113(_architecture 30 0 113 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__114(_architecture 31 0 114 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__115(_architecture 32 0 115 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__116(_architecture 33 0 116 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__117(_architecture 34 0 117 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__118(_architecture 35 0 118 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__119(_architecture 36 0 119 (_assignment (_simple)(_target(24))(_sensitivity(11)(12)))))
			(line__120(_architecture 37 0 120 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__121(_architecture 38 0 121 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 123 (_process (_target(9))(_sensitivity(0)(10)(1))(_dssslsensitivity 1))))
			(line__133(_architecture 40 0 133 (_process (_simple)(_target(10)(14)(19)(20)(26))(_sensitivity(9)(15)(16)(18)(21))(_read(22)(23)))))
			(incr_idx(_architecture 41 0 193 (_process (_simple)(_target(12))(_sensitivity(26)(1))(_read(12)))))
			(count_wait_proc(_architecture 42 0 202 (_process (_simple)(_target(18))(_sensitivity(19)(0))(_read(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 43 -1
	)
)
I 000051 55 9747          1384058302391 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1384058302392 2013.11.09 20:38:22)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code bcbdbce9efeee9afeaecaee3edb9eababfbaeabae9)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 211 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi (_to (i 0)(i 4)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal next_nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 60 (_architecture (_uni ))))
		(_signal (_internal increment_idx ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(11(0_0))))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(11(0_1))))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(11(0_2))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(11(0_3))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(11(0_4))))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(11(0_5))))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(11(1_0))))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(11(1_1))))))
			(line__86(_architecture 8 0 86 (_assignment (_simple)(_target(11(1_2))))))
			(line__87(_architecture 9 0 87 (_assignment (_simple)(_target(11(1_3))))))
			(line__88(_architecture 10 0 88 (_assignment (_simple)(_target(11(1_4))))))
			(line__89(_architecture 11 0 89 (_assignment (_simple)(_target(11(1_5))))))
			(line__91(_architecture 12 0 91 (_assignment (_simple)(_target(11(2_0))))))
			(line__92(_architecture 13 0 92 (_assignment (_simple)(_target(11(2_1))))))
			(line__93(_architecture 14 0 93 (_assignment (_simple)(_target(11(2_2))))))
			(line__94(_architecture 15 0 94 (_assignment (_simple)(_target(11(2_3))))))
			(line__95(_architecture 16 0 95 (_assignment (_simple)(_target(11(2_4))))))
			(line__96(_architecture 17 0 96 (_assignment (_simple)(_target(11(2_5))))))
			(line__98(_architecture 18 0 98 (_assignment (_simple)(_target(11(3_0))))))
			(line__99(_architecture 19 0 99 (_assignment (_simple)(_target(11(3_1))))))
			(line__100(_architecture 20 0 100 (_assignment (_simple)(_target(11(3_2))))))
			(line__101(_architecture 21 0 101 (_assignment (_simple)(_target(11(3_3))))))
			(line__102(_architecture 22 0 102 (_assignment (_simple)(_target(11(3_4))))))
			(line__103(_architecture 23 0 103 (_assignment (_simple)(_target(11(3_5))))))
			(line__105(_architecture 24 0 105 (_assignment (_simple)(_target(11(4_0))))))
			(line__106(_architecture 25 0 106 (_assignment (_simple)(_target(11(4_1))))))
			(line__107(_architecture 26 0 107 (_assignment (_simple)(_target(11(4_2))))))
			(line__108(_architecture 27 0 108 (_assignment (_simple)(_target(11(4_3))))))
			(line__109(_architecture 28 0 109 (_assignment (_simple)(_target(11(4_4))))))
			(line__110(_architecture 29 0 110 (_assignment (_simple)(_target(11(4_5))))))
			(line__113(_architecture 30 0 113 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__114(_architecture 31 0 114 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__115(_architecture 32 0 115 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__116(_architecture 33 0 116 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__117(_architecture 34 0 117 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__118(_architecture 35 0 118 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__119(_architecture 36 0 119 (_assignment (_simple)(_target(24))(_sensitivity(11)(12)))))
			(line__120(_architecture 37 0 120 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__121(_architecture 38 0 121 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 123 (_process (_target(9))(_sensitivity(0)(10)(1))(_dssslsensitivity 1))))
			(line__133(_architecture 40 0 133 (_process (_simple)(_target(10)(14)(19)(20)(26))(_sensitivity(9)(15)(16)(18)(21))(_read(22)(23)))))
			(incr_idx(_architecture 41 0 191 (_process (_simple)(_target(12))(_sensitivity(26)(1))(_read(12)))))
			(count_wait_proc(_architecture 42 0 200 (_process (_simple)(_target(18))(_sensitivity(19)(0))(_read(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 43 -1
	)
)
I 000051 55 9747          1384058517086 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1384058517087 2013.11.09 20:41:57)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5d09545f090f084e0a0d4f020c580b5b5e5b0b5b08)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 227 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi (_to (i 0)(i 4)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal next_nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 60 (_architecture (_uni ))))
		(_signal (_internal increment_idx ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(11(0_0))))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(11(0_1))))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(11(0_2))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(11(0_3))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(11(0_4))))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(11(0_5))))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(11(1_0))))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(11(1_1))))))
			(line__86(_architecture 8 0 86 (_assignment (_simple)(_target(11(1_2))))))
			(line__87(_architecture 9 0 87 (_assignment (_simple)(_target(11(1_3))))))
			(line__88(_architecture 10 0 88 (_assignment (_simple)(_target(11(1_4))))))
			(line__89(_architecture 11 0 89 (_assignment (_simple)(_target(11(1_5))))))
			(line__91(_architecture 12 0 91 (_assignment (_simple)(_target(11(2_0))))))
			(line__92(_architecture 13 0 92 (_assignment (_simple)(_target(11(2_1))))))
			(line__93(_architecture 14 0 93 (_assignment (_simple)(_target(11(2_2))))))
			(line__94(_architecture 15 0 94 (_assignment (_simple)(_target(11(2_3))))))
			(line__95(_architecture 16 0 95 (_assignment (_simple)(_target(11(2_4))))))
			(line__96(_architecture 17 0 96 (_assignment (_simple)(_target(11(2_5))))))
			(line__98(_architecture 18 0 98 (_assignment (_simple)(_target(11(3_0))))))
			(line__99(_architecture 19 0 99 (_assignment (_simple)(_target(11(3_1))))))
			(line__100(_architecture 20 0 100 (_assignment (_simple)(_target(11(3_2))))))
			(line__101(_architecture 21 0 101 (_assignment (_simple)(_target(11(3_3))))))
			(line__102(_architecture 22 0 102 (_assignment (_simple)(_target(11(3_4))))))
			(line__103(_architecture 23 0 103 (_assignment (_simple)(_target(11(3_5))))))
			(line__105(_architecture 24 0 105 (_assignment (_simple)(_target(11(4_0))))))
			(line__106(_architecture 25 0 106 (_assignment (_simple)(_target(11(4_1))))))
			(line__107(_architecture 26 0 107 (_assignment (_simple)(_target(11(4_2))))))
			(line__108(_architecture 27 0 108 (_assignment (_simple)(_target(11(4_3))))))
			(line__109(_architecture 28 0 109 (_assignment (_simple)(_target(11(4_4))))))
			(line__110(_architecture 29 0 110 (_assignment (_simple)(_target(11(4_5))))))
			(line__113(_architecture 30 0 113 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__114(_architecture 31 0 114 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__115(_architecture 32 0 115 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__116(_architecture 33 0 116 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__117(_architecture 34 0 117 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__118(_architecture 35 0 118 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__119(_architecture 36 0 119 (_assignment (_simple)(_target(24))(_sensitivity(11)(12)))))
			(line__120(_architecture 37 0 120 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__121(_architecture 38 0 121 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 123 (_process (_target(9))(_sensitivity(0)(10)(1))(_dssslsensitivity 1))))
			(line__133(_architecture 40 0 133 (_process (_simple)(_target(10)(14)(19)(20)(26))(_sensitivity(9)(15)(16)(18)(21)(23))(_read(22)))))
			(incr_idx(_architecture 41 0 207 (_process (_simple)(_target(12))(_sensitivity(26)(1))(_read(12)))))
			(count_wait_proc(_architecture 42 0 216 (_process (_simple)(_target(18))(_sensitivity(19)(0))(_read(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 43 -1
	)
)
I 000051 55 9747          1384058627329 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1384058627330 2013.11.09 20:43:47)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 03030504005156105453115c520655050005550556)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 227 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi (_to (i 0)(i 4)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal next_nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 60 (_architecture (_uni ))))
		(_signal (_internal increment_idx ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(11(0_0))))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(11(0_1))))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(11(0_2))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(11(0_3))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(11(0_4))))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(11(0_5))))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(11(1_0))))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(11(1_1))))))
			(line__86(_architecture 8 0 86 (_assignment (_simple)(_target(11(1_2))))))
			(line__87(_architecture 9 0 87 (_assignment (_simple)(_target(11(1_3))))))
			(line__88(_architecture 10 0 88 (_assignment (_simple)(_target(11(1_4))))))
			(line__89(_architecture 11 0 89 (_assignment (_simple)(_target(11(1_5))))))
			(line__91(_architecture 12 0 91 (_assignment (_simple)(_target(11(2_0))))))
			(line__92(_architecture 13 0 92 (_assignment (_simple)(_target(11(2_1))))))
			(line__93(_architecture 14 0 93 (_assignment (_simple)(_target(11(2_2))))))
			(line__94(_architecture 15 0 94 (_assignment (_simple)(_target(11(2_3))))))
			(line__95(_architecture 16 0 95 (_assignment (_simple)(_target(11(2_4))))))
			(line__96(_architecture 17 0 96 (_assignment (_simple)(_target(11(2_5))))))
			(line__98(_architecture 18 0 98 (_assignment (_simple)(_target(11(3_0))))))
			(line__99(_architecture 19 0 99 (_assignment (_simple)(_target(11(3_1))))))
			(line__100(_architecture 20 0 100 (_assignment (_simple)(_target(11(3_2))))))
			(line__101(_architecture 21 0 101 (_assignment (_simple)(_target(11(3_3))))))
			(line__102(_architecture 22 0 102 (_assignment (_simple)(_target(11(3_4))))))
			(line__103(_architecture 23 0 103 (_assignment (_simple)(_target(11(3_5))))))
			(line__105(_architecture 24 0 105 (_assignment (_simple)(_target(11(4_0))))))
			(line__106(_architecture 25 0 106 (_assignment (_simple)(_target(11(4_1))))))
			(line__107(_architecture 26 0 107 (_assignment (_simple)(_target(11(4_2))))))
			(line__108(_architecture 27 0 108 (_assignment (_simple)(_target(11(4_3))))))
			(line__109(_architecture 28 0 109 (_assignment (_simple)(_target(11(4_4))))))
			(line__110(_architecture 29 0 110 (_assignment (_simple)(_target(11(4_5))))))
			(line__113(_architecture 30 0 113 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__114(_architecture 31 0 114 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__115(_architecture 32 0 115 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__116(_architecture 33 0 116 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__117(_architecture 34 0 117 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__118(_architecture 35 0 118 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__119(_architecture 36 0 119 (_assignment (_simple)(_target(24))(_sensitivity(11)(12)))))
			(line__120(_architecture 37 0 120 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__121(_architecture 38 0 121 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 123 (_process (_target(9))(_sensitivity(0)(10)(1))(_dssslsensitivity 1))))
			(line__133(_architecture 40 0 133 (_process (_simple)(_target(10)(14)(19)(20)(26))(_sensitivity(9)(15)(16)(18)(21)(23))(_read(22)))))
			(incr_idx(_architecture 41 0 207 (_process (_simple)(_target(12))(_sensitivity(26)(1))(_read(12)))))
			(count_wait_proc(_architecture 42 0 216 (_process (_simple)(_target(18))(_sensitivity(19)(0))(_read(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 43 -1
	)
)
I 000051 55 9736          1384058727728 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1384058727729 2013.11.09 20:45:27)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 35666231306760266265276a643063333633633360)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 227 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi (_to (i 0)(i 4)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal next_nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 60 (_architecture (_uni ))))
		(_signal (_internal increment_idx ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(11(0_0))))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(11(0_1))))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(11(0_2))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(11(0_3))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(11(0_4))))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(11(0_5))))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(11(1_0))))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(11(1_1))))))
			(line__86(_architecture 8 0 86 (_assignment (_simple)(_target(11(1_2))))))
			(line__87(_architecture 9 0 87 (_assignment (_simple)(_target(11(1_3))))))
			(line__88(_architecture 10 0 88 (_assignment (_simple)(_target(11(1_4))))))
			(line__89(_architecture 11 0 89 (_assignment (_simple)(_target(11(1_5))))))
			(line__91(_architecture 12 0 91 (_assignment (_simple)(_target(11(2_0))))))
			(line__92(_architecture 13 0 92 (_assignment (_simple)(_target(11(2_1))))))
			(line__93(_architecture 14 0 93 (_assignment (_simple)(_target(11(2_2))))))
			(line__94(_architecture 15 0 94 (_assignment (_simple)(_target(11(2_3))))))
			(line__95(_architecture 16 0 95 (_assignment (_simple)(_target(11(2_4))))))
			(line__96(_architecture 17 0 96 (_assignment (_simple)(_target(11(2_5))))))
			(line__98(_architecture 18 0 98 (_assignment (_simple)(_target(11(3_0))))))
			(line__99(_architecture 19 0 99 (_assignment (_simple)(_target(11(3_1))))))
			(line__100(_architecture 20 0 100 (_assignment (_simple)(_target(11(3_2))))))
			(line__101(_architecture 21 0 101 (_assignment (_simple)(_target(11(3_3))))))
			(line__102(_architecture 22 0 102 (_assignment (_simple)(_target(11(3_4))))))
			(line__103(_architecture 23 0 103 (_assignment (_simple)(_target(11(3_5))))))
			(line__105(_architecture 24 0 105 (_assignment (_simple)(_target(11(4_0))))))
			(line__106(_architecture 25 0 106 (_assignment (_simple)(_target(11(4_1))))))
			(line__107(_architecture 26 0 107 (_assignment (_simple)(_target(11(4_2))))))
			(line__108(_architecture 27 0 108 (_assignment (_simple)(_target(11(4_3))))))
			(line__109(_architecture 28 0 109 (_assignment (_simple)(_target(11(4_4))))))
			(line__110(_architecture 29 0 110 (_assignment (_simple)(_target(11(4_5))))))
			(line__113(_architecture 30 0 113 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__114(_architecture 31 0 114 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__115(_architecture 32 0 115 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__116(_architecture 33 0 116 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__117(_architecture 34 0 117 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__118(_architecture 35 0 118 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__119(_architecture 36 0 119 (_assignment (_simple)(_target(24))(_sensitivity(11)(12)))))
			(line__120(_architecture 37 0 120 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__121(_architecture 38 0 121 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 123 (_process (_target(9))(_sensitivity(0)(10)(1))(_dssslsensitivity 1))))
			(line__133(_architecture 40 0 133 (_process (_simple)(_target(10)(14)(19)(20)(26))(_sensitivity(9)(15)(16)(18)(21)(23)))))
			(incr_idx(_architecture 41 0 207 (_process (_simple)(_target(12))(_sensitivity(26)(1))(_read(12)))))
			(count_wait_proc(_architecture 42 0 216 (_process (_simple)(_target(18))(_sensitivity(19)(0))(_read(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 43 -1
	)
)
I 000051 55 9736          1384058851408 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1384058851409 2013.11.09 20:47:31)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 53015051500106400403410c025605555055055506)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 227 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi (_to (i 0)(i 4)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal next_nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 60 (_architecture (_uni ))))
		(_signal (_internal increment_idx ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(11(0_0))))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(11(0_1))))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(11(0_2))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(11(0_3))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(11(0_4))))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(11(0_5))))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(11(1_0))))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(11(1_1))))))
			(line__86(_architecture 8 0 86 (_assignment (_simple)(_target(11(1_2))))))
			(line__87(_architecture 9 0 87 (_assignment (_simple)(_target(11(1_3))))))
			(line__88(_architecture 10 0 88 (_assignment (_simple)(_target(11(1_4))))))
			(line__89(_architecture 11 0 89 (_assignment (_simple)(_target(11(1_5))))))
			(line__91(_architecture 12 0 91 (_assignment (_simple)(_target(11(2_0))))))
			(line__92(_architecture 13 0 92 (_assignment (_simple)(_target(11(2_1))))))
			(line__93(_architecture 14 0 93 (_assignment (_simple)(_target(11(2_2))))))
			(line__94(_architecture 15 0 94 (_assignment (_simple)(_target(11(2_3))))))
			(line__95(_architecture 16 0 95 (_assignment (_simple)(_target(11(2_4))))))
			(line__96(_architecture 17 0 96 (_assignment (_simple)(_target(11(2_5))))))
			(line__98(_architecture 18 0 98 (_assignment (_simple)(_target(11(3_0))))))
			(line__99(_architecture 19 0 99 (_assignment (_simple)(_target(11(3_1))))))
			(line__100(_architecture 20 0 100 (_assignment (_simple)(_target(11(3_2))))))
			(line__101(_architecture 21 0 101 (_assignment (_simple)(_target(11(3_3))))))
			(line__102(_architecture 22 0 102 (_assignment (_simple)(_target(11(3_4))))))
			(line__103(_architecture 23 0 103 (_assignment (_simple)(_target(11(3_5))))))
			(line__105(_architecture 24 0 105 (_assignment (_simple)(_target(11(4_0))))))
			(line__106(_architecture 25 0 106 (_assignment (_simple)(_target(11(4_1))))))
			(line__107(_architecture 26 0 107 (_assignment (_simple)(_target(11(4_2))))))
			(line__108(_architecture 27 0 108 (_assignment (_simple)(_target(11(4_3))))))
			(line__109(_architecture 28 0 109 (_assignment (_simple)(_target(11(4_4))))))
			(line__110(_architecture 29 0 110 (_assignment (_simple)(_target(11(4_5))))))
			(line__113(_architecture 30 0 113 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__114(_architecture 31 0 114 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__115(_architecture 32 0 115 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__116(_architecture 33 0 116 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__117(_architecture 34 0 117 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__118(_architecture 35 0 118 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__119(_architecture 36 0 119 (_assignment (_simple)(_target(24))(_sensitivity(11)(12)))))
			(line__120(_architecture 37 0 120 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__121(_architecture 38 0 121 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 123 (_process (_target(9))(_sensitivity(0)(10)(1))(_dssslsensitivity 1))))
			(line__133(_architecture 40 0 133 (_process (_simple)(_target(10)(14)(19)(20)(26))(_sensitivity(9)(15)(16)(18)(21)(23)))))
			(incr_idx(_architecture 41 0 207 (_process (_simple)(_target(12))(_sensitivity(26)(1))(_read(12)))))
			(count_wait_proc(_architecture 42 0 216 (_process (_simple)(_target(18))(_sensitivity(19)(0))(_read(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 43 -1
	)
)
I 000051 55 9736          1384059221668 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1384059221669 2013.11.09 20:53:41)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code afaea6f9f9fdfabcfbfebdf0feaaf9a9aca9f9a9fa)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 242 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi (_to (i 0)(i 4)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal next_nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 60 (_architecture (_uni ))))
		(_signal (_internal increment_idx ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(11(0_0))))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(11(0_1))))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(11(0_2))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(11(0_3))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(11(0_4))))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(11(0_5))))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(11(1_0))))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(11(1_1))))))
			(line__86(_architecture 8 0 86 (_assignment (_simple)(_target(11(1_2))))))
			(line__87(_architecture 9 0 87 (_assignment (_simple)(_target(11(1_3))))))
			(line__88(_architecture 10 0 88 (_assignment (_simple)(_target(11(1_4))))))
			(line__89(_architecture 11 0 89 (_assignment (_simple)(_target(11(1_5))))))
			(line__91(_architecture 12 0 91 (_assignment (_simple)(_target(11(2_0))))))
			(line__92(_architecture 13 0 92 (_assignment (_simple)(_target(11(2_1))))))
			(line__93(_architecture 14 0 93 (_assignment (_simple)(_target(11(2_2))))))
			(line__94(_architecture 15 0 94 (_assignment (_simple)(_target(11(2_3))))))
			(line__95(_architecture 16 0 95 (_assignment (_simple)(_target(11(2_4))))))
			(line__96(_architecture 17 0 96 (_assignment (_simple)(_target(11(2_5))))))
			(line__98(_architecture 18 0 98 (_assignment (_simple)(_target(11(3_0))))))
			(line__99(_architecture 19 0 99 (_assignment (_simple)(_target(11(3_1))))))
			(line__100(_architecture 20 0 100 (_assignment (_simple)(_target(11(3_2))))))
			(line__101(_architecture 21 0 101 (_assignment (_simple)(_target(11(3_3))))))
			(line__102(_architecture 22 0 102 (_assignment (_simple)(_target(11(3_4))))))
			(line__103(_architecture 23 0 103 (_assignment (_simple)(_target(11(3_5))))))
			(line__105(_architecture 24 0 105 (_assignment (_simple)(_target(11(4_0))))))
			(line__106(_architecture 25 0 106 (_assignment (_simple)(_target(11(4_1))))))
			(line__107(_architecture 26 0 107 (_assignment (_simple)(_target(11(4_2))))))
			(line__108(_architecture 27 0 108 (_assignment (_simple)(_target(11(4_3))))))
			(line__109(_architecture 28 0 109 (_assignment (_simple)(_target(11(4_4))))))
			(line__110(_architecture 29 0 110 (_assignment (_simple)(_target(11(4_5))))))
			(line__113(_architecture 30 0 113 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__114(_architecture 31 0 114 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__115(_architecture 32 0 115 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__116(_architecture 33 0 116 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__117(_architecture 34 0 117 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__118(_architecture 35 0 118 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__119(_architecture 36 0 119 (_assignment (_simple)(_target(24))(_sensitivity(11)(12)))))
			(line__120(_architecture 37 0 120 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__121(_architecture 38 0 121 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 123 (_process (_target(9))(_sensitivity(0)(10)(1))(_dssslsensitivity 1))))
			(line__133(_architecture 40 0 133 (_process (_simple)(_target(10)(14)(19)(20)(26))(_sensitivity(9)(15)(16)(18)(21)(23)))))
			(incr_idx(_architecture 41 0 222 (_process (_simple)(_target(12))(_sensitivity(26)(1))(_read(12)))))
			(count_wait_proc(_architecture 42 0 231 (_process (_simple)(_target(18))(_sensitivity(19)(0))(_read(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 43 -1
	)
)
I 000051 55 9736          1384059289325 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1384059289326 2013.11.09 20:54:49)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f9f7f8a8f0abaceaadf3eba6a8fcaffffaffafffac)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 240 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi (_to (i 0)(i 4)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal next_nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 60 (_architecture (_uni ))))
		(_signal (_internal increment_idx ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(11(0_0))))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(11(0_1))))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(11(0_2))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(11(0_3))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(11(0_4))))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(11(0_5))))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(11(1_0))))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(11(1_1))))))
			(line__86(_architecture 8 0 86 (_assignment (_simple)(_target(11(1_2))))))
			(line__87(_architecture 9 0 87 (_assignment (_simple)(_target(11(1_3))))))
			(line__88(_architecture 10 0 88 (_assignment (_simple)(_target(11(1_4))))))
			(line__89(_architecture 11 0 89 (_assignment (_simple)(_target(11(1_5))))))
			(line__91(_architecture 12 0 91 (_assignment (_simple)(_target(11(2_0))))))
			(line__92(_architecture 13 0 92 (_assignment (_simple)(_target(11(2_1))))))
			(line__93(_architecture 14 0 93 (_assignment (_simple)(_target(11(2_2))))))
			(line__94(_architecture 15 0 94 (_assignment (_simple)(_target(11(2_3))))))
			(line__95(_architecture 16 0 95 (_assignment (_simple)(_target(11(2_4))))))
			(line__96(_architecture 17 0 96 (_assignment (_simple)(_target(11(2_5))))))
			(line__98(_architecture 18 0 98 (_assignment (_simple)(_target(11(3_0))))))
			(line__99(_architecture 19 0 99 (_assignment (_simple)(_target(11(3_1))))))
			(line__100(_architecture 20 0 100 (_assignment (_simple)(_target(11(3_2))))))
			(line__101(_architecture 21 0 101 (_assignment (_simple)(_target(11(3_3))))))
			(line__102(_architecture 22 0 102 (_assignment (_simple)(_target(11(3_4))))))
			(line__103(_architecture 23 0 103 (_assignment (_simple)(_target(11(3_5))))))
			(line__105(_architecture 24 0 105 (_assignment (_simple)(_target(11(4_0))))))
			(line__106(_architecture 25 0 106 (_assignment (_simple)(_target(11(4_1))))))
			(line__107(_architecture 26 0 107 (_assignment (_simple)(_target(11(4_2))))))
			(line__108(_architecture 27 0 108 (_assignment (_simple)(_target(11(4_3))))))
			(line__109(_architecture 28 0 109 (_assignment (_simple)(_target(11(4_4))))))
			(line__110(_architecture 29 0 110 (_assignment (_simple)(_target(11(4_5))))))
			(line__113(_architecture 30 0 113 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__114(_architecture 31 0 114 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__115(_architecture 32 0 115 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__116(_architecture 33 0 116 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__117(_architecture 34 0 117 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__118(_architecture 35 0 118 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__119(_architecture 36 0 119 (_assignment (_simple)(_target(24))(_sensitivity(11)(12)))))
			(line__120(_architecture 37 0 120 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__121(_architecture 38 0 121 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 123 (_process (_target(9))(_sensitivity(0)(10)(1))(_dssslsensitivity 1))))
			(line__133(_architecture 40 0 133 (_process (_simple)(_target(10)(14)(19)(20)(26))(_sensitivity(9)(15)(16)(18)(21)(23)))))
			(incr_idx(_architecture 41 0 220 (_process (_simple)(_target(12))(_sensitivity(26)(1))(_read(12)))))
			(count_wait_proc(_architecture 42 0 229 (_process (_simple)(_target(18))(_sensitivity(19)(0))(_read(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 43 -1
	)
)
I 000051 55 9736          1384059337909 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1384059337910 2013.11.09 20:55:37)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code bbbeefeee9e9eea8efb1a9e4eabeedbdb8bdedbdee)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 240 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi (_to (i 0)(i 4)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal next_nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 60 (_architecture (_uni ))))
		(_signal (_internal increment_idx ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(11(0_0))))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(11(0_1))))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(11(0_2))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(11(0_3))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(11(0_4))))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(11(0_5))))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(11(1_0))))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(11(1_1))))))
			(line__86(_architecture 8 0 86 (_assignment (_simple)(_target(11(1_2))))))
			(line__87(_architecture 9 0 87 (_assignment (_simple)(_target(11(1_3))))))
			(line__88(_architecture 10 0 88 (_assignment (_simple)(_target(11(1_4))))))
			(line__89(_architecture 11 0 89 (_assignment (_simple)(_target(11(1_5))))))
			(line__91(_architecture 12 0 91 (_assignment (_simple)(_target(11(2_0))))))
			(line__92(_architecture 13 0 92 (_assignment (_simple)(_target(11(2_1))))))
			(line__93(_architecture 14 0 93 (_assignment (_simple)(_target(11(2_2))))))
			(line__94(_architecture 15 0 94 (_assignment (_simple)(_target(11(2_3))))))
			(line__95(_architecture 16 0 95 (_assignment (_simple)(_target(11(2_4))))))
			(line__96(_architecture 17 0 96 (_assignment (_simple)(_target(11(2_5))))))
			(line__98(_architecture 18 0 98 (_assignment (_simple)(_target(11(3_0))))))
			(line__99(_architecture 19 0 99 (_assignment (_simple)(_target(11(3_1))))))
			(line__100(_architecture 20 0 100 (_assignment (_simple)(_target(11(3_2))))))
			(line__101(_architecture 21 0 101 (_assignment (_simple)(_target(11(3_3))))))
			(line__102(_architecture 22 0 102 (_assignment (_simple)(_target(11(3_4))))))
			(line__103(_architecture 23 0 103 (_assignment (_simple)(_target(11(3_5))))))
			(line__105(_architecture 24 0 105 (_assignment (_simple)(_target(11(4_0))))))
			(line__106(_architecture 25 0 106 (_assignment (_simple)(_target(11(4_1))))))
			(line__107(_architecture 26 0 107 (_assignment (_simple)(_target(11(4_2))))))
			(line__108(_architecture 27 0 108 (_assignment (_simple)(_target(11(4_3))))))
			(line__109(_architecture 28 0 109 (_assignment (_simple)(_target(11(4_4))))))
			(line__110(_architecture 29 0 110 (_assignment (_simple)(_target(11(4_5))))))
			(line__113(_architecture 30 0 113 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__114(_architecture 31 0 114 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__115(_architecture 32 0 115 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__116(_architecture 33 0 116 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__117(_architecture 34 0 117 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__118(_architecture 35 0 118 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__119(_architecture 36 0 119 (_assignment (_simple)(_target(24))(_sensitivity(11)(12)))))
			(line__120(_architecture 37 0 120 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__121(_architecture 38 0 121 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 123 (_process (_target(9))(_sensitivity(0)(10)(1))(_dssslsensitivity 1))))
			(line__133(_architecture 40 0 133 (_process (_simple)(_target(10)(14)(19)(20)(26))(_sensitivity(9)(15)(16)(18)(21)(23)))))
			(incr_idx(_architecture 41 0 220 (_process (_simple)(_target(12))(_sensitivity(26)(1))(_read(12)))))
			(count_wait_proc(_architecture 42 0 229 (_process (_simple)(_target(18))(_sensitivity(19)(0))(_read(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 43 -1
	)
)
I 000051 55 9751          1384059618712 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1384059618713 2013.11.09 21:00:18)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9d939b93c9cfc88ec9ca8fc2cc98cb9b9e9bcb9bc8)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 244 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi (_to (i 0)(i 4)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal next_nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 60 (_architecture (_uni ))))
		(_signal (_internal increment_idx ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(11(0_0))))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(11(0_1))))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(11(0_2))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(11(0_3))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(11(0_4))))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(11(0_5))))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(11(1_0))))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(11(1_1))))))
			(line__86(_architecture 8 0 86 (_assignment (_simple)(_target(11(1_2))))))
			(line__87(_architecture 9 0 87 (_assignment (_simple)(_target(11(1_3))))))
			(line__88(_architecture 10 0 88 (_assignment (_simple)(_target(11(1_4))))))
			(line__89(_architecture 11 0 89 (_assignment (_simple)(_target(11(1_5))))))
			(line__91(_architecture 12 0 91 (_assignment (_simple)(_target(11(2_0))))))
			(line__92(_architecture 13 0 92 (_assignment (_simple)(_target(11(2_1))))))
			(line__93(_architecture 14 0 93 (_assignment (_simple)(_target(11(2_2))))))
			(line__94(_architecture 15 0 94 (_assignment (_simple)(_target(11(2_3))))))
			(line__95(_architecture 16 0 95 (_assignment (_simple)(_target(11(2_4))))))
			(line__96(_architecture 17 0 96 (_assignment (_simple)(_target(11(2_5))))))
			(line__98(_architecture 18 0 98 (_assignment (_simple)(_target(11(3_0))))))
			(line__99(_architecture 19 0 99 (_assignment (_simple)(_target(11(3_1))))))
			(line__100(_architecture 20 0 100 (_assignment (_simple)(_target(11(3_2))))))
			(line__101(_architecture 21 0 101 (_assignment (_simple)(_target(11(3_3))))))
			(line__102(_architecture 22 0 102 (_assignment (_simple)(_target(11(3_4))))))
			(line__103(_architecture 23 0 103 (_assignment (_simple)(_target(11(3_5))))))
			(line__105(_architecture 24 0 105 (_assignment (_simple)(_target(11(4_0))))))
			(line__106(_architecture 25 0 106 (_assignment (_simple)(_target(11(4_1))))))
			(line__107(_architecture 26 0 107 (_assignment (_simple)(_target(11(4_2))))))
			(line__108(_architecture 27 0 108 (_assignment (_simple)(_target(11(4_3))))))
			(line__109(_architecture 28 0 109 (_assignment (_simple)(_target(11(4_4))))))
			(line__110(_architecture 29 0 110 (_assignment (_simple)(_target(11(4_5))))))
			(line__113(_architecture 30 0 113 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__114(_architecture 31 0 114 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__115(_architecture 32 0 115 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__116(_architecture 33 0 116 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__117(_architecture 34 0 117 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__118(_architecture 35 0 118 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__119(_architecture 36 0 119 (_assignment (_simple)(_target(24))(_sensitivity(11)(12)))))
			(line__120(_architecture 37 0 120 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__121(_architecture 38 0 121 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 123 (_process (_target(9))(_sensitivity(0)(10)(1))(_dssslsensitivity 1))))
			(line__133(_architecture 40 0 133 (_process (_simple)(_target(10)(14)(19)(20)(26))(_sensitivity(9)(15)(16)(18)(21)(23))(_read(22)(24)))))
			(incr_idx(_architecture 41 0 224 (_process (_simple)(_target(12))(_sensitivity(26)(1))(_read(12)))))
			(count_wait_proc(_architecture 42 0 233 (_process (_simple)(_target(18))(_sensitivity(19)(0))(_read(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 43 -1
	)
)
I 000051 55 2436          1384059680890 behavioral
(_unit VHDL (shift_reg_16_bit 0 5 (behavioral 0 16 ))
	(_version va7)
	(_time 1384059680891 2013.11.09 21:01:20)
	(_source (\./../../../firmware/shift_reg_16_bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8383d18d88d4de9581d197da8484818586858486d5)
	(_entity
		(_time 1383983339974)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal shift_state_type 0 18 (_enum1 idle shift (_to (i 0)(i 1)))))
		(_signal (_internal shift_state shift_state_type 0 19 (_architecture (_uni ))))
		(_signal (_internal shift_state_next shift_state_type 0 20 (_architecture (_uni ))))
		(_signal (_internal shift_count ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_signal (_internal rst_count ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_target(6))(_sensitivity(0)(7)(1))(_dssslsensitivity 1))))
			(line__38(_architecture 1 0 38 (_process (_target(7)(9)(10)(4)(5))(_sensitivity(0)(6)(8)(10)(2)(3))(_dssslsensitivity 1))))
			(line__68(_architecture 2 0 68 (_process (_simple)(_target(8))(_sensitivity(9)(0))(_read(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 9747          1384059680943 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1384059680944 2013.11.09 21:01:20)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b2b3e2e7b0e0e7a1e6e4a0ede3b7e4b4b1b4e4b4e7)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 245 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi (_to (i 0)(i 4)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal next_nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 60 (_architecture (_uni ))))
		(_signal (_internal increment_idx ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(11(0_0))))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(11(0_1))))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(11(0_2))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(11(0_3))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(11(0_4))))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(11(0_5))))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(11(1_0))))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(11(1_1))))))
			(line__86(_architecture 8 0 86 (_assignment (_simple)(_target(11(1_2))))))
			(line__87(_architecture 9 0 87 (_assignment (_simple)(_target(11(1_3))))))
			(line__88(_architecture 10 0 88 (_assignment (_simple)(_target(11(1_4))))))
			(line__89(_architecture 11 0 89 (_assignment (_simple)(_target(11(1_5))))))
			(line__91(_architecture 12 0 91 (_assignment (_simple)(_target(11(2_0))))))
			(line__92(_architecture 13 0 92 (_assignment (_simple)(_target(11(2_1))))))
			(line__93(_architecture 14 0 93 (_assignment (_simple)(_target(11(2_2))))))
			(line__94(_architecture 15 0 94 (_assignment (_simple)(_target(11(2_3))))))
			(line__95(_architecture 16 0 95 (_assignment (_simple)(_target(11(2_4))))))
			(line__96(_architecture 17 0 96 (_assignment (_simple)(_target(11(2_5))))))
			(line__98(_architecture 18 0 98 (_assignment (_simple)(_target(11(3_0))))))
			(line__99(_architecture 19 0 99 (_assignment (_simple)(_target(11(3_1))))))
			(line__100(_architecture 20 0 100 (_assignment (_simple)(_target(11(3_2))))))
			(line__101(_architecture 21 0 101 (_assignment (_simple)(_target(11(3_3))))))
			(line__102(_architecture 22 0 102 (_assignment (_simple)(_target(11(3_4))))))
			(line__103(_architecture 23 0 103 (_assignment (_simple)(_target(11(3_5))))))
			(line__105(_architecture 24 0 105 (_assignment (_simple)(_target(11(4_0))))))
			(line__106(_architecture 25 0 106 (_assignment (_simple)(_target(11(4_1))))))
			(line__107(_architecture 26 0 107 (_assignment (_simple)(_target(11(4_2))))))
			(line__108(_architecture 27 0 108 (_assignment (_simple)(_target(11(4_3))))))
			(line__109(_architecture 28 0 109 (_assignment (_simple)(_target(11(4_4))))))
			(line__110(_architecture 29 0 110 (_assignment (_simple)(_target(11(4_5))))))
			(line__113(_architecture 30 0 113 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__114(_architecture 31 0 114 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__115(_architecture 32 0 115 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__116(_architecture 33 0 116 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__117(_architecture 34 0 117 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__118(_architecture 35 0 118 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__119(_architecture 36 0 119 (_assignment (_simple)(_target(24))(_sensitivity(11)(12)))))
			(line__120(_architecture 37 0 120 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__121(_architecture 38 0 121 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 123 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__134(_architecture 40 0 134 (_process (_simple)(_target(10)(14)(19)(20)(26))(_sensitivity(9))(_read(15)(16)(18)(22)(23)(24)))))
			(incr_idx(_architecture 41 0 225 (_process (_simple)(_target(12))(_sensitivity(1)(26))(_read(12)))))
			(count_wait_proc(_architecture 42 0 234 (_process (_simple)(_target(18))(_sensitivity(0)(19))(_read(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 43 -1
	)
)
I 000056 55 3445          1384059681005 TB_ARCHITECTURE
(_unit VHDL (ap1220_controller_top_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1384059681006 2013.11.09 21:01:21)
	(_source (\./../src/TestBench/ap1220_controller_top_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f0f1a0a1f0a2a5e3f6f6e2afa1f5a6f6f3f6a6f6a5)
	(_entity
		(_time 1383983340443)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(AP1220_controller_top
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 43 (_component AP1220_controller_top )
		(_port
			((clk)(clk))
			((rst)(rst))
			((sclk)(sclk))
			((miso)(miso))
			((mosi)(mosi))
			((s_en)(s_en))
			((uart_rx)(uart_rx))
			((uart_tx)(uart_tx))
			((leds)(leds))
		)
		(_use (_entity . AP1220_controller_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~132 0 35 (_architecture (_uni ))))
		(_constant (_internal PERIOD ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4639833516098453504)))))
		(_process
			(line__57(_architecture 0 0 57 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(STIMULI(_architecture 1 0 60 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000054 55 458 0 testbench_for_ap1220_controller_top
(_configuration VHDL (testbench_for_ap1220_controller_top 0 72 (ap1220_controller_top_tb))
	(_version va7)
	(_time 1384059681010 2013.11.09 21:01:21)
	(_source (\./../src/TestBench/ap1220_controller_top_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f0f0a5a0f5a6a7e7f4f1e2aaa4f6a5f6f3f6f8f5a6)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . AP1220_controller_top behavioral
			)
		)
	)
)
I 000051 55 9747          1384059723265 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1384059723266 2013.11.09 21:02:03)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 05010402005750165153175a540053030603530350)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 245 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi (_to (i 0)(i 4)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal next_nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 60 (_architecture (_uni ))))
		(_signal (_internal increment_idx ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(11(0_0))))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(11(0_1))))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(11(0_2))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(11(0_3))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(11(0_4))))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(11(0_5))))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(11(1_0))))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(11(1_1))))))
			(line__86(_architecture 8 0 86 (_assignment (_simple)(_target(11(1_2))))))
			(line__87(_architecture 9 0 87 (_assignment (_simple)(_target(11(1_3))))))
			(line__88(_architecture 10 0 88 (_assignment (_simple)(_target(11(1_4))))))
			(line__89(_architecture 11 0 89 (_assignment (_simple)(_target(11(1_5))))))
			(line__91(_architecture 12 0 91 (_assignment (_simple)(_target(11(2_0))))))
			(line__92(_architecture 13 0 92 (_assignment (_simple)(_target(11(2_1))))))
			(line__93(_architecture 14 0 93 (_assignment (_simple)(_target(11(2_2))))))
			(line__94(_architecture 15 0 94 (_assignment (_simple)(_target(11(2_3))))))
			(line__95(_architecture 16 0 95 (_assignment (_simple)(_target(11(2_4))))))
			(line__96(_architecture 17 0 96 (_assignment (_simple)(_target(11(2_5))))))
			(line__98(_architecture 18 0 98 (_assignment (_simple)(_target(11(3_0))))))
			(line__99(_architecture 19 0 99 (_assignment (_simple)(_target(11(3_1))))))
			(line__100(_architecture 20 0 100 (_assignment (_simple)(_target(11(3_2))))))
			(line__101(_architecture 21 0 101 (_assignment (_simple)(_target(11(3_3))))))
			(line__102(_architecture 22 0 102 (_assignment (_simple)(_target(11(3_4))))))
			(line__103(_architecture 23 0 103 (_assignment (_simple)(_target(11(3_5))))))
			(line__105(_architecture 24 0 105 (_assignment (_simple)(_target(11(4_0))))))
			(line__106(_architecture 25 0 106 (_assignment (_simple)(_target(11(4_1))))))
			(line__107(_architecture 26 0 107 (_assignment (_simple)(_target(11(4_2))))))
			(line__108(_architecture 27 0 108 (_assignment (_simple)(_target(11(4_3))))))
			(line__109(_architecture 28 0 109 (_assignment (_simple)(_target(11(4_4))))))
			(line__110(_architecture 29 0 110 (_assignment (_simple)(_target(11(4_5))))))
			(line__113(_architecture 30 0 113 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__114(_architecture 31 0 114 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__115(_architecture 32 0 115 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__116(_architecture 33 0 116 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__117(_architecture 34 0 117 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__118(_architecture 35 0 118 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__119(_architecture 36 0 119 (_assignment (_simple)(_target(24))(_sensitivity(11)(12)))))
			(line__120(_architecture 37 0 120 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__121(_architecture 38 0 121 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 123 (_process (_target(9))(_sensitivity(0)(10)(1))(_dssslsensitivity 1))))
			(line__133(_architecture 40 0 133 (_process (_simple)(_target(10)(14)(19)(20)(26))(_sensitivity(9)(15)(16)(18))(_read(22)(23)(24)))))
			(incr_idx(_architecture 41 0 225 (_process (_simple)(_target(12))(_sensitivity(26)(1))(_read(12)))))
			(count_wait_proc(_architecture 42 0 234 (_process (_simple)(_target(18))(_sensitivity(19)(0))(_read(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 43 -1
	)
)
I 000051 55 9743          1384059778267 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1384059778268 2013.11.09 21:02:58)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e3b3e4b1e0b1b6f0b7b5f1bcb2e6b5e5e0e5b5e5b6)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 245 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi (_to (i 0)(i 4)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal next_nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 60 (_architecture (_uni ))))
		(_signal (_internal increment_idx ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(11(0_0))))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(11(0_1))))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(11(0_2))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(11(0_3))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(11(0_4))))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(11(0_5))))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(11(1_0))))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(11(1_1))))))
			(line__86(_architecture 8 0 86 (_assignment (_simple)(_target(11(1_2))))))
			(line__87(_architecture 9 0 87 (_assignment (_simple)(_target(11(1_3))))))
			(line__88(_architecture 10 0 88 (_assignment (_simple)(_target(11(1_4))))))
			(line__89(_architecture 11 0 89 (_assignment (_simple)(_target(11(1_5))))))
			(line__91(_architecture 12 0 91 (_assignment (_simple)(_target(11(2_0))))))
			(line__92(_architecture 13 0 92 (_assignment (_simple)(_target(11(2_1))))))
			(line__93(_architecture 14 0 93 (_assignment (_simple)(_target(11(2_2))))))
			(line__94(_architecture 15 0 94 (_assignment (_simple)(_target(11(2_3))))))
			(line__95(_architecture 16 0 95 (_assignment (_simple)(_target(11(2_4))))))
			(line__96(_architecture 17 0 96 (_assignment (_simple)(_target(11(2_5))))))
			(line__98(_architecture 18 0 98 (_assignment (_simple)(_target(11(3_0))))))
			(line__99(_architecture 19 0 99 (_assignment (_simple)(_target(11(3_1))))))
			(line__100(_architecture 20 0 100 (_assignment (_simple)(_target(11(3_2))))))
			(line__101(_architecture 21 0 101 (_assignment (_simple)(_target(11(3_3))))))
			(line__102(_architecture 22 0 102 (_assignment (_simple)(_target(11(3_4))))))
			(line__103(_architecture 23 0 103 (_assignment (_simple)(_target(11(3_5))))))
			(line__105(_architecture 24 0 105 (_assignment (_simple)(_target(11(4_0))))))
			(line__106(_architecture 25 0 106 (_assignment (_simple)(_target(11(4_1))))))
			(line__107(_architecture 26 0 107 (_assignment (_simple)(_target(11(4_2))))))
			(line__108(_architecture 27 0 108 (_assignment (_simple)(_target(11(4_3))))))
			(line__109(_architecture 28 0 109 (_assignment (_simple)(_target(11(4_4))))))
			(line__110(_architecture 29 0 110 (_assignment (_simple)(_target(11(4_5))))))
			(line__113(_architecture 30 0 113 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__114(_architecture 31 0 114 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__115(_architecture 32 0 115 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__116(_architecture 33 0 116 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__117(_architecture 34 0 117 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__118(_architecture 35 0 118 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__119(_architecture 36 0 119 (_assignment (_simple)(_target(24))(_sensitivity(11)(12)))))
			(line__120(_architecture 37 0 120 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__121(_architecture 38 0 121 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 123 (_process (_target(9))(_sensitivity(0)(10)(1))(_dssslsensitivity 1))))
			(line__133(_architecture 40 0 133 (_process (_simple)(_target(10)(14)(19)(20)(26))(_sensitivity(9)(15)(16)(18))(_read(22)(23)))))
			(incr_idx(_architecture 41 0 225 (_process (_simple)(_target(12))(_sensitivity(26)(1))(_read(12)))))
			(count_wait_proc(_architecture 42 0 234 (_process (_simple)(_target(18))(_sensitivity(19)(0))(_read(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 43 -1
	)
)
I 000051 55 9743          1384059806193 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1384059806194 2013.11.09 21:03:26)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f7f7f5a6f0a5a2e4a3a1e5a8a6f2a1f1f4f1a1f1a2)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 245 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi (_to (i 0)(i 4)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal next_nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 60 (_architecture (_uni ))))
		(_signal (_internal increment_idx ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(11(0_0))))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(11(0_1))))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(11(0_2))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(11(0_3))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(11(0_4))))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(11(0_5))))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(11(1_0))))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(11(1_1))))))
			(line__86(_architecture 8 0 86 (_assignment (_simple)(_target(11(1_2))))))
			(line__87(_architecture 9 0 87 (_assignment (_simple)(_target(11(1_3))))))
			(line__88(_architecture 10 0 88 (_assignment (_simple)(_target(11(1_4))))))
			(line__89(_architecture 11 0 89 (_assignment (_simple)(_target(11(1_5))))))
			(line__91(_architecture 12 0 91 (_assignment (_simple)(_target(11(2_0))))))
			(line__92(_architecture 13 0 92 (_assignment (_simple)(_target(11(2_1))))))
			(line__93(_architecture 14 0 93 (_assignment (_simple)(_target(11(2_2))))))
			(line__94(_architecture 15 0 94 (_assignment (_simple)(_target(11(2_3))))))
			(line__95(_architecture 16 0 95 (_assignment (_simple)(_target(11(2_4))))))
			(line__96(_architecture 17 0 96 (_assignment (_simple)(_target(11(2_5))))))
			(line__98(_architecture 18 0 98 (_assignment (_simple)(_target(11(3_0))))))
			(line__99(_architecture 19 0 99 (_assignment (_simple)(_target(11(3_1))))))
			(line__100(_architecture 20 0 100 (_assignment (_simple)(_target(11(3_2))))))
			(line__101(_architecture 21 0 101 (_assignment (_simple)(_target(11(3_3))))))
			(line__102(_architecture 22 0 102 (_assignment (_simple)(_target(11(3_4))))))
			(line__103(_architecture 23 0 103 (_assignment (_simple)(_target(11(3_5))))))
			(line__105(_architecture 24 0 105 (_assignment (_simple)(_target(11(4_0))))))
			(line__106(_architecture 25 0 106 (_assignment (_simple)(_target(11(4_1))))))
			(line__107(_architecture 26 0 107 (_assignment (_simple)(_target(11(4_2))))))
			(line__108(_architecture 27 0 108 (_assignment (_simple)(_target(11(4_3))))))
			(line__109(_architecture 28 0 109 (_assignment (_simple)(_target(11(4_4))))))
			(line__110(_architecture 29 0 110 (_assignment (_simple)(_target(11(4_5))))))
			(line__113(_architecture 30 0 113 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__114(_architecture 31 0 114 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__115(_architecture 32 0 115 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__116(_architecture 33 0 116 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__117(_architecture 34 0 117 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__118(_architecture 35 0 118 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__119(_architecture 36 0 119 (_assignment (_simple)(_target(24))(_sensitivity(11)(12)))))
			(line__120(_architecture 37 0 120 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__121(_architecture 38 0 121 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 123 (_process (_target(9))(_sensitivity(0)(10)(1))(_dssslsensitivity 1))))
			(line__133(_architecture 40 0 133 (_process (_simple)(_target(10)(14)(19)(20)(26))(_sensitivity(9)(15)(16)(18))(_read(22)(23)))))
			(incr_idx(_architecture 41 0 225 (_process (_simple)(_target(12))(_sensitivity(26)(1))(_read(12)))))
			(count_wait_proc(_architecture 42 0 234 (_process (_simple)(_target(18))(_sensitivity(19)(0))(_read(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 43 -1
	)
)
I 000051 55 9743          1384059916961 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1384059916962 2013.11.09 21:05:16)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a0a7a5f6a0f2f5b3f4f6b2fff1a5f6a6a3a6f6a6f5)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 245 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi (_to (i 0)(i 4)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal next_nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 60 (_architecture (_uni ))))
		(_signal (_internal increment_idx ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(11(0_0))))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(11(0_1))))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(11(0_2))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(11(0_3))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(11(0_4))))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(11(0_5))))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(11(1_0))))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(11(1_1))))))
			(line__86(_architecture 8 0 86 (_assignment (_simple)(_target(11(1_2))))))
			(line__87(_architecture 9 0 87 (_assignment (_simple)(_target(11(1_3))))))
			(line__88(_architecture 10 0 88 (_assignment (_simple)(_target(11(1_4))))))
			(line__89(_architecture 11 0 89 (_assignment (_simple)(_target(11(1_5))))))
			(line__91(_architecture 12 0 91 (_assignment (_simple)(_target(11(2_0))))))
			(line__92(_architecture 13 0 92 (_assignment (_simple)(_target(11(2_1))))))
			(line__93(_architecture 14 0 93 (_assignment (_simple)(_target(11(2_2))))))
			(line__94(_architecture 15 0 94 (_assignment (_simple)(_target(11(2_3))))))
			(line__95(_architecture 16 0 95 (_assignment (_simple)(_target(11(2_4))))))
			(line__96(_architecture 17 0 96 (_assignment (_simple)(_target(11(2_5))))))
			(line__98(_architecture 18 0 98 (_assignment (_simple)(_target(11(3_0))))))
			(line__99(_architecture 19 0 99 (_assignment (_simple)(_target(11(3_1))))))
			(line__100(_architecture 20 0 100 (_assignment (_simple)(_target(11(3_2))))))
			(line__101(_architecture 21 0 101 (_assignment (_simple)(_target(11(3_3))))))
			(line__102(_architecture 22 0 102 (_assignment (_simple)(_target(11(3_4))))))
			(line__103(_architecture 23 0 103 (_assignment (_simple)(_target(11(3_5))))))
			(line__105(_architecture 24 0 105 (_assignment (_simple)(_target(11(4_0))))))
			(line__106(_architecture 25 0 106 (_assignment (_simple)(_target(11(4_1))))))
			(line__107(_architecture 26 0 107 (_assignment (_simple)(_target(11(4_2))))))
			(line__108(_architecture 27 0 108 (_assignment (_simple)(_target(11(4_3))))))
			(line__109(_architecture 28 0 109 (_assignment (_simple)(_target(11(4_4))))))
			(line__110(_architecture 29 0 110 (_assignment (_simple)(_target(11(4_5))))))
			(line__113(_architecture 30 0 113 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__114(_architecture 31 0 114 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__115(_architecture 32 0 115 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__116(_architecture 33 0 116 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__117(_architecture 34 0 117 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__118(_architecture 35 0 118 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__119(_architecture 36 0 119 (_assignment (_simple)(_target(24))(_sensitivity(11)(12)))))
			(line__120(_architecture 37 0 120 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__121(_architecture 38 0 121 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 123 (_process (_target(9))(_sensitivity(0)(10)(1))(_dssslsensitivity 1))))
			(line__133(_architecture 40 0 133 (_process (_simple)(_target(10)(14)(19)(20)(26))(_sensitivity(9)(15)(16)(18))(_read(21)(23)))))
			(incr_idx(_architecture 41 0 225 (_process (_simple)(_target(12))(_sensitivity(26)(1))(_read(12)))))
			(count_wait_proc(_architecture 42 0 234 (_process (_simple)(_target(18))(_sensitivity(19)(0))(_read(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 43 -1
	)
)
I 000051 55 9739          1384060072550 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1384060072551 2013.11.09 21:07:52)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6b6a6e6a39393e783f3d79343a6e3d6d686d3d6d3e)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 245 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi (_to (i 0)(i 4)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal next_nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 60 (_architecture (_uni ))))
		(_signal (_internal increment_idx ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(11(0_0))))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(11(0_1))))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(11(0_2))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(11(0_3))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(11(0_4))))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(11(0_5))))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(11(1_0))))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(11(1_1))))))
			(line__86(_architecture 8 0 86 (_assignment (_simple)(_target(11(1_2))))))
			(line__87(_architecture 9 0 87 (_assignment (_simple)(_target(11(1_3))))))
			(line__88(_architecture 10 0 88 (_assignment (_simple)(_target(11(1_4))))))
			(line__89(_architecture 11 0 89 (_assignment (_simple)(_target(11(1_5))))))
			(line__91(_architecture 12 0 91 (_assignment (_simple)(_target(11(2_0))))))
			(line__92(_architecture 13 0 92 (_assignment (_simple)(_target(11(2_1))))))
			(line__93(_architecture 14 0 93 (_assignment (_simple)(_target(11(2_2))))))
			(line__94(_architecture 15 0 94 (_assignment (_simple)(_target(11(2_3))))))
			(line__95(_architecture 16 0 95 (_assignment (_simple)(_target(11(2_4))))))
			(line__96(_architecture 17 0 96 (_assignment (_simple)(_target(11(2_5))))))
			(line__98(_architecture 18 0 98 (_assignment (_simple)(_target(11(3_0))))))
			(line__99(_architecture 19 0 99 (_assignment (_simple)(_target(11(3_1))))))
			(line__100(_architecture 20 0 100 (_assignment (_simple)(_target(11(3_2))))))
			(line__101(_architecture 21 0 101 (_assignment (_simple)(_target(11(3_3))))))
			(line__102(_architecture 22 0 102 (_assignment (_simple)(_target(11(3_4))))))
			(line__103(_architecture 23 0 103 (_assignment (_simple)(_target(11(3_5))))))
			(line__105(_architecture 24 0 105 (_assignment (_simple)(_target(11(4_0))))))
			(line__106(_architecture 25 0 106 (_assignment (_simple)(_target(11(4_1))))))
			(line__107(_architecture 26 0 107 (_assignment (_simple)(_target(11(4_2))))))
			(line__108(_architecture 27 0 108 (_assignment (_simple)(_target(11(4_3))))))
			(line__109(_architecture 28 0 109 (_assignment (_simple)(_target(11(4_4))))))
			(line__110(_architecture 29 0 110 (_assignment (_simple)(_target(11(4_5))))))
			(line__113(_architecture 30 0 113 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__114(_architecture 31 0 114 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__115(_architecture 32 0 115 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__116(_architecture 33 0 116 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__117(_architecture 34 0 117 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__118(_architecture 35 0 118 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__119(_architecture 36 0 119 (_assignment (_simple)(_target(24))(_sensitivity(11)(12)))))
			(line__120(_architecture 37 0 120 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__121(_architecture 38 0 121 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 123 (_process (_target(9))(_sensitivity(0)(10)(1))(_dssslsensitivity 1))))
			(line__133(_architecture 40 0 133 (_process (_simple)(_target(10)(14)(19)(20)(26))(_sensitivity(9)(15)(16)(18))(_read(23)))))
			(incr_idx(_architecture 41 0 225 (_process (_simple)(_target(12))(_sensitivity(26)(1))(_read(12)))))
			(count_wait_proc(_architecture 42 0 234 (_process (_simple)(_target(18))(_sensitivity(19)(0))(_read(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 43 -1
	)
)
I 000051 55 9739          1384060174021 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1384060174022 2013.11.09 21:09:34)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d2d4d381d08087c18684c08d83d784d4d1d484d487)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 245 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi (_to (i 0)(i 4)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal next_nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 60 (_architecture (_uni ))))
		(_signal (_internal increment_idx ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(11(0_0))))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(11(0_1))))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(11(0_2))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(11(0_3))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(11(0_4))))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(11(0_5))))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(11(1_0))))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(11(1_1))))))
			(line__86(_architecture 8 0 86 (_assignment (_simple)(_target(11(1_2))))))
			(line__87(_architecture 9 0 87 (_assignment (_simple)(_target(11(1_3))))))
			(line__88(_architecture 10 0 88 (_assignment (_simple)(_target(11(1_4))))))
			(line__89(_architecture 11 0 89 (_assignment (_simple)(_target(11(1_5))))))
			(line__91(_architecture 12 0 91 (_assignment (_simple)(_target(11(2_0))))))
			(line__92(_architecture 13 0 92 (_assignment (_simple)(_target(11(2_1))))))
			(line__93(_architecture 14 0 93 (_assignment (_simple)(_target(11(2_2))))))
			(line__94(_architecture 15 0 94 (_assignment (_simple)(_target(11(2_3))))))
			(line__95(_architecture 16 0 95 (_assignment (_simple)(_target(11(2_4))))))
			(line__96(_architecture 17 0 96 (_assignment (_simple)(_target(11(2_5))))))
			(line__98(_architecture 18 0 98 (_assignment (_simple)(_target(11(3_0))))))
			(line__99(_architecture 19 0 99 (_assignment (_simple)(_target(11(3_1))))))
			(line__100(_architecture 20 0 100 (_assignment (_simple)(_target(11(3_2))))))
			(line__101(_architecture 21 0 101 (_assignment (_simple)(_target(11(3_3))))))
			(line__102(_architecture 22 0 102 (_assignment (_simple)(_target(11(3_4))))))
			(line__103(_architecture 23 0 103 (_assignment (_simple)(_target(11(3_5))))))
			(line__105(_architecture 24 0 105 (_assignment (_simple)(_target(11(4_0))))))
			(line__106(_architecture 25 0 106 (_assignment (_simple)(_target(11(4_1))))))
			(line__107(_architecture 26 0 107 (_assignment (_simple)(_target(11(4_2))))))
			(line__108(_architecture 27 0 108 (_assignment (_simple)(_target(11(4_3))))))
			(line__109(_architecture 28 0 109 (_assignment (_simple)(_target(11(4_4))))))
			(line__110(_architecture 29 0 110 (_assignment (_simple)(_target(11(4_5))))))
			(line__113(_architecture 30 0 113 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__114(_architecture 31 0 114 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__115(_architecture 32 0 115 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__116(_architecture 33 0 116 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__117(_architecture 34 0 117 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__118(_architecture 35 0 118 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__119(_architecture 36 0 119 (_assignment (_simple)(_target(24))(_sensitivity(11)(12)))))
			(line__120(_architecture 37 0 120 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__121(_architecture 38 0 121 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 123 (_process (_target(9))(_sensitivity(0)(10)(1))(_dssslsensitivity 1))))
			(line__133(_architecture 40 0 133 (_process (_simple)(_target(10)(14)(19)(20)(26))(_sensitivity(9)(15)(16)(18))(_read(23)))))
			(incr_idx(_architecture 41 0 225 (_process (_simple)(_target(12))(_sensitivity(26)(1))(_read(12)))))
			(count_wait_proc(_architecture 42 0 234 (_process (_simple)(_target(18))(_sensitivity(19)(0))(_read(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 43 -1
	)
)
I 000051 55 9739          1384060242717 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1384060242718 2013.11.09 21:10:42)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 21277424207374327577337e702477272227772774)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 245 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi (_to (i 0)(i 4)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal next_nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 60 (_architecture (_uni ))))
		(_signal (_internal increment_idx ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(11(0_0))))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(11(0_1))))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(11(0_2))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(11(0_3))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(11(0_4))))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(11(0_5))))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(11(1_0))))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(11(1_1))))))
			(line__86(_architecture 8 0 86 (_assignment (_simple)(_target(11(1_2))))))
			(line__87(_architecture 9 0 87 (_assignment (_simple)(_target(11(1_3))))))
			(line__88(_architecture 10 0 88 (_assignment (_simple)(_target(11(1_4))))))
			(line__89(_architecture 11 0 89 (_assignment (_simple)(_target(11(1_5))))))
			(line__91(_architecture 12 0 91 (_assignment (_simple)(_target(11(2_0))))))
			(line__92(_architecture 13 0 92 (_assignment (_simple)(_target(11(2_1))))))
			(line__93(_architecture 14 0 93 (_assignment (_simple)(_target(11(2_2))))))
			(line__94(_architecture 15 0 94 (_assignment (_simple)(_target(11(2_3))))))
			(line__95(_architecture 16 0 95 (_assignment (_simple)(_target(11(2_4))))))
			(line__96(_architecture 17 0 96 (_assignment (_simple)(_target(11(2_5))))))
			(line__98(_architecture 18 0 98 (_assignment (_simple)(_target(11(3_0))))))
			(line__99(_architecture 19 0 99 (_assignment (_simple)(_target(11(3_1))))))
			(line__100(_architecture 20 0 100 (_assignment (_simple)(_target(11(3_2))))))
			(line__101(_architecture 21 0 101 (_assignment (_simple)(_target(11(3_3))))))
			(line__102(_architecture 22 0 102 (_assignment (_simple)(_target(11(3_4))))))
			(line__103(_architecture 23 0 103 (_assignment (_simple)(_target(11(3_5))))))
			(line__105(_architecture 24 0 105 (_assignment (_simple)(_target(11(4_0))))))
			(line__106(_architecture 25 0 106 (_assignment (_simple)(_target(11(4_1))))))
			(line__107(_architecture 26 0 107 (_assignment (_simple)(_target(11(4_2))))))
			(line__108(_architecture 27 0 108 (_assignment (_simple)(_target(11(4_3))))))
			(line__109(_architecture 28 0 109 (_assignment (_simple)(_target(11(4_4))))))
			(line__110(_architecture 29 0 110 (_assignment (_simple)(_target(11(4_5))))))
			(line__113(_architecture 30 0 113 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__114(_architecture 31 0 114 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__115(_architecture 32 0 115 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__116(_architecture 33 0 116 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__117(_architecture 34 0 117 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__118(_architecture 35 0 118 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__119(_architecture 36 0 119 (_assignment (_simple)(_target(24))(_sensitivity(11)(12)))))
			(line__120(_architecture 37 0 120 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__121(_architecture 38 0 121 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 123 (_process (_target(9))(_sensitivity(0)(10)(1))(_dssslsensitivity 1))))
			(line__133(_architecture 40 0 133 (_process (_simple)(_target(10)(14)(19)(20)(26))(_sensitivity(9)(15)(16)(18))(_read(23)))))
			(incr_idx(_architecture 41 0 225 (_process (_simple)(_target(12))(_sensitivity(26)(1))(_read(12)))))
			(count_wait_proc(_architecture 42 0 234 (_process (_simple)(_target(18))(_sensitivity(19)(0))(_read(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 43 -1
	)
)
I 000051 55 2436          1384060276364 behavioral
(_unit VHDL (shift_reg_16_bit 0 5 (behavioral 0 16 ))
	(_version va7)
	(_time 1384060276365 2013.11.09 21:11:16)
	(_source (\./../../../firmware/shift_reg_16_bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 929c919d98c5cf8490c086cb9595909497949597c4)
	(_entity
		(_time 1383983339974)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal shift_state_type 0 18 (_enum1 idle shift (_to (i 0)(i 1)))))
		(_signal (_internal shift_state shift_state_type 0 19 (_architecture (_uni ))))
		(_signal (_internal shift_state_next shift_state_type 0 20 (_architecture (_uni ))))
		(_signal (_internal shift_count ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_signal (_internal rst_count ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_target(6))(_sensitivity(0)(7)(1))(_dssslsensitivity 1))))
			(line__38(_architecture 1 0 38 (_process (_target(7)(9)(10)(4)(5))(_sensitivity(0)(6)(8)(10)(2)(3))(_dssslsensitivity 1))))
			(line__68(_architecture 2 0 68 (_process (_simple)(_target(8))(_sensitivity(9)(0))(_read(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 9739          1384060276413 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1384060276414 2013.11.09 21:11:16)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c1cec095c09394d29597d39e90c497c7c2c797c794)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 245 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi (_to (i 0)(i 4)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal next_nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 60 (_architecture (_uni ))))
		(_signal (_internal increment_idx ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(11(0_0))))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(11(0_1))))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(11(0_2))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(11(0_3))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(11(0_4))))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(11(0_5))))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(11(1_0))))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(11(1_1))))))
			(line__86(_architecture 8 0 86 (_assignment (_simple)(_target(11(1_2))))))
			(line__87(_architecture 9 0 87 (_assignment (_simple)(_target(11(1_3))))))
			(line__88(_architecture 10 0 88 (_assignment (_simple)(_target(11(1_4))))))
			(line__89(_architecture 11 0 89 (_assignment (_simple)(_target(11(1_5))))))
			(line__91(_architecture 12 0 91 (_assignment (_simple)(_target(11(2_0))))))
			(line__92(_architecture 13 0 92 (_assignment (_simple)(_target(11(2_1))))))
			(line__93(_architecture 14 0 93 (_assignment (_simple)(_target(11(2_2))))))
			(line__94(_architecture 15 0 94 (_assignment (_simple)(_target(11(2_3))))))
			(line__95(_architecture 16 0 95 (_assignment (_simple)(_target(11(2_4))))))
			(line__96(_architecture 17 0 96 (_assignment (_simple)(_target(11(2_5))))))
			(line__98(_architecture 18 0 98 (_assignment (_simple)(_target(11(3_0))))))
			(line__99(_architecture 19 0 99 (_assignment (_simple)(_target(11(3_1))))))
			(line__100(_architecture 20 0 100 (_assignment (_simple)(_target(11(3_2))))))
			(line__101(_architecture 21 0 101 (_assignment (_simple)(_target(11(3_3))))))
			(line__102(_architecture 22 0 102 (_assignment (_simple)(_target(11(3_4))))))
			(line__103(_architecture 23 0 103 (_assignment (_simple)(_target(11(3_5))))))
			(line__105(_architecture 24 0 105 (_assignment (_simple)(_target(11(4_0))))))
			(line__106(_architecture 25 0 106 (_assignment (_simple)(_target(11(4_1))))))
			(line__107(_architecture 26 0 107 (_assignment (_simple)(_target(11(4_2))))))
			(line__108(_architecture 27 0 108 (_assignment (_simple)(_target(11(4_3))))))
			(line__109(_architecture 28 0 109 (_assignment (_simple)(_target(11(4_4))))))
			(line__110(_architecture 29 0 110 (_assignment (_simple)(_target(11(4_5))))))
			(line__113(_architecture 30 0 113 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__114(_architecture 31 0 114 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__115(_architecture 32 0 115 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__116(_architecture 33 0 116 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__117(_architecture 34 0 117 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__118(_architecture 35 0 118 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__119(_architecture 36 0 119 (_assignment (_simple)(_target(24))(_sensitivity(11)(12)))))
			(line__120(_architecture 37 0 120 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__121(_architecture 38 0 121 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 123 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__133(_architecture 40 0 133 (_process (_simple)(_target(10)(14)(19)(20)(26))(_sensitivity(9)(15)(16)(18))(_read(23)))))
			(incr_idx(_architecture 41 0 225 (_process (_simple)(_target(12))(_sensitivity(1)(26))(_read(12)))))
			(count_wait_proc(_architecture 42 0 234 (_process (_simple)(_target(18))(_sensitivity(0)(19))(_read(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 43 -1
	)
)
I 000056 55 3445          1384060276469 TB_ARCHITECTURE
(_unit VHDL (ap1220_controller_top_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1384060276470 2013.11.09 21:11:16)
	(_source (\./../src/TestBench/ap1220_controller_top_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 000f0007005255130606125f510556060306560655)
	(_entity
		(_time 1383983340443)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(AP1220_controller_top
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 43 (_component AP1220_controller_top )
		(_port
			((clk)(clk))
			((rst)(rst))
			((sclk)(sclk))
			((miso)(miso))
			((mosi)(mosi))
			((s_en)(s_en))
			((uart_rx)(uart_rx))
			((uart_tx)(uart_tx))
			((leds)(leds))
		)
		(_use (_entity . AP1220_controller_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~132 0 35 (_architecture (_uni ))))
		(_constant (_internal PERIOD ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4639833516098453504)))))
		(_process
			(line__57(_architecture 0 0 57 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(STIMULI(_architecture 1 0 60 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000054 55 458 0 testbench_for_ap1220_controller_top
(_configuration VHDL (testbench_for_ap1220_controller_top 0 72 (ap1220_controller_top_tb))
	(_version va7)
	(_time 1384060276473 2013.11.09 21:11:16)
	(_source (\./../src/TestBench/ap1220_controller_top_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 000e0506055657170401125a540655060306080556)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . AP1220_controller_top behavioral
			)
		)
	)
)
I 000051 55 9736          1384060773840 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1384060773841 2013.11.09 21:19:33)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d2d6d481d08087c18684c08d83d784d4d1d484d487)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 245 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi (_to (i 0)(i 4)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal next_nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 60 (_architecture (_uni ))))
		(_signal (_internal increment_idx ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(11(0_0))))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(11(0_1))))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(11(0_2))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(11(0_3))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(11(0_4))))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(11(0_5))))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(11(1_0))))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(11(1_1))))))
			(line__86(_architecture 8 0 86 (_assignment (_simple)(_target(11(1_2))))))
			(line__87(_architecture 9 0 87 (_assignment (_simple)(_target(11(1_3))))))
			(line__88(_architecture 10 0 88 (_assignment (_simple)(_target(11(1_4))))))
			(line__89(_architecture 11 0 89 (_assignment (_simple)(_target(11(1_5))))))
			(line__91(_architecture 12 0 91 (_assignment (_simple)(_target(11(2_0))))))
			(line__92(_architecture 13 0 92 (_assignment (_simple)(_target(11(2_1))))))
			(line__93(_architecture 14 0 93 (_assignment (_simple)(_target(11(2_2))))))
			(line__94(_architecture 15 0 94 (_assignment (_simple)(_target(11(2_3))))))
			(line__95(_architecture 16 0 95 (_assignment (_simple)(_target(11(2_4))))))
			(line__96(_architecture 17 0 96 (_assignment (_simple)(_target(11(2_5))))))
			(line__98(_architecture 18 0 98 (_assignment (_simple)(_target(11(3_0))))))
			(line__99(_architecture 19 0 99 (_assignment (_simple)(_target(11(3_1))))))
			(line__100(_architecture 20 0 100 (_assignment (_simple)(_target(11(3_2))))))
			(line__101(_architecture 21 0 101 (_assignment (_simple)(_target(11(3_3))))))
			(line__102(_architecture 22 0 102 (_assignment (_simple)(_target(11(3_4))))))
			(line__103(_architecture 23 0 103 (_assignment (_simple)(_target(11(3_5))))))
			(line__105(_architecture 24 0 105 (_assignment (_simple)(_target(11(4_0))))))
			(line__106(_architecture 25 0 106 (_assignment (_simple)(_target(11(4_1))))))
			(line__107(_architecture 26 0 107 (_assignment (_simple)(_target(11(4_2))))))
			(line__108(_architecture 27 0 108 (_assignment (_simple)(_target(11(4_3))))))
			(line__109(_architecture 28 0 109 (_assignment (_simple)(_target(11(4_4))))))
			(line__110(_architecture 29 0 110 (_assignment (_simple)(_target(11(4_5))))))
			(line__113(_architecture 30 0 113 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__114(_architecture 31 0 114 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__115(_architecture 32 0 115 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__116(_architecture 33 0 116 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__117(_architecture 34 0 117 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__118(_architecture 35 0 118 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__119(_architecture 36 0 119 (_assignment (_simple)(_target(24))(_sensitivity(11)(12)))))
			(line__120(_architecture 37 0 120 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__121(_architecture 38 0 121 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 123 (_process (_target(9))(_sensitivity(0)(10)(1))(_dssslsensitivity 1))))
			(line__133(_architecture 40 0 133 (_process (_simple)(_target(10)(14)(19)(20)(26))(_sensitivity(9)(15)(16)(18)(21)(23)))))
			(incr_idx(_architecture 41 0 225 (_process (_simple)(_target(12))(_sensitivity(26)(1))(_read(12)))))
			(count_wait_proc(_architecture 42 0 234 (_process (_simple)(_target(18))(_sensitivity(19)(0))(_read(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 43 -1
	)
)
I 000051 55 2436          1384060840929 behavioral
(_unit VHDL (shift_reg_16_bit 0 5 (behavioral 0 16 ))
	(_version va7)
	(_time 1384060840930 2013.11.09 21:20:40)
	(_source (\./../../../firmware/shift_reg_16_bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code eaefbdb9b3bdb7fce8b8feb3edede8ecefecedefbc)
	(_entity
		(_time 1383983339974)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal shift_state_type 0 18 (_enum1 idle shift (_to (i 0)(i 1)))))
		(_signal (_internal shift_state shift_state_type 0 19 (_architecture (_uni ))))
		(_signal (_internal shift_state_next shift_state_type 0 20 (_architecture (_uni ))))
		(_signal (_internal shift_count ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_signal (_internal rst_count ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_target(6))(_sensitivity(0)(7)(1))(_dssslsensitivity 1))))
			(line__38(_architecture 1 0 38 (_process (_target(7)(9)(10)(4)(5))(_sensitivity(0)(6)(8)(10)(2)(3))(_dssslsensitivity 1))))
			(line__68(_architecture 2 0 68 (_process (_simple)(_target(8))(_sensitivity(9)(0))(_read(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 9736          1384060840981 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1384060840982 2013.11.09 21:20:40)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 191d4d1f104b4c0a4d4f0b46481c4f1f1a1f4f1f4c)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 245 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi (_to (i 0)(i 4)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal next_nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 60 (_architecture (_uni ))))
		(_signal (_internal increment_idx ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(11(0_0))))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(11(0_1))))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(11(0_2))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(11(0_3))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(11(0_4))))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(11(0_5))))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(11(1_0))))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(11(1_1))))))
			(line__86(_architecture 8 0 86 (_assignment (_simple)(_target(11(1_2))))))
			(line__87(_architecture 9 0 87 (_assignment (_simple)(_target(11(1_3))))))
			(line__88(_architecture 10 0 88 (_assignment (_simple)(_target(11(1_4))))))
			(line__89(_architecture 11 0 89 (_assignment (_simple)(_target(11(1_5))))))
			(line__91(_architecture 12 0 91 (_assignment (_simple)(_target(11(2_0))))))
			(line__92(_architecture 13 0 92 (_assignment (_simple)(_target(11(2_1))))))
			(line__93(_architecture 14 0 93 (_assignment (_simple)(_target(11(2_2))))))
			(line__94(_architecture 15 0 94 (_assignment (_simple)(_target(11(2_3))))))
			(line__95(_architecture 16 0 95 (_assignment (_simple)(_target(11(2_4))))))
			(line__96(_architecture 17 0 96 (_assignment (_simple)(_target(11(2_5))))))
			(line__98(_architecture 18 0 98 (_assignment (_simple)(_target(11(3_0))))))
			(line__99(_architecture 19 0 99 (_assignment (_simple)(_target(11(3_1))))))
			(line__100(_architecture 20 0 100 (_assignment (_simple)(_target(11(3_2))))))
			(line__101(_architecture 21 0 101 (_assignment (_simple)(_target(11(3_3))))))
			(line__102(_architecture 22 0 102 (_assignment (_simple)(_target(11(3_4))))))
			(line__103(_architecture 23 0 103 (_assignment (_simple)(_target(11(3_5))))))
			(line__105(_architecture 24 0 105 (_assignment (_simple)(_target(11(4_0))))))
			(line__106(_architecture 25 0 106 (_assignment (_simple)(_target(11(4_1))))))
			(line__107(_architecture 26 0 107 (_assignment (_simple)(_target(11(4_2))))))
			(line__108(_architecture 27 0 108 (_assignment (_simple)(_target(11(4_3))))))
			(line__109(_architecture 28 0 109 (_assignment (_simple)(_target(11(4_4))))))
			(line__110(_architecture 29 0 110 (_assignment (_simple)(_target(11(4_5))))))
			(line__113(_architecture 30 0 113 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__114(_architecture 31 0 114 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__115(_architecture 32 0 115 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__116(_architecture 33 0 116 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__117(_architecture 34 0 117 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__118(_architecture 35 0 118 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__119(_architecture 36 0 119 (_assignment (_simple)(_target(24))(_sensitivity(11)(12)))))
			(line__120(_architecture 37 0 120 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__121(_architecture 38 0 121 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 123 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__133(_architecture 40 0 133 (_process (_simple)(_target(10)(14)(19)(20)(26))(_sensitivity(9)(15)(16)(18)(21)(23)))))
			(incr_idx(_architecture 41 0 225 (_process (_simple)(_target(12))(_sensitivity(1)(26))(_read(12)))))
			(count_wait_proc(_architecture 42 0 234 (_process (_simple)(_target(18))(_sensitivity(0)(19))(_read(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 43 -1
	)
)
I 000056 55 3445          1384060841037 TB_ARCHITECTURE
(_unit VHDL (ap1220_controller_top_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1384060841038 2013.11.09 21:20:41)
	(_source (\./../src/TestBench/ap1220_controller_top_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 575303555005024451514508065201515451015102)
	(_entity
		(_time 1383983340443)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(AP1220_controller_top
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 43 (_component AP1220_controller_top )
		(_port
			((clk)(clk))
			((rst)(rst))
			((sclk)(sclk))
			((miso)(miso))
			((mosi)(mosi))
			((s_en)(s_en))
			((uart_rx)(uart_rx))
			((uart_tx)(uart_tx))
			((leds)(leds))
		)
		(_use (_entity . AP1220_controller_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~132 0 35 (_architecture (_uni ))))
		(_constant (_internal PERIOD ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4639833516098453504)))))
		(_process
			(line__57(_architecture 0 0 57 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(STIMULI(_architecture 1 0 60 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000054 55 458 0 testbench_for_ap1220_controller_top
(_configuration VHDL (testbench_for_ap1220_controller_top 0 72 (ap1220_controller_top_tb))
	(_version va7)
	(_time 1384060841041 2013.11.09 21:20:41)
	(_source (\./../src/TestBench/ap1220_controller_top_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 57520654550100405356450d0351025154515f5201)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . AP1220_controller_top behavioral
			)
		)
	)
)
I 000051 55 9736          1384061007881 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1384061007882 2013.11.09 21:23:27)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 12464214104047014640004d431744141114441447)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 241 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi (_to (i 0)(i 4)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal next_nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 60 (_architecture (_uni ))))
		(_signal (_internal increment_idx ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(11(0_0))))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(11(0_1))))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(11(0_2))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(11(0_3))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(11(0_4))))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(11(0_5))))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(11(1_0))))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(11(1_1))))))
			(line__86(_architecture 8 0 86 (_assignment (_simple)(_target(11(1_2))))))
			(line__87(_architecture 9 0 87 (_assignment (_simple)(_target(11(1_3))))))
			(line__88(_architecture 10 0 88 (_assignment (_simple)(_target(11(1_4))))))
			(line__89(_architecture 11 0 89 (_assignment (_simple)(_target(11(1_5))))))
			(line__91(_architecture 12 0 91 (_assignment (_simple)(_target(11(2_0))))))
			(line__92(_architecture 13 0 92 (_assignment (_simple)(_target(11(2_1))))))
			(line__93(_architecture 14 0 93 (_assignment (_simple)(_target(11(2_2))))))
			(line__94(_architecture 15 0 94 (_assignment (_simple)(_target(11(2_3))))))
			(line__95(_architecture 16 0 95 (_assignment (_simple)(_target(11(2_4))))))
			(line__96(_architecture 17 0 96 (_assignment (_simple)(_target(11(2_5))))))
			(line__98(_architecture 18 0 98 (_assignment (_simple)(_target(11(3_0))))))
			(line__99(_architecture 19 0 99 (_assignment (_simple)(_target(11(3_1))))))
			(line__100(_architecture 20 0 100 (_assignment (_simple)(_target(11(3_2))))))
			(line__101(_architecture 21 0 101 (_assignment (_simple)(_target(11(3_3))))))
			(line__102(_architecture 22 0 102 (_assignment (_simple)(_target(11(3_4))))))
			(line__103(_architecture 23 0 103 (_assignment (_simple)(_target(11(3_5))))))
			(line__105(_architecture 24 0 105 (_assignment (_simple)(_target(11(4_0))))))
			(line__106(_architecture 25 0 106 (_assignment (_simple)(_target(11(4_1))))))
			(line__107(_architecture 26 0 107 (_assignment (_simple)(_target(11(4_2))))))
			(line__108(_architecture 27 0 108 (_assignment (_simple)(_target(11(4_3))))))
			(line__109(_architecture 28 0 109 (_assignment (_simple)(_target(11(4_4))))))
			(line__110(_architecture 29 0 110 (_assignment (_simple)(_target(11(4_5))))))
			(line__113(_architecture 30 0 113 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__114(_architecture 31 0 114 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__115(_architecture 32 0 115 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__116(_architecture 33 0 116 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__117(_architecture 34 0 117 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__118(_architecture 35 0 118 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__119(_architecture 36 0 119 (_assignment (_simple)(_target(24))(_sensitivity(11)(12)))))
			(line__120(_architecture 37 0 120 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__121(_architecture 38 0 121 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 123 (_process (_target(9))(_sensitivity(0)(10)(1))(_dssslsensitivity 1))))
			(line__133(_architecture 40 0 133 (_process (_simple)(_target(10)(14)(19)(20)(26))(_sensitivity(9)(15)(16)(18)(21)(23)))))
			(incr_idx(_architecture 41 0 221 (_process (_simple)(_target(12))(_sensitivity(26)(1))(_read(12)))))
			(count_wait_proc(_architecture 42 0 230 (_process (_simple)(_target(18))(_sensitivity(19)(0))(_read(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 43 -1
	)
)
I 000051 55 2436          1384061052228 behavioral
(_unit VHDL (shift_reg_16_bit 0 5 (behavioral 0 16 ))
	(_version va7)
	(_time 1384061052229 2013.11.09 21:24:12)
	(_source (\./../../../firmware/shift_reg_16_bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4243464048151f544010561b454540444744454714)
	(_entity
		(_time 1383983339974)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal shift_state_type 0 18 (_enum1 idle shift (_to (i 0)(i 1)))))
		(_signal (_internal shift_state shift_state_type 0 19 (_architecture (_uni ))))
		(_signal (_internal shift_state_next shift_state_type 0 20 (_architecture (_uni ))))
		(_signal (_internal shift_count ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_signal (_internal rst_count ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_target(6))(_sensitivity(0)(7)(1))(_dssslsensitivity 1))))
			(line__38(_architecture 1 0 38 (_process (_target(7)(9)(10)(4)(5))(_sensitivity(0)(6)(8)(10)(2)(3))(_dssslsensitivity 1))))
			(line__68(_architecture 2 0 68 (_process (_simple)(_target(8))(_sensitivity(9)(0))(_read(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 9736          1384061052324 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1384061052325 2013.11.09 21:24:12)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code afafa9f9f9fdfabcfbfdbdf0feaaf9a9aca9f9a9fa)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 241 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi (_to (i 0)(i 4)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal next_nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 60 (_architecture (_uni ))))
		(_signal (_internal increment_idx ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(11(0_0))))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(11(0_1))))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(11(0_2))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(11(0_3))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(11(0_4))))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(11(0_5))))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(11(1_0))))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(11(1_1))))))
			(line__86(_architecture 8 0 86 (_assignment (_simple)(_target(11(1_2))))))
			(line__87(_architecture 9 0 87 (_assignment (_simple)(_target(11(1_3))))))
			(line__88(_architecture 10 0 88 (_assignment (_simple)(_target(11(1_4))))))
			(line__89(_architecture 11 0 89 (_assignment (_simple)(_target(11(1_5))))))
			(line__91(_architecture 12 0 91 (_assignment (_simple)(_target(11(2_0))))))
			(line__92(_architecture 13 0 92 (_assignment (_simple)(_target(11(2_1))))))
			(line__93(_architecture 14 0 93 (_assignment (_simple)(_target(11(2_2))))))
			(line__94(_architecture 15 0 94 (_assignment (_simple)(_target(11(2_3))))))
			(line__95(_architecture 16 0 95 (_assignment (_simple)(_target(11(2_4))))))
			(line__96(_architecture 17 0 96 (_assignment (_simple)(_target(11(2_5))))))
			(line__98(_architecture 18 0 98 (_assignment (_simple)(_target(11(3_0))))))
			(line__99(_architecture 19 0 99 (_assignment (_simple)(_target(11(3_1))))))
			(line__100(_architecture 20 0 100 (_assignment (_simple)(_target(11(3_2))))))
			(line__101(_architecture 21 0 101 (_assignment (_simple)(_target(11(3_3))))))
			(line__102(_architecture 22 0 102 (_assignment (_simple)(_target(11(3_4))))))
			(line__103(_architecture 23 0 103 (_assignment (_simple)(_target(11(3_5))))))
			(line__105(_architecture 24 0 105 (_assignment (_simple)(_target(11(4_0))))))
			(line__106(_architecture 25 0 106 (_assignment (_simple)(_target(11(4_1))))))
			(line__107(_architecture 26 0 107 (_assignment (_simple)(_target(11(4_2))))))
			(line__108(_architecture 27 0 108 (_assignment (_simple)(_target(11(4_3))))))
			(line__109(_architecture 28 0 109 (_assignment (_simple)(_target(11(4_4))))))
			(line__110(_architecture 29 0 110 (_assignment (_simple)(_target(11(4_5))))))
			(line__113(_architecture 30 0 113 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__114(_architecture 31 0 114 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__115(_architecture 32 0 115 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__116(_architecture 33 0 116 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__117(_architecture 34 0 117 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__118(_architecture 35 0 118 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__119(_architecture 36 0 119 (_assignment (_simple)(_target(24))(_sensitivity(11)(12)))))
			(line__120(_architecture 37 0 120 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__121(_architecture 38 0 121 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 123 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__133(_architecture 40 0 133 (_process (_simple)(_target(10)(14)(19)(20)(26))(_sensitivity(9)(15)(16)(18)(21)(23)))))
			(incr_idx(_architecture 41 0 221 (_process (_simple)(_target(12))(_sensitivity(1)(26))(_read(12)))))
			(count_wait_proc(_architecture 42 0 230 (_process (_simple)(_target(18))(_sensitivity(0)(19))(_read(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 43 -1
	)
)
I 000056 55 3445          1384061052436 TB_ARCHITECTURE
(_unit VHDL (ap1220_controller_top_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1384061052437 2013.11.09 21:24:12)
	(_source (\./../src/TestBench/ap1220_controller_top_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 1c1c151a4f4e490f1a1a0e434d194a1a1f1a4a1a49)
	(_entity
		(_time 1383983340443)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(AP1220_controller_top
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 43 (_component AP1220_controller_top )
		(_port
			((clk)(clk))
			((rst)(rst))
			((sclk)(sclk))
			((miso)(miso))
			((mosi)(mosi))
			((s_en)(s_en))
			((uart_rx)(uart_rx))
			((uart_tx)(uart_tx))
			((leds)(leds))
		)
		(_use (_entity . AP1220_controller_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~132 0 35 (_architecture (_uni ))))
		(_constant (_internal PERIOD ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4639833516098453504)))))
		(_process
			(line__57(_architecture 0 0 57 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(STIMULI(_architecture 1 0 60 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000054 55 458 0 testbench_for_ap1220_controller_top
(_configuration VHDL (testbench_for_ap1220_controller_top 0 72 (ap1220_controller_top_tb))
	(_version va7)
	(_time 1384061052440 2013.11.09 21:24:12)
	(_source (\./../src/TestBench/ap1220_controller_top_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 1c1d101b4a4a4b0b181d0e46481a491a1f1a14194a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . AP1220_controller_top behavioral
			)
		)
	)
)
I 000051 55 9736          1384061129660 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1384061129661 2013.11.09 21:25:29)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c1cec595c09394d29593d39e90c497c7c2c797c794)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 241 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi (_to (i 0)(i 4)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal next_nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 60 (_architecture (_uni ))))
		(_signal (_internal increment_idx ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(11(0_0))))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(11(0_1))))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(11(0_2))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(11(0_3))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(11(0_4))))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(11(0_5))))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(11(1_0))))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(11(1_1))))))
			(line__86(_architecture 8 0 86 (_assignment (_simple)(_target(11(1_2))))))
			(line__87(_architecture 9 0 87 (_assignment (_simple)(_target(11(1_3))))))
			(line__88(_architecture 10 0 88 (_assignment (_simple)(_target(11(1_4))))))
			(line__89(_architecture 11 0 89 (_assignment (_simple)(_target(11(1_5))))))
			(line__91(_architecture 12 0 91 (_assignment (_simple)(_target(11(2_0))))))
			(line__92(_architecture 13 0 92 (_assignment (_simple)(_target(11(2_1))))))
			(line__93(_architecture 14 0 93 (_assignment (_simple)(_target(11(2_2))))))
			(line__94(_architecture 15 0 94 (_assignment (_simple)(_target(11(2_3))))))
			(line__95(_architecture 16 0 95 (_assignment (_simple)(_target(11(2_4))))))
			(line__96(_architecture 17 0 96 (_assignment (_simple)(_target(11(2_5))))))
			(line__98(_architecture 18 0 98 (_assignment (_simple)(_target(11(3_0))))))
			(line__99(_architecture 19 0 99 (_assignment (_simple)(_target(11(3_1))))))
			(line__100(_architecture 20 0 100 (_assignment (_simple)(_target(11(3_2))))))
			(line__101(_architecture 21 0 101 (_assignment (_simple)(_target(11(3_3))))))
			(line__102(_architecture 22 0 102 (_assignment (_simple)(_target(11(3_4))))))
			(line__103(_architecture 23 0 103 (_assignment (_simple)(_target(11(3_5))))))
			(line__105(_architecture 24 0 105 (_assignment (_simple)(_target(11(4_0))))))
			(line__106(_architecture 25 0 106 (_assignment (_simple)(_target(11(4_1))))))
			(line__107(_architecture 26 0 107 (_assignment (_simple)(_target(11(4_2))))))
			(line__108(_architecture 27 0 108 (_assignment (_simple)(_target(11(4_3))))))
			(line__109(_architecture 28 0 109 (_assignment (_simple)(_target(11(4_4))))))
			(line__110(_architecture 29 0 110 (_assignment (_simple)(_target(11(4_5))))))
			(line__113(_architecture 30 0 113 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__114(_architecture 31 0 114 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__115(_architecture 32 0 115 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__116(_architecture 33 0 116 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__117(_architecture 34 0 117 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__118(_architecture 35 0 118 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__119(_architecture 36 0 119 (_assignment (_simple)(_target(24))(_sensitivity(11)(12)))))
			(line__120(_architecture 37 0 120 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__121(_architecture 38 0 121 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 123 (_process (_target(9))(_sensitivity(0)(10)(1))(_dssslsensitivity 1))))
			(line__133(_architecture 40 0 133 (_process (_simple)(_target(10)(14)(19)(20)(26))(_sensitivity(9)(15)(16)(18)(21)(23)))))
			(incr_idx(_architecture 41 0 221 (_process (_simple)(_target(12))(_sensitivity(26)(1))(_read(12)))))
			(count_wait_proc(_architecture 42 0 230 (_process (_simple)(_target(18))(_sensitivity(19)(0))(_read(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 43 -1
	)
)
I 000051 55 9736          1384061187037 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1384061187038 2013.11.09 21:26:27)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e2e3e6b0e0b0b7f1b6b0f0bdb3e7b4e4e1e4b4e4b7)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 241 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi (_to (i 0)(i 4)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal next_nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 60 (_architecture (_uni ))))
		(_signal (_internal increment_idx ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(11(0_0))))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(11(0_1))))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(11(0_2))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(11(0_3))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(11(0_4))))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(11(0_5))))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(11(1_0))))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(11(1_1))))))
			(line__86(_architecture 8 0 86 (_assignment (_simple)(_target(11(1_2))))))
			(line__87(_architecture 9 0 87 (_assignment (_simple)(_target(11(1_3))))))
			(line__88(_architecture 10 0 88 (_assignment (_simple)(_target(11(1_4))))))
			(line__89(_architecture 11 0 89 (_assignment (_simple)(_target(11(1_5))))))
			(line__91(_architecture 12 0 91 (_assignment (_simple)(_target(11(2_0))))))
			(line__92(_architecture 13 0 92 (_assignment (_simple)(_target(11(2_1))))))
			(line__93(_architecture 14 0 93 (_assignment (_simple)(_target(11(2_2))))))
			(line__94(_architecture 15 0 94 (_assignment (_simple)(_target(11(2_3))))))
			(line__95(_architecture 16 0 95 (_assignment (_simple)(_target(11(2_4))))))
			(line__96(_architecture 17 0 96 (_assignment (_simple)(_target(11(2_5))))))
			(line__98(_architecture 18 0 98 (_assignment (_simple)(_target(11(3_0))))))
			(line__99(_architecture 19 0 99 (_assignment (_simple)(_target(11(3_1))))))
			(line__100(_architecture 20 0 100 (_assignment (_simple)(_target(11(3_2))))))
			(line__101(_architecture 21 0 101 (_assignment (_simple)(_target(11(3_3))))))
			(line__102(_architecture 22 0 102 (_assignment (_simple)(_target(11(3_4))))))
			(line__103(_architecture 23 0 103 (_assignment (_simple)(_target(11(3_5))))))
			(line__105(_architecture 24 0 105 (_assignment (_simple)(_target(11(4_0))))))
			(line__106(_architecture 25 0 106 (_assignment (_simple)(_target(11(4_1))))))
			(line__107(_architecture 26 0 107 (_assignment (_simple)(_target(11(4_2))))))
			(line__108(_architecture 27 0 108 (_assignment (_simple)(_target(11(4_3))))))
			(line__109(_architecture 28 0 109 (_assignment (_simple)(_target(11(4_4))))))
			(line__110(_architecture 29 0 110 (_assignment (_simple)(_target(11(4_5))))))
			(line__113(_architecture 30 0 113 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__114(_architecture 31 0 114 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__115(_architecture 32 0 115 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__116(_architecture 33 0 116 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__117(_architecture 34 0 117 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__118(_architecture 35 0 118 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__119(_architecture 36 0 119 (_assignment (_simple)(_target(24))(_sensitivity(11)(12)))))
			(line__120(_architecture 37 0 120 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__121(_architecture 38 0 121 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 123 (_process (_target(9))(_sensitivity(0)(10)(1))(_dssslsensitivity 1))))
			(line__133(_architecture 40 0 133 (_process (_simple)(_target(10)(14)(19)(20)(26))(_sensitivity(9)(15)(16)(18)(21)(23)))))
			(incr_idx(_architecture 41 0 221 (_process (_simple)(_target(12))(_sensitivity(26)(1))(_read(12)))))
			(count_wait_proc(_architecture 42 0 230 (_process (_simple)(_target(18))(_sensitivity(19)(0))(_read(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 43 -1
	)
)
I 000051 55 9736          1384061203436 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1384061203437 2013.11.09 21:26:43)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code eebaeabcbbbcbbfdbabcfcb1bfebb8e8ede8b8e8bb)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 241 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi (_to (i 0)(i 4)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal next_nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 60 (_architecture (_uni ))))
		(_signal (_internal increment_idx ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(11(0_0))))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(11(0_1))))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(11(0_2))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(11(0_3))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(11(0_4))))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(11(0_5))))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(11(1_0))))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(11(1_1))))))
			(line__86(_architecture 8 0 86 (_assignment (_simple)(_target(11(1_2))))))
			(line__87(_architecture 9 0 87 (_assignment (_simple)(_target(11(1_3))))))
			(line__88(_architecture 10 0 88 (_assignment (_simple)(_target(11(1_4))))))
			(line__89(_architecture 11 0 89 (_assignment (_simple)(_target(11(1_5))))))
			(line__91(_architecture 12 0 91 (_assignment (_simple)(_target(11(2_0))))))
			(line__92(_architecture 13 0 92 (_assignment (_simple)(_target(11(2_1))))))
			(line__93(_architecture 14 0 93 (_assignment (_simple)(_target(11(2_2))))))
			(line__94(_architecture 15 0 94 (_assignment (_simple)(_target(11(2_3))))))
			(line__95(_architecture 16 0 95 (_assignment (_simple)(_target(11(2_4))))))
			(line__96(_architecture 17 0 96 (_assignment (_simple)(_target(11(2_5))))))
			(line__98(_architecture 18 0 98 (_assignment (_simple)(_target(11(3_0))))))
			(line__99(_architecture 19 0 99 (_assignment (_simple)(_target(11(3_1))))))
			(line__100(_architecture 20 0 100 (_assignment (_simple)(_target(11(3_2))))))
			(line__101(_architecture 21 0 101 (_assignment (_simple)(_target(11(3_3))))))
			(line__102(_architecture 22 0 102 (_assignment (_simple)(_target(11(3_4))))))
			(line__103(_architecture 23 0 103 (_assignment (_simple)(_target(11(3_5))))))
			(line__105(_architecture 24 0 105 (_assignment (_simple)(_target(11(4_0))))))
			(line__106(_architecture 25 0 106 (_assignment (_simple)(_target(11(4_1))))))
			(line__107(_architecture 26 0 107 (_assignment (_simple)(_target(11(4_2))))))
			(line__108(_architecture 27 0 108 (_assignment (_simple)(_target(11(4_3))))))
			(line__109(_architecture 28 0 109 (_assignment (_simple)(_target(11(4_4))))))
			(line__110(_architecture 29 0 110 (_assignment (_simple)(_target(11(4_5))))))
			(line__113(_architecture 30 0 113 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__114(_architecture 31 0 114 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__115(_architecture 32 0 115 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__116(_architecture 33 0 116 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__117(_architecture 34 0 117 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__118(_architecture 35 0 118 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__119(_architecture 36 0 119 (_assignment (_simple)(_target(24))(_sensitivity(11)(12)))))
			(line__120(_architecture 37 0 120 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__121(_architecture 38 0 121 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 123 (_process (_target(9))(_sensitivity(0)(10)(1))(_dssslsensitivity 1))))
			(line__133(_architecture 40 0 133 (_process (_simple)(_target(10)(14)(19)(20)(26))(_sensitivity(9)(15)(16)(18)(21)(23)))))
			(incr_idx(_architecture 41 0 221 (_process (_simple)(_target(12))(_sensitivity(26)(1))(_read(12)))))
			(count_wait_proc(_architecture 42 0 230 (_process (_simple)(_target(18))(_sensitivity(19)(0))(_read(18)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 43 -1
	)
)
I 000051 55 9736          1384061336748 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1384061336749 2013.11.09 21:28:56)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b4e0e0e1b0e6e1a7e0e2a6ebe5b1e2b2b7b2e2b2e1)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 245 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi (_to (i 0)(i 4)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal next_nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 60 (_architecture (_uni ))))
		(_signal (_internal increment_idx ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(11(0_0))))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(11(0_1))))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(11(0_2))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(11(0_3))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(11(0_4))))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(11(0_5))))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(11(1_0))))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(11(1_1))))))
			(line__86(_architecture 8 0 86 (_assignment (_simple)(_target(11(1_2))))))
			(line__87(_architecture 9 0 87 (_assignment (_simple)(_target(11(1_3))))))
			(line__88(_architecture 10 0 88 (_assignment (_simple)(_target(11(1_4))))))
			(line__89(_architecture 11 0 89 (_assignment (_simple)(_target(11(1_5))))))
			(line__91(_architecture 12 0 91 (_assignment (_simple)(_target(11(2_0))))))
			(line__92(_architecture 13 0 92 (_assignment (_simple)(_target(11(2_1))))))
			(line__93(_architecture 14 0 93 (_assignment (_simple)(_target(11(2_2))))))
			(line__94(_architecture 15 0 94 (_assignment (_simple)(_target(11(2_3))))))
			(line__95(_architecture 16 0 95 (_assignment (_simple)(_target(11(2_4))))))
			(line__96(_architecture 17 0 96 (_assignment (_simple)(_target(11(2_5))))))
			(line__98(_architecture 18 0 98 (_assignment (_simple)(_target(11(3_0))))))
			(line__99(_architecture 19 0 99 (_assignment (_simple)(_target(11(3_1))))))
			(line__100(_architecture 20 0 100 (_assignment (_simple)(_target(11(3_2))))))
			(line__101(_architecture 21 0 101 (_assignment (_simple)(_target(11(3_3))))))
			(line__102(_architecture 22 0 102 (_assignment (_simple)(_target(11(3_4))))))
			(line__103(_architecture 23 0 103 (_assignment (_simple)(_target(11(3_5))))))
			(line__105(_architecture 24 0 105 (_assignment (_simple)(_target(11(4_0))))))
			(line__106(_architecture 25 0 106 (_assignment (_simple)(_target(11(4_1))))))
			(line__107(_architecture 26 0 107 (_assignment (_simple)(_target(11(4_2))))))
			(line__108(_architecture 27 0 108 (_assignment (_simple)(_target(11(4_3))))))
			(line__109(_architecture 28 0 109 (_assignment (_simple)(_target(11(4_4))))))
			(line__110(_architecture 29 0 110 (_assignment (_simple)(_target(11(4_5))))))
			(line__113(_architecture 30 0 113 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__114(_architecture 31 0 114 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__115(_architecture 32 0 115 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__116(_architecture 33 0 116 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__117(_architecture 34 0 117 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__118(_architecture 35 0 118 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__119(_architecture 36 0 119 (_assignment (_simple)(_target(24))(_sensitivity(11)(12)))))
			(line__120(_architecture 37 0 120 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__121(_architecture 38 0 121 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 123 (_process (_target(9))(_sensitivity(0)(10)(1))(_dssslsensitivity 1))))
			(line__133(_architecture 40 0 133 (_process (_simple)(_target(10)(14)(19)(20)(26))(_sensitivity(9)(15)(16)(18)(21)(23)))))
			(incr_idx(_architecture 41 0 221 (_process (_simple)(_target(12))(_sensitivity(26)(1))(_read(12)))))
			(count_wait_proc(_architecture 42 0 230 (_process (_simple)(_target(18))(_sensitivity(0))(_read(18)(19)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 43 -1
	)
)
I 000051 55 9736          1384061424434 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1384061424435 2013.11.09 21:30:24)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3c3b38386f6e692f686a2e636d396a3a3f3a6a3a69)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 245 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi (_to (i 0)(i 4)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal next_nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 60 (_architecture (_uni ))))
		(_signal (_internal increment_idx ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(11(0_0))))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(11(0_1))))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(11(0_2))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(11(0_3))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(11(0_4))))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(11(0_5))))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(11(1_0))))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(11(1_1))))))
			(line__86(_architecture 8 0 86 (_assignment (_simple)(_target(11(1_2))))))
			(line__87(_architecture 9 0 87 (_assignment (_simple)(_target(11(1_3))))))
			(line__88(_architecture 10 0 88 (_assignment (_simple)(_target(11(1_4))))))
			(line__89(_architecture 11 0 89 (_assignment (_simple)(_target(11(1_5))))))
			(line__91(_architecture 12 0 91 (_assignment (_simple)(_target(11(2_0))))))
			(line__92(_architecture 13 0 92 (_assignment (_simple)(_target(11(2_1))))))
			(line__93(_architecture 14 0 93 (_assignment (_simple)(_target(11(2_2))))))
			(line__94(_architecture 15 0 94 (_assignment (_simple)(_target(11(2_3))))))
			(line__95(_architecture 16 0 95 (_assignment (_simple)(_target(11(2_4))))))
			(line__96(_architecture 17 0 96 (_assignment (_simple)(_target(11(2_5))))))
			(line__98(_architecture 18 0 98 (_assignment (_simple)(_target(11(3_0))))))
			(line__99(_architecture 19 0 99 (_assignment (_simple)(_target(11(3_1))))))
			(line__100(_architecture 20 0 100 (_assignment (_simple)(_target(11(3_2))))))
			(line__101(_architecture 21 0 101 (_assignment (_simple)(_target(11(3_3))))))
			(line__102(_architecture 22 0 102 (_assignment (_simple)(_target(11(3_4))))))
			(line__103(_architecture 23 0 103 (_assignment (_simple)(_target(11(3_5))))))
			(line__105(_architecture 24 0 105 (_assignment (_simple)(_target(11(4_0))))))
			(line__106(_architecture 25 0 106 (_assignment (_simple)(_target(11(4_1))))))
			(line__107(_architecture 26 0 107 (_assignment (_simple)(_target(11(4_2))))))
			(line__108(_architecture 27 0 108 (_assignment (_simple)(_target(11(4_3))))))
			(line__109(_architecture 28 0 109 (_assignment (_simple)(_target(11(4_4))))))
			(line__110(_architecture 29 0 110 (_assignment (_simple)(_target(11(4_5))))))
			(line__113(_architecture 30 0 113 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__114(_architecture 31 0 114 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__115(_architecture 32 0 115 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__116(_architecture 33 0 116 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__117(_architecture 34 0 117 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__118(_architecture 35 0 118 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__119(_architecture 36 0 119 (_assignment (_simple)(_target(24))(_sensitivity(11)(12)))))
			(line__120(_architecture 37 0 120 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__121(_architecture 38 0 121 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 123 (_process (_target(9))(_sensitivity(0)(10)(1))(_dssslsensitivity 1))))
			(line__133(_architecture 40 0 133 (_process (_simple)(_target(10)(14)(19)(20)(26))(_sensitivity(9)(15)(16)(18)(21)(23)))))
			(incr_idx(_architecture 41 0 221 (_process (_simple)(_target(12))(_sensitivity(26)(1))(_read(12)))))
			(count_wait_proc(_architecture 42 0 230 (_process (_simple)(_target(18))(_sensitivity(0))(_read(18)(19)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 43 -1
	)
)
I 000051 55 2436          1384061675491 behavioral
(_unit VHDL (shift_reg_16_bit 0 5 (behavioral 0 16 ))
	(_version va7)
	(_time 1384061675492 2013.11.09 21:34:35)
	(_source (\./../../../firmware/shift_reg_16_bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e9bbe3bae8beb4ffebbbfdb0eeeeebefecefeeecbf)
	(_entity
		(_time 1383983339974)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal shift_state_type 0 18 (_enum1 idle shift (_to (i 0)(i 1)))))
		(_signal (_internal shift_state shift_state_type 0 19 (_architecture (_uni ))))
		(_signal (_internal shift_state_next shift_state_type 0 20 (_architecture (_uni ))))
		(_signal (_internal shift_count ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_signal (_internal rst_count ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_target(6))(_sensitivity(0)(7)(1))(_dssslsensitivity 1))))
			(line__38(_architecture 1 0 38 (_process (_target(7)(9)(10)(4)(5))(_sensitivity(0)(6)(8)(10)(2)(3))(_dssslsensitivity 1))))
			(line__68(_architecture 2 0 68 (_process (_simple)(_target(8))(_sensitivity(9)(0))(_read(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 9754          1384061675589 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1384061675590 2013.11.09 21:34:35)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 461516454014135544444540561f414045401040134142)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 268 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi process_instr (_to (i 0)(i 5)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal next_nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 60 (_architecture (_uni ))))
		(_signal (_internal increment_idx ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(11(0_0))))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(11(0_1))))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(11(0_2))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(11(0_3))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(11(0_4))))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(11(0_5))))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(11(1_0))))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(11(1_1))))))
			(line__86(_architecture 8 0 86 (_assignment (_simple)(_target(11(1_2))))))
			(line__87(_architecture 9 0 87 (_assignment (_simple)(_target(11(1_3))))))
			(line__88(_architecture 10 0 88 (_assignment (_simple)(_target(11(1_4))))))
			(line__89(_architecture 11 0 89 (_assignment (_simple)(_target(11(1_5))))))
			(line__91(_architecture 12 0 91 (_assignment (_simple)(_target(11(2_0))))))
			(line__92(_architecture 13 0 92 (_assignment (_simple)(_target(11(2_1))))))
			(line__93(_architecture 14 0 93 (_assignment (_simple)(_target(11(2_2))))))
			(line__94(_architecture 15 0 94 (_assignment (_simple)(_target(11(2_3))))))
			(line__95(_architecture 16 0 95 (_assignment (_simple)(_target(11(2_4))))))
			(line__96(_architecture 17 0 96 (_assignment (_simple)(_target(11(2_5))))))
			(line__98(_architecture 18 0 98 (_assignment (_simple)(_target(11(3_0))))))
			(line__99(_architecture 19 0 99 (_assignment (_simple)(_target(11(3_1))))))
			(line__100(_architecture 20 0 100 (_assignment (_simple)(_target(11(3_2))))))
			(line__101(_architecture 21 0 101 (_assignment (_simple)(_target(11(3_3))))))
			(line__102(_architecture 22 0 102 (_assignment (_simple)(_target(11(3_4))))))
			(line__103(_architecture 23 0 103 (_assignment (_simple)(_target(11(3_5))))))
			(line__105(_architecture 24 0 105 (_assignment (_simple)(_target(11(4_0))))))
			(line__106(_architecture 25 0 106 (_assignment (_simple)(_target(11(4_1))))))
			(line__107(_architecture 26 0 107 (_assignment (_simple)(_target(11(4_2))))))
			(line__108(_architecture 27 0 108 (_assignment (_simple)(_target(11(4_3))))))
			(line__109(_architecture 28 0 109 (_assignment (_simple)(_target(11(4_4))))))
			(line__110(_architecture 29 0 110 (_assignment (_simple)(_target(11(4_5))))))
			(line__113(_architecture 30 0 113 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__114(_architecture 31 0 114 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__115(_architecture 32 0 115 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__116(_architecture 33 0 116 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__117(_architecture 34 0 117 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__118(_architecture 35 0 118 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__119(_architecture 36 0 119 (_assignment (_simple)(_target(24))(_sensitivity(11)(12)))))
			(line__120(_architecture 37 0 120 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__121(_architecture 38 0 121 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 123 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__133(_architecture 40 0 133 (_process (_simple)(_target(10)(14)(19)(20)(26))(_sensitivity(9)(15)(16)(18)(21)(23)))))
			(incr_idx(_architecture 41 0 244 (_process (_simple)(_target(12))(_sensitivity(1)(26))(_read(12)))))
			(count_wait_proc(_architecture 42 0 253 (_process (_simple)(_target(18))(_sensitivity(0))(_read(18)(19)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 43 -1
	)
)
I 000056 55 3445          1384061675830 TB_ARCHITECTURE
(_unit VHDL (ap1220_controller_top_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1384061675831 2013.11.09 21:34:35)
	(_source (\./../src/TestBench/ap1220_controller_top_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 40131343401215534646521f114516464346164615)
	(_entity
		(_time 1383983340443)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(AP1220_controller_top
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 43 (_component AP1220_controller_top )
		(_port
			((clk)(clk))
			((rst)(rst))
			((sclk)(sclk))
			((miso)(miso))
			((mosi)(mosi))
			((s_en)(s_en))
			((uart_rx)(uart_rx))
			((uart_tx)(uart_tx))
			((leds)(leds))
		)
		(_use (_entity . AP1220_controller_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~132 0 35 (_architecture (_uni ))))
		(_constant (_internal PERIOD ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4639833516098453504)))))
		(_process
			(line__57(_architecture 0 0 57 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(STIMULI(_architecture 1 0 60 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000054 55 458 0 testbench_for_ap1220_controller_top
(_configuration VHDL (testbench_for_ap1220_controller_top 0 72 (ap1220_controller_top_tb))
	(_version va7)
	(_time 1384061675835 2013.11.09 21:34:35)
	(_source (\./../src/TestBench/ap1220_controller_top_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 40121642451617574441521a144615464346484516)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . AP1220_controller_top behavioral
			)
		)
	)
)
I 000051 55 9754          1384061730262 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1384061730263 2013.11.09 21:35:30)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code dd898a8e898f88cedfdfdedbcd84dadbdedb8bdb88dad9)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 268 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi process_instr (_to (i 0)(i 5)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal next_nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 60 (_architecture (_uni ))))
		(_signal (_internal increment_idx ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(11(0_0))))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(11(0_1))))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(11(0_2))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(11(0_3))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(11(0_4))))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(11(0_5))))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(11(1_0))))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(11(1_1))))))
			(line__86(_architecture 8 0 86 (_assignment (_simple)(_target(11(1_2))))))
			(line__87(_architecture 9 0 87 (_assignment (_simple)(_target(11(1_3))))))
			(line__88(_architecture 10 0 88 (_assignment (_simple)(_target(11(1_4))))))
			(line__89(_architecture 11 0 89 (_assignment (_simple)(_target(11(1_5))))))
			(line__91(_architecture 12 0 91 (_assignment (_simple)(_target(11(2_0))))))
			(line__92(_architecture 13 0 92 (_assignment (_simple)(_target(11(2_1))))))
			(line__93(_architecture 14 0 93 (_assignment (_simple)(_target(11(2_2))))))
			(line__94(_architecture 15 0 94 (_assignment (_simple)(_target(11(2_3))))))
			(line__95(_architecture 16 0 95 (_assignment (_simple)(_target(11(2_4))))))
			(line__96(_architecture 17 0 96 (_assignment (_simple)(_target(11(2_5))))))
			(line__98(_architecture 18 0 98 (_assignment (_simple)(_target(11(3_0))))))
			(line__99(_architecture 19 0 99 (_assignment (_simple)(_target(11(3_1))))))
			(line__100(_architecture 20 0 100 (_assignment (_simple)(_target(11(3_2))))))
			(line__101(_architecture 21 0 101 (_assignment (_simple)(_target(11(3_3))))))
			(line__102(_architecture 22 0 102 (_assignment (_simple)(_target(11(3_4))))))
			(line__103(_architecture 23 0 103 (_assignment (_simple)(_target(11(3_5))))))
			(line__105(_architecture 24 0 105 (_assignment (_simple)(_target(11(4_0))))))
			(line__106(_architecture 25 0 106 (_assignment (_simple)(_target(11(4_1))))))
			(line__107(_architecture 26 0 107 (_assignment (_simple)(_target(11(4_2))))))
			(line__108(_architecture 27 0 108 (_assignment (_simple)(_target(11(4_3))))))
			(line__109(_architecture 28 0 109 (_assignment (_simple)(_target(11(4_4))))))
			(line__110(_architecture 29 0 110 (_assignment (_simple)(_target(11(4_5))))))
			(line__113(_architecture 30 0 113 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__114(_architecture 31 0 114 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__115(_architecture 32 0 115 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__116(_architecture 33 0 116 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__117(_architecture 34 0 117 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__118(_architecture 35 0 118 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__119(_architecture 36 0 119 (_assignment (_simple)(_target(24))(_sensitivity(11)(12)))))
			(line__120(_architecture 37 0 120 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__121(_architecture 38 0 121 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 123 (_process (_target(9))(_sensitivity(0)(10)(1))(_dssslsensitivity 1))))
			(line__133(_architecture 40 0 133 (_process (_simple)(_target(10)(14)(19)(20)(26))(_sensitivity(9)(15)(16)(18)(21)(23)))))
			(incr_idx(_architecture 41 0 244 (_process (_simple)(_target(12))(_sensitivity(26)(1))(_read(12)))))
			(count_wait_proc(_architecture 42 0 253 (_process (_simple)(_target(18))(_sensitivity(0))(_read(18)(19)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 43 -1
	)
)
I 000051 55 9749          1384061861541 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1384061861542 2013.11.09 21:37:41)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a7f2a6f1a0f5f2b4a5a5a4a3b7fea0a1a4a1f1a1f2a0a3)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 270 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi process_instr (_to (i 0)(i 5)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal next_nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 60 (_architecture (_uni ))))
		(_signal (_internal increment_idx ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(11(0_0))))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(11(0_1))))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(11(0_2))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(11(0_3))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(11(0_4))))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(11(0_5))))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(11(1_0))))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(11(1_1))))))
			(line__86(_architecture 8 0 86 (_assignment (_simple)(_target(11(1_2))))))
			(line__87(_architecture 9 0 87 (_assignment (_simple)(_target(11(1_3))))))
			(line__88(_architecture 10 0 88 (_assignment (_simple)(_target(11(1_4))))))
			(line__89(_architecture 11 0 89 (_assignment (_simple)(_target(11(1_5))))))
			(line__91(_architecture 12 0 91 (_assignment (_simple)(_target(11(2_0))))))
			(line__92(_architecture 13 0 92 (_assignment (_simple)(_target(11(2_1))))))
			(line__93(_architecture 14 0 93 (_assignment (_simple)(_target(11(2_2))))))
			(line__94(_architecture 15 0 94 (_assignment (_simple)(_target(11(2_3))))))
			(line__95(_architecture 16 0 95 (_assignment (_simple)(_target(11(2_4))))))
			(line__96(_architecture 17 0 96 (_assignment (_simple)(_target(11(2_5))))))
			(line__98(_architecture 18 0 98 (_assignment (_simple)(_target(11(3_0))))))
			(line__99(_architecture 19 0 99 (_assignment (_simple)(_target(11(3_1))))))
			(line__100(_architecture 20 0 100 (_assignment (_simple)(_target(11(3_2))))))
			(line__101(_architecture 21 0 101 (_assignment (_simple)(_target(11(3_3))))))
			(line__102(_architecture 22 0 102 (_assignment (_simple)(_target(11(3_4))))))
			(line__103(_architecture 23 0 103 (_assignment (_simple)(_target(11(3_5))))))
			(line__105(_architecture 24 0 105 (_assignment (_simple)(_target(11(4_0))))))
			(line__106(_architecture 25 0 106 (_assignment (_simple)(_target(11(4_1))))))
			(line__107(_architecture 26 0 107 (_assignment (_simple)(_target(11(4_2))))))
			(line__108(_architecture 27 0 108 (_assignment (_simple)(_target(11(4_3))))))
			(line__109(_architecture 28 0 109 (_assignment (_simple)(_target(11(4_4))))))
			(line__110(_architecture 29 0 110 (_assignment (_simple)(_target(11(4_5))))))
			(line__113(_architecture 30 0 113 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__114(_architecture 31 0 114 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__115(_architecture 32 0 115 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__116(_architecture 33 0 116 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__117(_architecture 34 0 117 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__118(_architecture 35 0 118 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__119(_architecture 36 0 119 (_assignment (_simple)(_target(24))(_sensitivity(11)(12)))))
			(line__120(_architecture 37 0 120 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__121(_architecture 38 0 121 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 123 (_process (_target(9))(_sensitivity(0)(10)(1))(_dssslsensitivity 1))))
			(line__133(_architecture 40 0 133 (_process (_simple)(_target(10)(14)(19)(20)(26))(_sensitivity(9)(15)(16)(18)(21)(23)))))
			(incr_idx(_architecture 41 0 244 (_process (_simple)(_target(12))(_sensitivity(26)(0)(1))(_read(12)))))
			(count_wait_proc(_architecture 42 0 255 (_process (_simple)(_target(18))(_sensitivity(0))(_read(18)(19)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 43 -1
	)
)
I 000051 55 9749          1384061926282 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1384061926283 2013.11.09 21:38:46)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8cd8d983dfded99f8e8e8f889cd58b8a8f8ada8ad98b88)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 270 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi process_instr (_to (i 0)(i 5)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal next_nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 60 (_architecture (_uni ))))
		(_signal (_internal increment_idx ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(11(0_0))))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(11(0_1))))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(11(0_2))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(11(0_3))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(11(0_4))))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(11(0_5))))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(11(1_0))))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(11(1_1))))))
			(line__86(_architecture 8 0 86 (_assignment (_simple)(_target(11(1_2))))))
			(line__87(_architecture 9 0 87 (_assignment (_simple)(_target(11(1_3))))))
			(line__88(_architecture 10 0 88 (_assignment (_simple)(_target(11(1_4))))))
			(line__89(_architecture 11 0 89 (_assignment (_simple)(_target(11(1_5))))))
			(line__91(_architecture 12 0 91 (_assignment (_simple)(_target(11(2_0))))))
			(line__92(_architecture 13 0 92 (_assignment (_simple)(_target(11(2_1))))))
			(line__93(_architecture 14 0 93 (_assignment (_simple)(_target(11(2_2))))))
			(line__94(_architecture 15 0 94 (_assignment (_simple)(_target(11(2_3))))))
			(line__95(_architecture 16 0 95 (_assignment (_simple)(_target(11(2_4))))))
			(line__96(_architecture 17 0 96 (_assignment (_simple)(_target(11(2_5))))))
			(line__98(_architecture 18 0 98 (_assignment (_simple)(_target(11(3_0))))))
			(line__99(_architecture 19 0 99 (_assignment (_simple)(_target(11(3_1))))))
			(line__100(_architecture 20 0 100 (_assignment (_simple)(_target(11(3_2))))))
			(line__101(_architecture 21 0 101 (_assignment (_simple)(_target(11(3_3))))))
			(line__102(_architecture 22 0 102 (_assignment (_simple)(_target(11(3_4))))))
			(line__103(_architecture 23 0 103 (_assignment (_simple)(_target(11(3_5))))))
			(line__105(_architecture 24 0 105 (_assignment (_simple)(_target(11(4_0))))))
			(line__106(_architecture 25 0 106 (_assignment (_simple)(_target(11(4_1))))))
			(line__107(_architecture 26 0 107 (_assignment (_simple)(_target(11(4_2))))))
			(line__108(_architecture 27 0 108 (_assignment (_simple)(_target(11(4_3))))))
			(line__109(_architecture 28 0 109 (_assignment (_simple)(_target(11(4_4))))))
			(line__110(_architecture 29 0 110 (_assignment (_simple)(_target(11(4_5))))))
			(line__113(_architecture 30 0 113 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__114(_architecture 31 0 114 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__115(_architecture 32 0 115 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__116(_architecture 33 0 116 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__117(_architecture 34 0 117 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__118(_architecture 35 0 118 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__119(_architecture 36 0 119 (_assignment (_simple)(_target(24))(_sensitivity(11)(12)))))
			(line__120(_architecture 37 0 120 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__121(_architecture 38 0 121 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 123 (_process (_target(9))(_sensitivity(0)(10)(1))(_dssslsensitivity 1))))
			(line__133(_architecture 40 0 133 (_process (_simple)(_target(10)(14)(19)(20)(26))(_sensitivity(9)(15)(16)(18)(21)(23)))))
			(incr_idx(_architecture 41 0 244 (_process (_simple)(_target(12))(_sensitivity(26)(0)(1))(_read(12)))))
			(count_wait_proc(_architecture 42 0 255 (_process (_simple)(_target(18))(_sensitivity(0))(_read(18)(19)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 43 -1
	)
)
I 000051 55 9749          1384061962579 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1384061962580 2013.11.09 21:39:22)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 595b0a5b500b0c4a5b5b5a5d49005e5f5a5f0f5f0c5e5d)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 270 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi process_instr (_to (i 0)(i 5)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal next_nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 60 (_architecture (_uni ))))
		(_signal (_internal increment_idx ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(11(0_0))))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(11(0_1))))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(11(0_2))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(11(0_3))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(11(0_4))))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(11(0_5))))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(11(1_0))))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(11(1_1))))))
			(line__86(_architecture 8 0 86 (_assignment (_simple)(_target(11(1_2))))))
			(line__87(_architecture 9 0 87 (_assignment (_simple)(_target(11(1_3))))))
			(line__88(_architecture 10 0 88 (_assignment (_simple)(_target(11(1_4))))))
			(line__89(_architecture 11 0 89 (_assignment (_simple)(_target(11(1_5))))))
			(line__91(_architecture 12 0 91 (_assignment (_simple)(_target(11(2_0))))))
			(line__92(_architecture 13 0 92 (_assignment (_simple)(_target(11(2_1))))))
			(line__93(_architecture 14 0 93 (_assignment (_simple)(_target(11(2_2))))))
			(line__94(_architecture 15 0 94 (_assignment (_simple)(_target(11(2_3))))))
			(line__95(_architecture 16 0 95 (_assignment (_simple)(_target(11(2_4))))))
			(line__96(_architecture 17 0 96 (_assignment (_simple)(_target(11(2_5))))))
			(line__98(_architecture 18 0 98 (_assignment (_simple)(_target(11(3_0))))))
			(line__99(_architecture 19 0 99 (_assignment (_simple)(_target(11(3_1))))))
			(line__100(_architecture 20 0 100 (_assignment (_simple)(_target(11(3_2))))))
			(line__101(_architecture 21 0 101 (_assignment (_simple)(_target(11(3_3))))))
			(line__102(_architecture 22 0 102 (_assignment (_simple)(_target(11(3_4))))))
			(line__103(_architecture 23 0 103 (_assignment (_simple)(_target(11(3_5))))))
			(line__105(_architecture 24 0 105 (_assignment (_simple)(_target(11(4_0))))))
			(line__106(_architecture 25 0 106 (_assignment (_simple)(_target(11(4_1))))))
			(line__107(_architecture 26 0 107 (_assignment (_simple)(_target(11(4_2))))))
			(line__108(_architecture 27 0 108 (_assignment (_simple)(_target(11(4_3))))))
			(line__109(_architecture 28 0 109 (_assignment (_simple)(_target(11(4_4))))))
			(line__110(_architecture 29 0 110 (_assignment (_simple)(_target(11(4_5))))))
			(line__113(_architecture 30 0 113 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__114(_architecture 31 0 114 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__115(_architecture 32 0 115 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__116(_architecture 33 0 116 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__117(_architecture 34 0 117 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__118(_architecture 35 0 118 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__119(_architecture 36 0 119 (_assignment (_simple)(_target(24))(_sensitivity(11)(12)))))
			(line__120(_architecture 37 0 120 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__121(_architecture 38 0 121 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 123 (_process (_target(9))(_sensitivity(0)(10)(1))(_dssslsensitivity 1))))
			(line__133(_architecture 40 0 133 (_process (_simple)(_target(10)(14)(19)(20)(26))(_sensitivity(9)(15)(16)(18)(21)(23)))))
			(incr_idx(_architecture 41 0 244 (_process (_simple)(_target(12))(_sensitivity(26)(0)(1))(_read(12)))))
			(count_wait_proc(_architecture 42 0 255 (_process (_simple)(_target(18))(_sensitivity(0))(_read(18)(19)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 43 -1
	)
)
I 000051 55 9749          1384062075743 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1384062075744 2013.11.09 21:41:15)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 646260656036317766666760743d636267623262316360)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 270 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi process_instr (_to (i 0)(i 5)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal next_nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 60 (_architecture (_uni ))))
		(_signal (_internal increment_idx ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(11(0_0))))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(11(0_1))))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(11(0_2))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(11(0_3))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(11(0_4))))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(11(0_5))))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(11(1_0))))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(11(1_1))))))
			(line__86(_architecture 8 0 86 (_assignment (_simple)(_target(11(1_2))))))
			(line__87(_architecture 9 0 87 (_assignment (_simple)(_target(11(1_3))))))
			(line__88(_architecture 10 0 88 (_assignment (_simple)(_target(11(1_4))))))
			(line__89(_architecture 11 0 89 (_assignment (_simple)(_target(11(1_5))))))
			(line__91(_architecture 12 0 91 (_assignment (_simple)(_target(11(2_0))))))
			(line__92(_architecture 13 0 92 (_assignment (_simple)(_target(11(2_1))))))
			(line__93(_architecture 14 0 93 (_assignment (_simple)(_target(11(2_2))))))
			(line__94(_architecture 15 0 94 (_assignment (_simple)(_target(11(2_3))))))
			(line__95(_architecture 16 0 95 (_assignment (_simple)(_target(11(2_4))))))
			(line__96(_architecture 17 0 96 (_assignment (_simple)(_target(11(2_5))))))
			(line__98(_architecture 18 0 98 (_assignment (_simple)(_target(11(3_0))))))
			(line__99(_architecture 19 0 99 (_assignment (_simple)(_target(11(3_1))))))
			(line__100(_architecture 20 0 100 (_assignment (_simple)(_target(11(3_2))))))
			(line__101(_architecture 21 0 101 (_assignment (_simple)(_target(11(3_3))))))
			(line__102(_architecture 22 0 102 (_assignment (_simple)(_target(11(3_4))))))
			(line__103(_architecture 23 0 103 (_assignment (_simple)(_target(11(3_5))))))
			(line__105(_architecture 24 0 105 (_assignment (_simple)(_target(11(4_0))))))
			(line__106(_architecture 25 0 106 (_assignment (_simple)(_target(11(4_1))))))
			(line__107(_architecture 26 0 107 (_assignment (_simple)(_target(11(4_2))))))
			(line__108(_architecture 27 0 108 (_assignment (_simple)(_target(11(4_3))))))
			(line__109(_architecture 28 0 109 (_assignment (_simple)(_target(11(4_4))))))
			(line__110(_architecture 29 0 110 (_assignment (_simple)(_target(11(4_5))))))
			(line__113(_architecture 30 0 113 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__114(_architecture 31 0 114 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__115(_architecture 32 0 115 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__116(_architecture 33 0 116 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__117(_architecture 34 0 117 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__118(_architecture 35 0 118 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__119(_architecture 36 0 119 (_assignment (_simple)(_target(24))(_sensitivity(11)(12)))))
			(line__120(_architecture 37 0 120 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__121(_architecture 38 0 121 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 123 (_process (_target(9))(_sensitivity(0)(10)(1))(_dssslsensitivity 1))))
			(line__133(_architecture 40 0 133 (_process (_simple)(_target(10)(14)(19)(20)(26))(_sensitivity(9)(15)(16)(18)(21)(23)))))
			(incr_idx(_architecture 41 0 244 (_process (_simple)(_target(12))(_sensitivity(26)(0)(1))(_read(12)))))
			(count_wait_proc(_architecture 42 0 255 (_process (_simple)(_target(18))(_sensitivity(0))(_read(18)(19)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 43 -1
	)
)
I 000051 55 9749          1384062187929 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1384062187930 2013.11.09 21:43:07)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 99cdca9790cbcc8a9b9b9ac889c09e9f9a9fcf9fcc9e9d)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 274 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi process_instr (_to (i 0)(i 5)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal next_nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 60 (_architecture (_uni ))))
		(_signal (_internal increment_idx ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(11(0_0))))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(11(0_1))))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(11(0_2))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(11(0_3))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(11(0_4))))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(11(0_5))))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(11(1_0))))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(11(1_1))))))
			(line__86(_architecture 8 0 86 (_assignment (_simple)(_target(11(1_2))))))
			(line__87(_architecture 9 0 87 (_assignment (_simple)(_target(11(1_3))))))
			(line__88(_architecture 10 0 88 (_assignment (_simple)(_target(11(1_4))))))
			(line__89(_architecture 11 0 89 (_assignment (_simple)(_target(11(1_5))))))
			(line__91(_architecture 12 0 91 (_assignment (_simple)(_target(11(2_0))))))
			(line__92(_architecture 13 0 92 (_assignment (_simple)(_target(11(2_1))))))
			(line__93(_architecture 14 0 93 (_assignment (_simple)(_target(11(2_2))))))
			(line__94(_architecture 15 0 94 (_assignment (_simple)(_target(11(2_3))))))
			(line__95(_architecture 16 0 95 (_assignment (_simple)(_target(11(2_4))))))
			(line__96(_architecture 17 0 96 (_assignment (_simple)(_target(11(2_5))))))
			(line__98(_architecture 18 0 98 (_assignment (_simple)(_target(11(3_0))))))
			(line__99(_architecture 19 0 99 (_assignment (_simple)(_target(11(3_1))))))
			(line__100(_architecture 20 0 100 (_assignment (_simple)(_target(11(3_2))))))
			(line__101(_architecture 21 0 101 (_assignment (_simple)(_target(11(3_3))))))
			(line__102(_architecture 22 0 102 (_assignment (_simple)(_target(11(3_4))))))
			(line__103(_architecture 23 0 103 (_assignment (_simple)(_target(11(3_5))))))
			(line__105(_architecture 24 0 105 (_assignment (_simple)(_target(11(4_0))))))
			(line__106(_architecture 25 0 106 (_assignment (_simple)(_target(11(4_1))))))
			(line__107(_architecture 26 0 107 (_assignment (_simple)(_target(11(4_2))))))
			(line__108(_architecture 27 0 108 (_assignment (_simple)(_target(11(4_3))))))
			(line__109(_architecture 28 0 109 (_assignment (_simple)(_target(11(4_4))))))
			(line__110(_architecture 29 0 110 (_assignment (_simple)(_target(11(4_5))))))
			(line__113(_architecture 30 0 113 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__114(_architecture 31 0 114 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__115(_architecture 32 0 115 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__116(_architecture 33 0 116 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__117(_architecture 34 0 117 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__118(_architecture 35 0 118 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__119(_architecture 36 0 119 (_assignment (_simple)(_target(24))(_sensitivity(11)(12)))))
			(line__120(_architecture 37 0 120 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__121(_architecture 38 0 121 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 123 (_process (_target(9))(_sensitivity(0)(10)(1))(_dssslsensitivity 1))))
			(line__133(_architecture 40 0 133 (_process (_simple)(_target(10)(14)(19)(20)(26))(_sensitivity(9)(15)(16)(18)(21)(23)))))
			(incr_idx(_architecture 41 0 248 (_process (_simple)(_target(12))(_sensitivity(26)(0)(1))(_read(12)))))
			(count_wait_proc(_architecture 42 0 259 (_process (_simple)(_target(18))(_sensitivity(0))(_read(18)(19)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 43 -1
	)
)
V 000051 55 2436          1384062228133 behavioral
(_unit VHDL (shift_reg_16_bit 0 5 (behavioral 0 16 ))
	(_version va7)
	(_time 1384062228134 2013.11.09 21:43:48)
	(_source (\./../../../firmware/shift_reg_16_bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b2b0b9e6b8e5efa4b0e0a6ebb5b5b0b4b7b4b5b7e4)
	(_entity
		(_time 1383983339974)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal shift_state_type 0 18 (_enum1 idle shift (_to (i 0)(i 1)))))
		(_signal (_internal shift_state shift_state_type 0 19 (_architecture (_uni ))))
		(_signal (_internal shift_state_next shift_state_type 0 20 (_architecture (_uni ))))
		(_signal (_internal shift_count ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_signal (_internal rst_count ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_target(6))(_sensitivity(0)(7)(1))(_dssslsensitivity 1))))
			(line__38(_architecture 1 0 38 (_process (_target(7)(9)(10)(4)(5))(_sensitivity(0)(6)(8)(10)(2)(3))(_dssslsensitivity 1))))
			(line__68(_architecture 2 0 68 (_process (_simple)(_target(8))(_sensitivity(9)(0))(_read(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 9749          1384062228183 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1384062228184 2013.11.09 21:43:48)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e1e2e8b3e0b3b4f2e3e3e2b0f1b8e6e7e2e7b7e7b4e6e5)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 274 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi process_instr (_to (i 0)(i 5)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal next_nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 60 (_architecture (_uni ))))
		(_signal (_internal increment_idx ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(11(0_0))))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(11(0_1))))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(11(0_2))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(11(0_3))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(11(0_4))))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(11(0_5))))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(11(1_0))))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(11(1_1))))))
			(line__86(_architecture 8 0 86 (_assignment (_simple)(_target(11(1_2))))))
			(line__87(_architecture 9 0 87 (_assignment (_simple)(_target(11(1_3))))))
			(line__88(_architecture 10 0 88 (_assignment (_simple)(_target(11(1_4))))))
			(line__89(_architecture 11 0 89 (_assignment (_simple)(_target(11(1_5))))))
			(line__91(_architecture 12 0 91 (_assignment (_simple)(_target(11(2_0))))))
			(line__92(_architecture 13 0 92 (_assignment (_simple)(_target(11(2_1))))))
			(line__93(_architecture 14 0 93 (_assignment (_simple)(_target(11(2_2))))))
			(line__94(_architecture 15 0 94 (_assignment (_simple)(_target(11(2_3))))))
			(line__95(_architecture 16 0 95 (_assignment (_simple)(_target(11(2_4))))))
			(line__96(_architecture 17 0 96 (_assignment (_simple)(_target(11(2_5))))))
			(line__98(_architecture 18 0 98 (_assignment (_simple)(_target(11(3_0))))))
			(line__99(_architecture 19 0 99 (_assignment (_simple)(_target(11(3_1))))))
			(line__100(_architecture 20 0 100 (_assignment (_simple)(_target(11(3_2))))))
			(line__101(_architecture 21 0 101 (_assignment (_simple)(_target(11(3_3))))))
			(line__102(_architecture 22 0 102 (_assignment (_simple)(_target(11(3_4))))))
			(line__103(_architecture 23 0 103 (_assignment (_simple)(_target(11(3_5))))))
			(line__105(_architecture 24 0 105 (_assignment (_simple)(_target(11(4_0))))))
			(line__106(_architecture 25 0 106 (_assignment (_simple)(_target(11(4_1))))))
			(line__107(_architecture 26 0 107 (_assignment (_simple)(_target(11(4_2))))))
			(line__108(_architecture 27 0 108 (_assignment (_simple)(_target(11(4_3))))))
			(line__109(_architecture 28 0 109 (_assignment (_simple)(_target(11(4_4))))))
			(line__110(_architecture 29 0 110 (_assignment (_simple)(_target(11(4_5))))))
			(line__113(_architecture 30 0 113 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__114(_architecture 31 0 114 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__115(_architecture 32 0 115 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__116(_architecture 33 0 116 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__117(_architecture 34 0 117 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__118(_architecture 35 0 118 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__119(_architecture 36 0 119 (_assignment (_simple)(_target(24))(_sensitivity(11)(12)))))
			(line__120(_architecture 37 0 120 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__121(_architecture 38 0 121 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 123 (_process (_target(9))(_sensitivity(0)(1)(10))(_dssslsensitivity 1))))
			(line__133(_architecture 40 0 133 (_process (_simple)(_target(10)(14)(19)(20)(26))(_sensitivity(9)(15)(16)(18)(21)(23)))))
			(incr_idx(_architecture 41 0 248 (_process (_simple)(_target(12))(_sensitivity(0)(1)(26))(_read(12)))))
			(count_wait_proc(_architecture 42 0 259 (_process (_simple)(_target(18))(_sensitivity(0))(_read(18)(19)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 43 -1
	)
)
V 000056 55 3445          1384062228236 TB_ARCHITECTURE
(_unit VHDL (ap1220_controller_top_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1384062228237 2013.11.09 21:43:48)
	(_source (\./../src/TestBench/ap1220_controller_top_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 0f0c0708595d5a1c09091d505e0a59090c0959095a)
	(_entity
		(_time 1383983340443)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(AP1220_controller_top
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 43 (_component AP1220_controller_top )
		(_port
			((clk)(clk))
			((rst)(rst))
			((sclk)(sclk))
			((miso)(miso))
			((mosi)(mosi))
			((s_en)(s_en))
			((uart_rx)(uart_rx))
			((uart_tx)(uart_tx))
			((leds)(leds))
		)
		(_use (_entity . AP1220_controller_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~132 0 35 (_architecture (_uni ))))
		(_constant (_internal PERIOD ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4639833516098453504)))))
		(_process
			(line__57(_architecture 0 0 57 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(STIMULI(_architecture 1 0 60 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
V 000054 55 458 0 testbench_for_ap1220_controller_top
(_configuration VHDL (testbench_for_ap1220_controller_top 0 72 (ap1220_controller_top_tb))
	(_version va7)
	(_time 1384062228240 2013.11.09 21:43:48)
	(_source (\./../src/TestBench/ap1220_controller_top_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 0f0d02095c5958180b0e1d555b095a090c09070a59)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . AP1220_controller_top behavioral
			)
		)
	)
)
V 000051 55 9749          1384062267524 behavioral
(_unit VHDL (ap1220_controller_top 0 5 (behavioral 0 25 ))
	(_version va7)
	(_time 1384062267525 2013.11.09 21:44:27)
	(_source (\./../../../firmware/AP1220_controller_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 90c0939e90c2c583929293c180c997969396c696c59794)
	(_entity
		(_time 1383983340233)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(shift_reg_16_bit
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_entity (_in ))))
				(_port (_internal s_out ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0 0 274 (_component shift_reg_16_bit )
		(_port
			((clk)(clk))
			((rst)(rst))
			((shift_strobe)(shift_strobe))
			((data_in)(spi_packet))
			((s_out)(mosi))
			((s_en)(s_en_i))
		)
		(_use (_entity . shift_reg_16_bit)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal state_type 0 27 (_enum1 idle count_wait send_spi_0 send_spi_1 wait_spi process_instr (_to (i 0)(i 5)))))
		(_signal (_internal current_state state_type 0 29 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal instruction_record 0 32 (_record (status ~STD_LOGIC_VECTOR{7~downto~0}~13 )(loop_number ~extSTD.STANDARD.NATURAL )(loop_count ~extSTD.STANDARD.NATURAL )(register_address ~STD_LOGIC_VECTOR{7~downto~0}~132 )(register_value ~STD_LOGIC_VECTOR{7~downto~0}~134 )(delay ~extSTD.STANDARD.NATURAL ))))
		(_type (_internal instruction_array 0 42 (_array instruction_record ((_to (i 0)(i 4))))))
		(_signal (_internal instructions instruction_array 0 43 (_architecture (_uni ))))
		(_signal (_internal idx ~extSTD.STANDARD.NATURAL 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal spi_packet ~STD_LOGIC_VECTOR{15~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal shift_strobe ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal s_en_i ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal count_target ~extSTD.STANDARD.NATURAL 0 51 (_architecture (_uni ))))
		(_signal (_internal next_count_target ~extSTD.STANDARD.NATURAL 0 52 (_architecture (_uni ))))
		(_signal (_internal count_32_bit ~extSTD.STANDARD.NATURAL 0 53 (_architecture (_uni ))))
		(_signal (_internal rst_counter ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal do_count ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal next_valid_instr ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal next_nop_instr ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal delay ~extSTD.STANDARD.NATURAL 0 60 (_architecture (_uni ))))
		(_signal (_internal increment_idx ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_target(11(0_0))))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_target(11(0_1))))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_target(11(0_2))))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(11(0_3))))))
			(line__81(_architecture 4 0 81 (_assignment (_simple)(_target(11(0_4))))))
			(line__82(_architecture 5 0 82 (_assignment (_simple)(_target(11(0_5))))))
			(line__84(_architecture 6 0 84 (_assignment (_simple)(_target(11(1_0))))))
			(line__85(_architecture 7 0 85 (_assignment (_simple)(_target(11(1_1))))))
			(line__86(_architecture 8 0 86 (_assignment (_simple)(_target(11(1_2))))))
			(line__87(_architecture 9 0 87 (_assignment (_simple)(_target(11(1_3))))))
			(line__88(_architecture 10 0 88 (_assignment (_simple)(_target(11(1_4))))))
			(line__89(_architecture 11 0 89 (_assignment (_simple)(_target(11(1_5))))))
			(line__91(_architecture 12 0 91 (_assignment (_simple)(_target(11(2_0))))))
			(line__92(_architecture 13 0 92 (_assignment (_simple)(_target(11(2_1))))))
			(line__93(_architecture 14 0 93 (_assignment (_simple)(_target(11(2_2))))))
			(line__94(_architecture 15 0 94 (_assignment (_simple)(_target(11(2_3))))))
			(line__95(_architecture 16 0 95 (_assignment (_simple)(_target(11(2_4))))))
			(line__96(_architecture 17 0 96 (_assignment (_simple)(_target(11(2_5))))))
			(line__98(_architecture 18 0 98 (_assignment (_simple)(_target(11(3_0))))))
			(line__99(_architecture 19 0 99 (_assignment (_simple)(_target(11(3_1))))))
			(line__100(_architecture 20 0 100 (_assignment (_simple)(_target(11(3_2))))))
			(line__101(_architecture 21 0 101 (_assignment (_simple)(_target(11(3_3))))))
			(line__102(_architecture 22 0 102 (_assignment (_simple)(_target(11(3_4))))))
			(line__103(_architecture 23 0 103 (_assignment (_simple)(_target(11(3_5))))))
			(line__105(_architecture 24 0 105 (_assignment (_simple)(_target(11(4_0))))))
			(line__106(_architecture 25 0 106 (_assignment (_simple)(_target(11(4_1))))))
			(line__107(_architecture 26 0 107 (_assignment (_simple)(_target(11(4_2))))))
			(line__108(_architecture 27 0 108 (_assignment (_simple)(_target(11(4_3))))))
			(line__109(_architecture 28 0 109 (_assignment (_simple)(_target(11(4_4))))))
			(line__110(_architecture 29 0 110 (_assignment (_simple)(_target(11(4_5))))))
			(line__113(_architecture 30 0 113 (_assignment (_simple)(_alias((sclk)(clk)))(_simpleassign BUF)(_target(2))(_sensitivity(0)))))
			(line__114(_architecture 31 0 114 (_assignment (_simple)(_alias((s_en)(s_en_i)))(_simpleassign BUF)(_target(5))(_sensitivity(15)))))
			(line__115(_architecture 32 0 115 (_assignment (_simple)(_target(13))(_sensitivity(11)(12)))))
			(line__116(_architecture 33 0 116 (_assignment (_simple)(_target(21))(_sensitivity(11)(12)))))
			(line__117(_architecture 34 0 117 (_assignment (_simple)(_target(22))(_sensitivity(11)(12)))))
			(line__118(_architecture 35 0 118 (_assignment (_simple)(_target(23))(_sensitivity(11)(12)))))
			(line__119(_architecture 36 0 119 (_assignment (_simple)(_target(24))(_sensitivity(11)(12)))))
			(line__120(_architecture 37 0 120 (_assignment (_simple)(_target(16))(_sensitivity(11)(12)))))
			(line__121(_architecture 38 0 121 (_assignment (_simple)(_target(17))(_sensitivity(11)(12)))))
			(next_state_assignment(_architecture 39 0 123 (_process (_target(9))(_sensitivity(0)(10)(1))(_dssslsensitivity 1))))
			(line__133(_architecture 40 0 133 (_process (_simple)(_target(10)(14)(19)(20)(26))(_sensitivity(9)(15)(16)(18)(21)(23)))))
			(incr_idx(_architecture 41 0 248 (_process (_simple)(_target(12))(_sensitivity(26)(0)(1))(_read(12)))))
			(count_wait_proc(_architecture 42 0 259 (_process (_simple)(_target(18))(_sensitivity(0))(_read(18)(19)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50463234 )
		(50463491 33751811 )
		(33751555 50463491 )
		(50528771 33751811 )
		(33751811 50529027 )
		(33686018 50528770 )
		(50463491 33751555 )
		(33751555 50528771 )
		(33686275 50463491 )
		(33686018 33686018 )
		(50463234 33751554 )
		(50528770 33686274 )
	)
	(_model . behavioral 43 -1
	)
)
