m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/mozerpol/Documents/nauka/learningVerilog/learningVerilog/andWithTestbench/modelSimSimulation
vgate
Z1 !s110 1620480014
!i10b 1
!s100 PVnKRVb0cagJ>:C8CNnAO1
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I4TkzcOBABEH?DoAl4W7[<1
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1610408417
8/home/mozerpol/Documents/nauka/learningVerilog/learningVerilog/andWithTestbench/design.v
F/home/mozerpol/Documents/nauka/learningVerilog/learningVerilog/andWithTestbench/design.v
!i122 0
L0 1 9
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1620480014.000000
!s107 /home/mozerpol/Documents/nauka/learningVerilog/learningVerilog/andWithTestbench/design.v|
!s90 -reportprogress|300|-work|andWithTestbench|/home/mozerpol/Documents/nauka/learningVerilog/learningVerilog/andWithTestbench/design.v|
!i113 1
Z6 o-work andWithTestbench
Z7 tCvgOpt 0
vgate_tb
R1
!i10b 1
!s100 NL4^4]hJV_Kn>BTMM=3gh0
R2
I4hF0YPGbQ_YeN:Nl_6@2K3
R3
R0
w1610409040
8/home/mozerpol/Documents/nauka/learningVerilog/learningVerilog/andWithTestbench/testbench.v
F/home/mozerpol/Documents/nauka/learningVerilog/learningVerilog/andWithTestbench/testbench.v
!i122 1
L0 1 34
R4
r1
!s85 0
31
R5
!s107 /home/mozerpol/Documents/nauka/learningVerilog/learningVerilog/andWithTestbench/testbench.v|
!s90 -reportprogress|300|-work|andWithTestbench|/home/mozerpol/Documents/nauka/learningVerilog/learningVerilog/andWithTestbench/testbench.v|
!i113 1
R6
R7
