
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//loadkeys_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004013b0 <.init>:
  4013b0:	stp	x29, x30, [sp, #-16]!
  4013b4:	mov	x29, sp
  4013b8:	bl	401dc0 <ferror@plt+0x640>
  4013bc:	ldp	x29, x30, [sp], #16
  4013c0:	ret

Disassembly of section .plt:

00000000004013d0 <memcpy@plt-0x20>:
  4013d0:	stp	x16, x30, [sp, #-16]!
  4013d4:	adrp	x16, 432000 <ferror@plt+0x30880>
  4013d8:	ldr	x17, [x16, #4088]
  4013dc:	add	x16, x16, #0xff8
  4013e0:	br	x17
  4013e4:	nop
  4013e8:	nop
  4013ec:	nop

00000000004013f0 <memcpy@plt>:
  4013f0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4013f4:	ldr	x17, [x16]
  4013f8:	add	x16, x16, #0x0
  4013fc:	br	x17

0000000000401400 <strlen@plt>:
  401400:	adrp	x16, 433000 <ferror@plt+0x31880>
  401404:	ldr	x17, [x16, #8]
  401408:	add	x16, x16, #0x8
  40140c:	br	x17

0000000000401410 <fputs@plt>:
  401410:	adrp	x16, 433000 <ferror@plt+0x31880>
  401414:	ldr	x17, [x16, #16]
  401418:	add	x16, x16, #0x10
  40141c:	br	x17

0000000000401420 <__sprintf_chk@plt>:
  401420:	adrp	x16, 433000 <ferror@plt+0x31880>
  401424:	ldr	x17, [x16, #24]
  401428:	add	x16, x16, #0x18
  40142c:	br	x17

0000000000401430 <exit@plt>:
  401430:	adrp	x16, 433000 <ferror@plt+0x31880>
  401434:	ldr	x17, [x16, #32]
  401438:	add	x16, x16, #0x20
  40143c:	br	x17

0000000000401440 <__xpg_strerror_r@plt>:
  401440:	adrp	x16, 433000 <ferror@plt+0x31880>
  401444:	ldr	x17, [x16, #40]
  401448:	add	x16, x16, #0x28
  40144c:	br	x17

0000000000401450 <readlink@plt>:
  401450:	adrp	x16, 433000 <ferror@plt+0x31880>
  401454:	ldr	x17, [x16, #48]
  401458:	add	x16, x16, #0x30
  40145c:	br	x17

0000000000401460 <fputc@plt>:
  401460:	adrp	x16, 433000 <ferror@plt+0x31880>
  401464:	ldr	x17, [x16, #56]
  401468:	add	x16, x16, #0x38
  40146c:	br	x17

0000000000401470 <__memcpy_chk@plt>:
  401470:	adrp	x16, 433000 <ferror@plt+0x31880>
  401474:	ldr	x17, [x16, #64]
  401478:	add	x16, x16, #0x40
  40147c:	br	x17

0000000000401480 <__snprintf_chk@plt>:
  401480:	adrp	x16, 433000 <ferror@plt+0x31880>
  401484:	ldr	x17, [x16, #72]
  401488:	add	x16, x16, #0x48
  40148c:	br	x17

0000000000401490 <fclose@plt>:
  401490:	adrp	x16, 433000 <ferror@plt+0x31880>
  401494:	ldr	x17, [x16, #80]
  401498:	add	x16, x16, #0x50
  40149c:	br	x17

00000000004014a0 <fopen@plt>:
  4014a0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4014a4:	ldr	x17, [x16, #88]
  4014a8:	add	x16, x16, #0x58
  4014ac:	br	x17

00000000004014b0 <malloc@plt>:
  4014b0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4014b4:	ldr	x17, [x16, #96]
  4014b8:	add	x16, x16, #0x60
  4014bc:	br	x17

00000000004014c0 <open@plt>:
  4014c0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4014c4:	ldr	x17, [x16, #104]
  4014c8:	add	x16, x16, #0x68
  4014cc:	br	x17

00000000004014d0 <__strcpy_chk@plt>:
  4014d0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4014d4:	ldr	x17, [x16, #112]
  4014d8:	add	x16, x16, #0x70
  4014dc:	br	x17

00000000004014e0 <popen@plt>:
  4014e0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4014e4:	ldr	x17, [x16, #120]
  4014e8:	add	x16, x16, #0x78
  4014ec:	br	x17

00000000004014f0 <strncmp@plt>:
  4014f0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4014f4:	ldr	x17, [x16, #128]
  4014f8:	add	x16, x16, #0x80
  4014fc:	br	x17

0000000000401500 <bindtextdomain@plt>:
  401500:	adrp	x16, 433000 <ferror@plt+0x31880>
  401504:	ldr	x17, [x16, #136]
  401508:	add	x16, x16, #0x88
  40150c:	br	x17

0000000000401510 <__libc_start_main@plt>:
  401510:	adrp	x16, 433000 <ferror@plt+0x31880>
  401514:	ldr	x17, [x16, #144]
  401518:	add	x16, x16, #0x90
  40151c:	br	x17

0000000000401520 <__printf_chk@plt>:
  401520:	adrp	x16, 433000 <ferror@plt+0x31880>
  401524:	ldr	x17, [x16, #152]
  401528:	add	x16, x16, #0x98
  40152c:	br	x17

0000000000401530 <memset@plt>:
  401530:	adrp	x16, 433000 <ferror@plt+0x31880>
  401534:	ldr	x17, [x16, #160]
  401538:	add	x16, x16, #0xa0
  40153c:	br	x17

0000000000401540 <__vfprintf_chk@plt>:
  401540:	adrp	x16, 433000 <ferror@plt+0x31880>
  401544:	ldr	x17, [x16, #168]
  401548:	add	x16, x16, #0xa8
  40154c:	br	x17

0000000000401550 <calloc@plt>:
  401550:	adrp	x16, 433000 <ferror@plt+0x31880>
  401554:	ldr	x17, [x16, #176]
  401558:	add	x16, x16, #0xb0
  40155c:	br	x17

0000000000401560 <strcasecmp@plt>:
  401560:	adrp	x16, 433000 <ferror@plt+0x31880>
  401564:	ldr	x17, [x16, #184]
  401568:	add	x16, x16, #0xb8
  40156c:	br	x17

0000000000401570 <realloc@plt>:
  401570:	adrp	x16, 433000 <ferror@plt+0x31880>
  401574:	ldr	x17, [x16, #192]
  401578:	add	x16, x16, #0xc0
  40157c:	br	x17

0000000000401580 <getc@plt>:
  401580:	adrp	x16, 433000 <ferror@plt+0x31880>
  401584:	ldr	x17, [x16, #200]
  401588:	add	x16, x16, #0xc8
  40158c:	br	x17

0000000000401590 <strdup@plt>:
  401590:	adrp	x16, 433000 <ferror@plt+0x31880>
  401594:	ldr	x17, [x16, #208]
  401598:	add	x16, x16, #0xd0
  40159c:	br	x17

00000000004015a0 <strerror@plt>:
  4015a0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4015a4:	ldr	x17, [x16, #216]
  4015a8:	add	x16, x16, #0xd8
  4015ac:	br	x17

00000000004015b0 <close@plt>:
  4015b0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4015b4:	ldr	x17, [x16, #224]
  4015b8:	add	x16, x16, #0xe0
  4015bc:	br	x17

00000000004015c0 <strrchr@plt>:
  4015c0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4015c4:	ldr	x17, [x16, #232]
  4015c8:	add	x16, x16, #0xe8
  4015cc:	br	x17

00000000004015d0 <__gmon_start__@plt>:
  4015d0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4015d4:	ldr	x17, [x16, #240]
  4015d8:	add	x16, x16, #0xf0
  4015dc:	br	x17

00000000004015e0 <abort@plt>:
  4015e0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4015e4:	ldr	x17, [x16, #248]
  4015e8:	add	x16, x16, #0xf8
  4015ec:	br	x17

00000000004015f0 <access@plt>:
  4015f0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4015f4:	ldr	x17, [x16, #256]
  4015f8:	add	x16, x16, #0x100
  4015fc:	br	x17

0000000000401600 <textdomain@plt>:
  401600:	adrp	x16, 433000 <ferror@plt+0x31880>
  401604:	ldr	x17, [x16, #264]
  401608:	add	x16, x16, #0x108
  40160c:	br	x17

0000000000401610 <getopt_long@plt>:
  401610:	adrp	x16, 433000 <ferror@plt+0x31880>
  401614:	ldr	x17, [x16, #272]
  401618:	add	x16, x16, #0x110
  40161c:	br	x17

0000000000401620 <__fprintf_chk@plt>:
  401620:	adrp	x16, 433000 <ferror@plt+0x31880>
  401624:	ldr	x17, [x16, #280]
  401628:	add	x16, x16, #0x118
  40162c:	br	x17

0000000000401630 <strcmp@plt>:
  401630:	adrp	x16, 433000 <ferror@plt+0x31880>
  401634:	ldr	x17, [x16, #288]
  401638:	add	x16, x16, #0x120
  40163c:	br	x17

0000000000401640 <__ctype_b_loc@plt>:
  401640:	adrp	x16, 433000 <ferror@plt+0x31880>
  401644:	ldr	x17, [x16, #296]
  401648:	add	x16, x16, #0x128
  40164c:	br	x17

0000000000401650 <strtol@plt>:
  401650:	adrp	x16, 433000 <ferror@plt+0x31880>
  401654:	ldr	x17, [x16, #304]
  401658:	add	x16, x16, #0x130
  40165c:	br	x17

0000000000401660 <fread@plt>:
  401660:	adrp	x16, 433000 <ferror@plt+0x31880>
  401664:	ldr	x17, [x16, #312]
  401668:	add	x16, x16, #0x138
  40166c:	br	x17

0000000000401670 <free@plt>:
  401670:	adrp	x16, 433000 <ferror@plt+0x31880>
  401674:	ldr	x17, [x16, #320]
  401678:	add	x16, x16, #0x140
  40167c:	br	x17

0000000000401680 <__strcat_chk@plt>:
  401680:	adrp	x16, 433000 <ferror@plt+0x31880>
  401684:	ldr	x17, [x16, #328]
  401688:	add	x16, x16, #0x148
  40168c:	br	x17

0000000000401690 <scandir@plt>:
  401690:	adrp	x16, 433000 <ferror@plt+0x31880>
  401694:	ldr	x17, [x16, #336]
  401698:	add	x16, x16, #0x150
  40169c:	br	x17

00000000004016a0 <strndup@plt>:
  4016a0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4016a4:	ldr	x17, [x16, #344]
  4016a8:	add	x16, x16, #0x158
  4016ac:	br	x17

00000000004016b0 <strchr@plt>:
  4016b0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4016b4:	ldr	x17, [x16, #352]
  4016b8:	add	x16, x16, #0x160
  4016bc:	br	x17

00000000004016c0 <fwrite@plt>:
  4016c0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4016c4:	ldr	x17, [x16, #360]
  4016c8:	add	x16, x16, #0x168
  4016cc:	br	x17

00000000004016d0 <clearerr@plt>:
  4016d0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4016d4:	ldr	x17, [x16, #368]
  4016d8:	add	x16, x16, #0x170
  4016dc:	br	x17

00000000004016e0 <dcngettext@plt>:
  4016e0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4016e4:	ldr	x17, [x16, #376]
  4016e8:	add	x16, x16, #0x178
  4016ec:	br	x17

00000000004016f0 <isatty@plt>:
  4016f0:	adrp	x16, 433000 <ferror@plt+0x31880>
  4016f4:	ldr	x17, [x16, #384]
  4016f8:	add	x16, x16, #0x180
  4016fc:	br	x17

0000000000401700 <dcgettext@plt>:
  401700:	adrp	x16, 433000 <ferror@plt+0x31880>
  401704:	ldr	x17, [x16, #392]
  401708:	add	x16, x16, #0x188
  40170c:	br	x17

0000000000401710 <strncpy@plt>:
  401710:	adrp	x16, 433000 <ferror@plt+0x31880>
  401714:	ldr	x17, [x16, #400]
  401718:	add	x16, x16, #0x190
  40171c:	br	x17

0000000000401720 <pclose@plt>:
  401720:	adrp	x16, 433000 <ferror@plt+0x31880>
  401724:	ldr	x17, [x16, #408]
  401728:	add	x16, x16, #0x198
  40172c:	br	x17

0000000000401730 <__errno_location@plt>:
  401730:	adrp	x16, 433000 <ferror@plt+0x31880>
  401734:	ldr	x17, [x16, #416]
  401738:	add	x16, x16, #0x1a0
  40173c:	br	x17

0000000000401740 <getenv@plt>:
  401740:	adrp	x16, 433000 <ferror@plt+0x31880>
  401744:	ldr	x17, [x16, #424]
  401748:	add	x16, x16, #0x1a8
  40174c:	br	x17

0000000000401750 <__xstat@plt>:
  401750:	adrp	x16, 433000 <ferror@plt+0x31880>
  401754:	ldr	x17, [x16, #432]
  401758:	add	x16, x16, #0x1b0
  40175c:	br	x17

0000000000401760 <ioctl@plt>:
  401760:	adrp	x16, 433000 <ferror@plt+0x31880>
  401764:	ldr	x17, [x16, #440]
  401768:	add	x16, x16, #0x1b8
  40176c:	br	x17

0000000000401770 <setlocale@plt>:
  401770:	adrp	x16, 433000 <ferror@plt+0x31880>
  401774:	ldr	x17, [x16, #448]
  401778:	add	x16, x16, #0x1c0
  40177c:	br	x17

0000000000401780 <ferror@plt>:
  401780:	adrp	x16, 433000 <ferror@plt+0x31880>
  401784:	ldr	x17, [x16, #456]
  401788:	add	x16, x16, #0x1c8
  40178c:	br	x17

Disassembly of section .text:

0000000000401790 <.text>:
  401790:	sub	sp, sp, #0x250
  401794:	mov	x2, #0x1c0                 	// #448
  401798:	stp	x29, x30, [sp]
  40179c:	mov	x29, sp
  4017a0:	stp	x19, x20, [sp, #16]
  4017a4:	mov	x19, x1
  4017a8:	mov	w20, w0
  4017ac:	stp	x23, x24, [sp, #48]
  4017b0:	adrp	x23, 40c000 <ferror@plt+0xa880>
  4017b4:	add	x23, x23, #0x308
  4017b8:	add	x1, x23, #0x20
  4017bc:	add	x0, sp, #0x90
  4017c0:	stp	x21, x22, [sp, #32]
  4017c4:	adrp	x21, 40c000 <ferror@plt+0xa880>
  4017c8:	add	x21, x21, #0xf0
  4017cc:	stp	x25, x26, [sp, #64]
  4017d0:	stp	x27, x28, [sp, #80]
  4017d4:	bl	4013f0 <memcpy@plt>
  4017d8:	ldr	x0, [x19]
  4017dc:	stp	xzr, xzr, [sp, #128]
  4017e0:	bl	40bb40 <ferror@plt+0xa3c0>
  4017e4:	adrp	x1, 416000 <ferror@plt+0x14880>
  4017e8:	mov	w0, #0x6                   	// #6
  4017ec:	add	x1, x1, #0x3e0
  4017f0:	bl	401770 <setlocale@plt>
  4017f4:	adrp	x1, 40c000 <ferror@plt+0xa880>
  4017f8:	add	x1, x1, #0xd8
  4017fc:	mov	x0, x21
  401800:	bl	401500 <bindtextdomain@plt>
  401804:	mov	x0, x21
  401808:	bl	401600 <textdomain@plt>
  40180c:	bl	402370 <ferror@plt+0xbf0>
  401810:	cbz	x0, 401954 <ferror@plt+0x1d4>
  401814:	mov	x21, x0
  401818:	bl	409ef8 <ferror@plt+0x8778>
  40181c:	mov	x24, x0
  401820:	cbz	x0, 40199c <ferror@plt+0x21c>
  401824:	adrp	x22, 40c000 <ferror@plt+0xa880>
  401828:	add	x22, x22, #0xf8
  40182c:	mov	x27, #0x0                   	// #0
  401830:	mov	w26, #0x0                   	// #0
  401834:	mov	w25, #0x0                   	// #0
  401838:	mov	w28, #0x12                  	// #18
  40183c:	add	x3, sp, #0x90
  401840:	mov	x2, x22
  401844:	mov	x1, x19
  401848:	mov	w0, w20
  40184c:	mov	x4, #0x0                   	// #0
  401850:	bl	401610 <getopt_long@plt>
  401854:	cmn	w0, #0x1
  401858:	b.eq	4019a0 <ferror@plt+0x220>  // b.none
  40185c:	cmp	w0, #0x68
  401860:	b.eq	401968 <ferror@plt+0x1e8>  // b.none
  401864:	b.gt	40188c <ferror@plt+0x10c>
  401868:	cmp	w0, #0x61
  40186c:	b.eq	401970 <ferror@plt+0x1f0>  // b.none
  401870:	b.le	4018c8 <ferror@plt+0x148>
  401874:	cmp	w0, #0x63
  401878:	b.eq	401978 <ferror@plt+0x1f8>  // b.none
  40187c:	cmp	w0, #0x64
  401880:	b.ne	4018b8 <ferror@plt+0x138>  // b.any
  401884:	orr	w25, w25, #0x8
  401888:	b	40183c <ferror@plt+0xbc>
  40188c:	cmp	w0, #0x73
  401890:	b.eq	401980 <ferror@plt+0x200>  // b.none
  401894:	b.le	4018dc <ferror@plt+0x15c>
  401898:	cmp	w0, #0x75
  40189c:	b.eq	40195c <ferror@plt+0x1dc>  // b.none
  4018a0:	cmp	w0, #0x76
  4018a4:	b.ne	40183c <ferror@plt+0xbc>  // b.any
  4018a8:	mov	x0, x21
  4018ac:	mov	w1, #0x6                   	// #6
  4018b0:	bl	4021a0 <ferror@plt+0xa20>
  4018b4:	b	40183c <ferror@plt+0xbc>
  4018b8:	cmp	w0, #0x62
  4018bc:	b.ne	40183c <ferror@plt+0xbc>  // b.any
  4018c0:	orr	w25, w25, #0x4
  4018c4:	b	40183c <ferror@plt+0xbc>
  4018c8:	cmp	w0, #0x43
  4018cc:	b.eq	401988 <ferror@plt+0x208>  // b.none
  4018d0:	cmp	w0, #0x56
  4018d4:	b.ne	4018fc <ferror@plt+0x17c>  // b.any
  4018d8:	bl	40bb88 <ferror@plt+0xa408>
  4018dc:	cmp	w0, #0x70
  4018e0:	b.eq	401994 <ferror@plt+0x214>  // b.none
  4018e4:	cmp	w0, #0x71
  4018e8:	b.ne	40190c <ferror@plt+0x18c>  // b.any
  4018ec:	mov	x0, x21
  4018f0:	mov	w1, #0x3                   	// #3
  4018f4:	bl	4021a0 <ferror@plt+0xa20>
  4018f8:	b	40183c <ferror@plt+0xbc>
  4018fc:	cmp	w0, #0x3f
  401900:	b.ne	40183c <ferror@plt+0xbc>  // b.any
  401904:	mov	w0, #0x40                  	// #64
  401908:	bl	401f38 <ferror@plt+0x7b8>
  40190c:	cmp	w0, #0x6d
  401910:	b.ne	40183c <ferror@plt+0xbc>  // b.any
  401914:	orr	w25, w25, #0x10
  401918:	b	40183c <ferror@plt+0xbc>
  40191c:	adrp	x1, 40c000 <ferror@plt+0xa880>
  401920:	add	x1, x1, #0x108
  401924:	adrp	x0, 433000 <ferror@plt+0x31880>
  401928:	ldr	x20, [x0, #800]
  40192c:	mov	w2, #0x5                   	// #5
  401930:	mov	x0, #0x0                   	// #0
  401934:	bl	401700 <dcgettext@plt>
  401938:	mov	x19, x0
  40193c:	bl	40bb78 <ferror@plt+0xa3f8>
  401940:	mov	x2, x19
  401944:	mov	x3, x0
  401948:	mov	w1, #0x1                   	// #1
  40194c:	mov	x0, x20
  401950:	bl	401620 <__fprintf_chk@plt>
  401954:	mov	w0, #0x1                   	// #1
  401958:	bl	401430 <exit@plt>
  40195c:	orr	w25, w25, #0x20
  401960:	orr	w26, w26, w28
  401964:	b	40183c <ferror@plt+0xbc>
  401968:	mov	w0, #0x0                   	// #0
  40196c:	bl	401f38 <ferror@plt+0x7b8>
  401970:	orr	w25, w25, #0x2
  401974:	b	40183c <ferror@plt+0xbc>
  401978:	orr	w26, w26, #0x4
  40197c:	b	40183c <ferror@plt+0xbc>
  401980:	orr	w26, w26, #0x8
  401984:	b	40183c <ferror@plt+0xbc>
  401988:	adrp	x0, 433000 <ferror@plt+0x31880>
  40198c:	ldr	x27, [x0, #808]
  401990:	b	40183c <ferror@plt+0xbc>
  401994:	orr	w25, w25, #0x40
  401998:	b	40183c <ferror@plt+0xbc>
  40199c:	bl	40bbc8 <ferror@plt+0xa448>
  4019a0:	mov	w1, #0x22                  	// #34
  4019a4:	and	w1, w25, w1
  4019a8:	cmp	w1, #0x22
  4019ac:	b.eq	40191c <ferror@plt+0x19c>  // b.none
  4019b0:	mov	w1, #0x14                  	// #20
  4019b4:	tst	w25, w1
  4019b8:	b.ne	401a48 <ferror@plt+0x2c8>  // b.any
  4019bc:	mov	x0, x27
  4019c0:	bl	40b858 <ferror@plt+0xa0d8>
  4019c4:	str	w0, [sp, #108]
  4019c8:	tbnz	w0, #31, 401c10 <ferror@plt+0x490>
  4019cc:	add	x2, sp, #0x78
  4019d0:	mov	x1, #0x4b44                	// #19268
  4019d4:	bl	401760 <ioctl@plt>
  4019d8:	cbnz	w0, 401c00 <ferror@plt+0x480>
  4019dc:	ldr	w0, [sp, #108]
  4019e0:	add	x2, sp, #0x7c
  4019e4:	mov	x1, #0x4b3b                	// #19259
  4019e8:	bl	401760 <ioctl@plt>
  4019ec:	cbnz	w0, 401c00 <ferror@plt+0x480>
  4019f0:	ldr	w0, [sp, #120]
  4019f4:	cmp	w0, #0x3
  4019f8:	b.eq	401cf0 <ferror@plt+0x570>  // b.none
  4019fc:	tbz	w25, #5, 401a4c <ferror@plt+0x2cc>
  401a00:	ldr	w0, [sp, #124]
  401a04:	cmp	w0, #0x1
  401a08:	b.eq	401a4c <ferror@plt+0x2cc>  // b.none
  401a0c:	adrp	x0, 433000 <ferror@plt+0x31880>
  401a10:	adrp	x1, 40c000 <ferror@plt+0xa880>
  401a14:	add	x1, x1, #0x210
  401a18:	mov	w2, #0x5                   	// #5
  401a1c:	ldr	x28, [x0, #800]
  401a20:	mov	x0, #0x0                   	// #0
  401a24:	bl	401700 <dcgettext@plt>
  401a28:	mov	x27, x0
  401a2c:	bl	40bb78 <ferror@plt+0xa3f8>
  401a30:	mov	x3, x0
  401a34:	mov	x2, x27
  401a38:	mov	x0, x28
  401a3c:	mov	w1, #0x1                   	// #1
  401a40:	bl	401620 <__fprintf_chk@plt>
  401a44:	b	401a4c <ferror@plt+0x2cc>
  401a48:	str	w0, [sp, #108]
  401a4c:	mov	w1, w26
  401a50:	mov	x0, x21
  401a54:	bl	4021d8 <ferror@plt+0xa58>
  401a58:	adrp	x0, 40c000 <ferror@plt+0xa880>
  401a5c:	add	x0, x0, #0x278
  401a60:	bl	401740 <getenv@plt>
  401a64:	cbz	x0, 401c9c <ferror@plt+0x51c>
  401a68:	add	x27, sp, #0x80
  401a6c:	str	x0, [sp, #128]
  401a70:	tbnz	w25, #3, 401c34 <ferror@plt+0x4b4>
  401a74:	adrp	x26, 433000 <ferror@plt+0x31880>
  401a78:	ldr	w0, [x26, #816]
  401a7c:	cmp	w0, w20
  401a80:	b.eq	401b88 <ferror@plt+0x408>  // b.none
  401a84:	mov	w20, #0xffffffff            	// #-1
  401a88:	ldrsw	x0, [x26, #816]
  401a8c:	add	x1, x23, #0x1e0
  401a90:	adrp	x26, 40f000 <ferror@plt+0xd880>
  401a94:	adrp	x28, 40c000 <ferror@plt+0xa880>
  401a98:	add	x26, x26, #0xac0
  401a9c:	add	x28, x28, #0x2a0
  401aa0:	add	x19, x19, x0, lsl #3
  401aa4:	str	x1, [sp, #96]
  401aa8:	b	401aec <ferror@plt+0x36c>
  401aac:	adrp	x1, 433000 <ferror@plt+0x31880>
  401ab0:	mov	x0, x22
  401ab4:	ldr	x1, [x1, #832]
  401ab8:	bl	40a980 <ferror@plt+0x9200>
  401abc:	mov	x1, x28
  401ac0:	mov	x0, x22
  401ac4:	bl	40a948 <ferror@plt+0x91c8>
  401ac8:	mov	x1, x22
  401acc:	mov	x0, x21
  401ad0:	bl	406bd0 <ferror@plt+0x5450>
  401ad4:	mov	w20, w0
  401ad8:	mov	x0, x22
  401adc:	add	x19, x19, #0x8
  401ae0:	bl	40a9d8 <ferror@plt+0x9258>
  401ae4:	cmn	w20, #0x1
  401ae8:	b.eq	401bd4 <ferror@plt+0x454>  // b.none
  401aec:	ldr	x0, [x19]
  401af0:	cbz	x0, 401ca4 <ferror@plt+0x524>
  401af4:	mov	x0, x24
  401af8:	bl	40a8c8 <ferror@plt+0x9148>
  401afc:	mov	x22, x0
  401b00:	cbz	x0, 40199c <ferror@plt+0x21c>
  401b04:	ldr	x23, [x19]
  401b08:	mov	x1, x26
  401b0c:	mov	x0, x23
  401b10:	bl	401630 <strcmp@plt>
  401b14:	cbz	w0, 401aac <ferror@plt+0x32c>
  401b18:	ldr	x2, [sp, #96]
  401b1c:	mov	x0, x23
  401b20:	mov	x3, x22
  401b24:	mov	x1, x27
  401b28:	bl	40aa30 <ferror@plt+0x92b0>
  401b2c:	cbz	w0, 401ac8 <ferror@plt+0x348>
  401b30:	adrp	x0, 433000 <ferror@plt+0x31880>
  401b34:	mov	w2, #0x5                   	// #5
  401b38:	adrp	x1, 40c000 <ferror@plt+0xa880>
  401b3c:	add	x1, x1, #0x2a8
  401b40:	ldr	x23, [x0, #800]
  401b44:	mov	x0, #0x0                   	// #0
  401b48:	bl	401700 <dcgettext@plt>
  401b4c:	mov	x2, x0
  401b50:	ldr	x3, [x19]
  401b54:	mov	x0, x23
  401b58:	mov	w1, #0x1                   	// #1
  401b5c:	bl	401620 <__fprintf_chk@plt>
  401b60:	mov	x0, x21
  401b64:	bl	4021f8 <ferror@plt+0xa78>
  401b68:	mov	x0, x24
  401b6c:	bl	409f50 <ferror@plt+0x87d0>
  401b70:	ldr	w0, [sp, #108]
  401b74:	cmn	w0, #0x1
  401b78:	b.ne	401bf4 <ferror@plt+0x474>  // b.any
  401b7c:	tbnz	w20, #31, 401954 <ferror@plt+0x1d4>
  401b80:	mov	w0, #0x0                   	// #0
  401b84:	bl	401430 <exit@plt>
  401b88:	mov	x0, x24
  401b8c:	bl	40a8c8 <ferror@plt+0x9148>
  401b90:	mov	x28, x0
  401b94:	cbz	x0, 40199c <ferror@plt+0x21c>
  401b98:	adrp	x1, 433000 <ferror@plt+0x31880>
  401b9c:	ldr	x1, [x1, #832]
  401ba0:	bl	40a980 <ferror@plt+0x9200>
  401ba4:	mov	x0, x28
  401ba8:	adrp	x1, 40c000 <ferror@plt+0xa880>
  401bac:	add	x1, x1, #0x2a0
  401bb0:	bl	40a948 <ferror@plt+0x91c8>
  401bb4:	mov	x1, x28
  401bb8:	mov	x0, x21
  401bbc:	bl	406bd0 <ferror@plt+0x5450>
  401bc0:	mov	w20, w0
  401bc4:	mov	x0, x28
  401bc8:	bl	40a9d8 <ferror@plt+0x9258>
  401bcc:	cmn	w20, #0x1
  401bd0:	b.ne	401a88 <ferror@plt+0x308>  // b.any
  401bd4:	mov	x0, x21
  401bd8:	bl	4021f8 <ferror@plt+0xa78>
  401bdc:	mov	x0, x24
  401be0:	bl	409f50 <ferror@plt+0x87d0>
  401be4:	ldr	w0, [sp, #108]
  401be8:	cmn	w0, #0x1
  401bec:	b.eq	401954 <ferror@plt+0x1d4>  // b.none
  401bf0:	mov	w20, #0xffffffff            	// #-1
  401bf4:	ldr	w0, [sp, #108]
  401bf8:	bl	4015b0 <close@plt>
  401bfc:	b	401b7c <ferror@plt+0x3fc>
  401c00:	adrp	x1, 40c000 <ferror@plt+0xa880>
  401c04:	adrp	x0, 433000 <ferror@plt+0x31880>
  401c08:	add	x1, x1, #0x180
  401c0c:	b	401928 <ferror@plt+0x1a8>
  401c10:	mov	w2, #0x5                   	// #5
  401c14:	adrp	x1, 40c000 <ferror@plt+0xa880>
  401c18:	mov	x0, #0x0                   	// #0
  401c1c:	add	x1, x1, #0x148
  401c20:	bl	401700 <dcgettext@plt>
  401c24:	mov	x2, x0
  401c28:	mov	w1, #0x0                   	// #0
  401c2c:	mov	w0, #0x1                   	// #1
  401c30:	bl	40ba58 <ferror@plt+0xa2d8>
  401c34:	mov	x0, x24
  401c38:	bl	40a8c8 <ferror@plt+0x9148>
  401c3c:	mov	x26, x0
  401c40:	cbz	x0, 40199c <ferror@plt+0x21c>
  401c44:	adrp	x20, 40c000 <ferror@plt+0xa880>
  401c48:	add	x20, x20, #0xc0
  401c4c:	mov	x0, x20
  401c50:	mov	x3, x26
  401c54:	add	x2, x23, #0x1e0
  401c58:	mov	x1, x27
  401c5c:	bl	40aa30 <ferror@plt+0x92b0>
  401c60:	cbz	w0, 401cc8 <ferror@plt+0x548>
  401c64:	adrp	x0, 433000 <ferror@plt+0x31880>
  401c68:	mov	w2, #0x5                   	// #5
  401c6c:	adrp	x1, 40c000 <ferror@plt+0xa880>
  401c70:	add	x1, x1, #0x290
  401c74:	ldr	x19, [x0, #800]
  401c78:	mov	x0, #0x0                   	// #0
  401c7c:	bl	401700 <dcgettext@plt>
  401c80:	mov	x2, x0
  401c84:	mov	x3, x20
  401c88:	mov	w1, #0x1                   	// #1
  401c8c:	mov	x0, x19
  401c90:	bl	401620 <__fprintf_chk@plt>
  401c94:	mov	w0, #0x1                   	// #1
  401c98:	bl	401430 <exit@plt>
  401c9c:	mov	x27, x23
  401ca0:	b	401a70 <ferror@plt+0x2f0>
  401ca4:	tbnz	w25, #6, 401b60 <ferror@plt+0x3e0>
  401ca8:	tbnz	w25, #2, 401d18 <ferror@plt+0x598>
  401cac:	tbz	w25, #4, 401d00 <ferror@plt+0x580>
  401cb0:	adrp	x1, 433000 <ferror@plt+0x31880>
  401cb4:	mov	x0, x21
  401cb8:	ldr	x1, [x1, #824]
  401cbc:	bl	402af0 <ferror@plt+0x1370>
  401cc0:	mov	w20, w0
  401cc4:	b	401b60 <ferror@plt+0x3e0>
  401cc8:	mov	x1, x26
  401ccc:	mov	x0, x21
  401cd0:	bl	406bd0 <ferror@plt+0x5450>
  401cd4:	mov	w20, w0
  401cd8:	mov	x0, x26
  401cdc:	bl	40a9d8 <ferror@plt+0x9258>
  401ce0:	cmn	w20, #0x1
  401ce4:	b.eq	401bd4 <ferror@plt+0x454>  // b.none
  401ce8:	adrp	x26, 433000 <ferror@plt+0x31880>
  401cec:	b	401a88 <ferror@plt+0x308>
  401cf0:	tbnz	w25, #1, 401d30 <ferror@plt+0x5b0>
  401cf4:	orr	w26, w26, #0x10
  401cf8:	eor	w26, w26, #0x2
  401cfc:	b	401a4c <ferror@plt+0x2cc>
  401d00:	ldr	w1, [sp, #108]
  401d04:	mov	x0, x21
  401d08:	ldr	w2, [sp, #120]
  401d0c:	bl	404ce8 <ferror@plt+0x3568>
  401d10:	mov	w20, w0
  401d14:	b	401b60 <ferror@plt+0x3e0>
  401d18:	adrp	x1, 433000 <ferror@plt+0x31880>
  401d1c:	mov	x0, x21
  401d20:	ldr	x1, [x1, #824]
  401d24:	bl	402978 <ferror@plt+0x11f8>
  401d28:	mov	w20, w0
  401d2c:	b	401b60 <ferror@plt+0x3e0>
  401d30:	adrp	x0, 433000 <ferror@plt+0x31880>
  401d34:	adrp	x1, 40c000 <ferror@plt+0xa880>
  401d38:	add	x1, x1, #0x1a8
  401d3c:	mov	w2, #0x5                   	// #5
  401d40:	ldr	x28, [x0, #800]
  401d44:	mov	x0, #0x0                   	// #0
  401d48:	bl	401700 <dcgettext@plt>
  401d4c:	mov	x27, x0
  401d50:	bl	40bb78 <ferror@plt+0xa3f8>
  401d54:	eor	w26, w26, #0x2
  401d58:	mov	x3, x0
  401d5c:	mov	x2, x27
  401d60:	mov	x0, x28
  401d64:	mov	w1, #0x1                   	// #1
  401d68:	bl	401620 <__fprintf_chk@plt>
  401d6c:	b	401a4c <ferror@plt+0x2cc>
  401d70:	mov	x29, #0x0                   	// #0
  401d74:	mov	x30, #0x0                   	// #0
  401d78:	mov	x5, x0
  401d7c:	ldr	x1, [sp]
  401d80:	add	x2, sp, #0x8
  401d84:	mov	x6, sp
  401d88:	movz	x0, #0x0, lsl #48
  401d8c:	movk	x0, #0x0, lsl #32
  401d90:	movk	x0, #0x40, lsl #16
  401d94:	movk	x0, #0x1790
  401d98:	movz	x3, #0x0, lsl #48
  401d9c:	movk	x3, #0x0, lsl #32
  401da0:	movk	x3, #0x40, lsl #16
  401da4:	movk	x3, #0xbcb8
  401da8:	movz	x4, #0x0, lsl #48
  401dac:	movk	x4, #0x0, lsl #32
  401db0:	movk	x4, #0x40, lsl #16
  401db4:	movk	x4, #0xbd38
  401db8:	bl	401510 <__libc_start_main@plt>
  401dbc:	bl	4015e0 <abort@plt>
  401dc0:	adrp	x0, 432000 <ferror@plt+0x30880>
  401dc4:	ldr	x0, [x0, #4040]
  401dc8:	cbz	x0, 401dd0 <ferror@plt+0x650>
  401dcc:	b	4015d0 <__gmon_start__@plt>
  401dd0:	ret
  401dd4:	stp	x29, x30, [sp, #-32]!
  401dd8:	mov	x29, sp
  401ddc:	adrp	x0, 433000 <ferror@plt+0x31880>
  401de0:	add	x0, x0, #0x320
  401de4:	str	x0, [sp, #24]
  401de8:	ldr	x0, [sp, #24]
  401dec:	str	x0, [sp, #24]
  401df0:	ldr	x1, [sp, #24]
  401df4:	adrp	x0, 433000 <ferror@plt+0x31880>
  401df8:	add	x0, x0, #0x320
  401dfc:	cmp	x1, x0
  401e00:	b.eq	401e3c <ferror@plt+0x6bc>  // b.none
  401e04:	adrp	x0, 40b000 <ferror@plt+0x9880>
  401e08:	add	x0, x0, #0xd58
  401e0c:	ldr	x0, [x0]
  401e10:	str	x0, [sp, #16]
  401e14:	ldr	x0, [sp, #16]
  401e18:	str	x0, [sp, #16]
  401e1c:	ldr	x0, [sp, #16]
  401e20:	cmp	x0, #0x0
  401e24:	b.eq	401e40 <ferror@plt+0x6c0>  // b.none
  401e28:	ldr	x1, [sp, #16]
  401e2c:	adrp	x0, 433000 <ferror@plt+0x31880>
  401e30:	add	x0, x0, #0x320
  401e34:	blr	x1
  401e38:	b	401e40 <ferror@plt+0x6c0>
  401e3c:	nop
  401e40:	ldp	x29, x30, [sp], #32
  401e44:	ret
  401e48:	stp	x29, x30, [sp, #-48]!
  401e4c:	mov	x29, sp
  401e50:	adrp	x0, 433000 <ferror@plt+0x31880>
  401e54:	add	x0, x0, #0x320
  401e58:	str	x0, [sp, #40]
  401e5c:	ldr	x0, [sp, #40]
  401e60:	str	x0, [sp, #40]
  401e64:	ldr	x1, [sp, #40]
  401e68:	adrp	x0, 433000 <ferror@plt+0x31880>
  401e6c:	add	x0, x0, #0x320
  401e70:	sub	x0, x1, x0
  401e74:	asr	x0, x0, #3
  401e78:	lsr	x1, x0, #63
  401e7c:	add	x0, x1, x0
  401e80:	asr	x0, x0, #1
  401e84:	str	x0, [sp, #32]
  401e88:	ldr	x0, [sp, #32]
  401e8c:	cmp	x0, #0x0
  401e90:	b.eq	401ed0 <ferror@plt+0x750>  // b.none
  401e94:	adrp	x0, 40b000 <ferror@plt+0x9880>
  401e98:	add	x0, x0, #0xd60
  401e9c:	ldr	x0, [x0]
  401ea0:	str	x0, [sp, #24]
  401ea4:	ldr	x0, [sp, #24]
  401ea8:	str	x0, [sp, #24]
  401eac:	ldr	x0, [sp, #24]
  401eb0:	cmp	x0, #0x0
  401eb4:	b.eq	401ed4 <ferror@plt+0x754>  // b.none
  401eb8:	ldr	x2, [sp, #24]
  401ebc:	ldr	x1, [sp, #32]
  401ec0:	adrp	x0, 433000 <ferror@plt+0x31880>
  401ec4:	add	x0, x0, #0x320
  401ec8:	blr	x2
  401ecc:	b	401ed4 <ferror@plt+0x754>
  401ed0:	nop
  401ed4:	ldp	x29, x30, [sp], #48
  401ed8:	ret
  401edc:	stp	x29, x30, [sp, #-16]!
  401ee0:	mov	x29, sp
  401ee4:	adrp	x0, 433000 <ferror@plt+0x31880>
  401ee8:	add	x0, x0, #0x348
  401eec:	ldrb	w0, [x0]
  401ef0:	and	x0, x0, #0xff
  401ef4:	cmp	x0, #0x0
  401ef8:	b.ne	401f14 <ferror@plt+0x794>  // b.any
  401efc:	bl	401dd4 <ferror@plt+0x654>
  401f00:	adrp	x0, 433000 <ferror@plt+0x31880>
  401f04:	add	x0, x0, #0x348
  401f08:	mov	w1, #0x1                   	// #1
  401f0c:	strb	w1, [x0]
  401f10:	b	401f18 <ferror@plt+0x798>
  401f14:	nop
  401f18:	ldp	x29, x30, [sp], #16
  401f1c:	ret
  401f20:	stp	x29, x30, [sp, #-16]!
  401f24:	mov	x29, sp
  401f28:	bl	401e48 <ferror@plt+0x6c8>
  401f2c:	nop
  401f30:	ldp	x29, x30, [sp], #16
  401f34:	ret
  401f38:	stp	x29, x30, [sp, #-48]!
  401f3c:	adrp	x3, 433000 <ferror@plt+0x31880>
  401f40:	adrp	x1, 40b000 <ferror@plt+0x9880>
  401f44:	add	x1, x1, #0xdd8
  401f48:	mov	x29, sp
  401f4c:	mov	w2, #0x5                   	// #5
  401f50:	stp	x19, x20, [sp, #16]
  401f54:	mov	w19, w0
  401f58:	mov	x0, #0x0                   	// #0
  401f5c:	str	x21, [sp, #32]
  401f60:	ldr	x21, [x3, #800]
  401f64:	bl	401700 <dcgettext@plt>
  401f68:	mov	x20, x0
  401f6c:	bl	40bb78 <ferror@plt+0xa3f8>
  401f70:	mov	x2, x20
  401f74:	mov	x4, x0
  401f78:	adrp	x5, 40c000 <ferror@plt+0xa880>
  401f7c:	adrp	x3, 40c000 <ferror@plt+0xa880>
  401f80:	add	x5, x5, #0xc0
  401f84:	add	x3, x3, #0xd0
  401f88:	mov	w1, #0x1                   	// #1
  401f8c:	mov	x0, x21
  401f90:	bl	401620 <__fprintf_chk@plt>
  401f94:	mov	w0, w19
  401f98:	bl	401430 <exit@plt>
  401f9c:	nop
  401fa0:	stp	x29, x30, [sp, #-96]!
  401fa4:	mov	x2, x5
  401fa8:	mov	w1, #0x1                   	// #1
  401fac:	mov	x29, sp
  401fb0:	ldp	x4, x5, [x6]
  401fb4:	stp	x4, x5, [sp, #32]
  401fb8:	add	x3, sp, #0x20
  401fbc:	ldp	x4, x5, [x6, #16]
  401fc0:	str	x19, [sp, #16]
  401fc4:	mov	x19, x0
  401fc8:	stp	x4, x5, [sp, #48]
  401fcc:	bl	401540 <__vfprintf_chk@plt>
  401fd0:	mov	x1, x19
  401fd4:	mov	w0, #0xa                   	// #10
  401fd8:	ldr	x19, [sp, #16]
  401fdc:	ldp	x29, x30, [sp], #96
  401fe0:	b	401460 <fputc@plt>
  401fe4:	nop
  401fe8:	stp	x29, x30, [sp, #-224]!
  401fec:	mov	x29, sp
  401ff0:	str	q0, [sp, #80]
  401ff4:	str	q1, [sp, #96]
  401ff8:	ldr	x8, [x0, #40]
  401ffc:	str	q2, [sp, #112]
  402000:	str	q3, [sp, #128]
  402004:	str	q4, [sp, #144]
  402008:	str	q5, [sp, #160]
  40200c:	str	q6, [sp, #176]
  402010:	str	q7, [sp, #192]
  402014:	stp	x6, x7, [sp, #208]
  402018:	cbz	x8, 402054 <ferror@plt+0x8d4>
  40201c:	add	x6, sp, #0xe0
  402020:	stp	x6, x6, [sp, #48]
  402024:	add	x10, sp, #0xd0
  402028:	mov	w9, #0xfffffff0            	// #-16
  40202c:	mov	w7, #0xffffff80            	// #-128
  402030:	str	x10, [sp, #64]
  402034:	add	x6, sp, #0x10
  402038:	stp	w9, w7, [sp, #72]
  40203c:	ldp	x10, x11, [sp, #48]
  402040:	ldr	x0, [x0, #48]
  402044:	stp	x10, x11, [sp, #16]
  402048:	ldp	x10, x11, [sp, #64]
  40204c:	stp	x10, x11, [sp, #32]
  402050:	blr	x8
  402054:	ldp	x29, x30, [sp], #224
  402058:	ret
  40205c:	nop
  402060:	stp	x29, x30, [sp, #-48]!
  402064:	mov	x29, sp
  402068:	stp	x19, x20, [sp, #16]
  40206c:	mov	x20, x2
  402070:	stp	x21, x22, [sp, #32]
  402074:	mov	x22, x0
  402078:	mov	x21, x1
  40207c:	mov	x0, #0x20                  	// #32
  402080:	bl	4014b0 <malloc@plt>
  402084:	cbz	x0, 40211c <ferror@plt+0x99c>
  402088:	mov	x1, x20
  40208c:	mov	x19, x0
  402090:	mov	x2, #0x0                   	// #0
  402094:	bl	40aee0 <ferror@plt+0x9760>
  402098:	mov	w20, w0
  40209c:	tbnz	w0, #31, 4020b8 <ferror@plt+0x938>
  4020a0:	mov	w0, #0x0                   	// #0
  4020a4:	str	x19, [x21]
  4020a8:	ldp	x19, x20, [sp, #16]
  4020ac:	ldp	x21, x22, [sp, #32]
  4020b0:	ldp	x29, x30, [sp], #48
  4020b4:	ret
  4020b8:	ldr	w0, [x22, #56]
  4020bc:	cmp	w0, #0x2
  4020c0:	b.gt	4020cc <ferror@plt+0x94c>
  4020c4:	mov	w0, #0xffffffff            	// #-1
  4020c8:	b	4020a8 <ferror@plt+0x928>
  4020cc:	adrp	x1, 40c000 <ferror@plt+0xa880>
  4020d0:	add	x1, x1, #0x528
  4020d4:	mov	w2, #0x5                   	// #5
  4020d8:	mov	x0, #0x0                   	// #0
  4020dc:	bl	401700 <dcgettext@plt>
  4020e0:	mov	x19, x0
  4020e4:	mov	w0, w20
  4020e8:	bl	4015a0 <strerror@plt>
  4020ec:	mov	x5, x19
  4020f0:	mov	x6, x0
  4020f4:	adrp	x4, 40c000 <ferror@plt+0xa880>
  4020f8:	mov	x0, x22
  4020fc:	add	x4, x4, #0x548
  402100:	adrp	x2, 40c000 <ferror@plt+0xa880>
  402104:	mov	w3, #0x8d                  	// #141
  402108:	add	x2, x2, #0x518
  40210c:	mov	w1, #0x3                   	// #3
  402110:	bl	401fe8 <ferror@plt+0x868>
  402114:	mov	w0, #0xffffffff            	// #-1
  402118:	b	4020a8 <ferror@plt+0x928>
  40211c:	ldr	w1, [x22, #56]
  402120:	cmp	w1, #0x2
  402124:	b.le	4020c4 <ferror@plt+0x944>
  402128:	mov	w2, #0x5                   	// #5
  40212c:	adrp	x1, 40c000 <ferror@plt+0xa880>
  402130:	add	x1, x1, #0x508
  402134:	bl	401700 <dcgettext@plt>
  402138:	adrp	x4, 40c000 <ferror@plt+0xa880>
  40213c:	mov	x5, x0
  402140:	add	x4, x4, #0x548
  402144:	mov	x0, x22
  402148:	adrp	x2, 40c000 <ferror@plt+0xa880>
  40214c:	mov	w3, #0x87                  	// #135
  402150:	add	x2, x2, #0x518
  402154:	mov	w1, #0x3                   	// #3
  402158:	bl	401fe8 <ferror@plt+0x868>
  40215c:	mov	w0, #0xffffffff            	// #-1
  402160:	b	4020a8 <ferror@plt+0x928>
  402164:	nop
  402168:	mov	x3, x0
  40216c:	cbz	x0, 40217c <ferror@plt+0x9fc>
  402170:	mov	w0, #0x0                   	// #0
  402174:	stp	x1, x2, [x3, #40]
  402178:	ret
  40217c:	mov	w0, #0xffffffff            	// #-1
  402180:	ret
  402184:	nop
  402188:	cbz	x0, 402194 <ferror@plt+0xa14>
  40218c:	ldr	w0, [x0, #56]
  402190:	ret
  402194:	mov	w0, #0xffffffff            	// #-1
  402198:	ret
  40219c:	nop
  4021a0:	mov	x2, x0
  4021a4:	cbz	x0, 4021b4 <ferror@plt+0xa34>
  4021a8:	mov	w0, #0x0                   	// #0
  4021ac:	str	w1, [x2, #56]
  4021b0:	ret
  4021b4:	mov	w0, #0xffffffff            	// #-1
  4021b8:	ret
  4021bc:	nop
  4021c0:	cbz	x0, 4021cc <ferror@plt+0xa4c>
  4021c4:	ldr	w0, [x0]
  4021c8:	ret
  4021cc:	mov	w0, #0xffffffff            	// #-1
  4021d0:	ret
  4021d4:	nop
  4021d8:	mov	x2, x0
  4021dc:	cbz	x0, 4021ec <ferror@plt+0xa6c>
  4021e0:	mov	w0, #0x0                   	// #0
  4021e4:	str	w1, [x2]
  4021e8:	ret
  4021ec:	mov	w0, #0xffffffff            	// #-1
  4021f0:	ret
  4021f4:	nop
  4021f8:	cbz	x0, 402368 <ferror@plt+0xbe8>
  4021fc:	stp	x29, x30, [sp, #-48]!
  402200:	mov	x29, sp
  402204:	stp	x19, x20, [sp, #16]
  402208:	mov	x19, x0
  40220c:	ldr	x0, [x0, #8]
  402210:	cbz	x0, 402274 <ferror@plt+0xaf4>
  402214:	ldr	x1, [x0, #24]
  402218:	cmp	x1, #0x0
  40221c:	b.le	402264 <ferror@plt+0xae4>
  402220:	mov	x1, #0x0                   	// #0
  402224:	str	x21, [sp, #32]
  402228:	mov	w21, #0x0                   	// #0
  40222c:	nop
  402230:	bl	40b0f0 <ferror@plt+0x9970>
  402234:	add	w21, w21, #0x1
  402238:	mov	x20, x0
  40223c:	cbz	x0, 40224c <ferror@plt+0xacc>
  402240:	bl	40af78 <ferror@plt+0x97f8>
  402244:	mov	x0, x20
  402248:	bl	401670 <free@plt>
  40224c:	ldr	x0, [x19, #8]
  402250:	mov	w1, w21
  402254:	ldr	x2, [x0, #24]
  402258:	cmp	x2, w21, uxtw
  40225c:	b.gt	402230 <ferror@plt+0xab0>
  402260:	ldr	x21, [sp, #32]
  402264:	bl	40af78 <ferror@plt+0x97f8>
  402268:	ldr	x0, [x19, #8]
  40226c:	bl	401670 <free@plt>
  402270:	str	xzr, [x19, #8]
  402274:	ldr	x0, [x19, #16]
  402278:	cbz	x0, 4022c4 <ferror@plt+0xb44>
  40227c:	ldr	x1, [x0, #24]
  402280:	cmp	x1, #0x0
  402284:	b.le	4022b4 <ferror@plt+0xb34>
  402288:	mov	w20, #0x0                   	// #0
  40228c:	mov	x1, #0x0                   	// #0
  402290:	add	w20, w20, #0x1
  402294:	bl	40b0f0 <ferror@plt+0x9970>
  402298:	cbz	x0, 4022a0 <ferror@plt+0xb20>
  40229c:	bl	401670 <free@plt>
  4022a0:	ldr	x0, [x19, #16]
  4022a4:	mov	w1, w20
  4022a8:	ldr	x2, [x0, #24]
  4022ac:	cmp	x2, w20, uxtw
  4022b0:	b.gt	402290 <ferror@plt+0xb10>
  4022b4:	bl	40af78 <ferror@plt+0x97f8>
  4022b8:	ldr	x0, [x19, #16]
  4022bc:	bl	401670 <free@plt>
  4022c0:	str	xzr, [x19, #16]
  4022c4:	ldr	x0, [x19, #24]
  4022c8:	cbz	x0, 402314 <ferror@plt+0xb94>
  4022cc:	ldr	x1, [x0, #24]
  4022d0:	cmp	x1, #0x0
  4022d4:	b.le	402304 <ferror@plt+0xb84>
  4022d8:	mov	w20, #0x0                   	// #0
  4022dc:	mov	x1, #0x0                   	// #0
  4022e0:	add	w20, w20, #0x1
  4022e4:	bl	40b0f0 <ferror@plt+0x9970>
  4022e8:	cbz	x0, 4022f0 <ferror@plt+0xb70>
  4022ec:	bl	401670 <free@plt>
  4022f0:	ldr	x0, [x19, #24]
  4022f4:	mov	w1, w20
  4022f8:	ldr	x2, [x0, #24]
  4022fc:	cmp	x2, w20, uxtw
  402300:	b.gt	4022e0 <ferror@plt+0xb60>
  402304:	bl	40af78 <ferror@plt+0x97f8>
  402308:	ldr	x0, [x19, #24]
  40230c:	bl	401670 <free@plt>
  402310:	str	xzr, [x19, #24]
  402314:	ldr	x0, [x19, #64]
  402318:	cbz	x0, 40232c <ferror@plt+0xbac>
  40231c:	bl	40af78 <ferror@plt+0x97f8>
  402320:	ldr	x0, [x19, #64]
  402324:	bl	401670 <free@plt>
  402328:	str	xzr, [x19, #64]
  40232c:	ldr	x0, [x19, #72]
  402330:	cbz	x0, 402344 <ferror@plt+0xbc4>
  402334:	bl	40af78 <ferror@plt+0x97f8>
  402338:	ldr	x0, [x19, #72]
  40233c:	bl	401670 <free@plt>
  402340:	str	xzr, [x19, #72]
  402344:	ldr	x0, [x19, #32]
  402348:	cbz	x0, 402350 <ferror@plt+0xbd0>
  40234c:	bl	409f50 <ferror@plt+0x87d0>
  402350:	mov	x0, x19
  402354:	bl	401670 <free@plt>
  402358:	mov	w0, #0x0                   	// #0
  40235c:	ldp	x19, x20, [sp, #16]
  402360:	ldp	x29, x30, [sp], #48
  402364:	ret
  402368:	mov	w0, #0xffffffff            	// #-1
  40236c:	ret
  402370:	stp	x29, x30, [sp, #-32]!
  402374:	mov	x1, #0x1                   	// #1
  402378:	mov	x0, #0xf8                  	// #248
  40237c:	mov	x29, sp
  402380:	str	x19, [sp, #16]
  402384:	bl	401550 <calloc@plt>
  402388:	mov	x19, x0
  40238c:	cbz	x0, 402434 <ferror@plt+0xcb4>
  402390:	adrp	x2, 432000 <ferror@plt+0x30880>
  402394:	adrp	x1, 401000 <memcpy@plt-0x3f0>
  402398:	add	x1, x1, #0xfa0
  40239c:	ldr	x2, [x2, #3992]
  4023a0:	ldr	x2, [x2]
  4023a4:	bl	402168 <ferror@plt+0x9e8>
  4023a8:	mov	w1, #0x3                   	// #3
  4023ac:	mov	x0, x19
  4023b0:	bl	4021a0 <ferror@plt+0xa20>
  4023b4:	mov	x2, #0x8                   	// #8
  4023b8:	mov	x0, x19
  4023bc:	add	x1, x19, x2
  4023c0:	bl	402060 <ferror@plt+0x8e0>
  4023c4:	tbnz	w0, #31, 402428 <ferror@plt+0xca8>
  4023c8:	add	x1, x19, #0x10
  4023cc:	mov	x0, x19
  4023d0:	mov	x2, #0x8                   	// #8
  4023d4:	bl	402060 <ferror@plt+0x8e0>
  4023d8:	tbnz	w0, #31, 402428 <ferror@plt+0xca8>
  4023dc:	add	x1, x19, #0x18
  4023e0:	mov	x0, x19
  4023e4:	mov	x2, #0x8                   	// #8
  4023e8:	bl	402060 <ferror@plt+0x8e0>
  4023ec:	tbnz	w0, #31, 402428 <ferror@plt+0xca8>
  4023f0:	add	x1, x19, #0x40
  4023f4:	mov	x0, x19
  4023f8:	mov	x2, #0x1                   	// #1
  4023fc:	bl	402060 <ferror@plt+0x8e0>
  402400:	tbnz	w0, #31, 402428 <ferror@plt+0xca8>
  402404:	add	x1, x19, #0x48
  402408:	mov	x0, x19
  40240c:	mov	x2, #0x4                   	// #4
  402410:	bl	402060 <ferror@plt+0x8e0>
  402414:	tbnz	w0, #31, 402428 <ferror@plt+0xca8>
  402418:	bl	409ef8 <ferror@plt+0x8778>
  40241c:	str	x0, [x19, #32]
  402420:	cbnz	x0, 402434 <ferror@plt+0xcb4>
  402424:	nop
  402428:	mov	x0, x19
  40242c:	mov	x19, #0x0                   	// #0
  402430:	bl	4021f8 <ferror@plt+0xa78>
  402434:	mov	x0, x19
  402438:	ldr	x19, [sp, #16]
  40243c:	ldp	x29, x30, [sp], #32
  402440:	ret
  402444:	nop
  402448:	stp	x29, x30, [sp, #-48]!
  40244c:	mov	x29, sp
  402450:	stp	x19, x20, [sp, #16]
  402454:	mov	w19, w1
  402458:	mov	x20, x0
  40245c:	mov	x1, x0
  402460:	mov	w0, #0x27                  	// #39
  402464:	str	x21, [sp, #32]
  402468:	mov	w21, w2
  40246c:	bl	401460 <fputc@plt>
  402470:	cmp	w19, #0x27
  402474:	mov	w0, #0x5c                  	// #92
  402478:	ccmp	w19, w0, #0x4, ne  // ne = any
  40247c:	b.eq	4024e4 <ferror@plt+0xd64>  // b.none
  402480:	bl	401640 <__ctype_b_loc@plt>
  402484:	ldr	x0, [x0]
  402488:	adrp	x2, 40c000 <ferror@plt+0xa880>
  40248c:	adrp	x1, 40c000 <ferror@plt+0xa880>
  402490:	add	x2, x2, #0x568
  402494:	add	x1, x1, #0x560
  402498:	ldrsh	w0, [x0, w19, sxtw #1]
  40249c:	cmp	w0, #0x0
  4024a0:	csel	x2, x1, x2, lt  // lt = tstop
  4024a4:	mov	w3, w19
  4024a8:	mov	x0, x20
  4024ac:	mov	w1, #0x1                   	// #1
  4024b0:	bl	401620 <__fprintf_chk@plt>
  4024b4:	cmp	w21, #0x0
  4024b8:	mov	x0, x20
  4024bc:	ldp	x19, x20, [sp, #16]
  4024c0:	adrp	x1, 40c000 <ferror@plt+0xa880>
  4024c4:	ldr	x21, [sp, #32]
  4024c8:	add	x1, x1, #0x578
  4024cc:	ldp	x29, x30, [sp], #48
  4024d0:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4024d4:	add	x2, x2, #0x570
  4024d8:	csel	x2, x2, x1, ne  // ne = any
  4024dc:	mov	w1, #0x1                   	// #1
  4024e0:	b	401620 <__fprintf_chk@plt>
  4024e4:	adrp	x0, 40c000 <ferror@plt+0xa880>
  4024e8:	add	x2, x0, #0x558
  4024ec:	b	4024a4 <ferror@plt+0xd24>
  4024f0:	stp	x29, x30, [sp, #-96]!
  4024f4:	mov	x29, sp
  4024f8:	stp	x19, x20, [sp, #16]
  4024fc:	mov	w19, w2
  402500:	mov	x20, x1
  402504:	stp	x21, x22, [sp, #32]
  402508:	and	w22, w3, #0xff
  40250c:	stp	x23, x24, [sp, #48]
  402510:	mov	x24, x0
  402514:	mov	w0, #0x20                  	// #32
  402518:	bl	401460 <fputc@plt>
  40251c:	adrp	x1, 432000 <ferror@plt+0x30880>
  402520:	ldr	x1, [x1, #4056]
  402524:	ldr	w23, [x1]
  402528:	cmp	w23, w19, asr #8
  40252c:	b.le	4025fc <ferror@plt+0xe7c>
  402530:	stp	x25, x26, [sp, #64]
  402534:	asr	w21, w19, #8
  402538:	cmp	w21, #0xb
  40253c:	str	x27, [sp, #80]
  402540:	b.eq	4026e4 <ferror@plt+0xf64>  // b.none
  402544:	cmp	w21, #0x0
  402548:	mov	w26, #0x0                   	// #0
  40254c:	cset	w0, eq  // eq = none
  402550:	cmp	w22, #0x0
  402554:	and	w27, w19, #0xff
  402558:	cset	w25, eq  // eq = none
  40255c:	cmp	w25, #0x0
  402560:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  402564:	b.ne	4025b4 <ferror@plt+0xe34>  // b.any
  402568:	cbz	w22, 4026d8 <ferror@plt+0xf58>
  40256c:	cmp	w26, #0x0
  402570:	mov	w3, w19
  402574:	mov	x0, x20
  402578:	adrp	x1, 40d000 <ferror@plt+0xb880>
  40257c:	ldp	x19, x20, [sp, #16]
  402580:	add	x1, x1, #0x270
  402584:	ldp	x21, x22, [sp, #32]
  402588:	adrp	x4, 416000 <ferror@plt+0x14880>
  40258c:	ldp	x23, x24, [sp, #48]
  402590:	add	x4, x4, #0x3e0
  402594:	ldp	x25, x26, [sp, #64]
  402598:	csel	x4, x4, x1, ne  // ne = any
  40259c:	ldr	x27, [sp, #80]
  4025a0:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4025a4:	ldp	x29, x30, [sp], #96
  4025a8:	add	x2, x2, #0x5b8
  4025ac:	mov	w1, #0x1                   	// #1
  4025b0:	b	401620 <__fprintf_chk@plt>
  4025b4:	mov	w1, w19
  4025b8:	mov	x0, x24
  4025bc:	bl	409488 <ferror@plt+0x7d08>
  4025c0:	mov	x4, x0
  4025c4:	cbz	x0, 402660 <ferror@plt+0xee0>
  4025c8:	mov	x0, x20
  4025cc:	mov	w3, #0x10                  	// #16
  4025d0:	sub	w3, w3, w26
  4025d4:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4025d8:	ldp	x19, x20, [sp, #16]
  4025dc:	add	x2, x2, #0x5a0
  4025e0:	ldp	x21, x22, [sp, #32]
  4025e4:	mov	w1, #0x1                   	// #1
  4025e8:	ldp	x23, x24, [sp, #48]
  4025ec:	ldp	x25, x26, [sp, #64]
  4025f0:	ldr	x27, [sp, #80]
  4025f4:	ldp	x29, x30, [sp], #96
  4025f8:	b	401620 <__fprintf_chk@plt>
  4025fc:	cbnz	w22, 402638 <ferror@plt+0xeb8>
  402600:	mov	x0, x24
  402604:	mov	w1, w19
  402608:	bl	409488 <ferror@plt+0x7d08>
  40260c:	mov	x3, x0
  402610:	cbz	x0, 402638 <ferror@plt+0xeb8>
  402614:	adrp	x2, 40c000 <ferror@plt+0xa880>
  402618:	mov	x0, x20
  40261c:	add	x2, x2, #0x580
  402620:	mov	w1, #0x1                   	// #1
  402624:	ldp	x19, x20, [sp, #16]
  402628:	ldp	x21, x22, [sp, #32]
  40262c:	ldp	x23, x24, [sp, #48]
  402630:	ldp	x29, x30, [sp], #96
  402634:	b	401620 <__fprintf_chk@plt>
  402638:	eor	w3, w19, #0xf000
  40263c:	mov	x0, x20
  402640:	ldp	x19, x20, [sp, #16]
  402644:	adrp	x2, 40c000 <ferror@plt+0xa880>
  402648:	ldp	x21, x22, [sp, #32]
  40264c:	add	x2, x2, #0x588
  402650:	ldp	x23, x24, [sp, #48]
  402654:	mov	w1, #0x1                   	// #1
  402658:	ldp	x29, x30, [sp], #96
  40265c:	b	401620 <__fprintf_chk@plt>
  402660:	cmp	w23, w21
  402664:	b.le	40256c <ferror@plt+0xdec>
  402668:	mov	w1, w21
  40266c:	mov	x0, x24
  402670:	bl	4092f0 <ferror@plt+0x7b70>
  402674:	cmp	w0, w27
  402678:	b.gt	402700 <ferror@plt+0xf80>
  40267c:	cmp	w25, #0x0
  402680:	ccmp	w21, #0x8, #0x0, ne  // ne = any
  402684:	b.ne	40256c <ferror@plt+0xdec>  // b.any
  402688:	tbnz	w19, #7, 40256c <ferror@plt+0xdec>
  40268c:	mov	x0, x24
  402690:	mov	w1, #0x0                   	// #0
  402694:	bl	4092f0 <ferror@plt+0x7b70>
  402698:	cmp	w0, w27
  40269c:	b.le	40256c <ferror@plt+0xdec>
  4026a0:	mov	w2, w27
  4026a4:	mov	x0, x24
  4026a8:	mov	w1, #0x0                   	// #0
  4026ac:	bl	409398 <ferror@plt+0x7c18>
  4026b0:	mov	x3, x0
  4026b4:	ldrb	w0, [x0]
  4026b8:	cbz	w0, 40256c <ferror@plt+0xdec>
  4026bc:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4026c0:	mov	x0, x20
  4026c4:	add	x2, x2, #0x5a8
  4026c8:	mov	w1, #0x1                   	// #1
  4026cc:	ldp	x25, x26, [sp, #64]
  4026d0:	ldr	x27, [sp, #80]
  4026d4:	b	402624 <ferror@plt+0xea4>
  4026d8:	cmp	w23, w21
  4026dc:	b.le	40267c <ferror@plt+0xefc>
  4026e0:	b	402668 <ferror@plt+0xee8>
  4026e4:	mov	x1, x20
  4026e8:	mov	w0, #0x2b                  	// #43
  4026ec:	bl	401460 <fputc@plt>
  4026f0:	mov	w21, #0x0                   	// #0
  4026f4:	mov	w0, #0x1                   	// #1
  4026f8:	mov	w26, w0
  4026fc:	b	402550 <ferror@plt+0xdd0>
  402700:	mov	w2, w27
  402704:	mov	w1, w21
  402708:	mov	x0, x24
  40270c:	bl	409398 <ferror@plt+0x7c18>
  402710:	mov	x4, x0
  402714:	ldrb	w0, [x0]
  402718:	cbz	w0, 40267c <ferror@plt+0xefc>
  40271c:	b	4025c8 <ferror@plt+0xe48>
  402720:	stp	x29, x30, [sp, #-80]!
  402724:	mov	x29, sp
  402728:	stp	x19, x20, [sp, #16]
  40272c:	mov	x19, x1
  402730:	stp	x21, x22, [sp, #32]
  402734:	mov	x22, x0
  402738:	stp	x23, x24, [sp, #48]
  40273c:	mov	w23, w2
  402740:	mov	w24, w3
  402744:	stp	x25, x26, [sp, #64]
  402748:	and	w25, w5, #0xff
  40274c:	cbnz	w4, 4027b4 <ferror@plt+0x1034>
  402750:	mov	x3, x1
  402754:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402758:	mov	x2, #0x6                   	// #6
  40275c:	add	x0, x0, #0x5e8
  402760:	mov	x1, #0x1                   	// #1
  402764:	bl	4016c0 <fwrite@plt>
  402768:	mov	w3, w24
  40276c:	mov	x0, x19
  402770:	mov	w1, #0x1                   	// #1
  402774:	adrp	x2, 40c000 <ferror@plt+0xa880>
  402778:	add	x2, x2, #0x5d8
  40277c:	bl	401620 <__fprintf_chk@plt>
  402780:	mov	w3, w25
  402784:	mov	w2, w23
  402788:	mov	x1, x19
  40278c:	mov	x0, x22
  402790:	bl	4024f0 <ferror@plt+0xd70>
  402794:	mov	x1, x19
  402798:	mov	w0, #0xa                   	// #10
  40279c:	ldp	x19, x20, [sp, #16]
  4027a0:	ldp	x21, x22, [sp, #32]
  4027a4:	ldp	x23, x24, [sp, #48]
  4027a8:	ldp	x25, x26, [sp, #64]
  4027ac:	ldp	x29, x30, [sp], #80
  4027b0:	b	401460 <fputc@plt>
  4027b4:	adrp	x21, 432000 <ferror@plt+0x30880>
  4027b8:	mov	w20, w4
  4027bc:	mov	w0, #0x9                   	// #9
  4027c0:	bl	401460 <fputc@plt>
  4027c4:	ldr	x21, [x21, #4016]
  4027c8:	ldr	x3, [x21]
  4027cc:	cbz	x3, 402768 <ferror@plt+0xfe8>
  4027d0:	adrp	x26, 40c000 <ferror@plt+0xa880>
  4027d4:	add	x26, x26, #0x5d0
  4027d8:	b	4027e4 <ferror@plt+0x1064>
  4027dc:	ldr	x3, [x21, #16]!
  4027e0:	cbz	x3, 402768 <ferror@plt+0xfe8>
  4027e4:	ldr	w0, [x21, #8]
  4027e8:	asr	w0, w20, w0
  4027ec:	tbz	w0, #0, 4027dc <ferror@plt+0x105c>
  4027f0:	mov	x2, x26
  4027f4:	mov	x0, x19
  4027f8:	mov	w1, #0x1                   	// #1
  4027fc:	bl	401620 <__fprintf_chk@plt>
  402800:	b	4027dc <ferror@plt+0x105c>
  402804:	nop
  402808:	stp	x29, x30, [sp, #-64]!
  40280c:	mov	x29, sp
  402810:	stp	x19, x20, [sp, #16]
  402814:	ands	w20, w0, #0xff
  402818:	stp	x21, x22, [sp, #32]
  40281c:	b.eq	4028a8 <ferror@plt+0x1128>  // b.none
  402820:	adrp	x22, 433000 <ferror@plt+0x31880>
  402824:	adrp	x21, 429000 <ferror@plt+0x27880>
  402828:	add	x3, x22, #0x350
  40282c:	add	x21, x21, #0x88
  402830:	strb	wzr, [x22, #848]
  402834:	mov	x19, #0x0                   	// #0
  402838:	str	x23, [sp, #48]
  40283c:	adrp	x23, 40c000 <ferror@plt+0xa880>
  402840:	add	x23, x23, #0x5f8
  402844:	b	402868 <ferror@plt+0x10e8>
  402848:	ldr	x1, [x21, x19, lsl #3]
  40284c:	mov	x0, x3
  402850:	mov	x2, #0x3c                  	// #60
  402854:	bl	401680 <__strcat_chk@plt>
  402858:	mov	x3, x0
  40285c:	add	x19, x19, #0x1
  402860:	cmp	x19, #0x8
  402864:	b.eq	402890 <ferror@plt+0x1110>  // b.none
  402868:	asr	w0, w20, w19
  40286c:	tbz	w0, #0, 40285c <ferror@plt+0x10dc>
  402870:	ldrb	w0, [x3]
  402874:	cbz	w0, 402848 <ferror@plt+0x10c8>
  402878:	mov	x0, x3
  40287c:	mov	x1, x23
  402880:	mov	x2, #0x3c                  	// #60
  402884:	bl	401680 <__strcat_chk@plt>
  402888:	mov	x3, x0
  40288c:	b	402848 <ferror@plt+0x10c8>
  402890:	add	x0, x22, #0x350
  402894:	ldp	x19, x20, [sp, #16]
  402898:	ldp	x21, x22, [sp, #32]
  40289c:	ldr	x23, [sp, #48]
  4028a0:	ldp	x29, x30, [sp], #64
  4028a4:	ret
  4028a8:	adrp	x22, 433000 <ferror@plt+0x31880>
  4028ac:	mov	x2, #0x3c                  	// #60
  4028b0:	add	x0, x22, #0x350
  4028b4:	adrp	x1, 40c000 <ferror@plt+0xa880>
  4028b8:	add	x1, x1, #0x5f0
  4028bc:	bl	401680 <__strcat_chk@plt>
  4028c0:	add	x0, x22, #0x350
  4028c4:	ldp	x19, x20, [sp, #16]
  4028c8:	ldp	x21, x22, [sp, #32]
  4028cc:	ldp	x29, x30, [sp], #64
  4028d0:	ret
  4028d4:	nop
  4028d8:	stp	x29, x30, [sp, #-32]!
  4028dc:	mov	x29, sp
  4028e0:	stp	x19, x20, [sp, #16]
  4028e4:	mov	w19, w1
  4028e8:	mov	x20, x0
  4028ec:	mov	x1, x0
  4028f0:	mov	w0, #0x27                  	// #39
  4028f4:	bl	401460 <fputc@plt>
  4028f8:	cmp	w19, #0x27
  4028fc:	mov	w0, #0x5c                  	// #92
  402900:	ccmp	w19, w0, #0x4, ne  // ne = any
  402904:	b.eq	40293c <ferror@plt+0x11bc>  // b.none
  402908:	bl	401640 <__ctype_b_loc@plt>
  40290c:	ldr	x0, [x0]
  402910:	ldrsh	w0, [x0, w19, sxtw #1]
  402914:	tbnz	w0, #31, 402968 <ferror@plt+0x11e8>
  402918:	mov	w0, #0x7f                  	// #127
  40291c:	adrp	x2, 40c000 <ferror@plt+0xa880>
  402920:	cmp	w19, #0x20
  402924:	ccmp	w19, w0, #0x2, ne  // ne = any
  402928:	add	x0, x2, #0x560
  40292c:	adrp	x2, 40c000 <ferror@plt+0xa880>
  402930:	add	x2, x2, #0x568
  402934:	csel	x2, x2, x0, ls  // ls = plast
  402938:	b	402944 <ferror@plt+0x11c4>
  40293c:	adrp	x2, 40c000 <ferror@plt+0xa880>
  402940:	add	x2, x2, #0x558
  402944:	mov	w3, w19
  402948:	mov	x0, x20
  40294c:	mov	w1, #0x1                   	// #1
  402950:	bl	401620 <__fprintf_chk@plt>
  402954:	mov	x1, x20
  402958:	mov	w0, #0x27                  	// #39
  40295c:	ldp	x19, x20, [sp, #16]
  402960:	ldp	x29, x30, [sp], #32
  402964:	b	401460 <fputc@plt>
  402968:	adrp	x2, 40c000 <ferror@plt+0xa880>
  40296c:	add	x2, x2, #0x560
  402970:	b	402944 <ferror@plt+0x11c4>
  402974:	nop
  402978:	stp	x29, x30, [sp, #-80]!
  40297c:	mov	x29, sp
  402980:	stp	x21, x22, [sp, #32]
  402984:	mov	x21, x1
  402988:	mov	x1, #0x6b62                	// #27490
  40298c:	movk	x1, #0x7965, lsl #16
  402990:	stp	x19, x20, [sp, #16]
  402994:	movk	x1, #0x616d, lsl #32
  402998:	movk	x1, #0x70, lsl #48
  40299c:	mov	x20, x0
  4029a0:	str	x1, [sp, #72]
  4029a4:	bl	4044c0 <ferror@plt+0x2d40>
  4029a8:	tbnz	w0, #31, 402a20 <ferror@plt+0x12a0>
  4029ac:	mov	x3, x21
  4029b0:	add	x0, sp, #0x48
  4029b4:	mov	x2, #0x1                   	// #1
  4029b8:	mov	x1, #0x7                   	// #7
  4029bc:	bl	4016c0 <fwrite@plt>
  4029c0:	cmp	x0, #0x1
  4029c4:	b.ne	402a14 <ferror@plt+0x1294>  // b.any
  4029c8:	add	x22, sp, #0x44
  4029cc:	mov	w19, #0x0                   	// #0
  4029d0:	b	4029dc <ferror@plt+0x125c>
  4029d4:	cmp	w19, #0x100
  4029d8:	b.eq	402a70 <ferror@plt+0x12f0>  // b.none
  4029dc:	mov	w1, w19
  4029e0:	mov	x0, x20
  4029e4:	bl	403ec0 <ferror@plt+0x2740>
  4029e8:	cmp	w0, #0x0
  4029ec:	cset	w4, ne  // ne = any
  4029f0:	mov	x2, #0x1                   	// #1
  4029f4:	mov	x3, x21
  4029f8:	mov	x1, x2
  4029fc:	mov	x0, x22
  402a00:	add	w19, w19, #0x1
  402a04:	strb	w4, [sp, #68]
  402a08:	bl	4016c0 <fwrite@plt>
  402a0c:	cmp	x0, #0x1
  402a10:	b.eq	4029d4 <ferror@plt+0x1254>  // b.none
  402a14:	ldr	w0, [x20, #56]
  402a18:	cmp	w0, #0x2
  402a1c:	b.gt	402a34 <ferror@plt+0x12b4>
  402a20:	mov	w0, #0xffffffff            	// #-1
  402a24:	ldp	x19, x20, [sp, #16]
  402a28:	ldp	x21, x22, [sp, #32]
  402a2c:	ldp	x29, x30, [sp], #80
  402a30:	ret
  402a34:	mov	w2, #0x5                   	// #5
  402a38:	adrp	x1, 40c000 <ferror@plt+0xa880>
  402a3c:	mov	x0, #0x0                   	// #0
  402a40:	add	x1, x1, #0x600
  402a44:	bl	401700 <dcgettext@plt>
  402a48:	mov	x5, x0
  402a4c:	adrp	x4, 40c000 <ferror@plt+0xa880>
  402a50:	mov	x0, x20
  402a54:	add	x4, x4, #0xaf8
  402a58:	adrp	x2, 40c000 <ferror@plt+0xa880>
  402a5c:	mov	w3, #0x55                  	// #85
  402a60:	add	x2, x2, #0x620
  402a64:	mov	w1, #0x3                   	// #3
  402a68:	bl	401fe8 <ferror@plt+0x868>
  402a6c:	b	402a20 <ferror@plt+0x12a0>
  402a70:	str	x23, [sp, #48]
  402a74:	mov	w23, #0x0                   	// #0
  402a78:	mov	w1, w23
  402a7c:	mov	x0, x20
  402a80:	bl	403ec0 <ferror@plt+0x2740>
  402a84:	cbnz	w0, 402aa0 <ferror@plt+0x1320>
  402a88:	add	w23, w23, #0x1
  402a8c:	cmp	w23, #0x100
  402a90:	b.ne	402a78 <ferror@plt+0x12f8>  // b.any
  402a94:	mov	w0, #0x0                   	// #0
  402a98:	ldr	x23, [sp, #48]
  402a9c:	b	402a24 <ferror@plt+0x12a4>
  402aa0:	mov	w19, #0x0                   	// #0
  402aa4:	b	402ab0 <ferror@plt+0x1330>
  402aa8:	cmp	w19, #0x80
  402aac:	b.eq	402a88 <ferror@plt+0x1308>  // b.none
  402ab0:	mov	w2, w19
  402ab4:	mov	w1, w23
  402ab8:	mov	x0, x20
  402abc:	bl	404088 <ferror@plt+0x2908>
  402ac0:	mov	w4, w0
  402ac4:	mov	x3, x21
  402ac8:	mov	x0, x22
  402acc:	mov	x2, #0x1                   	// #1
  402ad0:	mov	x1, #0x4                   	// #4
  402ad4:	add	w19, w19, #0x1
  402ad8:	str	w4, [sp, #68]
  402adc:	bl	4016c0 <fwrite@plt>
  402ae0:	cmp	x0, #0x1
  402ae4:	b.eq	402aa8 <ferror@plt+0x1328>  // b.none
  402ae8:	ldr	x23, [sp, #48]
  402aec:	b	402a14 <ferror@plt+0x1294>
  402af0:	sub	sp, sp, #0x860
  402af4:	stp	x29, x30, [sp]
  402af8:	mov	x29, sp
  402afc:	stp	x19, x20, [sp, #16]
  402b00:	mov	x20, x1
  402b04:	stp	x21, x22, [sp, #32]
  402b08:	mov	x22, x0
  402b0c:	bl	4044c0 <ferror@plt+0x2d40>
  402b10:	tbnz	w0, #31, 4032b4 <ferror@plt+0x1b34>
  402b14:	mov	x3, x20
  402b18:	mov	x2, #0x41                  	// #65
  402b1c:	mov	x1, #0x1                   	// #1
  402b20:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402b24:	add	x0, x0, #0x630
  402b28:	stp	x23, x24, [sp, #48]
  402b2c:	mov	w21, #0x0                   	// #0
  402b30:	stp	x25, x26, [sp, #64]
  402b34:	bl	4016c0 <fwrite@plt>
  402b38:	mov	x3, x20
  402b3c:	mov	x2, #0x42                  	// #66
  402b40:	mov	x1, #0x1                   	// #1
  402b44:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402b48:	add	x0, x0, #0x678
  402b4c:	bl	4016c0 <fwrite@plt>
  402b50:	adrp	x24, 40c000 <ferror@plt+0xa880>
  402b54:	mov	x3, x20
  402b58:	mov	x2, #0x1c                  	// #28
  402b5c:	mov	x1, #0x1                   	// #1
  402b60:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402b64:	add	x0, x0, #0x6c0
  402b68:	bl	4016c0 <fwrite@plt>
  402b6c:	mov	x3, x20
  402b70:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402b74:	mov	x2, #0x17                  	// #23
  402b78:	add	x0, x0, #0x6e0
  402b7c:	mov	x1, #0x1                   	// #1
  402b80:	adrp	x23, 40c000 <ferror@plt+0xa880>
  402b84:	add	x24, x24, #0x700
  402b88:	add	x23, x23, #0x728
  402b8c:	bl	4016c0 <fwrite@plt>
  402b90:	b	402ba0 <ferror@plt+0x1420>
  402b94:	add	w21, w21, #0x1
  402b98:	cmp	w21, #0x100
  402b9c:	b.eq	402c5c <ferror@plt+0x14dc>  // b.none
  402ba0:	mov	w1, w21
  402ba4:	mov	x0, x22
  402ba8:	bl	403ec0 <ferror@plt+0x2740>
  402bac:	cbz	w0, 402b94 <ferror@plt+0x1414>
  402bb0:	cbz	w21, 402bcc <ferror@plt+0x144c>
  402bb4:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402bb8:	mov	x3, x20
  402bbc:	add	x0, x0, #0x6f8
  402bc0:	mov	x2, #0x7                   	// #7
  402bc4:	mov	x1, #0x1                   	// #1
  402bc8:	bl	4016c0 <fwrite@plt>
  402bcc:	mov	w0, w21
  402bd0:	bl	402808 <ferror@plt+0x1088>
  402bd4:	mov	x2, x24
  402bd8:	mov	x3, x0
  402bdc:	mov	w19, #0x0                   	// #0
  402be0:	mov	x0, x20
  402be4:	mov	w1, #0x1                   	// #1
  402be8:	bl	401620 <__fprintf_chk@plt>
  402bec:	b	402c20 <ferror@plt+0x14a0>
  402bf0:	mov	w2, w19
  402bf4:	mov	w1, w21
  402bf8:	mov	x0, x22
  402bfc:	bl	404088 <ferror@plt+0x2908>
  402c00:	add	w19, w19, #0x1
  402c04:	eor	w3, w0, #0xf000
  402c08:	mov	x2, x23
  402c0c:	mov	x0, x20
  402c10:	mov	w1, #0x1                   	// #1
  402c14:	bl	401620 <__fprintf_chk@plt>
  402c18:	cmp	w19, #0x100
  402c1c:	b.eq	402c38 <ferror@plt+0x14b8>  // b.none
  402c20:	tst	x19, #0x7
  402c24:	b.ne	402bf0 <ferror@plt+0x1470>  // b.any
  402c28:	mov	x1, x20
  402c2c:	mov	w0, #0xa                   	// #10
  402c30:	bl	401460 <fputc@plt>
  402c34:	b	402bf0 <ferror@plt+0x1470>
  402c38:	mov	x3, x20
  402c3c:	add	w21, w21, #0x1
  402c40:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402c44:	mov	x2, #0x5                   	// #5
  402c48:	add	x0, x0, #0x738
  402c4c:	mov	x1, #0x1                   	// #1
  402c50:	bl	4016c0 <fwrite@plt>
  402c54:	cmp	w21, #0x100
  402c58:	b.ne	402ba0 <ferror@plt+0x1420>  // b.any
  402c5c:	mov	w19, #0xff                  	// #255
  402c60:	b	402c6c <ferror@plt+0x14ec>
  402c64:	subs	w19, w19, #0x1
  402c68:	b.eq	402c7c <ferror@plt+0x14fc>  // b.none
  402c6c:	mov	w1, w19
  402c70:	mov	x0, x22
  402c74:	bl	403ec0 <ferror@plt+0x2740>
  402c78:	cbz	w0, 402c64 <ferror@plt+0x14e4>
  402c7c:	mov	x2, #0x24                  	// #36
  402c80:	mov	x3, x20
  402c84:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402c88:	mov	x1, #0x1                   	// #1
  402c8c:	add	x0, x0, #0x740
  402c90:	bl	4016c0 <fwrite@plt>
  402c94:	adrp	x23, 40c000 <ferror@plt+0xa880>
  402c98:	adrp	x25, 40c000 <ferror@plt+0xa880>
  402c9c:	adrp	x24, 40c000 <ferror@plt+0xa880>
  402ca0:	add	w26, w19, #0x1
  402ca4:	add	x2, x23, #0x628
  402ca8:	add	x25, x25, #0x770
  402cac:	add	x24, x24, #0x768
  402cb0:	mov	w21, #0x0                   	// #0
  402cb4:	b	402cf0 <ferror@plt+0x1570>
  402cb8:	bl	402808 <ferror@plt+0x1088>
  402cbc:	add	w21, w21, #0x1
  402cc0:	mov	x3, x0
  402cc4:	mov	x2, x24
  402cc8:	mov	x0, x20
  402ccc:	mov	w1, #0x1                   	// #1
  402cd0:	bl	401620 <__fprintf_chk@plt>
  402cd4:	adrp	x0, 40d000 <ferror@plt+0xb880>
  402cd8:	add	x2, x23, #0x628
  402cdc:	add	x0, x0, #0x270
  402ce0:	cmp	w21, w26
  402ce4:	b.eq	402d40 <ferror@plt+0x15c0>  // b.none
  402ce8:	tst	x21, #0x3
  402cec:	csel	x2, x0, x2, ne  // ne = any
  402cf0:	mov	w1, #0x1                   	// #1
  402cf4:	mov	x0, x20
  402cf8:	bl	401620 <__fprintf_chk@plt>
  402cfc:	mov	w1, w21
  402d00:	mov	x0, x22
  402d04:	bl	403ec0 <ferror@plt+0x2740>
  402d08:	mov	w1, w0
  402d0c:	mov	w0, w21
  402d10:	cbnz	w1, 402cb8 <ferror@plt+0x1538>
  402d14:	mov	x2, #0x2                   	// #2
  402d18:	mov	x3, x20
  402d1c:	mov	x0, x25
  402d20:	add	w21, w21, #0x1
  402d24:	mov	x1, #0x1                   	// #1
  402d28:	bl	4016c0 <fwrite@plt>
  402d2c:	adrp	x0, 40d000 <ferror@plt+0xb880>
  402d30:	add	x2, x23, #0x628
  402d34:	add	x0, x0, #0x270
  402d38:	cmp	w21, w26
  402d3c:	b.ne	402ce8 <ferror@plt+0x1568>  // b.any
  402d40:	cmp	w19, #0xff
  402d44:	b.eq	402d60 <ferror@plt+0x15e0>  // b.none
  402d48:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402d4c:	mov	x3, x20
  402d50:	add	x0, x0, #0x778
  402d54:	mov	x2, #0x2                   	// #2
  402d58:	mov	x1, #0x1                   	// #1
  402d5c:	bl	4016c0 <fwrite@plt>
  402d60:	ldr	x3, [x22, #8]
  402d64:	mov	x0, x20
  402d68:	mov	w1, #0x1                   	// #1
  402d6c:	adrp	x2, 40c000 <ferror@plt+0xa880>
  402d70:	add	x2, x2, #0x780
  402d74:	mov	x19, #0xff                  	// #255
  402d78:	ldr	w3, [x3, #16]
  402d7c:	bl	401620 <__fprintf_chk@plt>
  402d80:	mov	x3, x20
  402d84:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402d88:	mov	x2, #0xd5                  	// #213
  402d8c:	mov	x1, #0x1                   	// #1
  402d90:	add	x0, x0, #0x7a8
  402d94:	bl	4016c0 <fwrite@plt>
  402d98:	b	402da4 <ferror@plt+0x1624>
  402d9c:	cmn	x19, #0x1
  402da0:	b.eq	403218 <ferror@plt+0x1a98>  // b.none
  402da4:	ldr	x0, [x22, #16]
  402da8:	mov	x1, x19
  402dac:	add	w23, w19, #0x1
  402db0:	sub	x19, x19, #0x1
  402db4:	bl	40b0f0 <ferror@plt+0x9970>
  402db8:	cbz	x0, 402d9c <ferror@plt+0x161c>
  402dbc:	add	x24, sp, #0x60
  402dc0:	mov	x3, x20
  402dc4:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402dc8:	mov	x2, #0x14                  	// #20
  402dcc:	add	x0, x0, #0x880
  402dd0:	mov	x1, #0x1                   	// #1
  402dd4:	mov	x25, x24
  402dd8:	mov	x21, #0x0                   	// #0
  402ddc:	mov	x26, #0x0                   	// #0
  402de0:	stp	x27, x28, [sp, #80]
  402de4:	adrp	x27, 40c000 <ferror@plt+0xa880>
  402de8:	bl	4016c0 <fwrite@plt>
  402dec:	add	x27, x27, #0x898
  402df0:	b	402e04 <ferror@plt+0x1684>
  402df4:	add	x21, x21, #0x1
  402df8:	add	x25, x25, #0x8
  402dfc:	cmp	w23, w21
  402e00:	b.le	402e7c <ferror@plt+0x16fc>
  402e04:	ldr	x0, [x22, #16]
  402e08:	mov	x1, x21
  402e0c:	bl	40b0f0 <ferror@plt+0x9970>
  402e10:	mov	x19, x0
  402e14:	cbz	x0, 402df4 <ferror@plt+0x1674>
  402e18:	str	x26, [x25]
  402e1c:	mov	x1, x20
  402e20:	mov	w0, #0x9                   	// #9
  402e24:	bl	401460 <fputc@plt>
  402e28:	ldrb	w1, [x19]
  402e2c:	cbz	w1, 4032ac <ferror@plt+0x1b2c>
  402e30:	mov	x28, x19
  402e34:	nop
  402e38:	mov	x0, x20
  402e3c:	mov	w2, #0x1                   	// #1
  402e40:	bl	402448 <ferror@plt+0xcc8>
  402e44:	ldrb	w1, [x28, #1]!
  402e48:	cbnz	w1, 402e38 <ferror@plt+0x16b8>
  402e4c:	sub	x0, x28, x19
  402e50:	add	x0, x0, #0x1
  402e54:	add	x26, x26, x0
  402e58:	mov	x3, x20
  402e5c:	mov	x0, x27
  402e60:	add	x21, x21, #0x1
  402e64:	mov	x2, #0x4                   	// #4
  402e68:	mov	x1, #0x1                   	// #1
  402e6c:	bl	4016c0 <fwrite@plt>
  402e70:	add	x25, x25, #0x8
  402e74:	cmp	w23, w21
  402e78:	b.gt	402e04 <ferror@plt+0x1684>
  402e7c:	mov	x3, x20
  402e80:	mov	x2, #0x4                   	// #4
  402e84:	mov	x1, #0x1                   	// #1
  402e88:	adrp	x21, 40c000 <ferror@plt+0xa880>
  402e8c:	add	x0, x21, #0x910
  402e90:	bl	4016c0 <fwrite@plt>
  402e94:	mov	x3, x20
  402e98:	mov	x2, #0x71                  	// #113
  402e9c:	mov	x1, #0x1                   	// #1
  402ea0:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402ea4:	add	x0, x0, #0x978
  402ea8:	bl	4016c0 <fwrite@plt>
  402eac:	mov	x3, x20
  402eb0:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402eb4:	mov	x2, #0x22                  	// #34
  402eb8:	add	x0, x0, #0x9f0
  402ebc:	mov	x1, #0x1                   	// #1
  402ec0:	adrp	x26, 40c000 <ferror@plt+0xa880>
  402ec4:	adrp	x25, 40c000 <ferror@plt+0xa880>
  402ec8:	add	x26, x26, #0x8b8
  402ecc:	add	x25, x25, #0x8a0
  402ed0:	mov	x19, #0x0                   	// #0
  402ed4:	bl	4016c0 <fwrite@plt>
  402ed8:	b	402f00 <ferror@plt+0x1780>
  402edc:	ldr	x3, [x24]
  402ee0:	mov	x2, x25
  402ee4:	mov	x0, x20
  402ee8:	add	x19, x19, #0x1
  402eec:	mov	w1, #0x1                   	// #1
  402ef0:	add	x24, x24, #0x8
  402ef4:	bl	401620 <__fprintf_chk@plt>
  402ef8:	cmp	w23, w19
  402efc:	b.le	402f34 <ferror@plt+0x17b4>
  402f00:	ldr	x0, [x22, #16]
  402f04:	mov	x1, x19
  402f08:	bl	40b0f0 <ferror@plt+0x9970>
  402f0c:	cbnz	x0, 402edc <ferror@plt+0x175c>
  402f10:	mov	x3, x20
  402f14:	mov	x0, x26
  402f18:	add	x19, x19, #0x1
  402f1c:	mov	x2, #0x4                   	// #4
  402f20:	mov	x1, #0x1                   	// #1
  402f24:	bl	4016c0 <fwrite@plt>
  402f28:	add	x24, x24, #0x8
  402f2c:	cmp	w23, w19
  402f30:	b.gt	402f00 <ferror@plt+0x1780>
  402f34:	cmp	w23, #0x100
  402f38:	ldp	x27, x28, [sp, #80]
  402f3c:	b.ne	403290 <ferror@plt+0x1b10>  // b.any
  402f40:	mov	x3, x20
  402f44:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402f48:	mov	x2, #0x3                   	// #3
  402f4c:	add	x0, x0, #0x8c0
  402f50:	mov	x1, #0x1                   	// #1
  402f54:	bl	4016c0 <fwrite@plt>
  402f58:	ldr	w0, [x22]
  402f5c:	tbz	w0, #4, 4030e8 <ferror@plt+0x1968>
  402f60:	mov	x1, #0x1                   	// #1
  402f64:	mov	x3, x20
  402f68:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402f6c:	mov	x2, #0x2e                  	// #46
  402f70:	add	x0, x0, #0x8c8
  402f74:	bl	4016c0 <fwrite@plt>
  402f78:	ldr	x0, [x22, #24]
  402f7c:	ldr	x1, [x0, #16]
  402f80:	cmp	x1, #0x0
  402f84:	b.le	403098 <ferror@plt+0x1918>
  402f88:	mov	x1, #0x0                   	// #0
  402f8c:	bl	40b0f0 <ferror@plt+0x9970>
  402f90:	mov	x23, x0
  402f94:	adrp	x0, 40c000 <ferror@plt+0xa880>
  402f98:	add	x19, x0, #0x8f8
  402f9c:	mov	x3, x20
  402fa0:	mov	x2, #0x2                   	// #2
  402fa4:	mov	x1, #0x1                   	// #1
  402fa8:	mov	x0, x19
  402fac:	bl	4016c0 <fwrite@plt>
  402fb0:	ldr	w1, [x23]
  402fb4:	mov	x0, x20
  402fb8:	mov	w2, #0x1                   	// #1
  402fbc:	mov	x24, #0x1                   	// #1
  402fc0:	bl	402448 <ferror@plt+0xcc8>
  402fc4:	ldr	w1, [x23, #4]
  402fc8:	mov	x0, x20
  402fcc:	mov	w2, #0x1                   	// #1
  402fd0:	bl	402448 <ferror@plt+0xcc8>
  402fd4:	ldr	w3, [x23, #8]
  402fd8:	adrp	x2, 40c000 <ferror@plt+0xa880>
  402fdc:	add	x2, x2, #0x900
  402fe0:	mov	x0, x20
  402fe4:	mov	x26, x2
  402fe8:	mov	w1, #0x1                   	// #1
  402fec:	bl	401620 <__fprintf_chk@plt>
  402ff0:	ldr	x0, [x22, #24]
  402ff4:	mov	x1, x24
  402ff8:	and	w25, w24, #0x1
  402ffc:	ldr	x2, [x0, #16]
  403000:	cmp	x24, x2
  403004:	add	x24, x24, #0x1
  403008:	b.ge	403088 <ferror@plt+0x1908>  // b.tcont
  40300c:	bl	40b0f0 <ferror@plt+0x9970>
  403010:	mov	x23, x0
  403014:	mov	x3, x20
  403018:	mov	x2, #0x2                   	// #2
  40301c:	mov	x1, #0x1                   	// #1
  403020:	mov	x0, x19
  403024:	bl	4016c0 <fwrite@plt>
  403028:	ldr	w1, [x23]
  40302c:	mov	x0, x20
  403030:	mov	w2, #0x1                   	// #1
  403034:	bl	402448 <ferror@plt+0xcc8>
  403038:	ldr	w1, [x23, #4]
  40303c:	mov	x0, x20
  403040:	mov	w2, #0x1                   	// #1
  403044:	bl	402448 <ferror@plt+0xcc8>
  403048:	ldr	w3, [x23, #8]
  40304c:	mov	x2, x26
  403050:	mov	x0, x20
  403054:	mov	w1, #0x1                   	// #1
  403058:	bl	401620 <__fprintf_chk@plt>
  40305c:	cbz	w25, 402ff0 <ferror@plt+0x1870>
  403060:	mov	x1, x20
  403064:	mov	w0, #0xa                   	// #10
  403068:	bl	401460 <fputc@plt>
  40306c:	and	w25, w24, #0x1
  403070:	ldr	x0, [x22, #24]
  403074:	mov	x1, x24
  403078:	ldr	x2, [x0, #16]
  40307c:	cmp	x24, x2
  403080:	add	x24, x24, #0x1
  403084:	b.lt	40300c <ferror@plt+0x188c>  // b.tstop
  403088:	cbz	w25, 403098 <ferror@plt+0x1918>
  40308c:	mov	x1, x20
  403090:	mov	w0, #0xa                   	// #10
  403094:	bl	401460 <fputc@plt>
  403098:	mov	x3, x20
  40309c:	mov	x2, #0x4                   	// #4
  4030a0:	mov	x1, #0x1                   	// #1
  4030a4:	add	x0, x21, #0x910
  4030a8:	bl	4016c0 <fwrite@plt>
  4030ac:	ldr	x3, [x22, #24]
  4030b0:	mov	x0, x20
  4030b4:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4030b8:	mov	w1, #0x1                   	// #1
  4030bc:	add	x2, x2, #0x918
  4030c0:	ldr	w3, [x3, #16]
  4030c4:	bl	401620 <__fprintf_chk@plt>
  4030c8:	ldp	x23, x24, [sp, #48]
  4030cc:	mov	w0, #0x0                   	// #0
  4030d0:	ldp	x25, x26, [sp, #64]
  4030d4:	ldp	x29, x30, [sp]
  4030d8:	ldp	x19, x20, [sp, #16]
  4030dc:	ldp	x21, x22, [sp, #32]
  4030e0:	add	sp, sp, #0x860
  4030e4:	ret
  4030e8:	mov	x1, #0x1                   	// #1
  4030ec:	mov	x3, x20
  4030f0:	adrp	x0, 40c000 <ferror@plt+0xa880>
  4030f4:	mov	x2, #0x2c                  	// #44
  4030f8:	add	x0, x0, #0x940
  4030fc:	bl	4016c0 <fwrite@plt>
  403100:	ldr	x0, [x22, #24]
  403104:	ldr	x1, [x0, #16]
  403108:	cmp	x1, #0x0
  40310c:	b.le	403098 <ferror@plt+0x1918>
  403110:	mov	x1, #0x0                   	// #0
  403114:	bl	40b0f0 <ferror@plt+0x9970>
  403118:	mov	x23, x0
  40311c:	adrp	x0, 40c000 <ferror@plt+0xa880>
  403120:	add	x19, x0, #0x8f8
  403124:	mov	x3, x20
  403128:	mov	x2, #0x2                   	// #2
  40312c:	mov	x1, #0x1                   	// #1
  403130:	mov	x0, x19
  403134:	bl	4016c0 <fwrite@plt>
  403138:	ldr	w1, [x23]
  40313c:	mov	x0, x20
  403140:	mov	w2, #0x1                   	// #1
  403144:	mov	x24, #0x1                   	// #1
  403148:	bl	402448 <ferror@plt+0xcc8>
  40314c:	ldr	w1, [x23, #4]
  403150:	mov	x0, x20
  403154:	mov	w2, #0x1                   	// #1
  403158:	bl	402448 <ferror@plt+0xcc8>
  40315c:	ldr	w1, [x23, #8]
  403160:	mov	x0, x20
  403164:	mov	w2, #0x0                   	// #0
  403168:	bl	402448 <ferror@plt+0xcc8>
  40316c:	adrp	x0, 40c000 <ferror@plt+0xa880>
  403170:	add	x0, x0, #0x970
  403174:	mov	x3, x20
  403178:	mov	x26, x0
  40317c:	mov	x1, x24
  403180:	mov	x2, #0x2                   	// #2
  403184:	bl	4016c0 <fwrite@plt>
  403188:	ldr	x0, [x22, #24]
  40318c:	mov	x1, x24
  403190:	and	w25, w24, #0x1
  403194:	ldr	x2, [x0, #16]
  403198:	cmp	x24, x2
  40319c:	add	x24, x24, #0x1
  4031a0:	b.ge	403088 <ferror@plt+0x1908>  // b.tcont
  4031a4:	bl	40b0f0 <ferror@plt+0x9970>
  4031a8:	mov	x23, x0
  4031ac:	mov	x3, x20
  4031b0:	mov	x2, #0x2                   	// #2
  4031b4:	mov	x1, #0x1                   	// #1
  4031b8:	mov	x0, x19
  4031bc:	bl	4016c0 <fwrite@plt>
  4031c0:	ldr	w1, [x23]
  4031c4:	mov	x0, x20
  4031c8:	mov	w2, #0x1                   	// #1
  4031cc:	bl	402448 <ferror@plt+0xcc8>
  4031d0:	ldr	w1, [x23, #4]
  4031d4:	mov	x0, x20
  4031d8:	mov	w2, #0x1                   	// #1
  4031dc:	bl	402448 <ferror@plt+0xcc8>
  4031e0:	ldr	w1, [x23, #8]
  4031e4:	mov	x0, x20
  4031e8:	mov	w2, #0x0                   	// #0
  4031ec:	bl	402448 <ferror@plt+0xcc8>
  4031f0:	mov	x3, x20
  4031f4:	mov	x0, x26
  4031f8:	mov	x2, #0x2                   	// #2
  4031fc:	mov	x1, #0x1                   	// #1
  403200:	bl	4016c0 <fwrite@plt>
  403204:	cbz	w25, 403188 <ferror@plt+0x1a08>
  403208:	mov	x1, x20
  40320c:	mov	w0, #0xa                   	// #10
  403210:	bl	401460 <fputc@plt>
  403214:	b	403188 <ferror@plt+0x1a08>
  403218:	mov	x3, x20
  40321c:	mov	x2, #0x14                  	// #20
  403220:	mov	x1, #0x1                   	// #1
  403224:	adrp	x0, 40c000 <ferror@plt+0xa880>
  403228:	add	x0, x0, #0x880
  40322c:	bl	4016c0 <fwrite@plt>
  403230:	mov	x3, x20
  403234:	mov	x2, #0x3                   	// #3
  403238:	mov	x1, #0x1                   	// #1
  40323c:	adrp	x0, 40c000 <ferror@plt+0xa880>
  403240:	add	x0, x0, #0xa18
  403244:	bl	4016c0 <fwrite@plt>
  403248:	mov	x3, x20
  40324c:	mov	x2, #0x4                   	// #4
  403250:	mov	x1, #0x1                   	// #1
  403254:	adrp	x21, 40c000 <ferror@plt+0xa880>
  403258:	add	x0, x21, #0x910
  40325c:	bl	4016c0 <fwrite@plt>
  403260:	mov	x3, x20
  403264:	mov	x2, #0x71                  	// #113
  403268:	mov	x1, #0x1                   	// #1
  40326c:	adrp	x0, 40c000 <ferror@plt+0xa880>
  403270:	add	x0, x0, #0x978
  403274:	bl	4016c0 <fwrite@plt>
  403278:	adrp	x0, 40c000 <ferror@plt+0xa880>
  40327c:	mov	x3, x20
  403280:	add	x0, x0, #0x9f0
  403284:	mov	x2, #0x22                  	// #34
  403288:	mov	x1, #0x1                   	// #1
  40328c:	bl	4016c0 <fwrite@plt>
  403290:	mov	x3, x20
  403294:	adrp	x0, 40c000 <ferror@plt+0xa880>
  403298:	mov	x2, #0x4                   	// #4
  40329c:	mov	x1, #0x1                   	// #1
  4032a0:	add	x0, x0, #0x8b8
  4032a4:	bl	4016c0 <fwrite@plt>
  4032a8:	b	402f40 <ferror@plt+0x17c0>
  4032ac:	mov	x0, #0x1                   	// #1
  4032b0:	b	402e54 <ferror@plt+0x16d4>
  4032b4:	mov	w0, #0xffffffff            	// #-1
  4032b8:	b	4030d4 <ferror@plt+0x1954>
  4032bc:	nop
  4032c0:	stp	x29, x30, [sp, #-80]!
  4032c4:	mov	x29, sp
  4032c8:	stp	x23, x24, [sp, #48]
  4032cc:	mov	x24, x0
  4032d0:	ldr	x0, [x0, #16]
  4032d4:	stp	x21, x22, [sp, #32]
  4032d8:	mov	x21, x1
  4032dc:	ldr	x1, [x0, #24]
  4032e0:	cmp	x1, #0x0
  4032e4:	b.le	4033f4 <ferror@plt+0x1c74>
  4032e8:	mov	x22, #0x0                   	// #0
  4032ec:	stp	x19, x20, [sp, #16]
  4032f0:	stp	x25, x26, [sp, #64]
  4032f4:	adrp	x26, 40c000 <ferror@plt+0xa880>
  4032f8:	adrp	x25, 40c000 <ferror@plt+0xa880>
  4032fc:	add	x26, x26, #0xa20
  403300:	add	x25, x25, #0xa30
  403304:	b	40331c <ferror@plt+0x1b9c>
  403308:	ldr	x0, [x24, #16]
  40330c:	add	x22, x22, #0x1
  403310:	ldr	x1, [x0, #24]
  403314:	cmp	x1, x22
  403318:	b.le	4033ec <ferror@plt+0x1c6c>
  40331c:	mov	x1, x22
  403320:	bl	40b0f0 <ferror@plt+0x9970>
  403324:	mov	x20, x0
  403328:	cbz	x0, 403308 <ferror@plt+0x1b88>
  40332c:	mov	w2, w22
  403330:	mov	w1, #0x1                   	// #1
  403334:	mov	x0, x24
  403338:	bl	409398 <ferror@plt+0x7c18>
  40333c:	mov	x2, x26
  403340:	mov	x3, x0
  403344:	mov	w1, #0x1                   	// #1
  403348:	mov	x0, x21
  40334c:	bl	401620 <__fprintf_chk@plt>
  403350:	ldrb	w19, [x20]
  403354:	mov	w23, #0x5c                  	// #92
  403358:	cbnz	w19, 403394 <ferror@plt+0x1c14>
  40335c:	b	4033c0 <ferror@plt+0x1c40>
  403360:	bl	401640 <__ctype_b_loc@plt>
  403364:	mov	x3, x0
  403368:	ubfiz	x2, x19, #1, #8
  40336c:	cmp	w19, #0x20
  403370:	mov	x1, x21
  403374:	mov	w0, w19
  403378:	ldr	x3, [x3]
  40337c:	ldrsh	w2, [x3, x2]
  403380:	ccmp	w2, #0x0, #0x1, ne  // ne = any
  403384:	b.ge	403404 <ferror@plt+0x1c84>  // b.tcont
  403388:	bl	401460 <fputc@plt>
  40338c:	ldrb	w19, [x20, #1]!
  403390:	cbz	w19, 4033c0 <ferror@plt+0x1c40>
  403394:	cmp	w19, #0x22
  403398:	ccmp	w19, w23, #0x4, ne  // ne = any
  40339c:	b.ne	403360 <ferror@plt+0x1be0>  // b.any
  4033a0:	mov	x1, x21
  4033a4:	mov	w0, #0x5c                  	// #92
  4033a8:	bl	401460 <fputc@plt>
  4033ac:	ldrb	w0, [x20]
  4033b0:	mov	x1, x21
  4033b4:	bl	401460 <fputc@plt>
  4033b8:	ldrb	w19, [x20, #1]!
  4033bc:	cbnz	w19, 403394 <ferror@plt+0x1c14>
  4033c0:	mov	x1, x21
  4033c4:	mov	w0, #0x22                  	// #34
  4033c8:	bl	401460 <fputc@plt>
  4033cc:	add	x22, x22, #0x1
  4033d0:	mov	x1, x21
  4033d4:	mov	w0, #0xa                   	// #10
  4033d8:	bl	401460 <fputc@plt>
  4033dc:	ldr	x0, [x24, #16]
  4033e0:	ldr	x1, [x0, #24]
  4033e4:	cmp	x1, x22
  4033e8:	b.gt	40331c <ferror@plt+0x1b9c>
  4033ec:	ldp	x19, x20, [sp, #16]
  4033f0:	ldp	x25, x26, [sp, #64]
  4033f4:	ldp	x21, x22, [sp, #32]
  4033f8:	ldp	x23, x24, [sp, #48]
  4033fc:	ldp	x29, x30, [sp], #80
  403400:	ret
  403404:	mov	w3, w19
  403408:	mov	x2, x25
  40340c:	mov	x0, x21
  403410:	mov	w1, #0x1                   	// #1
  403414:	bl	401620 <__fprintf_chk@plt>
  403418:	b	40338c <ferror@plt+0x1c0c>
  40341c:	nop
  403420:	stp	x29, x30, [sp, #-64]!
  403424:	mov	x29, sp
  403428:	stp	x21, x22, [sp, #32]
  40342c:	mov	x22, x0
  403430:	mov	x21, x1
  403434:	ldr	x0, [x0, #24]
  403438:	ldr	x1, [x0, #16]
  40343c:	cmp	x1, #0x0
  403440:	b.le	403534 <ferror@plt+0x1db4>
  403444:	mov	x1, #0x0                   	// #0
  403448:	stp	x19, x20, [sp, #16]
  40344c:	mov	w20, #0x0                   	// #0
  403450:	stp	x23, x24, [sp, #48]
  403454:	adrp	x23, 40c000 <ferror@plt+0xa880>
  403458:	adrp	x24, 40c000 <ferror@plt+0xa880>
  40345c:	add	x23, x23, #0xa38
  403460:	add	x24, x24, #0xa70
  403464:	b	403498 <ferror@plt+0x1d18>
  403468:	mov	w3, w1
  40346c:	adrp	x2, 40c000 <ferror@plt+0xa880>
  403470:	mov	x0, x21
  403474:	add	x2, x2, #0xa60
  403478:	mov	w1, #0x1                   	// #1
  40347c:	bl	401620 <__fprintf_chk@plt>
  403480:	ldr	x0, [x22, #24]
  403484:	add	w1, w20, #0x1
  403488:	mov	x20, x1
  40348c:	ldr	x2, [x0, #16]
  403490:	cmp	x2, w1, uxtw
  403494:	b.le	40352c <ferror@plt+0x1dac>
  403498:	bl	40b0f0 <ferror@plt+0x9970>
  40349c:	mov	x19, x0
  4034a0:	cbz	x0, 403480 <ferror@plt+0x1d00>
  4034a4:	mov	x3, x21
  4034a8:	mov	x2, #0x8                   	// #8
  4034ac:	mov	x1, #0x1                   	// #1
  4034b0:	mov	x0, x23
  4034b4:	bl	4016c0 <fwrite@plt>
  4034b8:	ldr	w1, [x19]
  4034bc:	mov	x0, x21
  4034c0:	bl	4028d8 <ferror@plt+0x1158>
  4034c4:	mov	x1, x21
  4034c8:	mov	w0, #0x20                  	// #32
  4034cc:	bl	401460 <fputc@plt>
  4034d0:	ldr	w1, [x19, #4]
  4034d4:	mov	x0, x21
  4034d8:	bl	4028d8 <ferror@plt+0x1158>
  4034dc:	ldr	w0, [x22]
  4034e0:	ldr	w1, [x19, #8]
  4034e4:	tbnz	w0, #4, 403540 <ferror@plt+0x1dc0>
  4034e8:	cmp	w1, #0xff
  4034ec:	b.hi	403468 <ferror@plt+0x1ce8>  // b.pmore
  4034f0:	mov	x0, x22
  4034f4:	bl	409488 <ferror@plt+0x7d08>
  4034f8:	mov	x3, x0
  4034fc:	cbz	x0, 403570 <ferror@plt+0x1df0>
  403500:	mov	w1, #0x1                   	// #1
  403504:	mov	x0, x21
  403508:	adrp	x2, 40c000 <ferror@plt+0xa880>
  40350c:	add	x2, x2, #0xa48
  403510:	bl	401620 <__fprintf_chk@plt>
  403514:	ldr	x0, [x22, #24]
  403518:	add	w1, w20, #0x1
  40351c:	mov	x20, x1
  403520:	ldr	x2, [x0, #16]
  403524:	cmp	x2, w1, uxtw
  403528:	b.gt	403498 <ferror@plt+0x1d18>
  40352c:	ldp	x19, x20, [sp, #16]
  403530:	ldp	x23, x24, [sp, #48]
  403534:	ldp	x21, x22, [sp, #32]
  403538:	ldp	x29, x30, [sp], #64
  40353c:	ret
  403540:	mov	x0, x22
  403544:	eor	w1, w1, #0xf000
  403548:	bl	409488 <ferror@plt+0x7d08>
  40354c:	mov	x3, x0
  403550:	cbnz	x0, 403500 <ferror@plt+0x1d80>
  403554:	ldr	w3, [x19, #8]
  403558:	mov	x0, x21
  40355c:	adrp	x2, 40c000 <ferror@plt+0xa880>
  403560:	mov	w1, #0x1                   	// #1
  403564:	add	x2, x2, #0xa50
  403568:	bl	401620 <__fprintf_chk@plt>
  40356c:	b	403480 <ferror@plt+0x1d00>
  403570:	mov	x3, x21
  403574:	mov	x2, #0x4                   	// #4
  403578:	mov	x0, x24
  40357c:	mov	x1, #0x1                   	// #1
  403580:	bl	4016c0 <fwrite@plt>
  403584:	ldr	w1, [x19, #8]
  403588:	mov	x0, x21
  40358c:	bl	4028d8 <ferror@plt+0x1158>
  403590:	mov	x1, x21
  403594:	mov	w0, #0xa                   	// #10
  403598:	bl	401460 <fputc@plt>
  40359c:	b	403480 <ferror@plt+0x1d00>
  4035a0:	stp	x29, x30, [sp, #-96]!
  4035a4:	mov	x3, x1
  4035a8:	mov	x2, #0x7                   	// #7
  4035ac:	mov	x29, sp
  4035b0:	stp	x27, x28, [sp, #80]
  4035b4:	mov	x27, x0
  4035b8:	adrp	x0, 40c000 <ferror@plt+0xa880>
  4035bc:	add	x0, x0, #0xa78
  4035c0:	stp	x21, x22, [sp, #32]
  4035c4:	mov	x22, x1
  4035c8:	mov	x1, #0x1                   	// #1
  4035cc:	bl	4016c0 <fwrite@plt>
  4035d0:	ldr	x2, [x27, #8]
  4035d4:	ldr	x0, [x2, #24]
  4035d8:	cmp	x0, #0x0
  4035dc:	b.le	4036e8 <ferror@plt+0x1f68>
  4035e0:	mov	w21, #0x0                   	// #0
  4035e4:	stp	x19, x20, [sp, #16]
  4035e8:	mov	x19, #0x0                   	// #0
  4035ec:	mov	w20, #0x0                   	// #0
  4035f0:	stp	x23, x24, [sp, #48]
  4035f4:	adrp	x24, 40c000 <ferror@plt+0xa880>
  4035f8:	mov	w23, #0x0                   	// #0
  4035fc:	add	x24, x24, #0xa88
  403600:	stp	x25, x26, [sp, #64]
  403604:	adrp	x25, 40c000 <ferror@plt+0xa880>
  403608:	mov	w26, #0x2c                  	// #44
  40360c:	add	x25, x25, #0xa80
  403610:	b	403664 <ferror@plt+0x1ee4>
  403614:	cbz	w21, 403728 <ferror@plt+0x1fa8>
  403618:	cmp	w21, w20
  40361c:	sub	w4, w20, #0x1
  403620:	b.eq	403700 <ferror@plt+0x1f80>  // b.none
  403624:	cmp	w23, #0x0
  403628:	sub	w5, w21, #0x1
  40362c:	mov	x2, x24
  403630:	mov	x0, x22
  403634:	mov	w3, #0x20                  	// #32
  403638:	mov	w1, #0x1                   	// #1
  40363c:	csel	w3, w26, w3, ne  // ne = any
  403640:	bl	401620 <__fprintf_chk@plt>
  403644:	ldr	x2, [x27, #8]
  403648:	mov	w21, #0x0                   	// #0
  40364c:	mov	w20, #0x0                   	// #0
  403650:	mov	w23, #0x1                   	// #1
  403654:	ldr	x0, [x2, #24]
  403658:	add	x19, x19, #0x1
  40365c:	cmp	x0, x19
  403660:	b.le	4036a4 <ferror@plt+0x1f24>
  403664:	ldr	w3, [x27, #4]
  403668:	mov	w1, w19
  40366c:	add	w28, w19, #0x1
  403670:	mov	x0, x27
  403674:	tbz	w3, #2, 40367c <ferror@plt+0x1efc>
  403678:	tbnz	w19, #3, 403654 <ferror@plt+0x1ed4>
  40367c:	bl	403ec0 <ferror@plt+0x2740>
  403680:	cmp	w20, #0x0
  403684:	cbz	w0, 403614 <ferror@plt+0x1e94>
  403688:	ldr	x2, [x27, #8]
  40368c:	add	x19, x19, #0x1
  403690:	csel	w20, w20, w28, ne  // ne = any
  403694:	mov	w21, w28
  403698:	ldr	x0, [x2, #24]
  40369c:	cmp	x0, x19
  4036a0:	b.gt	403664 <ferror@plt+0x1ee4>
  4036a4:	cbz	w21, 403730 <ferror@plt+0x1fb0>
  4036a8:	cmp	w20, w21
  4036ac:	sub	w4, w20, #0x1
  4036b0:	b.eq	403754 <ferror@plt+0x1fd4>  // b.none
  4036b4:	cmp	w23, #0x0
  4036b8:	mov	w0, #0x20                  	// #32
  4036bc:	sub	w5, w21, #0x1
  4036c0:	mov	w3, #0x2c                  	// #44
  4036c4:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4036c8:	csel	w3, w3, w0, ne  // ne = any
  4036cc:	add	x2, x2, #0xa88
  4036d0:	mov	x0, x22
  4036d4:	mov	w1, #0x1                   	// #1
  4036d8:	bl	401620 <__fprintf_chk@plt>
  4036dc:	ldp	x19, x20, [sp, #16]
  4036e0:	ldp	x23, x24, [sp, #48]
  4036e4:	ldp	x25, x26, [sp, #64]
  4036e8:	mov	x1, x22
  4036ec:	ldp	x21, x22, [sp, #32]
  4036f0:	mov	w0, #0xa                   	// #10
  4036f4:	ldp	x27, x28, [sp, #80]
  4036f8:	ldp	x29, x30, [sp], #96
  4036fc:	b	401460 <fputc@plt>
  403700:	cmp	w23, #0x0
  403704:	mov	w21, #0x0                   	// #0
  403708:	mov	w20, #0x0                   	// #0
  40370c:	mov	w23, #0x1                   	// #1
  403710:	mov	x2, x25
  403714:	mov	x0, x22
  403718:	mov	w3, #0x20                  	// #32
  40371c:	mov	w1, #0x1                   	// #1
  403720:	csel	w3, w26, w3, ne  // ne = any
  403724:	bl	401620 <__fprintf_chk@plt>
  403728:	ldr	x2, [x27, #8]
  40372c:	b	403654 <ferror@plt+0x1ed4>
  403730:	mov	x1, x22
  403734:	mov	w0, #0xa                   	// #10
  403738:	ldp	x19, x20, [sp, #16]
  40373c:	ldp	x21, x22, [sp, #32]
  403740:	ldp	x23, x24, [sp, #48]
  403744:	ldp	x25, x26, [sp, #64]
  403748:	ldp	x27, x28, [sp, #80]
  40374c:	ldp	x29, x30, [sp], #96
  403750:	b	401460 <fputc@plt>
  403754:	cmp	w23, #0x0
  403758:	mov	w0, #0x20                  	// #32
  40375c:	mov	w1, #0x1                   	// #1
  403760:	mov	w3, #0x2c                  	// #44
  403764:	adrp	x2, 40c000 <ferror@plt+0xa880>
  403768:	csel	w3, w3, w0, ne  // ne = any
  40376c:	add	x2, x2, #0xa80
  403770:	mov	x0, x22
  403774:	bl	401620 <__fprintf_chk@plt>
  403778:	mov	x1, x22
  40377c:	mov	w0, #0xa                   	// #10
  403780:	ldp	x19, x20, [sp, #16]
  403784:	ldp	x21, x22, [sp, #32]
  403788:	ldp	x23, x24, [sp, #48]
  40378c:	ldp	x25, x26, [sp, #64]
  403790:	ldp	x27, x28, [sp, #80]
  403794:	ldp	x29, x30, [sp], #96
  403798:	b	401460 <fputc@plt>
  40379c:	nop
  4037a0:	sub	sp, sp, #0x8f0
  4037a4:	stp	x29, x30, [sp]
  4037a8:	mov	x29, sp
  4037ac:	stp	x19, x20, [sp, #16]
  4037b0:	mov	x19, x0
  4037b4:	and	w0, w3, #0xff
  4037b8:	stp	x27, x28, [sp, #80]
  4037bc:	mov	x27, x1
  4037c0:	ldr	x1, [x19, #8]
  4037c4:	stp	x21, x22, [sp, #32]
  4037c8:	str	w0, [sp, #116]
  4037cc:	ldr	x21, [x1, #24]
  4037d0:	str	w2, [sp, #144]
  4037d4:	cbz	x21, 403a40 <ferror@plt+0x22c0>
  4037d8:	sub	w0, w2, #0x4
  4037dc:	stp	x23, x24, [sp, #48]
  4037e0:	ands	w0, w0, #0xfffffffb
  4037e4:	stp	x25, x26, [sp, #64]
  4037e8:	str	w0, [sp, #152]
  4037ec:	b.eq	4038d4 <ferror@plt+0x2154>  // b.none
  4037f0:	cmp	x21, #0x0
  4037f4:	mov	x22, #0x0                   	// #0
  4037f8:	b.le	40383c <ferror@plt+0x20bc>
  4037fc:	mov	w23, w22
  403800:	orr	w24, w22, #0x8
  403804:	tbnz	w22, #3, 40382c <ferror@plt+0x20ac>
  403808:	mov	w1, w22
  40380c:	mov	x0, x19
  403810:	bl	403ec0 <ferror@plt+0x2740>
  403814:	cbz	w0, 403828 <ferror@plt+0x20a8>
  403818:	mov	w1, w24
  40381c:	mov	x0, x19
  403820:	bl	403ec0 <ferror@plt+0x2740>
  403824:	cbnz	w0, 403860 <ferror@plt+0x20e0>
  403828:	ldr	x1, [x19, #8]
  40382c:	add	x22, x22, #0x1
  403830:	ldr	x0, [x1, #24]
  403834:	cmp	x0, x22
  403838:	b.gt	4037fc <ferror@plt+0x207c>
  40383c:	mov	w4, #0x1                   	// #1
  403840:	mov	x3, x27
  403844:	adrp	x0, 40c000 <ferror@plt+0xa880>
  403848:	mov	x2, #0xc                   	// #12
  40384c:	mov	x1, #0x1                   	// #1
  403850:	add	x0, x0, #0xa90
  403854:	str	w4, [sp, #156]
  403858:	bl	4016c0 <fwrite@plt>
  40385c:	b	4038d8 <ferror@plt+0x2158>
  403860:	mov	w25, #0x1                   	// #1
  403864:	b	403874 <ferror@plt+0x20f4>
  403868:	add	w25, w25, #0x1
  40386c:	cmp	w25, #0x100
  403870:	b.eq	403828 <ferror@plt+0x20a8>  // b.none
  403874:	mov	w2, w25
  403878:	mov	w1, w23
  40387c:	mov	x0, x19
  403880:	bl	404088 <ferror@plt+0x2908>
  403884:	mov	w20, w0
  403888:	cmn	w0, #0x1
  40388c:	b.eq	403828 <ferror@plt+0x20a8>  // b.none
  403890:	asr	w0, w0, #8
  403894:	cmp	w0, #0x0
  403898:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  40389c:	b.ne	403868 <ferror@plt+0x20e8>  // b.any
  4038a0:	tbnz	w20, #7, 403868 <ferror@plt+0x20e8>
  4038a4:	mov	w1, w24
  4038a8:	mov	x0, x19
  4038ac:	bl	403ec0 <ferror@plt+0x2740>
  4038b0:	cbz	w0, 4038d4 <ferror@plt+0x2154>
  4038b4:	mov	w1, w24
  4038b8:	mov	w2, w25
  4038bc:	mov	x0, x19
  4038c0:	bl	404088 <ferror@plt+0x2908>
  4038c4:	and	w1, w20, #0xff
  4038c8:	orr	w1, w1, #0x800
  4038cc:	cmp	w1, w0
  4038d0:	b.eq	403868 <ferror@plt+0x20e8>  // b.none
  4038d4:	str	wzr, [sp, #156]
  4038d8:	ldr	w0, [sp, #144]
  4038dc:	add	x25, sp, #0xf0
  4038e0:	mov	w22, #0x1                   	// #1
  4038e4:	cmp	w0, #0x4
  4038e8:	lsl	x0, x21, #2
  4038ec:	sub	x0, x0, #0x4
  4038f0:	str	x0, [sp, #128]
  4038f4:	sub	x0, x21, #0x1
  4038f8:	cset	w1, ne  // ne = any
  4038fc:	str	x0, [sp, #120]
  403900:	add	x0, sp, #0x4f0
  403904:	str	x0, [sp, #104]
  403908:	str	w1, [sp, #148]
  40390c:	nop
  403910:	cmp	x21, #0x0
  403914:	mov	w20, #0x1                   	// #1
  403918:	b.le	403974 <ferror@plt+0x21f4>
  40391c:	add	x26, sp, #0xf0
  403920:	mov	w24, w21
  403924:	mov	w20, #0x1                   	// #1
  403928:	mov	w28, #0x0                   	// #0
  40392c:	mov	w23, #0x200                 	// #512
  403930:	str	w23, [x26]
  403934:	mov	w1, w28
  403938:	mov	x0, x19
  40393c:	bl	403ec0 <ferror@plt+0x2740>
  403940:	cbz	w0, 403960 <ferror@plt+0x21e0>
  403944:	mov	w2, w22
  403948:	mov	w1, w28
  40394c:	mov	x0, x19
  403950:	bl	404088 <ferror@plt+0x2908>
  403954:	cmp	w0, #0x200
  403958:	str	w0, [x26]
  40395c:	csel	w20, w20, wzr, eq  // eq = none
  403960:	add	w28, w28, #0x1
  403964:	add	x26, x26, #0x4
  403968:	cmp	w28, w24
  40396c:	b.ne	403930 <ferror@plt+0x21b0>  // b.any
  403970:	and	w20, w20, #0x1
  403974:	ldr	w0, [sp, #148]
  403978:	cmp	w0, #0x0
  40397c:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  403980:	b.ne	403a2c <ferror@plt+0x22ac>  // b.any
  403984:	ldr	w0, [sp, #144]
  403988:	cmp	w0, #0x4
  40398c:	b.eq	403de8 <ferror@plt+0x2668>  // b.none
  403990:	ldr	w0, [sp, #152]
  403994:	cbz	w0, 403c28 <ferror@plt+0x24a8>
  403998:	ldr	w20, [sp, #240]
  40399c:	and	w23, w20, #0xff
  4039a0:	asr	w0, w20, #8
  4039a4:	cmp	w0, #0x0
  4039a8:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  4039ac:	b.ne	4039c0 <ferror@plt+0x2240>  // b.any
  4039b0:	and	w0, w23, #0xffffffdf
  4039b4:	sub	w0, w0, #0x41
  4039b8:	cmp	w0, #0x19
  4039bc:	b.ls	403d28 <ferror@plt+0x25a8>  // b.plast
  4039c0:	cmp	x21, #0x0
  4039c4:	mov	w24, #0x0                   	// #0
  4039c8:	b.le	403a58 <ferror@plt+0x22d8>
  4039cc:	mov	x0, #0x1                   	// #1
  4039d0:	ldr	x1, [sp, #104]
  4039d4:	cmp	x0, x21
  4039d8:	add	x1, x1, x0, lsl #2
  4039dc:	add	x0, x0, #0x1
  4039e0:	stur	wzr, [x1, #-4]
  4039e4:	b.lt	4039d0 <ferror@plt+0x2250>  // b.tstop
  4039e8:	ldr	w0, [sp, #156]
  4039ec:	cbnz	w0, 403c64 <ferror@plt+0x24e4>
  4039f0:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4039f4:	mov	w3, w22
  4039f8:	add	x2, x2, #0x5d8
  4039fc:	mov	x0, x27
  403a00:	mov	w1, #0x1                   	// #1
  403a04:	bl	401620 <__fprintf_chk@plt>
  403a08:	cbz	w24, 403b30 <ferror@plt+0x23b0>
  403a0c:	ldrb	w3, [sp, #116]
  403a10:	mov	w2, w23
  403a14:	mov	x1, x27
  403a18:	mov	x0, x19
  403a1c:	bl	4024f0 <ferror@plt+0xd70>
  403a20:	mov	x1, x27
  403a24:	mov	w0, #0xa                   	// #10
  403a28:	bl	401460 <fputc@plt>
  403a2c:	add	w22, w22, #0x1
  403a30:	cmp	w22, #0x100
  403a34:	b.ne	403910 <ferror@plt+0x2190>  // b.any
  403a38:	ldp	x23, x24, [sp, #48]
  403a3c:	ldp	x25, x26, [sp, #64]
  403a40:	ldp	x29, x30, [sp]
  403a44:	ldp	x19, x20, [sp, #16]
  403a48:	ldp	x21, x22, [sp, #32]
  403a4c:	ldp	x27, x28, [sp, #80]
  403a50:	add	sp, sp, #0x8f0
  403a54:	ret
  403a58:	mov	w3, w22
  403a5c:	mov	x0, x27
  403a60:	adrp	x2, 40c000 <ferror@plt+0xa880>
  403a64:	mov	w1, #0x1                   	// #1
  403a68:	add	x2, x2, #0x5d8
  403a6c:	bl	401620 <__fprintf_chk@plt>
  403a70:	cmp	x21, #0x1
  403a74:	b.gt	403b8c <ferror@plt+0x240c>
  403a78:	cmp	x21, #0x0
  403a7c:	b.le	403a20 <ferror@plt+0x22a0>
  403a80:	mov	x20, #0x0                   	// #0
  403a84:	b	403aa8 <ferror@plt+0x2328>
  403a88:	ldrb	w3, [sp, #116]
  403a8c:	mov	w2, w23
  403a90:	add	x20, x20, #0x1
  403a94:	mov	x1, x27
  403a98:	mov	x0, x19
  403a9c:	bl	4024f0 <ferror@plt+0xd70>
  403aa0:	cmp	x21, x20
  403aa4:	b.eq	403a20 <ferror@plt+0x22a0>  // b.none
  403aa8:	ldr	w23, [x25, x20, lsl #2]
  403aac:	mov	w24, w20
  403ab0:	cmp	w23, #0x200
  403ab4:	b.eq	403ad4 <ferror@plt+0x2354>  // b.none
  403ab8:	ldr	w0, [sp, #144]
  403abc:	cmp	w0, #0x10
  403ac0:	b.ne	403a88 <ferror@plt+0x2308>  // b.any
  403ac4:	mov	w1, w20
  403ac8:	mov	x0, x19
  403acc:	bl	403ec0 <ferror@plt+0x2740>
  403ad0:	cbnz	w0, 403a88 <ferror@plt+0x2308>
  403ad4:	mov	x1, x27
  403ad8:	mov	w0, #0xa                   	// #10
  403adc:	bl	401460 <fputc@plt>
  403ae0:	sxtw	x20, w24
  403ae4:	cmp	x21, w24, sxtw
  403ae8:	b.gt	403af8 <ferror@plt+0x2378>
  403aec:	b	403a2c <ferror@plt+0x22ac>
  403af0:	ldr	w23, [x0, #4]
  403af4:	add	x20, x20, #0x1
  403af8:	cmp	w23, #0x200
  403afc:	b.eq	403b1c <ferror@plt+0x239c>  // b.none
  403b00:	ldrb	w5, [sp, #116]
  403b04:	mov	w2, w23
  403b08:	mov	w4, w20
  403b0c:	mov	w3, w22
  403b10:	mov	x1, x27
  403b14:	mov	x0, x19
  403b18:	bl	402720 <ferror@plt+0xfa0>
  403b1c:	ldr	x1, [sp, #120]
  403b20:	add	x0, x25, x20, lsl #2
  403b24:	cmp	x20, x1
  403b28:	b.ne	403af0 <ferror@plt+0x2370>  // b.any
  403b2c:	b	403a2c <ferror@plt+0x22ac>
  403b30:	cmp	x21, #0x1
  403b34:	b.le	403a78 <ferror@plt+0x22f8>
  403b38:	mov	w3, #0x0                   	// #0
  403b3c:	mov	x0, #0x0                   	// #0
  403b40:	ldr	x1, [sp, #104]
  403b44:	add	x2, x25, x0
  403b48:	add	x1, x1, x0
  403b4c:	add	x0, x0, #0x4
  403b50:	ldr	w1, [x1, #4]
  403b54:	cbnz	w1, 403b6c <ferror@plt+0x23ec>
  403b58:	ldr	w1, [x2, #4]
  403b5c:	cmp	w20, w1
  403b60:	cinc	w24, w24, ne  // ne = any
  403b64:	cmp	w1, #0x200
  403b68:	cinc	w3, w3, ne  // ne = any
  403b6c:	ldr	x1, [sp, #128]
  403b70:	cmp	x1, x0
  403b74:	b.ne	403b40 <ferror@plt+0x23c0>  // b.any
  403b78:	cmp	w24, w3
  403b7c:	b.gt	403a80 <ferror@plt+0x2300>
  403b80:	ldr	x0, [sp, #120]
  403b84:	cmp	x0, w24, sxtw
  403b88:	b.le	403a80 <ferror@plt+0x2300>
  403b8c:	cmp	w20, #0x200
  403b90:	b.eq	403ba8 <ferror@plt+0x2428>  // b.none
  403b94:	ldrb	w3, [sp, #116]
  403b98:	mov	w2, w20
  403b9c:	mov	x1, x27
  403ba0:	mov	x0, x19
  403ba4:	bl	4024f0 <ferror@plt+0xd70>
  403ba8:	mov	x1, x27
  403bac:	mov	w0, #0xa                   	// #10
  403bb0:	bl	401460 <fputc@plt>
  403bb4:	cmp	x21, #0x1
  403bb8:	b.le	403a2c <ferror@plt+0x22ac>
  403bbc:	mov	x23, #0x0                   	// #0
  403bc0:	b	403bd0 <ferror@plt+0x2450>
  403bc4:	ldr	x0, [sp, #120]
  403bc8:	cmp	x0, x23
  403bcc:	b.eq	403a2c <ferror@plt+0x22ac>  // b.none
  403bd0:	add	w24, w23, #0x1
  403bd4:	mov	x0, x19
  403bd8:	mov	w1, w24
  403bdc:	bl	403ec0 <ferror@plt+0x2740>
  403be0:	lsl	x2, x23, #2
  403be4:	add	x23, x23, #0x1
  403be8:	add	x1, x25, x2
  403bec:	cbz	w0, 403bc4 <ferror@plt+0x2444>
  403bf0:	ldr	x0, [sp, #104]
  403bf4:	add	x0, x0, x2
  403bf8:	ldr	w2, [x1, #4]
  403bfc:	cmp	w20, w2
  403c00:	b.eq	403bc4 <ferror@plt+0x2444>  // b.none
  403c04:	ldr	w0, [x0, #4]
  403c08:	cbnz	w0, 403bc4 <ferror@plt+0x2444>
  403c0c:	ldrb	w5, [sp, #116]
  403c10:	mov	w4, w24
  403c14:	mov	w3, w22
  403c18:	mov	x1, x27
  403c1c:	mov	x0, x19
  403c20:	bl	402720 <ferror@plt+0xfa0>
  403c24:	b	403bc4 <ferror@plt+0x2444>
  403c28:	cmp	x21, #0x0
  403c2c:	b.le	403a20 <ferror@plt+0x22a0>
  403c30:	mov	x20, #0x0                   	// #0
  403c34:	nop
  403c38:	ldr	w2, [x25, x20, lsl #2]
  403c3c:	mov	w4, w20
  403c40:	ldrb	w5, [sp, #116]
  403c44:	mov	w3, w22
  403c48:	add	x20, x20, #0x1
  403c4c:	mov	x1, x27
  403c50:	mov	x0, x19
  403c54:	bl	402720 <ferror@plt+0xfa0>
  403c58:	cmp	x21, x20
  403c5c:	b.ne	403c38 <ferror@plt+0x24b8>  // b.any
  403c60:	b	403a20 <ferror@plt+0x22a0>
  403c64:	cmp	x21, #0x0
  403c68:	b.le	4039f0 <ferror@plt+0x2270>
  403c6c:	adrp	x0, 432000 <ferror@plt+0x30880>
  403c70:	adrp	x1, 40c000 <ferror@plt+0xa880>
  403c74:	mov	x3, #0x0                   	// #0
  403c78:	add	x1, x1, #0xaa0
  403c7c:	ldr	x0, [x0, #3992]
  403c80:	stp	x1, x0, [sp, #160]
  403c84:	nop
  403c88:	orr	w26, w3, #0x8
  403c8c:	tbnz	w3, #3, 403d18 <ferror@plt+0x2598>
  403c90:	mov	w1, w26
  403c94:	mov	x0, x19
  403c98:	str	x3, [sp, #136]
  403c9c:	bl	403ec0 <ferror@plt+0x2740>
  403ca0:	ldr	x3, [sp, #136]
  403ca4:	cbz	w0, 403d18 <ferror@plt+0x2598>
  403ca8:	ldr	w0, [x25, x3, lsl #2]
  403cac:	asr	w2, w0, #8
  403cb0:	cmp	w2, #0x0
  403cb4:	ccmp	w2, #0xb, #0x4, ne  // ne = any
  403cb8:	b.ne	403d18 <ferror@plt+0x2598>  // b.any
  403cbc:	and	w2, w0, #0xff
  403cc0:	sxtw	x26, w26
  403cc4:	orr	w6, w2, #0x800
  403cc8:	tbnz	w0, #7, 403d18 <ferror@plt+0x2598>
  403ccc:	ldr	w7, [x25, x26, lsl #2]
  403cd0:	mov	w2, #0x5                   	// #5
  403cd4:	mov	x0, #0x0                   	// #0
  403cd8:	cmp	w7, w6
  403cdc:	ldr	x1, [sp, #160]
  403ce0:	b.eq	403d04 <ferror@plt+0x2584>  // b.none
  403ce4:	ldr	x3, [sp, #168]
  403ce8:	ldr	x28, [x3]
  403cec:	bl	401700 <dcgettext@plt>
  403cf0:	mov	w1, #0x1                   	// #1
  403cf4:	mov	x2, x0
  403cf8:	mov	x0, x28
  403cfc:	bl	401620 <__fprintf_chk@plt>
  403d00:	ldr	x3, [sp, #136]
  403d04:	mov	w1, #0x200                 	// #512
  403d08:	str	w1, [x25, x26, lsl #2]
  403d0c:	mov	w0, #0x1                   	// #1
  403d10:	ldr	x1, [sp, #104]
  403d14:	str	w0, [x1, x26, lsl #2]
  403d18:	add	x3, x3, #0x1
  403d1c:	cmp	x3, x21
  403d20:	b.ne	403c88 <ferror@plt+0x2508>  // b.any
  403d24:	b	4039f0 <ferror@plt+0x2270>
  403d28:	add	x28, sp, #0xb0
  403d2c:	mov	w4, #0xb00                 	// #2816
  403d30:	mov	x0, x28
  403d34:	add	x2, x28, #0x20
  403d38:	orr	w4, w23, w4
  403d3c:	mov	w3, #0xb20                 	// #2848
  403d40:	mov	w1, #0x9f                  	// #159
  403d44:	eor	w3, w23, w3
  403d48:	and	w1, w20, w1
  403d4c:	stp	w4, w3, [sp, #176]
  403d50:	stp	w4, w3, [sp, #184]
  403d54:	stp	w1, w1, [sp, #192]
  403d58:	stp	w1, w1, [sp, #200]
  403d5c:	nop
  403d60:	ldrb	w1, [x0]
  403d64:	add	x0, x0, #0x4
  403d68:	orr	w1, w1, #0x800
  403d6c:	str	w1, [x0, #28]
  403d70:	cmp	x0, x2
  403d74:	b.ne	403d60 <ferror@plt+0x25e0>  // b.any
  403d78:	cmp	x21, #0x0
  403d7c:	b.le	403e50 <ferror@plt+0x26d0>
  403d80:	mov	x24, #0x1                   	// #1
  403d84:	b	403da0 <ferror@plt+0x2620>
  403d88:	cmp	w0, #0x200
  403d8c:	b.ne	403dd8 <ferror@plt+0x2658>  // b.any
  403d90:	add	x2, x24, #0x1
  403d94:	cmp	x24, x21
  403d98:	mov	x24, x2
  403d9c:	b.eq	403de0 <ferror@plt+0x2660>  // b.none
  403da0:	sub	w26, w24, #0x1
  403da4:	mov	x0, x19
  403da8:	mov	w1, w26
  403dac:	bl	403ec0 <ferror@plt+0x2740>
  403db0:	lsl	x3, x24, #2
  403db4:	add	x4, x25, x3
  403db8:	cbz	w0, 403d90 <ferror@plt+0x2610>
  403dbc:	ldur	w0, [x4, #-4]
  403dc0:	cmp	w26, #0xf
  403dc4:	b.hi	403d88 <ferror@plt+0x2608>  // b.pmore
  403dc8:	add	x3, x28, x3
  403dcc:	ldur	w1, [x3, #-4]
  403dd0:	cmp	w1, w0
  403dd4:	b.eq	403d90 <ferror@plt+0x2610>  // b.none
  403dd8:	mov	w24, #0x0                   	// #0
  403ddc:	b	4039cc <ferror@plt+0x224c>
  403de0:	mov	w24, #0x1                   	// #1
  403de4:	b	4039cc <ferror@plt+0x224c>
  403de8:	mov	w3, w22
  403dec:	mov	x0, x27
  403df0:	adrp	x2, 40c000 <ferror@plt+0xa880>
  403df4:	mov	w1, #0x1                   	// #1
  403df8:	add	x2, x2, #0x5d8
  403dfc:	bl	401620 <__fprintf_chk@plt>
  403e00:	add	x20, sp, #0xf0
  403e04:	mov	w23, w21
  403e08:	cmp	x21, #0x0
  403e0c:	mov	w24, #0x0                   	// #0
  403e10:	b.gt	403e24 <ferror@plt+0x26a4>
  403e14:	b	403a20 <ferror@plt+0x22a0>
  403e18:	add	x20, x20, #0x4
  403e1c:	cmp	w24, w23
  403e20:	b.eq	403a20 <ferror@plt+0x22a0>  // b.none
  403e24:	mov	w1, w24
  403e28:	mov	x0, x19
  403e2c:	add	w24, w24, #0x1
  403e30:	bl	403ec0 <ferror@plt+0x2740>
  403e34:	cbz	w0, 403e18 <ferror@plt+0x2698>
  403e38:	ldrb	w3, [sp, #116]
  403e3c:	mov	x1, x27
  403e40:	ldr	w2, [x20]
  403e44:	mov	x0, x19
  403e48:	bl	4024f0 <ferror@plt+0xd70>
  403e4c:	b	403e18 <ferror@plt+0x2698>
  403e50:	mov	w3, w22
  403e54:	mov	x0, x27
  403e58:	adrp	x2, 40c000 <ferror@plt+0xa880>
  403e5c:	mov	w1, #0x1                   	// #1
  403e60:	add	x2, x2, #0x5d8
  403e64:	bl	401620 <__fprintf_chk@plt>
  403e68:	b	403a0c <ferror@plt+0x228c>
  403e6c:	nop
  403e70:	stp	x29, x30, [sp, #-48]!
  403e74:	mov	x29, sp
  403e78:	stp	x19, x20, [sp, #16]
  403e7c:	mov	x19, x0
  403e80:	mov	x20, x1
  403e84:	stp	x21, x22, [sp, #32]
  403e88:	mov	w21, w2
  403e8c:	and	w22, w3, #0xff
  403e90:	bl	4035a0 <ferror@plt+0x1e20>
  403e94:	mov	w3, w22
  403e98:	mov	w2, w21
  403e9c:	mov	x1, x20
  403ea0:	mov	x0, x19
  403ea4:	bl	4037a0 <ferror@plt+0x2020>
  403ea8:	mov	x1, x20
  403eac:	mov	x0, x19
  403eb0:	ldp	x19, x20, [sp, #16]
  403eb4:	ldp	x21, x22, [sp, #32]
  403eb8:	ldp	x29, x30, [sp], #48
  403ebc:	b	4032c0 <ferror@plt+0x1b40>
  403ec0:	stp	x29, x30, [sp, #-16]!
  403ec4:	sxtw	x1, w1
  403ec8:	mov	x29, sp
  403ecc:	ldr	x0, [x0, #8]
  403ed0:	bl	40b0f0 <ferror@plt+0x9970>
  403ed4:	cmp	x0, #0x0
  403ed8:	cset	w0, ne  // ne = any
  403edc:	ldp	x29, x30, [sp], #16
  403ee0:	ret
  403ee4:	nop
  403ee8:	stp	x29, x30, [sp, #-16]!
  403eec:	sxtw	x1, w1
  403ef0:	mov	x29, sp
  403ef4:	ldr	x0, [x0, #8]
  403ef8:	bl	40b0f0 <ferror@plt+0x9970>
  403efc:	cbz	x0, 403f14 <ferror@plt+0x2794>
  403f00:	ldr	x0, [x0, #24]
  403f04:	ldp	x29, x30, [sp], #16
  403f08:	cmp	x0, #0xff
  403f0c:	csinv	w0, w0, wzr, le
  403f10:	ret
  403f14:	mov	w0, #0x0                   	// #0
  403f18:	ldp	x29, x30, [sp], #16
  403f1c:	ret
  403f20:	stp	x29, x30, [sp, #-32]!
  403f24:	sxtw	x1, w1
  403f28:	mov	x29, sp
  403f2c:	ldr	x0, [x0, #8]
  403f30:	str	x19, [sp, #16]
  403f34:	mov	w19, w2
  403f38:	bl	40b0f0 <ferror@plt+0x9970>
  403f3c:	cbz	x0, 403f64 <ferror@plt+0x27e4>
  403f40:	sxtw	x1, w19
  403f44:	bl	40b0a8 <ferror@plt+0x9928>
  403f48:	cbz	x0, 403f64 <ferror@plt+0x27e4>
  403f4c:	ldr	w0, [x0]
  403f50:	ldr	x19, [sp, #16]
  403f54:	cmp	w0, #0x0
  403f58:	cset	w0, ne  // ne = any
  403f5c:	ldp	x29, x30, [sp], #32
  403f60:	ret
  403f64:	mov	w0, #0x0                   	// #0
  403f68:	ldr	x19, [sp, #16]
  403f6c:	ldp	x29, x30, [sp], #32
  403f70:	ret
  403f74:	nop
  403f78:	stp	x29, x30, [sp, #-64]!
  403f7c:	mov	x29, sp
  403f80:	stp	x19, x20, [sp, #16]
  403f84:	mov	w20, w1
  403f88:	mov	w19, #0x0                   	// #0
  403f8c:	str	x21, [sp, #32]
  403f90:	mov	x21, x0
  403f94:	bl	403ec0 <ferror@plt+0x2740>
  403f98:	cbz	w0, 403fb0 <ferror@plt+0x2830>
  403f9c:	mov	w0, w19
  403fa0:	ldp	x19, x20, [sp, #16]
  403fa4:	ldr	x21, [sp, #32]
  403fa8:	ldp	x29, x30, [sp], #64
  403fac:	ret
  403fb0:	mov	w19, w0
  403fb4:	mov	x0, #0x20                  	// #32
  403fb8:	bl	4014b0 <malloc@plt>
  403fbc:	str	x0, [sp, #56]
  403fc0:	cbz	x0, 404040 <ferror@plt+0x28c0>
  403fc4:	mov	x2, #0x0                   	// #0
  403fc8:	mov	x1, #0x4                   	// #4
  403fcc:	bl	40aee0 <ferror@plt+0x9760>
  403fd0:	ldr	x0, [x21, #8]
  403fd4:	sxtw	x1, w20
  403fd8:	add	x2, sp, #0x38
  403fdc:	bl	40b138 <ferror@plt+0x99b8>
  403fe0:	tbz	w0, #31, 403f9c <ferror@plt+0x281c>
  403fe4:	ldr	x0, [sp, #56]
  403fe8:	bl	401670 <free@plt>
  403fec:	ldr	w0, [x21, #56]
  403ff0:	cmp	w0, #0x2
  403ff4:	b.gt	404000 <ferror@plt+0x2880>
  403ff8:	mov	w19, #0xffffffff            	// #-1
  403ffc:	b	403f9c <ferror@plt+0x281c>
  404000:	mov	w2, #0x5                   	// #5
  404004:	adrp	x1, 40c000 <ferror@plt+0xa880>
  404008:	mov	x0, #0x0                   	// #0
  40400c:	add	x1, x1, #0x508
  404010:	bl	401700 <dcgettext@plt>
  404014:	mov	w19, #0xffffffff            	// #-1
  404018:	mov	x5, x0
  40401c:	adrp	x4, 40c000 <ferror@plt+0xa880>
  404020:	mov	x0, x21
  404024:	add	x4, x4, #0xbf8
  404028:	adrp	x2, 40c000 <ferror@plt+0xa880>
  40402c:	mov	w3, #0x45                  	// #69
  404030:	add	x2, x2, #0xb08
  404034:	mov	w1, #0x3                   	// #3
  404038:	bl	401fe8 <ferror@plt+0x868>
  40403c:	b	403f9c <ferror@plt+0x281c>
  404040:	ldr	w1, [x21, #56]
  404044:	cmp	w1, #0x2
  404048:	b.le	403ff8 <ferror@plt+0x2878>
  40404c:	mov	w2, #0x5                   	// #5
  404050:	adrp	x1, 40c000 <ferror@plt+0xa880>
  404054:	add	x1, x1, #0x508
  404058:	bl	401700 <dcgettext@plt>
  40405c:	adrp	x4, 40c000 <ferror@plt+0xa880>
  404060:	mov	x5, x0
  404064:	add	x4, x4, #0xbf8
  404068:	mov	x0, x21
  40406c:	adrp	x2, 40c000 <ferror@plt+0xa880>
  404070:	mov	w3, #0x3d                  	// #61
  404074:	add	x2, x2, #0xb08
  404078:	mov	w1, #0x3                   	// #3
  40407c:	mov	w19, #0xffffffff            	// #-1
  404080:	bl	401fe8 <ferror@plt+0x868>
  404084:	b	403f9c <ferror@plt+0x281c>
  404088:	stp	x29, x30, [sp, #-48]!
  40408c:	sxtw	x1, w1
  404090:	mov	x29, sp
  404094:	stp	x19, x20, [sp, #16]
  404098:	mov	x20, x0
  40409c:	mov	w19, w2
  4040a0:	ldr	x0, [x0, #8]
  4040a4:	str	x21, [sp, #32]
  4040a8:	mov	x21, x1
  4040ac:	bl	40b0f0 <ferror@plt+0x9970>
  4040b0:	cbz	x0, 404100 <ferror@plt+0x2980>
  4040b4:	sxtw	x1, w19
  4040b8:	bl	40b0a8 <ferror@plt+0x9928>
  4040bc:	cbz	x0, 4040e8 <ferror@plt+0x2968>
  4040c0:	ldr	w1, [x0]
  4040c4:	mov	w19, #0x200                 	// #512
  4040c8:	cmp	w1, #0x0
  4040cc:	sub	w1, w1, #0x1
  4040d0:	csel	w19, w1, w19, ne  // ne = any
  4040d4:	mov	w0, w19
  4040d8:	ldp	x19, x20, [sp, #16]
  4040dc:	ldr	x21, [sp, #32]
  4040e0:	ldp	x29, x30, [sp], #48
  4040e4:	ret
  4040e8:	mov	w19, #0x200                 	// #512
  4040ec:	mov	w0, w19
  4040f0:	ldp	x19, x20, [sp, #16]
  4040f4:	ldr	x21, [sp, #32]
  4040f8:	ldp	x29, x30, [sp], #48
  4040fc:	ret
  404100:	ldr	w1, [x20, #56]
  404104:	mov	w19, #0xffffffff            	// #-1
  404108:	cmp	w1, #0x2
  40410c:	b.le	4040d4 <ferror@plt+0x2954>
  404110:	mov	w2, #0x5                   	// #5
  404114:	adrp	x1, 40c000 <ferror@plt+0xa880>
  404118:	add	x1, x1, #0xb10
  40411c:	bl	401700 <dcgettext@plt>
  404120:	adrp	x4, 40c000 <ferror@plt+0xa880>
  404124:	add	x4, x4, #0xbf8
  404128:	mov	x5, x0
  40412c:	mov	w6, w21
  404130:	mov	x0, x20
  404134:	add	x4, x4, #0x10
  404138:	adrp	x2, 40c000 <ferror@plt+0xa880>
  40413c:	mov	w3, #0x53                  	// #83
  404140:	add	x2, x2, #0xb08
  404144:	mov	w1, #0x3                   	// #3
  404148:	bl	401fe8 <ferror@plt+0x868>
  40414c:	b	4040d4 <ferror@plt+0x2954>
  404150:	stp	x29, x30, [sp, #-64]!
  404154:	sxtw	x1, w1
  404158:	mov	x29, sp
  40415c:	stp	x19, x20, [sp, #16]
  404160:	mov	x20, x0
  404164:	ldr	x0, [x0, #8]
  404168:	stp	x21, x22, [sp, #32]
  40416c:	mov	x21, x1
  404170:	str	x23, [sp, #48]
  404174:	mov	w23, w2
  404178:	bl	40b0f0 <ferror@plt+0x9970>
  40417c:	cbz	x0, 40421c <ferror@plt+0x2a9c>
  404180:	sxtw	x22, w23
  404184:	mov	x19, x0
  404188:	mov	x1, x22
  40418c:	bl	40b020 <ferror@plt+0x98a0>
  404190:	cbnz	w0, 4041ac <ferror@plt+0x2a2c>
  404194:	mov	w0, #0x0                   	// #0
  404198:	ldp	x19, x20, [sp, #16]
  40419c:	ldp	x21, x22, [sp, #32]
  4041a0:	ldr	x23, [sp, #48]
  4041a4:	ldp	x29, x30, [sp], #64
  4041a8:	ret
  4041ac:	mov	x1, x22
  4041b0:	mov	x0, x19
  4041b4:	bl	40b190 <ferror@plt+0x9a10>
  4041b8:	tbz	w0, #31, 404194 <ferror@plt+0x2a14>
  4041bc:	ldr	w0, [x20, #56]
  4041c0:	cmp	w0, #0x2
  4041c4:	b.gt	4041d0 <ferror@plt+0x2a50>
  4041c8:	mov	w0, #0xffffffff            	// #-1
  4041cc:	b	404198 <ferror@plt+0x2a18>
  4041d0:	mov	w2, #0x5                   	// #5
  4041d4:	adrp	x1, 40c000 <ferror@plt+0xa880>
  4041d8:	mov	x0, #0x0                   	// #0
  4041dc:	add	x1, x1, #0xb28
  4041e0:	bl	401700 <dcgettext@plt>
  4041e4:	mov	x5, x0
  4041e8:	adrp	x4, 40c000 <ferror@plt+0xa880>
  4041ec:	add	x4, x4, #0xbf8
  4041f0:	mov	x0, x20
  4041f4:	mov	w7, w21
  4041f8:	mov	w6, w23
  4041fc:	add	x4, x4, #0x20
  404200:	adrp	x2, 40c000 <ferror@plt+0xa880>
  404204:	mov	w3, #0x6d                  	// #109
  404208:	add	x2, x2, #0xb08
  40420c:	mov	w1, #0x3                   	// #3
  404210:	bl	401fe8 <ferror@plt+0x868>
  404214:	mov	w0, #0xffffffff            	// #-1
  404218:	b	404198 <ferror@plt+0x2a18>
  40421c:	ldr	w1, [x20, #56]
  404220:	cmp	w1, #0x2
  404224:	b.le	4041c8 <ferror@plt+0x2a48>
  404228:	mov	w2, #0x5                   	// #5
  40422c:	adrp	x1, 40c000 <ferror@plt+0xa880>
  404230:	add	x1, x1, #0xb10
  404234:	bl	401700 <dcgettext@plt>
  404238:	adrp	x4, 40c000 <ferror@plt+0xa880>
  40423c:	add	x4, x4, #0xbf8
  404240:	mov	x5, x0
  404244:	mov	w6, w21
  404248:	mov	x0, x20
  40424c:	add	x4, x4, #0x20
  404250:	adrp	x2, 40c000 <ferror@plt+0xa880>
  404254:	mov	w3, #0x65                  	// #101
  404258:	add	x2, x2, #0xb08
  40425c:	mov	w1, #0x3                   	// #3
  404260:	bl	401fe8 <ferror@plt+0x868>
  404264:	mov	w0, #0xffffffff            	// #-1
  404268:	b	404198 <ferror@plt+0x2a18>
  40426c:	nop
  404270:	stp	x29, x30, [sp, #-80]!
  404274:	mov	x29, sp
  404278:	stp	x19, x20, [sp, #16]
  40427c:	mov	w19, w3
  404280:	add	w3, w3, #0x1
  404284:	str	w3, [sp, #76]
  404288:	cmn	w19, #0x1
  40428c:	mov	x20, x0
  404290:	b.eq	4043b4 <ferror@plt+0x2c34>  // b.none
  404294:	ldr	x0, [x0, #8]
  404298:	stp	x21, x22, [sp, #32]
  40429c:	sxtw	x21, w1
  4042a0:	mov	w22, w1
  4042a4:	mov	x1, x21
  4042a8:	str	x23, [sp, #48]
  4042ac:	mov	w23, w2
  4042b0:	bl	40b0f0 <ferror@plt+0x9970>
  4042b4:	cbz	x0, 404320 <ferror@plt+0x2ba0>
  4042b8:	ldr	w0, [x20, #4]
  4042bc:	cmp	w19, #0x200
  4042c0:	and	w0, w0, #0x4
  4042c4:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  4042c8:	b.ne	40439c <ferror@plt+0x2c1c>  // b.any
  4042cc:	ldr	x0, [x20, #8]
  4042d0:	mov	x1, x21
  4042d4:	bl	40b0f0 <ferror@plt+0x9970>
  4042d8:	add	x2, sp, #0x4c
  4042dc:	sxtw	x1, w23
  4042e0:	bl	40b138 <ferror@plt+0x99b8>
  4042e4:	tbnz	w0, #31, 404408 <ferror@plt+0x2c88>
  4042e8:	ldr	w0, [x20, #4]
  4042ec:	tbz	w0, #2, 404308 <ferror@plt+0x2b88>
  4042f0:	orr	w21, w22, #0x8
  4042f4:	tbnz	w22, #3, 404308 <ferror@plt+0x2b88>
  4042f8:	mov	w1, w21
  4042fc:	mov	x0, x20
  404300:	bl	403ec0 <ferror@plt+0x2740>
  404304:	cbnz	w0, 404348 <ferror@plt+0x2bc8>
  404308:	ldp	x21, x22, [sp, #32]
  40430c:	mov	w0, #0x0                   	// #0
  404310:	ldr	x23, [sp, #48]
  404314:	ldp	x19, x20, [sp, #16]
  404318:	ldp	x29, x30, [sp], #80
  40431c:	ret
  404320:	ldr	w1, [x20, #4]
  404324:	tbnz	w1, #1, 404468 <ferror@plt+0x2ce8>
  404328:	mov	w1, w22
  40432c:	mov	x0, x20
  404330:	bl	403f78 <ferror@plt+0x27f8>
  404334:	tbz	w0, #31, 4042b8 <ferror@plt+0x2b38>
  404338:	ldp	x21, x22, [sp, #32]
  40433c:	ldr	x23, [sp, #48]
  404340:	mov	w0, #0xffffffff            	// #-1
  404344:	b	404314 <ferror@plt+0x2b94>
  404348:	asr	w22, w19, #8
  40434c:	mov	w2, w23
  404350:	mov	w1, w21
  404354:	mov	x0, x20
  404358:	bl	403f20 <ferror@plt+0x27a0>
  40435c:	cmp	w22, #0x0
  404360:	ccmp	w22, #0xb, #0x4, ne  // ne = any
  404364:	b.ne	404308 <ferror@plt+0x2b88>  // b.any
  404368:	and	w1, w19, #0x80
  40436c:	orr	w0, w1, w0
  404370:	cbnz	w0, 404308 <ferror@plt+0x2b88>
  404374:	and	w3, w19, #0xff
  404378:	mov	w2, w23
  40437c:	mov	w1, w21
  404380:	orr	w3, w3, #0x800
  404384:	mov	x0, x20
  404388:	bl	404270 <ferror@plt+0x2af0>
  40438c:	asr	w0, w0, #31
  404390:	ldp	x21, x22, [sp, #32]
  404394:	ldr	x23, [sp, #48]
  404398:	b	404314 <ferror@plt+0x2b94>
  40439c:	mov	w2, w23
  4043a0:	mov	w1, w22
  4043a4:	mov	x0, x20
  4043a8:	bl	403f20 <ferror@plt+0x27a0>
  4043ac:	cbz	w0, 4042cc <ferror@plt+0x2b4c>
  4043b0:	b	404308 <ferror@plt+0x2b88>
  4043b4:	ldr	w0, [x0, #56]
  4043b8:	cmp	w0, #0x2
  4043bc:	b.le	404340 <ferror@plt+0x2bc0>
  4043c0:	mov	w2, #0x5                   	// #5
  4043c4:	adrp	x1, 40c000 <ferror@plt+0xa880>
  4043c8:	mov	x0, #0x0                   	// #0
  4043cc:	add	x1, x1, #0xb50
  4043d0:	bl	401700 <dcgettext@plt>
  4043d4:	mov	x5, x0
  4043d8:	adrp	x4, 40c000 <ferror@plt+0xa880>
  4043dc:	add	x4, x4, #0xbf8
  4043e0:	mov	x0, x20
  4043e4:	add	x4, x4, #0x30
  4043e8:	mov	w6, w19
  4043ec:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4043f0:	mov	w3, #0x7d                  	// #125
  4043f4:	add	x2, x2, #0xb08
  4043f8:	mov	w1, #0x3                   	// #3
  4043fc:	bl	401fe8 <ferror@plt+0x868>
  404400:	mov	w0, w19
  404404:	b	404314 <ferror@plt+0x2b94>
  404408:	ldr	w0, [x20, #56]
  40440c:	cmp	w0, #0x2
  404410:	b.le	404338 <ferror@plt+0x2bb8>
  404414:	mov	w2, #0x5                   	// #5
  404418:	adrp	x1, 40c000 <ferror@plt+0xa880>
  40441c:	mov	x0, #0x0                   	// #0
  404420:	add	x1, x1, #0xba8
  404424:	bl	401700 <dcgettext@plt>
  404428:	mov	x5, x0
  40442c:	adrp	x4, 40c000 <ferror@plt+0xa880>
  404430:	add	x4, x4, #0xbf8
  404434:	mov	w7, w22
  404438:	mov	w6, w23
  40443c:	mov	x0, x20
  404440:	add	x4, x4, #0x30
  404444:	adrp	x2, 40c000 <ferror@plt+0xa880>
  404448:	mov	w3, #0x94                  	// #148
  40444c:	add	x2, x2, #0xb08
  404450:	mov	w1, #0x3                   	// #3
  404454:	bl	401fe8 <ferror@plt+0x868>
  404458:	mov	w0, #0xffffffff            	// #-1
  40445c:	ldp	x21, x22, [sp, #32]
  404460:	ldr	x23, [sp, #48]
  404464:	b	404314 <ferror@plt+0x2b94>
  404468:	ldr	w1, [x20, #56]
  40446c:	cmp	w1, #0x2
  404470:	b.le	404338 <ferror@plt+0x2bb8>
  404474:	mov	w2, #0x5                   	// #5
  404478:	adrp	x1, 40c000 <ferror@plt+0xa880>
  40447c:	add	x1, x1, #0xb78
  404480:	bl	401700 <dcgettext@plt>
  404484:	adrp	x4, 40c000 <ferror@plt+0xa880>
  404488:	add	x4, x4, #0xbf8
  40448c:	mov	x5, x0
  404490:	mov	w6, w22
  404494:	mov	x0, x20
  404498:	add	x4, x4, #0x30
  40449c:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4044a0:	mov	w3, #0x84                  	// #132
  4044a4:	add	x2, x2, #0xb08
  4044a8:	mov	w1, #0x3                   	// #3
  4044ac:	bl	401fe8 <ferror@plt+0x868>
  4044b0:	mov	w0, #0xffffffff            	// #-1
  4044b4:	ldp	x21, x22, [sp, #32]
  4044b8:	ldr	x23, [sp, #48]
  4044bc:	b	404314 <ferror@plt+0x2b94>
  4044c0:	stp	x29, x30, [sp, #-160]!
  4044c4:	mov	x29, sp
  4044c8:	stp	x19, x20, [sp, #16]
  4044cc:	mov	x19, x0
  4044d0:	ldr	w0, [x0, #4]
  4044d4:	stp	x23, x24, [sp, #48]
  4044d8:	mov	w23, #0x0                   	// #0
  4044dc:	tbz	w0, #1, 4044f8 <ferror@plt+0x2d78>
  4044e0:	ldr	x0, [x19, #8]
  4044e4:	mov	x20, #0x0                   	// #0
  4044e8:	ldr	x0, [x0, #24]
  4044ec:	cmp	x0, #0x0
  4044f0:	b.gt	40468c <ferror@plt+0x2f0c>
  4044f4:	nop
  4044f8:	ldr	x0, [x19, #64]
  4044fc:	ldr	x1, [x0, #24]
  404500:	cmp	x1, #0x0
  404504:	b.le	404660 <ferror@plt+0x2ee0>
  404508:	stp	x25, x26, [sp, #64]
  40450c:	add	x25, sp, #0x60
  404510:	add	x24, x25, #0x20
  404514:	stp	x21, x22, [sp, #32]
  404518:	mov	x21, #0x0                   	// #0
  40451c:	stp	x27, x28, [sp, #80]
  404520:	mov	w27, #0xb00                 	// #2816
  404524:	nop
  404528:	mov	x1, x21
  40452c:	mov	w22, w21
  404530:	bl	40b0a8 <ferror@plt+0x9928>
  404534:	cbz	x0, 404640 <ferror@plt+0x2ec0>
  404538:	ldrb	w0, [x0]
  40453c:	cbz	w0, 404640 <ferror@plt+0x2ec0>
  404540:	mov	w1, w23
  404544:	mov	x0, x19
  404548:	bl	403ec0 <ferror@plt+0x2740>
  40454c:	cbz	w0, 404728 <ferror@plt+0x2fa8>
  404550:	mov	w2, w21
  404554:	mov	w1, w23
  404558:	mov	x0, x19
  40455c:	bl	404088 <ferror@plt+0x2908>
  404560:	mov	w28, w0
  404564:	asr	w0, w0, #8
  404568:	cmp	w0, #0x0
  40456c:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  404570:	b.ne	4046a4 <ferror@plt+0x2f24>  // b.any
  404574:	and	w0, w28, #0xff
  404578:	and	w1, w0, #0xffffffdf
  40457c:	sub	w1, w1, #0x41
  404580:	cmp	w1, #0x19
  404584:	b.hi	4046a4 <ferror@plt+0x2f24>  // b.pmore
  404588:	mov	w3, #0x9f                  	// #159
  40458c:	mov	x1, x25
  404590:	orr	w2, w0, w27
  404594:	and	w28, w28, w3
  404598:	mov	w3, #0xb20                 	// #2848
  40459c:	eor	w0, w0, w3
  4045a0:	stp	w2, w0, [sp, #96]
  4045a4:	stp	w2, w0, [sp, #104]
  4045a8:	stp	w28, w28, [sp, #112]
  4045ac:	stp	w28, w28, [sp, #120]
  4045b0:	ldrb	w0, [x1]
  4045b4:	add	x1, x1, #0x4
  4045b8:	orr	w0, w0, #0x800
  4045bc:	str	w0, [x1, #28]
  4045c0:	cmp	x24, x1
  4045c4:	b.ne	4045b0 <ferror@plt+0x2e30>  // b.any
  4045c8:	ldr	x0, [x19, #8]
  4045cc:	ldr	x0, [x0, #24]
  4045d0:	cmp	x0, #0x0
  4045d4:	b.le	404640 <ferror@plt+0x2ec0>
  4045d8:	mov	x20, #0x0                   	// #0
  4045dc:	nop
  4045e0:	mov	w1, w20
  4045e4:	mov	x0, x19
  4045e8:	mov	w28, w20
  4045ec:	bl	403ec0 <ferror@plt+0x2740>
  4045f0:	cbz	w0, 404628 <ferror@plt+0x2ea8>
  4045f4:	cbz	x20, 40460c <ferror@plt+0x2e8c>
  4045f8:	mov	w2, w22
  4045fc:	mov	w1, w20
  404600:	mov	x0, x19
  404604:	bl	403f20 <ferror@plt+0x27a0>
  404608:	cbnz	w0, 404628 <ferror@plt+0x2ea8>
  40460c:	and	x3, x28, #0xf
  404610:	mov	w1, w28
  404614:	mov	w2, w22
  404618:	mov	x0, x19
  40461c:	ldr	w3, [x25, x3, lsl #2]
  404620:	bl	404270 <ferror@plt+0x2af0>
  404624:	tbnz	w0, #31, 404770 <ferror@plt+0x2ff0>
  404628:	ldr	x0, [x19, #8]
  40462c:	add	x20, x20, #0x1
  404630:	ldr	x0, [x0, #24]
  404634:	cmp	x0, x20
  404638:	b.gt	4045e0 <ferror@plt+0x2e60>
  40463c:	nop
  404640:	ldr	x0, [x19, #64]
  404644:	add	x21, x21, #0x1
  404648:	ldr	x1, [x0, #24]
  40464c:	cmp	x1, x21
  404650:	b.gt	404528 <ferror@plt+0x2da8>
  404654:	ldp	x21, x22, [sp, #32]
  404658:	ldp	x25, x26, [sp, #64]
  40465c:	ldp	x27, x28, [sp, #80]
  404660:	mov	w0, #0x0                   	// #0
  404664:	ldp	x19, x20, [sp, #16]
  404668:	ldp	x23, x24, [sp, #48]
  40466c:	ldp	x29, x30, [sp], #160
  404670:	ret
  404674:	ldr	x0, [x19, #8]
  404678:	add	w23, w20, #0x1
  40467c:	add	x20, x20, #0x1
  404680:	ldr	x0, [x0, #24]
  404684:	cmp	x0, x20
  404688:	b.le	4044f8 <ferror@plt+0x2d78>
  40468c:	mov	w1, w20
  404690:	mov	x0, x19
  404694:	mov	w23, w20
  404698:	bl	403ec0 <ferror@plt+0x2740>
  40469c:	cbz	w0, 404674 <ferror@plt+0x2ef4>
  4046a0:	b	4044f8 <ferror@plt+0x2d78>
  4046a4:	ldr	x0, [x19, #8]
  4046a8:	mov	x20, #0x0                   	// #0
  4046ac:	ldr	x0, [x0, #24]
  4046b0:	cmp	x0, #0x1
  4046b4:	b.le	404640 <ferror@plt+0x2ec0>
  4046b8:	add	w26, w20, #0x1
  4046bc:	mov	x0, x19
  4046c0:	mov	w1, w26
  4046c4:	bl	403ec0 <ferror@plt+0x2740>
  4046c8:	cbz	w0, 4046f8 <ferror@plt+0x2f78>
  4046cc:	mov	w2, w22
  4046d0:	mov	w1, w26
  4046d4:	mov	x0, x19
  4046d8:	bl	403f20 <ferror@plt+0x27a0>
  4046dc:	cbnz	w0, 4046f8 <ferror@plt+0x2f78>
  4046e0:	mov	w1, w26
  4046e4:	mov	w3, w28
  4046e8:	mov	w2, w22
  4046ec:	mov	x0, x19
  4046f0:	bl	404270 <ferror@plt+0x2af0>
  4046f4:	tbnz	w0, #31, 404770 <ferror@plt+0x2ff0>
  4046f8:	ldr	x0, [x19, #8]
  4046fc:	add	x1, x20, #0x2
  404700:	add	x20, x20, #0x1
  404704:	ldr	x0, [x0, #24]
  404708:	cmp	x1, x0
  40470c:	b.lt	4046b8 <ferror@plt+0x2f38>  // b.tstop
  404710:	ldr	x0, [x19, #64]
  404714:	add	x21, x21, #0x1
  404718:	ldr	x1, [x0, #24]
  40471c:	cmp	x1, x21
  404720:	b.gt	404528 <ferror@plt+0x2da8>
  404724:	b	404654 <ferror@plt+0x2ed4>
  404728:	ldr	w0, [x19, #56]
  40472c:	cmp	w0, #0x2
  404730:	b.le	404770 <ferror@plt+0x2ff0>
  404734:	mov	w2, #0x5                   	// #5
  404738:	adrp	x1, 40c000 <ferror@plt+0xa880>
  40473c:	mov	x0, #0x0                   	// #0
  404740:	add	x1, x1, #0xbd0
  404744:	bl	401700 <dcgettext@plt>
  404748:	mov	x5, x0
  40474c:	adrp	x4, 40c000 <ferror@plt+0xa880>
  404750:	add	x4, x4, #0xbf8
  404754:	adrp	x2, 40c000 <ferror@plt+0xa880>
  404758:	mov	x0, x19
  40475c:	add	x4, x4, #0x40
  404760:	add	x2, x2, #0xb08
  404764:	mov	w3, #0xef                  	// #239
  404768:	mov	w1, #0x3                   	// #3
  40476c:	bl	401fe8 <ferror@plt+0x868>
  404770:	mov	w0, #0xffffffff            	// #-1
  404774:	ldp	x19, x20, [sp, #16]
  404778:	ldp	x21, x22, [sp, #32]
  40477c:	ldp	x23, x24, [sp, #48]
  404780:	ldp	x25, x26, [sp, #64]
  404784:	ldp	x27, x28, [sp, #80]
  404788:	ldp	x29, x30, [sp], #160
  40478c:	ret
  404790:	sub	sp, sp, #0xc60
  404794:	stp	x29, x30, [sp]
  404798:	mov	x29, sp
  40479c:	stp	x19, x20, [sp, #16]
  4047a0:	mov	x20, x0
  4047a4:	ldr	x0, [x0, #24]
  4047a8:	stp	x21, x22, [sp, #32]
  4047ac:	mov	w22, w1
  4047b0:	stp	x25, x26, [sp, #64]
  4047b4:	ldr	x19, [x0, #16]
  4047b8:	cmp	x19, #0x100
  4047bc:	b.le	404890 <ferror@plt+0x3110>
  4047c0:	ldr	w1, [x20, #56]
  4047c4:	mov	w21, #0x1                   	// #1
  4047c8:	mov	w19, #0x100                 	// #256
  4047cc:	cmp	w1, #0x2
  4047d0:	b.gt	4049c8 <ferror@plt+0x3248>
  4047d4:	ldr	x2, [x0, #24]
  4047d8:	ldr	w1, [x20]
  4047dc:	cmp	x2, #0x0
  4047e0:	str	w19, [sp, #88]
  4047e4:	cset	w2, gt
  4047e8:	and	w25, w1, #0x10
  4047ec:	and	w21, w21, w2
  4047f0:	tbz	w1, #4, 4048b8 <ferror@plt+0x3138>
  4047f4:	mov	w25, #0x0                   	// #0
  4047f8:	mov	w26, #0x0                   	// #0
  4047fc:	mov	x1, #0x0                   	// #0
  404800:	cbz	w21, 404860 <ferror@plt+0x30e0>
  404804:	add	x21, sp, #0x64
  404808:	stp	x23, x24, [sp, #48]
  40480c:	add	x24, sp, #0x5c
  404810:	add	x23, sp, #0x60
  404814:	nop
  404818:	bl	40b0f0 <ferror@plt+0x9970>
  40481c:	add	w26, w26, #0x1
  404820:	ubfiz	x2, x25, #1, #32
  404824:	mov	w1, w26
  404828:	add	x2, x2, w25, uxtw
  40482c:	cbz	x0, 404848 <ferror@plt+0x30c8>
  404830:	ldp	w4, w3, [x0]
  404834:	add	w25, w25, #0x1
  404838:	ldr	w0, [x0, #8]
  40483c:	str	w4, [x24, x2, lsl #2]
  404840:	str	w3, [x23, x2, lsl #2]
  404844:	str	w0, [x21, x2, lsl #2]
  404848:	ldr	x0, [x20, #24]
  40484c:	ldr	x2, [x0, #24]
  404850:	cmp	x1, x2
  404854:	ccmp	w25, w19, #0x2, lt  // lt = tstop
  404858:	b.cc	404818 <ferror@plt+0x3098>  // b.lo, b.ul, b.last
  40485c:	ldp	x23, x24, [sp, #48]
  404860:	mov	w0, w22
  404864:	add	x2, sp, #0x58
  404868:	mov	x1, #0x4bfb                	// #19451
  40486c:	bl	401760 <ioctl@plt>
  404870:	cbnz	w0, 404a3c <ferror@plt+0x32bc>
  404874:	mov	w0, w19
  404878:	ldp	x29, x30, [sp]
  40487c:	ldp	x19, x20, [sp, #16]
  404880:	ldp	x21, x22, [sp, #32]
  404884:	ldp	x25, x26, [sp, #64]
  404888:	add	sp, sp, #0xc60
  40488c:	ret
  404890:	ldr	x2, [x0, #24]
  404894:	cmp	w19, #0x0
  404898:	ldr	w1, [x20]
  40489c:	cset	w21, ne  // ne = any
  4048a0:	cmp	x2, #0x0
  4048a4:	str	w19, [sp, #88]
  4048a8:	cset	w2, gt
  4048ac:	and	w25, w1, #0x10
  4048b0:	and	w21, w21, w2
  4048b4:	tbnz	w1, #4, 4047f4 <ferror@plt+0x3074>
  4048b8:	mov	w26, #0x0                   	// #0
  4048bc:	mov	x1, #0x0                   	// #0
  4048c0:	cbz	w21, 40493c <ferror@plt+0x31bc>
  4048c4:	add	x21, sp, #0x5e
  4048c8:	stp	x23, x24, [sp, #48]
  4048cc:	add	x24, sp, #0x5c
  4048d0:	add	x23, sp, #0x5d
  4048d4:	nop
  4048d8:	bl	40b0f0 <ferror@plt+0x9970>
  4048dc:	add	w26, w26, #0x1
  4048e0:	ubfiz	x2, x25, #1, #32
  4048e4:	mov	w1, w26
  4048e8:	add	x2, x2, w25, uxtw
  4048ec:	cbz	x0, 404924 <ferror@plt+0x31a4>
  4048f0:	ldr	w3, [x0]
  4048f4:	add	w25, w25, #0x1
  4048f8:	cmp	w3, #0xff
  4048fc:	b.hi	4049b0 <ferror@plt+0x3230>  // b.pmore
  404900:	ldr	w4, [x0, #4]
  404904:	cmp	w4, #0xff
  404908:	b.hi	4049b0 <ferror@plt+0x3230>  // b.pmore
  40490c:	ldr	w0, [x0, #8]
  404910:	cmp	w0, #0xff
  404914:	b.hi	4049b0 <ferror@plt+0x3230>  // b.pmore
  404918:	strb	w3, [x24, x2]
  40491c:	strb	w4, [x23, x2]
  404920:	strb	w0, [x21, x2]
  404924:	ldr	x0, [x20, #24]
  404928:	ldr	x2, [x0, #24]
  40492c:	cmp	x1, x2
  404930:	ccmp	w25, w19, #0x2, lt  // lt = tstop
  404934:	b.cc	4048d8 <ferror@plt+0x3158>  // b.lo, b.ul, b.last
  404938:	ldp	x23, x24, [sp, #48]
  40493c:	mov	w0, w22
  404940:	add	x2, sp, #0x58
  404944:	mov	x1, #0x4b4b                	// #19275
  404948:	bl	401760 <ioctl@plt>
  40494c:	cbz	w0, 404874 <ferror@plt+0x30f4>
  404950:	ldr	w0, [x20, #56]
  404954:	cmp	w0, #0x2
  404958:	b.le	404994 <ferror@plt+0x3214>
  40495c:	bl	401730 <__errno_location@plt>
  404960:	ldr	w0, [x0]
  404964:	bl	4015a0 <strerror@plt>
  404968:	mov	x6, x0
  40496c:	adrp	x5, 40c000 <ferror@plt+0xa880>
  404970:	adrp	x4, 40c000 <ferror@plt+0xa880>
  404974:	adrp	x2, 40c000 <ferror@plt+0xa880>
  404978:	mov	x0, x20
  40497c:	add	x5, x5, #0xce0
  404980:	add	x4, x4, #0xf80
  404984:	add	x2, x2, #0xc70
  404988:	mov	w3, #0xf9                  	// #249
  40498c:	mov	w1, #0x3                   	// #3
  404990:	bl	401fe8 <ferror@plt+0x868>
  404994:	mov	w0, #0xffffffff            	// #-1
  404998:	ldp	x29, x30, [sp]
  40499c:	ldp	x19, x20, [sp, #16]
  4049a0:	ldp	x21, x22, [sp, #32]
  4049a4:	ldp	x25, x26, [sp, #64]
  4049a8:	add	sp, sp, #0xc60
  4049ac:	ret
  4049b0:	ldr	w0, [x20, #56]
  4049b4:	cmp	w0, #0x2
  4049b8:	b.gt	404a08 <ferror@plt+0x3288>
  4049bc:	mov	w0, #0xffffffff            	// #-1
  4049c0:	ldp	x23, x24, [sp, #48]
  4049c4:	b	404998 <ferror@plt+0x3218>
  4049c8:	mov	w2, #0x5                   	// #5
  4049cc:	adrp	x1, 40c000 <ferror@plt+0xa880>
  4049d0:	mov	x0, #0x0                   	// #0
  4049d4:	add	x1, x1, #0xc50
  4049d8:	bl	401700 <dcgettext@plt>
  4049dc:	mov	x5, x0
  4049e0:	adrp	x4, 40c000 <ferror@plt+0xa880>
  4049e4:	mov	x0, x20
  4049e8:	add	x4, x4, #0xf80
  4049ec:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4049f0:	mov	w3, #0xc6                  	// #198
  4049f4:	add	x2, x2, #0xc70
  4049f8:	mov	w1, #0x3                   	// #3
  4049fc:	bl	401fe8 <ferror@plt+0x868>
  404a00:	ldr	x0, [x20, #24]
  404a04:	b	4047d4 <ferror@plt+0x3054>
  404a08:	mov	x0, x20
  404a0c:	adrp	x5, 40c000 <ferror@plt+0xa880>
  404a10:	adrp	x4, 40c000 <ferror@plt+0xa880>
  404a14:	add	x5, x5, #0xc98
  404a18:	add	x4, x4, #0xf80
  404a1c:	adrp	x2, 40c000 <ferror@plt+0xa880>
  404a20:	mov	w3, #0xee                  	// #238
  404a24:	add	x2, x2, #0xc70
  404a28:	mov	w1, #0x3                   	// #3
  404a2c:	bl	401fe8 <ferror@plt+0x868>
  404a30:	mov	w0, #0xffffffff            	// #-1
  404a34:	ldp	x23, x24, [sp, #48]
  404a38:	b	404998 <ferror@plt+0x3218>
  404a3c:	ldr	w0, [x20, #56]
  404a40:	cmp	w0, #0x2
  404a44:	b.le	404994 <ferror@plt+0x3214>
  404a48:	bl	401730 <__errno_location@plt>
  404a4c:	ldr	w0, [x0]
  404a50:	bl	4015a0 <strerror@plt>
  404a54:	mov	x6, x0
  404a58:	adrp	x5, 40c000 <ferror@plt+0xa880>
  404a5c:	mov	x0, x20
  404a60:	add	x5, x5, #0xc80
  404a64:	adrp	x4, 40c000 <ferror@plt+0xa880>
  404a68:	adrp	x2, 40c000 <ferror@plt+0xa880>
  404a6c:	add	x4, x4, #0xf80
  404a70:	add	x2, x2, #0xc70
  404a74:	mov	w3, #0xdc                  	// #220
  404a78:	mov	w1, #0x3                   	// #3
  404a7c:	bl	401fe8 <ferror@plt+0x868>
  404a80:	mov	w0, #0xffffffff            	// #-1
  404a84:	b	404998 <ferror@plt+0x3218>
  404a88:	sub	sp, sp, #0x270
  404a8c:	stp	x29, x30, [sp]
  404a90:	mov	x29, sp
  404a94:	stp	x23, x24, [sp, #48]
  404a98:	add	x24, sp, #0x68
  404a9c:	mov	w23, w1
  404aa0:	stp	x25, x26, [sp, #64]
  404aa4:	adrp	x25, 40c000 <ferror@plt+0xa880>
  404aa8:	add	x25, x25, #0xf80
  404aac:	add	x25, x25, #0x18
  404ab0:	stp	x19, x20, [sp, #16]
  404ab4:	mov	x20, x0
  404ab8:	stp	x21, x22, [sp, #32]
  404abc:	add	x22, x24, #0x1
  404ac0:	mov	x19, #0x0                   	// #0
  404ac4:	mov	w21, #0x0                   	// #0
  404ac8:	str	x27, [sp, #80]
  404acc:	nop
  404ad0:	ldr	x0, [x20, #16]
  404ad4:	mov	x1, x19
  404ad8:	strb	w19, [sp, #104]
  404adc:	bl	40b0f0 <ferror@plt+0x9970>
  404ae0:	mov	x1, x0
  404ae4:	cbz	x0, 404bcc <ferror@plt+0x344c>
  404ae8:	mov	x2, #0x200                 	// #512
  404aec:	mov	x0, x22
  404af0:	bl	4014d0 <__strcpy_chk@plt>
  404af4:	mov	x2, x24
  404af8:	mov	w0, w23
  404afc:	mov	x1, #0x4b49                	// #19273
  404b00:	bl	401760 <ioctl@plt>
  404b04:	cbnz	w0, 404b3c <ferror@plt+0x33bc>
  404b08:	add	w21, w21, #0x1
  404b0c:	add	x19, x19, #0x1
  404b10:	cmp	x19, #0x100
  404b14:	b.ne	404ad0 <ferror@plt+0x3350>  // b.any
  404b18:	mov	w0, w21
  404b1c:	ldp	x29, x30, [sp]
  404b20:	ldp	x19, x20, [sp, #16]
  404b24:	ldp	x21, x22, [sp, #32]
  404b28:	ldp	x23, x24, [sp, #48]
  404b2c:	ldp	x25, x26, [sp, #64]
  404b30:	ldr	x27, [sp, #80]
  404b34:	add	sp, sp, #0x270
  404b38:	ret
  404b3c:	mov	x0, x22
  404b40:	bl	401400 <strlen@plt>
  404b44:	lsl	x0, x0, #2
  404b48:	add	x0, x0, #0x1
  404b4c:	bl	4014b0 <malloc@plt>
  404b50:	mov	x26, x0
  404b54:	cbz	x0, 404c9c <ferror@plt+0x351c>
  404b58:	ldrb	w1, [sp, #105]
  404b5c:	mov	x2, x0
  404b60:	mov	w0, #0x305c                	// #12380
  404b64:	mov	x4, x22
  404b68:	mov	w5, #0x6e5c                	// #28252
  404b6c:	movk	w0, #0x3333, lsl #16
  404b70:	cbnz	w1, 404b84 <ferror@plt+0x3404>
  404b74:	b	404ba8 <ferror@plt+0x3428>
  404b78:	strb	w1, [x2], #1
  404b7c:	ldrb	w1, [x4, #1]!
  404b80:	cbz	w1, 404ba8 <ferror@plt+0x3428>
  404b84:	cmp	w1, #0xa
  404b88:	b.eq	404bc4 <ferror@plt+0x3444>  // b.none
  404b8c:	mov	x3, x2
  404b90:	cmp	w1, #0x1b
  404b94:	b.ne	404b78 <ferror@plt+0x33f8>  // b.any
  404b98:	ldrb	w1, [x4, #1]!
  404b9c:	str	w0, [x3], #4
  404ba0:	mov	x2, x3
  404ba4:	cbnz	w1, 404b84 <ferror@plt+0x3404>
  404ba8:	ldr	w0, [x20, #56]
  404bac:	strb	wzr, [x2]
  404bb0:	cmp	w0, #0x2
  404bb4:	b.gt	404c48 <ferror@plt+0x34c8>
  404bb8:	mov	x0, x26
  404bbc:	bl	401670 <free@plt>
  404bc0:	b	404b0c <ferror@plt+0x338c>
  404bc4:	strh	w5, [x2], #2
  404bc8:	b	404b7c <ferror@plt+0x33fc>
  404bcc:	ldr	w0, [x20]
  404bd0:	tbz	w0, #3, 404b0c <ferror@plt+0x338c>
  404bd4:	mov	x2, x24
  404bd8:	mov	w0, w23
  404bdc:	mov	x1, #0x4b49                	// #19273
  404be0:	strb	wzr, [sp, #105]
  404be4:	bl	401760 <ioctl@plt>
  404be8:	cbz	w0, 404b08 <ferror@plt+0x3388>
  404bec:	ldr	w0, [x20, #56]
  404bf0:	cmp	w0, #0x2
  404bf4:	b.le	404b0c <ferror@plt+0x338c>
  404bf8:	mov	w2, #0x5                   	// #5
  404bfc:	adrp	x1, 40c000 <ferror@plt+0xa880>
  404c00:	mov	x0, #0x0                   	// #0
  404c04:	add	x1, x1, #0xd20
  404c08:	bl	401700 <dcgettext@plt>
  404c0c:	mov	x26, x0
  404c10:	ldrb	w2, [sp, #104]
  404c14:	mov	x0, x20
  404c18:	mov	w1, #0x1                   	// #1
  404c1c:	bl	409398 <ferror@plt+0x7c18>
  404c20:	mov	x6, x0
  404c24:	mov	x5, x26
  404c28:	mov	x4, x25
  404c2c:	mov	x0, x20
  404c30:	adrp	x2, 40c000 <ferror@plt+0xa880>
  404c34:	mov	w3, #0xb4                  	// #180
  404c38:	add	x2, x2, #0xc70
  404c3c:	mov	w1, #0x3                   	// #3
  404c40:	bl	401fe8 <ferror@plt+0x868>
  404c44:	b	404b0c <ferror@plt+0x338c>
  404c48:	mov	w2, #0x5                   	// #5
  404c4c:	adrp	x1, 40c000 <ferror@plt+0xa880>
  404c50:	mov	x0, #0x0                   	// #0
  404c54:	add	x1, x1, #0xcf0
  404c58:	bl	401700 <dcgettext@plt>
  404c5c:	mov	x27, x0
  404c60:	ldrb	w2, [sp, #104]
  404c64:	mov	x0, x20
  404c68:	mov	w1, #0x1                   	// #1
  404c6c:	bl	409398 <ferror@plt+0x7c18>
  404c70:	mov	x7, x0
  404c74:	mov	x5, x27
  404c78:	mov	x6, x26
  404c7c:	mov	x4, x25
  404c80:	mov	x0, x20
  404c84:	adrp	x2, 40c000 <ferror@plt+0xa880>
  404c88:	mov	w3, #0xaa                  	// #170
  404c8c:	add	x2, x2, #0xc70
  404c90:	mov	w1, #0x3                   	// #3
  404c94:	bl	401fe8 <ferror@plt+0x868>
  404c98:	b	404bb8 <ferror@plt+0x3438>
  404c9c:	ldr	w1, [x20, #56]
  404ca0:	mov	w21, #0xffffffff            	// #-1
  404ca4:	cmp	w1, #0x2
  404ca8:	b.le	404b18 <ferror@plt+0x3398>
  404cac:	mov	w2, #0x5                   	// #5
  404cb0:	adrp	x1, 40c000 <ferror@plt+0xa880>
  404cb4:	add	x1, x1, #0x508
  404cb8:	bl	401700 <dcgettext@plt>
  404cbc:	adrp	x4, 40c000 <ferror@plt+0xa880>
  404cc0:	add	x4, x4, #0xf80
  404cc4:	mov	x5, x0
  404cc8:	add	x4, x4, #0x10
  404ccc:	mov	x0, x20
  404cd0:	adrp	x2, 40c000 <ferror@plt+0xa880>
  404cd4:	mov	w3, #0x7e                  	// #126
  404cd8:	add	x2, x2, #0xc70
  404cdc:	mov	w1, #0x3                   	// #3
  404ce0:	bl	401fe8 <ferror@plt+0x868>
  404ce4:	b	404b18 <ferror@plt+0x3398>
  404ce8:	sub	sp, sp, #0x90
  404cec:	stp	x29, x30, [sp, #16]
  404cf0:	add	x29, sp, #0x10
  404cf4:	stp	x19, x20, [sp, #32]
  404cf8:	mov	x19, x0
  404cfc:	stp	x23, x24, [sp, #64]
  404d00:	mov	w23, w1
  404d04:	str	w2, [sp, #124]
  404d08:	bl	4044c0 <ferror@plt+0x2d40>
  404d0c:	tbnz	w0, #31, 4050c8 <ferror@plt+0x3948>
  404d10:	ldr	w0, [x19]
  404d14:	tbnz	w0, #1, 405208 <ferror@plt+0x3a88>
  404d18:	stp	x21, x22, [sp, #48]
  404d1c:	adrp	x21, 40c000 <ferror@plt+0xa880>
  404d20:	add	x21, x21, #0xf80
  404d24:	add	x21, x21, #0x28
  404d28:	add	x24, sp, #0x88
  404d2c:	mov	w20, #0x0                   	// #0
  404d30:	stp	x25, x26, [sp, #80]
  404d34:	mov	w25, #0x0                   	// #0
  404d38:	stp	x27, x28, [sp, #96]
  404d3c:	b	404d88 <ferror@plt+0x3608>
  404d40:	ldr	w0, [x19, #4]
  404d44:	tbz	w0, #1, 404d7c <ferror@plt+0x35fc>
  404d48:	mov	w0, #0x27f                 	// #639
  404d4c:	and	w28, w20, #0xff
  404d50:	strb	w28, [sp, #136]
  404d54:	strb	wzr, [sp, #137]
  404d58:	strh	w0, [sp, #138]
  404d5c:	ldr	w0, [x19, #56]
  404d60:	cmp	w0, #0x6
  404d64:	b.gt	405120 <ferror@plt+0x39a0>
  404d68:	mov	x2, x24
  404d6c:	mov	w0, w23
  404d70:	mov	x1, #0x4b47                	// #19271
  404d74:	bl	401760 <ioctl@plt>
  404d78:	cbnz	w0, 405058 <ferror@plt+0x38d8>
  404d7c:	add	w20, w20, #0x1
  404d80:	cmp	w20, #0x100
  404d84:	b.eq	404f70 <ferror@plt+0x37f0>  // b.none
  404d88:	mov	w1, w20
  404d8c:	mov	x0, x19
  404d90:	bl	403ec0 <ferror@plt+0x2740>
  404d94:	mov	w22, w0
  404d98:	cbz	w0, 404d40 <ferror@plt+0x35c0>
  404d9c:	mov	w22, #0x0                   	// #0
  404da0:	mov	w28, #0xffff                	// #65535
  404da4:	b	404dc4 <ferror@plt+0x3644>
  404da8:	ldr	w0, [x19, #56]
  404dac:	cmp	w0, #0x3
  404db0:	b.gt	4050e0 <ferror@plt+0x3960>
  404db4:	nop
  404db8:	add	w22, w22, #0x1
  404dbc:	cmp	w22, #0x100
  404dc0:	b.eq	404d7c <ferror@plt+0x35fc>  // b.none
  404dc4:	mov	w2, w22
  404dc8:	mov	w1, w20
  404dcc:	mov	x0, x19
  404dd0:	bl	403f20 <ferror@plt+0x27a0>
  404dd4:	cbz	w0, 404db8 <ferror@plt+0x3638>
  404dd8:	mov	w2, w22
  404ddc:	mov	w1, w20
  404de0:	mov	x0, x19
  404de4:	bl	404088 <ferror@plt+0x2908>
  404de8:	mov	w26, w0
  404dec:	cmp	w0, w28
  404df0:	b.hi	404da8 <ferror@plt+0x3628>  // b.pmore
  404df4:	mov	x2, x24
  404df8:	mov	w0, w23
  404dfc:	mov	x1, #0x4b47                	// #19271
  404e00:	strb	w20, [sp, #136]
  404e04:	strb	w22, [sp, #137]
  404e08:	strh	w26, [sp, #138]
  404e0c:	bl	401760 <ioctl@plt>
  404e10:	cbz	w0, 404ff4 <ferror@plt+0x3874>
  404e14:	bl	401730 <__errno_location@plt>
  404e18:	ldr	w0, [x0]
  404e1c:	ldr	w1, [x19, #56]
  404e20:	cmp	w0, #0x1
  404e24:	b.eq	404f20 <ferror@plt+0x37a0>  // b.none
  404e28:	cmp	w1, #0x2
  404e2c:	b.gt	404e78 <ferror@plt+0x36f8>
  404e30:	cmp	w1, #0x3
  404e34:	b.le	404db8 <ferror@plt+0x3638>
  404e38:	mov	w2, #0x5                   	// #5
  404e3c:	adrp	x1, 40c000 <ferror@plt+0xa880>
  404e40:	mov	x0, #0x0                   	// #0
  404e44:	add	x1, x1, #0xdc8
  404e48:	bl	401700 <dcgettext@plt>
  404e4c:	mov	x5, x0
  404e50:	ldrh	w7, [sp, #138]
  404e54:	mov	w6, w22
  404e58:	mov	x4, x21
  404e5c:	mov	x0, x19
  404e60:	adrp	x2, 40c000 <ferror@plt+0xa880>
  404e64:	mov	w3, #0x44                  	// #68
  404e68:	add	x2, x2, #0xc70
  404e6c:	mov	w1, #0x4                   	// #4
  404e70:	bl	401fe8 <ferror@plt+0x868>
  404e74:	b	404db8 <ferror@plt+0x3638>
  404e78:	bl	4015a0 <strerror@plt>
  404e7c:	mov	x6, x0
  404e80:	adrp	x7, 40c000 <ferror@plt+0xa880>
  404e84:	add	x26, x7, #0xc70
  404e88:	mov	w1, #0x3                   	// #3
  404e8c:	mov	x2, x26
  404e90:	mov	x4, x21
  404e94:	mov	x0, x19
  404e98:	adrp	x5, 416000 <ferror@plt+0x14880>
  404e9c:	mov	w3, #0x3c                  	// #60
  404ea0:	add	x5, x5, #0x1a0
  404ea4:	bl	401fe8 <ferror@plt+0x868>
  404ea8:	ldr	w1, [x19, #56]
  404eac:	cmp	w1, #0x5
  404eb0:	b.le	404e30 <ferror@plt+0x36b0>
  404eb4:	mov	w2, #0x5                   	// #5
  404eb8:	adrp	x1, 40c000 <ferror@plt+0xa880>
  404ebc:	mov	x0, #0x0                   	// #0
  404ec0:	add	x1, x1, #0xf50
  404ec4:	bl	401700 <dcgettext@plt>
  404ec8:	mov	x27, x0
  404ecc:	ldrh	w3, [sp, #138]
  404ed0:	mov	w2, #0x5                   	// #5
  404ed4:	adrp	x1, 40c000 <ferror@plt+0xa880>
  404ed8:	mov	x0, #0x0                   	// #0
  404edc:	add	x1, x1, #0xf70
  404ee0:	str	w3, [sp, #120]
  404ee4:	bl	401700 <dcgettext@plt>
  404ee8:	str	x0, [sp, #8]
  404eec:	ldr	w3, [sp, #120]
  404ef0:	mov	w1, #0x6                   	// #6
  404ef4:	str	w3, [sp]
  404ef8:	mov	x5, x27
  404efc:	mov	x2, x26
  404f00:	mov	w7, w20
  404f04:	mov	w6, w22
  404f08:	mov	x4, x21
  404f0c:	mov	x0, x19
  404f10:	mov	w3, #0x40                  	// #64
  404f14:	bl	401fe8 <ferror@plt+0x868>
  404f18:	ldr	w1, [x19, #56]
  404f1c:	b	404e30 <ferror@plt+0x36b0>
  404f20:	cmp	w1, #0x2
  404f24:	b.le	404d7c <ferror@plt+0x35fc>
  404f28:	mov	w2, #0x5                   	// #5
  404f2c:	adrp	x1, 40c000 <ferror@plt+0xa880>
  404f30:	mov	x0, #0x0                   	// #0
  404f34:	add	x1, x1, #0xda8
  404f38:	bl	401700 <dcgettext@plt>
  404f3c:	mov	x5, x0
  404f40:	mov	w6, w20
  404f44:	mov	x4, x21
  404f48:	mov	x0, x19
  404f4c:	add	w20, w20, #0x1
  404f50:	adrp	x2, 40c000 <ferror@plt+0xa880>
  404f54:	mov	w3, #0x38                  	// #56
  404f58:	add	x2, x2, #0xc70
  404f5c:	mov	w1, #0x3                   	// #3
  404f60:	bl	401fe8 <ferror@plt+0x868>
  404f64:	cmp	w20, #0x100
  404f68:	b.ne	404d88 <ferror@plt+0x3608>  // b.any
  404f6c:	nop
  404f70:	ldr	w0, [x19]
  404f74:	tbnz	w0, #1, 405324 <ferror@plt+0x3ba4>
  404f78:	mov	w1, w23
  404f7c:	mov	x0, x19
  404f80:	bl	404a88 <ferror@plt+0x3308>
  404f84:	mov	w20, w0
  404f88:	tbnz	w0, #31, 4050bc <ferror@plt+0x393c>
  404f8c:	ldr	w0, [x19, #56]
  404f90:	cmp	w0, #0x5
  404f94:	b.gt	405280 <ferror@plt+0x3b00>
  404f98:	ldr	x0, [x19, #24]
  404f9c:	ldr	x0, [x0, #16]
  404fa0:	cmp	x0, #0x0
  404fa4:	b.gt	404fb0 <ferror@plt+0x3830>
  404fa8:	ldr	w0, [x19]
  404fac:	tbz	w0, #2, 40515c <ferror@plt+0x39dc>
  404fb0:	mov	w1, w23
  404fb4:	mov	x0, x19
  404fb8:	bl	404790 <ferror@plt+0x3010>
  404fbc:	mov	w20, w0
  404fc0:	tbnz	w0, #31, 4050bc <ferror@plt+0x393c>
  404fc4:	ldr	w0, [x19, #56]
  404fc8:	cmp	w0, #0x5
  404fcc:	b.gt	4051b8 <ferror@plt+0x3a38>
  404fd0:	ldp	x21, x22, [sp, #48]
  404fd4:	mov	w0, #0x0                   	// #0
  404fd8:	ldp	x25, x26, [sp, #80]
  404fdc:	ldp	x27, x28, [sp, #96]
  404fe0:	ldp	x29, x30, [sp, #16]
  404fe4:	ldp	x19, x20, [sp, #32]
  404fe8:	ldp	x23, x24, [sp, #64]
  404fec:	add	sp, sp, #0x90
  404ff0:	ret
  404ff4:	ldr	w0, [x19, #56]
  404ff8:	add	w25, w25, #0x1
  404ffc:	cmp	w0, #0x5
  405000:	b.le	404db8 <ferror@plt+0x3638>
  405004:	mov	w2, #0x5                   	// #5
  405008:	adrp	x1, 40c000 <ferror@plt+0xa880>
  40500c:	mov	x0, #0x0                   	// #0
  405010:	add	x1, x1, #0xf50
  405014:	bl	401700 <dcgettext@plt>
  405018:	mov	x5, x0
  40501c:	ldrh	w2, [sp, #138]
  405020:	adrp	x1, 416000 <ferror@plt+0x14880>
  405024:	add	x1, x1, #0x3e0
  405028:	str	w2, [sp]
  40502c:	str	x1, [sp, #8]
  405030:	mov	w7, w20
  405034:	mov	w6, w22
  405038:	mov	x4, x21
  40503c:	mov	x0, x19
  405040:	mov	w3, #0x40                  	// #64
  405044:	adrp	x2, 40c000 <ferror@plt+0xa880>
  405048:	mov	w1, #0x6                   	// #6
  40504c:	add	x2, x2, #0xc70
  405050:	bl	401fe8 <ferror@plt+0x868>
  405054:	b	404db8 <ferror@plt+0x3638>
  405058:	bl	401730 <__errno_location@plt>
  40505c:	mov	x26, x0
  405060:	ldr	w0, [x0]
  405064:	cmp	w0, #0x16
  405068:	b.ne	4053ec <ferror@plt+0x3c6c>  // b.any
  40506c:	mov	w27, #0x200                 	// #512
  405070:	b	40507c <ferror@plt+0x38fc>
  405074:	cmp	w22, #0x100
  405078:	b.eq	404d7c <ferror@plt+0x35fc>  // b.none
  40507c:	mov	x2, x24
  405080:	mov	w0, w23
  405084:	mov	x1, #0x4b47                	// #19271
  405088:	strb	w28, [sp, #136]
  40508c:	strb	w22, [sp, #137]
  405090:	add	w22, w22, #0x1
  405094:	strh	w27, [sp, #138]
  405098:	bl	401760 <ioctl@plt>
  40509c:	cbz	w0, 405074 <ferror@plt+0x38f4>
  4050a0:	ldr	w0, [x26]
  4050a4:	cmp	w0, #0x16
  4050a8:	ccmp	w20, #0xf, #0x4, eq  // eq = none
  4050ac:	b.gt	404d7c <ferror@plt+0x35fc>
  4050b0:	ldr	w0, [x19, #56]
  4050b4:	cmp	w0, #0x2
  4050b8:	b.gt	40538c <ferror@plt+0x3c0c>
  4050bc:	ldp	x21, x22, [sp, #48]
  4050c0:	ldp	x25, x26, [sp, #80]
  4050c4:	ldp	x27, x28, [sp, #96]
  4050c8:	mov	w0, #0xffffffff            	// #-1
  4050cc:	ldp	x29, x30, [sp, #16]
  4050d0:	ldp	x19, x20, [sp, #32]
  4050d4:	ldp	x23, x24, [sp, #64]
  4050d8:	add	sp, sp, #0x90
  4050dc:	ret
  4050e0:	mov	w2, #0x5                   	// #5
  4050e4:	adrp	x1, 40c000 <ferror@plt+0xa880>
  4050e8:	mov	x0, #0x0                   	// #0
  4050ec:	add	x1, x1, #0xd70
  4050f0:	bl	401700 <dcgettext@plt>
  4050f4:	mov	x5, x0
  4050f8:	mov	w7, w26
  4050fc:	mov	w6, w22
  405100:	mov	x4, x21
  405104:	mov	x0, x19
  405108:	adrp	x2, 40c000 <ferror@plt+0xa880>
  40510c:	mov	w3, #0x2c                  	// #44
  405110:	add	x2, x2, #0xc70
  405114:	mov	w1, #0x4                   	// #4
  405118:	bl	401fe8 <ferror@plt+0x868>
  40511c:	b	404db8 <ferror@plt+0x3638>
  405120:	mov	w2, #0x5                   	// #5
  405124:	adrp	x1, 40c000 <ferror@plt+0xa880>
  405128:	mov	x0, #0x0                   	// #0
  40512c:	add	x1, x1, #0xe08
  405130:	bl	401700 <dcgettext@plt>
  405134:	mov	x5, x0
  405138:	mov	w6, w20
  40513c:	mov	x4, x21
  405140:	mov	x0, x19
  405144:	adrp	x2, 40c000 <ferror@plt+0xa880>
  405148:	mov	w3, #0x4e                  	// #78
  40514c:	add	x2, x2, #0xc70
  405150:	mov	w1, #0x7                   	// #7
  405154:	bl	401fe8 <ferror@plt+0x868>
  405158:	b	404d68 <ferror@plt+0x35e8>
  40515c:	ldr	w0, [x19, #56]
  405160:	cmp	w0, #0x5
  405164:	b.le	404fd0 <ferror@plt+0x3850>
  405168:	mov	w2, #0x5                   	// #5
  40516c:	adrp	x1, 40c000 <ferror@plt+0xa880>
  405170:	mov	x0, #0x0                   	// #0
  405174:	add	x1, x1, #0xf28
  405178:	bl	401700 <dcgettext@plt>
  40517c:	mov	x5, x0
  405180:	adrp	x4, 40c000 <ferror@plt+0xa880>
  405184:	add	x4, x4, #0xf80
  405188:	mov	x0, x19
  40518c:	add	x4, x4, #0x30
  405190:	adrp	x2, 40c000 <ferror@plt+0xa880>
  405194:	mov	w3, #0x119                 	// #281
  405198:	add	x2, x2, #0xc70
  40519c:	mov	w1, #0x6                   	// #6
  4051a0:	bl	401fe8 <ferror@plt+0x868>
  4051a4:	mov	w0, #0x0                   	// #0
  4051a8:	ldp	x21, x22, [sp, #48]
  4051ac:	ldp	x25, x26, [sp, #80]
  4051b0:	ldp	x27, x28, [sp, #96]
  4051b4:	b	404fe0 <ferror@plt+0x3860>
  4051b8:	sxtw	x3, w20
  4051bc:	mov	w4, #0x5                   	// #5
  4051c0:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4051c4:	adrp	x1, 40c000 <ferror@plt+0xa880>
  4051c8:	add	x2, x2, #0xee8
  4051cc:	add	x1, x1, #0xf08
  4051d0:	mov	x0, #0x0                   	// #0
  4051d4:	bl	4016e0 <dcngettext@plt>
  4051d8:	adrp	x4, 40c000 <ferror@plt+0xa880>
  4051dc:	add	x4, x4, #0xf80
  4051e0:	mov	x5, x0
  4051e4:	mov	w6, w20
  4051e8:	mov	x0, x19
  4051ec:	add	x4, x4, #0x30
  4051f0:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4051f4:	mov	w3, #0x114                 	// #276
  4051f8:	add	x2, x2, #0xc70
  4051fc:	mov	w1, #0x6                   	// #6
  405200:	bl	401fe8 <ferror@plt+0x868>
  405204:	b	404fd0 <ferror@plt+0x3850>
  405208:	mov	w0, w23
  40520c:	mov	w2, #0x3                   	// #3
  405210:	mov	x1, #0x4b45                	// #19269
  405214:	bl	401760 <ioctl@plt>
  405218:	cbz	w0, 404d18 <ferror@plt+0x3598>
  40521c:	ldr	w0, [x19, #56]
  405220:	cmp	w0, #0x2
  405224:	b.le	4050c8 <ferror@plt+0x3948>
  405228:	adrp	x1, 40c000 <ferror@plt+0xa880>
  40522c:	add	x1, x1, #0xd40
  405230:	mov	w2, #0x5                   	// #5
  405234:	mov	x0, #0x0                   	// #0
  405238:	bl	401700 <dcgettext@plt>
  40523c:	mov	x20, x0
  405240:	bl	401730 <__errno_location@plt>
  405244:	ldr	w0, [x0]
  405248:	bl	4015a0 <strerror@plt>
  40524c:	mov	x6, x0
  405250:	adrp	x4, 40c000 <ferror@plt+0xa880>
  405254:	add	x4, x4, #0xf80
  405258:	mov	x0, x19
  40525c:	mov	x5, x20
  405260:	add	x4, x4, #0x28
  405264:	adrp	x2, 40c000 <ferror@plt+0xa880>
  405268:	mov	w3, #0x1b                  	// #27
  40526c:	add	x2, x2, #0xc70
  405270:	mov	w1, #0x3                   	// #3
  405274:	bl	401fe8 <ferror@plt+0x868>
  405278:	mov	w0, #0xffffffff            	// #-1
  40527c:	b	4050cc <ferror@plt+0x394c>
  405280:	adrp	x21, 40c000 <ferror@plt+0xa880>
  405284:	add	x21, x21, #0xf80
  405288:	sxtw	x3, w25
  40528c:	mov	w4, #0x5                   	// #5
  405290:	add	x21, x21, #0x30
  405294:	adrp	x2, 40c000 <ferror@plt+0xa880>
  405298:	adrp	x1, 40c000 <ferror@plt+0xa880>
  40529c:	add	x2, x2, #0xe90
  4052a0:	add	x1, x1, #0xea8
  4052a4:	mov	x0, #0x0                   	// #0
  4052a8:	adrp	x22, 40c000 <ferror@plt+0xa880>
  4052ac:	bl	4016e0 <dcngettext@plt>
  4052b0:	add	x22, x22, #0xc70
  4052b4:	mov	x5, x0
  4052b8:	mov	w6, w25
  4052bc:	mov	x0, x19
  4052c0:	mov	x4, x21
  4052c4:	mov	x2, x22
  4052c8:	mov	w3, #0x10b                 	// #267
  4052cc:	mov	w1, #0x6                   	// #6
  4052d0:	bl	401fe8 <ferror@plt+0x868>
  4052d4:	ldr	w0, [x19, #56]
  4052d8:	cmp	w0, #0x5
  4052dc:	b.le	404f98 <ferror@plt+0x3818>
  4052e0:	sxtw	x3, w20
  4052e4:	mov	w4, #0x5                   	// #5
  4052e8:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4052ec:	adrp	x1, 40c000 <ferror@plt+0xa880>
  4052f0:	add	x2, x2, #0xeb8
  4052f4:	add	x1, x1, #0xed0
  4052f8:	mov	x0, #0x0                   	// #0
  4052fc:	bl	4016e0 <dcngettext@plt>
  405300:	mov	w6, w20
  405304:	mov	x5, x0
  405308:	mov	x4, x21
  40530c:	mov	x2, x22
  405310:	mov	x0, x19
  405314:	mov	w3, #0x10c                 	// #268
  405318:	mov	w1, #0x6                   	// #6
  40531c:	bl	401fe8 <ferror@plt+0x868>
  405320:	b	404f98 <ferror@plt+0x3818>
  405324:	ldr	w2, [sp, #124]
  405328:	mov	w0, w23
  40532c:	mov	x1, #0x4b45                	// #19269
  405330:	bl	401760 <ioctl@plt>
  405334:	cbz	w0, 404f78 <ferror@plt+0x37f8>
  405338:	ldr	w0, [x19, #56]
  40533c:	cmp	w0, #0x2
  405340:	b.le	4050bc <ferror@plt+0x393c>
  405344:	adrp	x1, 40c000 <ferror@plt+0xa880>
  405348:	add	x1, x1, #0xe50
  40534c:	mov	w2, #0x5                   	// #5
  405350:	mov	x0, #0x0                   	// #0
  405354:	bl	401700 <dcgettext@plt>
  405358:	mov	x20, x0
  40535c:	bl	401730 <__errno_location@plt>
  405360:	ldr	w0, [x0]
  405364:	bl	4015a0 <strerror@plt>
  405368:	mov	x6, x0
  40536c:	adrp	x4, 40c000 <ferror@plt+0xa880>
  405370:	add	x4, x4, #0xf80
  405374:	mov	x5, x20
  405378:	mov	x0, x19
  40537c:	add	x4, x4, #0x28
  405380:	adrp	x2, 40c000 <ferror@plt+0xa880>
  405384:	mov	w3, #0x6b                  	// #107
  405388:	b	4053cc <ferror@plt+0x3c4c>
  40538c:	mov	w2, #0x5                   	// #5
  405390:	adrp	x1, 40c000 <ferror@plt+0xa880>
  405394:	mov	x0, #0x0                   	// #0
  405398:	add	x1, x1, #0xe20
  40539c:	bl	401700 <dcgettext@plt>
  4053a0:	mov	x20, x0
  4053a4:	ldr	w0, [x26]
  4053a8:	bl	4015a0 <strerror@plt>
  4053ac:	mov	x6, x0
  4053b0:	adrp	x4, 40c000 <ferror@plt+0xa880>
  4053b4:	add	x4, x4, #0xf80
  4053b8:	mov	x5, x20
  4053bc:	mov	x0, x19
  4053c0:	add	x4, x4, #0x28
  4053c4:	adrp	x2, 40c000 <ferror@plt+0xa880>
  4053c8:	mov	w3, #0x61                  	// #97
  4053cc:	add	x2, x2, #0xc70
  4053d0:	mov	w1, #0x3                   	// #3
  4053d4:	bl	401fe8 <ferror@plt+0x868>
  4053d8:	mov	w0, #0xffffffff            	// #-1
  4053dc:	ldp	x21, x22, [sp, #48]
  4053e0:	ldp	x25, x26, [sp, #80]
  4053e4:	ldp	x27, x28, [sp, #96]
  4053e8:	b	404fe0 <ferror@plt+0x3860>
  4053ec:	ldr	w0, [x19, #56]
  4053f0:	cmp	w0, #0x2
  4053f4:	b.le	4050bc <ferror@plt+0x393c>
  4053f8:	mov	w2, #0x5                   	// #5
  4053fc:	adrp	x1, 40c000 <ferror@plt+0xa880>
  405400:	mov	x0, #0x0                   	// #0
  405404:	add	x1, x1, #0xdf0
  405408:	bl	401700 <dcgettext@plt>
  40540c:	mov	x21, x0
  405410:	ldr	w0, [x26]
  405414:	bl	4015a0 <strerror@plt>
  405418:	mov	x6, x0
  40541c:	adrp	x4, 40c000 <ferror@plt+0xa880>
  405420:	add	x4, x4, #0xf80
  405424:	mov	x5, x21
  405428:	mov	x0, x19
  40542c:	mov	w7, w20
  405430:	add	x4, x4, #0x28
  405434:	adrp	x2, 40c000 <ferror@plt+0xa880>
  405438:	mov	w3, #0x52                  	// #82
  40543c:	add	x2, x2, #0xc70
  405440:	mov	w1, #0x3                   	// #3
  405444:	bl	401fe8 <ferror@plt+0x868>
  405448:	mov	w0, #0xffffffff            	// #-1
  40544c:	ldp	x21, x22, [sp, #48]
  405450:	ldp	x25, x26, [sp, #80]
  405454:	ldp	x27, x28, [sp, #96]
  405458:	b	404fe0 <ferror@plt+0x3860>
  40545c:	nop
  405460:	stp	x29, x30, [sp, #-64]!
  405464:	mov	x2, #0x9                   	// #9
  405468:	mov	x29, sp
  40546c:	stp	x21, x22, [sp, #32]
  405470:	adrp	x22, 432000 <ferror@plt+0x30880>
  405474:	ldr	x21, [x22, #3992]
  405478:	stp	x19, x20, [sp, #16]
  40547c:	mov	x19, x0
  405480:	mov	x20, x1
  405484:	adrp	x0, 40d000 <ferror@plt+0xb880>
  405488:	ldr	x3, [x21]
  40548c:	add	x0, x0, #0x90
  405490:	mov	x1, #0x1                   	// #1
  405494:	bl	4016c0 <fwrite@plt>
  405498:	cmp	x19, x20
  40549c:	b.hi	4054e0 <ferror@plt+0x3d60>  // b.pmore
  4054a0:	sub	x20, x20, x19
  4054a4:	str	x23, [sp, #48]
  4054a8:	and	x20, x20, #0xfffffffffffffffe
  4054ac:	adrp	x23, 40c000 <ferror@plt+0xa880>
  4054b0:	add	x20, x20, #0x2
  4054b4:	add	x23, x23, #0xb48
  4054b8:	add	x20, x19, x20
  4054bc:	nop
  4054c0:	ldrsh	w3, [x19], #2
  4054c4:	mov	x2, x23
  4054c8:	ldr	x0, [x21]
  4054cc:	mov	w1, #0x1                   	// #1
  4054d0:	bl	401620 <__fprintf_chk@plt>
  4054d4:	cmp	x19, x20
  4054d8:	b.ne	4054c0 <ferror@plt+0x3d40>  // b.any
  4054dc:	ldr	x23, [sp, #48]
  4054e0:	mov	w0, #0xa                   	// #10
  4054e4:	ldr	x22, [x22, #3992]
  4054e8:	ldp	x19, x20, [sp, #16]
  4054ec:	ldr	x1, [x22]
  4054f0:	ldp	x21, x22, [sp, #32]
  4054f4:	ldp	x29, x30, [sp], #64
  4054f8:	b	401460 <fputc@plt>
  4054fc:	nop
  405500:	adrp	x2, 429000 <ferror@plt+0x27880>
  405504:	add	x4, x2, #0xc8
  405508:	stp	x29, x30, [sp, #-32]!
  40550c:	cmp	w1, #0x24
  405510:	adrp	x2, 40d000 <ferror@plt+0xb880>
  405514:	mov	x29, sp
  405518:	ldr	x4, [x4, w1, sxtw #3]
  40551c:	add	x2, x2, #0xa8
  405520:	adrp	x3, 40d000 <ferror@plt+0xb880>
  405524:	add	x3, x3, #0xa0
  405528:	csel	x3, x3, x2, lt  // lt = tstop
  40552c:	mov	w1, #0x1                   	// #1
  405530:	adrp	x2, 40d000 <ferror@plt+0xb880>
  405534:	add	x2, x2, #0xb0
  405538:	str	x19, [sp, #16]
  40553c:	mov	x19, x0
  405540:	bl	401620 <__fprintf_chk@plt>
  405544:	mov	x1, x19
  405548:	mov	w0, #0x29                  	// #41
  40554c:	ldr	x19, [sp, #16]
  405550:	ldp	x29, x30, [sp], #32
  405554:	b	401460 <fputc@plt>
  405558:	stp	x29, x30, [sp, #-32]!
  40555c:	adrp	x2, 432000 <ferror@plt+0x30880>
  405560:	mov	x29, sp
  405564:	ldr	x2, [x2, #3984]
  405568:	stp	x19, x20, [sp, #16]
  40556c:	mov	w19, w1
  405570:	ldr	w1, [x2]
  405574:	cbnz	w1, 405584 <ferror@plt+0x3e04>
  405578:	ldp	x19, x20, [sp, #16]
  40557c:	ldp	x29, x30, [sp], #32
  405580:	ret
  405584:	adrp	x20, 432000 <ferror@plt+0x30880>
  405588:	mov	x3, x0
  40558c:	mov	w1, #0x1                   	// #1
  405590:	adrp	x2, 40d000 <ferror@plt+0xb880>
  405594:	ldr	x20, [x20, #3992]
  405598:	add	x2, x2, #0xb8
  40559c:	ldr	x0, [x20]
  4055a0:	bl	401620 <__fprintf_chk@plt>
  4055a4:	ldr	x0, [x20]
  4055a8:	mov	w1, w19
  4055ac:	bl	405500 <ferror@plt+0x3d80>
  4055b0:	ldr	x1, [x20]
  4055b4:	mov	w0, #0xa                   	// #10
  4055b8:	ldp	x19, x20, [sp, #16]
  4055bc:	ldp	x29, x30, [sp], #32
  4055c0:	b	401460 <fputc@plt>
  4055c4:	nop
  4055c8:	stp	x29, x30, [sp, #-288]!
  4055cc:	mov	x29, sp
  4055d0:	stp	x19, x20, [sp, #16]
  4055d4:	stp	x21, x22, [sp, #32]
  4055d8:	mov	x21, x0
  4055dc:	cbz	x1, 4055f8 <ferror@plt+0x3e78>
  4055e0:	mov	x19, x1
  4055e4:	adrp	x1, 40d000 <ferror@plt+0xb880>
  4055e8:	mov	x0, x19
  4055ec:	add	x1, x1, #0xc0
  4055f0:	bl	401630 <strcmp@plt>
  4055f4:	cbnz	w0, 405690 <ferror@plt+0x3f10>
  4055f8:	add	x0, sp, #0x50
  4055fc:	adrp	x1, 40d000 <ferror@plt+0xb880>
  405600:	add	x1, x1, #0x6c0
  405604:	add	x22, sp, #0x40
  405608:	mov	x19, x0
  40560c:	add	x1, x1, #0x18
  405610:	mov	x2, #0xcc                  	// #204
  405614:	str	x23, [sp, #48]
  405618:	add	x23, x0, #0xcc
  40561c:	bl	4013f0 <memcpy@plt>
  405620:	b	40562c <ferror@plt+0x3eac>
  405624:	cmp	x19, x23
  405628:	b.eq	405674 <ferror@plt+0x3ef4>  // b.none
  40562c:	ldrb	w3, [x19, #1]
  405630:	mov	x1, x22
  405634:	ldrb	w2, [x19, #2]
  405638:	mov	x0, x21
  40563c:	ldrb	w4, [x19]
  405640:	add	x19, x19, #0x3
  405644:	stp	w4, w3, [sp, #64]
  405648:	str	w2, [sp, #72]
  40564c:	bl	40b510 <ferror@plt+0x9d90>
  405650:	mov	w20, w0
  405654:	cmn	w0, #0x1
  405658:	b.ne	405624 <ferror@plt+0x3ea4>  // b.any
  40565c:	ldr	x23, [sp, #48]
  405660:	mov	w0, w20
  405664:	ldp	x19, x20, [sp, #16]
  405668:	ldp	x21, x22, [sp, #32]
  40566c:	ldp	x29, x30, [sp], #288
  405670:	ret
  405674:	mov	w20, #0x0                   	// #0
  405678:	mov	w0, w20
  40567c:	ldp	x19, x20, [sp, #16]
  405680:	ldp	x21, x22, [sp, #32]
  405684:	ldr	x23, [sp, #48]
  405688:	ldp	x29, x30, [sp], #288
  40568c:	ret
  405690:	ldr	w0, [x21, #56]
  405694:	mov	w20, #0xffffffff            	// #-1
  405698:	cmp	w0, #0x2
  40569c:	b.le	405660 <ferror@plt+0x3ee0>
  4056a0:	mov	w2, #0x5                   	// #5
  4056a4:	adrp	x1, 40d000 <ferror@plt+0xb880>
  4056a8:	mov	x0, #0x0                   	// #0
  4056ac:	add	x1, x1, #0xd0
  4056b0:	bl	401700 <dcgettext@plt>
  4056b4:	mov	x5, x0
  4056b8:	mov	x6, x19
  4056bc:	mov	x0, x21
  4056c0:	adrp	x4, 40d000 <ferror@plt+0xb880>
  4056c4:	adrp	x2, 40d000 <ferror@plt+0xb880>
  4056c8:	add	x4, x4, #0x6c0
  4056cc:	add	x2, x2, #0x100
  4056d0:	mov	w3, #0x75                  	// #117
  4056d4:	mov	w1, #0x3                   	// #3
  4056d8:	bl	401fe8 <ferror@plt+0x868>
  4056dc:	b	405660 <ferror@plt+0x3ee0>
  4056e0:	mov	x2, x0
  4056e4:	ldrb	w0, [x1]
  4056e8:	cmp	w0, #0x22
  4056ec:	b.eq	405710 <ferror@plt+0x3f90>  // b.none
  4056f0:	mov	x0, x2
  4056f4:	cbz	x2, 405780 <ferror@plt+0x4000>
  4056f8:	mov	x3, x0
  4056fc:	ldrb	w4, [x1], #1
  405700:	strb	w4, [x3], #1
  405704:	cbnz	w4, 405778 <ferror@plt+0x3ff8>
  405708:	sub	x0, x0, x2
  40570c:	ret
  405710:	mov	x4, x1
  405714:	mov	x0, #0x0                   	// #0
  405718:	ldrb	w3, [x4, #1]
  40571c:	cmp	w3, #0x2c
  405720:	b.eq	4056f0 <ferror@plt+0x3f70>  // b.none
  405724:	b.hi	40573c <ferror@plt+0x3fbc>  // b.pmore
  405728:	cmp	w3, #0x22
  40572c:	b.ne	405768 <ferror@plt+0x3fe8>  // b.any
  405730:	cbz	x2, 40570c <ferror@plt+0x3f8c>
  405734:	strb	wzr, [x2, x0]
  405738:	ret
  40573c:	cmp	w3, #0x5c
  405740:	b.ne	405770 <ferror@plt+0x3ff0>  // b.any
  405744:	ldrb	w3, [x4, #2]
  405748:	add	x4, x4, #0x2
  40574c:	cmp	w3, #0x5c
  405750:	b.ne	4056f0 <ferror@plt+0x3f70>  // b.any
  405754:	cbz	x2, 405760 <ferror@plt+0x3fe0>
  405758:	ldrb	w3, [x4]
  40575c:	strb	w3, [x2, x0]
  405760:	add	x0, x0, #0x1
  405764:	b	405718 <ferror@plt+0x3f98>
  405768:	cmp	w3, #0x27
  40576c:	b.eq	4056f0 <ferror@plt+0x3f70>  // b.none
  405770:	add	x4, x4, #0x1
  405774:	b	405754 <ferror@plt+0x3fd4>
  405778:	mov	x0, x3
  40577c:	b	4056f8 <ferror@plt+0x3f78>
  405780:	mov	x0, x1
  405784:	b	401400 <strlen@plt>
  405788:	stp	x29, x30, [sp, #-144]!
  40578c:	mov	x29, sp
  405790:	stp	x19, x20, [sp, #16]
  405794:	mov	w19, w3
  405798:	mov	x20, x0
  40579c:	stp	x21, x22, [sp, #32]
  4057a0:	adrp	x22, 429000 <ferror@plt+0x27880>
  4057a4:	mov	x21, x1
  4057a8:	stp	x27, x28, [sp, #80]
  4057ac:	add	x28, x22, #0xc8
  4057b0:	mov	x0, #0x0                   	// #0
  4057b4:	stp	x25, x26, [sp, #64]
  4057b8:	ldr	x25, [x28, w19, sxtw #3]
  4057bc:	stp	x23, x24, [sp, #48]
  4057c0:	mov	x23, x2
  4057c4:	mov	x1, x25
  4057c8:	bl	4056e0 <ferror@plt+0x3f60>
  4057cc:	cmn	w19, #0x2
  4057d0:	mov	x24, x0
  4057d4:	b.eq	405950 <ferror@plt+0x41d0>  // b.none
  4057d8:	ldrsh	w2, [x23]
  4057dc:	adrp	x0, 40d000 <ferror@plt+0xb880>
  4057e0:	add	x0, x0, #0x6c0
  4057e4:	str	x25, [sp, #104]
  4057e8:	add	x1, x0, #0xe8
  4057ec:	ldrsb	w23, [x1, w2, sxtw]
  4057f0:	cmn	w23, #0x1f
  4057f4:	b.eq	4058a0 <ferror@plt+0x4120>  // b.none
  4057f8:	cmp	w23, #0x0
  4057fc:	mov	w26, #0x56                  	// #86
  405800:	sub	w26, w26, w23
  405804:	csneg	w19, wzr, w23, ge  // ge = tcont
  405808:	cmp	w26, #0x24
  40580c:	mov	w1, #0x24                  	// #36
  405810:	csel	w26, w26, w1, le
  405814:	cmp	w19, w26
  405818:	b.ge	4058a0 <ferror@plt+0x4120>  // b.tcont
  40581c:	add	x0, x0, #0x148
  405820:	sxtw	x19, w19
  405824:	add	x23, x0, w23, sxtb
  405828:	mov	x27, x24
  40582c:	add	x25, sp, #0x68
  405830:	mov	w22, #0x1                   	// #1
  405834:	b	405844 <ferror@plt+0x40c4>
  405838:	add	x19, x19, #0x1
  40583c:	cmp	w26, w19
  405840:	b.le	405968 <ferror@plt+0x41e8>
  405844:	ldrb	w1, [x23, x19]
  405848:	cmp	w1, w19
  40584c:	ccmp	w19, #0x1, #0x4, eq  // eq = none
  405850:	b.eq	405838 <ferror@plt+0x40b8>  // b.none
  405854:	cmp	w22, #0x5
  405858:	mov	x0, #0x0                   	// #0
  40585c:	b.eq	4058a0 <ferror@plt+0x4120>  // b.none
  405860:	ldr	x1, [x28, x19, lsl #3]
  405864:	str	x1, [x25, w22, sxtw #3]
  405868:	add	w22, w22, #0x1
  40586c:	bl	4056e0 <ferror@plt+0x3f60>
  405870:	adds	x0, x0, x27
  405874:	mov	x27, x0
  405878:	b.cc	405838 <ferror@plt+0x40b8>  // b.lo, b.ul, b.last
  40587c:	mov	w0, #0x2                   	// #2
  405880:	ldp	x19, x20, [sp, #16]
  405884:	ldp	x21, x22, [sp, #32]
  405888:	ldp	x23, x24, [sp, #48]
  40588c:	ldp	x25, x26, [sp, #64]
  405890:	ldp	x27, x28, [sp, #80]
  405894:	ldp	x29, x30, [sp], #144
  405898:	ret
  40589c:	mov	x24, x27
  4058a0:	adrp	x19, 40d000 <ferror@plt+0xb880>
  4058a4:	mov	x27, x24
  4058a8:	add	x19, x19, #0x120
  4058ac:	mov	x0, #0x1b                  	// #27
  4058b0:	mov	w22, #0x1                   	// #1
  4058b4:	nop
  4058b8:	adds	x0, x0, x27
  4058bc:	b.cs	40587c <ferror@plt+0x40fc>  // b.hs, b.nlast
  4058c0:	ldr	x1, [x20]
  4058c4:	cmp	x1, x0
  4058c8:	b.cc	4059cc <ferror@plt+0x424c>  // b.lo, b.ul, b.last
  4058cc:	ldrb	w0, [x19]
  4058d0:	add	x23, sp, #0x68
  4058d4:	mov	w2, #0x0                   	// #0
  4058d8:	ldr	x20, [x21]
  4058dc:	b	4058e8 <ferror@plt+0x4168>
  4058e0:	add	x20, x20, #0x1
  4058e4:	add	x19, x19, #0x1
  4058e8:	strb	w0, [x20]
  4058ec:	cbz	w0, 405930 <ferror@plt+0x41b0>
  4058f0:	cmp	w0, #0x25
  4058f4:	ldrb	w0, [x19, #1]
  4058f8:	b.ne	4058e0 <ferror@plt+0x4160>  // b.any
  4058fc:	cmp	w0, #0x73
  405900:	ccmp	w22, w2, #0x4, eq  // eq = none
  405904:	b.le	4058e0 <ferror@plt+0x4160>
  405908:	ldr	x1, [x23, w2, sxtw #3]
  40590c:	add	w21, w2, #0x1
  405910:	mov	x0, x20
  405914:	add	x19, x19, #0x2
  405918:	bl	4056e0 <ferror@plt+0x3f60>
  40591c:	add	x20, x20, x0
  405920:	ldrb	w0, [x19]
  405924:	mov	w2, w21
  405928:	strb	w0, [x20]
  40592c:	cbnz	w0, 4058f0 <ferror@plt+0x4170>
  405930:	mov	w0, #0x0                   	// #0
  405934:	ldp	x19, x20, [sp, #16]
  405938:	ldp	x21, x22, [sp, #32]
  40593c:	ldp	x23, x24, [sp, #48]
  405940:	ldp	x25, x26, [sp, #64]
  405944:	ldp	x27, x28, [sp, #80]
  405948:	ldp	x29, x30, [sp], #144
  40594c:	ret
  405950:	mov	x27, x0
  405954:	adrp	x19, 40d000 <ferror@plt+0xb880>
  405958:	mov	x0, #0xc                   	// #12
  40595c:	add	x19, x19, #0x110
  405960:	mov	w22, #0x0                   	// #0
  405964:	b	4058b8 <ferror@plt+0x4138>
  405968:	cmp	w22, #0x4
  40596c:	b.eq	405a34 <ferror@plt+0x42b4>  // b.none
  405970:	b.gt	4059b4 <ferror@plt+0x4234>
  405974:	cmp	w22, #0x3
  405978:	b.eq	405a24 <ferror@plt+0x42a4>  // b.none
  40597c:	cmp	w22, #0x4
  405980:	b.ne	405994 <ferror@plt+0x4214>  // b.any
  405984:	adrp	x19, 40d000 <ferror@plt+0xb880>
  405988:	mov	x0, #0xc                   	// #12
  40598c:	add	x19, x19, #0x110
  405990:	b	4058b8 <ferror@plt+0x4138>
  405994:	cmp	w22, #0x1
  405998:	b.eq	40589c <ferror@plt+0x411c>  // b.none
  40599c:	cmp	w22, #0x2
  4059a0:	b.ne	405984 <ferror@plt+0x4204>  // b.any
  4059a4:	adrp	x19, 40d000 <ferror@plt+0xb880>
  4059a8:	mov	x0, #0x29                  	// #41
  4059ac:	add	x19, x19, #0x180
  4059b0:	b	4058b8 <ferror@plt+0x4138>
  4059b4:	cmp	w22, #0x5
  4059b8:	b.ne	405984 <ferror@plt+0x4204>  // b.any
  4059bc:	adrp	x19, 40d000 <ferror@plt+0xb880>
  4059c0:	mov	x0, #0x3b                  	// #59
  4059c4:	add	x19, x19, #0x140
  4059c8:	b	4058b8 <ferror@plt+0x4138>
  4059cc:	cmp	x0, x0, lsl #1
  4059d0:	lsl	x27, x0, #1
  4059d4:	b.ls	405a00 <ferror@plt+0x4280>  // b.plast
  4059d8:	mov	x1, #0xffffffffffffffff    	// #-1
  4059dc:	str	x1, [x20]
  4059e0:	mov	w0, #0x1                   	// #1
  4059e4:	ldp	x19, x20, [sp, #16]
  4059e8:	ldp	x21, x22, [sp, #32]
  4059ec:	ldp	x23, x24, [sp, #48]
  4059f0:	ldp	x25, x26, [sp, #64]
  4059f4:	ldp	x27, x28, [sp, #80]
  4059f8:	ldp	x29, x30, [sp], #144
  4059fc:	ret
  405a00:	str	x27, [x20]
  405a04:	mov	w0, #0x1                   	// #1
  405a08:	ldp	x19, x20, [sp, #16]
  405a0c:	ldp	x21, x22, [sp, #32]
  405a10:	ldp	x23, x24, [sp, #48]
  405a14:	ldp	x25, x26, [sp, #64]
  405a18:	ldp	x27, x28, [sp, #80]
  405a1c:	ldp	x29, x30, [sp], #144
  405a20:	ret
  405a24:	adrp	x19, 40d000 <ferror@plt+0xb880>
  405a28:	mov	x0, #0x2f                  	// #47
  405a2c:	add	x19, x19, #0x1b0
  405a30:	b	4058b8 <ferror@plt+0x4138>
  405a34:	adrp	x19, 40d000 <ferror@plt+0xb880>
  405a38:	mov	x0, #0x35                  	// #53
  405a3c:	add	x19, x19, #0x1e0
  405a40:	b	4058b8 <ferror@plt+0x4138>
  405a44:	nop
  405a48:	sub	sp, sp, #0x60
  405a4c:	mov	x3, #0x80                  	// #128
  405a50:	sub	sp, sp, #0x1a, lsl #12
  405a54:	add	x2, sp, #0x108
  405a58:	stp	x29, x30, [sp]
  405a5c:	mov	x29, sp
  405a60:	stp	x25, x26, [sp, #64]
  405a64:	adrp	x26, 432000 <ferror@plt+0x30880>
  405a68:	str	x2, [sp, #184]
  405a6c:	stp	x2, x3, [sp, #248]
  405a70:	ldr	x2, [x26, #3984]
  405a74:	str	x0, [sp, #200]
  405a78:	stp	x19, x20, [sp, #16]
  405a7c:	ldr	w0, [x2]
  405a80:	stp	x21, x22, [sp, #32]
  405a84:	stp	x23, x24, [sp, #48]
  405a88:	stp	x27, x28, [sp, #80]
  405a8c:	str	x1, [sp, #144]
  405a90:	cbnz	w0, 406350 <ferror@plt+0x4bd0>
  405a94:	adrp	x0, 40d000 <ferror@plt+0xb880>
  405a98:	add	x27, x0, #0x6c0
  405a9c:	add	x0, sp, #0x278
  405aa0:	add	x1, sp, #0x408
  405aa4:	mov	x28, x0
  405aa8:	mov	x19, x0
  405aac:	add	x0, sp, #0x409
  405ab0:	stp	x1, x0, [sp, #208]
  405ab4:	mov	w0, #0xfffffffe            	// #-2
  405ab8:	str	w0, [sp, #96]
  405abc:	add	x0, sp, #0x610
  405ac0:	add	x20, sp, #0xa20
  405ac4:	add	x2, x27, #0x148
  405ac8:	mov	w21, #0x0                   	// #0
  405acc:	mov	x25, #0x190                 	// #400
  405ad0:	strh	w21, [x19]
  405ad4:	mov	x23, #0xc8                  	// #200
  405ad8:	stp	x2, x20, [sp, #112]
  405adc:	str	x28, [sp, #128]
  405ae0:	str	wzr, [sp, #136]
  405ae4:	str	x0, [sp, #192]
  405ae8:	sub	x0, x25, #0x2
  405aec:	add	x0, x28, x0
  405af0:	cmp	x19, x0
  405af4:	b.cc	405cb4 <ferror@plt+0x4534>  // b.lo, b.ul, b.last
  405af8:	sub	x22, x19, x28
  405afc:	mov	x0, #0x270f                	// #9999
  405b00:	cmp	x23, x0
  405b04:	asr	x20, x22, #1
  405b08:	add	x20, x20, #0x1
  405b0c:	b.hi	405fa8 <ferror@plt+0x4828>  // b.pmore
  405b10:	mov	x23, #0x2710                	// #10000
  405b14:	cmp	x25, x23
  405b18:	csel	x23, x25, x23, ls  // ls = plast
  405b1c:	add	x0, x23, x23, lsl #6
  405b20:	add	x0, x23, x0, lsl #2
  405b24:	lsl	x0, x0, #1
  405b28:	add	x0, x0, #0x207
  405b2c:	bl	4014b0 <malloc@plt>
  405b30:	cbz	x0, 405fa8 <ferror@plt+0x4828>
  405b34:	add	x2, x22, #0x2
  405b38:	mov	x1, x28
  405b3c:	str	x0, [sp, #104]
  405b40:	bl	4013f0 <memcpy@plt>
  405b44:	mov	x0, #0xfc1                 	// #4033
  405b48:	lsl	x25, x23, #1
  405b4c:	movk	x0, #0xc0fc, lsl #16
  405b50:	add	x24, x25, #0x207
  405b54:	movk	x0, #0xfc0f, lsl #32
  405b58:	add	x20, x20, x20, lsl #6
  405b5c:	movk	x0, #0xfc0, lsl #48
  405b60:	ldr	x4, [sp, #104]
  405b64:	umulh	x24, x24, x0
  405b68:	ldr	x1, [sp, #120]
  405b6c:	lsl	x20, x20, #3
  405b70:	lsr	x24, x24, #5
  405b74:	mov	x2, x20
  405b78:	add	x24, x24, x24, lsl #6
  405b7c:	add	x24, x4, x24, lsl #3
  405b80:	mov	x0, x24
  405b84:	bl	4013f0 <memcpy@plt>
  405b88:	ldr	x0, [sp, #128]
  405b8c:	ldr	x4, [sp, #104]
  405b90:	cmp	x28, x0
  405b94:	b.eq	405ba4 <ferror@plt+0x4424>  // b.none
  405b98:	mov	x0, x28
  405b9c:	bl	401670 <free@plt>
  405ba0:	ldr	x4, [sp, #104]
  405ba4:	sub	x0, x25, #0x2
  405ba8:	ldr	x1, [x26, #3984]
  405bac:	add	x19, x4, x22
  405bb0:	add	x22, x4, x0
  405bb4:	sub	x20, x20, #0x208
  405bb8:	add	x20, x24, x20
  405bbc:	ldr	w0, [x1]
  405bc0:	cbnz	w0, 406110 <ferror@plt+0x4990>
  405bc4:	cmp	x19, x22
  405bc8:	b.cs	406a4c <ferror@plt+0x52cc>  // b.hs, b.nlast
  405bcc:	mov	x28, x4
  405bd0:	str	x24, [sp, #120]
  405bd4:	cmp	w21, #0x2
  405bd8:	b.eq	4068e0 <ferror@plt+0x5160>  // b.none
  405bdc:	add	x0, x27, #0xe8
  405be0:	sxtw	x7, w21
  405be4:	ldrsb	w24, [x0, w21, sxtw]
  405be8:	cmn	w24, #0x1f
  405bec:	mov	w22, w24
  405bf0:	b.eq	405e28 <ferror@plt+0x46a8>  // b.none
  405bf4:	ldr	x0, [x26, #3984]
  405bf8:	ldr	w1, [sp, #96]
  405bfc:	ldr	w0, [x0]
  405c00:	cmn	w1, #0x2
  405c04:	b.eq	405da8 <ferror@plt+0x4628>  // b.none
  405c08:	ldr	w1, [sp, #96]
  405c0c:	cmp	w1, #0x0
  405c10:	b.le	405d68 <ferror@plt+0x45e8>
  405c14:	ldr	w2, [sp, #96]
  405c18:	mov	w4, #0x2                   	// #2
  405c1c:	cmp	w2, #0x122
  405c20:	b.gt	405c2c <ferror@plt+0x44ac>
  405c24:	add	x1, x27, #0x1a0
  405c28:	ldrb	w4, [x1, w2, sxtw]
  405c2c:	add	w22, w24, w4
  405c30:	cbnz	w0, 406288 <ferror@plt+0x4b08>
  405c34:	cmp	w22, #0x55
  405c38:	b.hi	405ce4 <ferror@plt+0x4564>  // b.pmore
  405c3c:	ldr	x0, [sp, #112]
  405c40:	ldrb	w0, [x0, w22, sxtw]
  405c44:	cmp	w0, w4
  405c48:	b.ne	405ce4 <ferror@plt+0x4564>  // b.any
  405c4c:	add	x0, x27, #0x2c8
  405c50:	ldrb	w21, [x0, w22, sxtw]
  405c54:	cbz	w21, 405ee8 <ferror@plt+0x4768>
  405c58:	ldr	x0, [x26, #3984]
  405c5c:	ldr	w2, [sp, #136]
  405c60:	ldr	w0, [x0]
  405c64:	cmp	w2, #0x0
  405c68:	cset	w1, ne  // ne = any
  405c6c:	sub	w1, w2, w1
  405c70:	str	w1, [sp, #136]
  405c74:	cbnz	w0, 40646c <ferror@plt+0x4cec>
  405c78:	ldr	x1, [sp, #192]
  405c7c:	add	x0, x20, #0x208
  405c80:	mov	x20, x0
  405c84:	mov	x2, #0x208                 	// #520
  405c88:	str	x19, [sp, #104]
  405c8c:	bl	4013f0 <memcpy@plt>
  405c90:	mov	w0, #0xfffffffe            	// #-2
  405c94:	str	w0, [sp, #96]
  405c98:	ldr	x0, [sp, #104]
  405c9c:	add	x19, x0, #0x2
  405ca0:	sub	x0, x25, #0x2
  405ca4:	strh	w21, [x19]
  405ca8:	add	x0, x28, x0
  405cac:	cmp	x19, x0
  405cb0:	b.cs	405af8 <ferror@plt+0x4378>  // b.hs, b.nlast
  405cb4:	ldr	x0, [x26, #3984]
  405cb8:	ldr	w0, [x0]
  405cbc:	cbz	w0, 405bd4 <ferror@plt+0x4454>
  405cc0:	adrp	x0, 432000 <ferror@plt+0x30880>
  405cc4:	mov	w3, w21
  405cc8:	adrp	x2, 40d000 <ferror@plt+0xb880>
  405ccc:	mov	w1, #0x1                   	// #1
  405cd0:	ldr	x0, [x0, #3992]
  405cd4:	add	x2, x2, #0x248
  405cd8:	ldr	x0, [x0]
  405cdc:	bl	401620 <__fprintf_chk@plt>
  405ce0:	b	405bd4 <ferror@plt+0x4454>
  405ce4:	add	x0, x27, #0x320
  405ce8:	ldrb	w21, [x0, x7]
  405cec:	cbz	w21, 405dcc <ferror@plt+0x464c>
  405cf0:	add	x0, x27, #0x380
  405cf4:	mov	w22, #0x1                   	// #1
  405cf8:	mov	w1, #0x208                 	// #520
  405cfc:	ldrb	w5, [x0, w21, sxtw]
  405d00:	sub	w22, w22, w5
  405d04:	ubfiz	x0, x5, #6, #8
  405d08:	sub	x2, x19, w5, uxtb #1
  405d0c:	add	x0, x0, w5, uxtb
  405d10:	str	x2, [sp, #104]
  405d14:	smull	x22, w22, w1
  405d18:	sub	x0, x20, x0, lsl #3
  405d1c:	str	x0, [sp, #168]
  405d20:	add	x0, sp, #0x818
  405d24:	add	x1, x20, x22
  405d28:	mov	x2, #0x208                 	// #520
  405d2c:	str	w5, [sp, #160]
  405d30:	str	x0, [sp, #176]
  405d34:	bl	4013f0 <memcpy@plt>
  405d38:	ldr	w0, [x20, x22]
  405d3c:	str	w0, [sp, #152]
  405d40:	ldr	x0, [x26, #3984]
  405d44:	ldr	w5, [sp, #160]
  405d48:	ldr	w0, [x0]
  405d4c:	cbnz	w0, 40614c <ferror@plt+0x49cc>
  405d50:	sub	w0, w21, #0xd
  405d54:	cmp	w0, #0x25
  405d58:	b.ls	405ed0 <ferror@plt+0x4750>  // b.plast
  405d5c:	add	x0, x27, #0x488
  405d60:	ldrb	w19, [x0, w21, sxtw]
  405d64:	b	40622c <ferror@plt+0x4aac>
  405d68:	str	wzr, [sp, #96]
  405d6c:	mov	w4, #0x0                   	// #0
  405d70:	cbz	w0, 405c34 <ferror@plt+0x44b4>
  405d74:	adrp	x3, 432000 <ferror@plt+0x30880>
  405d78:	adrp	x0, 40d000 <ferror@plt+0xb880>
  405d7c:	mov	x2, #0x15                  	// #21
  405d80:	add	x0, x0, #0x278
  405d84:	ldr	x3, [x3, #3992]
  405d88:	mov	x1, #0x1                   	// #1
  405d8c:	str	w4, [sp, #104]
  405d90:	str	x7, [sp, #152]
  405d94:	ldr	x3, [x3]
  405d98:	bl	4016c0 <fwrite@plt>
  405d9c:	ldr	w4, [sp, #104]
  405da0:	ldr	x7, [sp, #152]
  405da4:	b	405c34 <ferror@plt+0x44b4>
  405da8:	cbnz	w0, 405efc <ferror@plt+0x477c>
  405dac:	ldp	x0, x1, [sp, #192]
  405db0:	str	x7, [sp, #104]
  405db4:	bl	407ef0 <ferror@plt+0x6770>
  405db8:	str	w0, [sp, #96]
  405dbc:	ldr	x1, [x26, #3984]
  405dc0:	ldr	x7, [sp, #104]
  405dc4:	ldr	w0, [x1]
  405dc8:	b	405c08 <ferror@plt+0x4488>
  405dcc:	ldr	w1, [sp, #96]
  405dd0:	mov	w22, #0x2                   	// #2
  405dd4:	cmp	w1, #0x122
  405dd8:	b.hi	405de4 <ferror@plt+0x4664>  // b.pmore
  405ddc:	add	x0, x27, #0x1a0
  405de0:	ldrb	w22, [x0, w1, sxtw]
  405de4:	ldr	w0, [sp, #136]
  405de8:	cbz	w0, 405f48 <ferror@plt+0x47c8>
  405dec:	ldr	w0, [sp, #136]
  405df0:	cmp	w0, #0x3
  405df4:	b.ne	405e48 <ferror@plt+0x46c8>  // b.any
  405df8:	ldr	w0, [sp, #96]
  405dfc:	cmp	w0, #0x0
  405e00:	b.le	406374 <ferror@plt+0x4bf4>
  405e04:	mov	w1, w22
  405e08:	adrp	x0, 40d000 <ferror@plt+0xb880>
  405e0c:	add	x0, x0, #0x370
  405e10:	str	x7, [sp, #104]
  405e14:	bl	405558 <ferror@plt+0x3dd8>
  405e18:	mov	w0, #0xfffffffe            	// #-2
  405e1c:	str	w0, [sp, #96]
  405e20:	ldr	x7, [sp, #104]
  405e24:	b	405e48 <ferror@plt+0x46c8>
  405e28:	add	x0, x27, #0x320
  405e2c:	ldrb	w21, [x0, w21, sxtw]
  405e30:	cbnz	w21, 405cf0 <ferror@plt+0x4570>
  405e34:	ldr	w0, [sp, #96]
  405e38:	cmn	w0, #0x2
  405e3c:	b.ne	405dcc <ferror@plt+0x464c>  // b.any
  405e40:	ldr	w0, [sp, #136]
  405e44:	cbz	w0, 405f44 <ferror@plt+0x47c4>
  405e48:	add	x22, x27, #0x2c8
  405e4c:	adrp	x21, 40d000 <ferror@plt+0xb880>
  405e50:	add	x21, x21, #0x388
  405e54:	str	x25, [sp, #104]
  405e58:	mov	x25, x23
  405e5c:	mov	x23, x22
  405e60:	ldr	x22, [sp, #112]
  405e64:	b	405e74 <ferror@plt+0x46f4>
  405e68:	add	x0, x27, #0xe8
  405e6c:	sxtw	x7, w24
  405e70:	ldrsb	w24, [x0, w24, sxtw]
  405e74:	cmn	w24, #0x1f
  405e78:	b.eq	405e94 <ferror@plt+0x4714>  // b.none
  405e7c:	add	w24, w24, #0x1
  405e80:	cmp	w24, #0x55
  405e84:	b.hi	405e94 <ferror@plt+0x4714>  // b.pmore
  405e88:	ldrb	w3, [x22, w24, sxtw]
  405e8c:	cmp	w3, #0x1
  405e90:	b.eq	405ff4 <ferror@plt+0x4874>  // b.none
  405e94:	cmp	x19, x28
  405e98:	b.eq	406040 <ferror@plt+0x48c0>  // b.none
  405e9c:	add	x1, x27, #0x420
  405ea0:	mov	x0, x21
  405ea4:	sub	x20, x20, #0x208
  405ea8:	ldrb	w1, [x1, x7]
  405eac:	bl	405558 <ferror@plt+0x3dd8>
  405eb0:	ldrsh	w24, [x19, #-2]!
  405eb4:	ldr	x0, [x26, #3984]
  405eb8:	ldr	w0, [x0]
  405ebc:	cbz	w0, 405e68 <ferror@plt+0x46e8>
  405ec0:	mov	x1, x19
  405ec4:	mov	x0, x28
  405ec8:	bl	405460 <ferror@plt+0x3ce0>
  405ecc:	b	405e68 <ferror@plt+0x46e8>
  405ed0:	adrp	x1, 40d000 <ferror@plt+0xb880>
  405ed4:	add	x1, x1, #0x628
  405ed8:	ldrh	w0, [x1, w0, uxtw #1]
  405edc:	adr	x1, 405ee8 <ferror@plt+0x4768>
  405ee0:	add	x0, x1, w0, sxth #2
  405ee4:	br	x0
  405ee8:	mov	w5, #0x0                   	// #0
  405eec:	mov	x22, #0x208                 	// #520
  405ef0:	str	x19, [sp, #104]
  405ef4:	str	x20, [sp, #168]
  405ef8:	b	405d20 <ferror@plt+0x45a0>
  405efc:	adrp	x3, 432000 <ferror@plt+0x30880>
  405f00:	mov	x2, #0x11                  	// #17
  405f04:	mov	x1, #0x1                   	// #1
  405f08:	adrp	x0, 40d000 <ferror@plt+0xb880>
  405f0c:	ldr	x3, [x3, #3992]
  405f10:	add	x0, x0, #0x260
  405f14:	str	x7, [sp, #96]
  405f18:	ldr	x3, [x3]
  405f1c:	bl	4016c0 <fwrite@plt>
  405f20:	ldp	x0, x1, [sp, #192]
  405f24:	ldr	x7, [sp, #96]
  405f28:	str	x7, [sp, #104]
  405f2c:	bl	407ef0 <ferror@plt+0x6770>
  405f30:	str	w0, [sp, #96]
  405f34:	ldr	x1, [x26, #3984]
  405f38:	ldr	x7, [sp, #104]
  405f3c:	ldr	w0, [x1]
  405f40:	b	405c08 <ferror@plt+0x4488>
  405f44:	ldr	w22, [sp, #96]
  405f48:	add	x4, sp, #0x100
  405f4c:	add	x1, sp, #0xf8
  405f50:	mov	x0, x4
  405f54:	mov	w3, w22
  405f58:	mov	x2, x19
  405f5c:	str	x4, [sp, #104]
  405f60:	str	x1, [sp, #136]
  405f64:	str	x7, [sp, #152]
  405f68:	bl	405788 <ferror@plt+0x4008>
  405f6c:	mov	w21, w0
  405f70:	ldr	x4, [sp, #104]
  405f74:	ldr	x1, [sp, #136]
  405f78:	ldr	x7, [sp, #152]
  405f7c:	cbz	w0, 40639c <ferror@plt+0x4c1c>
  405f80:	adrp	x6, 40d000 <ferror@plt+0xb880>
  405f84:	cmp	w0, #0x1
  405f88:	add	x6, x6, #0x110
  405f8c:	b.eq	406868 <ferror@plt+0x50e8>  // b.none
  405f90:	ldr	x0, [sp, #144]
  405f94:	ldr	w0, [x0, #56]
  405f98:	cmp	w0, #0x2
  405f9c:	b.gt	4063b0 <ferror@plt+0x4c30>
  405fa0:	cmp	w21, #0x2
  405fa4:	b.ne	405e48 <ferror@plt+0x46c8>  // b.any
  405fa8:	ldr	x0, [sp, #144]
  405fac:	ldr	w0, [x0, #56]
  405fb0:	cmp	w0, #0x2
  405fb4:	mov	w21, #0x2                   	// #2
  405fb8:	b.le	406044 <ferror@plt+0x48c4>
  405fbc:	ldr	x0, [sp, #144]
  405fc0:	adrp	x20, 40d000 <ferror@plt+0xb880>
  405fc4:	add	x4, x20, #0x6c0
  405fc8:	adrp	x6, 40d000 <ferror@plt+0xb880>
  405fcc:	add	x4, x4, #0x4f0
  405fd0:	add	x6, x6, #0x398
  405fd4:	adrp	x5, 416000 <ferror@plt+0x14880>
  405fd8:	adrp	x2, 40d000 <ferror@plt+0xb880>
  405fdc:	add	x5, x5, #0x1a0
  405fe0:	add	x2, x2, #0x100
  405fe4:	mov	w3, #0x4b                  	// #75
  405fe8:	mov	w1, #0x3                   	// #3
  405fec:	bl	401fe8 <ferror@plt+0x868>
  405ff0:	b	406044 <ferror@plt+0x48c4>
  405ff4:	ldrb	w24, [x23, w24, sxtw]
  405ff8:	cbz	w24, 405e94 <ferror@plt+0x4714>
  405ffc:	ldr	x1, [sp, #192]
  406000:	add	x20, x20, #0x208
  406004:	mov	x23, x25
  406008:	mov	x0, x20
  40600c:	mov	x2, #0x208                 	// #520
  406010:	str	w3, [sp, #136]
  406014:	ldr	x25, [sp, #104]
  406018:	bl	4013f0 <memcpy@plt>
  40601c:	ldr	x0, [x26, #3984]
  406020:	ldr	w3, [sp, #136]
  406024:	ldr	w0, [x0]
  406028:	cbnz	w0, 4068f8 <ferror@plt+0x5178>
  40602c:	mov	w0, #0x3                   	// #3
  406030:	mov	w21, w24
  406034:	str	x19, [sp, #104]
  406038:	str	w0, [sp, #136]
  40603c:	b	405c98 <ferror@plt+0x4518>
  406040:	mov	w21, #0x1                   	// #1
  406044:	ldr	w0, [sp, #96]
  406048:	cmn	w0, #0x2
  40604c:	b.eq	406080 <ferror@plt+0x4900>  // b.none
  406050:	ldr	w1, [sp, #96]
  406054:	cmp	w1, #0x122
  406058:	b.hi	406344 <ferror@plt+0x4bc4>  // b.pmore
  40605c:	adrp	x20, 40d000 <ferror@plt+0xb880>
  406060:	add	x0, x20, #0x6c0
  406064:	add	x0, x0, #0x1a0
  406068:	ldrb	w0, [x0, w1, sxtw]
  40606c:	str	w0, [sp, #96]
  406070:	ldr	w1, [sp, #96]
  406074:	adrp	x0, 40d000 <ferror@plt+0xb880>
  406078:	add	x0, x0, #0x3b0
  40607c:	bl	405558 <ferror@plt+0x3dd8>
  406080:	ldr	x0, [x26, #3984]
  406084:	ldr	w0, [x0]
  406088:	cbnz	w0, 406334 <ferror@plt+0x4bb4>
  40608c:	adrp	x20, 40d000 <ferror@plt+0xb880>
  406090:	add	x20, x20, #0x6c0
  406094:	adrp	x22, 40d000 <ferror@plt+0xb880>
  406098:	cmp	x19, x28
  40609c:	add	x20, x20, #0x420
  4060a0:	add	x22, x22, #0x3d0
  4060a4:	b.eq	4060c0 <ferror@plt+0x4940>  // b.none
  4060a8:	ldrsh	w1, [x19], #-2
  4060ac:	mov	x0, x22
  4060b0:	ldrb	w1, [x20, w1, sxtw]
  4060b4:	bl	405558 <ferror@plt+0x3dd8>
  4060b8:	cmp	x28, x19
  4060bc:	b.ne	4060a8 <ferror@plt+0x4928>  // b.any
  4060c0:	ldr	x0, [sp, #128]
  4060c4:	cmp	x28, x0
  4060c8:	b.eq	4060d4 <ferror@plt+0x4954>  // b.none
  4060cc:	mov	x0, x28
  4060d0:	bl	401670 <free@plt>
  4060d4:	ldr	x1, [sp, #184]
  4060d8:	ldr	x0, [sp, #248]
  4060dc:	cmp	x0, x1
  4060e0:	b.eq	4060e8 <ferror@plt+0x4968>  // b.none
  4060e4:	bl	401670 <free@plt>
  4060e8:	mov	w0, w21
  4060ec:	ldp	x29, x30, [sp]
  4060f0:	ldp	x19, x20, [sp, #16]
  4060f4:	ldp	x21, x22, [sp, #32]
  4060f8:	ldp	x23, x24, [sp, #48]
  4060fc:	ldp	x25, x26, [sp, #64]
  406100:	ldp	x27, x28, [sp, #80]
  406104:	add	sp, sp, #0x60
  406108:	add	sp, sp, #0x1a, lsl #12
  40610c:	ret
  406110:	adrp	x0, 432000 <ferror@plt+0x30880>
  406114:	mov	x3, x23
  406118:	adrp	x2, 40d000 <ferror@plt+0xb880>
  40611c:	mov	w1, #0x1                   	// #1
  406120:	ldr	x0, [x0, #3992]
  406124:	add	x2, x2, #0x228
  406128:	str	x4, [sp, #104]
  40612c:	ldr	x0, [x0]
  406130:	bl	401620 <__fprintf_chk@plt>
  406134:	cmp	x19, x22
  406138:	ldr	x4, [sp, #104]
  40613c:	b.cs	406b20 <ferror@plt+0x53a0>  // b.hs, b.nlast
  406140:	mov	x28, x4
  406144:	str	x24, [sp, #120]
  406148:	b	405cb4 <ferror@plt+0x4534>
  40614c:	adrp	x22, 432000 <ferror@plt+0x30880>
  406150:	add	x0, x27, #0x3b8
  406154:	sub	w3, w21, #0x1
  406158:	adrp	x2, 40d000 <ferror@plt+0xb880>
  40615c:	ldr	x22, [x22, #3992]
  406160:	add	x2, x2, #0x2b0
  406164:	ldrh	w4, [x0, w21, sxtw #1]
  406168:	mov	w1, #0x1                   	// #1
  40616c:	str	w5, [sp, #160]
  406170:	ldr	x0, [x22]
  406174:	bl	401620 <__fprintf_chk@plt>
  406178:	ldr	w5, [sp, #160]
  40617c:	cbz	w5, 406208 <ferror@plt+0x4a88>
  406180:	sub	w0, w5, #0x1
  406184:	sub	x1, x19, w5, sxtw #1
  406188:	add	x0, x0, #0x2
  40618c:	mov	x19, #0x1                   	// #1
  406190:	add	x3, x27, #0x420
  406194:	adrp	x2, 40d000 <ferror@plt+0xb880>
  406198:	add	x24, x2, #0x2d8
  40619c:	str	x28, [sp, #160]
  4061a0:	mov	x28, x0
  4061a4:	str	x20, [sp, #224]
  4061a8:	mov	x20, x19
  4061ac:	mov	x19, x1
  4061b0:	str	w21, [sp, #236]
  4061b4:	mov	x21, x24
  4061b8:	mov	x24, x3
  4061bc:	nop
  4061c0:	ldr	x0, [x22]
  4061c4:	mov	w3, w20
  4061c8:	mov	x2, x21
  4061cc:	mov	w1, #0x1                   	// #1
  4061d0:	bl	401620 <__fprintf_chk@plt>
  4061d4:	ldrsh	w1, [x19, x20, lsl #1]
  4061d8:	add	x20, x20, #0x1
  4061dc:	ldr	x0, [x22]
  4061e0:	ldrb	w1, [x24, w1, sxtw]
  4061e4:	bl	405500 <ferror@plt+0x3d80>
  4061e8:	ldr	x1, [x22]
  4061ec:	mov	w0, #0xa                   	// #10
  4061f0:	bl	401460 <fputc@plt>
  4061f4:	cmp	x28, x20
  4061f8:	b.ne	4061c0 <ferror@plt+0x4a40>  // b.any
  4061fc:	ldr	w21, [sp, #236]
  406200:	ldr	x28, [sp, #160]
  406204:	ldr	x20, [sp, #224]
  406208:	sub	w0, w21, #0xd
  40620c:	cmp	w0, #0x25
  406210:	b.ls	406384 <ferror@plt+0x4c04>  // b.plast
  406214:	nop
  406218:	ldr	x20, [x26, #3984]
  40621c:	add	x0, x27, #0x488
  406220:	ldr	w1, [x20]
  406224:	ldrb	w19, [x0, w21, sxtw]
  406228:	cbnz	w1, 4062e0 <ferror@plt+0x4b60>
  40622c:	ldp	x0, x1, [sp, #168]
  406230:	sub	w19, w19, #0x24
  406234:	ldr	w2, [sp, #152]
  406238:	str	w2, [sp, #2072]
  40623c:	mov	x2, #0x208                 	// #520
  406240:	add	x20, x0, #0x208
  406244:	mov	x0, x20
  406248:	bl	4013f0 <memcpy@plt>
  40624c:	ldr	x1, [sp, #104]
  406250:	add	x0, x27, #0x4c0
  406254:	ldrsh	w1, [x1]
  406258:	ldrsb	w0, [x0, w19, sxtw]
  40625c:	add	w0, w0, w1
  406260:	cmp	w0, #0x55
  406264:	b.hi	406278 <ferror@plt+0x4af8>  // b.pmore
  406268:	ldr	x2, [sp, #112]
  40626c:	ldrb	w2, [x2, w0, sxtw]
  406270:	cmp	w1, w2
  406274:	b.eq	40645c <ferror@plt+0x4cdc>  // b.none
  406278:	add	x0, x27, #0x4d8
  40627c:	ldrsb	w0, [x0, w19, sxtw]
  406280:	mov	w21, w0
  406284:	b	405c98 <ferror@plt+0x4518>
  406288:	adrp	x21, 432000 <ferror@plt+0x30880>
  40628c:	mov	w1, #0x1                   	// #1
  406290:	adrp	x3, 40d000 <ferror@plt+0xb880>
  406294:	adrp	x2, 40d000 <ferror@plt+0xb880>
  406298:	ldr	x21, [x21, #3992]
  40629c:	add	x3, x3, #0x290
  4062a0:	add	x2, x2, #0xb8
  4062a4:	str	w4, [sp, #104]
  4062a8:	str	x7, [sp, #152]
  4062ac:	ldr	x0, [x21]
  4062b0:	bl	401620 <__fprintf_chk@plt>
  4062b4:	ldr	w4, [sp, #104]
  4062b8:	ldr	x0, [x21]
  4062bc:	mov	w1, w4
  4062c0:	str	w4, [sp, #104]
  4062c4:	bl	405500 <ferror@plt+0x3d80>
  4062c8:	ldr	x1, [x21]
  4062cc:	mov	w0, #0xa                   	// #10
  4062d0:	bl	401460 <fputc@plt>
  4062d4:	ldr	w4, [sp, #104]
  4062d8:	ldr	x7, [sp, #152]
  4062dc:	b	405c34 <ferror@plt+0x44b4>
  4062e0:	adrp	x21, 432000 <ferror@plt+0x30880>
  4062e4:	mov	w1, #0x1                   	// #1
  4062e8:	adrp	x3, 40d000 <ferror@plt+0xb880>
  4062ec:	adrp	x2, 40d000 <ferror@plt+0xb880>
  4062f0:	ldr	x21, [x21, #3992]
  4062f4:	add	x3, x3, #0x368
  4062f8:	add	x2, x2, #0xb8
  4062fc:	ldr	x0, [x21]
  406300:	bl	401620 <__fprintf_chk@plt>
  406304:	ldr	x0, [x21]
  406308:	mov	w1, w19
  40630c:	bl	405500 <ferror@plt+0x3d80>
  406310:	ldr	x1, [x21]
  406314:	mov	w0, #0xa                   	// #10
  406318:	bl	401460 <fputc@plt>
  40631c:	ldr	w0, [x20]
  406320:	cbz	w0, 40622c <ferror@plt+0x4aac>
  406324:	ldr	x1, [sp, #104]
  406328:	mov	x0, x28
  40632c:	bl	405460 <ferror@plt+0x3ce0>
  406330:	b	40622c <ferror@plt+0x4aac>
  406334:	mov	x1, x19
  406338:	mov	x0, x28
  40633c:	bl	405460 <ferror@plt+0x3ce0>
  406340:	b	40608c <ferror@plt+0x490c>
  406344:	mov	w0, #0x2                   	// #2
  406348:	str	w0, [sp, #96]
  40634c:	b	406070 <ferror@plt+0x48f0>
  406350:	adrp	x3, 432000 <ferror@plt+0x30880>
  406354:	adrp	x0, 40d000 <ferror@plt+0xb880>
  406358:	mov	x2, #0xf                   	// #15
  40635c:	mov	x1, #0x1                   	// #1
  406360:	ldr	x3, [x3, #3992]
  406364:	add	x0, x0, #0x218
  406368:	ldr	x3, [x3]
  40636c:	bl	4016c0 <fwrite@plt>
  406370:	b	405a94 <ferror@plt+0x4314>
  406374:	b.eq	406b18 <ferror@plt+0x5398>  // b.none
  406378:	mov	w0, #0xffffffff            	// #-1
  40637c:	str	w0, [sp, #96]
  406380:	b	405e48 <ferror@plt+0x46c8>
  406384:	adrp	x1, 40d000 <ferror@plt+0xb880>
  406388:	add	x1, x1, #0x674
  40638c:	ldrh	w0, [x1, w0, uxtw #1]
  406390:	adr	x1, 40639c <ferror@plt+0x4c1c>
  406394:	add	x0, x1, w0, sxth #2
  406398:	br	x0
  40639c:	ldr	x0, [sp, #144]
  4063a0:	ldr	x6, [sp, #248]
  4063a4:	ldr	w0, [x0, #56]
  4063a8:	cmp	w0, #0x2
  4063ac:	b.le	405e48 <ferror@plt+0x46c8>
  4063b0:	ldr	x0, [sp, #144]
  4063b4:	add	x4, x27, #0x4f0
  4063b8:	adrp	x5, 416000 <ferror@plt+0x14880>
  4063bc:	adrp	x2, 40d000 <ferror@plt+0xb880>
  4063c0:	add	x5, x5, #0x1a0
  4063c4:	add	x2, x2, #0x100
  4063c8:	mov	w3, #0x4b                  	// #75
  4063cc:	mov	w1, #0x3                   	// #3
  4063d0:	str	x7, [sp, #104]
  4063d4:	bl	401fe8 <ferror@plt+0x868>
  4063d8:	ldr	x7, [sp, #104]
  4063dc:	b	405fa0 <ferror@plt+0x4820>
  4063e0:	ldr	w0, [x20]
  4063e4:	str	w0, [sp, #152]
  4063e8:	b	406218 <ferror@plt+0x4a98>
  4063ec:	sub	x0, x20, #0x800
  4063f0:	sub	x2, x20, #0x820
  4063f4:	sub	x20, x20, #0x400
  4063f8:	ldr	x1, [sp, #208]
  4063fc:	ldr	w0, [x0, #488]
  406400:	ldr	w3, [x2]
  406404:	ldr	w2, [x20, #504]
  406408:	str	w0, [sp, #1036]
  40640c:	ldr	x0, [sp, #144]
  406410:	str	w3, [sp, #1032]
  406414:	str	w2, [sp, #1040]
  406418:	bl	40b510 <ferror@plt+0x9d90>
  40641c:	cmn	w0, #0x1
  406420:	b.ne	406218 <ferror@plt+0x4a98>  // b.any
  406424:	ldr	x0, [x26, #3984]
  406428:	ldr	w0, [x0]
  40642c:	cbnz	w0, 4068e8 <ferror@plt+0x5168>
  406430:	ldr	x19, [sp, #104]
  406434:	add	x0, x27, #0xe8
  406438:	ldr	x20, [sp, #168]
  40643c:	ldrsh	x7, [x19]
  406440:	ldrsb	w24, [x0, w7, sxtw]
  406444:	b	405e48 <ferror@plt+0x46c8>
  406448:	ldr	w1, [x20]
  40644c:	ldr	x0, [sp, #144]
  406450:	bl	409d48 <ferror@plt+0x85c8>
  406454:	str	w0, [sp, #152]
  406458:	b	406218 <ferror@plt+0x4a98>
  40645c:	add	x1, x27, #0x2c8
  406460:	ldrb	w0, [x1, w0, sxtw]
  406464:	mov	w21, w0
  406468:	b	405c98 <ferror@plt+0x4518>
  40646c:	adrp	x22, 432000 <ferror@plt+0x30880>
  406470:	mov	w1, #0x1                   	// #1
  406474:	adrp	x3, 40d000 <ferror@plt+0xb880>
  406478:	adrp	x2, 40d000 <ferror@plt+0xb880>
  40647c:	ldr	x22, [x22, #3992]
  406480:	add	x3, x3, #0x2a0
  406484:	add	x2, x2, #0xb8
  406488:	str	w4, [sp, #96]
  40648c:	ldr	x0, [x22]
  406490:	bl	401620 <__fprintf_chk@plt>
  406494:	ldr	w4, [sp, #96]
  406498:	ldr	x0, [x22]
  40649c:	mov	w1, w4
  4064a0:	bl	405500 <ferror@plt+0x3d80>
  4064a4:	ldr	x1, [x22]
  4064a8:	mov	w0, #0xa                   	// #10
  4064ac:	bl	401460 <fputc@plt>
  4064b0:	b	405c78 <ferror@plt+0x44f8>
  4064b4:	sub	x19, x20, #0x800
  4064b8:	ldr	w0, [x19, #488]
  4064bc:	asr	w1, w0, #8
  4064c0:	cmp	w1, #0x1
  4064c4:	b.ne	406a64 <ferror@plt+0x52e4>  // b.any
  4064c8:	strb	w0, [sp, #1032]
  4064cc:	sub	x1, x20, #0x200
  4064d0:	ldr	x0, [sp, #216]
  4064d4:	mov	x2, #0x200                 	// #512
  4064d8:	bl	401710 <strncpy@plt>
  4064dc:	strb	wzr, [sp, #1544]
  4064e0:	ldr	x0, [sp, #144]
  4064e4:	ldr	x1, [sp, #208]
  4064e8:	bl	40b658 <ferror@plt+0x9ed8>
  4064ec:	cmn	w0, #0x1
  4064f0:	b.ne	406218 <ferror@plt+0x4a98>  // b.any
  4064f4:	b	406424 <ferror@plt+0x4ca4>
  4064f8:	ldr	x0, [sp, #144]
  4064fc:	sub	x20, x20, #0x200
  406500:	mov	x1, x20
  406504:	bl	409270 <ferror@plt+0x7af0>
  406508:	cbnz	w0, 406acc <ferror@plt+0x534c>
  40650c:	ldr	x22, [sp, #144]
  406510:	ldp	w19, w0, [x22]
  406514:	orr	w0, w0, #0x8
  406518:	str	w0, [x22, #4]
  40651c:	tbz	w19, #4, 406218 <ferror@plt+0x4a98>
  406520:	adrp	x1, 40d000 <ferror@plt+0xb880>
  406524:	mov	x0, x20
  406528:	add	x1, x1, #0xc0
  40652c:	bl	401560 <strcasecmp@plt>
  406530:	cbnz	w0, 406218 <ferror@plt+0x4a98>
  406534:	eor	w19, w19, #0x10
  406538:	str	w19, [x22]
  40653c:	b	406218 <ferror@plt+0x4a98>
  406540:	ldr	x0, [sp, #144]
  406544:	ldr	w2, [x20]
  406548:	ldr	x1, [sp, #208]
  40654c:	str	w2, [sp, #1032]
  406550:	ldr	x0, [x0, #72]
  406554:	bl	40b210 <ferror@plt+0x9a90>
  406558:	b	406218 <ferror@plt+0x4a98>
  40655c:	ldr	x1, [sp, #144]
  406560:	ldr	w0, [x1, #4]
  406564:	orr	w0, w0, #0x4
  406568:	str	w0, [x1, #4]
  40656c:	b	406218 <ferror@plt+0x4a98>
  406570:	add	x0, sp, #0x188
  406574:	adrp	x1, 433000 <ferror@plt+0x31880>
  406578:	mov	x20, x0
  40657c:	add	x1, x1, #0x1e0
  406580:	mov	x2, #0xf0                  	// #240
  406584:	bl	4013f0 <memcpy@plt>
  406588:	str	w21, [sp, #160]
  40658c:	mov	x21, x20
  406590:	ldr	x22, [sp, #144]
  406594:	mov	w19, #0x0                   	// #0
  406598:	ldr	x24, [sp, #208]
  40659c:	ldr	x20, [sp, #216]
  4065a0:	ldr	x1, [x21]
  4065a4:	cbz	x1, 4065d0 <ferror@plt+0x4e50>
  4065a8:	mov	x2, #0x200                 	// #512
  4065ac:	mov	x0, x20
  4065b0:	strb	w19, [sp, #1032]
  4065b4:	bl	401710 <strncpy@plt>
  4065b8:	mov	x1, x24
  4065bc:	mov	x0, x22
  4065c0:	strb	wzr, [sp, #1544]
  4065c4:	bl	40b658 <ferror@plt+0x9ed8>
  4065c8:	cmn	w0, #0x1
  4065cc:	b.eq	406424 <ferror@plt+0x4ca4>  // b.none
  4065d0:	add	w19, w19, #0x1
  4065d4:	add	x21, x21, #0x8
  4065d8:	and	w19, w19, #0xff
  4065dc:	cmp	w19, #0x1e
  4065e0:	b.ne	4065a0 <ferror@plt+0x4e20>  // b.any
  4065e4:	ldr	x1, [sp, #144]
  4065e8:	ldr	w21, [sp, #160]
  4065ec:	ldr	w0, [x1, #4]
  4065f0:	orr	w0, w0, #0x10
  4065f4:	str	w0, [x1, #4]
  4065f8:	b	406218 <ferror@plt+0x4a98>
  4065fc:	ldr	x0, [sp, #144]
  406600:	sub	x1, x20, #0x200
  406604:	bl	4055c8 <ferror@plt+0x3e48>
  406608:	cmn	w0, #0x1
  40660c:	b.ne	406218 <ferror@plt+0x4a98>  // b.any
  406610:	b	406424 <ferror@plt+0x4ca4>
  406614:	ldr	x1, [sp, #144]
  406618:	ldr	w0, [x1, #80]
  40661c:	orr	w0, w0, #0x10
  406620:	str	w0, [x1, #80]
  406624:	b	406218 <ferror@plt+0x4a98>
  406628:	ldr	x1, [sp, #144]
  40662c:	ldr	w0, [x1, #80]
  406630:	orr	w0, w0, #0x20
  406634:	str	w0, [x1, #80]
  406638:	b	406218 <ferror@plt+0x4a98>
  40663c:	ldr	x1, [sp, #144]
  406640:	ldr	w0, [x1, #80]
  406644:	orr	w0, w0, #0x40
  406648:	str	w0, [x1, #80]
  40664c:	b	406218 <ferror@plt+0x4a98>
  406650:	ldr	x1, [sp, #144]
  406654:	ldr	w0, [x1, #80]
  406658:	orr	w0, w0, #0x80
  40665c:	str	w0, [x1, #80]
  406660:	b	406218 <ferror@plt+0x4a98>
  406664:	ldr	x1, [sp, #144]
  406668:	ldr	w0, [x1, #80]
  40666c:	orr	w0, w0, #0x100
  406670:	str	w0, [x1, #80]
  406674:	b	406218 <ferror@plt+0x4a98>
  406678:	ldr	x1, [sp, #144]
  40667c:	ldr	w0, [x1, #80]
  406680:	orr	w0, w0, #0x4
  406684:	str	w0, [x1, #80]
  406688:	b	406218 <ferror@plt+0x4a98>
  40668c:	ldr	x1, [sp, #144]
  406690:	ldr	w0, [x1, #80]
  406694:	orr	w0, w0, #0x8
  406698:	str	w0, [x1, #80]
  40669c:	b	406218 <ferror@plt+0x4a98>
  4066a0:	ldr	x1, [sp, #144]
  4066a4:	ldr	w0, [x1, #80]
  4066a8:	orr	w0, w0, #0x2
  4066ac:	str	w0, [x1, #80]
  4066b0:	b	406218 <ferror@plt+0x4a98>
  4066b4:	ldr	x0, [sp, #144]
  4066b8:	mov	x1, #0x0                   	// #0
  4066bc:	bl	4055c8 <ferror@plt+0x3e48>
  4066c0:	cmn	w0, #0x1
  4066c4:	b.ne	406218 <ferror@plt+0x4a98>  // b.any
  4066c8:	b	406424 <ferror@plt+0x4ca4>
  4066cc:	ldr	x1, [sp, #144]
  4066d0:	ldr	w0, [x1, #4]
  4066d4:	orr	w0, w0, #0x2
  4066d8:	str	w0, [x1, #4]
  4066dc:	b	406218 <ferror@plt+0x4a98>
  4066e0:	sub	x0, x20, #0x410
  4066e4:	ldr	w1, [x20]
  4066e8:	ldr	w19, [x0]
  4066ec:	cmp	w1, w19
  4066f0:	b.lt	406218 <ferror@plt+0x4a98>  // b.tstop
  4066f4:	ldr	x22, [sp, #144]
  4066f8:	b	40670c <ferror@plt+0x4f8c>
  4066fc:	ldr	w0, [x20]
  406700:	add	w19, w19, #0x1
  406704:	cmp	w0, w19
  406708:	b.lt	406218 <ferror@plt+0x4a98>  // b.tstop
  40670c:	mov	w1, w19
  406710:	mov	x0, x22
  406714:	bl	403f78 <ferror@plt+0x27f8>
  406718:	cmn	w0, #0x1
  40671c:	b.ne	4066fc <ferror@plt+0x4f7c>  // b.any
  406720:	b	406424 <ferror@plt+0x4ca4>
  406724:	ldr	w1, [x20]
  406728:	ldr	x0, [sp, #144]
  40672c:	bl	403f78 <ferror@plt+0x27f8>
  406730:	cmn	w0, #0x1
  406734:	b.ne	406218 <ferror@plt+0x4a98>  // b.any
  406738:	b	406424 <ferror@plt+0x4ca4>
  40673c:	ldr	x0, [sp, #144]
  406740:	mov	w2, #0xffffffff            	// #-1
  406744:	ldr	w1, [x20]
  406748:	eor	w1, w1, #0xf000
  40674c:	bl	409c30 <ferror@plt+0x84b0>
  406750:	str	w0, [sp, #152]
  406754:	b	406218 <ferror@plt+0x4a98>
  406758:	ldr	x0, [sp, #144]
  40675c:	ldr	x0, [x0, #72]
  406760:	ldr	x1, [x0, #16]
  406764:	cmp	x1, #0x1
  406768:	b.eq	406b2c <ferror@plt+0x53ac>  // b.none
  40676c:	ldr	x1, [sp, #144]
  406770:	ldr	w0, [x1, #4]
  406774:	tbnz	w0, #1, 40694c <ferror@plt+0x51cc>
  406778:	ldr	x0, [x1, #72]
  40677c:	sub	x19, x20, #0x800
  406780:	mov	x20, #0x0                   	// #0
  406784:	ldr	x1, [x0, #16]
  406788:	cmp	x1, #0x0
  40678c:	b.le	406218 <ferror@plt+0x4a98>
  406790:	ldr	x22, [sp, #144]
  406794:	b	4067ac <ferror@plt+0x502c>
  406798:	ldr	x0, [x22, #72]
  40679c:	add	x20, x20, #0x1
  4067a0:	ldr	x1, [x0, #16]
  4067a4:	cmp	x1, x20
  4067a8:	b.le	406218 <ferror@plt+0x4a98>
  4067ac:	mov	x1, x20
  4067b0:	bl	40b0a8 <ferror@plt+0x9928>
  4067b4:	mov	x3, x0
  4067b8:	ldr	w2, [x19, #488]
  4067bc:	mov	w1, w20
  4067c0:	mov	x0, x22
  4067c4:	ldr	w3, [x3]
  4067c8:	bl	404270 <ferror@plt+0x2af0>
  4067cc:	tbz	w0, #31, 406798 <ferror@plt+0x5018>
  4067d0:	b	406424 <ferror@plt+0x4ca4>
  4067d4:	ldr	x19, [sp, #144]
  4067d8:	sub	x3, x20, #0x400
  4067dc:	sub	x20, x20, #0x800
  4067e0:	ldr	w1, [x19, #80]
  4067e4:	ldr	w3, [x3, #504]
  4067e8:	mov	x0, x19
  4067ec:	ldr	w2, [x20, #488]
  4067f0:	bl	404270 <ferror@plt+0x2af0>
  4067f4:	tbnz	w0, #31, 406424 <ferror@plt+0x4ca4>
  4067f8:	str	wzr, [x19, #80]
  4067fc:	b	406218 <ferror@plt+0x4a98>
  406800:	ldr	x0, [sp, #144]
  406804:	ldr	w1, [x20]
  406808:	eor	w1, w1, #0xf000
  40680c:	bl	409d48 <ferror@plt+0x85c8>
  406810:	str	w0, [sp, #152]
  406814:	b	406218 <ferror@plt+0x4a98>
  406818:	ldr	w0, [x20]
  40681c:	eor	w0, w0, #0xf000
  406820:	str	w0, [sp, #152]
  406824:	b	406218 <ferror@plt+0x4a98>
  406828:	ldr	w1, [x20]
  40682c:	mov	w2, #0xffffffff            	// #-1
  406830:	ldr	x0, [sp, #144]
  406834:	bl	409c30 <ferror@plt+0x84b0>
  406838:	str	w0, [sp, #152]
  40683c:	b	406218 <ferror@plt+0x4a98>
  406840:	sub	x3, x20, #0x400
  406844:	mov	w1, #0x0                   	// #0
  406848:	sub	x20, x20, #0x800
  40684c:	ldr	x19, [sp, #144]
  406850:	b	4067e4 <ferror@plt+0x5064>
  406854:	ldr	x1, [sp, #144]
  406858:	ldr	w0, [x1, #80]
  40685c:	orr	w0, w0, #0x1
  406860:	str	w0, [x1, #80]
  406864:	b	406218 <ferror@plt+0x4a98>
  406868:	ldr	x2, [sp, #184]
  40686c:	ldr	x0, [sp, #248]
  406870:	cmp	x0, x2
  406874:	b.eq	406894 <ferror@plt+0x5114>  // b.none
  406878:	str	x7, [sp, #104]
  40687c:	str	x1, [sp, #136]
  406880:	str	x4, [sp, #152]
  406884:	bl	401670 <free@plt>
  406888:	ldr	x7, [sp, #104]
  40688c:	ldr	x1, [sp, #136]
  406890:	ldr	x4, [sp, #152]
  406894:	str	x7, [sp, #104]
  406898:	ldr	x0, [sp, #256]
  40689c:	str	x1, [sp, #136]
  4068a0:	str	x4, [sp, #152]
  4068a4:	bl	4014b0 <malloc@plt>
  4068a8:	str	x0, [sp, #248]
  4068ac:	ldr	x7, [sp, #104]
  4068b0:	ldr	x1, [sp, #136]
  4068b4:	ldr	x4, [sp, #152]
  4068b8:	cbz	x0, 406ba4 <ferror@plt+0x5424>
  4068bc:	mov	w3, w22
  4068c0:	mov	x0, x4
  4068c4:	mov	x2, x19
  4068c8:	str	x7, [sp, #104]
  4068cc:	bl	405788 <ferror@plt+0x4008>
  4068d0:	mov	w21, w0
  4068d4:	ldr	x7, [sp, #104]
  4068d8:	ldr	x6, [sp, #248]
  4068dc:	b	405f90 <ferror@plt+0x4810>
  4068e0:	mov	w21, #0x0                   	// #0
  4068e4:	b	406044 <ferror@plt+0x48c4>
  4068e8:	ldr	x1, [sp, #104]
  4068ec:	mov	x0, x28
  4068f0:	bl	405460 <ferror@plt+0x3ce0>
  4068f4:	b	406430 <ferror@plt+0x4cb0>
  4068f8:	adrp	x22, 432000 <ferror@plt+0x30880>
  4068fc:	mov	w4, #0x3                   	// #3
  406900:	mov	w1, w3
  406904:	adrp	x2, 40d000 <ferror@plt+0xb880>
  406908:	ldr	x22, [x22, #3992]
  40690c:	add	x2, x2, #0xb8
  406910:	adrp	x3, 40d000 <ferror@plt+0xb880>
  406914:	add	x3, x3, #0x2a0
  406918:	str	x19, [sp, #104]
  40691c:	mov	w21, w24
  406920:	ldr	x0, [x22]
  406924:	str	w4, [sp, #136]
  406928:	bl	401620 <__fprintf_chk@plt>
  40692c:	add	x1, x27, #0x420
  406930:	ldr	x0, [x22]
  406934:	ldrb	w1, [x1, w24, sxtw]
  406938:	bl	405500 <ferror@plt+0x3d80>
  40693c:	ldr	x1, [x22]
  406940:	mov	w0, #0xa                   	// #10
  406944:	bl	401460 <fputc@plt>
  406948:	b	405c98 <ferror@plt+0x4518>
  40694c:	ldr	x24, [sp, #144]
  406950:	ldr	x0, [x24, #8]
  406954:	ldr	x0, [x0, #24]
  406958:	cmp	x0, #0x0
  40695c:	b.le	406b9c <ferror@plt+0x541c>
  406960:	sub	x20, x20, #0x800
  406964:	mov	x22, #0x0                   	// #0
  406968:	mov	w19, #0x0                   	// #0
  40696c:	str	w21, [sp, #160]
  406970:	mov	w1, w22
  406974:	mov	x0, x24
  406978:	mov	w21, w22
  40697c:	bl	403ec0 <ferror@plt+0x2740>
  406980:	cbz	w0, 4069c0 <ferror@plt+0x5240>
  406984:	ldr	x0, [x24, #72]
  406988:	cmp	w19, #0x0
  40698c:	ldr	x1, [x0, #16]
  406990:	ccmp	x1, #0x1, #0x0, ne  // ne = any
  406994:	b.eq	4069bc <ferror@plt+0x523c>  // b.none
  406998:	cmp	x1, w19, sxtw
  40699c:	mov	w3, #0x200                 	// #512
  4069a0:	sxtw	x1, w19
  4069a4:	b.gt	406a40 <ferror@plt+0x52c0>
  4069a8:	ldr	w2, [x20, #488]
  4069ac:	mov	w1, w21
  4069b0:	mov	x0, x24
  4069b4:	bl	404270 <ferror@plt+0x2af0>
  4069b8:	tbnz	w0, #31, 406424 <ferror@plt+0x4ca4>
  4069bc:	add	w19, w19, #0x1
  4069c0:	ldr	x0, [x24, #8]
  4069c4:	add	x22, x22, #0x1
  4069c8:	ldr	x0, [x0, #24]
  4069cc:	cmp	x0, x22
  4069d0:	b.gt	406970 <ferror@plt+0x51f0>
  4069d4:	ldr	w21, [sp, #160]
  4069d8:	ldr	x0, [sp, #144]
  4069dc:	ldr	x0, [x0, #72]
  4069e0:	ldr	x0, [x0, #16]
  4069e4:	cmp	x0, w19, sxtw
  4069e8:	b.le	406218 <ferror@plt+0x4a98>
  4069ec:	ldr	x0, [sp, #144]
  4069f0:	ldr	w0, [x0, #56]
  4069f4:	cmp	w0, #0x2
  4069f8:	b.le	406424 <ferror@plt+0x4ca4>
  4069fc:	mov	w2, #0x5                   	// #5
  406a00:	adrp	x1, 40d000 <ferror@plt+0xb880>
  406a04:	mov	x0, #0x0                   	// #0
  406a08:	add	x1, x1, #0x340
  406a0c:	bl	401700 <dcgettext@plt>
  406a10:	mov	x5, x0
  406a14:	ldr	x7, [sp, #144]
  406a18:	add	x4, x27, #0x480
  406a1c:	adrp	x2, 40d000 <ferror@plt+0xb880>
  406a20:	mov	w3, #0x159                 	// #345
  406a24:	add	x2, x2, #0x100
  406a28:	mov	x0, x7
  406a2c:	ldr	x1, [x7, #72]
  406a30:	ldr	x6, [x1, #16]
  406a34:	mov	w1, #0x3                   	// #3
  406a38:	bl	401fe8 <ferror@plt+0x868>
  406a3c:	b	406424 <ferror@plt+0x4ca4>
  406a40:	bl	40b0a8 <ferror@plt+0x9928>
  406a44:	ldr	w3, [x0]
  406a48:	b	4069a8 <ferror@plt+0x5228>
  406a4c:	ldr	w0, [sp, #96]
  406a50:	mov	x28, x4
  406a54:	mov	w21, #0x1                   	// #1
  406a58:	cmn	w0, #0x2
  406a5c:	b.ne	406050 <ferror@plt+0x48d0>  // b.any
  406a60:	b	40608c <ferror@plt+0x490c>
  406a64:	ldr	x0, [sp, #144]
  406a68:	ldr	w0, [x0, #56]
  406a6c:	cmp	w0, #0x2
  406a70:	b.le	406424 <ferror@plt+0x4ca4>
  406a74:	mov	w2, #0x5                   	// #5
  406a78:	adrp	x1, 40d000 <ferror@plt+0xb880>
  406a7c:	mov	x0, #0x0                   	// #0
  406a80:	add	x1, x1, #0x318
  406a84:	bl	401700 <dcgettext@plt>
  406a88:	ldr	w1, [x19, #488]
  406a8c:	mov	x19, x0
  406a90:	ldr	x20, [sp, #144]
  406a94:	and	w2, w1, #0xff
  406a98:	asr	w1, w1, #8
  406a9c:	mov	x0, x20
  406aa0:	bl	409398 <ferror@plt+0x7c18>
  406aa4:	mov	x5, x19
  406aa8:	mov	x6, x0
  406aac:	add	x4, x27, #0x480
  406ab0:	mov	x0, x20
  406ab4:	adrp	x2, 40d000 <ferror@plt+0xb880>
  406ab8:	mov	w3, #0x102                 	// #258
  406abc:	add	x2, x2, #0x100
  406ac0:	mov	w1, #0x3                   	// #3
  406ac4:	bl	401fe8 <ferror@plt+0x868>
  406ac8:	b	406424 <ferror@plt+0x4ca4>
  406acc:	ldr	x0, [sp, #144]
  406ad0:	ldr	w0, [x0, #56]
  406ad4:	cmp	w0, #0x2
  406ad8:	b.le	406424 <ferror@plt+0x4ca4>
  406adc:	mov	w2, #0x5                   	// #5
  406ae0:	adrp	x1, 40d000 <ferror@plt+0xb880>
  406ae4:	mov	x0, #0x0                   	// #0
  406ae8:	add	x1, x1, #0x2e8
  406aec:	bl	401700 <dcgettext@plt>
  406af0:	mov	x5, x0
  406af4:	ldr	x0, [sp, #144]
  406af8:	mov	x6, x20
  406afc:	add	x4, x27, #0x480
  406b00:	adrp	x2, 40d000 <ferror@plt+0xb880>
  406b04:	mov	w3, #0xc2                  	// #194
  406b08:	add	x2, x2, #0x100
  406b0c:	mov	w1, #0x3                   	// #3
  406b10:	bl	401fe8 <ferror@plt+0x868>
  406b14:	b	406424 <ferror@plt+0x4ca4>
  406b18:	mov	w21, #0x1                   	// #1
  406b1c:	b	406070 <ferror@plt+0x48f0>
  406b20:	mov	x28, x4
  406b24:	mov	w21, #0x1                   	// #1
  406b28:	b	406044 <ferror@plt+0x48c4>
  406b2c:	ldr	x24, [sp, #144]
  406b30:	sub	x19, x20, #0x800
  406b34:	strb	w1, [sp, #1032]
  406b38:	mov	x22, #0x0                   	// #0
  406b3c:	ldr	x2, [sp, #208]
  406b40:	ldrsw	x1, [x19, #488]
  406b44:	ldr	x0, [x24, #64]
  406b48:	bl	40b138 <ferror@plt+0x99b8>
  406b4c:	ldr	x0, [x24, #8]
  406b50:	ldr	x0, [x0, #24]
  406b54:	cmp	x0, #0x0
  406b58:	b.gt	406b74 <ferror@plt+0x53f4>
  406b5c:	b	40676c <ferror@plt+0x4fec>
  406b60:	ldr	x0, [x24, #8]
  406b64:	add	x22, x22, #0x1
  406b68:	ldr	x0, [x0, #24]
  406b6c:	cmp	x0, x22
  406b70:	b.le	40676c <ferror@plt+0x4fec>
  406b74:	mov	w1, w22
  406b78:	mov	x0, x24
  406b7c:	bl	403ec0 <ferror@plt+0x2740>
  406b80:	cbz	w0, 406b60 <ferror@plt+0x53e0>
  406b84:	ldr	w2, [x19, #488]
  406b88:	mov	w1, w22
  406b8c:	mov	x0, x24
  406b90:	bl	404150 <ferror@plt+0x29d0>
  406b94:	tbz	w0, #31, 406b60 <ferror@plt+0x53e0>
  406b98:	b	406424 <ferror@plt+0x4ca4>
  406b9c:	mov	w19, #0x0                   	// #0
  406ba0:	b	4069d8 <ferror@plt+0x5258>
  406ba4:	mov	x0, #0x80                  	// #128
  406ba8:	ldr	x1, [sp, #184]
  406bac:	stp	x1, x0, [sp, #248]
  406bb0:	ldr	x0, [sp, #144]
  406bb4:	ldr	w0, [x0, #56]
  406bb8:	cmp	w0, #0x2
  406bbc:	b.le	405fb0 <ferror@plt+0x4830>
  406bc0:	adrp	x6, 40d000 <ferror@plt+0xb880>
  406bc4:	mov	w21, #0x2                   	// #2
  406bc8:	add	x6, x6, #0x110
  406bcc:	b	4063b0 <ferror@plt+0x4c30>
  406bd0:	stp	x29, x30, [sp, #-64]!
  406bd4:	mov	x29, sp
  406bd8:	stp	x19, x20, [sp, #16]
  406bdc:	mov	x19, x0
  406be0:	mov	x20, x1
  406be4:	str	wzr, [x0, #80]
  406be8:	add	x1, sp, #0x38
  406bec:	bl	407680 <ferror@plt+0x5f00>
  406bf0:	ldr	w0, [x19, #56]
  406bf4:	cmp	w0, #0x5
  406bf8:	b.gt	406c50 <ferror@plt+0x54d0>
  406bfc:	ldr	x2, [sp, #56]
  406c00:	mov	x1, x20
  406c04:	mov	x0, x19
  406c08:	bl	407bf0 <ferror@plt+0x6470>
  406c0c:	mov	w20, w0
  406c10:	cmn	w0, #0x1
  406c14:	b.eq	406c2c <ferror@plt+0x54ac>  // b.none
  406c18:	ldr	x0, [sp, #56]
  406c1c:	mov	x1, x19
  406c20:	bl	405a48 <ferror@plt+0x42c8>
  406c24:	cmp	w0, #0x0
  406c28:	csetm	w20, ne  // ne = any
  406c2c:	ldr	x1, [sp, #56]
  406c30:	mov	x0, x19
  406c34:	bl	407e78 <ferror@plt+0x66f8>
  406c38:	ldr	x0, [sp, #56]
  406c3c:	bl	408ff0 <ferror@plt+0x7870>
  406c40:	mov	w0, w20
  406c44:	ldp	x19, x20, [sp, #16]
  406c48:	ldp	x29, x30, [sp], #64
  406c4c:	ret
  406c50:	adrp	x1, 40d000 <ferror@plt+0xb880>
  406c54:	add	x1, x1, #0x3e8
  406c58:	mov	w2, #0x5                   	// #5
  406c5c:	mov	x0, #0x0                   	// #0
  406c60:	str	x21, [sp, #32]
  406c64:	bl	401700 <dcgettext@plt>
  406c68:	mov	x21, x0
  406c6c:	mov	x0, x20
  406c70:	bl	40a938 <ferror@plt+0x91b8>
  406c74:	mov	x6, x0
  406c78:	adrp	x4, 40d000 <ferror@plt+0xb880>
  406c7c:	add	x4, x4, #0x6c0
  406c80:	mov	x5, x21
  406c84:	add	x4, x4, #0x4f8
  406c88:	mov	x0, x19
  406c8c:	adrp	x2, 40d000 <ferror@plt+0xb880>
  406c90:	mov	w3, #0x19f                 	// #415
  406c94:	add	x2, x2, #0x100
  406c98:	mov	w1, #0x6                   	// #6
  406c9c:	bl	401fe8 <ferror@plt+0x868>
  406ca0:	ldr	x21, [sp, #32]
  406ca4:	b	406bfc <ferror@plt+0x547c>
  406ca8:	mov	x11, x0
  406cac:	ldr	w0, [x0, #76]
  406cb0:	ldr	x14, [x11, #64]
  406cb4:	ldr	x9, [x11, #128]
  406cb8:	cmp	x9, x14
  406cbc:	b.cs	406d68 <ferror@plt+0x55e8>  // b.hs, b.nlast
  406cc0:	adrp	x13, 40e000 <ferror@plt+0xc880>
  406cc4:	adrp	x12, 40f000 <ferror@plt+0xd880>
  406cc8:	add	x13, x13, #0x90
  406ccc:	add	x12, x12, #0x190
  406cd0:	add	x10, x12, #0x238
  406cd4:	add	x15, x13, #0x100
  406cd8:	add	x7, x13, #0x4f0
  406cdc:	add	x6, x13, #0x900
  406ce0:	add	x8, x13, #0xf28
  406ce4:	add	x12, x12, #0x278
  406ce8:	ldrb	w1, [x9]
  406cec:	cbz	w1, 406d6c <ferror@plt+0x55ec>
  406cf0:	ldrb	w2, [x13, w1, sxtw]
  406cf4:	mov	w4, w2
  406cf8:	ldrsh	w1, [x15, w0, sxtw #1]
  406cfc:	sxtw	x3, w0
  406d00:	cbz	w1, 406d0c <ferror@plt+0x558c>
  406d04:	str	w0, [x11, #104]
  406d08:	str	x9, [x11, #112]
  406d0c:	ldrsh	w1, [x7, x3, lsl #1]
  406d10:	add	w1, w1, w4
  406d14:	sxtw	x5, w1
  406d18:	ldrsh	w1, [x6, w1, sxtw #1]
  406d1c:	cmp	w1, w0
  406d20:	b.eq	406d58 <ferror@plt+0x55d8>  // b.none
  406d24:	nop
  406d28:	ldrsh	w0, [x8, x3, lsl #1]
  406d2c:	cmp	w0, #0x1f7
  406d30:	b.le	406d38 <ferror@plt+0x55b8>
  406d34:	ldrb	w2, [x10, w4, sxtw]
  406d38:	ldrsh	w1, [x7, w0, sxtw #1]
  406d3c:	sxtw	x3, w0
  406d40:	mov	w4, w2
  406d44:	add	w1, w1, w2
  406d48:	sxtw	x5, w1
  406d4c:	ldrsh	w1, [x6, w1, sxtw #1]
  406d50:	cmp	w1, w0
  406d54:	b.ne	406d28 <ferror@plt+0x55a8>  // b.any
  406d58:	add	x9, x9, #0x1
  406d5c:	ldrsh	w0, [x12, x5, lsl #1]
  406d60:	cmp	x9, x14
  406d64:	b.ne	406ce8 <ferror@plt+0x5568>  // b.any
  406d68:	ret
  406d6c:	mov	w4, #0x1                   	// #1
  406d70:	mov	w2, w4
  406d74:	b	406cf8 <ferror@plt+0x5578>
  406d78:	stp	x29, x30, [sp, #-64]!
  406d7c:	mov	x29, sp
  406d80:	stp	x19, x20, [sp, #16]
  406d84:	mov	x20, x2
  406d88:	stp	x21, x22, [sp, #32]
  406d8c:	mov	w21, w3
  406d90:	mov	x22, x0
  406d94:	stp	x23, x24, [sp, #48]
  406d98:	mov	x23, x1
  406d9c:	mov	x24, x4
  406da0:	bl	401730 <__errno_location@plt>
  406da4:	mov	x19, x0
  406da8:	mov	w2, w21
  406dac:	mov	x0, x20
  406db0:	mov	x1, #0x0                   	// #0
  406db4:	str	wzr, [x19]
  406db8:	bl	401650 <strtol@plt>
  406dbc:	ldr	w19, [x19]
  406dc0:	cbnz	w19, 406df0 <ferror@plt+0x5670>
  406dc4:	tbnz	x0, #63, 406e9c <ferror@plt+0x571c>
  406dc8:	mov	x20, #0x7fffffff            	// #2147483647
  406dcc:	cmp	x0, x20
  406dd0:	b.gt	406e44 <ferror@plt+0x56c4>
  406dd4:	str	w0, [x24]
  406dd8:	mov	w0, w19
  406ddc:	ldp	x19, x20, [sp, #16]
  406de0:	ldp	x21, x22, [sp, #32]
  406de4:	ldp	x23, x24, [sp, #48]
  406de8:	ldp	x29, x30, [sp], #64
  406dec:	ret
  406df0:	ldr	w0, [x22, #56]
  406df4:	mov	w19, #0xffffffff            	// #-1
  406df8:	cmp	w0, #0x2
  406dfc:	b.le	406dd8 <ferror@plt+0x5658>
  406e00:	mov	w2, #0x5                   	// #5
  406e04:	adrp	x1, 40d000 <ferror@plt+0xb880>
  406e08:	mov	x0, #0x0                   	// #0
  406e0c:	add	x1, x1, #0xbc8
  406e10:	bl	401700 <dcgettext@plt>
  406e14:	mov	x5, x0
  406e18:	adrp	x4, 40f000 <ferror@plt+0xd880>
  406e1c:	add	x4, x4, #0x190
  406e20:	mov	x6, x23
  406e24:	mov	x0, x22
  406e28:	add	x4, x4, #0x8a0
  406e2c:	adrp	x2, 40d000 <ferror@plt+0xb880>
  406e30:	mov	w3, #0x116                 	// #278
  406e34:	add	x2, x2, #0xbe8
  406e38:	mov	w1, #0x3                   	// #3
  406e3c:	bl	401fe8 <ferror@plt+0x868>
  406e40:	b	406dd8 <ferror@plt+0x5658>
  406e44:	ldr	w0, [x22, #56]
  406e48:	mov	w19, #0xffffffff            	// #-1
  406e4c:	cmp	w0, #0x2
  406e50:	b.le	406dd8 <ferror@plt+0x5658>
  406e54:	mov	w2, #0x5                   	// #5
  406e58:	adrp	x1, 40d000 <ferror@plt+0xb880>
  406e5c:	mov	x0, #0x0                   	// #0
  406e60:	add	x1, x1, #0xc20
  406e64:	bl	401700 <dcgettext@plt>
  406e68:	mov	x5, x0
  406e6c:	adrp	x4, 40f000 <ferror@plt+0xd880>
  406e70:	add	x4, x4, #0x190
  406e74:	mov	x7, x23
  406e78:	mov	w6, w20
  406e7c:	mov	x0, x22
  406e80:	add	x4, x4, #0x8a0
  406e84:	adrp	x2, 40d000 <ferror@plt+0xb880>
  406e88:	mov	w3, #0x120                 	// #288
  406e8c:	add	x2, x2, #0xbe8
  406e90:	mov	w1, #0x3                   	// #3
  406e94:	bl	401fe8 <ferror@plt+0x868>
  406e98:	b	406dd8 <ferror@plt+0x5658>
  406e9c:	ldr	w0, [x22, #56]
  406ea0:	mov	w19, #0xffffffff            	// #-1
  406ea4:	cmp	w0, #0x2
  406ea8:	b.le	406dd8 <ferror@plt+0x5658>
  406eac:	mov	w2, #0x5                   	// #5
  406eb0:	adrp	x1, 40d000 <ferror@plt+0xb880>
  406eb4:	mov	x0, #0x0                   	// #0
  406eb8:	add	x1, x1, #0xbf8
  406ebc:	bl	401700 <dcgettext@plt>
  406ec0:	mov	x5, x0
  406ec4:	adrp	x4, 40f000 <ferror@plt+0xd880>
  406ec8:	add	x4, x4, #0x190
  406ecc:	mov	x6, x23
  406ed0:	mov	x0, x22
  406ed4:	add	x4, x4, #0x8a0
  406ed8:	adrp	x2, 40d000 <ferror@plt+0xb880>
  406edc:	mov	w3, #0x11b                 	// #283
  406ee0:	add	x2, x2, #0xbe8
  406ee4:	mov	w1, #0x3                   	// #3
  406ee8:	bl	401fe8 <ferror@plt+0x868>
  406eec:	b	406dd8 <ferror@plt+0x5658>
  406ef0:	stp	x29, x30, [sp, #-112]!
  406ef4:	mov	x29, sp
  406ef8:	stp	x19, x20, [sp, #16]
  406efc:	mov	w20, #0x1                   	// #1
  406f00:	stp	xzr, xzr, [sp, #80]
  406f04:	stp	xzr, xzr, [sp, #96]
  406f08:	cbz	x2, 40701c <ferror@plt+0x589c>
  406f0c:	stp	x23, x24, [sp, #48]
  406f10:	mov	x23, x1
  406f14:	mov	x24, x3
  406f18:	stp	x25, x26, [sp, #64]
  406f1c:	mov	x25, x0
  406f20:	mov	x0, x2
  406f24:	bl	401590 <strdup@plt>
  406f28:	mov	x19, x0
  406f2c:	cbz	x0, 407034 <ferror@plt+0x58b4>
  406f30:	mov	w1, #0x2f                  	// #47
  406f34:	bl	4015c0 <strrchr@plt>
  406f38:	cbz	x0, 40702c <ferror@plt+0x58ac>
  406f3c:	add	x26, sp, #0x50
  406f40:	stp	x21, x22, [sp, #32]
  406f44:	strb	wzr, [x0, #1]
  406f48:	mov	x0, x19
  406f4c:	bl	401400 <strlen@plt>
  406f50:	mov	x20, x0
  406f54:	add	x0, x0, #0xc
  406f58:	str	x19, [x26]
  406f5c:	bl	4014b0 <malloc@plt>
  406f60:	mov	x22, x0
  406f64:	add	x0, x20, #0xf
  406f68:	str	x22, [x26, #8]
  406f6c:	bl	4014b0 <malloc@plt>
  406f70:	str	x0, [x26, #16]
  406f74:	cmp	x22, #0x0
  406f78:	mov	x21, x0
  406f7c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  406f80:	b.eq	407050 <ferror@plt+0x58d0>  // b.none
  406f84:	mov	x2, x20
  406f88:	mov	x1, x19
  406f8c:	mov	x0, x22
  406f90:	bl	4013f0 <memcpy@plt>
  406f94:	adrp	x3, 40d000 <ferror@plt+0xb880>
  406f98:	add	x3, x3, #0xc40
  406f9c:	add	x4, x22, x20
  406fa0:	mov	x2, x20
  406fa4:	mov	x1, x19
  406fa8:	mov	x0, x21
  406fac:	ldr	x5, [x3]
  406fb0:	str	x5, [x22, x20]
  406fb4:	ldr	w3, [x3, #8]
  406fb8:	str	w3, [x4, #8]
  406fbc:	bl	4013f0 <memcpy@plt>
  406fc0:	adrp	x0, 40d000 <ferror@plt+0xb880>
  406fc4:	add	x0, x0, #0xc50
  406fc8:	add	x4, x21, x20
  406fcc:	mov	x3, x24
  406fd0:	mov	x1, x26
  406fd4:	adrp	x2, 429000 <ferror@plt+0x27880>
  406fd8:	ldr	x5, [x0]
  406fdc:	str	x5, [x21, x20]
  406fe0:	ldur	x0, [x0, #7]
  406fe4:	add	x2, x2, #0x288
  406fe8:	stur	x0, [x4, #7]
  406fec:	mov	x0, x23
  406ff0:	bl	40aa30 <ferror@plt+0x92b0>
  406ff4:	mov	w20, w0
  406ff8:	mov	x0, x22
  406ffc:	bl	401670 <free@plt>
  407000:	mov	x0, x21
  407004:	bl	401670 <free@plt>
  407008:	ldp	x21, x22, [sp, #32]
  40700c:	mov	x0, x19
  407010:	bl	401670 <free@plt>
  407014:	ldp	x23, x24, [sp, #48]
  407018:	ldp	x25, x26, [sp, #64]
  40701c:	mov	w0, w20
  407020:	ldp	x19, x20, [sp, #16]
  407024:	ldp	x29, x30, [sp], #112
  407028:	ret
  40702c:	mov	w20, #0x1                   	// #1
  407030:	b	40700c <ferror@plt+0x588c>
  407034:	ldr	w0, [x25, #56]
  407038:	cmp	w0, #0x2
  40703c:	b.gt	407094 <ferror@plt+0x5914>
  407040:	mov	w20, #0xffffffff            	// #-1
  407044:	ldp	x23, x24, [sp, #48]
  407048:	ldp	x25, x26, [sp, #64]
  40704c:	b	40701c <ferror@plt+0x589c>
  407050:	ldr	w0, [x25, #56]
  407054:	cmp	w0, #0x2
  407058:	b.gt	4070a0 <ferror@plt+0x5920>
  40705c:	cbz	x22, 407068 <ferror@plt+0x58e8>
  407060:	mov	x0, x22
  407064:	bl	401670 <free@plt>
  407068:	cbz	x21, 407074 <ferror@plt+0x58f4>
  40706c:	mov	x0, x21
  407070:	bl	401670 <free@plt>
  407074:	cbz	x19, 4070e0 <ferror@plt+0x5960>
  407078:	mov	x0, x19
  40707c:	mov	w20, #0xffffffff            	// #-1
  407080:	bl	401670 <free@plt>
  407084:	ldp	x21, x22, [sp, #32]
  407088:	ldp	x23, x24, [sp, #48]
  40708c:	ldp	x25, x26, [sp, #64]
  407090:	b	40701c <ferror@plt+0x589c>
  407094:	stp	x21, x22, [sp, #32]
  407098:	mov	x21, #0x0                   	// #0
  40709c:	mov	x22, #0x0                   	// #0
  4070a0:	mov	w2, #0x5                   	// #5
  4070a4:	adrp	x1, 40c000 <ferror@plt+0xa880>
  4070a8:	mov	x0, #0x0                   	// #0
  4070ac:	add	x1, x1, #0x508
  4070b0:	bl	401700 <dcgettext@plt>
  4070b4:	mov	x5, x0
  4070b8:	adrp	x4, 40f000 <ferror@plt+0xd880>
  4070bc:	add	x4, x4, #0x190
  4070c0:	mov	x0, x25
  4070c4:	add	x4, x4, #0x8b0
  4070c8:	adrp	x2, 40d000 <ferror@plt+0xb880>
  4070cc:	mov	w3, #0x94                  	// #148
  4070d0:	add	x2, x2, #0xbe8
  4070d4:	mov	w1, #0x3                   	// #3
  4070d8:	bl	401fe8 <ferror@plt+0x868>
  4070dc:	b	40705c <ferror@plt+0x58dc>
  4070e0:	ldp	x21, x22, [sp, #32]
  4070e4:	b	407040 <ferror@plt+0x58c0>
  4070e8:	mov	x12, #0x2050                	// #8272
  4070ec:	sub	sp, sp, x12
  4070f0:	mov	x5, x0
  4070f4:	stp	x29, x30, [sp]
  4070f8:	mov	x29, sp
  4070fc:	stp	x19, x20, [sp, #16]
  407100:	mov	x19, x0
  407104:	ldr	x0, [x5, #88]!
  407108:	cbz	x0, 40728c <ferror@plt+0x5b0c>
  40710c:	mov	x20, x1
  407110:	stp	x21, x22, [sp, #32]
  407114:	mov	x21, x2
  407118:	mov	x3, #0x0                   	// #0
  40711c:	stp	x23, x24, [sp, #48]
  407120:	mov	w6, w3
  407124:	add	x3, x3, #0x1
  407128:	ldr	x4, [x5, x3, lsl #3]
  40712c:	cbnz	x4, 407120 <ferror@plt+0x59a0>
  407130:	add	x6, x19, w6, sxtw #3
  407134:	adrp	x24, 429000 <ferror@plt+0x27880>
  407138:	ldr	x0, [x6, #88]
  40713c:	bl	40a938 <ferror@plt+0x91b8>
  407140:	mov	x22, x0
  407144:	add	x2, x24, #0x288
  407148:	mov	x3, x21
  40714c:	add	x1, x2, #0x18
  407150:	mov	x0, x20
  407154:	bl	40aa30 <ferror@plt+0x92b0>
  407158:	cbz	w0, 40719c <ferror@plt+0x5a1c>
  40715c:	mov	x3, x21
  407160:	mov	x2, x22
  407164:	mov	x1, x20
  407168:	mov	x0, x19
  40716c:	bl	406ef0 <ferror@plt+0x5770>
  407170:	cmn	w0, #0x1
  407174:	b.eq	407284 <ferror@plt+0x5b04>  // b.none
  407178:	cbnz	w0, 40719c <ferror@plt+0x5a1c>
  40717c:	mov	w0, #0x0                   	// #0
  407180:	mov	x12, #0x2050                	// #8272
  407184:	ldp	x29, x30, [sp]
  407188:	ldp	x19, x20, [sp, #16]
  40718c:	ldp	x21, x22, [sp, #32]
  407190:	ldp	x23, x24, [sp, #48]
  407194:	add	sp, sp, x12
  407198:	ret
  40719c:	str	x25, [sp, #64]
  4071a0:	add	x25, sp, #0x50
  4071a4:	mov	x0, x22
  4071a8:	mov	x1, x25
  4071ac:	mov	x2, #0x1000                	// #4096
  4071b0:	bl	401450 <readlink@plt>
  4071b4:	mov	x23, x0
  4071b8:	sub	x0, x0, #0x1
  4071bc:	cmp	x0, #0xffe
  4071c0:	b.hi	4071e8 <ferror@plt+0x5a68>  // b.pmore
  4071c4:	strb	wzr, [x25, x23]
  4071c8:	ldrb	w0, [sp, #80]
  4071cc:	cmp	w0, #0x2f
  4071d0:	b.eq	4072a4 <ferror@plt+0x5b24>  // b.none
  4071d4:	mov	x0, x22
  4071d8:	bl	401400 <strlen@plt>
  4071dc:	add	x23, x23, x0
  4071e0:	cmp	x23, #0xfff
  4071e4:	b.ls	40721c <ferror@plt+0x5a9c>  // b.plast
  4071e8:	add	x2, x24, #0x288
  4071ec:	mov	x3, x21
  4071f0:	mov	x0, x20
  4071f4:	add	x1, x2, #0x38
  4071f8:	bl	40aa30 <ferror@plt+0x92b0>
  4071fc:	mov	x12, #0x2050                	// #8272
  407200:	ldp	x29, x30, [sp]
  407204:	ldp	x19, x20, [sp, #16]
  407208:	ldp	x21, x22, [sp, #32]
  40720c:	ldp	x23, x24, [sp, #48]
  407210:	ldr	x25, [sp, #64]
  407214:	add	sp, sp, x12
  407218:	ret
  40721c:	add	x2, x0, #0x1
  407220:	mov	x0, #0x1050                	// #4176
  407224:	add	x23, sp, x0
  407228:	mov	x1, x22
  40722c:	mov	x0, x23
  407230:	mov	x3, #0x1000                	// #4096
  407234:	bl	401470 <__memcpy_chk@plt>
  407238:	add	x2, sp, #0x2, lsl #12
  40723c:	mov	x0, x23
  407240:	mov	w1, #0x2f                  	// #47
  407244:	strb	wzr, [x2, #79]
  407248:	bl	4015c0 <strrchr@plt>
  40724c:	cbz	x0, 407254 <ferror@plt+0x5ad4>
  407250:	strb	wzr, [x0, #1]
  407254:	mov	x1, x25
  407258:	mov	x2, #0x1000                	// #4096
  40725c:	mov	x0, x23
  407260:	bl	401680 <__strcat_chk@plt>
  407264:	mov	x3, x21
  407268:	mov	x2, x23
  40726c:	mov	x1, x20
  407270:	mov	x0, x19
  407274:	bl	406ef0 <ferror@plt+0x5770>
  407278:	cbnz	w0, 4071e8 <ferror@plt+0x5a68>
  40727c:	ldr	x25, [sp, #64]
  407280:	b	40717c <ferror@plt+0x59fc>
  407284:	ldp	x21, x22, [sp, #32]
  407288:	ldp	x23, x24, [sp, #48]
  40728c:	mov	w0, #0xffffffff            	// #-1
  407290:	mov	x12, #0x2050                	// #8272
  407294:	ldp	x29, x30, [sp]
  407298:	ldp	x19, x20, [sp, #16]
  40729c:	add	sp, sp, x12
  4072a0:	ret
  4072a4:	mov	x2, x25
  4072a8:	mov	x0, x19
  4072ac:	mov	x3, x21
  4072b0:	mov	x1, x20
  4072b4:	bl	406ef0 <ferror@plt+0x5770>
  4072b8:	b	407278 <ferror@plt+0x5af8>
  4072bc:	nop
  4072c0:	stp	x29, x30, [sp, #-16]!
  4072c4:	adrp	x1, 432000 <ferror@plt+0x30880>
  4072c8:	mov	x3, x0
  4072cc:	mov	x29, sp
  4072d0:	ldr	x0, [x1, #3992]
  4072d4:	adrp	x2, 416000 <ferror@plt+0x14880>
  4072d8:	add	x2, x2, #0x488
  4072dc:	mov	w1, #0x1                   	// #1
  4072e0:	ldr	x0, [x0]
  4072e4:	bl	401620 <__fprintf_chk@plt>
  4072e8:	mov	w0, #0x2                   	// #2
  4072ec:	bl	401430 <exit@plt>
  4072f0:	ldr	w1, [x0, #84]
  4072f4:	sub	w1, w1, #0x1
  4072f8:	str	w1, [x0, #84]
  4072fc:	tbnz	w1, #31, 407318 <ferror@plt+0x5b98>
  407300:	ldr	x2, [x0, #96]
  407304:	ldr	w1, [x2, w1, sxtw #2]
  407308:	lsl	w1, w1, #1
  40730c:	add	w1, w1, #0x1
  407310:	str	w1, [x0, #76]
  407314:	ret
  407318:	stp	x29, x30, [sp, #-16]!
  40731c:	adrp	x0, 40d000 <ferror@plt+0xb880>
  407320:	add	x0, x0, #0xc60
  407324:	mov	x29, sp
  407328:	bl	4072c0 <ferror@plt+0x5b40>
  40732c:	nop
  407330:	cbz	x0, 407374 <ferror@plt+0x5bf4>
  407334:	ldr	x3, [x0, #8]
  407338:	str	wzr, [x0, #28]
  40733c:	mov	w2, #0x1                   	// #1
  407340:	strb	wzr, [x3]
  407344:	ldr	x3, [x0, #8]
  407348:	strb	wzr, [x3, #1]
  40734c:	ldr	x3, [x1, #40]
  407350:	str	w2, [x0, #40]
  407354:	ldr	x2, [x0, #8]
  407358:	str	x2, [x0, #16]
  40735c:	str	wzr, [x0, #56]
  407360:	cbz	x3, 407374 <ferror@plt+0x5bf4>
  407364:	ldr	x4, [x1, #24]
  407368:	ldr	x3, [x3, x4, lsl #3]
  40736c:	cmp	x0, x3
  407370:	b.eq	407378 <ferror@plt+0x5bf8>  // b.none
  407374:	ret
  407378:	ldr	x3, [x0]
  40737c:	ldr	w0, [x0, #28]
  407380:	str	x3, [x1, #8]
  407384:	str	w0, [x1, #52]
  407388:	str	x2, [x1, #64]
  40738c:	str	x2, [x1, #128]
  407390:	ldrb	w0, [x2]
  407394:	strb	w0, [x1, #48]
  407398:	ret
  40739c:	nop
  4073a0:	stp	x29, x30, [sp, #-64]!
  4073a4:	mov	x29, sp
  4073a8:	stp	x19, x20, [sp, #16]
  4073ac:	mov	x19, x0
  4073b0:	mov	x20, x2
  4073b4:	stp	x21, x22, [sp, #32]
  4073b8:	mov	x22, x1
  4073bc:	str	x23, [sp, #48]
  4073c0:	bl	401730 <__errno_location@plt>
  4073c4:	mov	x21, x0
  4073c8:	mov	x1, x20
  4073cc:	mov	x0, x19
  4073d0:	ldr	w23, [x21]
  4073d4:	bl	407330 <ferror@plt+0x5bb0>
  4073d8:	ldr	x0, [x20, #40]
  4073dc:	mov	w1, #0x1                   	// #1
  4073e0:	str	x22, [x19]
  4073e4:	str	w1, [x19, #52]
  4073e8:	cbz	x0, 4073fc <ferror@plt+0x5c7c>
  4073ec:	ldr	x1, [x20, #24]
  4073f0:	ldr	x0, [x0, x1, lsl #3]
  4073f4:	cmp	x19, x0
  4073f8:	b.eq	407404 <ferror@plt+0x5c84>  // b.none
  4073fc:	mov	x0, #0x1                   	// #1
  407400:	stur	x0, [x19, #44]
  407404:	str	wzr, [x19, #36]
  407408:	ldp	x19, x20, [sp, #16]
  40740c:	str	w23, [x21]
  407410:	ldp	x21, x22, [sp, #32]
  407414:	ldr	x23, [sp, #48]
  407418:	ldp	x29, x30, [sp], #64
  40741c:	ret
  407420:	ldr	x0, [x0]
  407424:	ret
  407428:	ldr	x1, [x0, #40]
  40742c:	cbz	x1, 407444 <ferror@plt+0x5cc4>
  407430:	ldr	x0, [x0, #24]
  407434:	ldr	x0, [x1, x0, lsl #3]
  407438:	cbz	x0, 407444 <ferror@plt+0x5cc4>
  40743c:	ldr	w0, [x0, #44]
  407440:	ret
  407444:	mov	w0, #0x0                   	// #0
  407448:	ret
  40744c:	nop
  407450:	ldr	x1, [x0, #40]
  407454:	cbz	x1, 40746c <ferror@plt+0x5cec>
  407458:	ldr	x0, [x0, #24]
  40745c:	ldr	x0, [x1, x0, lsl #3]
  407460:	cbz	x0, 40746c <ferror@plt+0x5cec>
  407464:	ldr	w0, [x0, #48]
  407468:	ret
  40746c:	mov	w0, #0x0                   	// #0
  407470:	ret
  407474:	nop
  407478:	ldr	x0, [x0, #8]
  40747c:	ret
  407480:	ldr	x0, [x0, #16]
  407484:	ret
  407488:	ldr	w0, [x0, #56]
  40748c:	ret
  407490:	ldr	x0, [x0, #128]
  407494:	ret
  407498:	str	x0, [x1]
  40749c:	ret
  4074a0:	ldr	x2, [x1, #40]
  4074a4:	cbz	x2, 4074bc <ferror@plt+0x5d3c>
  4074a8:	ldr	x1, [x1, #24]
  4074ac:	ldr	x1, [x2, x1, lsl #3]
  4074b0:	cbz	x1, 4074bc <ferror@plt+0x5d3c>
  4074b4:	str	w0, [x1, #44]
  4074b8:	ret
  4074bc:	stp	x29, x30, [sp, #-16]!
  4074c0:	adrp	x0, 40d000 <ferror@plt+0xb880>
  4074c4:	add	x0, x0, #0xc80
  4074c8:	mov	x29, sp
  4074cc:	bl	4072c0 <ferror@plt+0x5b40>
  4074d0:	ldr	x2, [x1, #40]
  4074d4:	cbz	x2, 4074ec <ferror@plt+0x5d6c>
  4074d8:	ldr	x1, [x1, #24]
  4074dc:	ldr	x1, [x2, x1, lsl #3]
  4074e0:	cbz	x1, 4074ec <ferror@plt+0x5d6c>
  4074e4:	str	w0, [x1, #48]
  4074e8:	ret
  4074ec:	stp	x29, x30, [sp, #-16]!
  4074f0:	adrp	x0, 40d000 <ferror@plt+0xb880>
  4074f4:	add	x0, x0, #0xca8
  4074f8:	mov	x29, sp
  4074fc:	bl	4072c0 <ferror@plt+0x5b40>
  407500:	str	x0, [x1, #8]
  407504:	ret
  407508:	str	x0, [x1, #16]
  40750c:	ret
  407510:	ldr	w0, [x0, #124]
  407514:	ret
  407518:	str	w0, [x1, #124]
  40751c:	ret
  407520:	ldr	x0, [x0, #144]
  407524:	ret
  407528:	str	x0, [x1, #144]
  40752c:	ret
  407530:	b	4014b0 <malloc@plt>
  407534:	nop
  407538:	stp	x29, x30, [sp, #-48]!
  40753c:	mov	x29, sp
  407540:	stp	x19, x20, [sp, #16]
  407544:	mov	x20, x2
  407548:	stp	x21, x22, [sp, #32]
  40754c:	mov	x22, x0
  407550:	mov	w21, w1
  407554:	mov	x0, #0x40                  	// #64
  407558:	mov	x1, x2
  40755c:	bl	407530 <ferror@plt+0x5db0>
  407560:	cbz	x0, 4075b0 <ferror@plt+0x5e30>
  407564:	mov	x19, x0
  407568:	add	w0, w21, #0x2
  40756c:	mov	x1, x20
  407570:	sxtw	x0, w0
  407574:	str	w21, [x19, #24]
  407578:	bl	407530 <ferror@plt+0x5db0>
  40757c:	str	x0, [x19, #8]
  407580:	cbz	x0, 4075b0 <ferror@plt+0x5e30>
  407584:	mov	w0, #0x1                   	// #1
  407588:	str	w0, [x19, #32]
  40758c:	mov	x2, x20
  407590:	mov	x1, x22
  407594:	mov	x0, x19
  407598:	bl	4073a0 <ferror@plt+0x5c20>
  40759c:	mov	x0, x19
  4075a0:	ldp	x19, x20, [sp, #16]
  4075a4:	ldp	x21, x22, [sp, #32]
  4075a8:	ldp	x29, x30, [sp], #48
  4075ac:	ret
  4075b0:	adrp	x0, 40d000 <ferror@plt+0xb880>
  4075b4:	add	x0, x0, #0xcd0
  4075b8:	bl	4072c0 <ferror@plt+0x5b40>
  4075bc:	nop
  4075c0:	stp	x29, x30, [sp, #-32]!
  4075c4:	mov	x29, sp
  4075c8:	cbz	x0, 407660 <ferror@plt+0x5ee0>
  4075cc:	str	x19, [sp, #16]
  4075d0:	mov	x19, x0
  4075d4:	mov	x1, #0x0                   	// #0
  4075d8:	mov	x0, #0x98                  	// #152
  4075dc:	bl	407530 <ferror@plt+0x5db0>
  4075e0:	mov	x1, x0
  4075e4:	str	x0, [x19]
  4075e8:	cbz	x0, 407640 <ferror@plt+0x5ec0>
  4075ec:	stp	xzr, xzr, [x0]
  4075f0:	mov	w0, #0x0                   	// #0
  4075f4:	stp	xzr, xzr, [x1, #16]
  4075f8:	stp	xzr, xzr, [x1, #32]
  4075fc:	stp	xzr, xzr, [x1, #48]
  407600:	stp	xzr, xzr, [x1, #64]
  407604:	stp	xzr, xzr, [x1, #80]
  407608:	stp	xzr, xzr, [x1, #96]
  40760c:	stp	xzr, xzr, [x1, #112]
  407610:	stp	xzr, xzr, [x1, #128]
  407614:	str	xzr, [x1, #144]
  407618:	ldr	x1, [x19]
  40761c:	ldr	x19, [sp, #16]
  407620:	stp	xzr, xzr, [x1, #8]
  407624:	stp	xzr, xzr, [x1, #24]
  407628:	str	xzr, [x1, #40]
  40762c:	stp	xzr, xzr, [x1, #64]
  407630:	stur	xzr, [x1, #84]
  407634:	str	xzr, [x1, #96]
  407638:	ldp	x29, x30, [sp], #32
  40763c:	ret
  407640:	bl	401730 <__errno_location@plt>
  407644:	mov	x1, x0
  407648:	mov	w2, #0xc                   	// #12
  40764c:	mov	w0, #0x1                   	// #1
  407650:	ldr	x19, [sp, #16]
  407654:	str	w2, [x1]
  407658:	ldp	x29, x30, [sp], #32
  40765c:	ret
  407660:	bl	401730 <__errno_location@plt>
  407664:	mov	x1, x0
  407668:	mov	w2, #0x16                  	// #22
  40766c:	mov	w0, #0x1                   	// #1
  407670:	str	w2, [x1]
  407674:	ldp	x29, x30, [sp], #32
  407678:	ret
  40767c:	nop
  407680:	stp	x29, x30, [sp, #-208]!
  407684:	mov	x29, sp
  407688:	str	x21, [sp, #32]
  40768c:	add	x21, sp, #0x38
  407690:	stp	x19, x20, [sp, #16]
  407694:	mov	x19, x1
  407698:	mov	x20, x0
  40769c:	mov	x1, x21
  4076a0:	bl	407498 <ferror@plt+0x5d18>
  4076a4:	cbz	x19, 407748 <ferror@plt+0x5fc8>
  4076a8:	mov	x1, x21
  4076ac:	mov	x0, #0x98                  	// #152
  4076b0:	bl	407530 <ferror@plt+0x5db0>
  4076b4:	str	x0, [x19]
  4076b8:	mov	x2, x0
  4076bc:	cbz	x0, 407724 <ferror@plt+0x5fa4>
  4076c0:	stp	xzr, xzr, [x0]
  4076c4:	mov	x0, x20
  4076c8:	stp	xzr, xzr, [x2, #16]
  4076cc:	stp	xzr, xzr, [x2, #32]
  4076d0:	stp	xzr, xzr, [x2, #48]
  4076d4:	stp	xzr, xzr, [x2, #64]
  4076d8:	stp	xzr, xzr, [x2, #80]
  4076dc:	stp	xzr, xzr, [x2, #96]
  4076e0:	stp	xzr, xzr, [x2, #112]
  4076e4:	stp	xzr, xzr, [x2, #128]
  4076e8:	str	xzr, [x2, #144]
  4076ec:	ldr	x1, [x19]
  4076f0:	bl	407498 <ferror@plt+0x5d18>
  4076f4:	ldr	x1, [x19]
  4076f8:	mov	w0, #0x0                   	// #0
  4076fc:	ldp	x19, x20, [sp, #16]
  407700:	stp	xzr, xzr, [x1, #8]
  407704:	stp	xzr, xzr, [x1, #24]
  407708:	str	xzr, [x1, #40]
  40770c:	stp	xzr, xzr, [x1, #64]
  407710:	stur	xzr, [x1, #84]
  407714:	str	xzr, [x1, #96]
  407718:	ldr	x21, [sp, #32]
  40771c:	ldp	x29, x30, [sp], #208
  407720:	ret
  407724:	bl	401730 <__errno_location@plt>
  407728:	mov	x1, x0
  40772c:	mov	w2, #0xc                   	// #12
  407730:	mov	w0, #0x1                   	// #1
  407734:	ldp	x19, x20, [sp, #16]
  407738:	str	w2, [x1]
  40773c:	ldr	x21, [sp, #32]
  407740:	ldp	x29, x30, [sp], #208
  407744:	ret
  407748:	bl	401730 <__errno_location@plt>
  40774c:	mov	x1, x0
  407750:	mov	w2, #0x16                  	// #22
  407754:	mov	w0, #0x1                   	// #1
  407758:	ldp	x19, x20, [sp, #16]
  40775c:	str	w2, [x1]
  407760:	ldr	x21, [sp, #32]
  407764:	ldp	x29, x30, [sp], #208
  407768:	ret
  40776c:	nop
  407770:	b	401570 <realloc@plt>
  407774:	nop
  407778:	stp	x29, x30, [sp, #-32]!
  40777c:	mov	x29, sp
  407780:	stp	x19, x20, [sp, #16]
  407784:	mov	x19, x0
  407788:	ldr	x0, [x0, #40]
  40778c:	cbz	x0, 4077ec <ferror@plt+0x606c>
  407790:	ldp	x3, x1, [x19, #24]
  407794:	sub	x2, x1, #0x1
  407798:	cmp	x3, x2
  40779c:	b.cs	4077ac <ferror@plt+0x602c>  // b.hs, b.nlast
  4077a0:	ldp	x19, x20, [sp, #16]
  4077a4:	ldp	x29, x30, [sp], #32
  4077a8:	ret
  4077ac:	add	x20, x1, #0x8
  4077b0:	mov	x2, x19
  4077b4:	lsl	x1, x20, #3
  4077b8:	bl	407770 <ferror@plt+0x5ff0>
  4077bc:	str	x0, [x19, #40]
  4077c0:	cbz	x0, 407818 <ferror@plt+0x6098>
  4077c4:	ldr	x1, [x19, #32]
  4077c8:	add	x0, x0, x1, lsl #3
  4077cc:	stp	xzr, xzr, [x0]
  4077d0:	stp	xzr, xzr, [x0, #16]
  4077d4:	stp	xzr, xzr, [x0, #32]
  4077d8:	stp	xzr, xzr, [x0, #48]
  4077dc:	str	x20, [x19, #32]
  4077e0:	ldp	x19, x20, [sp, #16]
  4077e4:	ldp	x29, x30, [sp], #32
  4077e8:	ret
  4077ec:	mov	x1, x19
  4077f0:	mov	x0, #0x8                   	// #8
  4077f4:	bl	407530 <ferror@plt+0x5db0>
  4077f8:	str	x0, [x19, #40]
  4077fc:	cbz	x0, 407818 <ferror@plt+0x6098>
  407800:	str	xzr, [x0]
  407804:	mov	x0, #0x1                   	// #1
  407808:	stp	xzr, x0, [x19, #24]
  40780c:	ldp	x19, x20, [sp, #16]
  407810:	ldp	x29, x30, [sp], #32
  407814:	ret
  407818:	adrp	x0, 40d000 <ferror@plt+0xb880>
  40781c:	add	x0, x0, #0xd00
  407820:	bl	4072c0 <ferror@plt+0x5b40>
  407824:	nop
  407828:	stp	x29, x30, [sp, #-48]!
  40782c:	mov	x29, sp
  407830:	stp	x19, x20, [sp, #16]
  407834:	mov	x20, x0
  407838:	mov	x19, x1
  40783c:	ldr	x0, [x1, #40]
  407840:	cbz	x0, 407898 <ferror@plt+0x6118>
  407844:	ldr	x1, [x1, #24]
  407848:	ldr	x0, [x0, x1, lsl #3]
  40784c:	cbz	x0, 407898 <ferror@plt+0x6118>
  407850:	mov	x1, x20
  407854:	mov	x2, x19
  407858:	bl	4073a0 <ferror@plt+0x5c20>
  40785c:	ldr	x1, [x19, #24]
  407860:	ldr	x0, [x19, #40]
  407864:	ldr	x1, [x0, x1, lsl #3]
  407868:	ldr	x0, [x1, #16]
  40786c:	ldr	x2, [x1]
  407870:	ldr	w1, [x1, #28]
  407874:	str	x2, [x19, #8]
  407878:	str	w1, [x19, #52]
  40787c:	str	x0, [x19, #64]
  407880:	str	x0, [x19, #128]
  407884:	ldrb	w0, [x0]
  407888:	strb	w0, [x19, #48]
  40788c:	ldp	x19, x20, [sp, #16]
  407890:	ldp	x29, x30, [sp], #48
  407894:	ret
  407898:	mov	x0, x19
  40789c:	stp	x21, x22, [sp, #32]
  4078a0:	bl	407778 <ferror@plt+0x5ff8>
  4078a4:	ldr	x0, [x19, #8]
  4078a8:	mov	w1, #0x4000                	// #16384
  4078ac:	ldr	x22, [x19, #24]
  4078b0:	mov	x2, x19
  4078b4:	ldr	x21, [x19, #40]
  4078b8:	bl	407538 <ferror@plt+0x5db8>
  4078bc:	mov	x1, x0
  4078c0:	ldr	x0, [x19, #40]
  4078c4:	str	x1, [x21, x22, lsl #3]
  4078c8:	cbnz	x0, 4078d4 <ferror@plt+0x6154>
  4078cc:	ldp	x21, x22, [sp, #32]
  4078d0:	b	407850 <ferror@plt+0x60d0>
  4078d4:	ldr	x1, [x19, #24]
  4078d8:	ldp	x21, x22, [sp, #32]
  4078dc:	ldr	x0, [x0, x1, lsl #3]
  4078e0:	b	407850 <ferror@plt+0x60d0>
  4078e4:	nop
  4078e8:	stp	x29, x30, [sp, #-32]!
  4078ec:	mov	x29, sp
  4078f0:	stp	x19, x20, [sp, #16]
  4078f4:	mov	x19, x1
  4078f8:	mov	x20, x0
  4078fc:	mov	x0, x1
  407900:	bl	407778 <ferror@plt+0x5ff8>
  407904:	ldr	x1, [x19, #40]
  407908:	cbz	x1, 40798c <ferror@plt+0x620c>
  40790c:	ldr	x0, [x19, #24]
  407910:	ldr	x2, [x1, x0, lsl #3]
  407914:	add	x0, x1, x0, lsl #3
  407918:	cmp	x2, x20
  40791c:	b.eq	407980 <ferror@plt+0x6200>  // b.none
  407920:	cbz	x2, 407950 <ferror@plt+0x61d0>
  407924:	ldr	x0, [x19, #64]
  407928:	ldrb	w1, [x19, #48]
  40792c:	strb	w1, [x0]
  407930:	ldr	x2, [x19, #24]
  407934:	ldr	x1, [x19, #40]
  407938:	ldr	w3, [x19, #52]
  40793c:	ldr	x4, [x19, #64]
  407940:	add	x0, x1, x2, lsl #3
  407944:	ldr	x1, [x1, x2, lsl #3]
  407948:	str	x4, [x1, #16]
  40794c:	str	w3, [x1, #28]
  407950:	ldr	x1, [x20, #16]
  407954:	ldr	w2, [x20, #28]
  407958:	ldr	x3, [x20]
  40795c:	str	x20, [x0]
  407960:	str	x3, [x19, #8]
  407964:	mov	w0, #0x1                   	// #1
  407968:	str	w2, [x19, #52]
  40796c:	str	x1, [x19, #64]
  407970:	str	x1, [x19, #128]
  407974:	ldrb	w1, [x1]
  407978:	strb	w1, [x19, #48]
  40797c:	str	w0, [x19, #80]
  407980:	ldp	x19, x20, [sp, #16]
  407984:	ldp	x29, x30, [sp], #32
  407988:	ret
  40798c:	cbz	x20, 407980 <ferror@plt+0x6200>
  407990:	ldr	x0, [x19, #24]
  407994:	lsl	x0, x0, #3
  407998:	b	407950 <ferror@plt+0x61d0>
  40799c:	nop
  4079a0:	stp	x29, x30, [sp, #-48]!
  4079a4:	cmp	x1, #0x1
  4079a8:	mov	x29, sp
  4079ac:	stp	x19, x20, [sp, #16]
  4079b0:	b.ls	407a40 <ferror@plt+0x62c0>  // b.plast
  4079b4:	stp	x21, x22, [sp, #32]
  4079b8:	mov	x21, x0
  4079bc:	add	x0, x0, x1
  4079c0:	mov	x20, x1
  4079c4:	ldurb	w1, [x0, #-2]
  4079c8:	cbnz	w1, 407a28 <ferror@plt+0x62a8>
  4079cc:	ldurb	w0, [x0, #-1]
  4079d0:	cbnz	w0, 407a28 <ferror@plt+0x62a8>
  4079d4:	mov	x22, x2
  4079d8:	mov	x1, x2
  4079dc:	mov	x0, #0x40                  	// #64
  4079e0:	bl	407530 <ferror@plt+0x5db0>
  4079e4:	mov	x19, x0
  4079e8:	cbz	x0, 407a54 <ferror@plt+0x62d4>
  4079ec:	mov	w2, #0x1                   	// #1
  4079f0:	sub	w20, w20, #0x2
  4079f4:	stp	xzr, x21, [x0]
  4079f8:	mov	x1, x22
  4079fc:	str	x21, [x0, #16]
  407a00:	stp	w20, w20, [x0, #24]
  407a04:	str	xzr, [x0, #32]
  407a08:	str	w2, [x0, #40]
  407a0c:	stur	xzr, [x0, #52]
  407a10:	bl	4078e8 <ferror@plt+0x6168>
  407a14:	mov	x0, x19
  407a18:	ldp	x19, x20, [sp, #16]
  407a1c:	ldp	x21, x22, [sp, #32]
  407a20:	ldp	x29, x30, [sp], #48
  407a24:	ret
  407a28:	mov	x19, #0x0                   	// #0
  407a2c:	mov	x0, x19
  407a30:	ldp	x19, x20, [sp, #16]
  407a34:	ldp	x21, x22, [sp, #32]
  407a38:	ldp	x29, x30, [sp], #48
  407a3c:	ret
  407a40:	mov	x19, #0x0                   	// #0
  407a44:	mov	x0, x19
  407a48:	ldp	x19, x20, [sp, #16]
  407a4c:	ldp	x29, x30, [sp], #48
  407a50:	ret
  407a54:	adrp	x0, 40d000 <ferror@plt+0xb880>
  407a58:	add	x0, x0, #0xd38
  407a5c:	bl	4072c0 <ferror@plt+0x5b40>
  407a60:	stp	x29, x30, [sp, #-48]!
  407a64:	mov	x29, sp
  407a68:	stp	x21, x22, [sp, #32]
  407a6c:	add	w21, w1, #0x2
  407a70:	mov	x22, x2
  407a74:	sxtw	x21, w21
  407a78:	stp	x19, x20, [sp, #16]
  407a7c:	mov	w19, w1
  407a80:	mov	x20, x0
  407a84:	mov	x1, x2
  407a88:	mov	x0, x21
  407a8c:	bl	407530 <ferror@plt+0x5db0>
  407a90:	cbz	x0, 407ae8 <ferror@plt+0x6368>
  407a94:	cmp	w19, #0x0
  407a98:	mov	x3, #0x0                   	// #0
  407a9c:	b.le	407ab4 <ferror@plt+0x6334>
  407aa0:	ldrb	w4, [x20, x3]
  407aa4:	strb	w4, [x0, x3]
  407aa8:	add	x3, x3, #0x1
  407aac:	cmp	w19, w3
  407ab0:	b.gt	407aa0 <ferror@plt+0x6320>
  407ab4:	add	x3, x0, w19, sxtw
  407ab8:	mov	x2, x22
  407abc:	mov	x1, x21
  407ac0:	strb	wzr, [x3, #1]
  407ac4:	strb	wzr, [x0, w19, sxtw]
  407ac8:	bl	4079a0 <ferror@plt+0x6220>
  407acc:	cbz	x0, 407af4 <ferror@plt+0x6374>
  407ad0:	mov	w2, #0x1                   	// #1
  407ad4:	ldp	x19, x20, [sp, #16]
  407ad8:	ldp	x21, x22, [sp, #32]
  407adc:	str	w2, [x0, #32]
  407ae0:	ldp	x29, x30, [sp], #48
  407ae4:	ret
  407ae8:	adrp	x0, 40d000 <ferror@plt+0xb880>
  407aec:	add	x0, x0, #0xd68
  407af0:	bl	4072c0 <ferror@plt+0x5b40>
  407af4:	adrp	x0, 40d000 <ferror@plt+0xb880>
  407af8:	add	x0, x0, #0xd98
  407afc:	bl	4072c0 <ferror@plt+0x5b40>
  407b00:	stp	x29, x30, [sp, #-32]!
  407b04:	mov	x29, sp
  407b08:	stp	x19, x20, [sp, #16]
  407b0c:	mov	x20, x1
  407b10:	mov	x19, x0
  407b14:	bl	401400 <strlen@plt>
  407b18:	mov	w1, w0
  407b1c:	mov	x2, x20
  407b20:	mov	x0, x19
  407b24:	ldp	x19, x20, [sp, #16]
  407b28:	ldp	x29, x30, [sp], #32
  407b2c:	b	407a60 <ferror@plt+0x62e0>
  407b30:	cbz	x0, 407be8 <ferror@plt+0x6468>
  407b34:	stp	x29, x30, [sp, #-32]!
  407b38:	mov	x29, sp
  407b3c:	stp	x19, x20, [sp, #16]
  407b40:	mov	x19, x1
  407b44:	mov	x20, x0
  407b48:	mov	x0, x1
  407b4c:	bl	407778 <ferror@plt+0x5ff8>
  407b50:	ldr	x1, [x19, #40]
  407b54:	ldr	x0, [x19, #24]
  407b58:	cbz	x1, 407be0 <ferror@plt+0x6460>
  407b5c:	ldr	x2, [x1, x0, lsl #3]
  407b60:	add	x0, x1, x0, lsl #3
  407b64:	cbz	x2, 407ba4 <ferror@plt+0x6424>
  407b68:	ldr	x0, [x19, #64]
  407b6c:	ldrb	w1, [x19, #48]
  407b70:	strb	w1, [x0]
  407b74:	ldr	x1, [x19, #24]
  407b78:	ldr	x2, [x19, #40]
  407b7c:	ldr	w4, [x19, #52]
  407b80:	ldr	x5, [x19, #64]
  407b84:	add	x0, x2, x1, lsl #3
  407b88:	ldr	x3, [x2, x1, lsl #3]
  407b8c:	str	x5, [x3, #16]
  407b90:	str	w4, [x3, #28]
  407b94:	cbz	x2, 407ba4 <ferror@plt+0x6424>
  407b98:	add	x0, x1, #0x1
  407b9c:	str	x0, [x19, #24]
  407ba0:	add	x0, x2, x0, lsl #3
  407ba4:	ldr	x1, [x20, #16]
  407ba8:	ldr	w2, [x20, #28]
  407bac:	ldr	x3, [x20]
  407bb0:	str	x20, [x0]
  407bb4:	str	x3, [x19, #8]
  407bb8:	mov	w0, #0x1                   	// #1
  407bbc:	str	w2, [x19, #52]
  407bc0:	str	x1, [x19, #64]
  407bc4:	str	x1, [x19, #128]
  407bc8:	ldrb	w1, [x1]
  407bcc:	strb	w1, [x19, #48]
  407bd0:	str	w0, [x19, #80]
  407bd4:	ldp	x19, x20, [sp, #16]
  407bd8:	ldp	x29, x30, [sp], #32
  407bdc:	ret
  407be0:	lsl	x0, x0, #3
  407be4:	b	407ba4 <ferror@plt+0x6424>
  407be8:	ret
  407bec:	nop
  407bf0:	stp	x29, x30, [sp, #-48]!
  407bf4:	mov	x29, sp
  407bf8:	stp	x19, x20, [sp, #16]
  407bfc:	mov	x19, x0
  407c00:	mov	x20, x2
  407c04:	ldr	x0, [x0, #88]
  407c08:	str	x21, [sp, #32]
  407c0c:	cbz	x0, 407c6c <ferror@plt+0x64ec>
  407c10:	add	x6, x19, #0x50
  407c14:	mov	x3, #0x1                   	// #1
  407c18:	mov	w5, w3
  407c1c:	add	x3, x3, #0x1
  407c20:	ldr	x4, [x6, x3, lsl #3]
  407c24:	cbnz	x4, 407c18 <ferror@plt+0x6498>
  407c28:	cmp	w5, #0x14
  407c2c:	b.eq	407c74 <ferror@plt+0x64f4>  // b.none
  407c30:	add	x5, x19, w5, sxtw #3
  407c34:	mov	x0, x1
  407c38:	mov	w21, #0x0                   	// #0
  407c3c:	str	x1, [x5, #88]
  407c40:	bl	40a968 <ferror@plt+0x91e8>
  407c44:	mov	x2, x20
  407c48:	mov	w1, #0x4000                	// #16384
  407c4c:	bl	407538 <ferror@plt+0x5db8>
  407c50:	mov	x1, x20
  407c54:	bl	407b30 <ferror@plt+0x63b0>
  407c58:	mov	w0, w21
  407c5c:	ldp	x19, x20, [sp, #16]
  407c60:	ldr	x21, [sp, #32]
  407c64:	ldp	x29, x30, [sp], #48
  407c68:	ret
  407c6c:	mov	w5, #0x0                   	// #0
  407c70:	b	407c30 <ferror@plt+0x64b0>
  407c74:	ldr	w0, [x19, #56]
  407c78:	mov	w21, #0xffffffff            	// #-1
  407c7c:	cmp	w0, #0x2
  407c80:	b.le	407c58 <ferror@plt+0x64d8>
  407c84:	mov	w2, #0x5                   	// #5
  407c88:	adrp	x1, 40d000 <ferror@plt+0xb880>
  407c8c:	mov	x0, #0x0                   	// #0
  407c90:	add	x1, x1, #0xdb8
  407c94:	bl	401700 <dcgettext@plt>
  407c98:	mov	x5, x0
  407c9c:	adrp	x4, 40f000 <ferror@plt+0xd880>
  407ca0:	add	x4, x4, #0x190
  407ca4:	mov	x0, x19
  407ca8:	add	x4, x4, #0x8c8
  407cac:	adrp	x2, 40d000 <ferror@plt+0xb880>
  407cb0:	mov	w3, #0x2b                  	// #43
  407cb4:	add	x2, x2, #0xbe8
  407cb8:	mov	w1, #0x3                   	// #3
  407cbc:	bl	401fe8 <ferror@plt+0x868>
  407cc0:	b	407c58 <ferror@plt+0x64d8>
  407cc4:	nop
  407cc8:	stp	x29, x30, [sp, #-32]!
  407ccc:	mov	x29, sp
  407cd0:	ldp	w3, w2, [x1, #84]
  407cd4:	stp	x19, x20, [sp, #16]
  407cd8:	mov	w20, w0
  407cdc:	mov	x19, x1
  407ce0:	cmp	w3, w2
  407ce4:	ldr	x0, [x1, #96]
  407ce8:	b.lt	407d14 <ferror@plt+0x6594>  // b.tstop
  407cec:	add	w2, w2, #0x19
  407cf0:	str	w2, [x1, #88]
  407cf4:	sbfiz	x2, x2, #2, #32
  407cf8:	cbz	x0, 407d48 <ferror@plt+0x65c8>
  407cfc:	mov	x1, x2
  407d00:	mov	x2, x19
  407d04:	bl	407770 <ferror@plt+0x5ff0>
  407d08:	str	x0, [x19, #96]
  407d0c:	cbz	x0, 407d58 <ferror@plt+0x65d8>
  407d10:	ldr	w3, [x19, #84]
  407d14:	ldr	w1, [x19, #76]
  407d18:	add	w2, w3, #0x1
  407d1c:	str	w2, [x19, #84]
  407d20:	lsl	w20, w20, #1
  407d24:	sub	w1, w1, #0x1
  407d28:	add	w20, w20, #0x1
  407d2c:	add	w1, w1, w1, lsr #31
  407d30:	asr	w1, w1, #1
  407d34:	str	w1, [x0, w3, sxtw #2]
  407d38:	str	w20, [x19, #76]
  407d3c:	ldp	x19, x20, [sp, #16]
  407d40:	ldp	x29, x30, [sp], #32
  407d44:	ret
  407d48:	mov	x0, x2
  407d4c:	bl	407530 <ferror@plt+0x5db0>
  407d50:	str	x0, [x19, #96]
  407d54:	b	407d0c <ferror@plt+0x658c>
  407d58:	adrp	x0, 40d000 <ferror@plt+0xb880>
  407d5c:	add	x0, x0, #0xdd8
  407d60:	bl	4072c0 <ferror@plt+0x5b40>
  407d64:	nop
  407d68:	b	401670 <free@plt>
  407d6c:	nop
  407d70:	cbz	x0, 407de0 <ferror@plt+0x6660>
  407d74:	stp	x29, x30, [sp, #-48]!
  407d78:	mov	x29, sp
  407d7c:	str	x19, [sp, #16]
  407d80:	mov	x19, x0
  407d84:	ldr	x0, [x1, #40]
  407d88:	cbz	x0, 407d9c <ferror@plt+0x661c>
  407d8c:	ldr	x2, [x1, #24]
  407d90:	ldr	x3, [x0, x2, lsl #3]
  407d94:	cmp	x19, x3
  407d98:	b.eq	407db4 <ferror@plt+0x6634>  // b.none
  407d9c:	ldr	w0, [x19, #32]
  407da0:	cbnz	w0, 407dc0 <ferror@plt+0x6640>
  407da4:	mov	x0, x19
  407da8:	ldr	x19, [sp, #16]
  407dac:	ldp	x29, x30, [sp], #48
  407db0:	b	407d68 <ferror@plt+0x65e8>
  407db4:	str	xzr, [x0, x2, lsl #3]
  407db8:	ldr	w0, [x19, #32]
  407dbc:	cbz	w0, 407da4 <ferror@plt+0x6624>
  407dc0:	ldr	x0, [x19, #8]
  407dc4:	str	x1, [sp, #40]
  407dc8:	bl	407d68 <ferror@plt+0x65e8>
  407dcc:	mov	x0, x19
  407dd0:	ldr	x19, [sp, #16]
  407dd4:	ldr	x1, [sp, #40]
  407dd8:	ldp	x29, x30, [sp], #48
  407ddc:	b	407d68 <ferror@plt+0x65e8>
  407de0:	ret
  407de4:	nop
  407de8:	stp	x29, x30, [sp, #-32]!
  407dec:	mov	x29, sp
  407df0:	str	x19, [sp, #16]
  407df4:	mov	x19, x0
  407df8:	ldr	x0, [x0, #40]
  407dfc:	cbz	x0, 407e68 <ferror@plt+0x66e8>
  407e00:	ldr	x1, [x19, #24]
  407e04:	ldr	x0, [x0, x1, lsl #3]
  407e08:	cbz	x0, 407e68 <ferror@plt+0x66e8>
  407e0c:	mov	x1, x19
  407e10:	bl	407d70 <ferror@plt+0x65f0>
  407e14:	ldr	x0, [x19, #24]
  407e18:	ldr	x1, [x19, #40]
  407e1c:	str	xzr, [x1, x0, lsl #3]
  407e20:	cbz	x0, 407e2c <ferror@plt+0x66ac>
  407e24:	sub	x0, x0, #0x1
  407e28:	str	x0, [x19, #24]
  407e2c:	cbz	x1, 407e68 <ferror@plt+0x66e8>
  407e30:	ldr	x0, [x19, #24]
  407e34:	ldr	x0, [x1, x0, lsl #3]
  407e38:	cbz	x0, 407e68 <ferror@plt+0x66e8>
  407e3c:	ldr	x1, [x0, #16]
  407e40:	mov	w2, #0x1                   	// #1
  407e44:	ldr	x3, [x0]
  407e48:	ldr	w0, [x0, #28]
  407e4c:	str	x3, [x19, #8]
  407e50:	str	w0, [x19, #52]
  407e54:	str	x1, [x19, #64]
  407e58:	str	x1, [x19, #128]
  407e5c:	ldrb	w0, [x1]
  407e60:	strb	w0, [x19, #48]
  407e64:	str	w2, [x19, #80]
  407e68:	ldr	x19, [sp, #16]
  407e6c:	ldp	x29, x30, [sp], #32
  407e70:	ret
  407e74:	nop
  407e78:	stp	x29, x30, [sp, #-48]!
  407e7c:	mov	x29, sp
  407e80:	stp	x19, x20, [sp, #16]
  407e84:	mov	x19, x0
  407e88:	ldr	x0, [x0, #88]
  407e8c:	cbz	x0, 407ecc <ferror@plt+0x674c>
  407e90:	mov	x20, x1
  407e94:	add	x5, x19, #0x58
  407e98:	mov	x2, #0x0                   	// #0
  407e9c:	str	x21, [sp, #32]
  407ea0:	mov	w4, w2
  407ea4:	add	x2, x2, #0x1
  407ea8:	ldr	x3, [x5, x2, lsl #3]
  407eac:	cbnz	x3, 407ea0 <ferror@plt+0x6720>
  407eb0:	mov	x21, #0x0                   	// #0
  407eb4:	cbnz	w4, 407edc <ferror@plt+0x675c>
  407eb8:	add	x19, x19, x21, lsl #3
  407ebc:	mov	x0, x20
  407ec0:	str	xzr, [x19, #88]
  407ec4:	bl	407de8 <ferror@plt+0x6668>
  407ec8:	ldr	x21, [sp, #32]
  407ecc:	mov	w0, #0x0                   	// #0
  407ed0:	ldp	x19, x20, [sp, #16]
  407ed4:	ldp	x29, x30, [sp], #48
  407ed8:	ret
  407edc:	add	x0, x19, w4, sxtw #3
  407ee0:	sxtw	x21, w4
  407ee4:	ldr	x0, [x0, #88]
  407ee8:	bl	40a9d8 <ferror@plt+0x9258>
  407eec:	b	407eb8 <ferror@plt+0x6738>
  407ef0:	stp	x29, x30, [sp, #-352]!
  407ef4:	mov	x29, sp
  407ef8:	stp	x25, x26, [sp, #64]
  407efc:	mov	x26, x1
  407f00:	ldr	w1, [x1, #72]
  407f04:	stp	x19, x20, [sp, #16]
  407f08:	stp	x21, x22, [sp, #32]
  407f0c:	stp	x23, x24, [sp, #48]
  407f10:	stp	x27, x28, [sp, #80]
  407f14:	str	x0, [x26, #144]
  407f18:	cbz	w1, 40802c <ferror@plt+0x68ac>
  407f1c:	ldrb	w2, [x26, #48]
  407f20:	ldr	x12, [x26, #64]
  407f24:	adrp	x19, 40f000 <ferror@plt+0xd880>
  407f28:	add	x21, x19, #0x190
  407f2c:	add	x0, sp, #0x98
  407f30:	add	x27, x21, #0x238
  407f34:	adrp	x22, 40e000 <ferror@plt+0xc880>
  407f38:	str	x0, [sp, #96]
  407f3c:	strb	w2, [x12]
  407f40:	mov	x24, x12
  407f44:	add	x25, x22, #0x90
  407f48:	ldr	w0, [x26, #76]
  407f4c:	add	x14, x25, #0x100
  407f50:	add	x10, x25, #0x4f0
  407f54:	add	x5, x25, #0x900
  407f58:	add	x11, x25, #0xf28
  407f5c:	add	x13, x21, #0x278
  407f60:	ldrsh	w1, [x14, w0, sxtw #1]
  407f64:	sxtw	x4, w0
  407f68:	ldrb	w3, [x25, w2, sxtw]
  407f6c:	cbz	w1, 407f78 <ferror@plt+0x67f8>
  407f70:	str	w0, [x26, #104]
  407f74:	str	x12, [x26, #112]
  407f78:	ldrsh	w2, [x10, x4, lsl #1]
  407f7c:	add	w2, w2, w3
  407f80:	sxtw	x1, w2
  407f84:	ldrsh	w2, [x5, w2, sxtw #1]
  407f88:	cmp	w0, w2
  407f8c:	b.eq	407fbc <ferror@plt+0x683c>  // b.none
  407f90:	ldrsh	w0, [x11, x4, lsl #1]
  407f94:	cmp	w0, #0x1f7
  407f98:	b.le	407fa0 <ferror@plt+0x6820>
  407f9c:	ldrb	w3, [x27, w3, sxtw]
  407fa0:	ldrsh	w2, [x10, w0, sxtw #1]
  407fa4:	sxtw	x4, w0
  407fa8:	add	w2, w2, w3
  407fac:	sxtw	x1, w2
  407fb0:	ldrsh	w2, [x5, w2, sxtw #1]
  407fb4:	cmp	w2, w0
  407fb8:	b.ne	407f90 <ferror@plt+0x6810>  // b.any
  407fbc:	ldrsh	w0, [x13, x1, lsl #1]
  407fc0:	add	x12, x12, #0x1
  407fc4:	cmp	w0, #0x1f7
  407fc8:	b.eq	407fd4 <ferror@plt+0x6854>  // b.none
  407fcc:	ldrb	w2, [x12]
  407fd0:	b	407f60 <ferror@plt+0x67e0>
  407fd4:	ldr	w2, [x26, #104]
  407fd8:	adrp	x20, 40e000 <ferror@plt+0xc880>
  407fdc:	ldr	x23, [x26, #112]
  407fe0:	add	x20, x20, #0x20
  407fe4:	sub	x1, x23, x24
  407fe8:	add	x0, x25, #0x100
  407fec:	str	w1, [x26, #56]
  407ff0:	str	x24, [x26, #128]
  407ff4:	ldrsh	w0, [x0, w2, sxtw #1]
  407ff8:	ldrb	w1, [x23]
  407ffc:	strb	w1, [x26, #48]
  408000:	strb	wzr, [x23]
  408004:	str	x23, [x26, #64]
  408008:	cmp	w0, #0x35
  40800c:	b.ls	40801c <ferror@plt+0x689c>  // b.plast
  408010:	adrp	x0, 40d000 <ferror@plt+0xb880>
  408014:	add	x0, x0, #0xf78
  408018:	bl	4072c0 <ferror@plt+0x5b40>
  40801c:	ldrh	w0, [x20, w0, uxtw #1]
  408020:	adr	x1, 40802c <ferror@plt+0x68ac>
  408024:	add	x0, x1, w0, sxth #2
  408028:	br	x0
  40802c:	ldr	w1, [x26, #76]
  408030:	mov	w0, #0x1                   	// #1
  408034:	str	w0, [x26, #72]
  408038:	cbnz	w1, 408040 <ferror@plt+0x68c0>
  40803c:	str	w0, [x26, #76]
  408040:	ldr	x0, [x26, #8]
  408044:	cbz	x0, 4080dc <ferror@plt+0x695c>
  408048:	ldr	x0, [x26, #16]
  40804c:	cbz	x0, 4080c0 <ferror@plt+0x6940>
  408050:	ldr	x0, [x26, #40]
  408054:	cbz	x0, 40808c <ferror@plt+0x690c>
  408058:	ldr	x1, [x26, #24]
  40805c:	ldr	x0, [x0, x1, lsl #3]
  408060:	cbz	x0, 40808c <ferror@plt+0x690c>
  408064:	ldr	x12, [x0, #16]
  408068:	ldr	x1, [x0]
  40806c:	ldr	w0, [x0, #28]
  408070:	str	x1, [x26, #8]
  408074:	str	w0, [x26, #52]
  408078:	str	x12, [x26, #64]
  40807c:	str	x12, [x26, #128]
  408080:	ldrb	w2, [x12]
  408084:	strb	w2, [x26, #48]
  408088:	b	407f24 <ferror@plt+0x67a4>
  40808c:	mov	x0, x26
  408090:	bl	407778 <ferror@plt+0x5ff8>
  408094:	ldr	x0, [x26, #8]
  408098:	mov	w1, #0x4000                	// #16384
  40809c:	ldr	x20, [x26, #24]
  4080a0:	mov	x2, x26
  4080a4:	ldr	x19, [x26, #40]
  4080a8:	bl	407538 <ferror@plt+0x5db8>
  4080ac:	ldr	x1, [x26, #24]
  4080b0:	str	x0, [x19, x20, lsl #3]
  4080b4:	ldr	x0, [x26, #40]
  4080b8:	ldr	x0, [x0, x1, lsl #3]
  4080bc:	b	408064 <ferror@plt+0x68e4>
  4080c0:	adrp	x0, 432000 <ferror@plt+0x30880>
  4080c4:	ldr	x0, [x0, #4008]
  4080c8:	ldr	x0, [x0]
  4080cc:	str	x0, [x26, #16]
  4080d0:	ldr	x0, [x26, #40]
  4080d4:	cbnz	x0, 408058 <ferror@plt+0x68d8>
  4080d8:	b	40808c <ferror@plt+0x690c>
  4080dc:	adrp	x0, 432000 <ferror@plt+0x30880>
  4080e0:	ldr	x0, [x0, #4024]
  4080e4:	ldr	x0, [x0]
  4080e8:	str	x0, [x26, #8]
  4080ec:	ldr	x0, [x26, #16]
  4080f0:	cbnz	x0, 408050 <ferror@plt+0x68d0>
  4080f4:	b	4080c0 <ferror@plt+0x6940>
  4080f8:	ldr	x20, [x26]
  4080fc:	ldr	w0, [x20, #56]
  408100:	cmp	w0, #0x2
  408104:	b.le	408140 <ferror@plt+0x69c0>
  408108:	mov	w2, #0x5                   	// #5
  40810c:	adrp	x1, 40d000 <ferror@plt+0xb880>
  408110:	mov	x0, #0x0                   	// #0
  408114:	add	x1, x1, #0xe98
  408118:	bl	401700 <dcgettext@plt>
  40811c:	mov	x5, x0
  408120:	add	x4, x19, #0x190
  408124:	adrp	x2, 40d000 <ferror@plt+0xb880>
  408128:	add	x4, x4, #0x8d8
  40812c:	mov	x0, x20
  408130:	add	x2, x2, #0xbe8
  408134:	mov	w3, #0x1c7                 	// #455
  408138:	mov	w1, #0x3                   	// #3
  40813c:	bl	401fe8 <ferror@plt+0x868>
  408140:	mov	w0, #0x11a                 	// #282
  408144:	ldp	x19, x20, [sp, #16]
  408148:	ldp	x21, x22, [sp, #32]
  40814c:	ldp	x23, x24, [sp, #48]
  408150:	ldp	x25, x26, [sp, #64]
  408154:	ldp	x27, x28, [sp, #80]
  408158:	ldp	x29, x30, [sp], #352
  40815c:	ret
  408160:	ldr	x0, [x26]
  408164:	mov	x1, x26
  408168:	bl	407e78 <ferror@plt+0x66f8>
  40816c:	ldr	x0, [x26, #40]
  408170:	cbz	x0, 408fd8 <ferror@plt+0x7858>
  408174:	ldr	x1, [x26, #24]
  408178:	ldr	x0, [x0, x1, lsl #3]
  40817c:	cbz	x0, 408fd8 <ferror@plt+0x7858>
  408180:	ldr	x12, [x26, #64]
  408184:	ldrb	w2, [x26, #48]
  408188:	b	407f3c <ferror@plt+0x67bc>
  40818c:	mov	w0, #0x120                 	// #288
  408190:	b	408144 <ferror@plt+0x69c4>
  408194:	mov	w0, #0x11f                 	// #287
  408198:	b	408144 <ferror@plt+0x69c4>
  40819c:	mov	w0, #0x117                 	// #279
  4081a0:	b	408144 <ferror@plt+0x69c4>
  4081a4:	mov	w0, #0x11e                 	// #286
  4081a8:	b	408144 <ferror@plt+0x69c4>
  4081ac:	ldrb	w1, [x26, #48]
  4081b0:	ldr	x0, [x26, #128]
  4081b4:	strb	w1, [x23]
  4081b8:	ldr	x3, [x26, #24]
  4081bc:	sub	x0, x23, x0
  4081c0:	ldr	x2, [x26, #40]
  4081c4:	sub	w0, w0, #0x1
  4081c8:	str	w0, [sp, #116]
  4081cc:	ldr	x5, [x2, x3, lsl #3]
  4081d0:	ldr	w0, [x5, #56]
  4081d4:	cbz	w0, 408a48 <ferror@plt+0x72c8>
  4081d8:	ldr	w0, [x26, #52]
  4081dc:	ldr	x11, [x5, #8]
  4081e0:	sxtw	x0, w0
  4081e4:	ldr	x10, [x26, #64]
  4081e8:	add	x12, x11, x0
  4081ec:	ldr	x1, [x26, #128]
  4081f0:	cmp	x10, x12
  4081f4:	b.ls	408b98 <ferror@plt+0x7418>  // b.plast
  4081f8:	add	x0, x0, #0x1
  4081fc:	add	x0, x11, x0
  408200:	cmp	x10, x0
  408204:	b.hi	408b8c <ferror@plt+0x740c>  // b.pmore
  408208:	ldr	w0, [x5, #52]
  40820c:	sub	x10, x10, x1
  408210:	cbnz	w0, 4088c8 <ferror@plt+0x7148>
  408214:	cmp	x10, #0x1
  408218:	b.ne	408860 <ferror@plt+0x70e0>  // b.any
  40821c:	ldr	w0, [x26, #76]
  408220:	str	x1, [x26, #64]
  408224:	sub	w0, w0, #0x1
  408228:	str	wzr, [x26, #80]
  40822c:	add	w0, w0, w0, lsr #31
  408230:	asr	w0, w0, #1
  408234:	add	w0, w0, #0x32
  408238:	b	408008 <ferror@plt+0x6888>
  40823c:	ldrb	w0, [x26, #48]
  408240:	strb	w0, [x23]
  408244:	ldr	w2, [x26, #104]
  408248:	ldr	x23, [x26, #112]
  40824c:	b	407fe4 <ferror@plt+0x6864>
  408250:	mov	x1, x26
  408254:	mov	w0, #0x3                   	// #3
  408258:	bl	407cc8 <ferror@plt+0x6548>
  40825c:	ldrb	w2, [x26, #48]
  408260:	ldr	x12, [x26, #64]
  408264:	b	407f3c <ferror@plt+0x67bc>
  408268:	ldrb	w2, [x26, #48]
  40826c:	ldr	x12, [x26, #64]
  408270:	b	407f3c <ferror@plt+0x67bc>
  408274:	ldr	x20, [x26, #128]
  408278:	mov	x0, x20
  40827c:	bl	401400 <strlen@plt>
  408280:	mov	x1, x0
  408284:	add	x0, x20, #0x1
  408288:	sub	x1, x1, #0x2
  40828c:	bl	4016a0 <strndup@plt>
  408290:	ldr	x23, [x26]
  408294:	mov	x20, x0
  408298:	ldr	w1, [x23, #56]
  40829c:	cbz	x0, 408df8 <ferror@plt+0x7678>
  4082a0:	cmp	w1, #0x5
  4082a4:	b.gt	40888c <ferror@plt+0x710c>
  4082a8:	ldr	x0, [x23, #32]
  4082ac:	bl	40a8c8 <ferror@plt+0x9148>
  4082b0:	mov	x24, x0
  4082b4:	cbz	x0, 408e3c <ferror@plt+0x76bc>
  4082b8:	ldrb	w0, [x20]
  4082bc:	cbz	w0, 408334 <ferror@plt+0x6bb4>
  4082c0:	cmp	w0, #0x2f
  4082c4:	b.eq	408f1c <ferror@plt+0x779c>  // b.none
  4082c8:	adrp	x0, 40d000 <ferror@plt+0xb880>
  4082cc:	add	x0, x0, #0xe18
  4082d0:	bl	401740 <getenv@plt>
  4082d4:	mov	x28, x0
  4082d8:	cbz	x0, 408800 <ferror@plt+0x7080>
  4082dc:	adrp	x25, 429000 <ferror@plt+0x27880>
  4082e0:	add	x0, x25, #0x288
  4082e4:	str	x0, [sp, #104]
  4082e8:	stp	xzr, xzr, [sp, #152]
  4082ec:	mov	x0, x28
  4082f0:	mov	w1, #0x3a                  	// #58
  4082f4:	bl	4016b0 <strchr@plt>
  4082f8:	mov	x25, x0
  4082fc:	cbz	x0, 408f14 <ferror@plt+0x7794>
  408300:	ldrb	w0, [x25]
  408304:	strb	wzr, [x25]
  408308:	str	w0, [sp, #112]
  40830c:	str	x28, [sp, #152]
  408310:	ldrb	w0, [x28]
  408314:	cbz	w0, 4087ec <ferror@plt+0x706c>
  408318:	ldp	x1, x2, [sp, #96]
  40831c:	mov	x3, x24
  408320:	mov	x0, x20
  408324:	bl	40aa30 <ferror@plt+0x92b0>
  408328:	cmp	w0, #0x0
  40832c:	b.le	408818 <ferror@plt+0x7098>
  408330:	cbnz	x25, 408de8 <ferror@plt+0x7668>
  408334:	ldr	w0, [x23, #56]
  408338:	cmp	w0, #0x2
  40833c:	b.gt	408e84 <ferror@plt+0x7704>
  408340:	mov	x0, x20
  408344:	bl	401670 <free@plt>
  408348:	mov	w0, #0x11a                 	// #282
  40834c:	b	408144 <ferror@plt+0x69c4>
  408350:	mov	x0, x26
  408354:	bl	407428 <ferror@plt+0x5ca8>
  408358:	mov	x1, x26
  40835c:	add	w0, w0, #0x1
  408360:	bl	4074a0 <ferror@plt+0x5d20>
  408364:	ldr	w0, [x26, #84]
  408368:	cbz	w0, 40837c <ferror@plt+0x6bfc>
  40836c:	mov	x0, x26
  408370:	bl	4072f0 <ferror@plt+0x5b70>
  408374:	ldr	w0, [x26, #84]
  408378:	cbnz	w0, 40836c <ferror@plt+0x6bec>
  40837c:	mov	w0, #0x102                 	// #258
  408380:	b	408144 <ferror@plt+0x69c4>
  408384:	ldr	x0, [x26]
  408388:	mov	w2, #0xffffffff            	// #-1
  40838c:	ldr	x1, [x26, #128]
  408390:	ldr	x19, [x26, #144]
  408394:	bl	4095d0 <ferror@plt+0x7e50>
  408398:	mov	w1, w0
  40839c:	cmn	w1, #0x1
  4083a0:	mov	w0, #0x104                 	// #260
  4083a4:	str	w1, [x19]
  4083a8:	b.ne	408144 <ferror@plt+0x69c4>  // b.any
  4083ac:	b	408140 <ferror@plt+0x69c0>
  4083b0:	ldr	x0, [x26]
  4083b4:	mov	w3, #0x0                   	// #0
  4083b8:	ldr	x2, [x26, #128]
  4083bc:	ldr	x4, [x26, #144]
  4083c0:	mov	x1, x2
  4083c4:	bl	406d78 <ferror@plt+0x55f8>
  4083c8:	tbnz	w0, #31, 408140 <ferror@plt+0x69c0>
  4083cc:	mov	w0, #0x103                 	// #259
  4083d0:	b	408144 <ferror@plt+0x69c4>
  4083d4:	ldr	x0, [x26]
  4083d8:	mov	w3, #0x10                  	// #16
  4083dc:	ldr	x1, [x26, #128]
  4083e0:	ldr	x4, [x26, #144]
  4083e4:	add	x2, x1, #0x1
  4083e8:	bl	406d78 <ferror@plt+0x55f8>
  4083ec:	tbnz	w0, #31, 408140 <ferror@plt+0x69c0>
  4083f0:	ldr	x2, [x26, #144]
  4083f4:	mov	w1, #0xefff                	// #61439
  4083f8:	mov	w0, #0x11c                 	// #284
  4083fc:	ldr	w2, [x2]
  408400:	cmp	w2, w1
  408404:	b.le	408144 <ferror@plt+0x69c4>
  408408:	ldr	x20, [x26]
  40840c:	ldr	w0, [x20, #56]
  408410:	cmp	w0, #0x2
  408414:	b.le	408140 <ferror@plt+0x69c0>
  408418:	mov	w2, #0x5                   	// #5
  40841c:	adrp	x1, 40d000 <ferror@plt+0xb880>
  408420:	mov	x0, #0x0                   	// #0
  408424:	add	x1, x1, #0xe78
  408428:	bl	401700 <dcgettext@plt>
  40842c:	mov	x5, x0
  408430:	ldr	x6, [x26, #128]
  408434:	add	x4, x19, #0x190
  408438:	mov	x0, x20
  40843c:	add	x4, x4, #0x8d8
  408440:	adrp	x2, 40d000 <ferror@plt+0xb880>
  408444:	mov	w3, #0x18b                 	// #395
  408448:	add	x2, x2, #0xbe8
  40844c:	mov	w1, #0x3                   	// #3
  408450:	bl	401fe8 <ferror@plt+0x868>
  408454:	mov	w0, #0x11a                 	// #282
  408458:	b	408144 <ferror@plt+0x69c4>
  40845c:	ldr	x1, [x26, #144]
  408460:	ldr	x0, [x1]
  408464:	cmp	x0, #0x200
  408468:	b.eq	408cfc <ferror@plt+0x757c>  // b.none
  40846c:	add	x2, x1, x0
  408470:	add	x0, x0, #0x1
  408474:	ldr	x12, [x26, #64]
  408478:	str	x0, [x1]
  40847c:	mov	w0, #0x22                  	// #34
  408480:	strb	w0, [x2, #8]
  408484:	ldrb	w2, [x26, #48]
  408488:	b	407f3c <ferror@plt+0x67bc>
  40848c:	ldr	x20, [x26]
  408490:	ldr	w0, [x20, #56]
  408494:	cmp	w0, #0x2
  408498:	b.le	408140 <ferror@plt+0x69c0>
  40849c:	mov	w2, #0x5                   	// #5
  4084a0:	adrp	x1, 40d000 <ferror@plt+0xb880>
  4084a4:	mov	x0, #0x0                   	// #0
  4084a8:	add	x1, x1, #0xe50
  4084ac:	bl	401700 <dcgettext@plt>
  4084b0:	mov	x5, x0
  4084b4:	add	x4, x19, #0x190
  4084b8:	mov	x0, x20
  4084bc:	add	x4, x4, #0x8d8
  4084c0:	adrp	x2, 40d000 <ferror@plt+0xb880>
  4084c4:	mov	w3, #0x164                 	// #356
  4084c8:	add	x2, x2, #0xbe8
  4084cc:	mov	w1, #0x3                   	// #3
  4084d0:	bl	401fe8 <ferror@plt+0x868>
  4084d4:	mov	w0, #0x11a                 	// #282
  4084d8:	b	408144 <ferror@plt+0x69c4>
  4084dc:	mov	x0, x26
  4084e0:	bl	407428 <ferror@plt+0x5ca8>
  4084e4:	mov	x1, x26
  4084e8:	add	w0, w0, #0x1
  4084ec:	bl	4074a0 <ferror@plt+0x5d20>
  4084f0:	ldrb	w2, [x26, #48]
  4084f4:	ldr	x12, [x26, #64]
  4084f8:	b	407f3c <ferror@plt+0x67bc>
  4084fc:	mov	w0, #0x114                 	// #276
  408500:	b	408144 <ferror@plt+0x69c4>
  408504:	ldr	x0, [x26, #144]
  408508:	ldr	x0, [x0]
  40850c:	cmp	x0, #0x200
  408510:	b.eq	4080f8 <ferror@plt+0x6978>  // b.none
  408514:	ldr	x0, [x26, #128]
  408518:	mov	x1, #0x0                   	// #0
  40851c:	mov	w2, #0x8                   	// #8
  408520:	add	x0, x0, #0x1
  408524:	bl	401650 <strtol@plt>
  408528:	mov	x1, #0x7fffffffffffffff    	// #9223372036854775807
  40852c:	add	x1, x0, x1
  408530:	cmn	x1, #0x3
  408534:	b.hi	408d9c <ferror@plt+0x761c>  // b.pmore
  408538:	cmp	x0, #0xff
  40853c:	b.gt	408d4c <ferror@plt+0x75cc>
  408540:	ldr	x2, [x26, #144]
  408544:	ldr	x12, [x26, #64]
  408548:	ldr	x1, [x2]
  40854c:	add	x3, x2, x1
  408550:	add	x1, x1, #0x1
  408554:	str	x1, [x2]
  408558:	strb	w0, [x3, #8]
  40855c:	ldrb	w2, [x26, #48]
  408560:	b	407f3c <ferror@plt+0x67bc>
  408564:	ldr	x2, [x26, #144]
  408568:	mov	x1, x26
  40856c:	mov	w0, #0x2                   	// #2
  408570:	str	xzr, [x2]
  408574:	strb	wzr, [x2, #8]
  408578:	bl	407cc8 <ferror@plt+0x6548>
  40857c:	ldrb	w2, [x26, #48]
  408580:	ldr	x12, [x26, #64]
  408584:	b	407f3c <ferror@plt+0x67bc>
  408588:	ldr	x2, [x26, #128]
  40858c:	mov	w0, #0x119                 	// #281
  408590:	ldr	x1, [x26, #144]
  408594:	ldrb	w2, [x2, #1]
  408598:	str	w2, [x1]
  40859c:	b	408144 <ferror@plt+0x69c4>
  4085a0:	ldr	x2, [x26, #128]
  4085a4:	mov	w0, #0x119                 	// #281
  4085a8:	ldr	x1, [x26, #144]
  4085ac:	ldrb	w2, [x2, #2]
  4085b0:	str	w2, [x1]
  4085b4:	b	408144 <ferror@plt+0x69c4>
  4085b8:	mov	w0, #0x1                   	// #1
  4085bc:	mov	x1, x26
  4085c0:	bl	407cc8 <ferror@plt+0x6548>
  4085c4:	mov	w0, #0x115                 	// #277
  4085c8:	b	408144 <ferror@plt+0x69c4>
  4085cc:	mov	x1, x26
  4085d0:	mov	w0, #0x1                   	// #1
  4085d4:	bl	407cc8 <ferror@plt+0x6548>
  4085d8:	ldr	x0, [x26]
  4085dc:	ldr	x0, [x0, #72]
  4085e0:	bl	40afc8 <ferror@plt+0x9848>
  4085e4:	mov	w0, #0x108                 	// #264
  4085e8:	b	408144 <ferror@plt+0x69c4>
  4085ec:	mov	x12, x23
  4085f0:	ldrb	w0, [x26, #48]
  4085f4:	strb	w0, [x12], #-1
  4085f8:	str	x24, [x26, #128]
  4085fc:	sub	x9, x12, x24
  408600:	str	w9, [x26, #56]
  408604:	str	x12, [x26, #64]
  408608:	ldurb	w0, [x23, #-1]
  40860c:	strb	w0, [x26, #48]
  408610:	sturb	wzr, [x23, #-1]
  408614:	str	x12, [x26, #64]
  408618:	ldrb	w2, [x26, #48]
  40861c:	b	407f3c <ferror@plt+0x67bc>
  408620:	mov	w0, #0x11d                 	// #285
  408624:	b	408144 <ferror@plt+0x69c4>
  408628:	mov	w0, #0x112                 	// #274
  40862c:	b	408144 <ferror@plt+0x69c4>
  408630:	mov	w0, #0x111                 	// #273
  408634:	b	408144 <ferror@plt+0x69c4>
  408638:	mov	w0, #0x110                 	// #272
  40863c:	b	408144 <ferror@plt+0x69c4>
  408640:	mov	w0, #0x10f                 	// #271
  408644:	b	408144 <ferror@plt+0x69c4>
  408648:	mov	w0, #0x10e                 	// #270
  40864c:	b	408144 <ferror@plt+0x69c4>
  408650:	mov	w0, #0x10d                 	// #269
  408654:	b	408144 <ferror@plt+0x69c4>
  408658:	mov	w0, #0x10c                 	// #268
  40865c:	b	408144 <ferror@plt+0x69c4>
  408660:	mov	w0, #0x10b                 	// #267
  408664:	b	408144 <ferror@plt+0x69c4>
  408668:	mov	w0, #0x10a                 	// #266
  40866c:	b	408144 <ferror@plt+0x69c4>
  408670:	mov	w0, #0x109                 	// #265
  408674:	b	408144 <ferror@plt+0x69c4>
  408678:	mov	w0, #0x107                 	// #263
  40867c:	b	408144 <ferror@plt+0x69c4>
  408680:	ldrsw	x1, [x26, #56]
  408684:	mov	x2, #0x1                   	// #1
  408688:	ldr	x3, [x26, #16]
  40868c:	ldr	x0, [x26, #128]
  408690:	bl	4016c0 <fwrite@plt>
  408694:	ldrb	w2, [x26, #48]
  408698:	ldr	x12, [x26, #64]
  40869c:	b	407f3c <ferror@plt+0x67bc>
  4086a0:	ldr	x23, [x26, #128]
  4086a4:	mov	x0, x23
  4086a8:	bl	401400 <strlen@plt>
  4086ac:	ldr	x2, [x26, #144]
  4086b0:	mov	x20, x0
  4086b4:	ldr	x0, [x2]
  4086b8:	add	x1, x0, x20
  4086bc:	cmp	x1, #0x1ff
  4086c0:	b.hi	408ec4 <ferror@plt+0x7744>  // b.pmore
  4086c4:	add	x2, x2, #0x8
  4086c8:	mov	x1, x23
  4086cc:	add	x0, x2, x0
  4086d0:	add	x2, x20, #0x1
  4086d4:	bl	4013f0 <memcpy@plt>
  4086d8:	ldr	x1, [x26, #144]
  4086dc:	ldr	x12, [x26, #64]
  4086e0:	ldr	x0, [x1]
  4086e4:	add	x20, x0, x20
  4086e8:	str	x20, [x1]
  4086ec:	ldrb	w2, [x26, #48]
  4086f0:	b	407f3c <ferror@plt+0x67bc>
  4086f4:	ldr	x1, [x26, #144]
  4086f8:	ldr	x0, [x1]
  4086fc:	cmp	x0, #0x200
  408700:	b.eq	408f38 <ferror@plt+0x77b8>  // b.none
  408704:	add	x2, x1, x0
  408708:	add	x0, x0, #0x1
  40870c:	ldr	x12, [x26, #64]
  408710:	str	x0, [x1]
  408714:	mov	w0, #0xa                   	// #10
  408718:	strb	w0, [x2, #8]
  40871c:	ldrb	w2, [x26, #48]
  408720:	b	407f3c <ferror@plt+0x67bc>
  408724:	ldr	x1, [x26, #144]
  408728:	ldr	x0, [x1]
  40872c:	cmp	x0, #0x200
  408730:	b.eq	408f88 <ferror@plt+0x7808>  // b.none
  408734:	add	x2, x1, x0
  408738:	add	x0, x0, #0x1
  40873c:	ldr	x12, [x26, #64]
  408740:	str	x0, [x1]
  408744:	mov	w0, #0x5c                  	// #92
  408748:	strb	w0, [x2, #8]
  40874c:	ldrb	w2, [x26, #48]
  408750:	b	407f3c <ferror@plt+0x67bc>
  408754:	mov	w0, #0x106                 	// #262
  408758:	b	408144 <ferror@plt+0x69c4>
  40875c:	mov	w0, #0x105                 	// #261
  408760:	b	408144 <ferror@plt+0x69c4>
  408764:	mov	w0, #0x11b                 	// #283
  408768:	b	408144 <ferror@plt+0x69c4>
  40876c:	mov	w0, #0x113                 	// #275
  408770:	b	408144 <ferror@plt+0x69c4>
  408774:	mov	w0, #0x1                   	// #1
  408778:	mov	x1, x26
  40877c:	bl	407cc8 <ferror@plt+0x6548>
  408780:	mov	w0, #0x118                 	// #280
  408784:	b	408144 <ferror@plt+0x69c4>
  408788:	ldr	x0, [x26]
  40878c:	mov	w3, #0x8                   	// #8
  408790:	ldr	x1, [x26, #128]
  408794:	ldr	x4, [x26, #144]
  408798:	add	x2, x1, #0x2
  40879c:	bl	406d78 <ferror@plt+0x55f8>
  4087a0:	tbnz	w0, #31, 408140 <ferror@plt+0x69c0>
  4087a4:	mov	w0, #0x119                 	// #281
  4087a8:	b	408144 <ferror@plt+0x69c4>
  4087ac:	mov	w0, #0x122                 	// #290
  4087b0:	b	408144 <ferror@plt+0x69c4>
  4087b4:	mov	w0, #0x121                 	// #289
  4087b8:	b	408144 <ferror@plt+0x69c4>
  4087bc:	ldr	x0, [x26, #144]
  4087c0:	ldr	w1, [x26, #84]
  4087c4:	ldr	x2, [x0]
  4087c8:	add	x0, x0, x2
  4087cc:	strb	wzr, [x0, #8]
  4087d0:	cbz	w1, 4087e4 <ferror@plt+0x7064>
  4087d4:	mov	x0, x26
  4087d8:	bl	4072f0 <ferror@plt+0x5b70>
  4087dc:	ldr	w0, [x26, #84]
  4087e0:	cbnz	w0, 4087d4 <ferror@plt+0x7054>
  4087e4:	mov	w0, #0x116                 	// #278
  4087e8:	b	408144 <ferror@plt+0x69c4>
  4087ec:	mov	x2, x24
  4087f0:	mov	x1, x20
  4087f4:	mov	x0, x23
  4087f8:	bl	4070e8 <ferror@plt+0x5968>
  4087fc:	b	408328 <ferror@plt+0x6ba8>
  408800:	mov	x2, x24
  408804:	mov	x1, x20
  408808:	mov	x0, x23
  40880c:	bl	4070e8 <ferror@plt+0x5968>
  408810:	cmp	w0, #0x0
  408814:	b.gt	408334 <ferror@plt+0x6bb4>
  408818:	cmn	w0, #0x1
  40881c:	mov	x0, x20
  408820:	b.eq	408fe0 <ferror@plt+0x7860>  // b.none
  408824:	bl	401670 <free@plt>
  408828:	mov	x2, x26
  40882c:	mov	x1, x24
  408830:	mov	x0, x23
  408834:	bl	407bf0 <ferror@plt+0x6470>
  408838:	cmn	w0, #0x1
  40883c:	b.eq	408140 <ferror@plt+0x69c0>  // b.none
  408840:	ldr	w0, [x26, #84]
  408844:	cbz	w0, 408180 <ferror@plt+0x6a00>
  408848:	mov	x0, x26
  40884c:	bl	4072f0 <ferror@plt+0x5b70>
  408850:	ldr	w0, [x26, #84]
  408854:	cbnz	w0, 408848 <ferror@plt+0x70c8>
  408858:	ldr	x12, [x26, #64]
  40885c:	b	408184 <ferror@plt+0x6a04>
  408860:	ldr	x1, [x2, x3, lsl #3]
  408864:	mov	x0, x26
  408868:	ldrsw	x2, [x26, #52]
  40886c:	ldr	x1, [x1, #8]
  408870:	add	x1, x1, x2
  408874:	str	x1, [x26, #64]
  408878:	bl	406ca8 <ferror@plt+0x5528>
  40887c:	mov	w2, w0
  408880:	ldr	x23, [x26, #64]
  408884:	ldr	x24, [x26, #128]
  408888:	b	407fe4 <ferror@plt+0x6864>
  40888c:	mov	w2, #0x5                   	// #5
  408890:	adrp	x1, 40d000 <ferror@plt+0xb880>
  408894:	mov	x0, #0x0                   	// #0
  408898:	add	x1, x1, #0xe08
  40889c:	bl	401700 <dcgettext@plt>
  4088a0:	mov	x5, x0
  4088a4:	mov	x6, x20
  4088a8:	add	x4, x21, #0x8e0
  4088ac:	mov	x0, x23
  4088b0:	adrp	x2, 40d000 <ferror@plt+0xb880>
  4088b4:	mov	w3, #0xf6                  	// #246
  4088b8:	add	x2, x2, #0xbe8
  4088bc:	mov	w1, #0x6                   	// #6
  4088c0:	bl	401fe8 <ferror@plt+0x868>
  4088c4:	b	4082a8 <ferror@plt+0x6b28>
  4088c8:	sub	w0, w10, #0x1
  4088cc:	str	w0, [sp, #112]
  4088d0:	cmp	w0, #0x0
  4088d4:	b.le	408900 <ferror@plt+0x7180>
  4088d8:	mov	x0, #0x0                   	// #0
  4088dc:	ldrb	w2, [x1, x0]
  4088e0:	strb	w2, [x11, x0]
  4088e4:	add	x0, x0, #0x1
  4088e8:	ldr	w2, [sp, #112]
  4088ec:	cmp	w2, w0
  4088f0:	b.gt	4088dc <ferror@plt+0x715c>
  4088f4:	ldr	x3, [x26, #24]
  4088f8:	ldr	x2, [x26, #40]
  4088fc:	ldr	x5, [x2, x3, lsl #3]
  408900:	ldr	w0, [x5, #56]
  408904:	cmp	w0, #0x2
  408908:	b.eq	408a64 <ferror@plt+0x72e4>  // b.none
  40890c:	ldr	w0, [x5, #24]
  408910:	ldr	w1, [sp, #112]
  408914:	sub	w0, w0, w1
  408918:	sub	w0, w0, #0x1
  40891c:	cmp	w0, #0x0
  408920:	b.gt	4089b8 <ferror@plt+0x7238>
  408924:	ldr	x1, [x26, #64]
  408928:	b	408998 <ferror@plt+0x7218>
  40892c:	ldr	w3, [x5, #24]
  408930:	mov	x2, x26
  408934:	str	x5, [sp, #104]
  408938:	cmp	w3, #0x0
  40893c:	add	w1, w3, #0x7
  408940:	csel	w1, w1, w3, lt  // lt = tstop
  408944:	lsl	w10, w3, #1
  408948:	add	w1, w3, w1, asr #3
  40894c:	csel	w1, w1, w10, le
  408950:	str	w1, [x5, #24]
  408954:	add	w1, w1, #0x2
  408958:	sxtw	x1, w1
  40895c:	bl	407770 <ferror@plt+0x5ff0>
  408960:	ldr	x5, [sp, #104]
  408964:	str	x0, [x5, #8]
  408968:	cbz	x0, 4089ac <ferror@plt+0x722c>
  40896c:	add	x1, x0, w28, sxtw
  408970:	ldr	x2, [x26, #24]
  408974:	ldr	x0, [x26, #40]
  408978:	ldr	x5, [x0, x2, lsl #3]
  40897c:	ldr	w2, [sp, #112]
  408980:	ldr	w0, [x5, #24]
  408984:	str	x1, [x26, #64]
  408988:	sub	w0, w0, w2
  40898c:	sub	w0, w0, #0x1
  408990:	cmp	w0, #0x0
  408994:	b.gt	4089b8 <ferror@plt+0x7238>
  408998:	ldr	w2, [x5, #32]
  40899c:	ldr	x0, [x5, #8]
  4089a0:	sub	x28, x1, x0
  4089a4:	cbnz	w2, 40892c <ferror@plt+0x71ac>
  4089a8:	str	xzr, [x5, #8]
  4089ac:	adrp	x0, 40d000 <ferror@plt+0xb880>
  4089b0:	add	x0, x0, #0xef8
  4089b4:	bl	4072c0 <ferror@plt+0x5b40>
  4089b8:	ldr	w2, [x5, #36]
  4089bc:	cmp	w0, #0x2, lsl #12
  4089c0:	mov	w1, #0x2000                	// #8192
  4089c4:	csel	w0, w0, w1, le
  4089c8:	str	w2, [sp, #104]
  4089cc:	str	w0, [sp, #120]
  4089d0:	cbz	w2, 408c4c <ferror@plt+0x74cc>
  4089d4:	ldrsw	x28, [sp, #112]
  4089d8:	mov	w1, #0x0                   	// #0
  4089dc:	ldr	x0, [x26, #8]
  4089e0:	str	w1, [sp, #104]
  4089e4:	bl	401580 <getc@plt>
  4089e8:	cmn	w0, #0x1
  4089ec:	ldr	w1, [sp, #104]
  4089f0:	b.eq	408c2c <ferror@plt+0x74ac>  // b.none
  4089f4:	ldr	x3, [x26, #24]
  4089f8:	add	w1, w1, #0x1
  4089fc:	ldr	x2, [x26, #40]
  408a00:	cmp	w0, #0xa
  408a04:	ldr	x2, [x2, x3, lsl #3]
  408a08:	ldr	x2, [x2, #8]
  408a0c:	add	x3, x2, x28
  408a10:	b.eq	408cdc <ferror@plt+0x755c>  // b.none
  408a14:	strb	w0, [x2, x28]
  408a18:	add	x28, x28, #0x1
  408a1c:	ldr	w0, [sp, #120]
  408a20:	cmp	w0, w1
  408a24:	b.ne	4089dc <ferror@plt+0x725c>  // b.any
  408a28:	str	w1, [x26, #52]
  408a2c:	ldr	x3, [x26, #24]
  408a30:	str	wzr, [sp, #104]
  408a34:	ldr	x2, [x26, #40]
  408a38:	ldr	x28, [x2, x3, lsl #3]
  408a3c:	str	w1, [x28, #28]
  408a40:	cbnz	w1, 408a88 <ferror@plt+0x7308>
  408a44:	b	408a6c <ferror@plt+0x72ec>
  408a48:	ldr	w0, [x5, #28]
  408a4c:	ldr	x1, [x26, #8]
  408a50:	str	w0, [x26, #52]
  408a54:	str	x1, [x5]
  408a58:	mov	w1, #0x1                   	// #1
  408a5c:	str	w1, [x5, #56]
  408a60:	b	4081dc <ferror@plt+0x6a5c>
  408a64:	str	wzr, [x26, #52]
  408a68:	str	wzr, [x5, #28]
  408a6c:	ldr	w0, [sp, #112]
  408a70:	cbz	w0, 408b58 <ferror@plt+0x73d8>
  408a74:	ldr	x28, [x2, x3, lsl #3]
  408a78:	mov	w0, #0x2                   	// #2
  408a7c:	ldr	w1, [x26, #52]
  408a80:	str	w0, [sp, #104]
  408a84:	str	w0, [x28, #56]
  408a88:	ldr	w0, [sp, #112]
  408a8c:	ldr	w3, [x28, #24]
  408a90:	add	w2, w0, w1
  408a94:	cmp	w2, w3
  408a98:	ldr	x0, [x28, #8]
  408a9c:	b.gt	408b10 <ferror@plt+0x7390>
  408aa0:	str	w2, [x26, #52]
  408aa4:	strb	wzr, [x0, w2, sxtw]
  408aa8:	ldr	w4, [sp, #104]
  408aac:	ldr	x2, [x26, #24]
  408ab0:	cmp	w4, #0x1
  408ab4:	ldr	x0, [x26, #40]
  408ab8:	ldrsw	x1, [x26, #52]
  408abc:	ldr	x0, [x0, x2, lsl #3]
  408ac0:	ldr	x0, [x0, #8]
  408ac4:	add	x0, x0, x1
  408ac8:	strb	wzr, [x0, #1]
  408acc:	ldr	x3, [x26, #24]
  408ad0:	ldr	x2, [x26, #40]
  408ad4:	ldr	x0, [x2, x3, lsl #3]
  408ad8:	ldr	x1, [x0, #8]
  408adc:	str	x1, [x26, #128]
  408ae0:	b.eq	40821c <ferror@plt+0x6a9c>  // b.none
  408ae4:	cmp	w4, #0x2
  408ae8:	b.eq	408860 <ferror@plt+0x70e0>  // b.none
  408aec:	ldr	w0, [sp, #116]
  408af0:	add	x1, x1, w0, sxtw
  408af4:	str	x1, [x26, #64]
  408af8:	mov	x0, x26
  408afc:	bl	406ca8 <ferror@plt+0x5528>
  408b00:	ldr	x12, [x26, #64]
  408b04:	ldr	x24, [x26, #128]
  408b08:	ldrb	w2, [x12]
  408b0c:	b	407f4c <ferror@plt+0x67cc>
  408b10:	add	w3, w2, w1, asr #1
  408b14:	mov	x2, x26
  408b18:	str	w3, [sp, #120]
  408b1c:	sxtw	x1, w3
  408b20:	bl	407770 <ferror@plt+0x5ff0>
  408b24:	ldr	x1, [x26, #24]
  408b28:	str	x0, [x28, #8]
  408b2c:	ldr	x0, [x26, #40]
  408b30:	ldr	w3, [sp, #120]
  408b34:	ldr	x5, [x0, x1, lsl #3]
  408b38:	ldr	x0, [x5, #8]
  408b3c:	cbz	x0, 408b80 <ferror@plt+0x7400>
  408b40:	sub	w1, w3, #0x2
  408b44:	ldr	w2, [x26, #52]
  408b48:	str	w1, [x5, #24]
  408b4c:	ldr	w1, [sp, #112]
  408b50:	add	w2, w1, w2
  408b54:	b	408aa0 <ferror@plt+0x7320>
  408b58:	ldr	x0, [x26, #8]
  408b5c:	mov	w2, #0x1                   	// #1
  408b60:	mov	x1, x26
  408b64:	str	w2, [sp, #104]
  408b68:	bl	407828 <ferror@plt+0x60a8>
  408b6c:	ldr	x2, [x26, #24]
  408b70:	ldr	x0, [x26, #40]
  408b74:	ldr	w1, [x26, #52]
  408b78:	ldr	x28, [x0, x2, lsl #3]
  408b7c:	b	408a88 <ferror@plt+0x7308>
  408b80:	adrp	x0, 40d000 <ferror@plt+0xb880>
  408b84:	add	x0, x0, #0xf48
  408b88:	bl	4072c0 <ferror@plt+0x5b40>
  408b8c:	adrp	x0, 40d000 <ferror@plt+0xb880>
  408b90:	add	x0, x0, #0xec0
  408b94:	bl	4072c0 <ferror@plt+0x5b40>
  408b98:	ldr	w0, [sp, #116]
  408b9c:	add	x1, x1, w0, sxtw
  408ba0:	str	x1, [x26, #64]
  408ba4:	mov	x0, x26
  408ba8:	bl	406ca8 <ferror@plt+0x5528>
  408bac:	sxtw	x4, w0
  408bb0:	add	x1, x25, #0x100
  408bb4:	ldr	x12, [x26, #64]
  408bb8:	ldrsh	w1, [x1, w0, sxtw #1]
  408bbc:	cbz	w1, 408bc8 <ferror@plt+0x7448>
  408bc0:	str	w0, [x26, #104]
  408bc4:	str	x12, [x26, #112]
  408bc8:	add	x3, x25, #0x4f0
  408bcc:	add	x2, x25, #0x900
  408bd0:	ldrsh	w1, [x3, x4, lsl #1]
  408bd4:	add	w1, w1, #0x1
  408bd8:	sxtw	x5, w1
  408bdc:	ldrsh	w1, [x2, w1, sxtw #1]
  408be0:	cmp	w0, w1
  408be4:	b.eq	408c08 <ferror@plt+0x7488>  // b.none
  408be8:	add	x9, x25, #0xf28
  408bec:	ldrsh	x4, [x9, x4, lsl #1]
  408bf0:	ldrsh	w1, [x3, w4, sxtw #1]
  408bf4:	add	w1, w1, #0x1
  408bf8:	sxtw	x5, w1
  408bfc:	ldrsh	w1, [x2, w1, sxtw #1]
  408c00:	cmp	w4, w1
  408c04:	b.ne	408bec <ferror@plt+0x746c>  // b.any
  408c08:	add	x0, x21, #0x278
  408c0c:	ldr	x24, [x26, #128]
  408c10:	ldrsh	w0, [x0, x5, lsl #1]
  408c14:	cmp	w0, #0x1f7
  408c18:	b.eq	408c20 <ferror@plt+0x74a0>  // b.none
  408c1c:	cbnz	w0, 408ce4 <ferror@plt+0x7564>
  408c20:	ldr	w2, [x26, #104]
  408c24:	ldr	x23, [x26, #112]
  408c28:	b	407fe4 <ferror@plt+0x6864>
  408c2c:	ldr	x0, [x26, #8]
  408c30:	str	w1, [sp, #104]
  408c34:	bl	401780 <ferror@plt>
  408c38:	ldr	w1, [sp, #104]
  408c3c:	cbz	w0, 408a28 <ferror@plt+0x72a8>
  408c40:	adrp	x0, 40d000 <ferror@plt+0xb880>
  408c44:	add	x0, x0, #0xf28
  408c48:	bl	4072c0 <ferror@plt+0x5b40>
  408c4c:	str	x5, [sp, #136]
  408c50:	bl	401730 <__errno_location@plt>
  408c54:	mov	x28, x0
  408c58:	ldrsw	x0, [sp, #120]
  408c5c:	str	x0, [sp, #128]
  408c60:	ldrsw	x0, [sp, #112]
  408c64:	str	wzr, [x28]
  408c68:	str	x0, [sp, #120]
  408c6c:	ldr	x5, [sp, #136]
  408c70:	b	408ca4 <ferror@plt+0x7524>
  408c74:	ldr	x0, [x26, #8]
  408c78:	bl	401780 <ferror@plt>
  408c7c:	cbz	w0, 408cf4 <ferror@plt+0x7574>
  408c80:	ldr	w0, [x28]
  408c84:	cmp	w0, #0x4
  408c88:	b.ne	408c40 <ferror@plt+0x74c0>  // b.any
  408c8c:	ldr	x0, [x26, #8]
  408c90:	str	wzr, [x28]
  408c94:	bl	4016d0 <clearerr@plt>
  408c98:	ldr	x1, [x26, #24]
  408c9c:	ldr	x0, [x26, #40]
  408ca0:	ldr	x5, [x0, x1, lsl #3]
  408ca4:	mov	x1, #0x1                   	// #1
  408ca8:	ldp	x4, x2, [sp, #120]
  408cac:	ldr	x3, [x26, #8]
  408cb0:	ldr	x0, [x5, #8]
  408cb4:	add	x0, x0, x4
  408cb8:	bl	401660 <fread@plt>
  408cbc:	str	w0, [x26, #52]
  408cc0:	mov	w1, w0
  408cc4:	cbz	w0, 408c74 <ferror@plt+0x74f4>
  408cc8:	ldr	x3, [x26, #24]
  408ccc:	ldr	x2, [x26, #40]
  408cd0:	ldr	x28, [x2, x3, lsl #3]
  408cd4:	str	w0, [x28, #28]
  408cd8:	b	408a88 <ferror@plt+0x7308>
  408cdc:	strb	w0, [x3]
  408ce0:	b	408a28 <ferror@plt+0x72a8>
  408ce4:	add	x12, x12, #0x1
  408ce8:	str	x12, [x26, #64]
  408cec:	ldrb	w2, [x12]
  408cf0:	b	407f4c <ferror@plt+0x67cc>
  408cf4:	ldr	w1, [x26, #52]
  408cf8:	b	408a2c <ferror@plt+0x72ac>
  408cfc:	ldr	x20, [x26]
  408d00:	ldr	w0, [x20, #56]
  408d04:	cmp	w0, #0x2
  408d08:	b.le	408140 <ferror@plt+0x69c0>
  408d0c:	mov	w2, #0x5                   	// #5
  408d10:	adrp	x1, 40d000 <ferror@plt+0xb880>
  408d14:	mov	x0, #0x0                   	// #0
  408d18:	add	x1, x1, #0xe98
  408d1c:	bl	401700 <dcgettext@plt>
  408d20:	mov	x5, x0
  408d24:	add	x4, x19, #0x190
  408d28:	mov	x0, x20
  408d2c:	add	x4, x4, #0x8d8
  408d30:	adrp	x2, 40d000 <ferror@plt+0xb880>
  408d34:	mov	w3, #0x1df                 	// #479
  408d38:	add	x2, x2, #0xbe8
  408d3c:	mov	w1, #0x3                   	// #3
  408d40:	bl	401fe8 <ferror@plt+0x868>
  408d44:	mov	w0, #0x11a                 	// #282
  408d48:	b	408144 <ferror@plt+0x69c4>
  408d4c:	ldr	x20, [x26]
  408d50:	ldr	w0, [x20, #56]
  408d54:	cmp	w0, #0x2
  408d58:	b.le	408140 <ferror@plt+0x69c0>
  408d5c:	mov	w2, #0x5                   	// #5
  408d60:	adrp	x1, 40d000 <ferror@plt+0xb880>
  408d64:	mov	x0, #0x0                   	// #0
  408d68:	add	x1, x1, #0xea8
  408d6c:	bl	401700 <dcgettext@plt>
  408d70:	mov	x5, x0
  408d74:	add	x4, x19, #0x190
  408d78:	mov	x0, x20
  408d7c:	add	x4, x4, #0x8d8
  408d80:	adrp	x2, 40d000 <ferror@plt+0xb880>
  408d84:	mov	w3, #0x1d7                 	// #471
  408d88:	add	x2, x2, #0xbe8
  408d8c:	mov	w1, #0x3                   	// #3
  408d90:	bl	401fe8 <ferror@plt+0x868>
  408d94:	mov	w0, #0x11a                 	// #282
  408d98:	b	408144 <ferror@plt+0x69c4>
  408d9c:	bl	401730 <__errno_location@plt>
  408da0:	ldr	w0, [x0]
  408da4:	add	x20, sp, #0x98
  408da8:	mov	x2, #0xc8                  	// #200
  408dac:	mov	x1, x20
  408db0:	bl	401440 <__xpg_strerror_r@plt>
  408db4:	ldr	x0, [x26]
  408db8:	ldr	w1, [x0, #56]
  408dbc:	cmp	w1, #0x2
  408dc0:	b.le	408140 <ferror@plt+0x69c0>
  408dc4:	add	x4, x19, #0x190
  408dc8:	mov	x5, x20
  408dcc:	add	x4, x4, #0x8d8
  408dd0:	adrp	x2, 40d000 <ferror@plt+0xb880>
  408dd4:	mov	w3, #0x1d2                 	// #466
  408dd8:	add	x2, x2, #0xbe8
  408ddc:	mov	w1, #0x3                   	// #3
  408de0:	bl	401fe8 <ferror@plt+0x868>
  408de4:	b	408140 <ferror@plt+0x69c0>
  408de8:	mov	x28, x25
  408dec:	ldrb	w0, [sp, #112]
  408df0:	strb	w0, [x28], #1
  408df4:	b	4082ec <ferror@plt+0x6b6c>
  408df8:	cmp	w1, #0x2
  408dfc:	b.le	408140 <ferror@plt+0x69c0>
  408e00:	mov	w2, #0x5                   	// #5
  408e04:	adrp	x1, 40c000 <ferror@plt+0xa880>
  408e08:	add	x1, x1, #0x508
  408e0c:	bl	401700 <dcgettext@plt>
  408e10:	add	x4, x19, #0x190
  408e14:	mov	x5, x0
  408e18:	add	x4, x4, #0x8d8
  408e1c:	mov	x0, x23
  408e20:	adrp	x2, 40d000 <ferror@plt+0xb880>
  408e24:	mov	w3, #0x158                 	// #344
  408e28:	add	x2, x2, #0xbe8
  408e2c:	mov	w1, #0x3                   	// #3
  408e30:	bl	401fe8 <ferror@plt+0x868>
  408e34:	mov	w0, #0x11a                 	// #282
  408e38:	b	408144 <ferror@plt+0x69c4>
  408e3c:	ldr	w1, [x23, #56]
  408e40:	cmp	w1, #0x2
  408e44:	b.le	408140 <ferror@plt+0x69c0>
  408e48:	mov	w2, #0x5                   	// #5
  408e4c:	adrp	x1, 40c000 <ferror@plt+0xa880>
  408e50:	add	x1, x1, #0x508
  408e54:	bl	401700 <dcgettext@plt>
  408e58:	add	x4, x19, #0x190
  408e5c:	mov	x5, x0
  408e60:	add	x4, x4, #0x8e0
  408e64:	mov	x0, x23
  408e68:	adrp	x2, 40d000 <ferror@plt+0xb880>
  408e6c:	mov	w3, #0xfa                  	// #250
  408e70:	add	x2, x2, #0xbe8
  408e74:	mov	w1, #0x3                   	// #3
  408e78:	bl	401fe8 <ferror@plt+0x868>
  408e7c:	mov	w0, #0x11a                 	// #282
  408e80:	b	408144 <ferror@plt+0x69c4>
  408e84:	mov	w2, #0x5                   	// #5
  408e88:	adrp	x1, 40d000 <ferror@plt+0xb880>
  408e8c:	mov	x0, #0x0                   	// #0
  408e90:	add	x1, x1, #0xe30
  408e94:	bl	401700 <dcgettext@plt>
  408e98:	mov	x5, x0
  408e9c:	add	x4, x19, #0x190
  408ea0:	mov	x0, x23
  408ea4:	add	x4, x4, #0x8e0
  408ea8:	mov	x6, x20
  408eac:	adrp	x2, 40d000 <ferror@plt+0xb880>
  408eb0:	mov	w3, #0x100                 	// #256
  408eb4:	add	x2, x2, #0xbe8
  408eb8:	mov	w1, #0x3                   	// #3
  408ebc:	bl	401fe8 <ferror@plt+0x868>
  408ec0:	b	408340 <ferror@plt+0x6bc0>
  408ec4:	ldr	x20, [x26]
  408ec8:	ldr	w0, [x20, #56]
  408ecc:	cmp	w0, #0x2
  408ed0:	b.le	408140 <ferror@plt+0x69c0>
  408ed4:	mov	w2, #0x5                   	// #5
  408ed8:	adrp	x1, 40d000 <ferror@plt+0xb880>
  408edc:	mov	x0, #0x0                   	// #0
  408ee0:	add	x1, x1, #0xe98
  408ee4:	bl	401700 <dcgettext@plt>
  408ee8:	mov	x5, x0
  408eec:	add	x4, x19, #0x190
  408ef0:	mov	x0, x20
  408ef4:	add	x4, x4, #0x8d8
  408ef8:	adrp	x2, 40d000 <ferror@plt+0xb880>
  408efc:	mov	w3, #0x1f6                 	// #502
  408f00:	add	x2, x2, #0xbe8
  408f04:	mov	w1, #0x3                   	// #3
  408f08:	bl	401fe8 <ferror@plt+0x868>
  408f0c:	mov	w0, #0x11a                 	// #282
  408f10:	b	408144 <ferror@plt+0x69c4>
  408f14:	str	wzr, [sp, #112]
  408f18:	b	40830c <ferror@plt+0x6b8c>
  408f1c:	adrp	x2, 429000 <ferror@plt+0x27880>
  408f20:	add	x2, x2, #0x288
  408f24:	add	x1, x2, #0x58
  408f28:	mov	x3, x24
  408f2c:	mov	x0, x20
  408f30:	bl	40aa30 <ferror@plt+0x92b0>
  408f34:	b	408810 <ferror@plt+0x7090>
  408f38:	ldr	x20, [x26]
  408f3c:	ldr	w0, [x20, #56]
  408f40:	cmp	w0, #0x2
  408f44:	b.le	408140 <ferror@plt+0x69c0>
  408f48:	mov	w2, #0x5                   	// #5
  408f4c:	adrp	x1, 40d000 <ferror@plt+0xb880>
  408f50:	mov	x0, #0x0                   	// #0
  408f54:	add	x1, x1, #0xe98
  408f58:	bl	401700 <dcgettext@plt>
  408f5c:	mov	x5, x0
  408f60:	add	x4, x19, #0x190
  408f64:	mov	x0, x20
  408f68:	add	x4, x4, #0x8d8
  408f6c:	adrp	x2, 40d000 <ferror@plt+0xb880>
  408f70:	mov	w3, #0x1ed                 	// #493
  408f74:	add	x2, x2, #0xbe8
  408f78:	mov	w1, #0x3                   	// #3
  408f7c:	bl	401fe8 <ferror@plt+0x868>
  408f80:	mov	w0, #0x11a                 	// #282
  408f84:	b	408144 <ferror@plt+0x69c4>
  408f88:	ldr	x20, [x26]
  408f8c:	ldr	w0, [x20, #56]
  408f90:	cmp	w0, #0x2
  408f94:	b.le	408140 <ferror@plt+0x69c0>
  408f98:	mov	w2, #0x5                   	// #5
  408f9c:	adrp	x1, 40d000 <ferror@plt+0xb880>
  408fa0:	mov	x0, #0x0                   	// #0
  408fa4:	add	x1, x1, #0xe98
  408fa8:	bl	401700 <dcgettext@plt>
  408fac:	mov	x5, x0
  408fb0:	add	x4, x19, #0x190
  408fb4:	mov	x0, x20
  408fb8:	add	x4, x4, #0x8d8
  408fbc:	adrp	x2, 40d000 <ferror@plt+0xb880>
  408fc0:	mov	w3, #0x1e6                 	// #486
  408fc4:	add	x2, x2, #0xbe8
  408fc8:	mov	w1, #0x3                   	// #3
  408fcc:	bl	401fe8 <ferror@plt+0x868>
  408fd0:	mov	w0, #0x11a                 	// #282
  408fd4:	b	408144 <ferror@plt+0x69c4>
  408fd8:	mov	w0, #0x0                   	// #0
  408fdc:	b	408144 <ferror@plt+0x69c4>
  408fe0:	bl	401670 <free@plt>
  408fe4:	mov	w0, #0x11a                 	// #282
  408fe8:	b	408144 <ferror@plt+0x69c4>
  408fec:	nop
  408ff0:	stp	x29, x30, [sp, #-32]!
  408ff4:	mov	x29, sp
  408ff8:	ldr	x2, [x0, #40]
  408ffc:	str	x19, [sp, #16]
  409000:	mov	x19, x0
  409004:	cbnz	x2, 40902c <ferror@plt+0x78ac>
  409008:	b	40908c <ferror@plt+0x790c>
  40900c:	bl	407d70 <ferror@plt+0x65f0>
  409010:	ldr	x2, [x19, #24]
  409014:	mov	x0, x19
  409018:	ldr	x1, [x19, #40]
  40901c:	str	xzr, [x1, x2, lsl #3]
  409020:	bl	407de8 <ferror@plt+0x6668>
  409024:	ldr	x2, [x19, #40]
  409028:	cbz	x2, 40908c <ferror@plt+0x790c>
  40902c:	ldr	x0, [x19, #24]
  409030:	mov	x1, x19
  409034:	ldr	x0, [x2, x0, lsl #3]
  409038:	cbnz	x0, 40900c <ferror@plt+0x788c>
  40903c:	mov	x0, x2
  409040:	mov	x1, x19
  409044:	bl	407d68 <ferror@plt+0x65e8>
  409048:	str	xzr, [x19, #40]
  40904c:	ldr	x0, [x19, #96]
  409050:	mov	x1, x19
  409054:	bl	407d68 <ferror@plt+0x65e8>
  409058:	stp	xzr, xzr, [x19, #8]
  40905c:	mov	x1, x19
  409060:	str	xzr, [x19, #24]
  409064:	mov	x0, x19
  409068:	stp	xzr, xzr, [x19, #32]
  40906c:	stp	xzr, xzr, [x19, #64]
  409070:	stur	xzr, [x19, #84]
  409074:	str	xzr, [x19, #96]
  409078:	bl	407d68 <ferror@plt+0x65e8>
  40907c:	mov	w0, #0x0                   	// #0
  409080:	ldr	x19, [sp, #16]
  409084:	ldp	x29, x30, [sp], #32
  409088:	ret
  40908c:	mov	x2, #0x0                   	// #0
  409090:	b	40903c <ferror@plt+0x78bc>
  409094:	nop
  409098:	stp	x29, x30, [sp, #-128]!
  40909c:	mov	x29, sp
  4090a0:	stp	x21, x22, [sp, #32]
  4090a4:	mov	x22, x0
  4090a8:	adrp	x0, 432000 <ferror@plt+0x30880>
  4090ac:	stp	x23, x24, [sp, #48]
  4090b0:	ldr	x1, [x0, #4064]
  4090b4:	stp	x25, x26, [sp, #64]
  4090b8:	adrp	x26, 40f000 <ferror@plt+0xd880>
  4090bc:	add	x24, x1, #0x1b0
  4090c0:	add	x26, x26, #0xae0
  4090c4:	str	x1, [sp, #96]
  4090c8:	adrp	x1, 40f000 <ferror@plt+0xd880>
  4090cc:	adrp	x0, 40f000 <ferror@plt+0xd880>
  4090d0:	add	x23, x1, #0xab8
  4090d4:	add	x0, x0, #0xad8
  4090d8:	add	x1, sp, #0x70
  4090dc:	mov	x25, #0x0                   	// #0
  4090e0:	stp	x19, x20, [sp, #16]
  4090e4:	stp	x27, x28, [sp, #80]
  4090e8:	str	x1, [sp, #104]
  4090ec:	str	x0, [sp, #120]
  4090f0:	mov	x3, x23
  4090f4:	mov	x2, x26
  4090f8:	mov	w1, #0x1                   	// #1
  4090fc:	mov	x0, x22
  409100:	bl	401620 <__fprintf_chk@plt>
  409104:	mov	w21, #0x0                   	// #0
  409108:	ldr	x1, [sp, #96]
  40910c:	mov	x0, x23
  409110:	add	x19, x1, #0x30
  409114:	bl	401400 <strlen@plt>
  409118:	mov	x20, x0
  40911c:	adrp	x0, 40f000 <ferror@plt+0xd880>
  409120:	add	x28, x0, #0xac8
  409124:	b	409144 <ferror@plt+0x79c4>
  409128:	mov	w21, w27
  40912c:	add	x0, x28, x20
  409130:	mov	x1, x22
  409134:	bl	401410 <fputs@plt>
  409138:	cmp	x24, x19
  40913c:	b.eq	409170 <ferror@plt+0x79f0>  // b.none
  409140:	ldr	x28, [x19], #24
  409144:	mov	x2, x20
  409148:	mov	x1, x23
  40914c:	mov	x0, x28
  409150:	bl	4014f0 <strncmp@plt>
  409154:	cbnz	w0, 409138 <ferror@plt+0x79b8>
  409158:	add	w27, w21, #0x1
  40915c:	cbz	w21, 409128 <ferror@plt+0x79a8>
  409160:	mov	x1, x22
  409164:	mov	w0, #0x2c                  	// #44
  409168:	bl	401460 <fputc@plt>
  40916c:	b	409128 <ferror@plt+0x79a8>
  409170:	add	x25, x25, #0x8
  409174:	mov	x1, x22
  409178:	mov	w0, #0x7d                  	// #125
  40917c:	bl	401460 <fputc@plt>
  409180:	cmp	x25, #0x10
  409184:	b.ne	409224 <ferror@plt+0x7aa4>  // b.any
  409188:	adrp	x0, 432000 <ferror@plt+0x30880>
  40918c:	adrp	x20, 40d000 <ferror@plt+0xb880>
  409190:	adrp	x23, 40f000 <ferror@plt+0xd880>
  409194:	add	x20, x20, #0xc0
  409198:	ldr	x21, [x0, #4064]
  40919c:	adrp	x0, 40f000 <ferror@plt+0xd880>
  4091a0:	add	x23, x23, #0xae8
  4091a4:	add	x24, x0, #0xab8
  4091a8:	add	x21, x21, #0x18
  4091ac:	adrp	x0, 40f000 <ferror@plt+0xd880>
  4091b0:	add	x25, x0, #0xad8
  4091b4:	b	4091bc <ferror@plt+0x7a3c>
  4091b8:	ldr	x20, [x21], #24
  4091bc:	mov	x1, x24
  4091c0:	mov	x0, x20
  4091c4:	mov	x2, #0x9                   	// #9
  4091c8:	bl	4014f0 <strncmp@plt>
  4091cc:	cbz	w0, 4091f8 <ferror@plt+0x7a78>
  4091d0:	mov	x1, x25
  4091d4:	mov	x0, x20
  4091d8:	mov	x2, #0x5                   	// #5
  4091dc:	bl	4014f0 <strncmp@plt>
  4091e0:	cbz	w0, 4091f8 <ferror@plt+0x7a78>
  4091e4:	mov	x3, x20
  4091e8:	mov	x2, x23
  4091ec:	mov	x0, x22
  4091f0:	mov	w1, #0x1                   	// #1
  4091f4:	bl	401620 <__fprintf_chk@plt>
  4091f8:	cmp	x21, x19
  4091fc:	b.ne	4091b8 <ferror@plt+0x7a38>  // b.any
  409200:	mov	x1, x22
  409204:	mov	w0, #0xa                   	// #10
  409208:	ldp	x19, x20, [sp, #16]
  40920c:	ldp	x21, x22, [sp, #32]
  409210:	ldp	x23, x24, [sp, #48]
  409214:	ldp	x25, x26, [sp, #64]
  409218:	ldp	x27, x28, [sp, #80]
  40921c:	ldp	x29, x30, [sp], #128
  409220:	b	401460 <fputc@plt>
  409224:	mov	x1, x22
  409228:	mov	w0, #0x2c                  	// #44
  40922c:	bl	401460 <fputc@plt>
  409230:	ldr	x0, [sp, #104]
  409234:	ldr	x23, [x25, x0]
  409238:	b	4090f0 <ferror@plt+0x7970>
  40923c:	nop
  409240:	cbz	x0, 409268 <ferror@plt+0x7ae8>
  409244:	ldrh	w0, [x0, #60]
  409248:	cmp	w0, #0x11
  40924c:	b.hi	409268 <ferror@plt+0x7ae8>  // b.pmore
  409250:	adrp	x1, 432000 <ferror@plt+0x30880>
  409254:	sbfiz	x2, x0, #1, #32
  409258:	add	x0, x2, w0, sxtw
  40925c:	ldr	x1, [x1, #4064]
  409260:	ldr	x0, [x1, x0, lsl #3]
  409264:	ret
  409268:	mov	x0, #0x0                   	// #0
  40926c:	ret
  409270:	stp	x29, x30, [sp, #-48]!
  409274:	adrp	x2, 40d000 <ferror@plt+0xb880>
  409278:	mov	x29, sp
  40927c:	stp	x19, x20, [sp, #16]
  409280:	adrp	x20, 432000 <ferror@plt+0x30880>
  409284:	mov	w19, #0x0                   	// #0
  409288:	ldr	x20, [x20, #4064]
  40928c:	stp	x21, x22, [sp, #32]
  409290:	mov	x21, x0
  409294:	mov	x22, x1
  409298:	add	x0, x2, #0xc0
  40929c:	add	x20, x20, #0x18
  4092a0:	b	4092a8 <ferror@plt+0x7b28>
  4092a4:	ldr	x0, [x20], #24
  4092a8:	mov	x1, x22
  4092ac:	bl	401560 <strcasecmp@plt>
  4092b0:	add	w2, w19, #0x1
  4092b4:	cbz	w0, 4092d8 <ferror@plt+0x7b58>
  4092b8:	and	w19, w2, #0xffff
  4092bc:	cmp	w19, #0x12
  4092c0:	b.ne	4092a4 <ferror@plt+0x7b24>  // b.any
  4092c4:	mov	w0, #0x1                   	// #1
  4092c8:	ldp	x19, x20, [sp, #16]
  4092cc:	ldp	x21, x22, [sp, #32]
  4092d0:	ldp	x29, x30, [sp], #48
  4092d4:	ret
  4092d8:	strh	w19, [x21, #60]
  4092dc:	ldp	x19, x20, [sp, #16]
  4092e0:	ldp	x21, x22, [sp, #32]
  4092e4:	ldp	x29, x30, [sp], #48
  4092e8:	ret
  4092ec:	nop
  4092f0:	stp	x29, x30, [sp, #-48]!
  4092f4:	cmp	w1, #0xe
  4092f8:	mov	x29, sp
  4092fc:	stp	x19, x20, [sp, #16]
  409300:	mov	w19, w1
  409304:	str	x21, [sp, #32]
  409308:	b.gt	409330 <ferror@plt+0x7bb0>
  40930c:	adrp	x6, 432000 <ferror@plt+0x30880>
  409310:	ldr	x6, [x6, #4048]
  409314:	add	x19, x6, w1, sxtw #4
  409318:	ldrh	w21, [x19, #8]
  40931c:	mov	w0, w21
  409320:	ldp	x19, x20, [sp, #16]
  409324:	ldr	x21, [sp, #32]
  409328:	ldp	x29, x30, [sp], #48
  40932c:	ret
  409330:	mov	x20, x0
  409334:	ldr	w0, [x0, #56]
  409338:	mov	w21, #0x0                   	// #0
  40933c:	cmp	w0, #0x2
  409340:	b.le	40931c <ferror@plt+0x7b9c>
  409344:	mov	w2, #0x5                   	// #5
  409348:	adrp	x1, 40f000 <ferror@plt+0xd880>
  40934c:	mov	x0, #0x0                   	// #0
  409350:	add	x1, x1, #0xaf0
  409354:	bl	401700 <dcgettext@plt>
  409358:	mov	x5, x0
  40935c:	mov	w6, w19
  409360:	mov	x0, x20
  409364:	mov	w3, #0x97                  	// #151
  409368:	mov	w1, #0x3                   	// #3
  40936c:	adrp	x4, 416000 <ferror@plt+0x14880>
  409370:	adrp	x2, 40f000 <ferror@plt+0xd880>
  409374:	add	x4, x4, #0xa8
  409378:	add	x2, x2, #0xb18
  40937c:	bl	401fe8 <ferror@plt+0x868>
  409380:	mov	w0, w21
  409384:	ldp	x19, x20, [sp, #16]
  409388:	ldr	x21, [sp, #32]
  40938c:	ldp	x29, x30, [sp], #48
  409390:	ret
  409394:	nop
  409398:	stp	x29, x30, [sp, #-48]!
  40939c:	mov	x29, sp
  4093a0:	stp	x19, x20, [sp, #16]
  4093a4:	mov	w19, w2
  4093a8:	mov	w20, w1
  4093ac:	stp	x21, x22, [sp, #32]
  4093b0:	mov	x21, x0
  4093b4:	bl	4092f0 <ferror@plt+0x7b70>
  4093b8:	cbz	w0, 4093f4 <ferror@plt+0x7c74>
  4093bc:	adrp	x2, 432000 <ferror@plt+0x30880>
  4093c0:	sbfiz	x3, x20, #4, #32
  4093c4:	ldr	x2, [x2, #4048]
  4093c8:	add	x0, x2, x3
  4093cc:	ldrh	w0, [x0, #8]
  4093d0:	cmp	w0, w19
  4093d4:	b.le	40940c <ferror@plt+0x7c8c>
  4093d8:	ldr	x0, [x2, x3]
  4093dc:	ldr	x22, [x0, w19, sxtw #3]
  4093e0:	mov	x0, x22
  4093e4:	ldp	x19, x20, [sp, #16]
  4093e8:	ldp	x21, x22, [sp, #32]
  4093ec:	ldp	x29, x30, [sp], #48
  4093f0:	ret
  4093f4:	mov	x22, #0x0                   	// #0
  4093f8:	mov	x0, x22
  4093fc:	ldp	x19, x20, [sp, #16]
  409400:	ldp	x21, x22, [sp, #32]
  409404:	ldp	x29, x30, [sp], #48
  409408:	ret
  40940c:	ldr	w0, [x21, #56]
  409410:	mov	x22, #0x0                   	// #0
  409414:	cmp	w0, #0x2
  409418:	b.le	4093e0 <ferror@plt+0x7c60>
  40941c:	mov	w2, #0x5                   	// #5
  409420:	adrp	x1, 40f000 <ferror@plt+0xd880>
  409424:	mov	x0, #0x0                   	// #0
  409428:	add	x1, x1, #0xb20
  40942c:	bl	401700 <dcgettext@plt>
  409430:	mov	x5, x0
  409434:	adrp	x4, 416000 <ferror@plt+0x14880>
  409438:	add	x4, x4, #0xa8
  40943c:	mov	w7, w19
  409440:	mov	w6, w20
  409444:	mov	x0, x21
  409448:	add	x4, x4, #0x10
  40944c:	adrp	x2, 40f000 <ferror@plt+0xd880>
  409450:	mov	w3, #0xa5                  	// #165
  409454:	add	x2, x2, #0xb18
  409458:	mov	w1, #0x3                   	// #3
  40945c:	bl	401fe8 <ferror@plt+0x868>
  409460:	b	4093e0 <ferror@plt+0x7c60>
  409464:	nop
  409468:	stp	x29, x30, [sp, #-16]!
  40946c:	mov	x29, sp
  409470:	bl	409398 <ferror@plt+0x7c18>
  409474:	cbz	x0, 409480 <ferror@plt+0x7d00>
  409478:	ldp	x29, x30, [sp], #16
  40947c:	b	401590 <strdup@plt>
  409480:	ldp	x29, x30, [sp], #16
  409484:	ret
  409488:	mov	x2, x0
  40948c:	tbnz	w1, #31, 409580 <ferror@plt+0x7e00>
  409490:	cmp	w1, #0xfff
  409494:	b.gt	4094fc <ferror@plt+0x7d7c>
  409498:	cmp	w1, #0x7f
  40949c:	b.le	40959c <ferror@plt+0x7e1c>
  4094a0:	asr	w3, w1, #8
  4094a4:	cmp	w3, #0x8
  4094a8:	b.eq	409580 <ferror@plt+0x7e00>  // b.none
  4094ac:	cmp	w3, #0xb
  4094b0:	b.eq	409594 <ferror@plt+0x7e14>  // b.none
  4094b4:	cbnz	w3, 409588 <ferror@plt+0x7e08>
  4094b8:	adrp	x3, 432000 <ferror@plt+0x30880>
  4094bc:	ldrh	w0, [x2, #60]
  4094c0:	ldr	x2, [x3, #4064]
  4094c4:	add	x0, x0, x0, lsl #1
  4094c8:	add	x2, x2, x0, lsl #3
  4094cc:	ldr	x0, [x2, #8]
  4094d0:	cbz	x0, 4094f8 <ferror@plt+0x7d78>
  4094d4:	ldrh	w2, [x2, #16]
  4094d8:	cmp	w2, w1
  4094dc:	b.gt	409580 <ferror@plt+0x7e00>
  4094e0:	sub	w1, w1, w2
  4094e4:	add	x1, x0, w1, sxtw #4
  4094e8:	ldr	x0, [x1, #8]
  4094ec:	ldrb	w1, [x0]
  4094f0:	cmp	w1, #0x0
  4094f4:	csel	x0, x0, xzr, ne  // ne = any
  4094f8:	ret
  4094fc:	eor	w2, w1, #0xf000
  409500:	cmp	w2, #0x7f
  409504:	b.le	4095a8 <ferror@plt+0x7e28>
  409508:	adrp	x6, 432000 <ferror@plt+0x30880>
  40950c:	adrp	x1, 429000 <ferror@plt+0x27880>
  409510:	mov	w7, #0xff                  	// #255
  409514:	add	x1, x1, #0x390
  409518:	ldr	x6, [x6, #4064]
  40951c:	add	x4, x6, #0x10
  409520:	add	x6, x6, #0x1c0
  409524:	cbnz	x1, 40953c <ferror@plt+0x7dbc>
  409528:	add	x4, x4, #0x18
  40952c:	cmp	x4, x6
  409530:	b.eq	409580 <ferror@plt+0x7e00>  // b.none
  409534:	ldur	x1, [x4, #-8]
  409538:	cbz	x1, 409528 <ferror@plt+0x7da8>
  40953c:	ldrh	w0, [x4]
  409540:	cmp	w0, #0xff
  409544:	b.hi	409528 <ferror@plt+0x7da8>  // b.pmore
  409548:	sub	w3, w7, w0
  40954c:	add	x3, x3, #0x1
  409550:	add	x3, x1, x3, lsl #4
  409554:	b	409564 <ferror@plt+0x7de4>
  409558:	add	x1, x1, #0x10
  40955c:	cmp	x3, x1
  409560:	b.eq	409528 <ferror@plt+0x7da8>  // b.none
  409564:	ldrh	w0, [x1]
  409568:	cmp	w0, w2
  40956c:	b.ne	409558 <ferror@plt+0x7dd8>  // b.any
  409570:	ldr	x0, [x1, #8]
  409574:	ldrb	w5, [x0]
  409578:	cbz	w5, 409558 <ferror@plt+0x7dd8>
  40957c:	ret
  409580:	mov	x0, #0x0                   	// #0
  409584:	ret
  409588:	and	w2, w1, #0xff
  40958c:	mov	w1, w3
  409590:	b	409398 <ferror@plt+0x7c18>
  409594:	and	w1, w1, #0xff
  409598:	b	4094b8 <ferror@plt+0x7d38>
  40959c:	mov	w2, w1
  4095a0:	mov	w1, #0x0                   	// #0
  4095a4:	b	409398 <ferror@plt+0x7c18>
  4095a8:	mov	w1, #0x0                   	// #0
  4095ac:	b	409398 <ferror@plt+0x7c18>
  4095b0:	stp	x29, x30, [sp, #-16]!
  4095b4:	mov	x29, sp
  4095b8:	bl	409488 <ferror@plt+0x7d08>
  4095bc:	cbz	x0, 4095c8 <ferror@plt+0x7e48>
  4095c0:	ldp	x29, x30, [sp], #16
  4095c4:	b	401590 <strdup@plt>
  4095c8:	ldp	x29, x30, [sp], #16
  4095cc:	ret
  4095d0:	stp	x29, x30, [sp, #-96]!
  4095d4:	mov	x29, sp
  4095d8:	stp	x23, x24, [sp, #48]
  4095dc:	adrp	x23, 432000 <ferror@plt+0x30880>
  4095e0:	adrp	x24, 40f000 <ferror@plt+0xd880>
  4095e4:	ldr	x23, [x23, #4048]
  4095e8:	add	x24, x24, #0xb78
  4095ec:	stp	x19, x20, [sp, #16]
  4095f0:	mov	x20, x1
  4095f4:	add	x23, x23, #0x8
  4095f8:	stp	x21, x22, [sp, #32]
  4095fc:	mov	x21, x0
  409600:	mov	w22, w2
  409604:	stp	x25, x26, [sp, #64]
  409608:	stp	x27, x28, [sp, #80]
  40960c:	cmn	w22, #0x1
  409610:	b.ne	40961c <ferror@plt+0x7e9c>  // b.any
  409614:	ldr	w22, [x21]
  409618:	ubfx	x22, x22, #4, #1
  40961c:	mov	x1, x24
  409620:	mov	x0, x20
  409624:	mov	x2, #0x5                   	// #5
  409628:	bl	4014f0 <strncmp@plt>
  40962c:	mov	w19, w0
  409630:	cbnz	w0, 409758 <ferror@plt+0x7fd8>
  409634:	add	x1, x20, #0x5
  409638:	mov	x0, x21
  40963c:	mov	w2, #0x0                   	// #0
  409640:	bl	4095d0 <ferror@plt+0x7e50>
  409644:	cmp	wzr, w0, lsr #8
  409648:	b.eq	4098bc <ferror@plt+0x813c>  // b.none
  40964c:	cmp	w22, #0x1
  409650:	b.eq	409738 <ferror@plt+0x7fb8>  // b.none
  409654:	adrp	x25, 432000 <ferror@plt+0x30880>
  409658:	ldrh	w0, [x21, #60]
  40965c:	ldr	x1, [x25, #4064]
  409660:	add	x0, x0, x0, lsl #1
  409664:	add	x0, x1, x0, lsl #3
  409668:	ldrh	w26, [x0, #16]
  40966c:	ldr	x19, [x0, #8]
  409670:	cmp	w26, #0xff
  409674:	mov	w27, #0x100                 	// #256
  409678:	b.hi	4096b4 <ferror@plt+0x7f34>  // b.pmore
  40967c:	nop
  409680:	ldr	x1, [x19, #8]
  409684:	mov	x0, x20
  409688:	add	x19, x19, #0x10
  40968c:	ldrb	w2, [x1]
  409690:	cbz	w2, 40969c <ferror@plt+0x7f1c>
  409694:	bl	401630 <strcmp@plt>
  409698:	cbz	w0, 4097a8 <ferror@plt+0x8028>
  40969c:	add	w1, w26, #0x1
  4096a0:	and	w26, w1, #0xffff
  4096a4:	cmp	w27, w1, uxth
  4096a8:	b.hi	409680 <ferror@plt+0x7f00>  // b.pmore
  4096ac:	cmp	w22, #0x1
  4096b0:	b.eq	409788 <ferror@plt+0x8008>  // b.none
  4096b4:	mov	w27, #0x100                 	// #256
  4096b8:	mov	w26, #0x0                   	// #0
  4096bc:	nop
  4096c0:	mov	w2, w26
  4096c4:	mov	w1, #0x0                   	// #0
  4096c8:	mov	x0, x21
  4096cc:	bl	409398 <ferror@plt+0x7c18>
  4096d0:	mov	w19, w26
  4096d4:	mov	x1, x0
  4096d8:	add	w26, w26, #0x1
  4096dc:	mov	x0, x20
  4096e0:	bl	401630 <strcmp@plt>
  4096e4:	cbz	w0, 409738 <ferror@plt+0x7fb8>
  4096e8:	cmp	w26, w27
  4096ec:	b.ne	4096c0 <ferror@plt+0x7f40>  // b.any
  4096f0:	mov	x28, #0x1                   	// #1
  4096f4:	mov	w27, #0x100                 	// #256
  4096f8:	mov	w26, w28
  4096fc:	mov	w19, #0x0                   	// #0
  409700:	cbnz	w27, 409714 <ferror@plt+0x7f94>
  409704:	b	409790 <ferror@plt+0x8010>
  409708:	add	w19, w19, #0x1
  40970c:	cmp	w27, w19, uxth
  409710:	b.ls	409790 <ferror@plt+0x8010>  // b.plast
  409714:	mov	w2, w19
  409718:	mov	w1, w26
  40971c:	mov	x0, x21
  409720:	bl	409398 <ferror@plt+0x7c18>
  409724:	mov	x1, x0
  409728:	mov	x0, x20
  40972c:	bl	401630 <strcmp@plt>
  409730:	cbnz	w0, 409708 <ferror@plt+0x7f88>
  409734:	orr	w19, w19, w26, lsl #8
  409738:	mov	w0, w19
  40973c:	ldp	x19, x20, [sp, #16]
  409740:	ldp	x21, x22, [sp, #32]
  409744:	ldp	x23, x24, [sp, #48]
  409748:	ldp	x25, x26, [sp, #64]
  40974c:	ldp	x27, x28, [sp, #80]
  409750:	ldp	x29, x30, [sp], #96
  409754:	ret
  409758:	adrp	x25, 432000 <ferror@plt+0x30880>
  40975c:	ldrh	w0, [x21, #60]
  409760:	cmp	w22, #0x1
  409764:	ldr	x1, [x25, #4064]
  409768:	add	x0, x0, x0, lsl #1
  40976c:	add	x0, x1, x0, lsl #3
  409770:	ldrh	w26, [x0, #16]
  409774:	ldr	x19, [x0, #8]
  409778:	b.ne	409670 <ferror@plt+0x7ef0>  // b.any
  40977c:	cmp	w26, #0x7f
  409780:	mov	w27, #0x80                  	// #128
  409784:	b.ls	409680 <ferror@plt+0x7f00>  // b.plast
  409788:	mov	w27, #0x80                  	// #128
  40978c:	b	4096b8 <ferror@plt+0x7f38>
  409790:	add	x28, x28, #0x1
  409794:	cmp	x28, #0xf
  409798:	b.eq	4097cc <ferror@plt+0x804c>  // b.none
  40979c:	lsl	x0, x28, #4
  4097a0:	ldrh	w27, [x0, x23]
  4097a4:	b	4096f8 <ferror@plt+0x7f78>
  4097a8:	mov	w19, w26
  4097ac:	mov	w0, w19
  4097b0:	ldp	x19, x20, [sp, #16]
  4097b4:	ldp	x21, x22, [sp, #32]
  4097b8:	ldp	x23, x24, [sp, #48]
  4097bc:	ldp	x25, x26, [sp, #64]
  4097c0:	ldp	x27, x28, [sp, #80]
  4097c4:	ldp	x29, x30, [sp], #96
  4097c8:	ret
  4097cc:	adrp	x26, 432000 <ferror@plt+0x30880>
  4097d0:	adrp	x1, 40f000 <ferror@plt+0xd880>
  4097d4:	mov	x19, #0x0                   	// #0
  4097d8:	add	x1, x1, #0xb58
  4097dc:	ldr	x26, [x26, #4032]
  4097e0:	b	4097f0 <ferror@plt+0x8070>
  4097e4:	cmp	x19, #0x40
  4097e8:	b.eq	40981c <ferror@plt+0x809c>  // b.none
  4097ec:	ldr	x1, [x1, x26]
  4097f0:	and	w27, w19, #0xffff
  4097f4:	add	x19, x19, #0x1
  4097f8:	mov	x0, x20
  4097fc:	bl	401630 <strcmp@plt>
  409800:	lsl	x1, x19, #4
  409804:	cbnz	w0, 4097e4 <ferror@plt+0x8064>
  409808:	adrp	x0, 432000 <ferror@plt+0x30880>
  40980c:	ldr	x0, [x0, #4032]
  409810:	add	x27, x0, w27, sxtw #4
  409814:	ldr	x20, [x27, #8]
  409818:	b	40960c <ferror@plt+0x7e8c>
  40981c:	cmp	w22, #0x1
  409820:	b.eq	4098c4 <ferror@plt+0x8144>  // b.none
  409824:	adrp	x24, 40f000 <ferror@plt+0xd880>
  409828:	adrp	x23, 429000 <ferror@plt+0x27880>
  40982c:	add	x1, x24, #0xb68
  409830:	add	x23, x23, #0x390
  409834:	mov	x22, #0x0                   	// #0
  409838:	b	409848 <ferror@plt+0x80c8>
  40983c:	cmp	x22, #0x60
  409840:	b.eq	4099fc <ferror@plt+0x827c>  // b.none
  409844:	ldr	x1, [x1, #8]
  409848:	and	w19, w22, #0xffff
  40984c:	add	x22, x22, #0x1
  409850:	mov	x0, x20
  409854:	bl	401630 <strcmp@plt>
  409858:	add	x1, x23, x22, lsl #4
  40985c:	cbnz	w0, 40983c <ferror@plt+0x80bc>
  409860:	ldr	w0, [x21, #56]
  409864:	cmp	w0, #0x5
  409868:	b.gt	409874 <ferror@plt+0x80f4>
  40986c:	add	w19, w19, #0xa0
  409870:	b	409738 <ferror@plt+0x7fb8>
  409874:	mov	w2, #0x5                   	// #5
  409878:	adrp	x1, 40f000 <ferror@plt+0xd880>
  40987c:	mov	x0, #0x0                   	// #0
  409880:	add	x1, x1, #0xb80
  409884:	bl	401700 <dcgettext@plt>
  409888:	add	w19, w19, #0xa0
  40988c:	adrp	x4, 416000 <ferror@plt+0x14880>
  409890:	add	x4, x4, #0xa8
  409894:	mov	x5, x0
  409898:	mov	x6, x20
  40989c:	mov	x0, x21
  4098a0:	add	x4, x4, #0x18
  4098a4:	adrp	x2, 40f000 <ferror@plt+0xd880>
  4098a8:	mov	w3, #0x154                 	// #340
  4098ac:	add	x2, x2, #0xb18
  4098b0:	mov	w1, #0x6                   	// #6
  4098b4:	bl	401fe8 <ferror@plt+0x868>
  4098b8:	b	409738 <ferror@plt+0x7fb8>
  4098bc:	orr	w19, w0, #0x800
  4098c0:	b	409738 <ferror@plt+0x7fb8>
  4098c4:	ldrh	w24, [x21, #60]
  4098c8:	ldr	x1, [x25, #4064]
  4098cc:	sbfiz	x0, x24, #1, #32
  4098d0:	add	x0, x0, w24, sxtw
  4098d4:	add	x0, x1, x0, lsl #3
  4098d8:	ldr	x19, [x0, #8]
  4098dc:	cbz	x19, 40992c <ferror@plt+0x81ac>
  4098e0:	ldrh	w0, [x0, #16]
  4098e4:	cmp	w0, #0xff
  4098e8:	b.hi	40992c <ferror@plt+0x81ac>  // b.pmore
  4098ec:	mov	w22, #0xff                  	// #255
  4098f0:	sub	w22, w22, w0
  4098f4:	ubfiz	x22, x22, #4, #16
  4098f8:	add	x22, x22, #0x10
  4098fc:	add	x22, x19, x22
  409900:	b	409910 <ferror@plt+0x8190>
  409904:	add	x19, x19, #0x10
  409908:	cmp	x19, x22
  40990c:	b.eq	40992c <ferror@plt+0x81ac>  // b.none
  409910:	ldr	x1, [x19, #8]
  409914:	mov	x0, x20
  409918:	bl	401630 <strcmp@plt>
  40991c:	cbnz	w0, 409904 <ferror@plt+0x8184>
  409920:	ldrh	w19, [x19]
  409924:	eor	w19, w19, #0xf000
  409928:	b	409738 <ferror@plt+0x7fb8>
  40992c:	ldr	x19, [x25, #4064]
  409930:	mov	w26, #0xff                  	// #255
  409934:	mov	w25, #0x0                   	// #0
  409938:	add	x19, x19, #0x8
  40993c:	cmp	w24, w25
  409940:	b.eq	40994c <ferror@plt+0x81cc>  // b.none
  409944:	ldr	x22, [x19]
  409948:	cbnz	x22, 4099b4 <ferror@plt+0x8234>
  40994c:	add	w25, w25, #0x1
  409950:	add	x19, x19, #0x18
  409954:	and	w25, w25, #0xffff
  409958:	cmp	w25, #0x12
  40995c:	b.ne	40993c <ferror@plt+0x81bc>  // b.any
  409960:	ldr	w0, [x21, #56]
  409964:	mov	w19, #0xffffffff            	// #-1
  409968:	cmp	w0, #0x2
  40996c:	b.le	409738 <ferror@plt+0x7fb8>
  409970:	mov	w2, #0x5                   	// #5
  409974:	adrp	x1, 40f000 <ferror@plt+0xd880>
  409978:	mov	x0, #0x0                   	// #0
  40997c:	add	x1, x1, #0xbf8
  409980:	bl	401700 <dcgettext@plt>
  409984:	mov	x5, x0
  409988:	adrp	x4, 416000 <ferror@plt+0x14880>
  40998c:	add	x4, x4, #0xa8
  409990:	mov	x6, x20
  409994:	mov	x0, x21
  409998:	add	x4, x4, #0x18
  40999c:	adrp	x2, 40f000 <ferror@plt+0xd880>
  4099a0:	mov	w3, #0x171                 	// #369
  4099a4:	add	x2, x2, #0xb18
  4099a8:	mov	w1, #0x3                   	// #3
  4099ac:	bl	401fe8 <ferror@plt+0x868>
  4099b0:	b	409738 <ferror@plt+0x7fb8>
  4099b4:	ldrh	w0, [x19, #8]
  4099b8:	cmp	w0, #0xff
  4099bc:	b.hi	40994c <ferror@plt+0x81cc>  // b.pmore
  4099c0:	sub	w23, w26, w0
  4099c4:	ubfiz	x23, x23, #4, #16
  4099c8:	add	x23, x23, #0x10
  4099cc:	add	x23, x22, x23
  4099d0:	b	4099e0 <ferror@plt+0x8260>
  4099d4:	add	x22, x22, #0x10
  4099d8:	cmp	x22, x23
  4099dc:	b.eq	40994c <ferror@plt+0x81cc>  // b.none
  4099e0:	ldr	x1, [x22, #8]
  4099e4:	mov	x0, x20
  4099e8:	bl	401630 <strcmp@plt>
  4099ec:	cbnz	w0, 4099d4 <ferror@plt+0x8254>
  4099f0:	ldrh	w19, [x22]
  4099f4:	eor	w19, w19, #0xf000
  4099f8:	b	409738 <ferror@plt+0x7fb8>
  4099fc:	adrp	x23, 429000 <ferror@plt+0x27880>
  409a00:	add	x23, x23, #0x390
  409a04:	add	x1, x24, #0xb68
  409a08:	add	x23, x23, #0x600
  409a0c:	mov	x22, #0x0                   	// #0
  409a10:	b	409a20 <ferror@plt+0x82a0>
  409a14:	cmp	x22, #0x60
  409a18:	b.eq	409a8c <ferror@plt+0x830c>  // b.none
  409a1c:	ldr	x1, [x1, #8]
  409a20:	and	w19, w22, #0xffff
  409a24:	add	x22, x22, #0x1
  409a28:	mov	x0, x20
  409a2c:	bl	401630 <strcmp@plt>
  409a30:	add	x1, x23, x22, lsl #4
  409a34:	cbnz	w0, 409a14 <ferror@plt+0x8294>
  409a38:	ldr	w0, [x21, #56]
  409a3c:	cmp	w0, #0x5
  409a40:	b.le	40986c <ferror@plt+0x80ec>
  409a44:	mov	w2, #0x5                   	// #5
  409a48:	adrp	x1, 40f000 <ferror@plt+0xd880>
  409a4c:	mov	x0, #0x0                   	// #0
  409a50:	add	x1, x1, #0xb98
  409a54:	bl	401700 <dcgettext@plt>
  409a58:	add	w19, w19, #0xa0
  409a5c:	adrp	x4, 416000 <ferror@plt+0x14880>
  409a60:	add	x4, x4, #0xa8
  409a64:	mov	x5, x0
  409a68:	mov	x6, x20
  409a6c:	mov	x0, x21
  409a70:	add	x4, x4, #0x18
  409a74:	adrp	x2, 40f000 <ferror@plt+0xd880>
  409a78:	mov	w3, #0x15a                 	// #346
  409a7c:	add	x2, x2, #0xb18
  409a80:	mov	w1, #0x6                   	// #6
  409a84:	bl	401fe8 <ferror@plt+0x868>
  409a88:	b	409738 <ferror@plt+0x7fb8>
  409a8c:	adrp	x23, 429000 <ferror@plt+0x27880>
  409a90:	add	x23, x23, #0x390
  409a94:	add	x23, x23, #0xc00
  409a98:	mov	x22, #0x0                   	// #0
  409a9c:	b	409aa8 <ferror@plt+0x8328>
  409aa0:	cmp	x22, #0x60
  409aa4:	b.eq	409b18 <ferror@plt+0x8398>  // b.none
  409aa8:	add	x1, x23, x22, lsl #4
  409aac:	mov	w19, w22
  409ab0:	mov	x0, x20
  409ab4:	add	x22, x22, #0x1
  409ab8:	ldr	x1, [x1, #8]
  409abc:	bl	401630 <strcmp@plt>
  409ac0:	cbnz	w0, 409aa0 <ferror@plt+0x8320>
  409ac4:	ldr	w0, [x21, #56]
  409ac8:	cmp	w0, #0x5
  409acc:	b.le	40986c <ferror@plt+0x80ec>
  409ad0:	mov	w2, #0x5                   	// #5
  409ad4:	adrp	x1, 40f000 <ferror@plt+0xd880>
  409ad8:	mov	x0, #0x0                   	// #0
  409adc:	add	x1, x1, #0xbb0
  409ae0:	bl	401700 <dcgettext@plt>
  409ae4:	add	w19, w19, #0xa0
  409ae8:	adrp	x4, 416000 <ferror@plt+0x14880>
  409aec:	add	x4, x4, #0xa8
  409af0:	mov	x5, x0
  409af4:	mov	x6, x20
  409af8:	mov	x0, x21
  409afc:	add	x4, x4, #0x18
  409b00:	adrp	x2, 40f000 <ferror@plt+0xd880>
  409b04:	mov	w3, #0x160                 	// #352
  409b08:	add	x2, x2, #0xb18
  409b0c:	mov	w1, #0x6                   	// #6
  409b10:	bl	401fe8 <ferror@plt+0x868>
  409b14:	b	409738 <ferror@plt+0x7fb8>
  409b18:	adrp	x22, 42a000 <ferror@plt+0x28880>
  409b1c:	add	x22, x22, #0x490
  409b20:	add	x24, x22, #0x100
  409b24:	mov	x23, #0x0                   	// #0
  409b28:	b	409b34 <ferror@plt+0x83b4>
  409b2c:	cmp	x23, #0x60
  409b30:	b.eq	409ba4 <ferror@plt+0x8424>  // b.none
  409b34:	add	x1, x24, x23, lsl #4
  409b38:	mov	w19, w23
  409b3c:	mov	x0, x20
  409b40:	add	x23, x23, #0x1
  409b44:	ldr	x1, [x1, #8]
  409b48:	bl	401630 <strcmp@plt>
  409b4c:	cbnz	w0, 409b2c <ferror@plt+0x83ac>
  409b50:	ldr	w0, [x21, #56]
  409b54:	cmp	w0, #0x5
  409b58:	b.le	40986c <ferror@plt+0x80ec>
  409b5c:	mov	w2, #0x5                   	// #5
  409b60:	adrp	x1, 40f000 <ferror@plt+0xd880>
  409b64:	mov	x0, #0x0                   	// #0
  409b68:	add	x1, x1, #0xbc8
  409b6c:	bl	401700 <dcgettext@plt>
  409b70:	add	w19, w19, #0xa0
  409b74:	adrp	x4, 416000 <ferror@plt+0x14880>
  409b78:	add	x4, x4, #0xa8
  409b7c:	mov	x5, x0
  409b80:	mov	x6, x20
  409b84:	mov	x0, x21
  409b88:	add	x4, x4, #0x18
  409b8c:	adrp	x2, 40f000 <ferror@plt+0xd880>
  409b90:	mov	w3, #0x166                 	// #358
  409b94:	add	x2, x2, #0xb18
  409b98:	mov	w1, #0x6                   	// #6
  409b9c:	bl	401fe8 <ferror@plt+0x868>
  409ba0:	b	409738 <ferror@plt+0x7fb8>
  409ba4:	add	x22, x22, #0x700
  409ba8:	mov	w19, #0x0                   	// #0
  409bac:	b	409bbc <ferror@plt+0x843c>
  409bb0:	add	w19, w19, #0x1
  409bb4:	cmp	w19, #0x60
  409bb8:	b.eq	409960 <ferror@plt+0x81e0>  // b.none
  409bbc:	ldr	x1, [x22, #8]
  409bc0:	mov	x0, x20
  409bc4:	add	x22, x22, #0x10
  409bc8:	bl	401630 <strcmp@plt>
  409bcc:	cbnz	w0, 409bb0 <ferror@plt+0x8430>
  409bd0:	ldr	w0, [x21, #56]
  409bd4:	cmp	w0, #0x5
  409bd8:	b.le	40986c <ferror@plt+0x80ec>
  409bdc:	mov	w2, #0x5                   	// #5
  409be0:	adrp	x1, 40f000 <ferror@plt+0xd880>
  409be4:	mov	x0, #0x0                   	// #0
  409be8:	add	x1, x1, #0xbe0
  409bec:	bl	401700 <dcgettext@plt>
  409bf0:	add	w19, w19, #0xa0
  409bf4:	adrp	x4, 416000 <ferror@plt+0x14880>
  409bf8:	add	x4, x4, #0xa8
  409bfc:	mov	x5, x0
  409c00:	mov	x6, x20
  409c04:	mov	x0, x21
  409c08:	add	x4, x4, #0x18
  409c0c:	adrp	x2, 40f000 <ferror@plt+0xd880>
  409c10:	mov	w3, #0x16c                 	// #364
  409c14:	add	x2, x2, #0xb18
  409c18:	mov	w1, #0x6                   	// #6
  409c1c:	bl	401fe8 <ferror@plt+0x868>
  409c20:	b	409738 <ferror@plt+0x7fb8>
  409c24:	nop
  409c28:	mov	w2, #0x1                   	// #1
  409c2c:	b	4095d0 <ferror@plt+0x7e50>
  409c30:	stp	x29, x30, [sp, #-64]!
  409c34:	cmn	w2, #0x1
  409c38:	mov	x29, sp
  409c3c:	stp	x19, x20, [sp, #16]
  409c40:	mov	w20, w2
  409c44:	mov	w19, w1
  409c48:	stp	x21, x22, [sp, #32]
  409c4c:	mov	x22, x0
  409c50:	stp	x23, x24, [sp, #48]
  409c54:	mov	w23, w2
  409c58:	b.ne	409c64 <ferror@plt+0x84e4>  // b.any
  409c5c:	ldr	w23, [x0]
  409c60:	ubfx	x23, x23, #4, #1
  409c64:	asr	w24, w19, #8
  409c68:	cmp	w24, #0x8
  409c6c:	cset	w21, eq  // eq = none
  409c70:	cmp	w19, #0x7f
  409c74:	cset	w0, le
  409c78:	orr	w21, w21, w0
  409c7c:	cbnz	w21, 409cb0 <ferror@plt+0x8530>
  409c80:	cmp	w19, #0xfff
  409c84:	b.le	409cc8 <ferror@plt+0x8548>
  409c88:	eor	w0, w19, #0xf000
  409c8c:	cmp	w0, #0x7f
  409c90:	b.le	409d10 <ferror@plt+0x8590>
  409c94:	cmp	w23, #0x1
  409c98:	mov	w0, #0x1                   	// #1
  409c9c:	b.ne	409d30 <ferror@plt+0x85b0>  // b.any
  409ca0:	cmp	w0, #0x0
  409ca4:	eor	w0, w19, #0xf000
  409ca8:	ccmp	w20, #0x1, #0x0, ne  // ne = any
  409cac:	csel	w19, w0, w19, eq  // eq = none
  409cb0:	mov	w0, w19
  409cb4:	ldp	x19, x20, [sp, #16]
  409cb8:	ldp	x21, x22, [sp, #32]
  409cbc:	ldp	x23, x24, [sp, #48]
  409cc0:	ldp	x29, x30, [sp], #64
  409cc4:	ret
  409cc8:	cbz	w23, 409cb0 <ferror@plt+0x8530>
  409ccc:	cmp	w23, #0x1
  409cd0:	mov	w1, w19
  409cd4:	cset	w21, eq  // eq = none
  409cd8:	mov	x0, x22
  409cdc:	bl	409488 <ferror@plt+0x7d08>
  409ce0:	mov	x1, x0
  409ce4:	cbz	x0, 409cf8 <ferror@plt+0x8578>
  409ce8:	mov	w2, w23
  409cec:	mov	x0, x22
  409cf0:	bl	4095d0 <ferror@plt+0x7e50>
  409cf4:	mov	w19, w0
  409cf8:	cmp	w21, #0x0
  409cfc:	ccmp	w24, #0xb, #0x0, ne  // ne = any
  409d00:	b.eq	409d18 <ferror@plt+0x8598>  // b.none
  409d04:	cmp	w19, #0xfff
  409d08:	cset	w0, gt
  409d0c:	b	409ca0 <ferror@plt+0x8520>
  409d10:	mov	w19, w0
  409d14:	b	409cb0 <ferror@plt+0x8530>
  409d18:	eor	w0, w19, #0xf000
  409d1c:	cmp	w0, #0xff
  409d20:	b.gt	409d04 <ferror@plt+0x8584>
  409d24:	mov	w19, #0xb00                 	// #2816
  409d28:	orr	w19, w0, w19
  409d2c:	b	409d04 <ferror@plt+0x8584>
  409d30:	mov	w1, w19
  409d34:	mov	x0, x22
  409d38:	bl	409488 <ferror@plt+0x7d08>
  409d3c:	mov	x1, x0
  409d40:	cbnz	x0, 409ce8 <ferror@plt+0x8568>
  409d44:	b	409d04 <ferror@plt+0x8584>
  409d48:	cmp	wzr, w1, lsr #8
  409d4c:	b.ne	409d70 <ferror@plt+0x85f0>  // b.any
  409d50:	ldr	w2, [x0]
  409d54:	cmp	w1, #0x7f
  409d58:	and	w2, w2, #0x10
  409d5c:	ccmp	w2, #0x0, #0x4, gt
  409d60:	b.ne	409d88 <ferror@plt+0x8608>  // b.any
  409d64:	mov	w0, #0xb00                 	// #2816
  409d68:	orr	w0, w1, w0
  409d6c:	ret
  409d70:	eor	w2, w1, #0xf000
  409d74:	cmp	w2, #0xff
  409d78:	b.gt	409d88 <ferror@plt+0x8608>
  409d7c:	mov	w1, #0xb00                 	// #2816
  409d80:	orr	w0, w2, w1
  409d84:	ret
  409d88:	mov	w2, #0xffffffff            	// #-1
  409d8c:	b	409c30 <ferror@plt+0x84b0>
  409d90:	stp	x29, x30, [sp, #-96]!
  409d94:	mov	x2, x5
  409d98:	mov	w1, #0x1                   	// #1
  409d9c:	mov	x29, sp
  409da0:	ldp	x4, x5, [x6]
  409da4:	stp	x4, x5, [sp, #32]
  409da8:	add	x3, sp, #0x20
  409dac:	ldp	x4, x5, [x6, #16]
  409db0:	str	x19, [sp, #16]
  409db4:	mov	x19, x0
  409db8:	stp	x4, x5, [sp, #48]
  409dbc:	bl	401540 <__vfprintf_chk@plt>
  409dc0:	mov	x1, x19
  409dc4:	mov	w0, #0xa                   	// #10
  409dc8:	ldr	x19, [sp, #16]
  409dcc:	ldp	x29, x30, [sp], #96
  409dd0:	b	401460 <fputc@plt>
  409dd4:	nop
  409dd8:	stp	x29, x30, [sp, #-224]!
  409ddc:	mov	x29, sp
  409de0:	str	q0, [sp, #80]
  409de4:	str	q1, [sp, #96]
  409de8:	ldr	x8, [x0]
  409dec:	str	q2, [sp, #112]
  409df0:	str	q3, [sp, #128]
  409df4:	str	q4, [sp, #144]
  409df8:	str	q5, [sp, #160]
  409dfc:	str	q6, [sp, #176]
  409e00:	str	q7, [sp, #192]
  409e04:	stp	x6, x7, [sp, #208]
  409e08:	cbz	x8, 409e44 <ferror@plt+0x86c4>
  409e0c:	add	x6, sp, #0xe0
  409e10:	stp	x6, x6, [sp, #48]
  409e14:	add	x10, sp, #0xd0
  409e18:	mov	w9, #0xfffffff0            	// #-16
  409e1c:	mov	w7, #0xffffff80            	// #-128
  409e20:	str	x10, [sp, #64]
  409e24:	add	x6, sp, #0x10
  409e28:	stp	w9, w7, [sp, #72]
  409e2c:	ldp	x10, x11, [sp, #48]
  409e30:	ldr	x0, [x0, #8]
  409e34:	stp	x10, x11, [sp, #16]
  409e38:	ldp	x10, x11, [sp, #64]
  409e3c:	stp	x10, x11, [sp, #32]
  409e40:	blr	x8
  409e44:	ldp	x29, x30, [sp], #224
  409e48:	ret
  409e4c:	nop
  409e50:	cbz	x0, 409e5c <ferror@plt+0x86dc>
  409e54:	ldr	x0, [x0]
  409e58:	ret
  409e5c:	mov	x0, #0x0                   	// #0
  409e60:	ret
  409e64:	nop
  409e68:	mov	x3, x0
  409e6c:	cbz	x0, 409e7c <ferror@plt+0x86fc>
  409e70:	mov	w0, #0x0                   	// #0
  409e74:	stp	x1, x2, [x3]
  409e78:	ret
  409e7c:	mov	w0, #0xffffffff            	// #-1
  409e80:	ret
  409e84:	nop
  409e88:	cbz	x0, 409e94 <ferror@plt+0x8714>
  409e8c:	ldr	x0, [x0, #8]
  409e90:	ret
  409e94:	mov	x0, #0x0                   	// #0
  409e98:	ret
  409e9c:	nop
  409ea0:	mov	x2, x0
  409ea4:	cbz	x0, 409eb4 <ferror@plt+0x8734>
  409ea8:	mov	w0, #0x0                   	// #0
  409eac:	str	x1, [x2, #8]
  409eb0:	ret
  409eb4:	mov	w0, #0xffffffff            	// #-1
  409eb8:	ret
  409ebc:	nop
  409ec0:	cbz	x0, 409ecc <ferror@plt+0x874c>
  409ec4:	ldr	w0, [x0, #16]
  409ec8:	ret
  409ecc:	mov	w0, #0xffffffff            	// #-1
  409ed0:	ret
  409ed4:	nop
  409ed8:	mov	x2, x0
  409edc:	cbz	x0, 409eec <ferror@plt+0x876c>
  409ee0:	mov	w0, #0x0                   	// #0
  409ee4:	str	w1, [x2, #16]
  409ee8:	ret
  409eec:	mov	w0, #0xffffffff            	// #-1
  409ef0:	ret
  409ef4:	nop
  409ef8:	stp	x29, x30, [sp, #-32]!
  409efc:	mov	x1, #0x18                  	// #24
  409f00:	mov	x0, #0x1                   	// #1
  409f04:	mov	x29, sp
  409f08:	str	x19, [sp, #16]
  409f0c:	bl	401550 <calloc@plt>
  409f10:	mov	x19, x0
  409f14:	cbz	x0, 409f3c <ferror@plt+0x87bc>
  409f18:	adrp	x2, 432000 <ferror@plt+0x30880>
  409f1c:	adrp	x1, 409000 <ferror@plt+0x7880>
  409f20:	add	x1, x1, #0xd90
  409f24:	ldr	x2, [x2, #3992]
  409f28:	ldr	x2, [x2]
  409f2c:	bl	409e68 <ferror@plt+0x86e8>
  409f30:	mov	x0, x19
  409f34:	mov	w1, #0x3                   	// #3
  409f38:	bl	409ed8 <ferror@plt+0x8758>
  409f3c:	mov	x0, x19
  409f40:	ldr	x19, [sp, #16]
  409f44:	ldp	x29, x30, [sp], #32
  409f48:	ret
  409f4c:	nop
  409f50:	cbz	x0, 409f6c <ferror@plt+0x87ec>
  409f54:	stp	x29, x30, [sp, #-16]!
  409f58:	mov	x29, sp
  409f5c:	bl	401670 <free@plt>
  409f60:	mov	x0, #0x0                   	// #0
  409f64:	ldp	x29, x30, [sp], #16
  409f68:	ret
  409f6c:	mov	x0, #0x0                   	// #0
  409f70:	ret
  409f74:	nop
  409f78:	stp	x29, x30, [sp, #-256]!
  409f7c:	mov	x29, sp
  409f80:	stp	x19, x20, [sp, #16]
  409f84:	mov	x19, x1
  409f88:	stp	x21, x22, [sp, #32]
  409f8c:	add	x22, x1, #0x18
  409f90:	mov	x21, x0
  409f94:	bl	401400 <strlen@plt>
  409f98:	mov	x20, x0
  409f9c:	mov	x0, x22
  409fa0:	bl	401400 <strlen@plt>
  409fa4:	add	x0, x20, x0
  409fa8:	add	x0, x0, #0x2
  409fac:	bl	4014b0 <malloc@plt>
  409fb0:	cbz	x0, 40a06c <ferror@plt+0x88ec>
  409fb4:	mov	x4, x21
  409fb8:	mov	x5, x22
  409fbc:	adrp	x3, 416000 <ferror@plt+0x14880>
  409fc0:	add	x3, x3, #0xd8
  409fc4:	mov	x2, #0xffffffffffffffff    	// #-1
  409fc8:	mov	x20, x0
  409fcc:	mov	w1, #0x1                   	// #1
  409fd0:	bl	401420 <__sprintf_chk@plt>
  409fd4:	mov	x0, x20
  409fd8:	adrp	x1, 410000 <ferror@plt+0xe880>
  409fdc:	add	x1, x1, #0xf00
  409fe0:	bl	4014e0 <popen@plt>
  409fe4:	ldr	w1, [x19, #8]
  409fe8:	mov	x21, x0
  409fec:	str	x21, [x19, #16]
  409ff0:	mov	x0, x20
  409ff4:	orr	w1, w1, #0x2
  409ff8:	str	w1, [x19, #8]
  409ffc:	bl	401670 <free@plt>
  40a000:	mov	w0, #0x0                   	// #0
  40a004:	cbz	x21, 40a018 <ferror@plt+0x8898>
  40a008:	ldp	x19, x20, [sp, #16]
  40a00c:	ldp	x21, x22, [sp, #32]
  40a010:	ldp	x29, x30, [sp], #256
  40a014:	ret
  40a018:	bl	401730 <__errno_location@plt>
  40a01c:	ldr	w0, [x0]
  40a020:	add	x21, sp, #0x38
  40a024:	mov	x2, #0xc8                  	// #200
  40a028:	mov	x1, x21
  40a02c:	bl	401440 <__xpg_strerror_r@plt>
  40a030:	ldr	x0, [x19]
  40a034:	ldr	w1, [x0, #16]
  40a038:	cmp	w1, #0x2
  40a03c:	b.le	40a06c <ferror@plt+0x88ec>
  40a040:	adrp	x5, 416000 <ferror@plt+0x14880>
  40a044:	adrp	x4, 416000 <ferror@plt+0x14880>
  40a048:	adrp	x2, 416000 <ferror@plt+0x14880>
  40a04c:	mov	x7, x21
  40a050:	mov	x6, x20
  40a054:	add	x5, x5, #0xe0
  40a058:	add	x4, x4, #0x208
  40a05c:	add	x2, x2, #0xf0
  40a060:	mov	w3, #0x7b                  	// #123
  40a064:	mov	w1, #0x3                   	// #3
  40a068:	bl	409dd8 <ferror@plt+0x8658>
  40a06c:	mov	w0, #0xffffffff            	// #-1
  40a070:	b	40a008 <ferror@plt+0x8888>
  40a074:	nop
  40a078:	stp	x29, x30, [sp, #-400]!
  40a07c:	mov	x29, sp
  40a080:	stp	x21, x22, [sp, #32]
  40a084:	mov	x22, x0
  40a088:	add	x2, sp, #0x48
  40a08c:	str	x23, [sp, #48]
  40a090:	add	x23, x22, #0x18
  40a094:	mov	x1, x23
  40a098:	mov	w0, #0x0                   	// #0
  40a09c:	bl	401750 <__xstat@plt>
  40a0a0:	cmn	w0, #0x1
  40a0a4:	b.eq	40a16c <ferror@plt+0x89ec>  // b.none
  40a0a8:	ldr	w0, [sp, #88]
  40a0ac:	and	w0, w0, #0xf000
  40a0b0:	cmp	w0, #0x8, lsl #12
  40a0b4:	b.ne	40a16c <ferror@plt+0x89ec>  // b.any
  40a0b8:	mov	x0, x23
  40a0bc:	mov	w1, #0x4                   	// #4
  40a0c0:	bl	4015f0 <access@plt>
  40a0c4:	cmn	w0, #0x1
  40a0c8:	b.eq	40a16c <ferror@plt+0x89ec>  // b.none
  40a0cc:	mov	x0, x23
  40a0d0:	mov	w1, #0x2e                  	// #46
  40a0d4:	bl	4015c0 <strrchr@plt>
  40a0d8:	mov	x21, x0
  40a0dc:	cbz	x0, 40a110 <ferror@plt+0x8990>
  40a0e0:	stp	x19, x20, [sp, #16]
  40a0e4:	adrp	x19, 433000 <ferror@plt+0x31880>
  40a0e8:	add	x19, x19, #0x2d0
  40a0ec:	b	40a104 <ferror@plt+0x8984>
  40a0f0:	ldr	x1, [x19]
  40a0f4:	mov	x0, x21
  40a0f8:	add	x19, x19, #0x10
  40a0fc:	bl	401630 <strcmp@plt>
  40a100:	cbz	w0, 40a14c <ferror@plt+0x89cc>
  40a104:	ldr	x20, [x19, #8]
  40a108:	cbnz	x20, 40a0f0 <ferror@plt+0x8970>
  40a10c:	ldp	x19, x20, [sp, #16]
  40a110:	adrp	x1, 410000 <ferror@plt+0xe880>
  40a114:	ldr	w2, [x22, #8]
  40a118:	add	x1, x1, #0xf00
  40a11c:	mov	x0, x23
  40a120:	and	w2, w2, #0xfffffffd
  40a124:	str	w2, [x22, #8]
  40a128:	bl	4014a0 <fopen@plt>
  40a12c:	mov	x1, x0
  40a130:	str	x1, [x22, #16]
  40a134:	mov	w0, #0x0                   	// #0
  40a138:	cbz	x1, 40a174 <ferror@plt+0x89f4>
  40a13c:	ldp	x21, x22, [sp, #32]
  40a140:	ldr	x23, [sp, #48]
  40a144:	ldp	x29, x30, [sp], #400
  40a148:	ret
  40a14c:	mov	x1, x22
  40a150:	mov	x0, x20
  40a154:	bl	409f78 <ferror@plt+0x87f8>
  40a158:	ldp	x19, x20, [sp, #16]
  40a15c:	ldp	x21, x22, [sp, #32]
  40a160:	ldr	x23, [sp, #48]
  40a164:	ldp	x29, x30, [sp], #400
  40a168:	ret
  40a16c:	mov	w0, #0xffffffff            	// #-1
  40a170:	b	40a13c <ferror@plt+0x89bc>
  40a174:	stp	x19, x20, [sp, #16]
  40a178:	bl	401730 <__errno_location@plt>
  40a17c:	ldr	w0, [x0]
  40a180:	add	x19, sp, #0xc8
  40a184:	mov	x2, #0xc8                  	// #200
  40a188:	mov	x1, x19
  40a18c:	bl	401440 <__xpg_strerror_r@plt>
  40a190:	ldr	x0, [x22]
  40a194:	ldr	w1, [x0, #16]
  40a198:	cmp	w1, #0x2
  40a19c:	b.gt	40a1ac <ferror@plt+0x8a2c>
  40a1a0:	mov	w0, #0xffffffff            	// #-1
  40a1a4:	ldp	x19, x20, [sp, #16]
  40a1a8:	b	40a13c <ferror@plt+0x89bc>
  40a1ac:	adrp	x4, 416000 <ferror@plt+0x14880>
  40a1b0:	add	x4, x4, #0x208
  40a1b4:	mov	x7, x19
  40a1b8:	mov	x6, x23
  40a1bc:	add	x4, x4, #0x10
  40a1c0:	adrp	x5, 416000 <ferror@plt+0x14880>
  40a1c4:	adrp	x2, 416000 <ferror@plt+0x14880>
  40a1c8:	add	x5, x5, #0x100
  40a1cc:	add	x2, x2, #0xf0
  40a1d0:	mov	w3, #0x9c                  	// #156
  40a1d4:	mov	w1, #0x3                   	// #3
  40a1d8:	bl	409dd8 <ferror@plt+0x8658>
  40a1dc:	b	40a1a0 <ferror@plt+0x8a20>
  40a1e0:	sub	sp, sp, #0x1a0
  40a1e4:	stp	x29, x30, [sp, #16]
  40a1e8:	add	x29, sp, #0x10
  40a1ec:	stp	x19, x20, [sp, #32]
  40a1f0:	mov	x19, x0
  40a1f4:	stp	x3, x0, [sp, #184]
  40a1f8:	ldr	w0, [x4, #8]
  40a1fc:	stp	x25, x26, [sp, #80]
  40a200:	mov	x26, x1
  40a204:	and	w0, w0, #0xfffffffd
  40a208:	str	w0, [x4, #8]
  40a20c:	mov	x0, x1
  40a210:	str	xzr, [x4, #16]
  40a214:	str	w2, [sp, #148]
  40a218:	str	x4, [sp, #160]
  40a21c:	bl	401400 <strlen@plt>
  40a220:	mov	w1, #0x2f                  	// #47
  40a224:	str	x0, [sp, #128]
  40a228:	mov	x0, x19
  40a22c:	bl	4016b0 <strchr@plt>
  40a230:	str	x0, [sp, #120]
  40a234:	cbz	x0, 40a6fc <ferror@plt+0x8f7c>
  40a238:	sub	x1, x0, x19
  40a23c:	mov	x0, x19
  40a240:	bl	4016a0 <strndup@plt>
  40a244:	str	x0, [sp, #152]
  40a248:	cbz	x0, 40a854 <ferror@plt+0x90d4>
  40a24c:	adrp	x3, 432000 <ferror@plt+0x30880>
  40a250:	add	x1, sp, #0xd0
  40a254:	mov	x0, x26
  40a258:	mov	x2, #0x0                   	// #0
  40a25c:	ldr	x3, [x3, #4000]
  40a260:	str	xzr, [sp, #208]
  40a264:	bl	401690 <scandir@plt>
  40a268:	str	w0, [sp, #176]
  40a26c:	tbnz	w0, #31, 40a7d4 <ferror@plt+0x9054>
  40a270:	ldr	w0, [sp, #176]
  40a274:	stp	x23, x24, [sp, #64]
  40a278:	sub	w23, w0, #0x1
  40a27c:	add	x23, x23, #0x1
  40a280:	mov	w0, #0xffffffff            	// #-1
  40a284:	stp	x27, x28, [sp, #96]
  40a288:	adrp	x27, 416000 <ferror@plt+0x14880>
  40a28c:	add	x28, sp, #0xd8
  40a290:	add	x27, x27, #0x130
  40a294:	lsl	x23, x23, #3
  40a298:	stp	x21, x22, [sp, #48]
  40a29c:	str	wzr, [sp, #172]
  40a2a0:	str	w0, [sp, #180]
  40a2a4:	mov	w0, #0x1                   	// #1
  40a2a8:	str	w0, [sp, #168]
  40a2ac:	str	xzr, [sp, #200]
  40a2b0:	ldr	w0, [sp, #176]
  40a2b4:	cbz	w0, 40a500 <ferror@plt+0x8d80>
  40a2b8:	ldr	w0, [sp, #172]
  40a2bc:	mov	x19, #0x0                   	// #0
  40a2c0:	str	w0, [sp, #144]
  40a2c4:	b	40a2ec <ferror@plt+0x8b6c>
  40a2c8:	ldrb	w1, [x21, #19]
  40a2cc:	cmp	w1, #0x2e
  40a2d0:	b.ne	40a4d4 <ferror@plt+0x8d54>  // b.any
  40a2d4:	ldrb	w1, [x24, #1]
  40a2d8:	cbnz	w1, 40a4d4 <ferror@plt+0x8d54>
  40a2dc:	nop
  40a2e0:	add	x19, x19, #0x8
  40a2e4:	cmp	x23, x19
  40a2e8:	b.eq	40a500 <ferror@plt+0x8d80>  // b.none
  40a2ec:	ldr	x20, [sp, #208]
  40a2f0:	ldr	x21, [x20, x19]
  40a2f4:	add	x24, x21, #0x13
  40a2f8:	mov	x0, x24
  40a2fc:	bl	401400 <strlen@plt>
  40a300:	cmp	x0, #0x2
  40a304:	b.ls	40a2c8 <ferror@plt+0x8b48>  // b.plast
  40a308:	ldr	x1, [sp, #128]
  40a30c:	add	x2, x1, #0x2
  40a310:	add	x2, x2, x0
  40a314:	cmp	x2, #0x1, lsl #12
  40a318:	b.hi	40a2e0 <ferror@plt+0x8b60>  // b.pmore
  40a31c:	ldp	w25, w0, [sp, #144]
  40a320:	cmp	w0, #0x0
  40a324:	ldr	x0, [sp, #120]
  40a328:	cset	w21, ne  // ne = any
  40a32c:	cbz	x0, 40a598 <ferror@plt+0x8e18>
  40a330:	ldr	x1, [sp, #152]
  40a334:	mov	x0, x24
  40a338:	str	x2, [sp, #136]
  40a33c:	bl	401630 <strcmp@plt>
  40a340:	ldr	x2, [sp, #136]
  40a344:	cbnz	w0, 40a580 <ferror@plt+0x8e00>
  40a348:	mov	w0, #0x1                   	// #1
  40a34c:	str	w0, [sp, #136]
  40a350:	mov	x0, x2
  40a354:	bl	4014b0 <malloc@plt>
  40a358:	mov	x22, x0
  40a35c:	cbz	x0, 40a848 <ferror@plt+0x90c8>
  40a360:	mov	x5, x24
  40a364:	mov	x4, x26
  40a368:	mov	x3, x27
  40a36c:	mov	x2, #0xffffffffffffffff    	// #-1
  40a370:	mov	w1, #0x1                   	// #1
  40a374:	bl	401420 <__sprintf_chk@plt>
  40a378:	mov	x2, x28
  40a37c:	mov	x1, x22
  40a380:	mov	w0, #0x0                   	// #0
  40a384:	bl	401750 <__xstat@plt>
  40a388:	cbnz	w0, 40a39c <ferror@plt+0x8c1c>
  40a38c:	ldr	w0, [sp, #232]
  40a390:	and	w0, w0, #0xf000
  40a394:	cmp	w0, #0x4, lsl #12
  40a398:	b.eq	40a5b0 <ferror@plt+0x8e30>  // b.none
  40a39c:	mov	x0, x22
  40a3a0:	bl	401670 <free@plt>
  40a3a4:	ldr	w0, [sp, #168]
  40a3a8:	cbz	w0, 40a5f8 <ferror@plt+0x8e78>
  40a3ac:	ldr	x0, [sp, #120]
  40a3b0:	cmp	x0, #0x0
  40a3b4:	ccmp	w25, #0x0, #0x0, eq  // eq = none
  40a3b8:	b.ne	40a2e0 <ferror@plt+0x8b60>  // b.any
  40a3bc:	ldr	x1, [sp, #208]
  40a3c0:	mov	x5, x26
  40a3c4:	ldr	x0, [sp, #160]
  40a3c8:	mov	x4, x27
  40a3cc:	ldr	x6, [x1, x19]
  40a3d0:	add	x20, x0, #0x18
  40a3d4:	mov	x3, #0xffffffffffffffff    	// #-1
  40a3d8:	mov	w2, #0x1                   	// #1
  40a3dc:	add	x6, x6, #0x13
  40a3e0:	mov	x1, #0x1000                	// #4096
  40a3e4:	mov	x0, x20
  40a3e8:	bl	401480 <__snprintf_chk@plt>
  40a3ec:	mov	x2, x28
  40a3f0:	mov	x1, x20
  40a3f4:	mov	w0, #0x0                   	// #0
  40a3f8:	bl	401750 <__xstat@plt>
  40a3fc:	cbnz	w0, 40a2e0 <ferror@plt+0x8b60>
  40a400:	ldr	w0, [sp, #232]
  40a404:	and	w0, w0, #0xf000
  40a408:	cmp	w0, #0x8, lsl #12
  40a40c:	b.ne	40a2e0 <ferror@plt+0x8b60>  // b.any
  40a410:	ldr	x0, [sp, #208]
  40a414:	ldr	x1, [sp, #192]
  40a418:	ldr	x0, [x0, x19]
  40a41c:	mov	x2, x1
  40a420:	ldrb	w1, [x1]
  40a424:	add	x20, x0, #0x13
  40a428:	ldrb	w0, [x0, #19]
  40a42c:	cbnz	w0, 40a440 <ferror@plt+0x8cc0>
  40a430:	b	40a448 <ferror@plt+0x8cc8>
  40a434:	ldrb	w0, [x20, #1]!
  40a438:	ldrb	w1, [x2, #1]!
  40a43c:	cbz	w0, 40a448 <ferror@plt+0x8cc8>
  40a440:	cmp	w1, w0
  40a444:	b.eq	40a434 <ferror@plt+0x8cb4>  // b.none
  40a448:	cbnz	w1, 40a2e0 <ferror@plt+0x8b60>
  40a44c:	ldr	x22, [sp, #184]
  40a450:	ldr	x21, [x22]
  40a454:	cbz	x21, 40a2e0 <ferror@plt+0x8b60>
  40a458:	adrp	x0, 433000 <ferror@plt+0x31880>
  40a45c:	add	x0, x0, #0x2d0
  40a460:	mov	x1, x21
  40a464:	mov	w25, #0x0                   	// #0
  40a468:	ldr	x0, [x0, #8]
  40a46c:	str	x0, [sp, #136]
  40a470:	mov	x0, x20
  40a474:	bl	401630 <strcmp@plt>
  40a478:	cbz	w0, 40a4b8 <ferror@plt+0x8d38>
  40a47c:	mov	x0, x21
  40a480:	bl	401400 <strlen@plt>
  40a484:	mov	x1, x21
  40a488:	mov	x21, x0
  40a48c:	mov	x2, x21
  40a490:	mov	x0, x20
  40a494:	bl	4014f0 <strncmp@plt>
  40a498:	cbz	w0, 40a624 <ferror@plt+0x8ea4>
  40a49c:	add	w25, w25, #0x1
  40a4a0:	ldr	x21, [x22, w25, uxtw #3]
  40a4a4:	cbz	x21, 40a2e0 <ferror@plt+0x8b60>
  40a4a8:	mov	x1, x21
  40a4ac:	mov	x0, x20
  40a4b0:	bl	401630 <strcmp@plt>
  40a4b4:	cbnz	w0, 40a47c <ferror@plt+0x8cfc>
  40a4b8:	ldr	w0, [sp, #180]
  40a4bc:	cmp	w0, w25
  40a4c0:	b.ls	40a66c <ferror@plt+0x8eec>  // b.plast
  40a4c4:	str	wzr, [sp, #168]
  40a4c8:	str	w25, [sp, #180]
  40a4cc:	str	xzr, [sp, #200]
  40a4d0:	b	40a2e0 <ferror@plt+0x8b60>
  40a4d4:	ldrb	w1, [x21, #19]
  40a4d8:	cmp	w1, #0x2e
  40a4dc:	b.ne	40a308 <ferror@plt+0x8b88>  // b.any
  40a4e0:	ldrb	w1, [x24, #1]
  40a4e4:	cmp	w1, #0x2e
  40a4e8:	b.ne	40a308 <ferror@plt+0x8b88>  // b.any
  40a4ec:	ldrb	w1, [x24, #2]
  40a4f0:	cbnz	w1, 40a308 <ferror@plt+0x8b88>
  40a4f4:	add	x19, x19, #0x8
  40a4f8:	cmp	x23, x19
  40a4fc:	b.ne	40a2ec <ferror@plt+0x8b6c>  // b.any
  40a500:	ldr	w1, [sp, #172]
  40a504:	ldr	w0, [sp, #180]
  40a508:	eor	w19, w1, #0x1
  40a50c:	cmn	w0, #0x1
  40a510:	eor	w0, w1, #0x1
  40a514:	csel	w0, w0, wzr, ne  // ne = any
  40a518:	cbnz	w0, 40a674 <ferror@plt+0x8ef4>
  40a51c:	ldr	w0, [sp, #148]
  40a520:	cmp	w0, #0x0
  40a524:	mov	w0, #0x1                   	// #1
  40a528:	str	w0, [sp, #172]
  40a52c:	cset	w0, gt
  40a530:	tst	w0, w19
  40a534:	b.ne	40a2b0 <ferror@plt+0x8b30>  // b.any
  40a538:	ldr	x20, [sp, #208]
  40a53c:	cbz	x20, 40a7c4 <ferror@plt+0x9044>
  40a540:	ldr	w0, [sp, #176]
  40a544:	cbnz	w0, 40a600 <ferror@plt+0x8e80>
  40a548:	ldp	x21, x22, [sp, #48]
  40a54c:	ldp	x23, x24, [sp, #64]
  40a550:	ldp	x27, x28, [sp, #96]
  40a554:	mov	x0, x20
  40a558:	bl	401670 <free@plt>
  40a55c:	ldr	x0, [sp, #152]
  40a560:	cbz	x0, 40a568 <ferror@plt+0x8de8>
  40a564:	bl	401670 <free@plt>
  40a568:	ldr	w0, [sp, #168]
  40a56c:	ldp	x29, x30, [sp, #16]
  40a570:	ldp	x19, x20, [sp, #32]
  40a574:	ldp	x25, x26, [sp, #80]
  40a578:	add	sp, sp, #0x1a0
  40a57c:	ret
  40a580:	ldr	w0, [sp, #144]
  40a584:	ands	w25, w0, w21
  40a588:	b.eq	40a2e0 <ferror@plt+0x8b60>  // b.none
  40a58c:	mov	w21, w25
  40a590:	str	wzr, [sp, #136]
  40a594:	b	40a350 <ferror@plt+0x8bd0>
  40a598:	ldr	w0, [sp, #144]
  40a59c:	ands	w21, w0, w21
  40a5a0:	b.eq	40a3ac <ferror@plt+0x8c2c>  // b.none
  40a5a4:	mov	w25, w21
  40a5a8:	str	wzr, [sp, #136]
  40a5ac:	b	40a350 <ferror@plt+0x8bd0>
  40a5b0:	ldr	w0, [sp, #136]
  40a5b4:	cbnz	w0, 40a6d8 <ferror@plt+0x8f58>
  40a5b8:	ldr	w0, [sp, #168]
  40a5bc:	cmp	w0, #0x0
  40a5c0:	ccmp	w21, #0x0, #0x4, ne  // ne = any
  40a5c4:	b.eq	40a39c <ferror@plt+0x8c1c>  // b.none
  40a5c8:	ldr	w0, [sp, #148]
  40a5cc:	mov	x1, x22
  40a5d0:	ldr	x4, [sp, #160]
  40a5d4:	sub	w2, w0, #0x1
  40a5d8:	ldp	x3, x0, [sp, #184]
  40a5dc:	bl	40a1e0 <ferror@plt+0x8a60>
  40a5e0:	str	w0, [sp, #168]
  40a5e4:	mov	x0, x22
  40a5e8:	bl	401670 <free@plt>
  40a5ec:	ldr	w0, [sp, #168]
  40a5f0:	cbnz	w0, 40a3ac <ferror@plt+0x8c2c>
  40a5f4:	nop
  40a5f8:	ldr	x20, [sp, #208]
  40a5fc:	cbz	x20, 40a7c4 <ferror@plt+0x9044>
  40a600:	ldr	w21, [sp, #176]
  40a604:	mov	x19, #0x0                   	// #0
  40a608:	ldr	x0, [x20, x19, lsl #3]
  40a60c:	add	x19, x19, #0x1
  40a610:	bl	401670 <free@plt>
  40a614:	cmp	w21, w19
  40a618:	ldr	x20, [sp, #208]
  40a61c:	b.gt	40a608 <ferror@plt+0x8e88>
  40a620:	b	40a548 <ferror@plt+0x8dc8>
  40a624:	ldr	x0, [sp, #136]
  40a628:	cbz	x0, 40a49c <ferror@plt+0x8d1c>
  40a62c:	adrp	x0, 433000 <ferror@plt+0x31880>
  40a630:	add	x21, x20, x21
  40a634:	add	x24, x0, #0x2d0
  40a638:	b	40a648 <ferror@plt+0x8ec8>
  40a63c:	ldr	x0, [x24, #24]
  40a640:	add	x24, x24, #0x10
  40a644:	cbz	x0, 40a49c <ferror@plt+0x8d1c>
  40a648:	ldr	x1, [x24]
  40a64c:	mov	x0, x21
  40a650:	bl	401630 <strcmp@plt>
  40a654:	cbnz	w0, 40a63c <ferror@plt+0x8ebc>
  40a658:	ldr	w0, [sp, #180]
  40a65c:	cmp	w0, w25
  40a660:	b.ls	40a66c <ferror@plt+0x8eec>  // b.plast
  40a664:	str	w25, [sp, #180]
  40a668:	str	x24, [sp, #200]
  40a66c:	str	wzr, [sp, #168]
  40a670:	b	40a2e0 <ferror@plt+0x8b60>
  40a674:	ldr	w1, [sp, #180]
  40a678:	ldr	x0, [sp, #184]
  40a67c:	ldr	x21, [sp, #200]
  40a680:	ldr	x22, [sp, #160]
  40a684:	ldr	x7, [x0, w1, uxtw #3]
  40a688:	add	x20, x22, #0x18
  40a68c:	cbz	x21, 40a704 <ferror@plt+0x8f84>
  40a690:	ldr	x6, [sp, #192]
  40a694:	mov	x1, #0x1000                	// #4096
  40a698:	ldr	x0, [x21]
  40a69c:	str	x0, [sp]
  40a6a0:	mov	x5, x26
  40a6a4:	mov	x0, x20
  40a6a8:	adrp	x4, 416000 <ferror@plt+0x14880>
  40a6ac:	mov	x3, #0xffffffffffffffff    	// #-1
  40a6b0:	add	x4, x4, #0x138
  40a6b4:	mov	w2, #0x1                   	// #1
  40a6b8:	bl	401480 <__snprintf_chk@plt>
  40a6bc:	ldr	x0, [x21, #8]
  40a6c0:	mov	x1, x22
  40a6c4:	bl	409f78 <ferror@plt+0x87f8>
  40a6c8:	tbz	w0, #31, 40a51c <ferror@plt+0x8d9c>
  40a6cc:	mov	w0, #0xffffffff            	// #-1
  40a6d0:	str	w0, [sp, #168]
  40a6d4:	b	40a538 <ferror@plt+0x8db8>
  40a6d8:	ldr	x4, [sp, #160]
  40a6dc:	mov	x1, x22
  40a6e0:	ldr	x3, [sp, #184]
  40a6e4:	mov	w2, #0x0                   	// #0
  40a6e8:	ldr	x0, [sp, #120]
  40a6ec:	add	x0, x0, #0x1
  40a6f0:	bl	40a1e0 <ferror@plt+0x8a60>
  40a6f4:	str	w0, [sp, #168]
  40a6f8:	b	40a5b8 <ferror@plt+0x8e38>
  40a6fc:	str	xzr, [sp, #152]
  40a700:	b	40a24c <ferror@plt+0x8acc>
  40a704:	ldr	x6, [sp, #192]
  40a708:	adrp	x0, 416000 <ferror@plt+0x14880>
  40a70c:	add	x0, x0, #0x3e0
  40a710:	str	x0, [sp]
  40a714:	mov	x5, x26
  40a718:	mov	x3, #0xffffffffffffffff    	// #-1
  40a71c:	mov	w2, #0x1                   	// #1
  40a720:	mov	x1, #0x1000                	// #4096
  40a724:	mov	x0, x20
  40a728:	adrp	x4, 416000 <ferror@plt+0x14880>
  40a72c:	add	x4, x4, #0x138
  40a730:	bl	401480 <__snprintf_chk@plt>
  40a734:	ldr	x21, [sp, #160]
  40a738:	mov	x0, x20
  40a73c:	adrp	x1, 410000 <ferror@plt+0xe880>
  40a740:	add	x1, x1, #0xf00
  40a744:	ldr	w2, [x21, #8]
  40a748:	and	w2, w2, #0xfffffffd
  40a74c:	str	w2, [x21, #8]
  40a750:	bl	4014a0 <fopen@plt>
  40a754:	str	x0, [x21, #16]
  40a758:	cbnz	x0, 40a51c <ferror@plt+0x8d9c>
  40a75c:	bl	401730 <__errno_location@plt>
  40a760:	ldr	w0, [x0]
  40a764:	add	x19, sp, #0xd8
  40a768:	mov	x2, #0xc8                  	// #200
  40a76c:	mov	x1, x19
  40a770:	bl	401440 <__xpg_strerror_r@plt>
  40a774:	ldr	x0, [sp, #160]
  40a778:	ldr	x0, [x0]
  40a77c:	ldr	w1, [x0, #16]
  40a780:	cmp	w1, #0x2
  40a784:	b.le	40a6cc <ferror@plt+0x8f4c>
  40a788:	mov	w8, #0xffffffff            	// #-1
  40a78c:	adrp	x4, 416000 <ferror@plt+0x14880>
  40a790:	add	x4, x4, #0x208
  40a794:	mov	x7, x19
  40a798:	mov	x6, x20
  40a79c:	add	x4, x4, #0x20
  40a7a0:	adrp	x5, 416000 <ferror@plt+0x14880>
  40a7a4:	adrp	x2, 416000 <ferror@plt+0x14880>
  40a7a8:	add	x5, x5, #0x100
  40a7ac:	add	x2, x2, #0xf0
  40a7b0:	mov	w3, #0x160                 	// #352
  40a7b4:	mov	w1, #0x3                   	// #3
  40a7b8:	str	w8, [sp, #168]
  40a7bc:	bl	409dd8 <ferror@plt+0x8658>
  40a7c0:	b	40a538 <ferror@plt+0x8db8>
  40a7c4:	ldp	x21, x22, [sp, #48]
  40a7c8:	ldp	x23, x24, [sp, #64]
  40a7cc:	ldp	x27, x28, [sp, #96]
  40a7d0:	b	40a55c <ferror@plt+0x8ddc>
  40a7d4:	bl	401730 <__errno_location@plt>
  40a7d8:	ldr	w0, [x0]
  40a7dc:	add	x19, sp, #0xd8
  40a7e0:	mov	x2, #0xc8                  	// #200
  40a7e4:	mov	x1, x19
  40a7e8:	bl	401440 <__xpg_strerror_r@plt>
  40a7ec:	ldr	x0, [sp, #160]
  40a7f0:	ldr	x0, [x0]
  40a7f4:	ldr	w1, [x0, #16]
  40a7f8:	cmp	w1, #0x6
  40a7fc:	b.gt	40a814 <ferror@plt+0x9094>
  40a800:	ldr	x20, [sp, #208]
  40a804:	mov	w0, #0xffffffff            	// #-1
  40a808:	str	w0, [sp, #168]
  40a80c:	cbnz	x20, 40a554 <ferror@plt+0x8dd4>
  40a810:	b	40a55c <ferror@plt+0x8ddc>
  40a814:	adrp	x4, 416000 <ferror@plt+0x14880>
  40a818:	add	x4, x4, #0x208
  40a81c:	mov	x7, x19
  40a820:	mov	x6, x26
  40a824:	add	x4, x4, #0x20
  40a828:	adrp	x5, 416000 <ferror@plt+0x14880>
  40a82c:	adrp	x2, 416000 <ferror@plt+0x14880>
  40a830:	add	x5, x5, #0x120
  40a834:	add	x2, x2, #0xf0
  40a838:	mov	w3, #0x114                 	// #276
  40a83c:	mov	w1, #0x7                   	// #7
  40a840:	bl	409dd8 <ferror@plt+0x8658>
  40a844:	b	40a800 <ferror@plt+0x9080>
  40a848:	mov	w0, #0xffffffff            	// #-1
  40a84c:	str	w0, [sp, #168]
  40a850:	b	40a5fc <ferror@plt+0x8e7c>
  40a854:	bl	401730 <__errno_location@plt>
  40a858:	ldr	w0, [x0]
  40a85c:	add	x19, sp, #0xd8
  40a860:	mov	x2, #0xc8                  	// #200
  40a864:	mov	x1, x19
  40a868:	bl	401440 <__xpg_strerror_r@plt>
  40a86c:	ldr	x0, [sp, #160]
  40a870:	ldr	x0, [x0]
  40a874:	ldr	w1, [x0, #16]
  40a878:	cmp	w1, #0x2
  40a87c:	b.gt	40a88c <ferror@plt+0x910c>
  40a880:	mov	w0, #0xffffffff            	// #-1
  40a884:	str	w0, [sp, #168]
  40a888:	b	40a568 <ferror@plt+0x8de8>
  40a88c:	mov	w7, #0xffffffff            	// #-1
  40a890:	adrp	x4, 416000 <ferror@plt+0x14880>
  40a894:	add	x4, x4, #0x208
  40a898:	mov	x6, x19
  40a89c:	add	x4, x4, #0x20
  40a8a0:	adrp	x5, 416000 <ferror@plt+0x14880>
  40a8a4:	adrp	x2, 416000 <ferror@plt+0x14880>
  40a8a8:	add	x5, x5, #0x110
  40a8ac:	add	x2, x2, #0xf0
  40a8b0:	mov	w3, #0x109                 	// #265
  40a8b4:	mov	w1, #0x3                   	// #3
  40a8b8:	str	w7, [sp, #168]
  40a8bc:	bl	409dd8 <ferror@plt+0x8658>
  40a8c0:	b	40a568 <ferror@plt+0x8de8>
  40a8c4:	nop
  40a8c8:	stp	x29, x30, [sp, #-32]!
  40a8cc:	mov	x1, #0x1018                	// #4120
  40a8d0:	mov	x29, sp
  40a8d4:	stp	x19, x20, [sp, #16]
  40a8d8:	mov	x20, x0
  40a8dc:	mov	x0, #0x1                   	// #1
  40a8e0:	bl	401550 <calloc@plt>
  40a8e4:	cbz	x0, 40a92c <ferror@plt+0x91ac>
  40a8e8:	str	x20, [x0]
  40a8ec:	mov	x19, x0
  40a8f0:	cbz	x20, 40a904 <ferror@plt+0x9184>
  40a8f4:	mov	x0, x19
  40a8f8:	ldp	x19, x20, [sp, #16]
  40a8fc:	ldp	x29, x30, [sp], #32
  40a900:	ret
  40a904:	bl	409ef8 <ferror@plt+0x8778>
  40a908:	str	x0, [x19]
  40a90c:	cbz	x0, 40a92c <ferror@plt+0x91ac>
  40a910:	ldr	w0, [x19, #8]
  40a914:	orr	w0, w0, #0x1
  40a918:	str	w0, [x19, #8]
  40a91c:	mov	x0, x19
  40a920:	ldp	x19, x20, [sp, #16]
  40a924:	ldp	x29, x30, [sp], #32
  40a928:	ret
  40a92c:	mov	x19, #0x0                   	// #0
  40a930:	b	40a8f4 <ferror@plt+0x9174>
  40a934:	nop
  40a938:	cmp	x0, #0x0
  40a93c:	add	x0, x0, #0x18
  40a940:	csel	x0, x0, xzr, ne  // ne = any
  40a944:	ret
  40a948:	stp	x29, x30, [sp, #-16]!
  40a94c:	mov	x2, #0x1000                	// #4096
  40a950:	add	x0, x0, #0x18
  40a954:	mov	x29, sp
  40a958:	bl	401710 <strncpy@plt>
  40a95c:	mov	w0, #0x0                   	// #0
  40a960:	ldp	x29, x30, [sp], #16
  40a964:	ret
  40a968:	cbz	x0, 40a974 <ferror@plt+0x91f4>
  40a96c:	ldr	x0, [x0, #16]
  40a970:	ret
  40a974:	mov	x0, #0x0                   	// #0
  40a978:	ret
  40a97c:	nop
  40a980:	mov	x2, x0
  40a984:	mov	w0, #0x0                   	// #0
  40a988:	str	x1, [x2, #16]
  40a98c:	ret
  40a990:	cbz	x0, 40a9d4 <ferror@plt+0x9254>
  40a994:	stp	x29, x30, [sp, #-32]!
  40a998:	mov	x29, sp
  40a99c:	str	x19, [sp, #16]
  40a9a0:	mov	x19, x0
  40a9a4:	ldr	x0, [x0, #16]
  40a9a8:	cbz	x0, 40a9c0 <ferror@plt+0x9240>
  40a9ac:	ldr	w1, [x19, #8]
  40a9b0:	tbnz	w1, #1, 40a9cc <ferror@plt+0x924c>
  40a9b4:	bl	401490 <fclose@plt>
  40a9b8:	str	xzr, [x19, #16]
  40a9bc:	strb	wzr, [x19, #24]
  40a9c0:	ldr	x19, [sp, #16]
  40a9c4:	ldp	x29, x30, [sp], #32
  40a9c8:	ret
  40a9cc:	bl	401720 <pclose@plt>
  40a9d0:	b	40a9b8 <ferror@plt+0x9238>
  40a9d4:	ret
  40a9d8:	cbz	x0, 40aa2c <ferror@plt+0x92ac>
  40a9dc:	stp	x29, x30, [sp, #-32]!
  40a9e0:	mov	x29, sp
  40a9e4:	str	x19, [sp, #16]
  40a9e8:	mov	x19, x0
  40a9ec:	ldr	w0, [x0, #8]
  40a9f0:	tbnz	w0, #0, 40aa0c <ferror@plt+0x928c>
  40a9f4:	mov	x0, x19
  40a9f8:	bl	40a990 <ferror@plt+0x9210>
  40a9fc:	mov	x0, x19
  40aa00:	ldr	x19, [sp, #16]
  40aa04:	ldp	x29, x30, [sp], #32
  40aa08:	b	401670 <free@plt>
  40aa0c:	ldr	x0, [x19]
  40aa10:	bl	409f50 <ferror@plt+0x87d0>
  40aa14:	mov	x0, x19
  40aa18:	bl	40a990 <ferror@plt+0x9210>
  40aa1c:	mov	x0, x19
  40aa20:	ldr	x19, [sp, #16]
  40aa24:	ldp	x29, x30, [sp], #32
  40aa28:	b	401670 <free@plt>
  40aa2c:	ret
  40aa30:	stp	x29, x30, [sp, #-336]!
  40aa34:	mov	x29, sp
  40aa38:	stp	x19, x20, [sp, #16]
  40aa3c:	mov	x19, x0
  40aa40:	ldr	x0, [x3, #16]
  40aa44:	stp	x23, x24, [sp, #48]
  40aa48:	mov	x23, x3
  40aa4c:	stp	x27, x28, [sp, #80]
  40aa50:	str	x1, [sp, #112]
  40aa54:	cbnz	x0, 40ad1c <ferror@plt+0x959c>
  40aa58:	ldr	w0, [x3, #8]
  40aa5c:	mov	x1, x19
  40aa60:	stp	x25, x26, [sp, #64]
  40aa64:	add	x20, x3, #0x18
  40aa68:	and	w0, w0, #0xfffffffd
  40aa6c:	str	w0, [x3, #8]
  40aa70:	mov	x25, x2
  40aa74:	mov	x2, #0x1000                	// #4096
  40aa78:	mov	x0, x20
  40aa7c:	bl	401710 <strncpy@plt>
  40aa80:	mov	x0, x23
  40aa84:	bl	40a078 <ferror@plt+0x88f8>
  40aa88:	cbz	w0, 40ab8c <ferror@plt+0x940c>
  40aa8c:	stp	x21, x22, [sp, #32]
  40aa90:	ldrb	w0, [x19]
  40aa94:	cmp	w0, #0x2f
  40aa98:	b.eq	40abd0 <ferror@plt+0x9450>  // b.none
  40aa9c:	ldr	x22, [sp, #112]
  40aaa0:	adrp	x24, 416000 <ferror@plt+0x14880>
  40aaa4:	add	x24, x24, #0x190
  40aaa8:	ldr	x20, [x22], #8
  40aaac:	cbz	x20, 40abac <ferror@plt+0x942c>
  40aab0:	mov	x0, x20
  40aab4:	mov	w21, #0x0                   	// #0
  40aab8:	bl	401400 <strlen@plt>
  40aabc:	cbnz	x0, 40aacc <ferror@plt+0x934c>
  40aac0:	b	40ab58 <ferror@plt+0x93d8>
  40aac4:	add	w21, w21, #0x1
  40aac8:	cbz	x0, 40ab58 <ferror@plt+0x93d8>
  40aacc:	mov	x3, x0
  40aad0:	sub	x0, x0, #0x1
  40aad4:	ldrb	w1, [x20, x0]
  40aad8:	cmp	w1, #0x2a
  40aadc:	b.eq	40aac4 <ferror@plt+0x9344>  // b.none
  40aae0:	b	40aae8 <ferror@plt+0x9368>
  40aae4:	cbz	x3, 40ab58 <ferror@plt+0x93d8>
  40aae8:	mov	x1, x3
  40aaec:	sub	x3, x3, #0x1
  40aaf0:	ldrb	w0, [x20, x3]
  40aaf4:	cmp	w0, #0x2f
  40aaf8:	b.eq	40aae4 <ferror@plt+0x9364>  // b.none
  40aafc:	mov	x0, x20
  40ab00:	bl	4016a0 <strndup@plt>
  40ab04:	mov	x20, x0
  40ab08:	cbz	x20, 40ad64 <ferror@plt+0x95e4>
  40ab0c:	mov	w2, w21
  40ab10:	mov	x4, x23
  40ab14:	mov	x3, x25
  40ab18:	mov	x1, x20
  40ab1c:	mov	x0, x19
  40ab20:	bl	40a1e0 <ferror@plt+0x8a60>
  40ab24:	mov	w28, w0
  40ab28:	mov	x0, x20
  40ab2c:	bl	401670 <free@plt>
  40ab30:	cmp	w28, #0x0
  40ab34:	b.gt	40aaa8 <ferror@plt+0x9328>
  40ab38:	ldp	x21, x22, [sp, #32]
  40ab3c:	ldp	x25, x26, [sp, #64]
  40ab40:	mov	w0, w28
  40ab44:	ldp	x19, x20, [sp, #16]
  40ab48:	ldp	x23, x24, [sp, #48]
  40ab4c:	ldp	x27, x28, [sp, #80]
  40ab50:	ldp	x29, x30, [sp], #336
  40ab54:	ret
  40ab58:	mov	x0, x24
  40ab5c:	bl	401590 <strdup@plt>
  40ab60:	mov	x20, x0
  40ab64:	b	40ab08 <ferror@plt+0x9388>
  40ab68:	mov	x0, x20
  40ab6c:	mov	w1, #0x4                   	// #4
  40ab70:	bl	4015f0 <access@plt>
  40ab74:	cbnz	w0, 40ace8 <ferror@plt+0x9568>
  40ab78:	ldr	x0, [x28, #8]
  40ab7c:	mov	x1, x23
  40ab80:	bl	409f78 <ferror@plt+0x87f8>
  40ab84:	cbnz	w0, 40aa9c <ferror@plt+0x931c>
  40ab88:	ldp	x21, x22, [sp, #32]
  40ab8c:	mov	w28, #0x0                   	// #0
  40ab90:	mov	w0, w28
  40ab94:	ldp	x19, x20, [sp, #16]
  40ab98:	ldp	x23, x24, [sp, #48]
  40ab9c:	ldp	x25, x26, [sp, #64]
  40aba0:	ldp	x27, x28, [sp, #80]
  40aba4:	ldp	x29, x30, [sp], #336
  40aba8:	ret
  40abac:	mov	w28, #0x1                   	// #1
  40abb0:	mov	w0, w28
  40abb4:	ldp	x19, x20, [sp, #16]
  40abb8:	ldp	x21, x22, [sp, #32]
  40abbc:	ldp	x23, x24, [sp, #48]
  40abc0:	ldp	x25, x26, [sp, #64]
  40abc4:	ldp	x27, x28, [sp, #80]
  40abc8:	ldp	x29, x30, [sp], #336
  40abcc:	ret
  40abd0:	ldr	w1, [x23, #8]
  40abd4:	mov	x0, x19
  40abd8:	and	w1, w1, #0xfffffffd
  40abdc:	str	w1, [x23, #8]
  40abe0:	bl	401400 <strlen@plt>
  40abe4:	ldr	x26, [x25]
  40abe8:	cbz	x26, 40aa9c <ferror@plt+0x931c>
  40abec:	add	x0, x0, #0x1
  40abf0:	adrp	x22, 416000 <ferror@plt+0x14880>
  40abf4:	mov	x24, x25
  40abf8:	add	x22, x22, #0x188
  40abfc:	adrp	x28, 416000 <ferror@plt+0x14880>
  40ac00:	str	x0, [sp, #104]
  40ac04:	add	x0, x28, #0x180
  40ac08:	str	x0, [sp, #120]
  40ac0c:	nop
  40ac10:	mov	x0, x26
  40ac14:	bl	401400 <strlen@plt>
  40ac18:	ldr	x1, [sp, #104]
  40ac1c:	add	x21, x1, x0
  40ac20:	cmp	x21, #0x1, lsl #12
  40ac24:	b.hi	40acf4 <ferror@plt+0x9574>  // b.pmore
  40ac28:	ldr	x4, [sp, #120]
  40ac2c:	mov	x6, x26
  40ac30:	mov	x5, x19
  40ac34:	mov	x3, #0xffffffffffffffff    	// #-1
  40ac38:	mov	w2, #0x1                   	// #1
  40ac3c:	mov	x1, #0x1000                	// #4096
  40ac40:	mov	x0, x20
  40ac44:	add	x26, sp, #0x88
  40ac48:	bl	401480 <__snprintf_chk@plt>
  40ac4c:	mov	x2, x26
  40ac50:	mov	x1, x20
  40ac54:	mov	w0, #0x0                   	// #0
  40ac58:	bl	401750 <__xstat@plt>
  40ac5c:	mov	w28, w0
  40ac60:	cbnz	w0, 40ac74 <ferror@plt+0x94f4>
  40ac64:	ldr	w0, [sp, #152]
  40ac68:	and	w0, w0, #0xf000
  40ac6c:	cmp	w0, #0x8, lsl #12
  40ac70:	b.eq	40ad00 <ferror@plt+0x9580>  // b.none
  40ac74:	adrp	x0, 433000 <ferror@plt+0x31880>
  40ac78:	add	x0, x0, #0x2d0
  40ac7c:	mov	x28, x0
  40ac80:	ldr	x0, [x0, #8]
  40ac84:	cbz	x0, 40acf4 <ferror@plt+0x9574>
  40ac88:	ldr	x27, [x28]
  40ac8c:	mov	x0, x27
  40ac90:	bl	401400 <strlen@plt>
  40ac94:	add	x6, x21, x0
  40ac98:	mov	x1, #0x1000                	// #4096
  40ac9c:	mov	x7, x27
  40aca0:	mov	x5, x19
  40aca4:	mov	x4, x22
  40aca8:	mov	x0, x20
  40acac:	cmp	x6, x1
  40acb0:	mov	x3, #0xffffffffffffffff    	// #-1
  40acb4:	mov	w2, #0x1                   	// #1
  40acb8:	b.hi	40ace8 <ferror@plt+0x9568>  // b.pmore
  40acbc:	ldr	x6, [x24]
  40acc0:	bl	401480 <__snprintf_chk@plt>
  40acc4:	mov	x2, x26
  40acc8:	mov	x1, x20
  40accc:	mov	w0, #0x0                   	// #0
  40acd0:	bl	401750 <__xstat@plt>
  40acd4:	cbnz	w0, 40ace8 <ferror@plt+0x9568>
  40acd8:	ldr	w0, [sp, #152]
  40acdc:	and	w0, w0, #0xf000
  40ace0:	cmp	w0, #0x8, lsl #12
  40ace4:	b.eq	40ab68 <ferror@plt+0x93e8>  // b.none
  40ace8:	ldr	x0, [x28, #24]
  40acec:	add	x28, x28, #0x10
  40acf0:	cbnz	x0, 40ac88 <ferror@plt+0x9508>
  40acf4:	ldr	x26, [x24, #8]!
  40acf8:	cbnz	x26, 40ac10 <ferror@plt+0x9490>
  40acfc:	b	40aa9c <ferror@plt+0x931c>
  40ad00:	mov	x0, x20
  40ad04:	adrp	x1, 410000 <ferror@plt+0xe880>
  40ad08:	add	x1, x1, #0xf00
  40ad0c:	bl	4014a0 <fopen@plt>
  40ad10:	str	x0, [x23, #16]
  40ad14:	cbz	x0, 40ac74 <ferror@plt+0x94f4>
  40ad18:	b	40ab38 <ferror@plt+0x93b8>
  40ad1c:	ldr	x0, [x3]
  40ad20:	mov	w28, #0xffffffff            	// #-1
  40ad24:	ldr	w1, [x0, #16]
  40ad28:	cmp	w1, #0x2
  40ad2c:	b.le	40ab40 <ferror@plt+0x93c0>
  40ad30:	adrp	x4, 416000 <ferror@plt+0x14880>
  40ad34:	add	x4, x4, #0x208
  40ad38:	add	x7, x3, #0x18
  40ad3c:	mov	x6, x19
  40ad40:	add	x4, x4, #0x30
  40ad44:	adrp	x5, 416000 <ferror@plt+0x14880>
  40ad48:	adrp	x2, 416000 <ferror@plt+0x14880>
  40ad4c:	add	x5, x5, #0x148
  40ad50:	add	x2, x2, #0xf0
  40ad54:	mov	w3, #0x184                 	// #388
  40ad58:	mov	w1, #0x3                   	// #3
  40ad5c:	bl	409dd8 <ferror@plt+0x8658>
  40ad60:	b	40ab40 <ferror@plt+0x93c0>
  40ad64:	bl	401730 <__errno_location@plt>
  40ad68:	ldr	w0, [x0]
  40ad6c:	add	x19, sp, #0x88
  40ad70:	mov	x2, #0xc8                  	// #200
  40ad74:	mov	x1, x19
  40ad78:	bl	401440 <__xpg_strerror_r@plt>
  40ad7c:	ldr	x0, [x23]
  40ad80:	ldr	w1, [x0, #16]
  40ad84:	cmp	w1, #0x2
  40ad88:	b.gt	40ad9c <ferror@plt+0x961c>
  40ad8c:	mov	w28, #0xffffffff            	// #-1
  40ad90:	ldp	x21, x22, [sp, #32]
  40ad94:	ldp	x25, x26, [sp, #64]
  40ad98:	b	40ab40 <ferror@plt+0x93c0>
  40ad9c:	adrp	x4, 416000 <ferror@plt+0x14880>
  40ada0:	add	x4, x4, #0x208
  40ada4:	mov	x6, x19
  40ada8:	add	x4, x4, #0x30
  40adac:	adrp	x5, 416000 <ferror@plt+0x14880>
  40adb0:	adrp	x2, 416000 <ferror@plt+0x14880>
  40adb4:	add	x5, x5, #0x198
  40adb8:	add	x2, x2, #0xf0
  40adbc:	mov	w3, #0x1ad                 	// #429
  40adc0:	mov	w1, #0x3                   	// #3
  40adc4:	bl	409dd8 <ferror@plt+0x8658>
  40adc8:	b	40ad8c <ferror@plt+0x960c>
  40adcc:	nop
  40add0:	stp	x29, x30, [sp, #-32]!
  40add4:	mov	x29, sp
  40add8:	stp	x19, x20, [sp, #16]
  40addc:	mov	x20, x1
  40ade0:	bl	40a8c8 <ferror@plt+0x9148>
  40ade4:	mov	x19, x0
  40ade8:	cbz	x0, 40ae00 <ferror@plt+0x9680>
  40adec:	mov	x1, x20
  40adf0:	bl	40a948 <ferror@plt+0x91c8>
  40adf4:	mov	x0, x19
  40adf8:	bl	40a078 <ferror@plt+0x88f8>
  40adfc:	tbnz	w0, #31, 40ae10 <ferror@plt+0x9690>
  40ae00:	mov	x0, x19
  40ae04:	ldp	x19, x20, [sp, #16]
  40ae08:	ldp	x29, x30, [sp], #32
  40ae0c:	ret
  40ae10:	mov	x0, x19
  40ae14:	mov	x19, #0x0                   	// #0
  40ae18:	bl	40a9d8 <ferror@plt+0x9258>
  40ae1c:	b	40ae00 <ferror@plt+0x9680>
  40ae20:	stp	x29, x30, [sp, #-48]!
  40ae24:	cmp	x0, #0x0
  40ae28:	ccmp	x1, #0x0, #0x1, ne  // ne = any
  40ae2c:	mov	x29, sp
  40ae30:	stp	x19, x20, [sp, #16]
  40ae34:	b.lt	40aeb0 <ferror@plt+0x9730>  // b.tstop
  40ae38:	mov	x19, x0
  40ae3c:	mov	w20, #0x0                   	// #0
  40ae40:	ldr	x0, [x0, #24]
  40ae44:	cmp	x0, x1
  40ae48:	b.le	40ae5c <ferror@plt+0x96dc>
  40ae4c:	mov	w0, w20
  40ae50:	ldp	x19, x20, [sp, #16]
  40ae54:	ldp	x29, x30, [sp], #48
  40ae58:	ret
  40ae5c:	ldp	x0, x2, [x19]
  40ae60:	stp	x21, x22, [sp, #32]
  40ae64:	add	x22, x1, #0x1
  40ae68:	madd	x1, x1, x2, x2
  40ae6c:	bl	401570 <realloc@plt>
  40ae70:	mov	x21, x0
  40ae74:	cbz	x0, 40aec4 <ferror@plt+0x9744>
  40ae78:	ldr	x0, [x19, #24]
  40ae7c:	mov	w1, #0x0                   	// #0
  40ae80:	ldr	x2, [x19, #8]
  40ae84:	sub	x3, x22, x0
  40ae88:	madd	x0, x2, x0, x21
  40ae8c:	mul	x2, x3, x2
  40ae90:	bl	401530 <memset@plt>
  40ae94:	str	x21, [x19]
  40ae98:	str	x22, [x19, #24]
  40ae9c:	mov	w0, w20
  40aea0:	ldp	x19, x20, [sp, #16]
  40aea4:	ldp	x21, x22, [sp, #32]
  40aea8:	ldp	x29, x30, [sp], #48
  40aeac:	ret
  40aeb0:	bl	401730 <__errno_location@plt>
  40aeb4:	mov	w20, #0xffffffea            	// #-22
  40aeb8:	mov	w1, #0x16                  	// #22
  40aebc:	str	w1, [x0]
  40aec0:	b	40ae4c <ferror@plt+0x96cc>
  40aec4:	bl	401730 <__errno_location@plt>
  40aec8:	mov	w20, #0xfffffff4            	// #-12
  40aecc:	mov	w1, #0xc                   	// #12
  40aed0:	ldp	x21, x22, [sp, #32]
  40aed4:	str	w1, [x0]
  40aed8:	b	40ae4c <ferror@plt+0x96cc>
  40aedc:	nop
  40aee0:	stp	x29, x30, [sp, #-48]!
  40aee4:	cmp	x1, #0x0
  40aee8:	ccmp	x2, #0x0, #0x1, ge  // ge = tcont
  40aeec:	mov	x29, sp
  40aef0:	ccmp	x0, #0x0, #0x4, ge  // ge = tcont
  40aef4:	b.eq	40af40 <ferror@plt+0x97c0>  // b.none
  40aef8:	stp	x19, x20, [sp, #16]
  40aefc:	mov	x19, x0
  40af00:	mov	x20, x2
  40af04:	str	x21, [sp, #32]
  40af08:	mov	x0, x2
  40af0c:	stp	xzr, xzr, [x19, #16]
  40af10:	mov	x21, x1
  40af14:	bl	401550 <calloc@plt>
  40af18:	stp	x0, x21, [x19]
  40af1c:	cmp	x20, #0x0
  40af20:	str	x20, [x19, #24]
  40af24:	ccmp	x0, #0x0, #0x0, ne  // ne = any
  40af28:	mov	w0, #0x0                   	// #0
  40af2c:	b.eq	40af58 <ferror@plt+0x97d8>  // b.none
  40af30:	ldp	x19, x20, [sp, #16]
  40af34:	ldr	x21, [sp, #32]
  40af38:	ldp	x29, x30, [sp], #48
  40af3c:	ret
  40af40:	bl	401730 <__errno_location@plt>
  40af44:	mov	x1, x0
  40af48:	mov	w2, #0x16                  	// #22
  40af4c:	mov	w0, #0xffffffea            	// #-22
  40af50:	str	w2, [x1]
  40af54:	b	40af38 <ferror@plt+0x97b8>
  40af58:	bl	401730 <__errno_location@plt>
  40af5c:	mov	x1, x0
  40af60:	mov	w2, #0xc                   	// #12
  40af64:	mov	w0, #0xfffffff4            	// #-12
  40af68:	ldp	x19, x20, [sp, #16]
  40af6c:	ldr	x21, [sp, #32]
  40af70:	str	w2, [x1]
  40af74:	b	40af38 <ferror@plt+0x97b8>
  40af78:	stp	x29, x30, [sp, #-32]!
  40af7c:	mov	x29, sp
  40af80:	cbz	x0, 40afac <ferror@plt+0x982c>
  40af84:	str	x19, [sp, #16]
  40af88:	mov	x19, x0
  40af8c:	ldr	x0, [x0]
  40af90:	bl	401670 <free@plt>
  40af94:	stp	xzr, xzr, [x19]
  40af98:	mov	w0, #0x0                   	// #0
  40af9c:	stp	xzr, xzr, [x19, #16]
  40afa0:	ldr	x19, [sp, #16]
  40afa4:	ldp	x29, x30, [sp], #32
  40afa8:	ret
  40afac:	bl	401730 <__errno_location@plt>
  40afb0:	mov	x1, x0
  40afb4:	mov	w2, #0x16                  	// #22
  40afb8:	mov	w0, #0xffffffea            	// #-22
  40afbc:	str	w2, [x1]
  40afc0:	b	40afa4 <ferror@plt+0x9824>
  40afc4:	nop
  40afc8:	stp	x29, x30, [sp, #-32]!
  40afcc:	mov	x29, sp
  40afd0:	cbz	x0, 40b004 <ferror@plt+0x9884>
  40afd4:	str	x19, [sp, #16]
  40afd8:	mov	x19, x0
  40afdc:	ldp	x0, x3, [x0]
  40afe0:	mov	w1, #0x0                   	// #0
  40afe4:	ldr	x2, [x19, #24]
  40afe8:	mul	x2, x3, x2
  40afec:	bl	401530 <memset@plt>
  40aff0:	str	xzr, [x19, #16]
  40aff4:	ldr	x19, [sp, #16]
  40aff8:	mov	w0, #0x0                   	// #0
  40affc:	ldp	x29, x30, [sp], #32
  40b000:	ret
  40b004:	bl	401730 <__errno_location@plt>
  40b008:	mov	x1, x0
  40b00c:	mov	w2, #0x16                  	// #22
  40b010:	mov	w0, #0xffffffea            	// #-22
  40b014:	str	w2, [x1]
  40b018:	b	40affc <ferror@plt+0x987c>
  40b01c:	nop
  40b020:	cmp	x0, #0x0
  40b024:	ccmp	x1, #0x0, #0x1, ne  // ne = any
  40b028:	b.lt	40b078 <ferror@plt+0x98f8>  // b.tstop
  40b02c:	ldr	x2, [x0, #24]
  40b030:	cmp	x2, x1
  40b034:	b.le	40b078 <ferror@plt+0x98f8>
  40b038:	ldr	x3, [x0, #8]
  40b03c:	ldr	x0, [x0]
  40b040:	cmp	x3, #0x0
  40b044:	mul	x1, x1, x3
  40b048:	b.le	40b09c <ferror@plt+0x991c>
  40b04c:	add	x2, x0, x3
  40b050:	add	x0, x0, x1
  40b054:	add	x2, x2, x1
  40b058:	b	40b060 <ferror@plt+0x98e0>
  40b05c:	b.eq	40b09c <ferror@plt+0x991c>  // b.none
  40b060:	ldrb	w1, [x0]
  40b064:	add	x0, x0, #0x1
  40b068:	cmp	x0, x2
  40b06c:	cbz	w1, 40b05c <ferror@plt+0x98dc>
  40b070:	mov	w0, #0x1                   	// #1
  40b074:	ret
  40b078:	stp	x29, x30, [sp, #-16]!
  40b07c:	mov	x29, sp
  40b080:	bl	401730 <__errno_location@plt>
  40b084:	mov	x1, x0
  40b088:	mov	w2, #0x16                  	// #22
  40b08c:	mov	w0, #0x0                   	// #0
  40b090:	str	w2, [x1]
  40b094:	ldp	x29, x30, [sp], #16
  40b098:	ret
  40b09c:	mov	w0, #0x0                   	// #0
  40b0a0:	ret
  40b0a4:	nop
  40b0a8:	cmp	x0, #0x0
  40b0ac:	ccmp	x1, #0x0, #0x1, ne  // ne = any
  40b0b0:	b.lt	40b0cc <ferror@plt+0x994c>  // b.tstop
  40b0b4:	ldr	x2, [x0, #24]
  40b0b8:	cmp	x2, x1
  40b0bc:	b.le	40b0cc <ferror@plt+0x994c>
  40b0c0:	ldp	x2, x0, [x0]
  40b0c4:	madd	x0, x1, x0, x2
  40b0c8:	ret
  40b0cc:	stp	x29, x30, [sp, #-16]!
  40b0d0:	mov	x29, sp
  40b0d4:	bl	401730 <__errno_location@plt>
  40b0d8:	mov	x1, x0
  40b0dc:	mov	w2, #0x16                  	// #22
  40b0e0:	mov	x0, #0x0                   	// #0
  40b0e4:	str	w2, [x1]
  40b0e8:	ldp	x29, x30, [sp], #16
  40b0ec:	ret
  40b0f0:	cmp	x0, #0x0
  40b0f4:	ccmp	x1, #0x0, #0x1, ne  // ne = any
  40b0f8:	b.lt	40b114 <ferror@plt+0x9994>  // b.tstop
  40b0fc:	ldr	x2, [x0, #24]
  40b100:	cmp	x2, x1
  40b104:	b.le	40b114 <ferror@plt+0x9994>
  40b108:	ldr	x0, [x0]
  40b10c:	ldr	x0, [x0, x1, lsl #3]
  40b110:	ret
  40b114:	stp	x29, x30, [sp, #-16]!
  40b118:	mov	x29, sp
  40b11c:	bl	401730 <__errno_location@plt>
  40b120:	mov	x1, x0
  40b124:	mov	w2, #0x16                  	// #22
  40b128:	mov	x0, #0x0                   	// #0
  40b12c:	str	w2, [x1]
  40b130:	ldp	x29, x30, [sp], #16
  40b134:	ret
  40b138:	stp	x29, x30, [sp, #-48]!
  40b13c:	mov	x29, sp
  40b140:	stp	x19, x20, [sp, #16]
  40b144:	mov	x19, x0
  40b148:	mov	x20, x1
  40b14c:	str	x21, [sp, #32]
  40b150:	mov	x21, x2
  40b154:	bl	40ae20 <ferror@plt+0x96a0>
  40b158:	tbnz	w0, #31, 40b17c <ferror@plt+0x99fc>
  40b15c:	ldp	x0, x2, [x19]
  40b160:	mov	x1, x21
  40b164:	madd	x0, x2, x20, x0
  40b168:	bl	4013f0 <memcpy@plt>
  40b16c:	ldr	x1, [x19, #16]
  40b170:	mov	w0, #0x0                   	// #0
  40b174:	add	x1, x1, #0x1
  40b178:	str	x1, [x19, #16]
  40b17c:	ldp	x19, x20, [sp, #16]
  40b180:	ldr	x21, [sp, #32]
  40b184:	ldp	x29, x30, [sp], #48
  40b188:	ret
  40b18c:	nop
  40b190:	stp	x29, x30, [sp, #-32]!
  40b194:	mov	x29, sp
  40b198:	cbz	x0, 40b1f8 <ferror@plt+0x9a78>
  40b19c:	ldr	x2, [x0, #24]
  40b1a0:	stp	x19, x20, [sp, #16]
  40b1a4:	mov	x19, x0
  40b1a8:	mov	x20, x1
  40b1ac:	cmp	x2, x1
  40b1b0:	b.le	40b1f4 <ferror@plt+0x9a74>
  40b1b4:	bl	40b020 <ferror@plt+0x98a0>
  40b1b8:	cbnz	w0, 40b1c8 <ferror@plt+0x9a48>
  40b1bc:	ldp	x19, x20, [sp, #16]
  40b1c0:	ldp	x29, x30, [sp], #32
  40b1c4:	ret
  40b1c8:	ldp	x0, x2, [x19]
  40b1cc:	mov	w1, #0x0                   	// #0
  40b1d0:	madd	x0, x2, x20, x0
  40b1d4:	bl	401530 <memset@plt>
  40b1d8:	ldr	x1, [x19, #16]
  40b1dc:	mov	w0, #0x0                   	// #0
  40b1e0:	sub	x1, x1, #0x1
  40b1e4:	str	x1, [x19, #16]
  40b1e8:	ldp	x19, x20, [sp, #16]
  40b1ec:	ldp	x29, x30, [sp], #32
  40b1f0:	ret
  40b1f4:	ldp	x19, x20, [sp, #16]
  40b1f8:	bl	401730 <__errno_location@plt>
  40b1fc:	mov	x1, x0
  40b200:	mov	w2, #0x16                  	// #22
  40b204:	mov	w0, #0xffffffea            	// #-22
  40b208:	str	w2, [x1]
  40b20c:	b	40b1c0 <ferror@plt+0x9a40>
  40b210:	stp	x29, x30, [sp, #-32]!
  40b214:	mov	x29, sp
  40b218:	stp	x19, x20, [sp, #16]
  40b21c:	mov	x20, x1
  40b220:	mov	x19, x0
  40b224:	ldr	x1, [x0, #16]
  40b228:	bl	40ae20 <ferror@plt+0x96a0>
  40b22c:	tbnz	w0, #31, 40b254 <ferror@plt+0x9ad4>
  40b230:	ldp	x0, x2, [x19]
  40b234:	mov	x1, x20
  40b238:	ldr	x3, [x19, #16]
  40b23c:	madd	x0, x2, x3, x0
  40b240:	bl	4013f0 <memcpy@plt>
  40b244:	ldr	x1, [x19, #16]
  40b248:	mov	w0, #0x0                   	// #0
  40b24c:	add	x1, x1, #0x1
  40b250:	str	x1, [x19, #16]
  40b254:	ldp	x19, x20, [sp, #16]
  40b258:	ldp	x29, x30, [sp], #32
  40b25c:	ret
  40b260:	stp	x29, x30, [sp, #-16]!
  40b264:	sxtw	x1, w1
  40b268:	mov	x29, sp
  40b26c:	ldr	x0, [x0, #24]
  40b270:	bl	40b0f0 <ferror@plt+0x9970>
  40b274:	cmp	x0, #0x0
  40b278:	cset	w0, ne  // ne = any
  40b27c:	ldp	x29, x30, [sp], #16
  40b280:	ret
  40b284:	nop
  40b288:	stp	x29, x30, [sp, #-48]!
  40b28c:	sxtw	x1, w1
  40b290:	mov	x29, sp
  40b294:	stp	x19, x20, [sp, #16]
  40b298:	mov	x20, x0
  40b29c:	mov	x19, x2
  40b2a0:	ldr	x0, [x0, #24]
  40b2a4:	stp	x21, x22, [sp, #32]
  40b2a8:	mov	x21, x1
  40b2ac:	bl	40b0f0 <ferror@plt+0x9970>
  40b2b0:	cbz	x0, 40b2dc <ferror@plt+0x9b5c>
  40b2b4:	ldp	w2, w1, [x0]
  40b2b8:	mov	w22, #0x0                   	// #0
  40b2bc:	ldr	w0, [x0, #8]
  40b2c0:	stp	w2, w1, [x19]
  40b2c4:	str	w0, [x19, #8]
  40b2c8:	mov	w0, w22
  40b2cc:	ldp	x19, x20, [sp, #16]
  40b2d0:	ldp	x21, x22, [sp, #32]
  40b2d4:	ldp	x29, x30, [sp], #48
  40b2d8:	ret
  40b2dc:	ldr	w1, [x20, #56]
  40b2e0:	mov	w22, #0xffffffff            	// #-1
  40b2e4:	cmp	w1, #0x2
  40b2e8:	b.le	40b2c8 <ferror@plt+0x9b48>
  40b2ec:	mov	w2, #0x5                   	// #5
  40b2f0:	adrp	x1, 416000 <ferror@plt+0x14880>
  40b2f4:	add	x1, x1, #0x248
  40b2f8:	bl	401700 <dcgettext@plt>
  40b2fc:	mov	w6, w21
  40b300:	mov	x5, x0
  40b304:	adrp	x4, 416000 <ferror@plt+0x14880>
  40b308:	mov	x0, x20
  40b30c:	add	x4, x4, #0x2b8
  40b310:	adrp	x2, 416000 <ferror@plt+0x14880>
  40b314:	mov	w3, #0x1f                  	// #31
  40b318:	add	x2, x2, #0x278
  40b31c:	mov	w1, #0x3                   	// #3
  40b320:	bl	401fe8 <ferror@plt+0x868>
  40b324:	b	40b2c8 <ferror@plt+0x9b48>
  40b328:	stp	x29, x30, [sp, #-48]!
  40b32c:	mov	x29, sp
  40b330:	stp	x19, x20, [sp, #16]
  40b334:	mov	x20, x0
  40b338:	mov	x19, x1
  40b33c:	mov	x0, #0xc                   	// #12
  40b340:	bl	4014b0 <malloc@plt>
  40b344:	str	x0, [sp, #40]
  40b348:	cbz	x0, 40b37c <ferror@plt+0x9bfc>
  40b34c:	mov	x2, x0
  40b350:	add	x1, sp, #0x28
  40b354:	ldr	x3, [x19]
  40b358:	str	x3, [x2]
  40b35c:	ldr	w3, [x19, #8]
  40b360:	ldr	x0, [x20, #24]
  40b364:	str	w3, [x2, #8]
  40b368:	bl	40b210 <ferror@plt+0x9a90>
  40b36c:	mov	w0, #0x0                   	// #0
  40b370:	ldp	x19, x20, [sp, #16]
  40b374:	ldp	x29, x30, [sp], #48
  40b378:	ret
  40b37c:	ldr	w1, [x20, #56]
  40b380:	cmp	w1, #0x2
  40b384:	b.gt	40b390 <ferror@plt+0x9c10>
  40b388:	mov	w0, #0xffffffff            	// #-1
  40b38c:	b	40b370 <ferror@plt+0x9bf0>
  40b390:	mov	w2, #0x5                   	// #5
  40b394:	adrp	x1, 40c000 <ferror@plt+0xa880>
  40b398:	add	x1, x1, #0x508
  40b39c:	bl	401700 <dcgettext@plt>
  40b3a0:	adrp	x4, 416000 <ferror@plt+0x14880>
  40b3a4:	add	x4, x4, #0x2b8
  40b3a8:	mov	x5, x0
  40b3ac:	add	x4, x4, #0x10
  40b3b0:	mov	x0, x20
  40b3b4:	adrp	x2, 416000 <ferror@plt+0x14880>
  40b3b8:	mov	w3, #0x30                  	// #48
  40b3bc:	add	x2, x2, #0x278
  40b3c0:	mov	w1, #0x3                   	// #3
  40b3c4:	bl	401fe8 <ferror@plt+0x868>
  40b3c8:	mov	w0, #0xffffffff            	// #-1
  40b3cc:	b	40b370 <ferror@plt+0x9bf0>
  40b3d0:	stp	x29, x30, [sp, #-64]!
  40b3d4:	mov	x29, sp
  40b3d8:	stp	x19, x20, [sp, #16]
  40b3dc:	mov	x20, x0
  40b3e0:	mov	x19, x2
  40b3e4:	mov	x0, #0xc                   	// #12
  40b3e8:	str	x21, [sp, #32]
  40b3ec:	mov	w21, w1
  40b3f0:	bl	4014b0 <malloc@plt>
  40b3f4:	str	x0, [sp, #56]
  40b3f8:	cbz	x0, 40b434 <ferror@plt+0x9cb4>
  40b3fc:	mov	x3, x0
  40b400:	ldr	w4, [x19, #8]
  40b404:	ldr	x5, [x19]
  40b408:	sxtw	x1, w21
  40b40c:	ldr	x0, [x20, #24]
  40b410:	str	x5, [x3]
  40b414:	str	w4, [x3, #8]
  40b418:	add	x2, sp, #0x38
  40b41c:	bl	40b138 <ferror@plt+0x99b8>
  40b420:	mov	w0, #0x0                   	// #0
  40b424:	ldp	x19, x20, [sp, #16]
  40b428:	ldr	x21, [sp, #32]
  40b42c:	ldp	x29, x30, [sp], #64
  40b430:	ret
  40b434:	ldr	w1, [x20, #56]
  40b438:	cmp	w1, #0x2
  40b43c:	b.gt	40b448 <ferror@plt+0x9cc8>
  40b440:	mov	w0, #0xffffffff            	// #-1
  40b444:	b	40b424 <ferror@plt+0x9ca4>
  40b448:	mov	w2, #0x5                   	// #5
  40b44c:	adrp	x1, 40c000 <ferror@plt+0xa880>
  40b450:	add	x1, x1, #0x508
  40b454:	bl	401700 <dcgettext@plt>
  40b458:	adrp	x4, 416000 <ferror@plt+0x14880>
  40b45c:	add	x4, x4, #0x2b8
  40b460:	mov	x5, x0
  40b464:	add	x4, x4, #0x20
  40b468:	mov	x0, x20
  40b46c:	adrp	x2, 416000 <ferror@plt+0x14880>
  40b470:	mov	w3, #0x43                  	// #67
  40b474:	add	x2, x2, #0x278
  40b478:	mov	w1, #0x3                   	// #3
  40b47c:	bl	401fe8 <ferror@plt+0x868>
  40b480:	mov	w0, #0xffffffff            	// #-1
  40b484:	b	40b424 <ferror@plt+0x9ca4>
  40b488:	stp	x29, x30, [sp, #-32]!
  40b48c:	sxtw	x1, w1
  40b490:	mov	x29, sp
  40b494:	stp	x19, x20, [sp, #16]
  40b498:	mov	x20, x0
  40b49c:	ldr	x0, [x0, #24]
  40b4a0:	bl	40b190 <ferror@plt+0x9a10>
  40b4a4:	mov	w19, w0
  40b4a8:	cbnz	w0, 40b4bc <ferror@plt+0x9d3c>
  40b4ac:	mov	w0, w19
  40b4b0:	ldp	x19, x20, [sp, #16]
  40b4b4:	ldp	x29, x30, [sp], #32
  40b4b8:	ret
  40b4bc:	ldr	w0, [x20, #56]
  40b4c0:	mov	w19, #0xffffffff            	// #-1
  40b4c4:	cmp	w0, #0x2
  40b4c8:	b.le	40b4ac <ferror@plt+0x9d2c>
  40b4cc:	mov	w2, #0x5                   	// #5
  40b4d0:	adrp	x1, 416000 <ferror@plt+0x14880>
  40b4d4:	mov	x0, #0x0                   	// #0
  40b4d8:	add	x1, x1, #0x280
  40b4dc:	bl	401700 <dcgettext@plt>
  40b4e0:	mov	x5, x0
  40b4e4:	adrp	x4, 416000 <ferror@plt+0x14880>
  40b4e8:	add	x4, x4, #0x2b8
  40b4ec:	mov	x0, x20
  40b4f0:	add	x4, x4, #0x30
  40b4f4:	adrp	x2, 416000 <ferror@plt+0x14880>
  40b4f8:	mov	w3, #0x55                  	// #85
  40b4fc:	add	x2, x2, #0x278
  40b500:	mov	w1, #0x3                   	// #3
  40b504:	bl	401fe8 <ferror@plt+0x868>
  40b508:	b	40b4ac <ferror@plt+0x9d2c>
  40b50c:	nop
  40b510:	stp	x29, x30, [sp, #-64]!
  40b514:	mov	x29, sp
  40b518:	stp	x19, x20, [sp, #16]
  40b51c:	mov	x19, x0
  40b520:	ldr	w20, [x0]
  40b524:	str	x21, [sp, #32]
  40b528:	mov	x21, x1
  40b52c:	ldr	w1, [x1]
  40b530:	ubfx	x20, x20, #4, #1
  40b534:	mov	w2, w20
  40b538:	bl	409c30 <ferror@plt+0x84b0>
  40b53c:	mov	w3, w0
  40b540:	ldr	w1, [x21, #4]
  40b544:	mov	w2, w20
  40b548:	mov	x0, x19
  40b54c:	str	w3, [sp, #48]
  40b550:	bl	409c30 <ferror@plt+0x84b0>
  40b554:	mov	w3, w0
  40b558:	ldr	w1, [x21, #8]
  40b55c:	mov	w2, w20
  40b560:	mov	x0, x19
  40b564:	str	w3, [sp, #52]
  40b568:	bl	409c30 <ferror@plt+0x84b0>
  40b56c:	mov	w2, w0
  40b570:	add	x1, sp, #0x30
  40b574:	mov	x0, x19
  40b578:	str	w2, [sp, #56]
  40b57c:	bl	40b328 <ferror@plt+0x9ba8>
  40b580:	ldp	x19, x20, [sp, #16]
  40b584:	ldr	x21, [sp, #32]
  40b588:	ldp	x29, x30, [sp], #64
  40b58c:	ret
  40b590:	stp	x29, x30, [sp, #-16]!
  40b594:	sxtw	x1, w1
  40b598:	mov	x29, sp
  40b59c:	ldr	x0, [x0, #16]
  40b5a0:	bl	40b0f0 <ferror@plt+0x9970>
  40b5a4:	cmp	x0, #0x0
  40b5a8:	cset	w0, ne  // ne = any
  40b5ac:	ldp	x29, x30, [sp], #16
  40b5b0:	ret
  40b5b4:	nop
  40b5b8:	stp	x29, x30, [sp, #-48]!
  40b5bc:	mov	x29, sp
  40b5c0:	stp	x19, x20, [sp, #16]
  40b5c4:	mov	x20, x0
  40b5c8:	mov	x19, x1
  40b5cc:	ldr	x0, [x0, #16]
  40b5d0:	str	x21, [sp, #32]
  40b5d4:	ldrb	w1, [x1]
  40b5d8:	bl	40b0f0 <ferror@plt+0x9970>
  40b5dc:	cbz	x0, 40b60c <ferror@plt+0x9e8c>
  40b5e0:	mov	x1, x0
  40b5e4:	mov	x2, #0x200                 	// #512
  40b5e8:	add	x0, x19, #0x1
  40b5ec:	mov	w21, #0x0                   	// #0
  40b5f0:	bl	401710 <strncpy@plt>
  40b5f4:	strb	wzr, [x19, #512]
  40b5f8:	mov	w0, w21
  40b5fc:	ldp	x19, x20, [sp, #16]
  40b600:	ldr	x21, [sp, #32]
  40b604:	ldp	x29, x30, [sp], #48
  40b608:	ret
  40b60c:	ldr	w1, [x20, #56]
  40b610:	mov	w21, #0xffffffff            	// #-1
  40b614:	cmp	w1, #0x2
  40b618:	b.le	40b5f8 <ferror@plt+0x9e78>
  40b61c:	mov	w2, #0x5                   	// #5
  40b620:	adrp	x1, 416000 <ferror@plt+0x14880>
  40b624:	add	x1, x1, #0x2f8
  40b628:	bl	401700 <dcgettext@plt>
  40b62c:	ldrb	w6, [x19]
  40b630:	mov	x5, x0
  40b634:	adrp	x4, 416000 <ferror@plt+0x14880>
  40b638:	mov	x0, x20
  40b63c:	add	x4, x4, #0x350
  40b640:	adrp	x2, 416000 <ferror@plt+0x14880>
  40b644:	mov	w3, #0x1e                  	// #30
  40b648:	add	x2, x2, #0x310
  40b64c:	mov	w1, #0x3                   	// #3
  40b650:	bl	401fe8 <ferror@plt+0x868>
  40b654:	b	40b5f8 <ferror@plt+0x9e78>
  40b658:	stp	x29, x30, [sp, #-48]!
  40b65c:	mov	x29, sp
  40b660:	stp	x19, x20, [sp, #16]
  40b664:	mov	x20, x0
  40b668:	mov	x19, x1
  40b66c:	ldrb	w1, [x1]
  40b670:	ldr	x0, [x0, #16]
  40b674:	bl	40b0f0 <ferror@plt+0x9970>
  40b678:	cbz	x0, 40b680 <ferror@plt+0x9f00>
  40b67c:	bl	401670 <free@plt>
  40b680:	add	x0, x19, #0x1
  40b684:	bl	401590 <strdup@plt>
  40b688:	ldrb	w1, [x19]
  40b68c:	mov	x3, x0
  40b690:	ldr	x0, [x20, #16]
  40b694:	add	x2, sp, #0x28
  40b698:	mov	w19, #0x0                   	// #0
  40b69c:	str	x3, [sp, #40]
  40b6a0:	bl	40b138 <ferror@plt+0x99b8>
  40b6a4:	tbnz	w0, #31, 40b6b8 <ferror@plt+0x9f38>
  40b6a8:	mov	w0, w19
  40b6ac:	ldp	x19, x20, [sp, #16]
  40b6b0:	ldp	x29, x30, [sp], #48
  40b6b4:	ret
  40b6b8:	ldr	x0, [sp, #40]
  40b6bc:	mov	w19, #0xffffffff            	// #-1
  40b6c0:	bl	401670 <free@plt>
  40b6c4:	ldr	w0, [x20, #56]
  40b6c8:	cmp	w0, #0x2
  40b6cc:	b.le	40b6a8 <ferror@plt+0x9f28>
  40b6d0:	mov	w2, #0x5                   	// #5
  40b6d4:	adrp	x1, 40c000 <ferror@plt+0xa880>
  40b6d8:	mov	x0, #0x0                   	// #0
  40b6dc:	add	x1, x1, #0x508
  40b6e0:	bl	401700 <dcgettext@plt>
  40b6e4:	mov	x5, x0
  40b6e8:	adrp	x4, 416000 <ferror@plt+0x14880>
  40b6ec:	add	x4, x4, #0x350
  40b6f0:	mov	x0, x20
  40b6f4:	add	x4, x4, #0x10
  40b6f8:	adrp	x2, 416000 <ferror@plt+0x14880>
  40b6fc:	mov	w3, #0x34                  	// #52
  40b700:	add	x2, x2, #0x310
  40b704:	mov	w1, #0x3                   	// #3
  40b708:	bl	401fe8 <ferror@plt+0x868>
  40b70c:	b	40b6a8 <ferror@plt+0x9f28>
  40b710:	stp	x29, x30, [sp, #-32]!
  40b714:	sxtw	x1, w1
  40b718:	mov	x29, sp
  40b71c:	stp	x19, x20, [sp, #16]
  40b720:	mov	x19, x0
  40b724:	mov	w20, #0x0                   	// #0
  40b728:	ldr	x0, [x0, #16]
  40b72c:	bl	40b190 <ferror@plt+0x9a10>
  40b730:	tbnz	w0, #31, 40b744 <ferror@plt+0x9fc4>
  40b734:	mov	w0, w20
  40b738:	ldp	x19, x20, [sp, #16]
  40b73c:	ldp	x29, x30, [sp], #32
  40b740:	ret
  40b744:	ldr	w0, [x19, #56]
  40b748:	mov	w20, #0xffffffff            	// #-1
  40b74c:	cmp	w0, #0x2
  40b750:	b.le	40b734 <ferror@plt+0x9fb4>
  40b754:	mov	w2, #0x5                   	// #5
  40b758:	adrp	x1, 416000 <ferror@plt+0x14880>
  40b75c:	mov	x0, #0x0                   	// #0
  40b760:	add	x1, x1, #0x318
  40b764:	bl	401700 <dcgettext@plt>
  40b768:	mov	x5, x0
  40b76c:	adrp	x4, 416000 <ferror@plt+0x14880>
  40b770:	add	x4, x4, #0x350
  40b774:	mov	x0, x19
  40b778:	add	x4, x4, #0x20
  40b77c:	adrp	x2, 416000 <ferror@plt+0x14880>
  40b780:	mov	w3, #0x3e                  	// #62
  40b784:	add	x2, x2, #0x310
  40b788:	mov	w1, #0x3                   	// #3
  40b78c:	bl	401fe8 <ferror@plt+0x868>
  40b790:	b	40b734 <ferror@plt+0x9fb4>
  40b794:	nop
  40b798:	stp	x29, x30, [sp, #-32]!
  40b79c:	mov	w1, #0x2                   	// #2
  40b7a0:	mov	x29, sp
  40b7a4:	str	x19, [sp, #16]
  40b7a8:	mov	x19, x0
  40b7ac:	bl	4014c0 <open@plt>
  40b7b0:	tbnz	w0, #31, 40b7c8 <ferror@plt+0xa048>
  40b7b4:	cmp	w0, #0x0
  40b7b8:	csinv	w0, w0, wzr, ge  // ge = tcont
  40b7bc:	ldr	x19, [sp, #16]
  40b7c0:	ldp	x29, x30, [sp], #32
  40b7c4:	ret
  40b7c8:	mov	x0, x19
  40b7cc:	mov	w1, #0x1                   	// #1
  40b7d0:	bl	4014c0 <open@plt>
  40b7d4:	tbz	w0, #31, 40b7b4 <ferror@plt+0xa034>
  40b7d8:	mov	x0, x19
  40b7dc:	mov	w1, #0x0                   	// #0
  40b7e0:	bl	4014c0 <open@plt>
  40b7e4:	cmp	w0, #0x0
  40b7e8:	csinv	w0, w0, wzr, ge  // ge = tcont
  40b7ec:	ldr	x19, [sp, #16]
  40b7f0:	ldp	x29, x30, [sp], #32
  40b7f4:	ret
  40b7f8:	stp	x29, x30, [sp, #-48]!
  40b7fc:	mov	x29, sp
  40b800:	str	x19, [sp, #16]
  40b804:	mov	w19, w0
  40b808:	strb	wzr, [sp, #47]
  40b80c:	bl	4016f0 <isatty@plt>
  40b810:	cbnz	w0, 40b824 <ferror@plt+0xa0a4>
  40b814:	mov	w0, #0x0                   	// #0
  40b818:	ldr	x19, [sp, #16]
  40b81c:	ldp	x29, x30, [sp], #48
  40b820:	ret
  40b824:	mov	w0, w19
  40b828:	add	x2, sp, #0x2f
  40b82c:	mov	x1, #0x4b33                	// #19251
  40b830:	bl	401760 <ioctl@plt>
  40b834:	cbnz	w0, 40b814 <ferror@plt+0xa094>
  40b838:	ldrb	w0, [sp, #47]
  40b83c:	ldr	x19, [sp, #16]
  40b840:	sub	w0, w0, #0x1
  40b844:	and	w0, w0, #0xff
  40b848:	cmp	w0, #0x1
  40b84c:	cset	w0, ls  // ls = plast
  40b850:	ldp	x29, x30, [sp], #48
  40b854:	ret
  40b858:	stp	x29, x30, [sp, #-32]!
  40b85c:	mov	x29, sp
  40b860:	stp	x19, x20, [sp, #16]
  40b864:	cbz	x0, 40b890 <ferror@plt+0xa110>
  40b868:	mov	x20, x0
  40b86c:	bl	40b798 <ferror@plt+0xa018>
  40b870:	mov	w19, w0
  40b874:	tbnz	w0, #31, 40b92c <ferror@plt+0xa1ac>
  40b878:	bl	40b7f8 <ferror@plt+0xa078>
  40b87c:	cbz	w0, 40b924 <ferror@plt+0xa1a4>
  40b880:	mov	w0, w19
  40b884:	ldp	x19, x20, [sp, #16]
  40b888:	ldp	x29, x30, [sp], #32
  40b88c:	ret
  40b890:	adrp	x20, 416000 <ferror@plt+0x14880>
  40b894:	add	x20, x20, #0x438
  40b898:	adrp	x0, 416000 <ferror@plt+0x14880>
  40b89c:	add	x20, x20, #0x8
  40b8a0:	add	x0, x0, #0x380
  40b8a4:	b	40b8b0 <ferror@plt+0xa130>
  40b8a8:	ldr	x0, [x20], #8
  40b8ac:	cbz	x0, 40b8d4 <ferror@plt+0xa154>
  40b8b0:	bl	40b798 <ferror@plt+0xa018>
  40b8b4:	mov	w19, w0
  40b8b8:	tbnz	w0, #31, 40b8a8 <ferror@plt+0xa128>
  40b8bc:	bl	40b7f8 <ferror@plt+0xa078>
  40b8c0:	cbnz	w0, 40b880 <ferror@plt+0xa100>
  40b8c4:	mov	w0, w19
  40b8c8:	bl	4015b0 <close@plt>
  40b8cc:	ldr	x0, [x20], #8
  40b8d0:	cbnz	x0, 40b8b0 <ferror@plt+0xa130>
  40b8d4:	mov	w19, #0x0                   	// #0
  40b8d8:	mov	w0, w19
  40b8dc:	bl	40b7f8 <ferror@plt+0xa078>
  40b8e0:	cbnz	w0, 40b880 <ferror@plt+0xa100>
  40b8e4:	add	w19, w19, #0x1
  40b8e8:	cmp	w19, #0x3
  40b8ec:	b.ne	40b8d8 <ferror@plt+0xa158>  // b.any
  40b8f0:	adrp	x0, 433000 <ferror@plt+0x31880>
  40b8f4:	mov	w2, #0x5                   	// #5
  40b8f8:	adrp	x1, 416000 <ferror@plt+0x14880>
  40b8fc:	add	x1, x1, #0x3a8
  40b900:	ldr	x19, [x0, #800]
  40b904:	mov	x0, #0x0                   	// #0
  40b908:	bl	401700 <dcgettext@plt>
  40b90c:	mov	x2, x0
  40b910:	mov	w1, #0x1                   	// #1
  40b914:	mov	x0, x19
  40b918:	bl	401620 <__fprintf_chk@plt>
  40b91c:	mov	w0, #0x1                   	// #1
  40b920:	bl	401430 <exit@plt>
  40b924:	mov	w0, w19
  40b928:	bl	4015b0 <close@plt>
  40b92c:	adrp	x0, 433000 <ferror@plt+0x31880>
  40b930:	mov	w2, #0x5                   	// #5
  40b934:	adrp	x1, 416000 <ferror@plt+0x14880>
  40b938:	add	x1, x1, #0x390
  40b93c:	ldr	x19, [x0, #800]
  40b940:	mov	x0, #0x0                   	// #0
  40b944:	bl	401700 <dcgettext@plt>
  40b948:	mov	x2, x0
  40b94c:	mov	x3, x20
  40b950:	mov	w1, #0x1                   	// #1
  40b954:	mov	x0, x19
  40b958:	bl	401620 <__fprintf_chk@plt>
  40b95c:	mov	w0, #0x1                   	// #1
  40b960:	bl	401430 <exit@plt>
  40b964:	nop
  40b968:	stp	x29, x30, [sp, #-320]!
  40b96c:	adrp	x8, 433000 <ferror@plt+0x31880>
  40b970:	mov	w9, #0xffffffd0            	// #-48
  40b974:	mov	x29, sp
  40b978:	str	x21, [sp, #32]
  40b97c:	adrp	x21, 433000 <ferror@plt+0x31880>
  40b980:	stp	x19, x20, [sp, #16]
  40b984:	mov	w19, w0
  40b988:	add	x10, sp, #0x110
  40b98c:	ldr	x0, [x21, #800]
  40b990:	stp	x2, x3, [sp, #272]
  40b994:	add	x12, sp, #0x140
  40b998:	ldr	x3, [x8, #912]
  40b99c:	adrp	x11, 416000 <ferror@plt+0x14880>
  40b9a0:	mov	w8, #0xffffff80            	// #-128
  40b9a4:	add	x2, x11, #0x470
  40b9a8:	mov	x20, x1
  40b9ac:	mov	w1, #0x1                   	// #1
  40b9b0:	stp	x12, x12, [sp, #80]
  40b9b4:	str	x10, [sp, #96]
  40b9b8:	str	w9, [sp, #104]
  40b9bc:	str	w8, [sp, #108]
  40b9c0:	str	q0, [sp, #144]
  40b9c4:	str	q1, [sp, #160]
  40b9c8:	str	q2, [sp, #176]
  40b9cc:	str	q3, [sp, #192]
  40b9d0:	str	q4, [sp, #208]
  40b9d4:	str	q5, [sp, #224]
  40b9d8:	str	q6, [sp, #240]
  40b9dc:	str	q7, [sp, #256]
  40b9e0:	stp	x4, x5, [sp, #288]
  40b9e4:	stp	x6, x7, [sp, #304]
  40b9e8:	bl	401620 <__fprintf_chk@plt>
  40b9ec:	mov	x2, x20
  40b9f0:	ldp	x6, x7, [sp, #80]
  40b9f4:	add	x3, sp, #0x30
  40b9f8:	ldp	x4, x5, [sp, #96]
  40b9fc:	mov	w1, #0x1                   	// #1
  40ba00:	ldr	x0, [x21, #800]
  40ba04:	stp	x6, x7, [sp, #48]
  40ba08:	stp	x4, x5, [sp, #64]
  40ba0c:	stp	x6, x7, [sp, #112]
  40ba10:	stp	x4, x5, [sp, #128]
  40ba14:	bl	401540 <__vfprintf_chk@plt>
  40ba18:	cmp	w19, #0x0
  40ba1c:	b.le	40ba44 <ferror@plt+0xa2c4>
  40ba20:	ldr	x20, [x21, #800]
  40ba24:	mov	w0, w19
  40ba28:	bl	4015a0 <strerror@plt>
  40ba2c:	mov	x3, x0
  40ba30:	adrp	x2, 416000 <ferror@plt+0x14880>
  40ba34:	mov	x0, x20
  40ba38:	add	x2, x2, #0x478
  40ba3c:	mov	w1, #0x1                   	// #1
  40ba40:	bl	401620 <__fprintf_chk@plt>
  40ba44:	ldp	x19, x20, [sp, #16]
  40ba48:	ldr	x21, [sp, #32]
  40ba4c:	ldp	x29, x30, [sp], #320
  40ba50:	ret
  40ba54:	nop
  40ba58:	stp	x29, x30, [sp, #-320]!
  40ba5c:	adrp	x8, 433000 <ferror@plt+0x31880>
  40ba60:	mov	w9, #0xffffffd8            	// #-40
  40ba64:	mov	x29, sp
  40ba68:	stp	x21, x22, [sp, #32]
  40ba6c:	adrp	x22, 433000 <ferror@plt+0x31880>
  40ba70:	add	x10, sp, #0x110
  40ba74:	stp	x19, x20, [sp, #16]
  40ba78:	mov	w20, w0
  40ba7c:	add	x11, sp, #0x140
  40ba80:	ldr	x0, [x22, #800]
  40ba84:	stp	x3, x4, [sp, #280]
  40ba88:	mov	w19, w1
  40ba8c:	ldr	x3, [x8, #912]
  40ba90:	mov	w8, #0xffffff80            	// #-128
  40ba94:	mov	x21, x2
  40ba98:	mov	w1, #0x1                   	// #1
  40ba9c:	adrp	x2, 416000 <ferror@plt+0x14880>
  40baa0:	add	x2, x2, #0x470
  40baa4:	stp	x11, x11, [sp, #80]
  40baa8:	str	x10, [sp, #96]
  40baac:	str	w9, [sp, #104]
  40bab0:	str	w8, [sp, #108]
  40bab4:	str	q0, [sp, #144]
  40bab8:	str	q1, [sp, #160]
  40babc:	str	q2, [sp, #176]
  40bac0:	str	q3, [sp, #192]
  40bac4:	str	q4, [sp, #208]
  40bac8:	str	q5, [sp, #224]
  40bacc:	str	q6, [sp, #240]
  40bad0:	str	q7, [sp, #256]
  40bad4:	stp	x5, x6, [sp, #296]
  40bad8:	str	x7, [sp, #312]
  40badc:	bl	401620 <__fprintf_chk@plt>
  40bae0:	ldp	x6, x7, [sp, #80]
  40bae4:	mov	x2, x21
  40bae8:	ldp	x4, x5, [sp, #96]
  40baec:	add	x3, sp, #0x30
  40baf0:	ldr	x0, [x22, #800]
  40baf4:	mov	w1, #0x1                   	// #1
  40baf8:	stp	x6, x7, [sp, #48]
  40bafc:	stp	x4, x5, [sp, #64]
  40bb00:	stp	x6, x7, [sp, #112]
  40bb04:	stp	x4, x5, [sp, #128]
  40bb08:	bl	401540 <__vfprintf_chk@plt>
  40bb0c:	cmp	w19, #0x0
  40bb10:	b.le	40bb38 <ferror@plt+0xa3b8>
  40bb14:	ldr	x21, [x22, #800]
  40bb18:	mov	w0, w19
  40bb1c:	bl	4015a0 <strerror@plt>
  40bb20:	mov	x3, x0
  40bb24:	adrp	x2, 416000 <ferror@plt+0x14880>
  40bb28:	mov	x0, x21
  40bb2c:	add	x2, x2, #0x478
  40bb30:	mov	w1, #0x1                   	// #1
  40bb34:	bl	401620 <__fprintf_chk@plt>
  40bb38:	mov	w0, w20
  40bb3c:	bl	401430 <exit@plt>
  40bb40:	stp	x29, x30, [sp, #-32]!
  40bb44:	mov	w1, #0x2f                  	// #47
  40bb48:	mov	x29, sp
  40bb4c:	str	x19, [sp, #16]
  40bb50:	mov	x19, x0
  40bb54:	bl	4015c0 <strrchr@plt>
  40bb58:	cmp	x0, #0x0
  40bb5c:	adrp	x1, 433000 <ferror@plt+0x31880>
  40bb60:	csinc	x19, x19, x0, eq  // eq = none
  40bb64:	str	x19, [x1, #912]
  40bb68:	ldr	x19, [sp, #16]
  40bb6c:	ldp	x29, x30, [sp], #32
  40bb70:	ret
  40bb74:	nop
  40bb78:	adrp	x0, 433000 <ferror@plt+0x31880>
  40bb7c:	ldr	x0, [x0, #912]
  40bb80:	ret
  40bb84:	nop
  40bb88:	stp	x29, x30, [sp, #-16]!
  40bb8c:	mov	w2, #0x5                   	// #5
  40bb90:	adrp	x1, 416000 <ferror@plt+0x14880>
  40bb94:	mov	x29, sp
  40bb98:	add	x1, x1, #0x480
  40bb9c:	mov	x0, #0x0                   	// #0
  40bba0:	bl	401700 <dcgettext@plt>
  40bba4:	mov	x1, x0
  40bba8:	adrp	x2, 433000 <ferror@plt+0x31880>
  40bbac:	adrp	x3, 416000 <ferror@plt+0x14880>
  40bbb0:	add	x3, x3, #0x490
  40bbb4:	mov	w0, #0x1                   	// #1
  40bbb8:	ldr	x2, [x2, #912]
  40bbbc:	bl	401520 <__printf_chk@plt>
  40bbc0:	mov	w0, #0x0                   	// #0
  40bbc4:	bl	401430 <exit@plt>
  40bbc8:	stp	x29, x30, [sp, #-32]!
  40bbcc:	adrp	x0, 433000 <ferror@plt+0x31880>
  40bbd0:	mov	w2, #0x5                   	// #5
  40bbd4:	mov	x29, sp
  40bbd8:	adrp	x1, 416000 <ferror@plt+0x14880>
  40bbdc:	add	x1, x1, #0x4a0
  40bbe0:	str	x19, [sp, #16]
  40bbe4:	ldr	x19, [x0, #800]
  40bbe8:	mov	x0, #0x0                   	// #0
  40bbec:	bl	401700 <dcgettext@plt>
  40bbf0:	mov	x2, x0
  40bbf4:	adrp	x3, 433000 <ferror@plt+0x31880>
  40bbf8:	mov	w1, #0x1                   	// #1
  40bbfc:	mov	x0, x19
  40bc00:	ldr	x3, [x3, #912]
  40bc04:	bl	401620 <__fprintf_chk@plt>
  40bc08:	mov	w0, #0x47                  	// #71
  40bc0c:	bl	401430 <exit@plt>
  40bc10:	stp	x29, x30, [sp, #-16]!
  40bc14:	mov	x29, sp
  40bc18:	bl	4014b0 <malloc@plt>
  40bc1c:	cbz	x0, 40bc28 <ferror@plt+0xa4a8>
  40bc20:	ldp	x29, x30, [sp], #16
  40bc24:	ret
  40bc28:	bl	40bbc8 <ferror@plt+0xa448>
  40bc2c:	nop
  40bc30:	stp	x29, x30, [sp, #-16]!
  40bc34:	mov	x29, sp
  40bc38:	bl	401570 <realloc@plt>
  40bc3c:	cbz	x0, 40bc48 <ferror@plt+0xa4c8>
  40bc40:	ldp	x29, x30, [sp], #16
  40bc44:	ret
  40bc48:	bl	40bbc8 <ferror@plt+0xa448>
  40bc4c:	nop
  40bc50:	stp	x29, x30, [sp, #-16]!
  40bc54:	mov	x29, sp
  40bc58:	bl	401590 <strdup@plt>
  40bc5c:	cbz	x0, 40bc68 <ferror@plt+0xa4e8>
  40bc60:	ldp	x29, x30, [sp], #16
  40bc64:	ret
  40bc68:	bl	40bbc8 <ferror@plt+0xa448>
  40bc6c:	nop
  40bc70:	stp	x29, x30, [sp, #-16]!
  40bc74:	mov	x29, sp
  40bc78:	bl	4016a0 <strndup@plt>
  40bc7c:	cbz	x0, 40bc88 <ferror@plt+0xa508>
  40bc80:	ldp	x29, x30, [sp], #16
  40bc84:	ret
  40bc88:	bl	40bbc8 <ferror@plt+0xa448>
  40bc8c:	nop
  40bc90:	cbz	x0, 40bcac <ferror@plt+0xa52c>
  40bc94:	stp	x29, x30, [sp, #-16]!
  40bc98:	mov	x29, sp
  40bc9c:	bl	401670 <free@plt>
  40bca0:	mov	x0, #0x0                   	// #0
  40bca4:	ldp	x29, x30, [sp], #16
  40bca8:	ret
  40bcac:	mov	x0, #0x0                   	// #0
  40bcb0:	ret
  40bcb4:	nop
  40bcb8:	stp	x29, x30, [sp, #-64]!
  40bcbc:	mov	x29, sp
  40bcc0:	stp	x19, x20, [sp, #16]
  40bcc4:	adrp	x20, 429000 <ferror@plt+0x27880>
  40bcc8:	add	x20, x20, #0x80
  40bccc:	stp	x21, x22, [sp, #32]
  40bcd0:	adrp	x21, 429000 <ferror@plt+0x27880>
  40bcd4:	add	x21, x21, #0x78
  40bcd8:	sub	x20, x20, x21
  40bcdc:	mov	w22, w0
  40bce0:	stp	x23, x24, [sp, #48]
  40bce4:	mov	x23, x1
  40bce8:	mov	x24, x2
  40bcec:	bl	4013b0 <memcpy@plt-0x40>
  40bcf0:	cmp	xzr, x20, asr #3
  40bcf4:	b.eq	40bd20 <ferror@plt+0xa5a0>  // b.none
  40bcf8:	asr	x20, x20, #3
  40bcfc:	mov	x19, #0x0                   	// #0
  40bd00:	ldr	x3, [x21, x19, lsl #3]
  40bd04:	mov	x2, x24
  40bd08:	add	x19, x19, #0x1
  40bd0c:	mov	x1, x23
  40bd10:	mov	w0, w22
  40bd14:	blr	x3
  40bd18:	cmp	x20, x19
  40bd1c:	b.ne	40bd00 <ferror@plt+0xa580>  // b.any
  40bd20:	ldp	x19, x20, [sp, #16]
  40bd24:	ldp	x21, x22, [sp, #32]
  40bd28:	ldp	x23, x24, [sp, #48]
  40bd2c:	ldp	x29, x30, [sp], #64
  40bd30:	ret
  40bd34:	nop
  40bd38:	ret

Disassembly of section .fini:

000000000040bd3c <.fini>:
  40bd3c:	stp	x29, x30, [sp, #-16]!
  40bd40:	mov	x29, sp
  40bd44:	ldp	x29, x30, [sp], #16
  40bd48:	ret
