Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : rca
Version: T-2022.03-SP5
Date   : Thu May 11 17:47:33 2023
****************************************

Operating Conditions: PVT_0P7V_25C   Library: asap7
Wire Load Model Mode: top

  Startpoint: a_i[0] (input port)
  Endpoint: sum_o[3] (output port)
  Path Group: default
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  a_i[0] (in)                              0.00       0.00 r
  U23/Y (NAND2xp5_ASAP7_75t_R)            18.87      18.87 f
  U25/Y (MAJIxp5_ASAP7_75t_R)             32.71      51.58 r
  U26/Y (MAJIxp5_ASAP7_75t_R)             26.48      78.07 f
  U24/Y (XNOR2xp5_ASAP7_75t_R)            21.73      99.80 f
  sum_o[3] (out)                           0.00      99.80 f
  data arrival time                                  99.80

  max_delay                              110.00     110.00
  output external delay                    0.00     110.00
  data required time                                110.00
  -----------------------------------------------------------
  data required time                                110.00
  data arrival time                                 -99.80
  -----------------------------------------------------------
  slack (MET)                                        10.20


1
