Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
<<<<<<< HEAD
| Date             : Sat Dec  9 23:55:00 2023
| Host             : worker running 64-bit Ubuntu 20.04.6 LTS
=======
| Date             : Sat Dec  9 14:06:29 2023
| Host             : seshanpc running 64-bit Debian GNU/Linux 12 (bookworm)
>>>>>>> 72dab6fe6601fe79836acf26be93ce4699d459f8
| Command          : report_power -file obj/post_route_power.rpt
| Design           : top_level
| Device           : xc7s50csga324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.094        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.022        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 84.5         |
| Junction Temperature (C) | 25.5         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
<<<<<<< HEAD
| Clocks         |     0.007 |        3 |       --- |             --- |
| Slice Logic    |     0.006 |     4807 |       --- |             --- |
|   LUT as Logic |     0.006 |     2081 |     32600 |            6.38 |
|   CARRY4       |    <0.001 |      132 |      8150 |            1.62 |
|   Register     |    <0.001 |     1991 |     65200 |            3.05 |
|   F7/F8 Muxes  |    <0.001 |       95 |     32600 |            0.29 |
|   Others       |     0.000 |       48 |       --- |             --- |
| Signals        |     0.006 |     3329 |       --- |             --- |
| Block RAM      |     0.001 |      1.5 |        75 |            2.00 |
| I/O            |     0.001 |       20 |       210 |            9.52 |
=======
| Clocks         |     0.001 |        3 |       --- |             --- |
| Slice Logic    |     0.007 |     4940 |       --- |             --- |
|   LUT as Logic |     0.006 |     1919 |     32600 |            5.89 |
|   CARRY4       |    <0.001 |      120 |      8150 |            1.47 |
|   Register     |    <0.001 |     2320 |     65200 |            3.56 |
|   F7/F8 Muxes  |    <0.001 |       98 |     32600 |            0.30 |
|   BUFG         |    <0.001 |        1 |        32 |            3.13 |
|   Others       |     0.000 |       46 |       --- |             --- |
| Signals        |     0.006 |     3582 |       --- |             --- |
| Block RAM      |    <0.001 |      1.5 |        75 |            2.00 |
| I/O            |     0.002 |       20 |       210 |            9.52 |
>>>>>>> 72dab6fe6601fe79836acf26be93ce4699d459f8
| Static Power   |     0.072 |          |           |                 |
| Total          |     0.094 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.031 |       0.021 |      0.010 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+------------+-----------------+
| Clock | Domain     | Constraint (ns) |
+-------+------------+-----------------+
| gclk  | clk_100mhz |            10.0 |
+-------+------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------+-----------+
| Name              | Power (W) |
+-------------------+-----------+
| top_level         |     0.022 |
|   main            |     0.019 |
|     checked       |     0.004 |
|     distance_calc |     0.004 |
|     gmem          |     0.001 |
|       data_mem    |     0.001 |
|     graph         |     0.003 |
|       position    |     0.001 |
|     pq            |     0.005 |
|     vmem          |     0.001 |
|       bram_3_2    |     0.001 |
|   man             |     0.002 |
+-------------------+-----------+


