0.6
2016.4
Jan 23 2017
19:19:20
/home/ecelrc/students/cjanecka/EE316L/Lab6/updown/UpDown-Example/UpDown-Example.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
/home/ecelrc/students/cjanecka/EE316L/Lab6/updown/UpDown-Example/UpDown-Example.srcs/sim_1/imports/updown/tb_updown.v,1588622128,verilog,,,,tb_updown,,,,,,,,
/home/ecelrc/students/cjanecka/EE316L/Lab6/updown/UpDown-Example/UpDown-Example.srcs/sources_1/imports/updown/bcd.v,1588622128,verilog,,,,bcd,,,,,,,,
/home/ecelrc/students/cjanecka/EE316L/Lab6/updown/UpDown-Example/UpDown-Example.srcs/sources_1/imports/updown/clkdiv.v,1588622128,verilog,,,,clkdiv,,,,,,,,
/home/ecelrc/students/cjanecka/EE316L/Lab6/updown/UpDown-Example/UpDown-Example.srcs/sources_1/imports/updown/sevenseg.v,1588622128,verilog,,,,sevenseg,,,,,,,,
/home/ecelrc/students/cjanecka/EE316L/Lab6/updown/UpDown-Example/UpDown-Example.srcs/sources_1/imports/updown/updown.v,1588622128,verilog,,,,updown,,,,,,,,
