
---------- Begin Simulation Statistics ----------
final_tick                               5000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 624897                       # Simulator instruction rate (inst/s)
host_mem_usage                              134379656                       # Number of bytes of host memory used
host_op_rate                                   704183                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7969.21                       # Real time elapsed on the host
host_tick_rate                              509379357                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4979939507                       # Number of instructions simulated
sim_ops                                    5611780231                       # Number of ops (including micro ops) simulated
sim_seconds                                  4.059351                       # Number of seconds simulated
sim_ticks                                4059351455198                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    57                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6955922                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13911842                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 566237637                       # Number of branches fetched
system.switch_cpus.committedInsts          2979939506                       # Number of instructions committed
system.switch_cpus.committedOps            3358128798                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               9734655766                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         9734655766                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    981244338                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    914509539                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    472154414                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            38005463                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses    3004630348                       # Number of integer alu accesses
system.switch_cpus.num_int_insts           3004630348                       # number of integer instructions
system.switch_cpus.num_int_register_reads   4419695749                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes   2442686416                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           645588532                       # Number of load instructions
system.switch_cpus.num_mem_refs            1158624860                       # number of memory refs
system.switch_cpus.num_store_insts          513036328                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses     124548675                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts            124548675                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     83071050                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     41593482                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu        2062082509     61.41%     61.41% # Class of executed instruction
system.switch_cpus.op_class::IntMult        137189772      4.09%     65.49% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc          231714      0.01%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::MemRead        645588532     19.22%     84.72% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       513036328     15.28%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         3358128855                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7310783                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7310781                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     14621566                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7310781                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6955863                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5503413                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1452509                       # Transaction distribution
system.membus.trans_dist::ReadExReq                57                       # Transaction distribution
system.membus.trans_dist::ReadExResp               57                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6955863                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     10558871                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     10308891                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     20867762                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20867762                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    804130944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    790663680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1594794624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1594794624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6955920                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6955920    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6955920                       # Request fanout histogram
system.membus.reqLayer0.occupancy         32582718542                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         32186898245                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        65372930896                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7310726                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11361687                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8763290                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               57                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              57                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7310726                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     21932349                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              21932349                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1685639296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1685639296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12814194                       # Total snoops (count)
system.tol2bus.snoopTraffic                 704436864                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         20124977                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.363269                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.480941                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               12814196     63.67%     63.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7310781     36.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           20124977                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        15868794054                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15242982555                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    450511872                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         450511872                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    353619072                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      353619072                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      3519624                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            3519624                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      2762649                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           2762649                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data    110981243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            110981243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      87112209                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            87112209                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      87112209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    110981243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           198093452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   5525298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   6944272.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000278219872                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       307755                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       307755                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           14206999                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           5221160                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    3519624                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   2762649                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  7039248                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 5525298                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 94976                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           927046                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           702448                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           275196                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           971287                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4          1465190                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5          1382610                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           553557                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           14484                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          188852                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          463602                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           463472                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           470743                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           275120                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           716854                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4          1303328                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5          1144124                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           485150                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           14484                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          188520                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          463488                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     24.89                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                109671062866                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               34721360000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           239876162866                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    15793.03                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               34543.03                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 5123810                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                5028096                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                73.78                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               91.00                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              7039248                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             5525298                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                3473590                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                3470682                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                298229                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                298236                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                307794                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                307795                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                307763                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                307755                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                307755                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                307755                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                307755                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                307755                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                307755                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                310080                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                310080                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                307755                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                307755                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                307755                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                307755                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                307755                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2317648                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   344.336755                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   269.563937                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   248.217067                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        23952      1.03%      1.03% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       858865     37.06%     38.09% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       507890     21.91%     60.01% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       303994     13.12%     73.12% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639       194778      8.40%     81.53% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767       185651      8.01%     89.54% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895       113799      4.91%     94.45% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        49536      2.14%     96.58% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        79183      3.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2317648                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       307755                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     22.564287                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    21.959844                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     5.108400                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::10-11         2362      0.77%      0.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-13         3710      1.21%      1.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14-15        16695      5.42%      7.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-17        27974      9.09%     16.49% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19        24358      7.91%     24.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21        36263     11.78%     36.19% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23        42523     13.82%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-25        65023     21.13%     71.13% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26-27        34158     11.10%     82.23% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-29        25784      8.38%     90.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30-31        15735      5.11%     95.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-33         6028      1.96%     97.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::34-35         4680      1.52%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-37           96      0.03%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::38-39           40      0.01%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-41         2325      0.76%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::46-47            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       307755                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       307755                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.953512                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.949069                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.390493                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            9526      3.10%      3.10% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          295856     96.13%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      0.00%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            2372      0.77%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       307755                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             444433408                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                6078464                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              353618112                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              450511872                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           353619072                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      109.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       87.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   110.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    87.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.54                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.86                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.68                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 4059350174232                       # Total gap between requests
system.mem_ctrls0.avgGap                    646159.47                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    444433408                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    353618112                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 109483845.610584661365                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 87111972.417956560850                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      7039248                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      5525298                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 239876162866                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 93337197082801                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     34076.96                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  16892699.20                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   81.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          1196728260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           636076155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         4761937320                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        3479088240                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    320441334720.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    345033183750                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    1268233708800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1943782057245                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       478.840544                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 3293570408527                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF 135550480000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 630230566671                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         15351285600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          8159398005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        44820164760                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       25362889020                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    320441334720.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    1548855990270                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    254491106880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      2217482169255                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       546.265135                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 647530454053                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF 135550480000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 3276270521145                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    439845888                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         439845888                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    350817792                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      350817792                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      3436296                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            3436296                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      2740764                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           2740764                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data    108353734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            108353734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      86422128                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            86422128                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      86422128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    108353734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           194775862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   5481528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   6784519.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000183515832                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       305936                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       305936                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           13941264                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           5178316                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    3436296                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   2740764                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  6872592                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 5481528                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 88073                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           927390                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           702334                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           275194                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           896691                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4          1378996                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5          1419420                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           539638                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          181368                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          463488                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           463472                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           463375                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           267880                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           731354                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4          1209198                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5          1281710                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           419978                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          181050                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          463488                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     24.86                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                115433361305                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               33922595000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           242643092555                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    17014.23                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               35764.23                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 5020036                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                4962269                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                73.99                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               90.53                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              6872592                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             5481528                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                3392268                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                3392251                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                292674                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                292674                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                306528                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                306528                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                305937                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                305937                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                305937                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                305937                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                305936                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                305936                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                305936                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                305936                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                305936                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                305936                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                305936                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                305936                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                305936                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                305936                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2283718                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   343.748782                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   271.313956                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   243.759222                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        16685      0.73%      0.73% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       837254     36.66%     37.39% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       504427     22.09%     59.48% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       307270     13.45%     72.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639       226099      9.90%     82.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767       151797      6.65%     89.48% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895       120232      5.26%     94.75% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        48508      2.12%     96.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        71446      3.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2283718                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       305936                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     22.176243                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    21.611056                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     5.032343                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-9             49      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::10-11         1761      0.58%      0.59% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-13          602      0.20%      0.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15        15515      5.07%      5.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17        28461      9.30%     15.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19        37183     12.15%     27.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21        50785     16.60%     43.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23        52342     17.11%     61.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25        37629     12.30%     73.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27        29940      9.79%     83.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29        20858      6.82%     89.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31        15522      5.07%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33         6449      2.11%     97.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35         4600      1.50%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-37         2476      0.81%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::38-39         1763      0.58%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::46-47            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       305936                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       305936                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.917162                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.911972                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.417466                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           13263      4.34%      4.34% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          292081     95.47%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      0.00%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             591      0.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       305936                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             434209216                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                5636672                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              350816320                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              439845888                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           350817792                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      106.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       86.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   108.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    86.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.51                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.84                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.68                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 4059349657152                       # Total gap between requests
system.mem_ctrls1.avgGap                    657165.33                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    434209216                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    350816320                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 106965169.385369449854                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 86421765.612528994679                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      6872592                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      5481528                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 242643092555                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 93486237158979                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     35305.91                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  17054776.91                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   81.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1112533380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           591325515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         4604271840                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        3364488360                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    320441334720.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    356831735730                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    1258298086080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1945243775625                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       479.200630                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 3267752956507                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF 135550480000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 656048018691                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         15193220280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          8075384295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        43837193820                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       25248967740                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    320441334720.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    1498746585750                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    296688333120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      2208231019725                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       543.986162                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 757683141053                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF 135550480000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 3166117834145                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       354863                       # number of demand (read+write) hits
system.l2.demand_hits::total                   354863                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       354863                       # number of overall hits
system.l2.overall_hits::total                  354863                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      6955920                       # number of demand (read+write) misses
system.l2.demand_misses::total                6955920                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      6955920                       # number of overall misses
system.l2.overall_misses::total               6955920                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 593714517774                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     593714517774                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 593714517774                       # number of overall miss cycles
system.l2.overall_miss_latency::total    593714517774                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      7310783                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7310783                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      7310783                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7310783                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.951460                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.951460                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.951460                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.951460                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 85353.845038                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85353.845038                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 85353.845038                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85353.845038                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5503413                       # number of writebacks
system.l2.writebacks::total                   5503413                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      6955920                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6955920                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      6955920                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6955920                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 534246565378                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 534246565378                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 534246565378                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 534246565378                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.951460                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.951460                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.951460                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.951460                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 76804.587370                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76804.587370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 76804.587370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76804.587370                       # average overall mshr miss latency
system.l2.replacements                       12814194                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5858274                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5858274                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5858274                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5858274                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1452509                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1452509                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data           57                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  57                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      5681208                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       5681208                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data           57                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                57                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99670.315789                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99670.315789                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           57                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             57                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      5192986                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5192986                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 91105.017544                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91105.017544                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       354863                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            354863                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      6955863                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6955863                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 593708836566                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 593708836566                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      7310726                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7310726                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.951460                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.951460                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85353.727721                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85353.727721                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      6955863                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6955863                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 534241372392                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 534241372392                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.951460                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.951460                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 76804.470185                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76804.470185                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          128                       # Cycle average of tags in use
system.l2.tags.total_refs                    13169193                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12814322                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.027693                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      60.997306                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000453                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    67.002240                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.476541                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.523455                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 246759250                       # Number of tag accesses
system.l2.tags.data_accesses                246759250                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    940648544802                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   4059351455198                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099688                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   2979939564                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       4982039252                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099688                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   2979939564                       # number of overall hits
system.cpu.icache.overall_hits::total      4982039252                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          787                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            787                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          787                       # number of overall misses
system.cpu.icache.overall_misses::total           787                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2002100475                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   2979939564                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   4982040039                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100475                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   2979939564                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   4982040039                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          163                       # number of writebacks
system.cpu.icache.writebacks::total               163                       # number of writebacks
system.cpu.icache.replacements                    163                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099688                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   2979939564                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      4982039252                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          787                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           787                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100475                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   2979939564                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   4982040039                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.921455                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          4982040039                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               787                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          6330419.363405                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.921455                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999874                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999874                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      194299562308                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     194299562308                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    706762892                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1088949650                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1795712542                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    706762892                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1088949650                       # number of overall hits
system.cpu.dcache.overall_hits::total      1795712542                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7572808                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      7310726                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       14883534                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7572808                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      7310726                       # number of overall misses
system.cpu.dcache.overall_misses::total      14883534                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 612060815997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 612060815997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 612060815997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 612060815997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    714335700                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1096260376                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1810596076                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    714335700                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1096260376                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1810596076                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010601                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.006669                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008220                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010601                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.006669                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008220                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 83720.934966                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41123.352558                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 83720.934966                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41123.352558                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     12593958                       # number of writebacks
system.cpu.dcache.writebacks::total          12593958                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      7310726                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7310726                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      7310726                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7310726                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 605963670513                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 605963670513                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 605963670513                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 605963670513                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006669                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004038                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006669                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004038                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 82886.934966                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82886.934966                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 82886.934966                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82886.934966                       # average overall mshr miss latency
system.cpu.dcache.replacements               14883382                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    383970155                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    609280768                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       993250923                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      4042067                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      7310669                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      11352736                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 612055015944                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 612055015944                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    388012222                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    616591437                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1004603659                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010417                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.011857                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011301                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 83720.794355                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53912.556052                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      7310669                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7310669                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 605957917998                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 605957917998                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011857                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007277                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 82886.794355                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82886.794355                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    322792737                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    479668882                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      802461619                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3530741                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           57                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3530798                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      5800053                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5800053                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    326323478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    479668939                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    805992417                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010820                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004381                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 101755.315789                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     1.642703                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           57                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           57                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      5752515                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5752515                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 100921.315789                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 100921.315789                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     20335790                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     33367332                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     53703122                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           47                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           57                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          104                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      4230465                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      4230465                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     20335837                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     33367389                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     53703226                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 74218.684211                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 40677.548077                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           57                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           57                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      4182927                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      4182927                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 73384.684211                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73384.684211                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     20335837                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     33367389                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     53703226                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     20335837                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     33367389                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     53703226                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999722                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1918002528                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          14883638                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            128.866513                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    96.876086                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   159.123637                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.378422                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.621577                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          168                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       61390964534                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      61390964534                       # Number of data accesses

---------- End Simulation Statistics   ----------
