{
    "status": "ok",
    "estimate": {
        "resources": {
            "LUT": 103130.0,
            "DSP": 0.0,
            "BRAM_18K": 485.0,
            "URAM": 0.0
        },
        "performance": {
            "critical_path_cycles": 151763,
            "max_cycles": 9600,
            "max_cycles_node_name": "MVAU_hls_3",
            "estimated_throughput_fps": 20833.333333333332,
            "estimated_latency_ns": 758815
        }
    },
    "hls_estimate": {
        "resources": {
            "LUT": 163256.0,
            "FF": 31157.0,
            "DSP": 5.0,
            "DSP48E": 0.0,
            "BRAM_18K": 0.0,
            "URAM": 0.0
        }
    },
    "fifosizing": {
        "total_fifo_size_kB": 16
    },
    "synth": {
        "resources": {
            "LUT": 115680,
            "FF": 109712,
            "SRL": 7560,
            "DSP": 5,
            "BRAM_18K": 10,
            "BRAM_36K": 149,
            "URAM": 0
        }
    },
    "measurement": {
        "performance": {
            "error": false,
            "checksum": 10980422,
            "min_latency_cycles": 49670,
            "latency_cycles": 50389,
            "interval_cycles": 9605,
            "frequency_mhz": 214,
            "min_latency_ms": 0.231796,
            "latency_ms": 0.235151,
            "throughput_fps": 22310,
            "min_pipeline_depth": 5.17,
            "pipeline_depth": 5.25
        }
    },
    "total_build_time": 5193
}
