Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date             : Fri Mar 10 21:18:47 2017
| Host             : WYU running 64-bit major release  (build 9200)
| Command          : report_power -file FPGA_TOP_power_routed.rpt -pb FPGA_TOP_power_summary_routed.pb -rpx FPGA_TOP_power_routed.rpx
| Design           : FPGA_TOP
| Device           : xc7a100tfgg484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.368 |
| Dynamic (W)              | 0.261 |
| Device Static (W)        | 0.108 |
| Total Off-Chip Power (W) | 0.005 |
| Effective TJA (C/W)      | 2.7   |
| Max Ambient (C)          | 84.0  |
| Junction Temperature (C) | 26.0  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.005 |        8 |       --- |             --- |
| Slice Logic    |     0.003 |     4320 |       --- |             --- |
|   LUT as Logic |     0.002 |     1741 |     63400 |            2.75 |
|   Register     |    <0.001 |     2201 |    126800 |            1.74 |
|   CARRY4       |    <0.001 |       52 |     15850 |            0.33 |
|   F7/F8 Muxes  |    <0.001 |       18 |     63400 |            0.03 |
|   Others       |     0.000 |      127 |       --- |             --- |
| Signals        |     0.003 |     2774 |       --- |             --- |
| Block RAM      |     0.001 |      5.5 |       135 |            4.07 |
| MMCM           |     0.086 |        1 |         6 |           16.67 |
| I/O            |     0.164 |       78 |       285 |           27.37 |
| Static Power   |     0.108 |          |           |                 |
| Total          |     0.368 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.027 |       0.011 |      0.015 |
| Vccaux    |       1.800 |     0.066 |       0.048 |      0.018 |
| Vcco33    |       3.300 |     0.007 |       0.003 |      0.004 |
| Vcco25    |       2.500 |     0.067 |       0.063 |      0.004 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------+------------------+-----------------+
| Clock      | Domain           | Constraint (ns) |
+------------+------------------+-----------------+
| Clk_40M    | Clk_40M          |            25.0 |
| feedback   | Clk_Gen/feedback |            25.0 |
| pll_40     | Clk_Gen/pll_40   |            25.0 |
| pll_5      | Clk_Gen/pll_5    |           200.0 |
| usb_clkout | usb_clkout       |            20.8 |
+------------+------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------+-----------+
| Name                                                                       | Power (W) |
+----------------------------------------------------------------------------+-----------+
| FPGA_TOP                                                                   |     0.261 |
|   ACQ_or_SCTest_switcher                                                   |    <0.001 |
|   Clk_Gen                                                                  |     0.086 |
|   Microroc_SCurveTest                                                      |     0.002 |
|     SC_test_control                                                        |    <0.001 |
|     SC_test_single                                                         |    <0.001 |
|       Trigger0                                                             |    <0.001 |
|       Trigger1                                                             |    <0.001 |
|       Trigger2                                                             |    <0.001 |
|     scurve_data_fifo_16x16                                                 |    <0.001 |
|       U0                                                                   |    <0.001 |
|         inst_fifo_gen                                                      |    <0.001 |
|           gconvfifo.rf                                                     |    <0.001 |
|             grf.rf                                                         |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                 grss.rsts                                                  |    <0.001 |
|                 rpntr                                                      |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                 gwss.wsts                                                  |    <0.001 |
|                 wpntr                                                      |    <0.001 |
|               gntv_or_sync_fifo.mem                                        |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                   |    <0.001 |
|                   inst_blk_mem_gen                                         |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                   |    <0.001 |
|                       valid.cstr                                           |    <0.001 |
|                         ramloop[0].ram.r                                   |    <0.001 |
|                           prim_noinit.ram                                  |    <0.001 |
|               rstblk                                                       |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst   |    <0.001 |
|   Microroc_u1                                                              |     0.156 |
|     AutoDAQ                                                                |    <0.001 |
|     Hold_Gen                                                               |    <0.001 |
|     RAM_Read                                                               |    <0.001 |
|     SC_Readreg                                                             |     0.004 |
|       BitShift                                                             |    <0.001 |
|       Microroc_Param                                                       |     0.003 |
|       param_store_fifo_16bitx256deep                                       |    <0.001 |
|         U0                                                                 |    <0.001 |
|           inst_fifo_gen                                                    |    <0.001 |
|             gconvfifo.rf                                                   |    <0.001 |
|               grf.rf                                                       |    <0.001 |
|                 gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                   gras.rsts                                                |    <0.001 |
|                   rpntr                                                    |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                   gwas.wsts                                                |    <0.001 |
|                   wpntr                                                    |    <0.001 |
|                 gntv_or_sync_fifo.mem                                      |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                 |    <0.001 |
|                     inst_blk_mem_gen                                       |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                 |    <0.001 |
|                         valid.cstr                                         |    <0.001 |
|                           ramloop[0].ram.r                                 |    <0.001 |
|                             prim_noinit.ram                                |    <0.001 |
|                 rstblk                                                     |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|       pulse_sync                                                           |    <0.001 |
|     Trig_Gen                                                               |    <0.001 |
|     Trig_Gen_en                                                            |    <0.001 |
|   usb_control                                                              |     0.003 |
|     usbcmdfifo_16depth                                                     |     0.001 |
|       U0                                                                   |     0.001 |
|         inst_fifo_gen                                                      |     0.001 |
|           gconvfifo.rf                                                     |     0.001 |
|             grf.rf                                                         |     0.001 |
|               gntv_or_sync_fifo.gcx.clkx                                   |    <0.001 |
|                 gnxpm_cdc.gsync_stage[1].rd_stg_inst                       |    <0.001 |
|                 gnxpm_cdc.gsync_stage[1].wr_stg_inst                       |    <0.001 |
|                 gnxpm_cdc.gsync_stage[2].rd_stg_inst                       |    <0.001 |
|                 gnxpm_cdc.gsync_stage[2].wr_stg_inst                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                 gras.rsts                                                  |    <0.001 |
|                 rpntr                                                      |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                 gwas.wsts                                                  |    <0.001 |
|                 wpntr                                                      |    <0.001 |
|               gntv_or_sync_fifo.mem                                        |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                   |    <0.001 |
|                   inst_blk_mem_gen                                         |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                   |    <0.001 |
|                       valid.cstr                                           |    <0.001 |
|                         ramloop[0].ram.r                                   |    <0.001 |
|                           prim_noinit.ram                                  |    <0.001 |
|               rstblk                                                       |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst   |    <0.001 |
|   usb_cy7c68013A                                                           |    <0.001 |
|   usb_data_fifo_8192depth                                                  |     0.001 |
|     U0                                                                     |     0.001 |
|       inst_fifo_gen                                                        |     0.001 |
|         gconvfifo.rf                                                       |     0.001 |
|           grf.rf                                                           |     0.001 |
|             gntv_or_sync_fifo.gcx.clkx                                     |    <0.001 |
|               gnxpm_cdc.gsync_stage[1].rd_stg_inst                         |    <0.001 |
|               gnxpm_cdc.gsync_stage[1].wr_stg_inst                         |    <0.001 |
|               gnxpm_cdc.gsync_stage[2].rd_stg_inst                         |    <0.001 |
|               gnxpm_cdc.gsync_stage[2].wr_stg_inst                         |    <0.001 |
|             gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|               gras.rsts                                                    |    <0.001 |
|                 c0                                                         |    <0.001 |
|                 c1                                                         |    <0.001 |
|               rpntr                                                        |    <0.001 |
|             gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|               gwas.wsts                                                    |    <0.001 |
|                 c1                                                         |    <0.001 |
|                 c2                                                         |    <0.001 |
|               wpntr                                                        |    <0.001 |
|             gntv_or_sync_fifo.mem                                          |    <0.001 |
|               gbm.gbmg.gbmga.ngecc.bmg                                     |    <0.001 |
|                 inst_blk_mem_gen                                           |    <0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                     |    <0.001 |
|                     valid.cstr                                             |    <0.001 |
|                       has_mux_b.B                                          |    <0.001 |
|                       ramloop[0].ram.r                                     |    <0.001 |
|                         prim_noinit.ram                                    |    <0.001 |
|                       ramloop[1].ram.r                                     |    <0.001 |
|                         prim_noinit.ram                                    |    <0.001 |
|                       ramloop[2].ram.r                                     |    <0.001 |
|                         prim_noinit.ram                                    |    <0.001 |
|                       ramloop[3].ram.r                                     |    <0.001 |
|                         prim_noinit.ram                                    |    <0.001 |
|             rstblk                                                         |    <0.001 |
|               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst     |    <0.001 |
|               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst     |    <0.001 |
|               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst     |    <0.001 |
|               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst     |    <0.001 |
|   usb_fd_IOBUF[0]_inst                                                     |    <0.001 |
|   usb_fd_IOBUF[10]_inst                                                    |    <0.001 |
|   usb_fd_IOBUF[11]_inst                                                    |    <0.001 |
|   usb_fd_IOBUF[12]_inst                                                    |    <0.001 |
|   usb_fd_IOBUF[13]_inst                                                    |    <0.001 |
|   usb_fd_IOBUF[14]_inst                                                    |    <0.001 |
|   usb_fd_IOBUF[15]_inst                                                    |    <0.001 |
|   usb_fd_IOBUF[1]_inst                                                     |    <0.001 |
|   usb_fd_IOBUF[2]_inst                                                     |    <0.001 |
|   usb_fd_IOBUF[3]_inst                                                     |    <0.001 |
|   usb_fd_IOBUF[4]_inst                                                     |    <0.001 |
|   usb_fd_IOBUF[5]_inst                                                     |    <0.001 |
|   usb_fd_IOBUF[6]_inst                                                     |    <0.001 |
|   usb_fd_IOBUF[7]_inst                                                     |    <0.001 |
|   usb_fd_IOBUF[8]_inst                                                     |    <0.001 |
|   usb_fd_IOBUF[9]_inst                                                     |    <0.001 |
+----------------------------------------------------------------------------+-----------+


